Timing Analyzer report for ECE385
Wed Jul 05 11:57:10 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'ENET1_RX_CLK'
 17. Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'
 18. Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 19. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'
 22. Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 25. Slow 1200mV 85C Model Hold: 'ENET1_RX_CLK'
 26. Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 27. Slow 1200mV 85C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'
 29. Slow 1200mV 85C Model Recovery: 'ENET1_RX_CLK'
 30. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 31. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 33. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 34. Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'
 35. Slow 1200mV 85C Model Removal: 'ENET1_RX_CLK'
 36. Slow 1200mV 85C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 37. Slow 1200mV 85C Model Metastability Summary
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 46. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 47. Slow 1200mV 0C Model Setup: 'ENET1_RX_CLK'
 48. Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 49. Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 50. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 52. Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 54. Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Hold: 'ENET1_RX_CLK'
 57. Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 58. Slow 1200mV 0C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 60. Slow 1200mV 0C Model Recovery: 'ENET1_RX_CLK'
 61. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 62. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 64. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 65. Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 66. Slow 1200mV 0C Model Removal: 'ENET1_RX_CLK'
 67. Slow 1200mV 0C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 68. Slow 1200mV 0C Model Metastability Summary
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 75. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 76. Fast 1200mV 0C Model Setup: 'ENET1_RX_CLK'
 77. Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'
 78. Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 79. Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 80. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 82. Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'
 83. Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 84. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 85. Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'
 86. Fast 1200mV 0C Model Hold: 'ENET1_RX_CLK'
 87. Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'
 88. Fast 1200mV 0C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 89. Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'
 90. Fast 1200mV 0C Model Recovery: 'ENET1_RX_CLK'
 91. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 92. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 94. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 95. Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'
 96. Fast 1200mV 0C Model Removal: 'ENET1_RX_CLK'
 97. Fast 1200mV 0C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'
 98. Fast 1200mV 0C Model Metastability Summary
 99. Multicorner Timing Analysis Summary
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths Summary
112. Clock Status Summary
113. Unconstrained Input Ports
114. Unconstrained Output Ports
115. Unconstrained Input Ports
116. Unconstrained Output Ports
117. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; ECE385                                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.68        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.7%      ;
;     Processor 3            ;  13.3%      ;
;     Processor 4            ;   8.7%      ;
;     Processors 5-8         ;   4.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; ../ip/qsys/synthesis/submodules/altera_reset_controller.sdc  ; OK     ; Wed Jul 05 11:56:56 2023 ;
; ../ip/qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.sdc ; OK     ; Wed Jul 05 11:56:57 2023 ;
; ../ip/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.sdc     ; OK     ; Wed Jul 05 11:56:57 2023 ;
; ../ip/qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc    ; OK     ; Wed Jul 05 11:56:57 2023 ;
; ECE385.sdc                                                   ; OK     ; Wed Jul 05 11:56:57 2023 ;
+--------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                              ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------+
; altera_reserved_tck                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { altera_reserved_tck }                  ;
; CLOCK2_50                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { CLOCK2_50 }                            ;
; CLOCK3_50                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { CLOCK3_50 }                            ;
; CLOCK_50                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { CLOCK_50 }                             ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; Generated ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; ECE385_sys|nios2_pll|sd1|pll7|inclk[0] ; { ECE385_sys|nios2_pll|sd1|pll7|clk[0] } ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; ECE385_sys|nios2_pll|sd1|pll7|inclk[0] ; { ECE385_sys|nios2_pll|sd1|pll7|clk[1] } ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; ECE385_sys|nios2_pll|sd1|pll7|inclk[0] ; { ECE385_sys|nios2_pll|sd1|pll7|clk[2] } ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; ECE385_sys|nios2_pll|sd1|pll7|inclk[0] ; { ECE385_sys|nios2_pll|sd1|pll7|clk[3] } ;
; ENET0_RX_CLK                         ; Base      ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { ENET0_RX_CLK }                         ;
; ENET0_TX_CLK                         ; Base      ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { ENET0_TX_CLK }                         ;
; ENET1_RX_CLK                         ; Base      ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { ENET1_RX_CLK }                         ;
; ENET1_TX_CLK                         ; Base      ; 8.000   ; 125.0 MHz ; 0.000  ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                        ; { ENET1_TX_CLK }                         ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 53.74 MHz  ; 53.74 MHz       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ;      ;
; 63.5 MHz   ; 63.5 MHz        ; CLOCK_50                             ;      ;
; 102.04 MHz ; 102.04 MHz      ; altera_reserved_tck                  ;      ;
; 148.63 MHz ; 148.63 MHz      ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ;      ;
; 160.31 MHz ; 160.31 MHz      ; ENET1_RX_CLK                         ;      ;
; 165.15 MHz ; 165.15 MHz      ; ENET0_RX_CLK                         ;      ;
; 198.41 MHz ; 198.41 MHz      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -8.511 ; -129.082      ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; -5.326 ; -40.884       ;
; CLOCK_50                             ; 0.239  ; 0.000         ;
; ENET1_RX_CLK                         ; 1.163  ; 0.000         ;
; ENET0_RX_CLK                         ; 1.192  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 8.113  ; 0.000         ;
; altera_reserved_tck                  ; 45.100 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; CLOCK_50                             ; 0.185 ; 0.000         ;
; ENET0_RX_CLK                         ; 0.340 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.386 ; 0.000         ;
; altera_reserved_tck                  ; 0.402 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.403 ; 0.000         ;
; ENET1_RX_CLK                         ; 0.403 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.409 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -3.100 ; -756.759      ;
; ENET0_RX_CLK                         ; 0.289  ; 0.000         ;
; ENET1_RX_CLK                         ; 0.291  ; 0.000         ;
; CLOCK_50                             ; 12.574 ; 0.000         ;
; altera_reserved_tck                  ; 47.129 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.222 ; 0.000         ;
; CLOCK_50                             ; 1.413 ; 0.000         ;
; ENET0_RX_CLK                         ; 2.588 ; 0.000         ;
; ENET1_RX_CLK                         ; 2.592 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 5.310 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ENET0_RX_CLK                         ; 3.636  ; 0.000         ;
; ENET1_RX_CLK                         ; 3.636  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 3.694  ; 0.000         ;
; ENET0_TX_CLK                         ; 4.000  ; 0.000         ;
; ENET1_TX_CLK                         ; 4.000  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 4.697  ; 0.000         ;
; CLOCK_50                             ; 9.413  ; 0.000         ;
; CLOCK2_50                            ; 16.000 ; 0.000         ;
; CLOCK3_50                            ; 16.000 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 19.708 ; 0.000         ;
; altera_reserved_tck                  ; 49.549 ; 0.000         ;
+--------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -8.511 ; RESET~_Duplicate_1                                                                                                                                     ; ENET1_RST_N                                                                                     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -7.463     ; 2.978      ;
; -8.504 ; RESET                                                                                                                                                  ; ENET0_RST_N                                                                                     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -7.436     ; 2.998      ;
; -5.304 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.284      ;
; -5.294 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.274      ;
; -5.284 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.264      ;
; -5.283 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.263      ;
; -5.276 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.256      ;
; -5.264 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.244      ;
; -5.252 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.232      ;
; -5.252 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.232      ;
; -5.245 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.225      ;
; -5.220 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 7.200      ;
; -1.681 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.280     ; 2.349      ;
; -1.681 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.280     ; 2.349      ;
; -1.681 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.280     ; 2.349      ;
; -1.681 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.280     ; 2.349      ;
; -1.681 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.280     ; 2.349      ;
; -1.681 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.280     ; 2.349      ;
; -1.671 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                             ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 2.723      ;
; -1.578 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.874     ; 2.652      ;
; -1.578 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.874     ; 2.652      ;
; -1.578 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.874     ; 2.652      ;
; -1.578 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.874     ; 2.652      ;
; -1.578 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.874     ; 2.652      ;
; -1.578 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.874     ; 2.652      ;
; -1.542 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[0]                                                              ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.294     ; 2.196      ;
; -1.542 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.294     ; 2.196      ;
; -1.450 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[0]                                                              ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.898     ; 2.500      ;
; -1.450 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.898     ; 2.500      ;
; -1.431 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                          ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 2.483      ;
; -1.429 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                              ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.293     ; 2.084      ;
; -1.427 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                             ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 2.479      ;
; -1.421 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.279     ; 2.090      ;
; -1.394 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[6]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.294     ; 2.048      ;
; -1.394 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[0]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.294     ; 2.048      ;
; -1.394 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[1]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.294     ; 2.048      ;
; -1.394 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[2]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.294     ; 2.048      ;
; -1.394 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[3]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.294     ; 2.048      ;
; -1.394 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[4]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.294     ; 2.048      ;
; -1.394 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[5]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.294     ; 2.048      ;
; -1.392 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                             ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.881     ; 2.459      ;
; -1.358 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.338      ;
; -1.348 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.328      ;
; -1.339 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.319      ;
; -1.337 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.317      ;
; -1.330 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.310      ;
; -1.319 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.299      ;
; -1.307 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.287      ;
; -1.307 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.287      ;
; -1.299 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.279      ;
; -1.274 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 7.254      ;
; -1.271 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[5]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.867     ; 2.352      ;
; -1.271 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[0]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.867     ; 2.352      ;
; -1.271 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[1]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.867     ; 2.352      ;
; -1.271 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[2]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.867     ; 2.352      ;
; -1.271 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[3]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.867     ; 2.352      ;
; -1.271 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[4]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.867     ; 2.352      ;
; -1.271 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[6]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.867     ; 2.352      ;
; -1.266 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                              ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.896     ; 2.318      ;
; -1.150 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                             ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.881     ; 2.217      ;
; -1.150 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                          ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.881     ; 2.217      ;
; -1.035 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.294     ; 1.689      ;
; -0.916 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.867     ; 1.997      ;
; -0.912 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.867     ; 1.993      ;
; 1.660  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.072     ; 6.266      ;
; 1.698  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.087     ; 6.213      ;
; 1.820  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.098     ; 6.080      ;
; 1.825  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.072     ; 6.101      ;
; 1.827  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.352      ; 6.523      ;
; 1.832  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.072     ; 6.094      ;
; 1.833  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.072     ; 6.093      ;
; 1.838  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.121     ; 6.039      ;
; 1.857  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.062     ; 6.079      ;
; 1.861  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.087     ; 6.050      ;
; 1.870  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.062     ; 6.066      ;
; 1.872  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.087     ; 6.039      ;
; 1.880  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.096     ; 6.022      ;
; 1.886  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.087     ; 6.025      ;
; 1.926  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.340      ; 6.412      ;
; 1.955  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.072     ; 5.971      ;
; 1.963  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.072     ; 5.963      ;
; 1.966  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.073     ; 5.959      ;
; 2.005  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.087     ; 5.906      ;
; 2.012  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.096     ; 5.890      ;
; 2.013  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.072     ; 5.913      ;
; 2.013  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.072     ; 5.913      ;
; 2.036  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.062     ; 5.900      ;
; 2.042  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.087     ; 5.869      ;
; 2.043  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.121     ; 5.834      ;
; 2.051  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.087     ; 5.860      ;
; 2.074  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.096     ; 5.828      ;
; 2.085  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.087     ; 5.826      ;
; 2.089  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.082     ; 5.827      ;
; 2.093  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.087     ; 5.818      ;
; 2.112  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.073     ; 5.813      ;
; 2.128  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.072     ; 5.798      ;
; 2.130  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.072     ; 5.796      ;
; 2.138  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.098     ; 5.762      ;
; 2.138  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.098     ; 5.762      ;
; 2.144  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.098     ; 5.756      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -5.326 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.215     ; 15.109     ;
; -5.323 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 15.105     ;
; -5.312 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 15.094     ;
; -5.298 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 15.080     ;
; -5.236 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 15.018     ;
; -5.218 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.215     ; 15.001     ;
; -5.188 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.970     ;
; -5.132 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.914     ;
; -5.096 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.215     ; 14.879     ;
; -5.076 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.858     ;
; -5.062 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.215     ; 14.845     ;
; -5.059 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.841     ;
; -5.048 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.830     ;
; -5.034 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.816     ;
; -5.032 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.814     ;
; -5.011 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.215     ; 14.794     ;
; -4.972 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.754     ;
; -4.954 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.215     ; 14.737     ;
; -4.924 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.706     ;
; -4.914 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.696     ;
; -4.890 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 15.048     ;
; -4.887 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 15.044     ;
; -4.884 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.666     ;
; -4.876 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 15.033     ;
; -4.868 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.650     ;
; -4.862 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 15.019     ;
; -4.832 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.215     ; 14.615     ;
; -4.819 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.977     ;
; -4.816 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.973     ;
; -4.812 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.594     ;
; -4.805 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.962     ;
; -4.800 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.957     ;
; -4.791 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.948     ;
; -4.782 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.940     ;
; -4.768 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.550     ;
; -4.755 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.913     ;
; -4.752 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.909     ;
; -4.752 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.909     ;
; -4.747 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.215     ; 14.530     ;
; -4.741 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.898     ;
; -4.729 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.886     ;
; -4.727 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.884     ;
; -4.711 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.869     ;
; -4.696 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.853     ;
; -4.681 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.838     ;
; -4.665 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.822     ;
; -4.660 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.818     ;
; -4.650 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.432     ;
; -4.649 ; VGA_controller:VGA|v_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.431     ;
; -4.647 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.805     ;
; -4.640 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.797     ;
; -4.625 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.782     ;
; -4.620 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.402     ;
; -4.617 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.774     ;
; -4.596 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.753     ;
; -4.589 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.747     ;
; -4.581 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.739     ;
; -4.578 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.735     ;
; -4.575 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.733     ;
; -4.569 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.726     ;
; -4.567 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.724     ;
; -4.561 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.718     ;
; -4.553 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.710     ;
; -4.536 ; VGA_controller:VGA|v_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.318     ;
; -4.525 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.683     ;
; -4.525 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.682     ;
; -4.505 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.662     ;
; -4.504 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.662     ;
; -4.491 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.648     ;
; -4.478 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.635     ;
; -4.473 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.631     ;
; -4.471 ; VGA_controller:VGA|h_counter[9]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.644     ; 13.825     ;
; -4.462 ; VGA_controller:VGA|h_counter[8]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.244     ;
; -4.461 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.618     ;
; -4.448 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.605     ;
; -4.443 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.600     ;
; -4.440 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.598     ;
; -4.415 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -3.339     ; 11.024     ;
; -4.407 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.564     ;
; -4.387 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.544     ;
; -4.385 ; VGA_controller:VGA|v_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.167     ;
; -4.377 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.534     ;
; -4.373 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -3.339     ; 10.982     ;
; -4.351 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.509     ;
; -4.343 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -3.339     ; 10.952     ;
; -4.343 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.500     ;
; -4.331 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.488     ;
; -4.313 ; VGA_controller:VGA|v_counter[8]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.095     ;
; -4.313 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.470     ;
; -4.287 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.444     ;
; -4.272 ; VGA_controller:VGA|v_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 14.054     ;
; -4.266 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.160      ; 14.424     ;
; -4.213 ; VGA_controller:VGA|v_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.370     ;
; -4.209 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -3.339     ; 10.818     ;
; -4.207 ; VGA_controller:VGA|h_counter[9]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.644     ; 13.561     ;
; -4.198 ; VGA_controller:VGA|h_counter[8]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.216     ; 13.980     ;
; -4.169 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.326     ;
; -4.151 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -3.339     ; 10.760     ;
; -4.142 ; VGA_controller:VGA|v_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.299     ;
; -4.139 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.159      ; 14.296     ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.239 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]                                                        ; SRAM_ADDR[15]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.217     ; 7.444      ;
; 0.319 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]                                                        ; SRAM_ADDR[12]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.217     ; 7.364      ;
; 0.349 ; ECE385_sys|nios2_pll|sd1|pll7|clk[1]                                                                                     ; DRAM_CLK                                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50    ; 3.000        ; 4.158      ; 4.799      ;
; 0.563 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]                                                         ; SRAM_ADDR[9]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.217     ; 7.120      ;
; 0.699 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]                                                        ; SRAM_ADDR[19]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.217     ; 6.984      ;
; 1.413 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]                                                        ; SRAM_ADDR[16]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.608     ; 5.879      ;
; 1.897 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[1]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.817      ;
; 1.943 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]                                                        ; SRAM_ADDR[10]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.217     ; 5.740      ;
; 1.957 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]                                                         ; SRAM_ADDR[8]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.217     ; 5.726      ;
; 1.999 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[0]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.715      ;
; 2.002 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]                                                         ; SRAM_ADDR[7]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.217     ; 5.681      ;
; 2.063 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[3]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.651      ;
; 2.063 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[2]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.651      ;
; 2.078 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[14]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.636      ;
; 2.078 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[4]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.636      ;
; 2.081 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]                                                        ; SRAM_ADDR[13]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.608     ; 5.211      ;
; 2.135 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[11]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.579      ;
; 2.139 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]                                                        ; SRAM_ADDR[18]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.608     ; 5.153      ;
; 2.147 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]                                                        ; SRAM_ADDR[17]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.608     ; 5.145      ;
; 2.162 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]                                                        ; SRAM_ADDR[11]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.217     ; 5.521      ;
; 2.187 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]                                                        ; SRAM_ADDR[14]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.608     ; 5.105      ;
; 2.212 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]                                                         ; SRAM_ADDR[4]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.209     ; 5.479      ;
; 2.261 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                            ; SRAM_OE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.453      ;
; 2.390 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[15]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.324      ;
; 2.390 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[13]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.324      ;
; 2.399 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[12]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.315      ;
; 2.400 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]                                                         ; SRAM_ADDR[5]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.209     ; 5.291      ;
; 2.409 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[10]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.305      ;
; 2.465 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[6]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.249      ;
; 2.465 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[5]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.249      ;
; 2.510 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[8]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.204      ;
; 2.526 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[9]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 5.188      ;
; 2.572 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]                                                         ; SRAM_ADDR[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.209     ; 5.119      ;
; 2.750 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_WE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 4.964      ;
; 2.864 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]                                                         ; SRAM_ADDR[6]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.209     ; 4.827      ;
; 2.924 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[7]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.186     ; 4.790      ;
; 3.040 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]                                                         ; SRAM_ADDR[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.209     ; 4.651      ;
; 3.182 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]                                                         ; SRAM_ADDR[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.209     ; 4.509      ;
; 4.047 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]                                                         ; SRAM_ADDR[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.242     ; 3.611      ;
; 4.251 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.061     ; 15.686     ;
; 4.306 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.103     ; 15.589     ;
; 4.346 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.088     ; 15.564     ;
; 4.373 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.067     ; 15.558     ;
; 4.401 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.130     ; 15.467     ;
; 4.415 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.061     ; 15.522     ;
; 4.417 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.061     ; 15.520     ;
; 4.422 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.087     ; 15.489     ;
; 4.424 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.031     ; 15.543     ;
; 4.470 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.103     ; 15.425     ;
; 4.475 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[8]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.031     ; 15.492     ;
; 4.479 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.073     ; 15.446     ;
; 4.521 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.103     ; 15.374     ;
; 4.538 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.075     ; 15.385     ;
; 4.576 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.092     ; 15.330     ;
; 4.642 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.067     ; 15.289     ;
; 4.655 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.075     ; 15.268     ;
; 4.662 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.120     ; 15.216     ;
; 4.677 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 15.287     ;
; 4.680 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[4]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.037     ; 15.281     ;
; 4.706 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.116     ; 15.176     ;
; 4.720 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.046     ; 15.232     ;
; 4.722 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.075     ; 15.201     ;
; 4.723 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.116     ; 15.159     ;
; 4.741 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.100     ; 15.157     ;
; 4.750 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.102     ; 15.146     ;
; 4.752 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[6]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.086     ; 15.160     ;
; 4.760 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.062     ; 15.176     ;
; 4.762 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[7]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.031     ; 15.205     ;
; 4.766 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.116     ; 15.116     ;
; 4.772 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.061     ; 15.165     ;
; 4.780 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[31] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.089     ; 15.129     ;
; 4.780 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[8]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.045     ; 15.173     ;
; 4.783 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.038     ; 15.177     ;
; 4.786 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.120     ; 15.092     ;
; 4.819 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.075     ; 15.104     ;
; 4.828 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.045     ; 15.125     ;
; 4.841 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 15.123     ;
; 4.845 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[4]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.045     ; 15.108     ;
; 4.848 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.067     ; 15.083     ;
; 4.850 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.004     ; 15.144     ;
; 4.855 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.089     ; 15.054     ;
; 4.865 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[6]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.024     ; 15.109     ;
; 4.870 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.075     ; 15.053     ;
; 4.872 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[30] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.025     ; 15.101     ;
; 4.878 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.065     ; 15.055     ;
; 4.878 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.120     ; 15.000     ;
; 4.888 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[15] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.051     ; 15.059     ;
; 4.892 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 15.072     ;
; 4.915 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.067     ; 15.016     ;
; 4.924 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.062     ; 15.012     ;
; 4.925 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[8]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.090     ; 14.983     ;
; 4.926 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.141     ; 14.931     ;
; 4.933 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.032     ; 15.033     ;
; 4.935 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[31]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.010      ; 15.073     ;
; 4.935 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[15]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.010      ; 15.073     ;
; 4.935 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[29]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.010      ; 15.073     ;
; 4.935 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[22]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.010      ; 15.073     ;
; 4.939 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[7]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.032     ; 15.027     ;
; 4.941 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[22]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[31]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.010      ; 15.067     ;
; 4.941 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[22]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[15]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.010      ; 15.067     ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.163 ; ENET1_RX_DV                                                                                                                                  ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 2.971      ; 2.806      ;
; 1.213 ; ENET1_RX_DATA[0]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 2.991      ; 2.776      ;
; 1.217 ; ENET1_RX_DATA[2]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 2.991      ; 2.772      ;
; 1.247 ; ENET1_RX_DATA[1]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 2.976      ; 2.727      ;
; 1.286 ; ENET1_RX_DATA[3]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 2.987      ; 2.699      ;
; 1.762 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.082     ; 6.154      ;
; 1.762 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.082     ; 6.154      ;
; 1.798 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 6.121      ;
; 1.798 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 6.121      ;
; 1.806 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 6.113      ;
; 1.806 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 6.113      ;
; 1.815 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 6.104      ;
; 1.815 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 6.104      ;
; 1.849 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.080     ; 6.069      ;
; 1.869 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 6.052      ;
; 1.877 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 6.044      ;
; 1.886 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 6.035      ;
; 1.936 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 5.985      ;
; 1.936 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 5.985      ;
; 1.969 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.081     ; 5.948      ;
; 1.969 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.081     ; 5.948      ;
; 2.007 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.075     ; 5.916      ;
; 2.033 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 5.879      ;
; 2.033 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 5.879      ;
; 2.040 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.879      ;
; 2.047 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.867      ;
; 2.047 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.867      ;
; 2.063 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.081     ; 5.854      ;
; 2.063 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.081     ; 5.854      ;
; 2.104 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.810      ;
; 2.107 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.081     ; 5.810      ;
; 2.107 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.081     ; 5.810      ;
; 2.118 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.082     ; 5.798      ;
; 2.125 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.789      ;
; 2.125 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.789      ;
; 2.145 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.774      ;
; 2.145 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.774      ;
; 2.159 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.760      ;
; 2.159 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.760      ;
; 2.165 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.754      ;
; 2.178 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.741      ;
; 2.196 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.082     ; 5.720      ;
; 2.210 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.704      ;
; 2.210 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.704      ;
; 2.230 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 5.691      ;
; 2.247 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 5.674      ;
; 2.263 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 5.658      ;
; 2.263 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 5.658      ;
; 2.281 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.082     ; 5.635      ;
; 2.319 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.081     ; 5.598      ;
; 2.319 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.081     ; 5.598      ;
; 2.334 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.075     ; 5.589      ;
; 2.421 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 5.498      ;
; 2.441 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.473      ;
; 2.441 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.473      ;
; 2.493 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.421      ;
; 2.493 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.421      ;
; 2.512 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.082     ; 5.404      ;
; 2.580 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.082     ; 5.336      ;
; 2.808 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 5.104      ;
; 2.808 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 5.104      ;
; 2.910 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 5.004      ;
; 2.912 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 5.000      ;
; 2.912 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 5.000      ;
; 2.983 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 4.931      ;
; 3.034 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.172     ; 0.792      ;
; 3.036 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.172     ; 0.790      ;
; 3.037 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.172     ; 0.789      ;
; 3.040 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.170     ; 0.788      ;
; 3.041 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.170     ; 0.787      ;
; 3.077 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.835      ;
; 3.077 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.835      ;
; 3.148 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 4.766      ;
; 3.176 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 4.738      ;
; 3.176 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 4.738      ;
; 3.180 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 4.739      ;
; 3.180 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.079     ; 4.739      ;
; 3.186 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.726      ;
; 3.186 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.726      ;
; 3.214 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.698      ;
; 3.214 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.698      ;
; 3.244 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.677      ;
; 3.244 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.677      ;
; 3.255 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.666      ;
; 3.256 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.656      ;
; 3.256 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.656      ;
; 3.264 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.648      ;
; 3.264 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.648      ;
; 3.278 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.082     ; 4.638      ;
; 3.288 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 4.626      ;
; 3.301 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 4.613      ;
; 3.312 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.600      ;
; 3.312 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.600      ;
; 3.315 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.075     ; 4.608      ;
; 3.332 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.096     ; 4.570      ;
; 3.358 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 4.556      ;
; 3.366 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 4.548      ;
; 3.367 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.545      ;
; 3.367 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.086     ; 4.545      ;
; 3.383 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.084     ; 4.531      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.192 ; ENET0_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.962      ; 2.768      ;
; 1.214 ; ENET0_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.962      ; 2.746      ;
; 1.226 ; ENET0_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.996      ; 2.768      ;
; 1.279 ; ENET0_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.996      ; 2.715      ;
; 1.290 ; ENET0_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; 2.999      ; 2.707      ;
; 1.945 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.969      ;
; 2.115 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.800      ;
; 2.144 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.769      ;
; 2.168 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.748      ;
; 2.222 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.694      ;
; 2.267 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.646      ;
; 2.307 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.607      ;
; 2.316 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.600      ;
; 2.319 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.597      ;
; 2.329 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.585      ;
; 2.334 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.579      ;
; 2.334 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.582      ;
; 2.339 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.574      ;
; 2.345 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 5.572      ;
; 2.360 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.080     ; 5.558      ;
; 2.401 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.513      ;
; 2.407 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 5.510      ;
; 2.431 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.099     ; 5.468      ;
; 2.452 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.462      ;
; 2.500 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.413      ;
; 2.501 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 5.416      ;
; 2.504 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 5.413      ;
; 2.519 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.395      ;
; 2.519 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 5.398      ;
; 2.524 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.390      ;
; 2.524 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.392      ;
; 2.529 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.386      ;
; 2.545 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.079     ; 5.374      ;
; 2.578 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.338      ;
; 2.586 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.329      ;
; 2.588 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.328      ;
; 2.603 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.313      ;
; 2.623 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.290      ;
; 2.645 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.269      ;
; 2.663 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.253      ;
; 2.670 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.243      ;
; 2.672 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.244      ;
; 2.675 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.241      ;
; 2.676 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.080     ; 5.242      ;
; 2.690 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.223      ;
; 2.690 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.226      ;
; 2.695 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 5.218      ;
; 2.714 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 5.202      ;
; 2.716 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.080     ; 5.202      ;
; 2.757 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.157      ;
; 2.773 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 5.144      ;
; 2.788 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 5.129      ;
; 2.803 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 5.114      ;
; 2.820 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.095      ;
; 2.848 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 5.069      ;
; 2.855 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.059      ;
; 2.861 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.079     ; 5.058      ;
; 2.865 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.163     ; 0.970      ;
; 2.885 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.030      ;
; 2.886 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 5.029      ;
; 2.895 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 5.019      ;
; 2.944 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 4.972      ;
; 2.959 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 4.957      ;
; 2.988 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.080     ; 4.930      ;
; 2.990 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 4.924      ;
; 3.001 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 4.913      ;
; 3.019 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 4.897      ;
; 3.026 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.085     ; 4.887      ;
; 3.032 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.080     ; 4.886      ;
; 3.043 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.166     ; 0.789      ;
; 3.043 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.166     ; 0.789      ;
; 3.044 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; 0.365      ; 5.319      ;
; 3.044 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.166     ; 0.788      ;
; 3.046 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 4.000        ; -0.163     ; 0.789      ;
; 3.056 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 4.860      ;
; 3.075 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 4.840      ;
; 3.108 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 4.806      ;
; 3.127 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 4.789      ;
; 3.132 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.099     ; 4.767      ;
; 3.159 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 4.758      ;
; 3.170 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 4.746      ;
; 3.175 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 4.740      ;
; 3.184 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 4.770      ;
; 3.187 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.098     ; 4.713      ;
; 3.188 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 4.766      ;
; 3.248 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 4.667      ;
; 3.251 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 4.663      ;
; 3.293 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.083     ; 4.622      ;
; 3.312 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 4.605      ;
; 3.326 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.100     ; 4.572      ;
; 3.346 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 4.568      ;
; 3.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.081     ; 4.562      ;
; 3.418 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.100     ; 4.480      ;
; 3.422 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.100     ; 4.476      ;
; 3.453 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 4.461      ;
; 3.464 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.100     ; 4.434      ;
; 3.464 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.084     ; 4.450      ;
; 3.483 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.082     ; 4.433      ;
; 3.490 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.100     ; 4.408      ;
; 3.518 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 4.436      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                               ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 8.113  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.300     ; 8.535      ;
; 8.980  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.300     ; 7.668      ;
; 9.127  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.300     ; 7.521      ;
; 9.453  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.300     ; 7.195      ;
; 9.507  ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.302     ; 7.139      ;
; 9.510  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.300     ; 7.138      ;
; 9.518  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.300     ; 7.130      ;
; 9.527  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.300     ; 7.121      ;
; 9.572  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.300     ; 7.076      ;
; 9.621  ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.302     ; 7.025      ;
; 9.751  ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.302     ; 6.895      ;
; 9.760  ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.302     ; 6.886      ;
; 9.832  ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_HS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.301     ; 6.815      ;
; 9.862  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.300     ; 6.786      ;
; 9.888  ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.301     ; 6.759      ;
; 9.898  ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.301     ; 6.749      ;
; 9.922  ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.301     ; 6.725      ;
; 9.973  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.889     ; 7.086      ;
; 10.205 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_BLANK_N  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.303     ; 6.440      ;
; 10.226 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.301     ; 6.421      ;
; 10.227 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -3.301     ; 6.420      ;
; 10.616 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_VS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.892     ; 6.440      ;
; 10.859 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.892     ; 6.197      ;
; 33.272 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.329      ; 7.055      ;
; 33.283 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.329      ; 7.044      ;
; 33.297 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.329      ; 7.030      ;
; 33.359 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.329      ; 6.968      ;
; 33.407 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.329      ; 6.920      ;
; 33.563 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.329      ; 6.764      ;
; 33.570 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.082     ; 6.346      ;
; 33.581 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.082     ; 6.335      ;
; 33.595 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.082     ; 6.321      ;
; 33.657 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.082     ; 6.259      ;
; 33.681 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.329      ; 6.646      ;
; 33.705 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.082     ; 6.211      ;
; 33.711 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.329      ; 6.616      ;
; 33.772 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 6.146      ;
; 33.775 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.142      ;
; 33.786 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.131      ;
; 33.800 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.117      ;
; 33.861 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.082     ; 6.055      ;
; 33.862 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.055      ;
; 33.880 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 6.038      ;
; 33.910 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 6.007      ;
; 33.913 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 6.005      ;
; 33.927 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.990      ;
; 33.938 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.979      ;
; 33.952 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.965      ;
; 33.966 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.951      ;
; 33.979 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.082     ; 5.937      ;
; 33.985 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.934      ;
; 33.999 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.920      ;
; 34.002 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.916      ;
; 34.009 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.082     ; 5.907      ;
; 34.014 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.903      ;
; 34.021 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.897      ;
; 34.022 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.895      ;
; 34.062 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.855      ;
; 34.066 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.851      ;
; 34.087 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.831      ;
; 34.089 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.830      ;
; 34.107 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.810      ;
; 34.124 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.099     ; 5.775      ;
; 34.133 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.329      ; 6.194      ;
; 34.135 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.783      ;
; 34.141 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.776      ;
; 34.143 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.775      ;
; 34.152 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.765      ;
; 34.163 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.754      ;
; 34.166 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.751      ;
; 34.184 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.733      ;
; 34.214 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.703      ;
; 34.215 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.704      ;
; 34.218 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.699      ;
; 34.228 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.690      ;
; 34.228 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.689      ;
; 34.243 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.675      ;
; 34.276 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.641      ;
; 34.329 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.588      ;
; 34.335 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.584      ;
; 34.336 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.581      ;
; 34.365 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.553      ;
; 34.366 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.551      ;
; 34.370 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.547      ;
; 34.385 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.532      ;
; 34.396 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.330      ; 5.932      ;
; 34.400 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.519      ;
; 34.414 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.505      ;
; 34.422 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.510     ; 5.066      ;
; 34.422 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.497      ;
; 34.431 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.082     ; 5.485      ;
; 34.432 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.485      ;
; 34.449 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.468      ;
; 34.450 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.080     ; 5.468      ;
; 34.470 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.449      ;
; 34.482 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.435      ;
; 34.486 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.082     ; 5.430      ;
; 34.522 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.395      ;
; 34.522 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.079     ; 5.397      ;
; 34.550 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.081     ; 5.367      ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.100 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 5.079      ;
; 45.118 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 4.993      ;
; 45.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.941      ;
; 45.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.435      ;
; 45.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.307      ;
; 46.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.131      ;
; 46.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.025      ;
; 46.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 3.794      ;
; 46.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 3.774      ;
; 46.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 3.771      ;
; 46.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.718      ;
; 46.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.529      ;
; 46.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 3.367      ;
; 46.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.389      ;
; 46.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.245      ;
; 46.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 3.242      ;
; 46.957 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.205      ;
; 47.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.119      ;
; 47.100 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 3.003      ;
; 47.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.013      ;
; 47.306 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 2.801      ;
; 47.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 2.670      ;
; 47.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.511      ;
; 47.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.510      ;
; 47.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.508      ;
; 47.680 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 2.478      ;
; 48.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.074      ;
; 48.864 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 1.296      ;
; 48.987 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 1.175      ;
; 94.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.444      ;
; 94.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 5.444      ;
; 94.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.398      ;
; 94.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.398      ;
; 94.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.398      ;
; 94.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.378      ;
; 94.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.378      ;
; 94.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.272      ;
; 94.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 5.272      ;
; 94.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.290      ;
; 94.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.290      ;
; 94.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.279      ;
; 94.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.279      ;
; 94.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.279      ;
; 94.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.256      ;
; 94.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.256      ;
; 94.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.256      ;
; 94.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.228      ;
; 94.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.238      ;
; 94.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.185      ;
; 94.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.123      ;
; 94.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.123      ;
; 94.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.123      ;
; 94.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.123      ;
; 94.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.123      ;
; 94.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 5.123      ;
; 94.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.171      ;
; 94.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.171      ;
; 94.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 5.104      ;
; 94.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 5.104      ;
; 94.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 5.104      ;
; 94.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.150      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.120      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.092      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.092      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.092      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.092      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[32]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.092      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[24]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.092      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.092      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[33]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.092      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[34]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.092      ;
; 94.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[29]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.092      ;
; 94.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.083      ;
; 94.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.083      ;
; 94.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.051      ;
; 94.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.051      ;
; 94.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.992      ;
; 94.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.139     ; 4.992      ;
; 94.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.028      ;
; 94.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.040      ;
; 94.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.040      ;
; 94.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.040      ;
; 94.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.040      ;
; 94.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[32]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.040      ;
; 94.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[24]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.040      ;
; 94.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.040      ;
; 94.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[33]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.040      ;
; 94.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[34]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.040      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; wm8731:wm8731_inst|state.b_stop0                                                                                                                                                                                                                                                                                                                     ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.542      ; 0.913      ;
; 0.257 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[69]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 0.927      ;
; 0.265 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[205]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 0.936      ;
; 0.268 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[11]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 0.929      ;
; 0.270 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[65]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 0.941      ;
; 0.272 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[15]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 0.933      ;
; 0.276 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[12]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 0.937      ;
; 0.296 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_assembler[140]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 0.967      ;
; 0.297 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[78]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 0.967      ;
; 0.299 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[11]                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 0.955      ;
; 0.299 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[199]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 0.960      ;
; 0.302 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[249]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 0.963      ;
; 0.322 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[5]                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 0.982      ;
; 0.329 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[15]                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 0.989      ;
; 0.332 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[4]                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 0.992      ;
; 0.335 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[4]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 0.997      ;
; 0.335 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[195]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.004      ;
; 0.336 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[21]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 0.998      ;
; 0.337 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[1]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 0.999      ;
; 0.337 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[194]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.006      ;
; 0.338 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[18]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.000      ;
; 0.338 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[207]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.002      ;
; 0.339 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[206]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.001      ;
; 0.339 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[79]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.006      ;
; 0.340 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[17]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.009      ;
; 0.341 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_assembler[253]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.010      ;
; 0.341 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[64]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.012      ;
; 0.341 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[199]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.005      ;
; 0.342 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[13]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.003      ;
; 0.342 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[14]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.006      ;
; 0.342 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[13]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.011      ;
; 0.343 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[74]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.012      ;
; 0.343 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[67]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.012      ;
; 0.343 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[195]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.006      ;
; 0.344 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[24]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.006      ;
; 0.344 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[205]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.011      ;
; 0.344 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[200]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.007      ;
; 0.345 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[3]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.014      ;
; 0.345 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[200]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.007      ;
; 0.345 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[70]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.014      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.001      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.002      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[85]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.007      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[206]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.013      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[203]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.009      ;
; 0.347 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[30]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.016      ;
; 0.347 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[200]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.016      ;
; 0.348 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[66]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.015      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[11]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.019      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[76]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.013      ;
; 0.350 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                        ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.013      ;
; 0.351 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_empty[0]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.027      ;
; 0.351 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|m_readfifo_data[35]                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|altsyncram_3bh1:FIFOram|ram_block1a0~porta_datain_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.020      ;
; 0.351 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[205]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.014      ;
; 0.352 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[1]                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.012      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe3a[0]                                                ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.017      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[198]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.022      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.018      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.025      ;
; 0.354 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[11]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.029      ;
; 0.355 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_status_token_fifo:the_ECE385_eth0_rx_dma_status_token_fifo|scfifo:ECE385_eth0_rx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                      ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_status_token_fifo:the_ECE385_eth0_rx_dma_status_token_fifo|scfifo:ECE385_eth0_rx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_address_reg0                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.018      ;
; 0.355 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.019      ;
; 0.355 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[194]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.015      ;
; 0.356 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[1]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.025      ;
; 0.356 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[6]                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.020      ;
; 0.357 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[204]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.021      ;
; 0.357 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[30]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.021      ;
; 0.357 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[201]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.452      ; 1.031      ;
; 0.358 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[207]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.027      ;
; 0.359 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[72]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.028      ;
; 0.359 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[202]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.028      ;
; 0.359 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[6]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.020      ;
; 0.359 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[21]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.019      ;
; 0.359 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[10]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.028      ;
; 0.360 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[26]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.022      ;
; 0.360 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[205]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.019      ;
; 0.361 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[193]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.032      ;
; 0.361 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[70]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.022      ;
; 0.361 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[16]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.030      ;
; 0.362 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_status_token_fifo:the_ECE385_eth0_rx_dma_status_token_fifo|scfifo:ECE385_eth0_rx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|cntr_snb:wr_ptr|counter_reg_bit[0]                                                                      ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_status_token_fifo:the_ECE385_eth0_rx_dma_status_token_fifo|scfifo:ECE385_eth0_rx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_address_reg0                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.018      ;
; 0.362 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_read:the_ECE385_eth1_tx_dma_m_read|received_data_counter[7]                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_status_token_fifo:the_ECE385_eth1_tx_dma_status_token_fifo|scfifo:ECE385_eth1_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.033      ;
; 0.362 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[28]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.037      ;
; 0.362 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.020      ;
; 0.362 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[10]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.025      ;
; 0.362 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[14]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.031      ;
; 0.363 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.027      ;
; 0.363 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[2]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.024      ;
; 0.363 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[192]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.032      ;
; 0.363 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[31]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.459      ; 1.044      ;
; 0.364 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[6]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.033      ;
; 0.364 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[69]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.033      ;
; 0.365 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_assembler[251]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.034      ;
; 0.366 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[19]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.041      ;
; 0.366 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[207]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 1.033      ;
; 0.367 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[194]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.033      ;
; 0.367 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[9]                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.036      ;
; 0.367 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[8]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.031      ;
; 0.368 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[9]                                                                                                                                                                                                                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.027      ;
; 0.368 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[24]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.056      ;
; 0.369 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 1.028      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.340 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 1.010      ;
; 0.366 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.447      ; 1.035      ;
; 0.402 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.100      ; 0.695      ;
; 0.409 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.100      ; 0.695      ;
; 0.409 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.100      ; 0.695      ;
; 0.409 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.100      ; 0.696      ;
; 0.411 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.100      ; 0.697      ;
; 0.411 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.100      ; 0.697      ;
; 0.412 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.099      ; 0.697      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.099      ; 0.698      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.696      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.697      ;
; 0.416 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.698      ;
; 0.416 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.698      ;
; 0.427 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[1]                                                                                                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.079      ; 0.695      ;
; 0.436 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.702      ;
; 0.438 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.704      ;
; 0.442 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.709      ;
; 0.451 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.718      ;
; 0.568 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.099      ; 0.853      ;
; 0.580 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.100      ; 0.866      ;
; 0.581 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.099      ; 0.866      ;
; 0.581 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.100      ; 0.867      ;
; 0.583 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.099      ; 0.868      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.099      ; 0.869      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.096      ; 0.866      ;
; 0.584 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.850      ;
; 0.597 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.864      ;
; 0.599 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.865      ;
; 0.600 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.868      ;
; 0.610 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.876      ;
; 0.610 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.876      ;
; 0.612 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.878      ;
; 0.615 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.882      ;
; 0.616 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.448      ; 1.286      ;
; 0.623 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.889      ;
; 0.628 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.895      ;
; 0.630 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.444      ; 1.296      ;
; 0.636 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.905      ;
; 0.638 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.099      ; 0.923      ;
; 0.638 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.099      ; 0.923      ;
; 0.639 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.099      ; 0.924      ;
; 0.647 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.913      ;
; 0.655 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.444      ; 1.321      ;
; 0.666 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.446      ; 1.334      ;
; 0.666 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.933      ;
; 0.669 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.935      ;
; 0.670 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.937      ;
; 0.680 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.444      ; 1.346      ;
; 0.683 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.444      ; 1.349      ;
; 0.686 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.444      ; 1.352      ;
; 0.686 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.953      ;
; 0.689 ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 0.955      ;
; 0.692 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.444      ; 1.358      ;
; 0.701 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.968      ;
; 0.707 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.444      ; 1.373      ;
; 0.707 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.975      ;
; 0.707 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.975      ;
; 0.707 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.975      ;
; 0.709 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.082      ; 0.977      ;
; 0.711 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 0.978      ;
; 0.717 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.444      ; 1.383      ;
; 0.747 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.099      ; 1.032      ;
; 0.749 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 1.015      ;
; 0.755 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 1.021      ;
; 0.764 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 1.031      ;
; 0.765 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 1.032      ;
; 0.766 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 1.033      ;
; 0.771 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.081      ; 1.038      ;
; 0.783 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.080      ; 1.049      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.386 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.389 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.403 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.410 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.412 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.695      ;
; 0.412 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.694      ;
; 0.412 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.694      ;
; 0.412 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.674      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.695      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.694      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.698      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.697      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.697      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.696      ;
; 0.416 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.698      ;
; 0.416 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.696      ;
; 0.416 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.698      ;
; 0.416 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.697      ;
; 0.416 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.696      ;
; 0.416 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.696      ;
; 0.416 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.696      ;
; 0.417 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.699      ;
; 0.417 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.698      ;
; 0.417 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.697      ;
; 0.419 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.699      ;
; 0.422 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[4]                                                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[3]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.702      ;
; 0.430 ; eth_mac_1g_rgmii:ETH1|rx_prescale_sync[0]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_prescale_sync[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.432 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; eth_mac_1g_rgmii:ETH0|rx_prescale_sync[0]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_prescale_sync[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.436 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[5]                                                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[4]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.716      ;
; 0.446 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.709      ;
; 0.462 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.725      ;
; 0.472 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.735      ;
; 0.500 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[2]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.763      ;
; 0.501 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.764      ;
; 0.504 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[7]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.767      ;
; 0.506 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[1]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.769      ;
; 0.507 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.770      ;
; 0.510 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[4]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.773      ;
; 0.511 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.774      ;
; 0.511 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.774      ;
; 0.540 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.821      ;
; 0.554 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[1]                                                                                    ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.185      ; 0.925      ;
; 0.554 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.817      ;
; 0.555 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[17]                                                                                   ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1]        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.185      ; 0.926      ;
; 0.555 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.818      ;
; 0.557 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.821      ;
; 0.557 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.820      ;
; 0.557 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.820      ;
; 0.558 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.821      ;
; 0.562 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.825      ;
; 0.568 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.832      ;
; 0.570 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.833      ;
; 0.570 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.834      ;
; 0.571 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[10]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[10]                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.853      ;
; 0.571 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.835      ;
; 0.572 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.836      ;
; 0.573 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.129      ; 0.888      ;
; 0.580 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.843      ;
; 0.583 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.866      ;
; 0.583 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.866      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.866      ;
; 0.585 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.868      ;
; 0.585 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.867      ;
; 0.586 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.868      ;
; 0.586 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.866      ;
; 0.586 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.140      ; 0.912      ;
; 0.587 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.851      ;
; 0.587 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 0.867      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.419 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.702      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.688      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.689      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.694      ;
; 0.430 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.694      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.435 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[37]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.718      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[18]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[17]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.439 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.711      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.450 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[24]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[37]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[36]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[4]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[33]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.722      ;
; 0.455 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[10]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.455 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.455 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[25]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.456 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[23]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.721      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.726      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.727      ;
; 0.461 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.725      ;
; 0.462 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.726      ;
; 0.462 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.726      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.731      ;
; 0.472 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.771      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.558 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.822      ;
; 0.561 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[14]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.826      ;
; 0.562 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[6]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.827      ;
; 0.564 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[30]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.829      ;
; 0.574 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[10]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.575 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.839      ;
; 0.575 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[29]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.575 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.575 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.576 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.841      ;
; 0.577 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[19]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.842      ;
; 0.577 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[34]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.842      ;
; 0.578 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.842      ;
; 0.578 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[9]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.843      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                               ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.403 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 1.214 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.096      ; 1.496      ;
; 1.299 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.096      ; 1.581      ;
; 1.413 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.506      ; 2.105      ;
; 1.575 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 1.840      ;
; 1.686 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 1.952      ;
; 1.690 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 1.956      ;
; 1.732 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 1.999      ;
; 1.736 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.505      ; 2.427      ;
; 1.739 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.506      ; 2.431      ;
; 1.742 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.331     ; 1.597      ;
; 1.747 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.014      ;
; 1.783 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.049      ;
; 1.812 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.078      ;
; 1.815 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.082      ;
; 1.827 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.505      ; 2.518      ;
; 1.830 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.097      ;
; 1.836 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.101      ;
; 1.866 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.132      ;
; 1.875 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.142      ;
; 1.878 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.145      ;
; 1.882 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.147      ;
; 1.895 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.161      ;
; 1.896 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.077      ; 2.159      ;
; 1.944 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.210      ;
; 1.947 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.212      ;
; 1.958 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.225      ;
; 1.961 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.228      ;
; 1.965 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.230      ;
; 1.968 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.234      ;
; 1.982 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.247      ;
; 1.990 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.257      ;
; 2.005 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.272      ;
; 2.006 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.271      ;
; 2.016 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.281      ;
; 2.021 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.288      ;
; 2.031 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.296      ;
; 2.036 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.303      ;
; 2.041 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.307      ;
; 2.063 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.330      ;
; 2.070 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.336      ;
; 2.078 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.345      ;
; 2.079 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.505      ; 2.770      ;
; 2.133 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.400      ;
; 2.136 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.403      ;
; 2.143 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.409      ;
; 2.153 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.505      ; 2.844      ;
; 2.161 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.427      ;
; 2.162 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.427      ;
; 2.164 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.505      ; 2.855      ;
; 2.164 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.431      ;
; 2.167 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.434      ;
; 2.173 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.505      ; 2.864      ;
; 2.174 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.439      ;
; 2.187 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.078      ; 2.451      ;
; 2.206 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.473      ;
; 2.209 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.081      ; 2.476      ;
; 2.228 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.077      ; 2.491      ;
; 2.230 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.495      ;
; 2.236 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.501      ;
; 2.237 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.502      ;
; 2.238 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.505      ; 2.929      ;
; 2.248 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.505      ; 2.939      ;
; 2.278 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.543      ;
; 2.284 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.506      ; 2.976      ;
; 2.290 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.555      ;
; 2.298 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.563      ;
; 2.299 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.506      ; 2.991      ;
; 2.307 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.572      ;
; 2.314 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.077      ; 2.577      ;
; 2.319 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.584      ;
; 2.322 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.587      ;
; 2.333 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.505      ; 3.024      ;
; 2.334 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.599      ;
; 2.339 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.077      ; 2.602      ;
; 2.342 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.506      ; 3.034      ;
; 2.345 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.506      ; 3.037      ;
; 2.360 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.077      ; 2.623      ;
; 2.364 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.505      ; 3.055      ;
; 2.371 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.636      ;
; 2.395 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.080      ; 2.661      ;
; 2.425 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.077      ; 2.688      ;
; 2.427 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.506      ; 3.119      ;
; 2.428 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.693      ;
; 2.429 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.694      ;
; 2.430 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.506      ; 3.122      ;
; 2.431 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|h_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.696      ;
; 2.431 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.696      ;
; 2.433 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.698      ;
; 2.443 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.077      ; 2.706      ;
; 2.445 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.710      ;
; 2.451 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.716      ;
; 2.456 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.077      ; 2.719      ;
; 2.462 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.727      ;
; 2.468 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.079      ; 2.733      ;
; 2.473 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.332     ; 2.327      ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.403 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.674      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.695      ;
; 0.413 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.696      ;
; 0.415 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.697      ;
; 0.429 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.693      ;
; 0.430 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.694      ;
; 0.430 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.695      ;
; 0.433 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.697      ;
; 0.434 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.698      ;
; 0.435 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.699      ;
; 0.439 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.703      ;
; 0.459 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.724      ;
; 0.459 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.724      ;
; 0.460 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.725      ;
; 0.461 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.726      ;
; 0.463 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.728      ;
; 0.520 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.784      ;
; 0.539 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.821      ;
; 0.555 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.820      ;
; 0.583 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.865      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.866      ;
; 0.585 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.867      ;
; 0.585 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.867      ;
; 0.601 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.865      ;
; 0.601 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.865      ;
; 0.601 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.865      ;
; 0.602 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.867      ;
; 0.604 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.868      ;
; 0.605 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.869      ;
; 0.605 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.869      ;
; 0.605 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.869      ;
; 0.605 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.869      ;
; 0.606 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.871      ;
; 0.608 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.873      ;
; 0.609 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.873      ;
; 0.609 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.874      ;
; 0.610 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.874      ;
; 0.614 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.878      ;
; 0.626 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.891      ;
; 0.630 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.895      ;
; 0.639 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.076      ; 0.901      ;
; 0.639 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.921      ;
; 0.640 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.922      ;
; 0.641 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.923      ;
; 0.642 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.924      ;
; 0.644 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.096      ; 0.927      ;
; 0.653 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.919      ;
; 0.653 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.918      ;
; 0.654 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.919      ;
; 0.665 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.930      ;
; 0.675 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.940      ;
; 0.677 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.942      ;
; 0.679 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.943      ;
; 0.681 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.946      ;
; 0.683 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.949      ;
; 0.684 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 0.950      ;
; 0.688 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.076      ; 0.950      ;
; 0.690 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.076      ; 0.952      ;
; 0.692 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.956      ;
; 0.696 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.961      ;
; 0.699 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.963      ;
; 0.714 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.979      ;
; 0.717 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 0.982      ;
; 0.735 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.999      ;
; 0.735 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.079      ; 1.000      ;
; 0.735 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 0.999      ;
; 0.737 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 1.001      ;
; 0.739 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 1.003      ;
; 0.740 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 1.004      ;
; 0.751 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.077      ; 1.014      ;
; 0.765 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 1.029      ;
; 0.769 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[2]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.080      ; 1.035      ;
; 0.772 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.076      ; 1.034      ;
; 0.773 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.077      ; 1.036      ;
; 0.777 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.078      ; 1.041      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.409 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 2.598 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.492      ; 3.276      ;
; 2.598 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.492      ; 3.276      ;
; 2.598 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.492      ; 3.276      ;
; 2.598 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.492      ; 3.276      ;
; 2.598 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.492      ; 3.276      ;
; 2.684 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 2.940      ;
; 2.776 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.175      ; 3.157      ;
; 2.889 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.268      ;
; 2.900 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.179      ;
; 2.900 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.179      ;
; 2.900 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.179      ;
; 2.900 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.179      ;
; 2.900 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.179      ;
; 2.900 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.093      ; 3.179      ;
; 2.982 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 3.238      ;
; 2.989 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.276      ;
; 2.989 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.276      ;
; 2.989 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.276      ;
; 2.989 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.276      ;
; 2.989 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.276      ;
; 2.989 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.276      ;
; 2.989 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.276      ;
; 2.989 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.276      ;
; 3.030 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.566      ; 3.802      ;
; 3.055 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.566      ; 3.827      ;
; 3.068 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.175      ; 3.449      ;
; 3.081 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.564      ; 3.851      ;
; 3.129 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.710     ; 0.705      ;
; 3.169 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.175      ; 3.550      ;
; 3.172 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.564      ; 3.942      ;
; 3.176 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[1]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.472      ;
; 3.176 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[0]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.472      ;
; 3.176 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[4]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.472      ;
; 3.176 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[3]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.472      ;
; 3.176 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[2]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.472      ;
; 3.176 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[8]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.472      ;
; 3.176 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[7]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.472      ;
; 3.176 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[6]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.472      ;
; 3.181 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.566      ; 3.953      ;
; 3.185 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.564      ;
; 3.194 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.175      ; 3.575      ;
; 3.199 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.578      ;
; 3.220 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.599      ;
; 3.229 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.525      ;
; 3.229 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.525      ;
; 3.229 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.525      ;
; 3.229 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.525      ;
; 3.229 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.525      ;
; 3.229 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.525      ;
; 3.229 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.525      ;
; 3.229 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.110      ; 3.525      ;
; 3.250 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.566      ; 4.022      ;
; 3.271 ; VGA_controller:VGA|v_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.565      ; 4.042      ;
; 3.278 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.657      ;
; 3.279 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[2]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.709     ; 0.856      ;
; 3.282 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.566      ; 4.054      ;
; 3.285 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.664      ;
; 3.295 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.175      ; 3.676      ;
; 3.298 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.564      ; 4.068      ;
; 3.301 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.175      ; 3.682      ;
; 3.303 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.175      ; 3.684      ;
; 3.307 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.566      ; 4.079      ;
; 3.310 ; VGA_controller:VGA|h_counter[5]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.689      ;
; 3.311 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.690      ;
; 3.320 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.175      ; 3.701      ;
; 3.325 ; VGA_controller:VGA|v_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.565      ; 4.096      ;
; 3.326 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[4]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.709     ; 0.903      ;
; 3.331 ; VGA_controller:VGA|h_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.710      ;
; 3.332 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.566      ; 4.104      ;
; 3.333 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.564      ; 4.103      ;
; 3.346 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.725      ;
; 3.347 ; VGA_controller:VGA|v_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.175      ; 3.728      ;
; 3.368 ; VGA_controller:VGA|v_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.565      ; 4.139      ;
; 3.375 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.564      ; 4.145      ;
; 3.391 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.710     ; 0.967      ;
; 3.396 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.775      ;
; 3.414 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.793      ;
; 3.417 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.564      ; 4.187      ;
; 3.424 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.564      ; 4.194      ;
; 3.428 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.165      ; 3.799      ;
; 3.431 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.564      ; 4.201      ;
; 3.431 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.810      ;
; 3.437 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.816      ;
; 3.449 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.566      ; 4.221      ;
; 3.482 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.564      ; 4.252      ;
; 3.486 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[5]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.773      ;
; 3.486 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[10]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.773      ;
; 3.486 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[9]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.773      ;
; 3.486 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[12]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.773      ;
; 3.486 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[11]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.773      ;
; 3.486 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[15]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.773      ;
; 3.486 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[14]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.773      ;
; 3.486 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[13]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.773      ;
; 3.493 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[3]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.709     ; 1.070      ;
; 3.495 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.173      ; 3.874      ;
; 3.502 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.566      ; 4.274      ;
; 3.503 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.564      ; 4.273      ;
; 3.516 ; VGA_controller:VGA|v_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.565      ; 4.287      ;
; 3.524 ; VGA_controller:VGA|v_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.566      ; 4.296      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                            ;
+--------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[0]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.014     ; 3.958      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[8]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.014     ; 3.958      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[12]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.014     ; 3.958      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[16]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.014     ; 3.958      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[20]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.014     ; 3.958      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[24]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.014     ; 3.958      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[32]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.014     ; 3.958      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[33]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.014     ; 3.958      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[34]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.014     ; 3.958      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[3]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.029     ; 3.943      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[7]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.029     ; 3.943      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[11]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.029     ; 3.943      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[15]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.029     ; 3.943      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[19]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.029     ; 3.943      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[23]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.029     ; 3.943      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[27]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.029     ; 3.943      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[31]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.029     ; 3.943      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[1]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.027     ; 3.945      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[4]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.027     ; 3.945      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[9]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.027     ; 3.945      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[13]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.027     ; 3.945      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[17]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.027     ; 3.945      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[21]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.027     ; 3.945      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[25]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.027     ; 3.945      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[28]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.027     ; 3.945      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[29]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.027     ; 3.945      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[2]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.020     ; 3.952      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[5]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.020     ; 3.952      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[6]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.020     ; 3.952      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[10]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.020     ; 3.952      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[14]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.020     ; 3.952      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[18]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.020     ; 3.952      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[22]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.020     ; 3.952      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[26]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.020     ; 3.952      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[30]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.020     ; 3.952      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[3]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.017     ; 3.955      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[7]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.017     ; 3.955      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[11]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.017     ; 3.955      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[15]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.017     ; 3.955      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[19]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.017     ; 3.955      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[23]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.017     ; 3.955      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[27]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.017     ; 3.955      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[31]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.017     ; 3.955      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[1]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.012     ; 3.960      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[4]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.012     ; 3.960      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[9]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.012     ; 3.960      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[13]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.012     ; 3.960      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[17]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.012     ; 3.960      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[21]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.012     ; 3.960      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[25]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.012     ; 3.960      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[28]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.012     ; 3.960      ;
; -3.100 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[29]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.012     ; 3.960      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[0]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.033     ; 3.938      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[8]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.033     ; 3.938      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[12]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.033     ; 3.938      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[16]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.033     ; 3.938      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[20]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.033     ; 3.938      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[24]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.033     ; 3.938      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[32]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.033     ; 3.938      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[33]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.033     ; 3.938      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[34]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.033     ; 3.938      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[2]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.031     ; 3.940      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[5]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.031     ; 3.940      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[6]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.031     ; 3.940      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[10]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.031     ; 3.940      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[14]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.031     ; 3.940      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[18]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.031     ; 3.940      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[22]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.031     ; 3.940      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[26]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.031     ; 3.940      ;
; -3.099 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[30]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.031     ; 3.940      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.325     ; 3.513      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.325     ; 3.513      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[0]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.325     ; 3.513      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[3]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.322     ; 3.516      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[5]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.322     ; 3.516      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[1]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.325     ; 3.513      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.301     ; 3.537      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[3]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.302     ; 3.536      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[7]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.302     ; 3.536      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[1]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.298     ; 3.540      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[0]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.302     ; 3.536      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[5]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.301     ; 3.537      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[4]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.298     ; 3.540      ;
; -2.890 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[6]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.301     ; 3.537      ;
; -2.889 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[7]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.319     ; 3.518      ;
; -2.889 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[4]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -3.319     ; 3.518      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.949     ; 3.513      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[1]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 3.519      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[2]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.943     ; 3.519      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[5]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.950     ; 3.512      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[6]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.950     ; 3.512      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[0]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.950     ; 3.512      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.949     ; 3.513      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.949     ; 3.513      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.949     ; 3.513      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.922     ; 3.540      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.922     ; 3.540      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.922     ; 3.540      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.922     ; 3.540      ;
; -2.514 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[4]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.922     ; 3.540      ;
+--------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                           ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.289 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.152     ; 3.537      ;
; 0.289 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.152     ; 3.537      ;
; 0.289 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.152     ; 3.537      ;
; 0.289 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.152     ; 3.537      ;
; 0.674 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.237      ; 3.541      ;
; 0.674 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.237      ; 3.541      ;
; 0.674 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.237      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.238      ; 3.541      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.533      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.533      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.533      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.230      ; 3.533      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.236      ; 3.539      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.236      ; 3.539      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.236      ; 3.539      ;
; 0.675 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.236      ; 3.539      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.733 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.298      ; 3.543      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.290      ; 3.534      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.290      ; 3.534      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.290      ; 3.534      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.290      ; 3.534      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.290      ; 3.534      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.290      ; 3.534      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.290      ; 3.534      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.290      ; 3.534      ;
; 0.734 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.291      ; 3.535      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ENET1_RX_CLK'                                                                                                                                                                                                           ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.291 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.201     ; 3.486      ;
; 0.291 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.201     ; 3.486      ;
; 0.291 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.201     ; 3.486      ;
; 0.291 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.201     ; 3.486      ;
; 0.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.216     ; 3.470      ;
; 0.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.216     ; 3.470      ;
; 0.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.216     ; 3.470      ;
; 0.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.216     ; 3.470      ;
; 0.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.216     ; 3.470      ;
; 0.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.216     ; 3.470      ;
; 0.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.216     ; 3.470      ;
; 0.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.216     ; 3.470      ;
; 0.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.216     ; 3.470      ;
; 0.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.216     ; 3.470      ;
; 0.671 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.157      ; 3.464      ;
; 0.671 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.157      ; 3.464      ;
; 0.671 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.157      ; 3.464      ;
; 0.671 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.157      ; 3.464      ;
; 0.677 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.158      ; 3.459      ;
; 0.677 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.158      ; 3.459      ;
; 0.677 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.158      ; 3.459      ;
; 0.703 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.196      ; 3.471      ;
; 0.703 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.196      ; 3.471      ;
; 0.703 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.196      ; 3.471      ;
; 0.708 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.200      ; 3.470      ;
; 0.708 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.200      ; 3.470      ;
; 0.708 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.200      ; 3.470      ;
; 0.708 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.200      ; 3.470      ;
; 0.708 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.200      ; 3.470      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.222      ; 3.464      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.222      ; 3.464      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.222      ; 3.464      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.224      ; 3.466      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.224      ; 3.466      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.224      ; 3.466      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.224      ; 3.466      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.224      ; 3.466      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.224      ; 3.466      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.224      ; 3.466      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.224      ; 3.466      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.224      ; 3.466      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.222      ; 3.464      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.222      ; 3.464      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.222      ; 3.464      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.222      ; 3.464      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.222      ; 3.464      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.222      ; 3.464      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.736 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.226      ; 3.468      ;
; 0.737 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.213      ; 3.454      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.352      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 7.349      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.574 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 7.342      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.329      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.329      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.329      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.329      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.329      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.329      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.329      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 7.329      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 7.330      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 7.326      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 7.325      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 7.339      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 7.330      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 7.330      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 7.330      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 7.330      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 7.330      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 7.330      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 7.330      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 7.330      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 7.337      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 7.336      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 7.337      ;
; 12.575 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 7.336      ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 2.983      ;
; 47.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 2.983      ;
; 48.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 1.880      ;
; 48.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 1.880      ;
; 96.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.031      ;
; 96.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.031      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.960      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.960      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.960      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.960      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.960      ;
; 96.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.960      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.952      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.952      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.952      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.952      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.952      ;
; 96.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.952      ;
; 96.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.902      ;
; 96.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.902      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.843      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.727      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.727      ;
; 97.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 2.727      ;
; 97.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.753      ;
; 97.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.753      ;
; 97.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.753      ;
; 97.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.753      ;
; 97.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.753      ;
; 97.159 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.753      ;
; 97.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.701      ;
; 97.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.701      ;
; 97.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.701      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 2.551      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 2.551      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 2.551      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 2.551      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 2.551      ;
; 97.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 2.551      ;
; 97.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.534      ;
; 97.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.534      ;
; 97.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.534      ;
; 97.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.534      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.505      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.505      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.505      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.505      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.505      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.505      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.505      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.505      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.505      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.505      ;
; 97.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.505      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.511      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.511      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.511      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.511      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.511      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.511      ;
; 97.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.511      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.433      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.433      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.433      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.433      ;
; 97.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.433      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.269      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.269      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.269      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.269      ;
; 97.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.269      ;
; 97.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.192      ;
; 97.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.192      ;
; 97.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.192      ;
; 97.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.192      ;
; 97.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.192      ;
; 97.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.175      ;
; 97.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.175      ;
; 97.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.175      ;
; 97.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.175      ;
; 97.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.175      ;
; 97.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.175      ;
; 97.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.175      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.145      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.145      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.145      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.145      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.488      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.703      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.703      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.703      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.703      ;
; 1.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.838      ;
; 1.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.022      ;
; 1.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.022      ;
; 1.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.022      ;
; 1.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.022      ;
; 1.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.022      ;
; 1.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.022      ;
; 1.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.022      ;
; 1.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.022      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.043      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.043      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.043      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.043      ;
; 1.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.043      ;
; 1.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.043      ;
; 1.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.043      ;
; 1.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.043      ;
; 1.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.043      ;
; 1.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.043      ;
; 1.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.043      ;
; 1.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.043      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.101      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.101      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.101      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.101      ;
; 1.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.101      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.282      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.282      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.282      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.282      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.282      ;
; 2.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.359      ;
; 2.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.359      ;
; 2.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.359      ;
; 2.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.359      ;
; 2.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.359      ;
; 2.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.359      ;
; 2.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.359      ;
; 2.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.356      ;
; 2.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.360      ;
; 2.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.360      ;
; 2.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.360      ;
; 2.093 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.360      ;
; 2.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.408      ;
; 2.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.408      ;
; 2.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.408      ;
; 2.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.408      ;
; 2.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.408      ;
; 2.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.408      ;
; 2.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.580      ;
; 2.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.580      ;
; 2.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.580      ;
; 2.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.627      ;
; 2.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.627      ;
; 2.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.627      ;
; 2.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.627      ;
; 2.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.627      ;
; 2.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.627      ;
; 2.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 2.601      ;
; 2.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 2.601      ;
; 2.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 2.601      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
; 2.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 2.693      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.413 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.003      ;
; 1.413 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.003      ;
; 1.413 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.003      ;
; 1.413 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.003      ;
; 1.413 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.003      ;
; 1.413 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.003      ;
; 1.413 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.003      ;
; 1.413 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.003      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.420 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.009      ;
; 1.426 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.008      ;
; 1.426 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.008      ;
; 1.426 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.008      ;
; 1.426 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.008      ;
; 1.426 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.008      ;
; 1.426 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.008      ;
; 1.426 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.008      ;
; 1.426 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.008      ;
; 1.442 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.031      ;
; 1.442 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.031      ;
; 1.442 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.031      ;
; 1.442 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.031      ;
; 1.442 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.031      ;
; 1.442 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.031      ;
; 1.442 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.031      ;
; 1.442 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.031      ;
; 1.442 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.031      ;
; 1.442 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 2.031      ;
; 1.455 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 2.009      ;
; 1.455 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 2.009      ;
; 1.455 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 2.009      ;
; 1.455 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 2.009      ;
; 1.455 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 2.009      ;
; 1.455 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 2.009      ;
; 1.455 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 2.009      ;
; 1.455 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.368      ; 2.009      ;
; 1.461 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.009      ;
; 1.461 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.009      ;
; 1.461 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.009      ;
; 1.461 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.009      ;
; 1.461 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.009      ;
; 1.461 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.009      ;
; 1.461 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.009      ;
; 1.461 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 2.009      ;
; 1.469 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.039      ;
; 1.469 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.039      ;
; 1.469 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.039      ;
; 1.469 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.039      ;
; 1.469 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.039      ;
; 1.469 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.039      ;
; 1.469 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.039      ;
; 1.469 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.039      ;
; 1.469 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.039      ;
; 1.469 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 2.039      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.730 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.415      ; 2.331      ;
; 1.780 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.358      ;
; 1.780 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.358      ;
; 1.780 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.358      ;
; 1.780 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.358      ;
; 1.780 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.358      ;
; 1.780 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.358      ;
; 1.780 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.358      ;
; 1.780 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.358      ;
; 2.614 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.523      ; 3.323      ;
; 2.614 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|i2c_counter[9]                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.523      ; 3.323      ;
; 2.614 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_end                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.523      ; 3.323      ;
; 3.052 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|dack0                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.297      ;
; 3.052 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|dack1                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.297      ;
; 3.052 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|bck0                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.297      ;
; 3.052 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|bck1                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.297      ;
; 3.052 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[0]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.297      ;
; 3.052 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[1]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.297      ;
; 3.052 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[2]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.297      ;
; 3.052 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[3]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.297      ;
; 3.052 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[4]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 3.297      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.588 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.542      ; 3.356      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.589 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.534      ; 3.349      ;
; 2.590 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.533      ; 3.349      ;
; 2.590 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.533      ; 3.349      ;
; 2.590 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.533      ; 3.349      ;
; 2.590 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.533      ; 3.349      ;
; 2.590 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.533      ; 3.349      ;
; 2.590 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.533      ; 3.349      ;
; 2.590 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.533      ; 3.349      ;
; 2.590 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.533      ; 3.349      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.471      ; 3.348      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.471      ; 3.348      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.471      ; 3.348      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.471      ; 3.348      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.476      ; 3.353      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.478      ; 3.355      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.476      ; 3.353      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.476      ; 3.353      ;
; 2.651 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.476      ; 3.353      ;
; 3.052 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 3.351      ;
; 3.052 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 3.351      ;
; 3.052 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 3.351      ;
; 3.052 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 3.351      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ENET1_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.462      ; 3.280      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.462      ; 3.280      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.462      ; 3.280      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.464      ; 3.282      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.464      ; 3.282      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.464      ; 3.282      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.464      ; 3.282      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.464      ; 3.282      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.464      ; 3.282      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.464      ; 3.282      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.464      ; 3.282      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.464      ; 3.282      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.462      ; 3.280      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.462      ; 3.280      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.462      ; 3.280      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.462      ; 3.280      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.462      ; 3.280      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.462      ; 3.280      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.592 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.466      ; 3.284      ;
; 2.593 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.453      ; 3.272      ;
; 2.620 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.440      ; 3.286      ;
; 2.620 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.440      ; 3.286      ;
; 2.620 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.440      ; 3.286      ;
; 2.620 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.440      ; 3.286      ;
; 2.620 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.440      ; 3.286      ;
; 2.627 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.435      ; 3.288      ;
; 2.627 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.435      ; 3.288      ;
; 2.627 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.435      ; 3.288      ;
; 2.654 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.396      ; 3.276      ;
; 2.654 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.396      ; 3.276      ;
; 2.654 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.396      ; 3.276      ;
; 2.658 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.395      ; 3.279      ;
; 2.658 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.395      ; 3.279      ;
; 2.658 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.395      ; 3.279      ;
; 2.658 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.395      ; 3.279      ;
; 3.054 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.006      ; 3.286      ;
; 3.054 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.006      ; 3.286      ;
; 3.054 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.006      ; 3.286      ;
; 3.054 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.006      ; 3.286      ;
; 3.054 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.006      ; 3.286      ;
; 3.054 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.006      ; 3.286      ;
; 3.054 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.006      ; 3.286      ;
; 3.054 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.006      ; 3.286      ;
; 3.054 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.006      ; 3.286      ;
; 3.054 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.006      ; 3.286      ;
; 3.055 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 3.302      ;
; 3.055 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 3.302      ;
; 3.055 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 3.302      ;
; 3.055 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 3.302      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                              ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 5.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.258     ; 3.338      ;
; 5.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.258     ; 3.338      ;
; 5.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.258     ; 3.338      ;
; 5.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.258     ; 3.338      ;
; 5.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.258     ; 3.338      ;
; 5.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.258     ; 3.338      ;
; 5.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.258     ; 3.338      ;
; 5.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.258     ; 3.338      ;
; 5.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.258     ; 3.338      ;
; 5.328 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_valid                                                                                         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.269     ; 3.345      ;
; 5.328 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.267     ; 3.347      ;
; 5.328 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.267     ; 3.347      ;
; 5.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.284     ; 3.331      ;
; 5.329 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[6]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.284     ; 3.331      ;
; 5.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.288     ; 3.329      ;
; 5.331 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.288     ; 3.329      ;
; 5.332 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_valid                                                                                         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.283     ; 3.335      ;
; 5.335 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.276     ; 3.345      ;
; 5.335 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.276     ; 3.345      ;
; 5.335 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.276     ; 3.345      ;
; 5.335 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.276     ; 3.345      ;
; 5.335 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.276     ; 3.345      ;
; 5.335 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.276     ; 3.345      ;
; 5.335 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.276     ; 3.345      ;
; 5.335 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.276     ; 3.345      ;
; 5.335 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.276     ; 3.345      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.272     ; 3.351      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.279     ; 3.344      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.279     ; 3.344      ;
; 5.337 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.279     ; 3.344      ;
; 5.338 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.273     ; 3.351      ;
; 5.338 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.273     ; 3.351      ;
; 5.338 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.273     ; 3.351      ;
; 5.338 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.273     ; 3.351      ;
; 5.338 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.273     ; 3.351      ;
; 5.338 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.273     ; 3.351      ;
; 5.338 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.273     ; 3.351      ;
; 5.338 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.273     ; 3.351      ;
; 5.338 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.273     ; 3.351      ;
; 5.338 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.277     ; 3.347      ;
; 5.338 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.277     ; 3.347      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.290     ; 3.337      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.291     ; 3.336      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.291     ; 3.336      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.291     ; 3.336      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.291     ; 3.336      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.291     ; 3.336      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.291     ; 3.336      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                             ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.291     ; 3.336      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[9]                                                                                ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.278     ; 3.349      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[7]                                                                                ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.278     ; 3.349      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[8]                                                                                ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.278     ; 3.349      ;
; 5.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[10]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.278     ; 3.349      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[6]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[6]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[6]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[3]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[3]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[3]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[5]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[5]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[5]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.299     ; 3.331      ;
; 5.345 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.305     ; 3.326      ;
; 5.345 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.305     ; 3.326      ;
; 5.345 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.305     ; 3.326      ;
; 5.345 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.305     ; 3.326      ;
; 5.361 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[4]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.302     ; 3.345      ;
; 5.361 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[1]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.302     ; 3.345      ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.084
Worst Case Available Settling Time: 11.070 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 59.26 MHz  ; 59.26 MHz       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ;      ;
; 68.7 MHz   ; 68.7 MHz        ; CLOCK_50                             ;      ;
; 113.79 MHz ; 113.79 MHz      ; altera_reserved_tck                  ;      ;
; 163.16 MHz ; 163.16 MHz      ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ;      ;
; 173.19 MHz ; 173.19 MHz      ; ENET1_RX_CLK                         ;      ;
; 177.75 MHz ; 177.75 MHz      ; ENET0_RX_CLK                         ;      ;
; 215.66 MHz ; 215.66 MHz      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -7.232 ; -92.493       ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; -3.931 ; -28.364       ;
; CLOCK_50                             ; 0.279  ; 0.000         ;
; ENET1_RX_CLK                         ; 1.155  ; 0.000         ;
; ENET0_RX_CLK                         ; 1.187  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 9.248  ; 0.000         ;
; altera_reserved_tck                  ; 45.606 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; CLOCK_50                             ; 0.146 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.337 ; 0.000         ;
; ENET0_RX_CLK                         ; 0.351 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.354 ; 0.000         ;
; altera_reserved_tck                  ; 0.354 ; 0.000         ;
; ENET1_RX_CLK                         ; 0.355 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.367 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -2.302 ; -542.752      ;
; ENET0_RX_CLK                         ; 0.666  ; 0.000         ;
; ENET1_RX_CLK                         ; 0.667  ; 0.000         ;
; CLOCK_50                             ; 13.351 ; 0.000         ;
; altera_reserved_tck                  ; 47.501 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.127 ; 0.000         ;
; CLOCK_50                             ; 1.277 ; 0.000         ;
; ENET0_RX_CLK                         ; 2.279 ; 0.000         ;
; ENET1_RX_CLK                         ; 2.283 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.650 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ENET0_RX_CLK                         ; 3.652  ; 0.000         ;
; ENET1_RX_CLK                         ; 3.652  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 3.686  ; 0.000         ;
; ENET0_TX_CLK                         ; 4.000  ; 0.000         ;
; ENET1_TX_CLK                         ; 4.000  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 4.688  ; 0.000         ;
; CLOCK_50                             ; 9.438  ; 0.000         ;
; CLOCK2_50                            ; 16.000 ; 0.000         ;
; CLOCK3_50                            ; 16.000 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 19.692 ; 0.000         ;
; altera_reserved_tck                  ; 49.478 ; 0.000         ;
+--------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -7.232 ; RESET~_Duplicate_1                                                                                                                                     ; ENET1_RST_N                                                                                     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -6.549     ; 2.613      ;
; -7.227 ; RESET                                                                                                                                                  ; ENET0_RST_N                                                                                     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -6.524     ; 2.633      ;
; -4.437 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.417      ;
; -4.427 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.407      ;
; -4.418 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.398      ;
; -4.417 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.397      ;
; -4.410 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.390      ;
; -4.398 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.378      ;
; -4.386 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.366      ;
; -4.386 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.366      ;
; -4.379 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.359      ;
; -4.354 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 6.334      ;
; -1.058 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.865     ; 2.142      ;
; -1.058 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.865     ; 2.142      ;
; -1.058 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.865     ; 2.142      ;
; -1.058 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.865     ; 2.142      ;
; -1.058 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.865     ; 2.142      ;
; -1.058 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.865     ; 2.142      ;
; -1.027 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                             ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.512     ; 2.464      ;
; -0.975 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.492     ; 2.432      ;
; -0.975 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.492     ; 2.432      ;
; -0.975 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.492     ; 2.432      ;
; -0.975 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.492     ; 2.432      ;
; -0.975 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.492     ; 2.432      ;
; -0.975 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                               ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.492     ; 2.432      ;
; -0.925 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[0]                                                              ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.879     ; 1.995      ;
; -0.925 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.879     ; 1.995      ;
; -0.858 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                              ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.878     ; 1.929      ;
; -0.842 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[0]                                                              ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.519     ; 2.272      ;
; -0.842 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                            ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.519     ; 2.272      ;
; -0.817 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.863     ; 1.903      ;
; -0.790 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[6]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.879     ; 1.860      ;
; -0.790 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[0]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.879     ; 1.860      ;
; -0.790 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[1]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.879     ; 1.860      ;
; -0.790 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[2]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.879     ; 1.860      ;
; -0.790 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[3]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.879     ; 1.860      ;
; -0.790 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[4]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.879     ; 1.860      ;
; -0.790 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[5]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.879     ; 1.860      ;
; -0.788 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                             ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.502     ; 2.235      ;
; -0.787 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                          ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.512     ; 2.224      ;
; -0.783 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                             ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.512     ; 2.220      ;
; -0.682 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[5]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.487     ; 2.144      ;
; -0.682 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[0]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.487     ; 2.144      ;
; -0.682 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[1]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.487     ; 2.144      ;
; -0.682 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[2]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.487     ; 2.144      ;
; -0.682 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[3]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.487     ; 2.144      ;
; -0.682 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[4]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.487     ; 2.144      ;
; -0.682 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[6]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.487     ; 2.144      ;
; -0.661 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                              ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.512     ; 2.098      ;
; -0.542 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                             ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.502     ; 1.989      ;
; -0.542 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                          ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.502     ; 1.989      ;
; -0.481 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.461      ;
; -0.471 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.451      ;
; -0.462 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.442      ;
; -0.461 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.879     ; 1.531      ;
; -0.460 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.440      ;
; -0.454 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.434      ;
; -0.442 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.422      ;
; -0.430 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.410      ;
; -0.430 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.410      ;
; -0.423 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.403      ;
; -0.398 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 6.378      ;
; -0.362 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.487     ; 1.824      ;
; -0.358 ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.487     ; 1.820      ;
; 2.189  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.066     ; 5.744      ;
; 2.279  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.083     ; 5.637      ;
; 2.329  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.066     ; 5.604      ;
; 2.330  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.324      ; 5.993      ;
; 2.333  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.066     ; 5.600      ;
; 2.335  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.066     ; 5.598      ;
; 2.342  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.089     ; 5.568      ;
; 2.356  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.114     ; 5.529      ;
; 2.415  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.090     ; 5.494      ;
; 2.416  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.083     ; 5.500      ;
; 2.425  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.083     ; 5.491      ;
; 2.438  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.083     ; 5.478      ;
; 2.444  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.066     ; 5.489      ;
; 2.453  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.312      ; 5.858      ;
; 2.453  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.066     ; 5.480      ;
; 2.454  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.067     ; 5.478      ;
; 2.456  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.055     ; 5.488      ;
; 2.473  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.055     ; 5.471      ;
; 2.487  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.066     ; 5.446      ;
; 2.489  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.066     ; 5.444      ;
; 2.528  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.089     ; 5.382      ;
; 2.544  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.114     ; 5.341      ;
; 2.548  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.084     ; 5.367      ;
; 2.569  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.083     ; 5.347      ;
; 2.578  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.083     ; 5.338      ;
; 2.582  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.090     ; 5.327      ;
; 2.589  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.067     ; 5.343      ;
; 2.594  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.077     ; 5.328      ;
; 2.597  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.066     ; 5.336      ;
; 2.597  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[10]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.066     ; 5.336      ;
; 2.617  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.055     ; 5.327      ;
; 2.619  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.083     ; 5.297      ;
; 2.625  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.083     ; 5.291      ;
; 2.635  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_msn_reg[0]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.077     ; 5.287      ;
; 2.636  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.077     ; 5.286      ;
; 2.641  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.089     ; 5.269      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.931 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.736     ;
; -3.877 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.683     ;
; -3.873 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.678     ;
; -3.860 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.665     ;
; -3.851 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.656     ;
; -3.819 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.625     ;
; -3.812 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.617     ;
; -3.714 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.520     ;
; -3.704 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.510     ;
; -3.699 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.504     ;
; -3.688 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.494     ;
; -3.671 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.476     ;
; -3.645 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.451     ;
; -3.641 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.446     ;
; -3.628 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.433     ;
; -3.627 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.433     ;
; -3.619 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.424     ;
; -3.587 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.393     ;
; -3.582 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.387     ;
; -3.580 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.385     ;
; -3.538 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.343     ;
; -3.482 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.288     ;
; -3.472 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.620     ;
; -3.472 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.278     ;
; -3.470 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.618     ;
; -3.456 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.262     ;
; -3.439 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.244     ;
; -3.418 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.567     ;
; -3.416 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.565     ;
; -3.414 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.562     ;
; -3.412 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.560     ;
; -3.401 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.549     ;
; -3.399 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.547     ;
; -3.395 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.201     ;
; -3.392 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.540     ;
; -3.390 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.538     ;
; -3.360 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.509     ;
; -3.358 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.507     ;
; -3.354 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.502     ;
; -3.353 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.501     ;
; -3.351 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.499     ;
; -3.350 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.155     ;
; -3.306 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 13.111     ;
; -3.300 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.449     ;
; -3.296 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.444     ;
; -3.283 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.431     ;
; -3.279 ; VGA_controller:VGA|v_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.085     ;
; -3.274 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.422     ;
; -3.255 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.404     ;
; -3.253 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.402     ;
; -3.245 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.394     ;
; -3.243 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.392     ;
; -3.242 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.391     ;
; -3.235 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.383     ;
; -3.229 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.378     ;
; -3.227 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.376     ;
; -3.212 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.360     ;
; -3.210 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.358     ;
; -3.202 ; VGA_controller:VGA|v_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 13.008     ;
; -3.190 ; VGA_controller:VGA|h_counter[9]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.587     ; 12.602     ;
; -3.178 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.326     ;
; -3.168 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.317     ;
; -3.166 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.315     ;
; -3.163 ; VGA_controller:VGA|h_counter[8]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 12.968     ;
; -3.137 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.286     ;
; -3.127 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.276     ;
; -3.124 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.273     ;
; -3.123 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.271     ;
; -3.121 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.269     ;
; -3.120 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.268     ;
; -3.111 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.260     ;
; -3.107 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.255     ;
; -3.098 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.246     ;
; -3.094 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.242     ;
; -3.079 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.227     ;
; -3.077 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.225     ;
; -3.066 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.215     ;
; -3.059 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.207     ;
; -3.050 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.199     ;
; -3.047 ; VGA_controller:VGA|v_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 12.853     ;
; -3.005 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.153     ;
; -2.998 ; VGA_controller:VGA|v_counter[8]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 12.804     ;
; -2.991 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -2.923     ; 10.017     ;
; -2.970 ; VGA_controller:VGA|v_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 12.776     ;
; -2.961 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.109     ;
; -2.961 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.110     ;
; -2.958 ; VGA_controller:VGA|h_counter[9]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.587     ; 12.370     ;
; -2.951 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.100     ;
; -2.936 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -2.923     ; 9.962      ;
; -2.935 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.084     ;
; -2.931 ; VGA_controller:VGA|h_counter[8]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.194     ; 12.736     ;
; -2.918 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 13.066     ;
; -2.902 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -2.923     ; 9.928      ;
; -2.874 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 13.023     ;
; -2.829 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 12.977     ;
; -2.820 ; VGA_controller:VGA|v_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 12.969     ;
; -2.818 ; VGA_controller:VGA|v_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.150      ; 12.967     ;
; -2.785 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.149      ; 12.933     ;
; -2.784 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -2.923     ; 9.810      ;
; -2.766 ; VGA_controller:VGA|v_counter[8]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.193     ; 12.572     ;
+--------+----------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.279 ; ECE385_sys|nios2_pll|sd1|pll7|clk[1]                                                                                     ; DRAM_CLK                                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50    ; 3.000        ; 3.568      ; 4.279      ;
; 0.882 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]                                                        ; SRAM_ADDR[15]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.291     ; 6.727      ;
; 0.939 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]                                                        ; SRAM_ADDR[12]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.291     ; 6.670      ;
; 1.159 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]                                                         ; SRAM_ADDR[9]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.291     ; 6.450      ;
; 1.296 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]                                                        ; SRAM_ADDR[19]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.291     ; 6.313      ;
; 1.871 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]                                                        ; SRAM_ADDR[16]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.648     ; 5.381      ;
; 2.364 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]                                                         ; SRAM_ADDR[8]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.291     ; 5.245      ;
; 2.376 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]                                                        ; SRAM_ADDR[10]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.291     ; 5.233      ;
; 2.404 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[1]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 5.239      ;
; 2.423 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]                                                         ; SRAM_ADDR[7]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.291     ; 5.186      ;
; 2.469 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[0]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 5.174      ;
; 2.498 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]                                                        ; SRAM_ADDR[13]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.648     ; 4.754      ;
; 2.520 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[3]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 5.123      ;
; 2.520 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[2]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 5.123      ;
; 2.536 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[14]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 5.107      ;
; 2.536 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[4]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 5.107      ;
; 2.557 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]                                                        ; SRAM_ADDR[18]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.648     ; 4.695      ;
; 2.557 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]                                                        ; SRAM_ADDR[17]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.648     ; 4.695      ;
; 2.585 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]                                                         ; SRAM_ADDR[4]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.281     ; 5.034      ;
; 2.587 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]                                                        ; SRAM_ADDR[11]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.291     ; 5.022      ;
; 2.615 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]                                                        ; SRAM_ADDR[14]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.648     ; 4.637      ;
; 2.644 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[11]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.999      ;
; 2.657 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                            ; SRAM_OE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.986      ;
; 2.748 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]                                                         ; SRAM_ADDR[5]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.281     ; 4.871      ;
; 2.894 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[15]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.749      ;
; 2.894 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[13]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.749      ;
; 2.914 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]                                                         ; SRAM_ADDR[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.281     ; 4.705      ;
; 2.937 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[12]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.706      ;
; 2.939 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[10]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.704      ;
; 2.959 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[6]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.684      ;
; 2.959 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[5]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.684      ;
; 2.996 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[8]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.647      ;
; 3.010 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[9]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.633      ;
; 3.120 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_WE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.523      ;
; 3.229 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]                                                         ; SRAM_ADDR[6]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.281     ; 4.390      ;
; 3.308 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[7]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.335      ;
; 3.377 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]                                                         ; SRAM_ADDR[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.281     ; 4.242      ;
; 3.493 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]                                                         ; SRAM_ADDR[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.281     ; 4.126      ;
; 4.312 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]                                                         ; SRAM_ADDR[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.318     ; 3.270      ;
; 5.444 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.046     ; 14.509     ;
; 5.556 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.088     ; 14.355     ;
; 5.613 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.052     ; 14.334     ;
; 5.632 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.076     ; 14.291     ;
; 5.708 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.046     ; 14.245     ;
; 5.718 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.046     ; 14.235     ;
; 5.720 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.016     ; 14.263     ;
; 5.747 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.075     ; 14.177     ;
; 5.775 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[8]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.016     ; 14.208     ;
; 5.805 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.118     ; 14.076     ;
; 5.824 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.064     ; 14.111     ;
; 5.879 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.107     ; 14.013     ;
; 5.881 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.088     ; 14.030     ;
; 5.889 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.060     ; 14.050     ;
; 5.893 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.058     ; 14.048     ;
; 5.902 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.078     ; 14.019     ;
; 5.902 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.088     ; 14.009     ;
; 5.907 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.052     ; 14.040     ;
; 5.918 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.046     ; 14.035     ;
; 5.966 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.103     ; 13.930     ;
; 5.977 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.024     ; 13.998     ;
; 5.981 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[6]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.010     ; 14.008     ;
; 5.991 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.032     ; 13.976     ;
; 5.996 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[7]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.016     ; 13.987     ;
; 5.996 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.103     ; 13.900     ;
; 5.997 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[31]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 14.025     ;
; 5.997 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[15]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 14.025     ;
; 5.997 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[29]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 14.025     ;
; 5.997 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[22]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 14.025     ;
; 6.000 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[30] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.014     ; 13.985     ;
; 6.005 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[22]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[31]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 14.017     ;
; 6.005 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[22]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[15]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 14.017     ;
; 6.005 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[22]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[29]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 14.017     ;
; 6.005 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[22]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[22]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 14.017     ;
; 6.012 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[4]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.022     ; 13.965     ;
; 6.026 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.022     ; 13.951     ;
; 6.033 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.103     ; 13.863     ;
; 6.051 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[221].entity_register|Dout[31]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 13.914     ;
; 6.051 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[221].entity_register|Dout[21]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 13.914     ;
; 6.051 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[221].entity_register|Dout[20]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 13.914     ;
; 6.051 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[16]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[221].entity_register|Dout[18]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 13.914     ;
; 6.053 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[31] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.076     ; 13.870     ;
; 6.054 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[21]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[31]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 13.968     ;
; 6.054 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[21]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[15]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 13.968     ;
; 6.054 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[21]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[29]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 13.968     ;
; 6.054 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[21]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[22]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 13.968     ;
; 6.059 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[22]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[221].entity_register|Dout[31]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 13.906     ;
; 6.059 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[22]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[221].entity_register|Dout[21]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 13.906     ;
; 6.059 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[22]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[221].entity_register|Dout[20]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 13.906     ;
; 6.059 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[22]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[221].entity_register|Dout[18]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 13.906     ;
; 6.063 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[24]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[31]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 13.959     ;
; 6.063 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[24]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[15]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 13.959     ;
; 6.063 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[24]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[29]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 13.959     ;
; 6.063 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[24]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[22]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 13.959     ;
; 6.066 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.090     ; 13.843     ;
; 6.067 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.052     ; 13.880     ;
; 6.070 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.064     ; 13.865     ;
; 6.073 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[15] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.038     ; 13.888     ;
; 6.077 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.107     ; 13.815     ;
; 6.081 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[6]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.073     ; 13.845     ;
; 6.098 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[23]   ; VGA_entities:VGA_entities_manager|register:generate_vga_entity_registers[106].entity_register|Dout[31]                                           ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.023      ; 13.924     ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.155 ; ENET1_RX_DV                                                                                                                                  ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 2.680      ; 2.524      ;
; 1.200 ; ENET1_RX_DATA[0]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 2.699      ; 2.498      ;
; 1.201 ; ENET1_RX_DATA[2]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 2.699      ; 2.497      ;
; 1.232 ; ENET1_RX_DATA[1]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 2.684      ; 2.451      ;
; 1.267 ; ENET1_RX_DATA[3]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 2.695      ; 2.427      ;
; 2.226 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.074     ; 5.699      ;
; 2.227 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.074     ; 5.698      ;
; 2.306 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.623      ;
; 2.307 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.622      ;
; 2.341 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.586      ;
; 2.372 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.557      ;
; 2.373 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.556      ;
; 2.381 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.548      ;
; 2.382 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.547      ;
; 2.400 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 5.531      ;
; 2.401 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 5.530      ;
; 2.405 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.522      ;
; 2.406 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.521      ;
; 2.421 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 5.510      ;
; 2.448 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 5.483      ;
; 2.449 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 5.472      ;
; 2.450 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 5.471      ;
; 2.457 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 5.474      ;
; 2.508 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.076     ; 5.415      ;
; 2.509 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.076     ; 5.414      ;
; 2.515 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 5.418      ;
; 2.520 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.409      ;
; 2.529 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.398      ;
; 2.530 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.397      ;
; 2.553 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.374      ;
; 2.554 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.373      ;
; 2.563 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.366      ;
; 2.564 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.076     ; 5.359      ;
; 2.564 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.365      ;
; 2.599 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.074     ; 5.326      ;
; 2.600 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.074     ; 5.325      ;
; 2.623 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.074     ; 5.302      ;
; 2.644 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.285      ;
; 2.647 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.076     ; 5.276      ;
; 2.648 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.076     ; 5.275      ;
; 2.651 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.278      ;
; 2.652 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.277      ;
; 2.668 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.261      ;
; 2.678 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 5.253      ;
; 2.714 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.213      ;
; 2.716 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 5.215      ;
; 2.717 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 5.214      ;
; 2.727 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 5.204      ;
; 2.744 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.183      ;
; 2.745 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 5.182      ;
; 2.762 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.074     ; 5.163      ;
; 2.831 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.066     ; 5.102      ;
; 2.834 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.074     ; 5.091      ;
; 2.835 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.074     ; 5.090      ;
; 2.859 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 5.070      ;
; 2.868 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.076     ; 5.055      ;
; 2.869 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.076     ; 5.054      ;
; 2.949 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.978      ;
; 2.983 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.074     ; 4.942      ;
; 3.151 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.135     ; 0.713      ;
; 3.153 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.135     ; 0.711      ;
; 3.154 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.135     ; 0.710      ;
; 3.154 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.135     ; 0.710      ;
; 3.155 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.135     ; 0.709      ;
; 3.176 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.745      ;
; 3.177 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.744      ;
; 3.291 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.076     ; 4.632      ;
; 3.317 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.605      ;
; 3.318 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.604      ;
; 3.432 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.075     ; 4.492      ;
; 3.466 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.456      ;
; 3.467 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.455      ;
; 3.500 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.074     ; 4.425      ;
; 3.501 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.074     ; 4.424      ;
; 3.535 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 4.394      ;
; 3.536 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.070     ; 4.393      ;
; 3.538 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.383      ;
; 3.539 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.382      ;
; 3.539 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.382      ;
; 3.540 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.381      ;
; 3.581 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.075     ; 4.343      ;
; 3.615 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.072     ; 4.312      ;
; 3.634 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.288      ;
; 3.634 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.287      ;
; 3.635 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.287      ;
; 3.635 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.286      ;
; 3.650 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 4.281      ;
; 3.653 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.076     ; 4.270      ;
; 3.654 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.076     ; 4.269      ;
; 3.656 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.266      ;
; 3.657 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.077     ; 4.265      ;
; 3.686 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 4.245      ;
; 3.687 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 4.244      ;
; 3.702 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.219      ;
; 3.703 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.218      ;
; 3.732 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.189      ;
; 3.733 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.078     ; 4.188      ;
; 3.748 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.068     ; 4.183      ;
; 3.749 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.075     ; 4.175      ;
; 3.749 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.076     ; 4.174      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                       ; Launch Clock                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+
; 1.187 ; ENET0_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; 2.674      ; 2.486      ;
; 1.203 ; ENET0_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; 2.674      ; 2.470      ;
; 1.220 ; ENET0_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; 2.708      ; 2.487      ;
; 1.267 ; ENET0_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; 2.708      ; 2.440      ;
; 1.276 ; ENET0_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; 2.711      ; 2.434      ;
; 2.396 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 5.528      ;
; 2.543 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 5.382      ;
; 2.634 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 5.293      ;
; 2.712 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 5.212      ;
; 2.730 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 5.194      ;
; 2.751 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 5.176      ;
; 2.761 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 5.163      ;
; 2.781 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 5.147      ;
; 2.788 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 5.139      ;
; 2.814 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 5.110      ;
; 2.844 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 5.083      ;
; 2.859 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 5.065      ;
; 2.864 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 5.063      ;
; 2.869 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 5.056      ;
; 2.876 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 5.051      ;
; 2.878 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 5.046      ;
; 2.895 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.089     ; 5.015      ;
; 2.898 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 5.030      ;
; 2.908 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 5.017      ;
; 2.935 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 4.993      ;
; 2.961 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.964      ;
; 2.968 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.959      ;
; 2.976 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.949      ;
; 2.980 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; -0.133     ; 0.886      ;
; 3.005 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 4.923      ;
; 3.016 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.909      ;
; 3.023 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 4.905      ;
; 3.025 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 4.903      ;
; 3.025 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.900      ;
; 3.032 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.892      ;
; 3.075 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.852      ;
; 3.079 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.845      ;
; 3.085 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.842      ;
; 3.095 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.829      ;
; 3.109 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.818      ;
; 3.122 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.805      ;
; 3.123 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.073     ; 4.803      ;
; 3.130 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.794      ;
; 3.145 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.782      ;
; 3.148 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.776      ;
; 3.153 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.774      ;
; 3.155 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; -0.133     ; 0.711      ;
; 3.156 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; -0.133     ; 0.710      ;
; 3.156 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; -0.133     ; 0.710      ;
; 3.157 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; -0.133     ; 0.709      ;
; 3.164 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.763      ;
; 3.179 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.745      ;
; 3.184 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.743      ;
; 3.210 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.717      ;
; 3.212 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.712      ;
; 3.222 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 4.706      ;
; 3.226 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.699      ;
; 3.256 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 4.672      ;
; 3.277 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.648      ;
; 3.284 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.641      ;
; 3.295 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 4.633      ;
; 3.306 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 4.622      ;
; 3.310 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.615      ;
; 3.314 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 4.614      ;
; 3.319 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.605      ;
; 3.409 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.518      ;
; 3.413 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.511      ;
; 3.428 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; 0.339      ; 4.910      ;
; 3.431 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.073     ; 4.495      ;
; 3.443 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.484      ;
; 3.444 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.480      ;
; 3.452 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.070     ; 4.477      ;
; 3.464 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.460      ;
; 3.465 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.462      ;
; 3.466 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.459      ;
; 3.473 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.454      ;
; 3.523 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.089     ; 4.387      ;
; 3.545 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.379      ;
; 3.585 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.036     ; 4.378      ;
; 3.588 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.036     ; 4.375      ;
; 3.592 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.335      ;
; 3.599 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.088     ; 4.312      ;
; 3.601 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.073     ; 4.325      ;
; 3.609 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.316      ;
; 3.615 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 4.313      ;
; 3.618 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.307      ;
; 3.653 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.271      ;
; 3.692 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.074     ; 4.233      ;
; 3.726 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.090     ; 4.183      ;
; 3.726 ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[0]                                                                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET0_RX_CLK ; 8.000        ; 1.941      ; 6.124      ;
; 3.739 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.071     ; 4.189      ;
; 3.748 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.072     ; 4.179      ;
; 3.764 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.160      ;
; 3.784 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.140      ;
; 3.818 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.090     ; 4.091      ;
; 3.819 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.090     ; 4.090      ;
; 3.820 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.090     ; 4.089      ;
; 3.860 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.090     ; 4.049      ;
; 3.877 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.075     ; 4.047      ;
; 3.879 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.036     ; 4.084      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                                ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 9.248  ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.883     ; 7.818      ;
; 10.110 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.883     ; 6.956      ;
; 10.216 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.883     ; 6.850      ;
; 10.489 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.883     ; 6.577      ;
; 10.605 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.884     ; 6.460      ;
; 10.609 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.883     ; 6.457      ;
; 10.615 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.883     ; 6.451      ;
; 10.621 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.883     ; 6.445      ;
; 10.665 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.883     ; 6.401      ;
; 10.731 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.884     ; 6.334      ;
; 10.854 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.884     ; 6.211      ;
; 10.868 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.884     ; 6.197      ;
; 10.914 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_HS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.884     ; 6.151      ;
; 10.944 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.883     ; 6.122      ;
; 10.997 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.884     ; 6.068      ;
; 11.006 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.884     ; 6.059      ;
; 11.007 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.884     ; 6.058      ;
; 11.036 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.505     ; 6.408      ;
; 11.254 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_BLANK_N  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.885     ; 5.810      ;
; 11.289 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.884     ; 5.776      ;
; 11.289 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.884     ; 5.776      ;
; 11.631 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_VS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.508     ; 5.810      ;
; 11.875 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -2.508     ; 5.566      ;
; 33.871 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.303      ; 6.431      ;
; 33.902 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.303      ; 6.400      ;
; 33.911 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.303      ; 6.391      ;
; 33.929 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.303      ; 6.373      ;
; 33.990 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.303      ; 6.312      ;
; 34.131 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.303      ; 6.171      ;
; 34.149 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.074     ; 5.776      ;
; 34.179 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.074     ; 5.746      ;
; 34.188 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.074     ; 5.737      ;
; 34.207 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.074     ; 5.718      ;
; 34.215 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.303      ; 6.087      ;
; 34.264 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.303      ; 6.038      ;
; 34.268 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.074     ; 5.657      ;
; 34.288 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.638      ;
; 34.342 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.585      ;
; 34.346 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.580      ;
; 34.359 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.567      ;
; 34.368 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.558      ;
; 34.400 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.527      ;
; 34.407 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.519      ;
; 34.409 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.074     ; 5.516      ;
; 34.424 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.502      ;
; 34.455 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.472      ;
; 34.464 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.463      ;
; 34.468 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.459      ;
; 34.482 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.444      ;
; 34.492 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.074     ; 5.433      ;
; 34.495 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.431      ;
; 34.504 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.422      ;
; 34.505 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.422      ;
; 34.515 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.412      ;
; 34.526 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.401      ;
; 34.531 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.396      ;
; 34.542 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.074     ; 5.383      ;
; 34.543 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.383      ;
; 34.543 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.384      ;
; 34.548 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.378      ;
; 34.592 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.335      ;
; 34.612 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.090     ; 5.297      ;
; 34.625 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.301      ;
; 34.631 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.296      ;
; 34.637 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.289      ;
; 34.639 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.303      ; 5.663      ;
; 34.641 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.286      ;
; 34.653 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.274      ;
; 34.657 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.270      ;
; 34.677 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.250      ;
; 34.681 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.245      ;
; 34.683 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.243      ;
; 34.684 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.242      ;
; 34.696 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.230      ;
; 34.705 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.221      ;
; 34.718 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.209      ;
; 34.735 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.192      ;
; 34.744 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.182      ;
; 34.773 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.153      ;
; 34.817 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.109      ;
; 34.837 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.304      ; 5.466      ;
; 34.840 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.087      ;
; 34.847 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.079      ;
; 34.849 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.078      ;
; 34.850 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.077      ;
; 34.866 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.061      ;
; 34.885 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 5.041      ;
; 34.890 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.467     ; 4.642      ;
; 34.907 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.020      ;
; 34.917 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.074     ; 5.008      ;
; 34.920 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.007      ;
; 34.927 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 5.000      ;
; 34.929 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 4.998      ;
; 34.940 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 4.987      ;
; 34.944 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 4.982      ;
; 34.954 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 4.972      ;
; 34.968 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 4.959      ;
; 34.974 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 4.952      ;
; 34.980 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.073     ; 4.946      ;
; 35.017 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.072     ; 4.910      ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.606 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 4.658      ;
; 45.682 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 4.516      ;
; 45.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.467      ;
; 46.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 4.036      ;
; 46.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.893      ;
; 46.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.742      ;
; 46.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.667      ;
; 46.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 3.534      ;
; 46.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.464      ;
; 46.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 3.418      ;
; 46.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 3.394      ;
; 47.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.128      ;
; 47.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.162      ;
; 47.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.038      ;
; 47.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.912      ;
; 47.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.909      ;
; 47.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.875      ;
; 47.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.751      ;
; 47.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.795      ;
; 47.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.710      ;
; 47.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.611      ;
; 47.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.405      ;
; 47.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.292      ;
; 47.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.261      ;
; 47.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.247      ;
; 48.008 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.233      ;
; 48.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 1.894      ;
; 49.064 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.179      ;
; 49.154 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.090      ;
; 94.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.997      ;
; 94.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.997      ;
; 94.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.030      ;
; 94.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.030      ;
; 94.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.030      ;
; 94.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.007      ;
; 94.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.007      ;
; 94.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.886      ;
; 94.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.886      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.922      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.922      ;
; 94.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.922      ;
; 95.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.876      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.859      ;
; 95.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.859      ;
; 95.063 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.866      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.852      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.852      ;
; 95.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.852      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.781      ;
; 95.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.799      ;
; 95.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.799      ;
; 95.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.764      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.694      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.694      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.694      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.694      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.694      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 4.694      ;
; 95.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 4.677      ;
; 95.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 4.677      ;
; 95.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.136     ; 4.677      ;
; 95.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.718      ;
; 95.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.657      ;
; 95.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 4.657      ;
; 95.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.655      ;
; 95.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.655      ;
; 95.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.661      ;
; 95.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.661      ;
; 95.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.661      ;
; 95.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.661      ;
; 95.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[32]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.661      ;
; 95.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[24]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.661      ;
; 95.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.661      ;
; 95.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[33]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.661      ;
; 95.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[34]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.661      ;
; 95.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[29]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.661      ;
; 95.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.651      ;
; 95.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.651      ;
; 95.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.637      ;
; 95.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.634      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.631      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.631      ;
; 95.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 4.583      ;
; 95.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 4.583      ;
; 95.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 4.583      ;
; 95.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 4.583      ;
; 95.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 4.583      ;
; 95.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.132     ; 4.583      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.146 ; wm8731:wm8731_inst|state.b_stop0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 0.834      ;
; 0.261 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[69]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.862      ;
; 0.269 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[11]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.861      ;
; 0.270 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[205]                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.872      ;
; 0.274 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[65]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.876      ;
; 0.276 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[15]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.868      ;
; 0.278 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[12]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.870      ;
; 0.293 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[78]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.894      ;
; 0.294 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_assembler[140]                                                                                                                                                                                                                                                                                        ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.896      ;
; 0.295 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[199]                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.887      ;
; 0.303 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[249]                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.895      ;
; 0.304 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[11]                                                                                                                                                                                                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.893      ;
; 0.324 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[5]                                                                                                                                                                                                                                                                                                                                                                                                     ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.917      ;
; 0.325 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[4]                                                                                                                                                                                                                                                                                                                                                                                                     ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.918      ;
; 0.327 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[15]                                                                                                                                                                                                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.920      ;
; 0.336 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[13]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.936      ;
; 0.340 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_assembler[253]                                                                                                                                                                                                                                                                                        ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.941      ;
; 0.340 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[195]                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.940      ;
; 0.340 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[70]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.940      ;
; 0.340 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[194]                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.940      ;
; 0.341 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[17]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.941      ;
; 0.342 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[200]                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.942      ;
; 0.342 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[206]                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 0.940      ;
; 0.343 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[79]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 0.941      ;
; 0.344 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[64]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.946      ;
; 0.345 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[3]                                                                                                                                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.946      ;
; 0.345 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[74]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.945      ;
; 0.345 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[14]                                                                                                                                                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.940      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[1]                                                                                                                                                                                                                                                                                                                                                                                                     ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.939      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.948      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[4]                                                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.938      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[21]                                                                                                                                                                                                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.938      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[76]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.941      ;
; 0.346 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[67]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.946      ;
; 0.347 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[1]                                                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.939      ;
; 0.347 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[66]                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 0.945      ;
; 0.347 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[205]                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 0.945      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.945      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.937      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.937      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[207]                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.944      ;
; 0.349 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|m_readfifo_data[35]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|altsyncram_3bh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.949      ;
; 0.350 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[30]                                                                                                                                                                                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.951      ;
; 0.350 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[18]                                                                                                                                                                                                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.942      ;
; 0.350 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[206]                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.942      ;
; 0.351 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[199]                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.946      ;
; 0.351 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[13]                                                                                                                                                                                                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.391      ; 0.943      ;
; 0.352 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.949      ;
; 0.352 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[11]                                                                                                                                                                                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.953      ;
; 0.352 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[195]                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.947      ;
; 0.352 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|eop_reg                                                                                                                                                                                                                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|eop_reg                                                                                                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|write_go_reg                                                                                                                                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|write_go_reg                                                                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|m_write_write                                                                                                                                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|m_write_write                                                                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_m_write:the_ECE385_eth0_rx_dma_m_write|status_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_desc_address_fifo:the_ECE385_eth1_tx_dma_desc_address_fifo|scfifo:ECE385_eth1_tx_dma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_desc_address_fifo:the_ECE385_eth1_tx_dma_desc_address_fifo|scfifo:ECE385_eth1_tx_dma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_desc_address_fifo:the_ECE385_eth1_tx_dma_desc_address_fifo|scfifo:ECE385_eth1_tx_dma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                                                                                                                                                                                                                                        ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_desc_address_fifo:the_ECE385_eth1_tx_dma_desc_address_fifo|scfifo:ECE385_eth1_tx_dma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_status_token_fifo:the_ECE385_eth1_tx_dma_status_token_fifo|scfifo:ECE385_eth1_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|low_addressa[0]                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_status_token_fifo:the_ECE385_eth1_tx_dma_status_token_fifo|scfifo:ECE385_eth1_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|low_addressa[0]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full   ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_ECE385_eth1_tx_dma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_desc_address_fifo:the_ECE385_eth1_tx_dma_desc_address_fifo|scfifo:ECE385_eth1_tx_dma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_desc_address_fifo:the_ECE385_eth1_tx_dma_desc_address_fifo|scfifo:ECE385_eth1_tx_dma_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[0]                                                                                                                                                                                                     ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[1]                                                                                                                                                                                                     ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[2]                                                                                                                                                                                                     ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[2]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[3]                                                                                                                                                                                                     ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[3]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[4]                                                                                                                                                                                                     ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[4]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[5]                                                                                                                                                                                                     ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|low_addressa[5]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_avalon_reg:the_ECE385_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                                                                                                                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                                                                                                                                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_oci_debug:the_ECE385_nios2_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[30]                                                                                                                                                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.948      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][115]                                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_4_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_sprite_6_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                                                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_nios2_ocimem:the_ECE385_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.337 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.352 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.638      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.638      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.638      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.638      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[4]                                                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[3]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.637      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.638      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.641      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.641      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.641      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.641      ;
; 0.383 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.641      ;
; 0.383 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.642      ;
; 0.383 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.641      ;
; 0.384 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.643      ;
; 0.388 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.631      ;
; 0.392 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[5]                                                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[4]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.650      ;
; 0.394 ; eth_mac_1g_rgmii:ETH1|rx_prescale_sync[0]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_prescale_sync[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.639      ;
; 0.397 ; eth_mac_1g_rgmii:ETH0|rx_prescale_sync[0]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_prescale_sync[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.402 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.644      ;
; 0.423 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.666      ;
; 0.425 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.667      ;
; 0.448 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[2]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.691      ;
; 0.449 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.692      ;
; 0.453 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[7]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.696      ;
; 0.455 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[1]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.698      ;
; 0.455 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.698      ;
; 0.458 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[4]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.701      ;
; 0.459 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.702      ;
; 0.460 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.703      ;
; 0.473 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[1]                                                                                    ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.178      ; 0.822      ;
; 0.473 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[17]                                                                                   ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1]        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.178      ; 0.822      ;
; 0.492 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.751      ;
; 0.499 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.742      ;
; 0.501 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.501 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.743      ;
; 0.502 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.744      ;
; 0.502 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.744      ;
; 0.503 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.507 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.749      ;
; 0.513 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.756      ;
; 0.514 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.514 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.516 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.516 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.758      ;
; 0.518 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.121      ; 0.810      ;
; 0.524 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.766      ;
; 0.527 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[10]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[10]                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.784      ;
; 0.529 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.530 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IDLE                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.773      ;
; 0.531 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.790      ;
; 0.532 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.791      ;
; 0.533 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.791      ;
; 0.533 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.792      ;
; 0.533 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.791      ;
; 0.533 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.793      ;
; 0.533 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.792      ;
; 0.533 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.132      ; 0.836      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.351 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.400      ; 0.952      ;
; 0.354 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.358 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.399      ; 0.958      ;
; 0.366 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.608      ;
; 0.377 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.090      ; 0.638      ;
; 0.377 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.090      ; 0.638      ;
; 0.378 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.090      ; 0.639      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.090      ; 0.640      ;
; 0.379 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.090      ; 0.640      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.090      ; 0.641      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.089      ; 0.641      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.639      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.640      ;
; 0.384 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.642      ;
; 0.384 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.642      ;
; 0.386 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.630      ;
; 0.387 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.630      ;
; 0.395 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[1]                                                                                                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.641      ;
; 0.400 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.646      ;
; 0.417 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.660      ;
; 0.527 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.089      ; 0.787      ;
; 0.530 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.090      ; 0.791      ;
; 0.531 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.089      ; 0.791      ;
; 0.531 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.090      ; 0.792      ;
; 0.533 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.087      ; 0.791      ;
; 0.533 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.089      ; 0.793      ;
; 0.534 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.089      ; 0.794      ;
; 0.534 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.778      ;
; 0.546 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.790      ;
; 0.547 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.790      ;
; 0.548 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.793      ;
; 0.553 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.074      ; 0.798      ;
; 0.556 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.800      ;
; 0.562 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.805      ;
; 0.564 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.807      ;
; 0.568 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.812      ;
; 0.571 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.815      ;
; 0.580 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.824      ;
; 0.581 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.089      ; 0.842      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.089      ; 0.844      ;
; 0.585 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.089      ; 0.845      ;
; 0.588 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.832      ;
; 0.595 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.400      ; 1.196      ;
; 0.595 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.839      ;
; 0.606 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.397      ; 1.204      ;
; 0.609 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.853      ;
; 0.614 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.858      ;
; 0.614 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.857      ;
; 0.620 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.863      ;
; 0.627 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.397      ; 1.225      ;
; 0.627 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.869      ;
; 0.632 ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.875      ;
; 0.639 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.399      ; 1.239      ;
; 0.639 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.882      ;
; 0.643 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.886      ;
; 0.651 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.397      ; 1.249      ;
; 0.655 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.397      ; 1.253      ;
; 0.655 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.397      ; 1.253      ;
; 0.658 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.902      ;
; 0.658 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.902      ;
; 0.658 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.902      ;
; 0.661 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.905      ;
; 0.667 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.397      ; 1.265      ;
; 0.680 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.397      ; 1.278      ;
; 0.685 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.397      ; 1.283      ;
; 0.692 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.935      ;
; 0.694 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.089      ; 0.954      ;
; 0.700 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.942      ;
; 0.705 ; eth_mac_1g_rgmii:ETH0|rx_prescale[2]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[2]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.071      ; 0.947      ;
; 0.710 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.954      ;
; 0.710 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.073      ; 0.954      ;
; 0.710 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.072      ; 0.953      ;
; 0.711 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.074      ; 0.956      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                                ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.354 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 1.127 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.088      ; 1.386      ;
; 1.199 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.088      ; 1.458      ;
; 1.257 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 1.892      ;
; 1.424 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 1.666      ;
; 1.527 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.770      ;
; 1.534 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.169      ;
; 1.545 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.788      ;
; 1.553 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.796      ;
; 1.556 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.191      ;
; 1.563 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.806      ;
; 1.605 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.848      ;
; 1.610 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.306     ; 1.475      ;
; 1.638 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 1.880      ;
; 1.638 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.881      ;
; 1.665 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.908      ;
; 1.675 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.918      ;
; 1.676 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.919      ;
; 1.678 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.921      ;
; 1.687 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.322      ;
; 1.691 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 1.933      ;
; 1.723 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.966      ;
; 1.738 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 1.980      ;
; 1.750 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 1.993      ;
; 1.752 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 1.994      ;
; 1.754 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.069      ; 1.994      ;
; 1.775 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.017      ;
; 1.788 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.031      ;
; 1.790 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.033      ;
; 1.796 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.039      ;
; 1.822 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.065      ;
; 1.822 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.065      ;
; 1.824 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.067      ;
; 1.832 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.075      ;
; 1.832 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.075      ;
; 1.836 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.078      ;
; 1.848 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.090      ;
; 1.858 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.100      ;
; 1.858 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.101      ;
; 1.868 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.111      ;
; 1.880 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.123      ;
; 1.890 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.525      ;
; 1.907 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.150      ;
; 1.931 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.174      ;
; 1.943 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.186      ;
; 1.945 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.188      ;
; 1.945 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.188      ;
; 1.947 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.190      ;
; 1.947 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.190      ;
; 1.959 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.201      ;
; 1.962 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.597      ;
; 1.968 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.603      ;
; 1.970 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.212      ;
; 1.981 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.224      ;
; 1.983 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.226      ;
; 1.989 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.624      ;
; 2.021 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.070      ; 2.262      ;
; 2.029 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.069      ; 2.269      ;
; 2.029 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.664      ;
; 2.040 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.675      ;
; 2.056 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.298      ;
; 2.063 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.305      ;
; 2.064 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.306      ;
; 2.064 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.306      ;
; 2.074 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.709      ;
; 2.075 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.317      ;
; 2.084 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.719      ;
; 2.085 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.069      ; 2.325      ;
; 2.088 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.330      ;
; 2.092 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.334      ;
; 2.099 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.341      ;
; 2.101 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.736      ;
; 2.103 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.345      ;
; 2.119 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.361      ;
; 2.123 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.069      ; 2.363      ;
; 2.128 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.763      ;
; 2.129 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.764      ;
; 2.135 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.770      ;
; 2.138 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.069      ; 2.378      ;
; 2.147 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.390      ;
; 2.152 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.394      ;
; 2.185 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.069      ; 2.425      ;
; 2.188 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.430      ;
; 2.197 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.832      ;
; 2.198 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.440      ;
; 2.199 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.441      ;
; 2.199 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.441      ;
; 2.199 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.069      ; 2.439      ;
; 2.199 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.464      ; 2.834      ;
; 2.200 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.442      ;
; 2.202 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.444      ;
; 2.213 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.455      ;
; 2.214 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.457      ;
; 2.216 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|h_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.072      ; 2.459      ;
; 2.222 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.069      ; 2.462      ;
; 2.234 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.071      ; 2.476      ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.357 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.624      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.625      ;
; 0.387 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.645      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.389 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.629      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[37]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.659      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[18]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[17]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.651      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.416 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[37]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[36]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[33]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[24]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.659      ;
; 0.419 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[4]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[25]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.420 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[10]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.661      ;
; 0.420 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.661      ;
; 0.420 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[23]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.666      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.667      ;
; 0.426 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.666      ;
; 0.426 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.666      ;
; 0.427 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.667      ;
; 0.434 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.677      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.700      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.512 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.752      ;
; 0.514 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[14]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.755      ;
; 0.516 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[6]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.757      ;
; 0.517 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[30]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.522 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.762      ;
; 0.526 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.770      ;
; 0.526 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[10]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.770      ;
; 0.527 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.528 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[29]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[19]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[34]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.530 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.770      ;
; 0.531 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.771      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.355 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.638      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.639      ;
; 0.383 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.640      ;
; 0.384 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.641      ;
; 0.388 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.629      ;
; 0.389 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.630      ;
; 0.390 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.631      ;
; 0.390 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.631      ;
; 0.390 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.632      ;
; 0.393 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.634      ;
; 0.397 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.638      ;
; 0.399 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.641      ;
; 0.401 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.642      ;
; 0.404 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.645      ;
; 0.424 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.665      ;
; 0.424 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.665      ;
; 0.425 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.666      ;
; 0.426 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.667      ;
; 0.427 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.668      ;
; 0.476 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.717      ;
; 0.495 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.752      ;
; 0.510 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.751      ;
; 0.533 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.790      ;
; 0.535 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.792      ;
; 0.535 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.792      ;
; 0.539 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.796      ;
; 0.549 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.790      ;
; 0.549 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.790      ;
; 0.549 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.790      ;
; 0.549 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.790      ;
; 0.550 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.793      ;
; 0.553 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.794      ;
; 0.553 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.794      ;
; 0.553 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.794      ;
; 0.556 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.797      ;
; 0.557 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.798      ;
; 0.557 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.798      ;
; 0.560 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.801      ;
; 0.561 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.802      ;
; 0.565 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.806      ;
; 0.578 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.819      ;
; 0.581 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.822      ;
; 0.584 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.841      ;
; 0.585 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.842      ;
; 0.588 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.845      ;
; 0.589 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.068      ; 0.830      ;
; 0.593 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.836      ;
; 0.599 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.840      ;
; 0.599 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.840      ;
; 0.607 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.850      ;
; 0.611 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.852      ;
; 0.617 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.858      ;
; 0.619 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.860      ;
; 0.620 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.861      ;
; 0.624 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.865      ;
; 0.631 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.872      ;
; 0.631 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.874      ;
; 0.632 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.072      ; 0.875      ;
; 0.635 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.876      ;
; 0.638 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.068      ; 0.877      ;
; 0.641 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.882      ;
; 0.642 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.068      ; 0.881      ;
; 0.654 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.895      ;
; 0.657 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.898      ;
; 0.668 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.909      ;
; 0.669 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.910      ;
; 0.671 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.912      ;
; 0.673 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                                                     ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.914      ;
; 0.673 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.914      ;
; 0.678 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.919      ;
; 0.691 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.932      ;
; 0.694 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[2]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.071      ; 0.936      ;
; 0.696 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.066      ; 0.933      ;
; 0.712 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.070      ; 0.953      ;
; 0.718 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.068      ; 0.957      ;
; 0.719 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.068      ; 0.958      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.367 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.070      ; 0.608      ;
; 2.336 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.959      ;
; 2.336 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.959      ;
; 2.336 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.959      ;
; 2.336 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.959      ;
; 2.336 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.452      ; 2.959      ;
; 2.463 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 2.695      ;
; 2.480 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.150      ; 2.821      ;
; 2.617 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 2.957      ;
; 2.670 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.926      ;
; 2.670 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.926      ;
; 2.670 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.926      ;
; 2.670 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.926      ;
; 2.670 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.926      ;
; 2.670 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 2.926      ;
; 2.693 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.959      ;
; 2.693 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.959      ;
; 2.693 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.959      ;
; 2.693 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.959      ;
; 2.693 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.959      ;
; 2.693 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.959      ;
; 2.693 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.959      ;
; 2.693 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.095      ; 2.959      ;
; 2.706 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.404      ;
; 2.717 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.415      ;
; 2.741 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.365     ; 0.647      ;
; 2.744 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.150      ; 3.085      ;
; 2.770 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.061      ; 3.002      ;
; 2.827 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.525      ;
; 2.843 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.150      ; 3.184      ;
; 2.850 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.506      ; 3.547      ;
; 2.854 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.150      ; 3.195      ;
; 2.861 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.506      ; 3.558      ;
; 2.865 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[1]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.137      ;
; 2.865 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[0]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.137      ;
; 2.865 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[4]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.137      ;
; 2.865 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[3]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.137      ;
; 2.865 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[2]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.137      ;
; 2.865 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[8]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.137      ;
; 2.865 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[7]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.137      ;
; 2.865 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[6]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.137      ;
; 2.878 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[2]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.362     ; 0.787      ;
; 2.888 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.228      ;
; 2.892 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.232      ;
; 2.915 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[4]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.362     ; 0.824      ;
; 2.917 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.189      ;
; 2.917 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.189      ;
; 2.917 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.189      ;
; 2.917 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.189      ;
; 2.917 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.189      ;
; 2.917 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.189      ;
; 2.917 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.189      ;
; 2.917 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.101      ; 3.189      ;
; 2.926 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.624      ;
; 2.927 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.625      ;
; 2.937 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.635      ;
; 2.943 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.150      ; 3.284      ;
; 2.944 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.150      ; 3.285      ;
; 2.948 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.288      ;
; 2.953 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.150      ; 3.294      ;
; 2.959 ; VGA_controller:VGA|v_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.657      ;
; 2.964 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.150      ; 3.305      ;
; 2.967 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.665      ;
; 2.971 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.506      ; 3.668      ;
; 2.976 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.365     ; 0.882      ;
; 2.986 ; VGA_controller:VGA|h_counter[5]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.326      ;
; 2.987 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.327      ;
; 2.991 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.331      ;
; 2.996 ; VGA_controller:VGA|v_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.150      ; 3.337      ;
; 2.998 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.338      ;
; 3.001 ; VGA_controller:VGA|h_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.341      ;
; 3.034 ; VGA_controller:VGA|v_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.732      ;
; 3.048 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.388      ;
; 3.062 ; VGA_controller:VGA|v_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.760      ;
; 3.062 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.402      ;
; 3.070 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.506      ; 3.767      ;
; 3.077 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.775      ;
; 3.081 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_multiplexer_avl_cmd_width_adapter|address_reg[3]      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]    ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -2.362     ; 0.990      ;
; 3.081 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.506      ; 3.778      ;
; 3.085 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.425      ;
; 3.087 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.506      ; 3.784      ;
; 3.097 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.437      ;
; 3.108 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.448      ;
; 3.118 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.506      ; 3.815      ;
; 3.125 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.506      ; 3.822      ;
; 3.131 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.139      ; 3.461      ;
; 3.136 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.506      ; 3.833      ;
; 3.147 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[5]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 3.409      ;
; 3.147 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[10]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 3.409      ;
; 3.147 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[9]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 3.409      ;
; 3.147 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[12]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 3.409      ;
; 3.147 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[11]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 3.409      ;
; 3.147 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[15]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 3.409      ;
; 3.147 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[14]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 3.409      ;
; 3.147 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[13]     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.091      ; 3.409      ;
; 3.147 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.845      ;
; 3.157 ; VGA_controller:VGA|v_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.855      ;
; 3.163 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.149      ; 3.503      ;
; 3.173 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.150      ; 3.514      ;
; 3.180 ; VGA_controller:VGA|v_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.507      ; 3.878      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                             ;
+--------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[0]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.634     ; 3.549      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[8]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.634     ; 3.549      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[12]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.634     ; 3.549      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[16]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.634     ; 3.549      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[20]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.634     ; 3.549      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[24]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.634     ; 3.549      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[32]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.634     ; 3.549      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[33]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.634     ; 3.549      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[34]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.634     ; 3.549      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[2]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.648     ; 3.535      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[5]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.648     ; 3.535      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[6]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.648     ; 3.535      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[10]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.648     ; 3.535      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[14]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.648     ; 3.535      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[18]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.648     ; 3.535      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[22]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.648     ; 3.535      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[26]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.648     ; 3.535      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[30]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.648     ; 3.535      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[3]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.646     ; 3.537      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[7]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.646     ; 3.537      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[11]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.646     ; 3.537      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[15]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.646     ; 3.537      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[19]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.646     ; 3.537      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[23]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.646     ; 3.537      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[27]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.646     ; 3.537      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[31]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.646     ; 3.537      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[1]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.644     ; 3.539      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[4]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.644     ; 3.539      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[9]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.644     ; 3.539      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[13]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.644     ; 3.539      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[17]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.644     ; 3.539      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[21]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.644     ; 3.539      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[25]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.644     ; 3.539      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[28]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.644     ; 3.539      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[29]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.644     ; 3.539      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[2]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.639     ; 3.544      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[5]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.639     ; 3.544      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[6]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.639     ; 3.544      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[10]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.639     ; 3.544      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[14]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.639     ; 3.544      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[18]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.639     ; 3.544      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[22]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.639     ; 3.544      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[26]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.639     ; 3.544      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[30]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.639     ; 3.544      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[3]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.636     ; 3.547      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[7]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.636     ; 3.547      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[11]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.636     ; 3.547      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[15]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.636     ; 3.547      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[19]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.636     ; 3.547      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[23]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.636     ; 3.547      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[27]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.636     ; 3.547      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[31]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.636     ; 3.547      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[1]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.631     ; 3.552      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[4]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.631     ; 3.552      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[9]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.631     ; 3.552      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[13]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.631     ; 3.552      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[17]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.631     ; 3.552      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[21]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.631     ; 3.552      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[25]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.631     ; 3.552      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[28]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.631     ; 3.552      ;
; -2.302 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[29]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.631     ; 3.552      ;
; -2.301 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[0]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.651     ; 3.531      ;
; -2.301 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[8]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.651     ; 3.531      ;
; -2.301 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[12]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.651     ; 3.531      ;
; -2.301 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[16]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.651     ; 3.531      ;
; -2.301 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[20]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.651     ; 3.531      ;
; -2.301 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[24]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.651     ; 3.531      ;
; -2.301 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[32]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.651     ; 3.531      ;
; -2.301 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[33]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.651     ; 3.531      ;
; -2.301 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[34]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.651     ; 3.531      ;
; -2.121 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[3]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.885     ; 3.185      ;
; -2.121 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[7]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.885     ; 3.185      ;
; -2.121 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[1]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.883     ; 3.187      ;
; -2.121 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[0]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.885     ; 3.185      ;
; -2.121 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[4]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.883     ; 3.187      ;
; -2.120 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.886     ; 3.183      ;
; -2.120 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[5]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.886     ; 3.183      ;
; -2.120 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[6]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.886     ; 3.183      ;
; -2.119 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.908     ; 3.160      ;
; -2.119 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.908     ; 3.160      ;
; -2.119 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[7]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.902     ; 3.166      ;
; -2.119 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[0]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.908     ; 3.160      ;
; -2.119 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[3]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.904     ; 3.164      ;
; -2.119 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[5]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.904     ; 3.164      ;
; -2.119 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[1]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.908     ; 3.160      ;
; -2.119 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[4]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.902     ; 3.166      ;
; -1.778 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.540     ; 3.187      ;
; -1.778 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.540     ; 3.187      ;
; -1.778 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.540     ; 3.187      ;
; -1.778 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.540     ; 3.187      ;
; -1.778 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[4]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.540     ; 3.187      ;
; -1.778 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[4]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.540     ; 3.187      ;
; -1.778 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[4]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.540     ; 3.187      ;
; -1.778 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[4]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.540     ; 3.187      ;
; -1.777 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[1]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.560     ; 3.166      ;
; -1.777 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[2]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.560     ; 3.166      ;
; -1.777 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[3]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.541     ; 3.185      ;
; -1.777 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[3]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.541     ; 3.185      ;
; -1.777 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[3]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.541     ; 3.185      ;
; -1.777 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[3]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -2.541     ; 3.185      ;
+--------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.666 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.129     ; 3.184      ;
; 0.666 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.129     ; 3.184      ;
; 0.666 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.129     ; 3.184      ;
; 0.666 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.129     ; 3.184      ;
; 1.015 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.225      ; 3.189      ;
; 1.015 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.225      ; 3.189      ;
; 1.015 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.223      ; 3.187      ;
; 1.015 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.225      ; 3.189      ;
; 1.015 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.223      ; 3.187      ;
; 1.015 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.223      ; 3.187      ;
; 1.015 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.223      ; 3.187      ;
; 1.016 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.218      ; 3.181      ;
; 1.016 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.218      ; 3.181      ;
; 1.016 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.218      ; 3.181      ;
; 1.016 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.218      ; 3.181      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.018 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.227      ; 3.188      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.286      ; 3.190      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.278      ; 3.182      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.278      ; 3.182      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.278      ; 3.182      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.278      ; 3.182      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.278      ; 3.182      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.278      ; 3.182      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.278      ; 3.182      ;
; 1.075 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.278      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
; 1.076 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.279      ; 3.182      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ENET1_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.667 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.180     ; 3.132      ;
; 0.667 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.180     ; 3.132      ;
; 0.667 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.180     ; 3.132      ;
; 0.667 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.180     ; 3.132      ;
; 0.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.196     ; 3.115      ;
; 0.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.196     ; 3.115      ;
; 0.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.196     ; 3.115      ;
; 0.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.196     ; 3.115      ;
; 0.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.196     ; 3.115      ;
; 0.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.196     ; 3.115      ;
; 0.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.196     ; 3.115      ;
; 0.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.196     ; 3.115      ;
; 0.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.196     ; 3.115      ;
; 0.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.196     ; 3.115      ;
; 1.012 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.144      ; 3.111      ;
; 1.012 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.144      ; 3.111      ;
; 1.012 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.144      ; 3.111      ;
; 1.012 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.144      ; 3.111      ;
; 1.020 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.144      ; 3.103      ;
; 1.020 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.144      ; 3.103      ;
; 1.020 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.144      ; 3.103      ;
; 1.042 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.180      ; 3.117      ;
; 1.042 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.180      ; 3.117      ;
; 1.042 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.180      ; 3.117      ;
; 1.052 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.188      ; 3.115      ;
; 1.052 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.188      ; 3.115      ;
; 1.052 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.188      ; 3.115      ;
; 1.052 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.188      ; 3.115      ;
; 1.052 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.188      ; 3.115      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.208      ; 3.109      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.208      ; 3.109      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.208      ; 3.109      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.210      ; 3.111      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.210      ; 3.111      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.210      ; 3.111      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.210      ; 3.111      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.210      ; 3.111      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.210      ; 3.111      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.210      ; 3.111      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.210      ; 3.111      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.210      ; 3.111      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.208      ; 3.109      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.208      ; 3.109      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.208      ; 3.109      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.208      ; 3.109      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.208      ; 3.109      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.208      ; 3.109      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.212      ; 3.113      ;
; 1.078 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.198      ; 3.099      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|fifo_wr                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.547      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|woverflow                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.547      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.547      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.547      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.547      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[13]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[14]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[15]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[16]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[17]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[18]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.351 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[19]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 6.551      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|rvalid                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.546      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|av_waitrequest                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.546      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|read_0                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.546      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ien_AE                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 6.544      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ien_AF                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 6.544      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.546      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:usb_jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.546      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.546      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 6.543      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[10]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 6.543      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[11]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 6.543      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[12]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 6.543      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_usb_hpi_data:usb_hpi_data|data_out[13]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 6.543      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 6.545      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 6.547      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|fifo_AE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 6.545      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 6.545      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 6.545      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 6.545      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 6.545      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 6.545      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 6.547      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 6.549      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 6.548      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 6.547      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 6.547      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 6.547      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 6.547      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 6.547      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 6.547      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 6.547      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 6.547      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|W_ipending_reg[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 6.544      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 6.545      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 6.536      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 6.546      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 6.544      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 6.544      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|pause_irq                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 6.543      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 6.544      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 6.545      ;
; 13.352 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:usb_jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 6.545      ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.692      ;
; 47.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.692      ;
; 48.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.690      ;
; 48.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.690      ;
; 97.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.779      ;
; 97.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.779      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 2.671      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 2.671      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 2.671      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 2.671      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 2.671      ;
; 97.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 2.671      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 2.664      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 2.664      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 2.664      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 2.664      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 2.664      ;
; 97.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 2.664      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.622      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.121     ; 2.622      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.588      ;
; 97.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.495      ;
; 97.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.495      ;
; 97.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 2.495      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.513      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.513      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.513      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.513      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.513      ;
; 97.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.513      ;
; 97.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.467      ;
; 97.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.467      ;
; 97.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.467      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.307      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.307      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.307      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.307      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.307      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 2.307      ;
; 97.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.277      ;
; 97.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.277      ;
; 97.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.277      ;
; 97.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.277      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.256      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.256      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.256      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.256      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.256      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.256      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.256      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.256      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.256      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.256      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.256      ;
; 97.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.262      ;
; 97.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.262      ;
; 97.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.262      ;
; 97.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.262      ;
; 97.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.262      ;
; 97.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.262      ;
; 97.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.262      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.198      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.198      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.198      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.198      ;
; 97.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.198      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.040      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.040      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.040      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.040      ;
; 97.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.040      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.972      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.972      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.972      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.972      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.972      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.955      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.955      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.955      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.955      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.955      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.955      ;
; 97.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.955      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.930      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.930      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.930      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.930      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.369      ;
; 1.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.567      ;
; 1.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.567      ;
; 1.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.567      ;
; 1.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.567      ;
; 1.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.691      ;
; 1.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.848      ;
; 1.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.848      ;
; 1.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.848      ;
; 1.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.848      ;
; 1.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.848      ;
; 1.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.848      ;
; 1.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.848      ;
; 1.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.848      ;
; 1.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.876      ;
; 1.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.876      ;
; 1.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.876      ;
; 1.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.876      ;
; 1.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.876      ;
; 1.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.873      ;
; 1.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.934      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.095      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.095      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.095      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.095      ;
; 1.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.095      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.156      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.156      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.156      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.156      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.156      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.156      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.156      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.156      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.156      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.156      ;
; 1.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.156      ;
; 1.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.168      ;
; 1.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.168      ;
; 1.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.168      ;
; 1.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.168      ;
; 1.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.168      ;
; 1.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.168      ;
; 1.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.168      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.180      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.180      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.180      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.180      ;
; 2.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.209      ;
; 2.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.209      ;
; 2.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.209      ;
; 2.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.209      ;
; 2.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.209      ;
; 2.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.209      ;
; 2.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.326      ;
; 2.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.326      ;
; 2.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.326      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.370      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.370      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.370      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.370      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.370      ;
; 2.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.370      ;
; 2.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.013      ; 2.359      ;
; 2.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.013      ; 2.359      ;
; 2.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.013      ; 2.359      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
; 2.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.014      ; 2.456      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.277 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 1.807      ;
; 1.277 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 1.807      ;
; 1.277 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 1.807      ;
; 1.277 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 1.807      ;
; 1.277 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 1.807      ;
; 1.277 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 1.807      ;
; 1.277 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 1.807      ;
; 1.277 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 1.807      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.285 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.813      ;
; 1.288 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.809      ;
; 1.288 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.809      ;
; 1.288 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.809      ;
; 1.288 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.809      ;
; 1.288 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.809      ;
; 1.288 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.809      ;
; 1.288 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.809      ;
; 1.288 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 1.809      ;
; 1.304 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.832      ;
; 1.304 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.832      ;
; 1.304 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.832      ;
; 1.304 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.832      ;
; 1.304 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.832      ;
; 1.304 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.832      ;
; 1.304 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.832      ;
; 1.304 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.832      ;
; 1.304 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.832      ;
; 1.304 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 1.832      ;
; 1.321 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 1.813      ;
; 1.321 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 1.813      ;
; 1.321 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 1.813      ;
; 1.321 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 1.813      ;
; 1.321 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 1.813      ;
; 1.321 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 1.813      ;
; 1.321 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 1.813      ;
; 1.321 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.324      ; 1.813      ;
; 1.324 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 1.809      ;
; 1.324 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 1.809      ;
; 1.324 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 1.809      ;
; 1.324 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 1.809      ;
; 1.324 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 1.809      ;
; 1.324 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 1.809      ;
; 1.324 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 1.809      ;
; 1.324 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.317      ; 1.809      ;
; 1.329 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 1.839      ;
; 1.329 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 1.839      ;
; 1.329 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 1.839      ;
; 1.329 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 1.839      ;
; 1.329 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 1.839      ;
; 1.329 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 1.839      ;
; 1.329 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 1.839      ;
; 1.329 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 1.839      ;
; 1.329 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 1.839      ;
; 1.329 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 1.839      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.561 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 2.102      ;
; 1.602 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.123      ;
; 1.602 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.123      ;
; 1.602 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.123      ;
; 1.602 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.123      ;
; 1.602 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.123      ;
; 1.602 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.123      ;
; 1.602 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.123      ;
; 1.602 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 2.123      ;
; 2.291 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.959      ;
; 2.291 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|i2c_counter[9]                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.959      ;
; 2.291 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_end                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.959      ;
; 2.717 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|dack0                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.934      ;
; 2.717 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|dack1                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.934      ;
; 2.717 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|bck0                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.934      ;
; 2.717 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|bck1                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.934      ;
; 2.717 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[0]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.934      ;
; 2.717 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[1]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.934      ;
; 2.717 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[2]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.934      ;
; 2.717 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[3]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.934      ;
; 2.717 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[4]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.934      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                             ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.279 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.503      ; 2.993      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.494      ; 2.985      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.494      ; 2.985      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.494      ; 2.985      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.494      ; 2.985      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.494      ; 2.985      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.494      ; 2.985      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.494      ; 2.985      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.494      ; 2.985      ;
; 2.280 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.495      ; 2.986      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.339 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.441      ; 2.991      ;
; 2.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.439      ; 2.991      ;
; 2.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.432      ; 2.984      ;
; 2.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.432      ; 2.984      ;
; 2.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.439      ; 2.991      ;
; 2.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.432      ; 2.984      ;
; 2.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.432      ; 2.984      ;
; 2.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.437      ; 2.989      ;
; 2.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.439      ; 2.991      ;
; 2.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.437      ; 2.989      ;
; 2.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.437      ; 2.989      ;
; 2.341 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.437      ; 2.989      ;
; 2.706 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 2.987      ;
; 2.706 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 2.987      ;
; 2.706 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 2.987      ;
; 2.706 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.070      ; 2.987      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ENET1_RX_CLK'                                                                                                                                                                                                             ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.421      ; 2.915      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.421      ; 2.915      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.421      ; 2.915      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.423      ; 2.917      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.423      ; 2.917      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.423      ; 2.917      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.423      ; 2.917      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.423      ; 2.917      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.423      ; 2.917      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.423      ; 2.917      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.423      ; 2.917      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.423      ; 2.917      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.421      ; 2.915      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.421      ; 2.915      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.421      ; 2.915      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.421      ; 2.915      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.421      ; 2.915      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.421      ; 2.915      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.425      ; 2.919      ;
; 2.283 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.411      ; 2.905      ;
; 2.309 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.401      ; 2.921      ;
; 2.309 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.401      ; 2.921      ;
; 2.309 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.401      ; 2.921      ;
; 2.309 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.401      ; 2.921      ;
; 2.309 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.401      ; 2.921      ;
; 2.319 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 2.922      ;
; 2.319 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 2.922      ;
; 2.319 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.392      ; 2.922      ;
; 2.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.354      ; 2.909      ;
; 2.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.354      ; 2.909      ;
; 2.344 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.354      ; 2.909      ;
; 2.348 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.355      ; 2.914      ;
; 2.348 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.355      ; 2.914      ;
; 2.348 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.355      ; 2.914      ;
; 2.348 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.355      ; 2.914      ;
; 2.709 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.001      ; 2.921      ;
; 2.709 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.001      ; 2.921      ;
; 2.709 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.001      ; 2.921      ;
; 2.709 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.001      ; 2.921      ;
; 2.709 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.001      ; 2.921      ;
; 2.709 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.001      ; 2.921      ;
; 2.709 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.001      ; 2.921      ;
; 2.709 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.001      ; 2.921      ;
; 2.709 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.001      ; 2.921      ;
; 2.709 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.001      ; 2.921      ;
; 2.710 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.017      ; 2.938      ;
; 2.710 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.017      ; 2.938      ;
; 2.710 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.017      ; 2.938      ;
; 2.710 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.017      ; 2.938      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                               ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 4.650 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.945     ; 2.976      ;
; 4.650 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.945     ; 2.976      ;
; 4.650 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.945     ; 2.976      ;
; 4.650 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.945     ; 2.976      ;
; 4.650 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.945     ; 2.976      ;
; 4.650 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.945     ; 2.976      ;
; 4.650 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.945     ; 2.976      ;
; 4.650 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.945     ; 2.976      ;
; 4.650 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.945     ; 2.976      ;
; 4.667 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.970     ; 2.968      ;
; 4.667 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[6]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.970     ; 2.968      ;
; 4.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_valid                                                                                         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.958     ; 2.981      ;
; 4.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.955     ; 2.984      ;
; 4.668 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.955     ; 2.984      ;
; 4.670 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.975     ; 2.966      ;
; 4.670 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.975     ; 2.966      ;
; 4.671 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_valid                                                                                         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.970     ; 2.972      ;
; 4.673 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.964     ; 2.980      ;
; 4.673 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.964     ; 2.980      ;
; 4.673 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.964     ; 2.980      ;
; 4.673 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.964     ; 2.980      ;
; 4.673 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.964     ; 2.980      ;
; 4.673 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.964     ; 2.980      ;
; 4.673 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.964     ; 2.980      ;
; 4.673 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.964     ; 2.980      ;
; 4.673 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.964     ; 2.980      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.960     ; 2.987      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.961     ; 2.986      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.961     ; 2.986      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.961     ; 2.986      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.961     ; 2.986      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.961     ; 2.986      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.961     ; 2.986      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.961     ; 2.986      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.961     ; 2.986      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.961     ; 2.986      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.964     ; 2.983      ;
; 4.676 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.964     ; 2.983      ;
; 4.677 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.968     ; 2.980      ;
; 4.677 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.968     ; 2.980      ;
; 4.677 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.968     ; 2.980      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.977     ; 2.974      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.977     ; 2.974      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.977     ; 2.974      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.977     ; 2.974      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.977     ; 2.974      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.977     ; 2.974      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.976     ; 2.975      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.978     ; 2.973      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.978     ; 2.973      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.978     ; 2.973      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.978     ; 2.973      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.978     ; 2.973      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.978     ; 2.973      ;
; 4.680 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                             ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.978     ; 2.973      ;
; 4.681 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[9]                                                                                ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.967     ; 2.985      ;
; 4.681 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[7]                                                                                ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.967     ; 2.985      ;
; 4.681 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[8]                                                                                ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.967     ; 2.985      ;
; 4.681 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[10]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.967     ; 2.985      ;
; 4.683 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.991     ; 2.963      ;
; 4.683 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.991     ; 2.963      ;
; 4.683 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.991     ; 2.963      ;
; 4.683 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.991     ; 2.963      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[6]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[6]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[6]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[3]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[3]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[3]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[5]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[5]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.683 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[5]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.985     ; 2.969      ;
; 4.700 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[6]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -2.003     ; 2.968      ;
; 4.702 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[4]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.992     ; 2.981      ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.084
Worst Case Available Settling Time: 11.429 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -3.785 ; -28.070       ;
; CLOCK_50                             ; 0.643  ; 0.000         ;
; ENET1_RX_CLK                         ; 1.124  ; 0.000         ;
; ENET0_RX_CLK                         ; 1.156  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 2.546  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 13.420 ; 0.000         ;
; altera_reserved_tck                  ; 47.877 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; CLOCK_50                             ; 0.031 ; 0.000         ;
; ENET0_RX_CLK                         ; 0.138 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.173 ; 0.000         ;
; altera_reserved_tck                  ; 0.180 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.182 ; 0.000         ;
; ENET1_RX_CLK                         ; 0.182 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.191 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.174  ; 0.000         ;
; ENET0_RX_CLK                         ; 2.060  ; 0.000         ;
; ENET1_RX_CLK                         ; 2.064  ; 0.000         ;
; CLOCK_50                             ; 15.905 ; 0.000         ;
; altera_reserved_tck                  ; 48.786 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 0.565 ; 0.000         ;
; CLOCK_50                             ; 0.680 ; 0.000         ;
; ENET0_RX_CLK                         ; 1.292 ; 0.000         ;
; ENET1_RX_CLK                         ; 1.296 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 2.823 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; ENET0_RX_CLK                         ; 3.379  ; 0.000         ;
; ENET1_RX_CLK                         ; 3.380  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 3.753  ; 0.000         ;
; ENET0_TX_CLK                         ; 4.000  ; 0.000         ;
; ENET1_TX_CLK                         ; 4.000  ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 4.779  ; 0.000         ;
; CLOCK_50                             ; 9.198  ; 0.000         ;
; CLOCK2_50                            ; 16.000 ; 0.000         ;
; CLOCK3_50                            ; 16.000 ; 0.000         ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 19.779 ; 0.000         ;
; altera_reserved_tck                  ; 49.300 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                  ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.785 ; RESET~_Duplicate_1                                                                                                                                     ; ENET1_RST_N                                                                                                                              ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -4.059     ; 1.656      ;
; -3.779 ; RESET                                                                                                                                                  ; ENET0_RST_N                                                                                                                              ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -4.033     ; 1.676      ;
; -2.087 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.067      ;
; -2.077 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.057      ;
; -2.067 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.047      ;
; -2.066 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.046      ;
; -2.059 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.039      ;
; -2.047 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.027      ;
; -2.036 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.016      ;
; -2.036 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.016      ;
; -2.028 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 4.008      ;
; -2.003 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; 0.000      ; 3.983      ;
; 0.919  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                                                                      ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.630     ; 1.388      ;
; 0.981  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.803     ; 1.153      ;
; 0.981  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.803     ; 1.153      ;
; 0.981  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.803     ; 1.153      ;
; 0.981  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.803     ; 1.153      ;
; 0.981  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.803     ; 1.153      ;
; 0.981  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.803     ; 1.153      ;
; 0.996  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[4]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.610     ; 1.331      ;
; 0.996  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[3]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.610     ; 1.331      ;
; 0.996  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[0]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.610     ; 1.331      ;
; 0.996  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[1]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.610     ; 1.331      ;
; 0.996  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.610     ; 1.331      ;
; 0.996  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                                                        ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.610     ; 1.331      ;
; 1.002  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.630     ; 1.305      ;
; 1.005  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                                                                      ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.630     ; 1.302      ;
; 1.048  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2                                                                      ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.637     ; 1.252      ;
; 1.063  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[0]                                                                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.812     ; 1.062      ;
; 1.063  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|mii_select_reg                                                                                                     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.812     ; 1.062      ;
; 1.069  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[1]                                                                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.810     ; 1.058      ;
; 1.075  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|speed_reg[0]                                                                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.623     ; 1.239      ;
; 1.075  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                     ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.623     ; 1.239      ;
; 1.077  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.630     ; 1.230      ;
; 1.126  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.802     ; 1.009      ;
; 1.132  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                                                                      ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.637     ; 1.168      ;
; 1.132  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                                                                   ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.637     ; 1.168      ;
; 1.149  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[6]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.812     ; 0.976      ;
; 1.149  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[0]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.812     ; 0.976      ;
; 1.149  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[1]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.812     ; 0.976      ;
; 1.149  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[2]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.812     ; 0.976      ;
; 1.149  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[3]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.812     ; 0.976      ;
; 1.149  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[4]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.812     ; 0.976      ;
; 1.149  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_1[5]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.812     ; 0.976      ;
; 1.175  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[5]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.609     ; 1.153      ;
; 1.175  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[0]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.609     ; 1.153      ;
; 1.175  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[1]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.609     ; 1.153      ;
; 1.175  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[2]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.609     ; 1.153      ;
; 1.175  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[3]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.609     ; 1.153      ;
; 1.175  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[4]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.609     ; 1.153      ;
; 1.175  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_1[6]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.609     ; 1.153      ;
; 1.301  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.812     ; 0.824      ;
; 1.324  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.609     ; 1.004      ;
; 1.328  ; RESET~_Duplicate_2                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.609     ; 1.000      ;
; 1.915  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[1]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.065      ;
; 1.925  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_EN                                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.055      ;
; 1.934  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[2]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.046      ;
; 1.936  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[0]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.044      ;
; 1.943  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[0]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.037      ;
; 1.954  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET1_TX_DATA[3]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.026      ;
; 1.966  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[2]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.014      ;
; 1.966  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[3]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.014      ;
; 1.974  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_EN                                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 4.006      ;
; 1.999  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                                                                                                                   ; ENET0_TX_DATA[1]                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.000      ; 3.981      ;
; 4.805  ; eth_mac_1g_rgmii:ETH1|rx_prescale[2]                                                                                                                   ; eth_mac_1g_rgmii:ETH1|rx_prescale_sync[0]                                                                                                ; ENET1_RX_CLK                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -1.808     ; 1.314      ;
; 4.917  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.034     ; 3.036      ;
; 4.928  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.173      ; 3.232      ;
; 4.950  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.051     ; 2.986      ;
; 4.988  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[11]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.034     ; 2.965      ;
; 4.988  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.031     ; 2.968      ;
; 4.990  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[13]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.034     ; 2.963      ;
; 4.992  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[1]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.031     ; 2.964      ;
; 4.999  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[8]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.034     ; 2.954      ;
; 5.019  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.050     ; 2.918      ;
; 5.036  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.051     ; 2.900      ;
; 5.039  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.051     ; 2.897      ;
; 5.041  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.050     ; 2.896      ;
; 5.045  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.051     ; 2.891      ;
; 5.058  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|empty                                                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.060     ; 2.869      ;
; 5.068  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_endofpacket     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a1~portb_address_reg0 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.084     ; 2.857      ;
; 5.068  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.160      ; 3.079      ;
; 5.074  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[14]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.034     ; 2.879      ;
; 5.075  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[12]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.034     ; 2.878      ;
; 5.079  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.050     ; 2.858      ;
; 5.079  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_msn_reg[0]                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.045     ; 2.863      ;
; 5.081  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[4]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.045     ; 2.861      ;
; 5.081  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_empty[0]        ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.031     ; 2.875      ;
; 5.081  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[15]                                                      ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.034     ; 2.872      ;
; 5.084  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.035     ; 2.868      ;
; 5.085  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a1~portb_address_reg0 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.094     ; 2.830      ;
; 5.085  ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[9]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.034     ; 2.868      ;
; 5.090  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.050     ; 2.847      ;
; 5.097  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.049     ; 2.841      ;
; 5.101  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.052     ; 2.834      ;
; 5.102  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[1]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.045     ; 2.840      ;
; 5.118  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.051     ; 2.818      ;
; 5.124  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a0~portb_address_reg0 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.121      ; 3.006      ;
; 5.124  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[2]                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.051     ; 2.812      ;
; 5.129  ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_axis_tready_reg                                                      ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altsyncram:mem_rtl_0|altsyncram_m8d1:auto_generated|ram_block1a3~portb_address_reg0 ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; 0.127      ; 3.007      ;
; 5.131  ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 8.000        ; -0.047     ; 2.809      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.643  ; ECE385_sys|nios2_pll|sd1|pll7|clk[1]                                                                                     ; DRAM_CLK                                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50    ; 3.000        ; 2.371      ; 2.718      ;
; 3.539  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]                                                        ; SRAM_ADDR[15]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.018      ; 4.379      ;
; 3.563  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]                                                        ; SRAM_ADDR[12]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.018      ; 4.355      ;
; 3.725  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]                                                         ; SRAM_ADDR[9]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.018      ; 4.193      ;
; 3.788  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]                                                        ; SRAM_ADDR[19]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.018      ; 4.130      ;
; 4.373  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]                                                        ; SRAM_ADDR[16]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.166     ; 3.361      ;
; 4.676  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]                                                         ; SRAM_ADDR[8]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.018      ; 3.242      ;
; 4.678  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[1]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 3.277      ;
; 4.682  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]                                                        ; SRAM_ADDR[10]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.018      ; 3.236      ;
; 4.747  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]                                                         ; SRAM_ADDR[7]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.018      ; 3.171      ;
; 4.756  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[0]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 3.199      ;
; 4.798  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[3]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 3.157      ;
; 4.798  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[2]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 3.157      ;
; 4.800  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[11]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 3.155      ;
; 4.803  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[14]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 3.152      ;
; 4.803  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[4]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 3.152      ;
; 4.820  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]                                                        ; SRAM_ADDR[18]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.166     ; 2.914      ;
; 4.822  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]                                                        ; SRAM_ADDR[17]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.166     ; 2.912      ;
; 4.824  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]                                                        ; SRAM_ADDR[11]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.018      ; 3.094      ;
; 4.844  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]                                                        ; SRAM_ADDR[13]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.166     ; 2.890      ;
; 4.867  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N                                                            ; SRAM_OE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 3.088      ;
; 4.873  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]                                                        ; SRAM_ADDR[14]                                                                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.166     ; 2.861      ;
; 4.961  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[12]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 2.994      ;
; 4.964  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[15]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 2.991      ;
; 4.964  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[13]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 2.991      ;
; 4.969  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]                                                         ; SRAM_ADDR[4]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.029      ; 2.960      ;
; 4.977  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[10]                                                                                                                                      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 2.978      ;
; 5.010  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[6]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 2.945      ;
; 5.010  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[5]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 2.945      ;
; 5.014  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]                                                         ; SRAM_ADDR[5]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.029      ; 2.915      ;
; 5.018  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[8]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 2.937      ;
; 5.034  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[9]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 2.921      ;
; 5.106  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]                                                         ; SRAM_ADDR[3]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.029      ; 2.823      ;
; 5.189  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_WE_N                                                                                                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 2.766      ;
; 5.229  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N                                                            ; SRAM_DQ[7]                                                                                                                                       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.055      ; 2.726      ;
; 5.284  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]                                                         ; SRAM_ADDR[6]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.029      ; 2.645      ;
; 5.315  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]                                                         ; SRAM_ADDR[1]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.029      ; 2.614      ;
; 5.429  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]                                                         ; SRAM_ADDR[2]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 0.029      ; 2.500      ;
; 5.893  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[0]                                                         ; SRAM_ADDR[0]                                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; -0.006     ; 2.001      ;
; 7.710  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[1]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.509      ; 3.706      ;
; 7.786  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[3]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[3]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.511      ; 3.632      ;
; 7.788  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[15]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[15]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.516      ; 3.635      ;
; 7.814  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[13]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[13]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.525      ; 3.618      ;
; 7.829  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[11]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[11]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.520      ; 3.598      ;
; 7.846  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[5]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[5]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.525      ; 3.586      ;
; 7.849  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[9]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[9]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.505      ; 3.563      ;
; 7.865  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[2]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[2]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.514      ; 3.556      ;
; 7.872  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[0]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.494      ; 3.529      ;
; 7.874  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[12]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[12]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.517      ; 3.550      ;
; 7.887  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[8]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[8]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.506      ; 3.526      ;
; 7.905  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[4]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[4]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.514      ; 3.516      ;
; 7.918  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[6]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[6]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.505      ; 3.494      ;
; 7.935  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[10]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[10]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.517      ; 3.489      ;
; 7.935  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[7]                                                      ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[7]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.514      ; 3.486      ;
; 7.948  ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[14]                                                     ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|av_readdata_pre[14]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50    ; 10.000       ; 1.525      ; 3.484      ;
; 10.696 ; ECE385_sys|nios2_pll|sd1|pll7|clk[1]                                                                                     ; DRAM_CLK                                                                                                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50    ; 13.000       ; 2.371      ; 2.665      ;
; 11.463 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.003     ; 8.521      ;
; 11.481 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.047     ; 8.459      ;
; 11.548 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 8.405      ;
; 11.566 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.078     ; 8.343      ;
; 11.576 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.033     ; 8.378      ;
; 11.604 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.003     ; 8.380      ;
; 11.622 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.047     ; 8.318      ;
; 11.625 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.034     ; 8.328      ;
; 11.630 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.003     ; 8.354      ;
; 11.633 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.027      ; 8.381      ;
; 11.644 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.012     ; 8.331      ;
; 11.648 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.047     ; 8.292      ;
; 11.651 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[5]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[25] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.017     ; 8.319      ;
; 11.663 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.033     ; 8.291      ;
; 11.676 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.062     ; 8.249      ;
; 11.710 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.062     ; 8.215      ;
; 11.717 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[8]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.003     ; 8.267      ;
; 11.724 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[8]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[7]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.027      ; 8.290      ;
; 11.760 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.004     ; 8.223      ;
; 11.768 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.062     ; 8.157      ;
; 11.773 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[31] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.032     ; 8.182      ;
; 11.775 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.019     ; 8.193      ;
; 11.776 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.009      ; 8.220      ;
; 11.778 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[4]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.041     ; 8.168      ;
; 11.783 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[4]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.003     ; 8.201      ;
; 11.792 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.063     ; 8.132      ;
; 11.815 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.062     ; 8.110      ;
; 11.816 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.063     ; 8.108      ;
; 11.821 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[15] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.002      ; 8.168      ;
; 11.824 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_write:the_ECE385_nios2_dma_m_write|m_write_address[6]    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[6]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.028      ; 8.191      ;
; 11.834 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.063     ; 8.090      ;
; 11.838 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.033     ; 8.116      ;
; 11.845 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[10] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.026      ; 8.168      ;
; 11.845 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[14] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.035     ; 8.107      ;
; 11.847 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.012     ; 8.128      ;
; 11.849 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[27] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.011      ; 8.149      ;
; 11.851 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[4]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[4]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; 0.018      ; 8.154      ;
; 11.860 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[13] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.050     ; 8.077      ;
; 11.861 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[5]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.022     ; 8.104      ;
; 11.863 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_read:the_ECE385_nios2_dma_m_read|m_read_address[6]       ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[20] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.033     ; 8.091      ;
; 11.868 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[3]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[23] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.091     ; 8.028      ;
; 11.873 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|ECE385_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[2] ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[17] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.020     ; 8.094      ;
; 11.876 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[9]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[9]  ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.024     ; 8.087      ;
; 11.894 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|W_alu_result[8]                                    ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_sprite_params_avl_translator|av_readdata_pre[26] ; CLOCK_50                             ; CLOCK_50    ; 20.000       ; -0.066     ; 8.027      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.124 ; ENET1_RX_DV                                                                                                                                  ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 1.899      ; 1.762      ;
; 1.162 ; ENET1_RX_DATA[2]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 1.921      ; 1.746      ;
; 1.163 ; ENET1_RX_DATA[0]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 1.921      ; 1.745      ;
; 1.185 ; ENET1_RX_DATA[1]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 1.903      ; 1.705      ;
; 1.215 ; ENET1_RX_DATA[3]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; 1.914      ; 1.686      ;
; 3.176 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.435     ; 0.376      ;
; 3.177 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.435     ; 0.375      ;
; 3.179 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.435     ; 0.373      ;
; 3.180 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.434     ; 0.373      ;
; 3.181 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 4.000        ; -0.434     ; 0.372      ;
; 4.731 ; ENET1_RX_DV                                                                                                                                  ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; 1.508      ; 1.764      ;
; 4.771 ; ENET1_RX_DATA[0]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; 1.530      ; 1.746      ;
; 4.774 ; ENET1_RX_DATA[2]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; 1.530      ; 1.743      ;
; 4.792 ; ENET1_RX_DATA[1]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; 1.512      ; 1.707      ;
; 4.819 ; ENET1_RX_DATA[3]                                                                                                                             ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; 1.523      ; 1.691      ;
; 4.869 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 3.074      ;
; 4.869 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 3.074      ;
; 4.871 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 3.076      ;
; 4.871 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 3.076      ;
; 4.882 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 3.065      ;
; 4.882 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 3.065      ;
; 4.901 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 3.046      ;
; 4.901 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 3.046      ;
; 4.923 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.042     ; 3.022      ;
; 4.925 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 3.024      ;
; 4.936 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 3.013      ;
; 4.951 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 2.998      ;
; 4.951 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 2.998      ;
; 4.955 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 2.994      ;
; 4.968 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.042     ; 2.977      ;
; 4.968 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.042     ; 2.977      ;
; 4.999 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.048     ; 2.940      ;
; 4.999 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.048     ; 2.940      ;
; 5.005 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.036     ; 2.946      ;
; 5.022 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.925      ;
; 5.040 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.042     ; 2.905      ;
; 5.040 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.042     ; 2.905      ;
; 5.042 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.046     ; 2.899      ;
; 5.042 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.046     ; 2.899      ;
; 5.050 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.897      ;
; 5.050 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.897      ;
; 5.053 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.046     ; 2.888      ;
; 5.054 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.042     ; 2.891      ;
; 5.054 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.042     ; 2.891      ;
; 5.078 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.869      ;
; 5.078 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.869      ;
; 5.086 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 2.857      ;
; 5.086 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 2.857      ;
; 5.094 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.853      ;
; 5.096 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 2.847      ;
; 5.104 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 2.845      ;
; 5.108 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.839      ;
; 5.116 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 2.833      ;
; 5.116 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 2.833      ;
; 5.132 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 2.817      ;
; 5.138 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.046     ; 2.803      ;
; 5.138 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.046     ; 2.803      ;
; 5.140 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.042     ; 2.805      ;
; 5.165 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 2.778      ;
; 5.165 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 2.778      ;
; 5.170 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.036     ; 2.781      ;
; 5.177 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.042     ; 2.768      ;
; 5.177 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.042     ; 2.768      ;
; 5.192 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 2.751      ;
; 5.219 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.042     ; 2.726      ;
; 5.231 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.716      ;
; 5.233 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.046     ; 2.708      ;
; 5.233 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.046     ; 2.708      ;
; 5.287 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 2.656      ;
; 5.435 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.047     ; 2.505      ;
; 5.435 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.047     ; 2.505      ;
; 5.441 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.048     ; 2.498      ;
; 5.441 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.048     ; 2.498      ;
; 5.489 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.045     ; 2.453      ;
; 5.495 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.046     ; 2.446      ;
; 5.510 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.047     ; 2.430      ;
; 5.510 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.047     ; 2.430      ;
; 5.557 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.390      ;
; 5.557 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.040     ; 2.390      ;
; 5.564 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.045     ; 2.378      ;
; 5.589 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.048     ; 2.350      ;
; 5.589 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.048     ; 2.350      ;
; 5.609 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.047     ; 2.331      ;
; 5.609 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.047     ; 2.331      ;
; 5.609 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.047     ; 2.331      ;
; 5.609 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.047     ; 2.331      ;
; 5.611 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 2.338      ;
; 5.615 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.048     ; 2.324      ;
; 5.615 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.048     ; 2.324      ;
; 5.623 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 2.320      ;
; 5.623 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.044     ; 2.320      ;
; 5.629 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 2.320      ;
; 5.629 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[24]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.038     ; 2.320      ;
; 5.643 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.046     ; 2.298      ;
; 5.663 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.045     ; 2.279      ;
; 5.663 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.045     ; 2.279      ;
; 5.669 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.046     ; 2.272      ;
; 5.675 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.048     ; 2.264      ;
; 5.675 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.048     ; 2.264      ;
; 5.677 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 8.000        ; -0.048     ; 2.262      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                       ; Launch Clock                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+
; 1.156 ; ENET0_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; 1.893      ; 1.724      ;
; 1.161 ; ENET0_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; 1.893      ; 1.719      ;
; 1.189 ; ENET0_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; 1.928      ; 1.726      ;
; 1.222 ; ENET0_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; 1.928      ; 1.693      ;
; 1.225 ; ENET0_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; 1.929      ; 1.691      ;
; 3.116 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; -0.431     ; 0.440      ;
; 3.180 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; -0.433     ; 0.374      ;
; 3.180 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; -0.433     ; 0.374      ;
; 3.181 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; -0.433     ; 0.373      ;
; 3.183 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 4.000        ; -0.431     ; 0.373      ;
; 4.769 ; ENET0_RX_DATA[2]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; 1.506      ; 1.724      ;
; 4.774 ; ENET0_RX_DV                                                                                                                                          ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; 1.506      ; 1.719      ;
; 4.801 ; ENET0_RX_DATA[0]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; 1.539      ; 1.725      ;
; 4.837 ; ENET0_RX_DATA[3]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; 1.541      ; 1.691      ;
; 4.838 ; ENET0_RX_DATA[1]                                                                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; 1.539      ; 1.688      ;
; 4.960 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.983      ;
; 5.043 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.901      ;
; 5.065 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.882      ;
; 5.105 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.838      ;
; 5.134 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.809      ;
; 5.148 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.800      ;
; 5.154 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.793      ;
; 5.163 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.780      ;
; 5.163 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.784      ;
; 5.188 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.756      ;
; 5.190 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.757      ;
; 5.195 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.752      ;
; 5.196 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.747      ;
; 5.196 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.747      ;
; 5.224 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.723      ;
; 5.237 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.706      ;
; 5.237 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.711      ;
; 5.239 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.708      ;
; 5.246 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.698      ;
; 5.246 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.702      ;
; 5.249 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.050     ; 2.688      ;
; 5.273 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.675      ;
; 5.274 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.670      ;
; 5.278 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.670      ;
; 5.279 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.665      ;
; 5.279 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.665      ;
; 5.279 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.664      ;
; 5.307 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.641      ;
; 5.320 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.624      ;
; 5.327 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.620      ;
; 5.327 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.616      ;
; 5.328 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.619      ;
; 5.337 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.606      ;
; 5.337 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.610      ;
; 5.342 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.605      ;
; 5.355 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.588      ;
; 5.356 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.591      ;
; 5.357 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.588      ;
; 5.358 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.589      ;
; 5.364 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.583      ;
; 5.369 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.578      ;
; 5.370 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.573      ;
; 5.370 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.573      ;
; 5.398 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.549      ;
; 5.410 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.538      ;
; 5.410 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.534      ;
; 5.411 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.532      ;
; 5.425 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.523      ;
; 5.438 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.506      ;
; 5.439 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.509      ;
; 5.441 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.507      ;
; 5.444 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.499      ;
; 5.448 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.496      ;
; 5.456 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.492      ;
; 5.487 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.457      ;
; 5.493 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.450      ;
; 5.501 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.446      ;
; 5.501 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.442      ;
; 5.516 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.431      ;
; 5.527 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.417      ;
; 5.529 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.414      ;
; 5.530 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.417      ;
; 5.532 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.415      ;
; 5.539 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.038     ; 2.410      ;
; 5.569 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; 0.165      ; 2.583      ;
; 5.570 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.375      ;
; 5.576 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.368      ;
; 5.586 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.042     ; 2.359      ;
; 5.593 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.050     ; 2.344      ;
; 5.596 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.347      ;
; 5.611 ; eth_mac_1g_rgmii:ETH0|mii_select_reg                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[0]                                                                                                   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET0_RX_CLK ; 8.000        ; 1.323      ; 3.609      ;
; 5.616 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                           ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.040     ; 2.331      ;
; 5.618 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.325      ;
; 5.630 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.318      ;
; 5.646 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.029     ; 2.312      ;
; 5.650 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.029     ; 2.308      ;
; 5.653 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.050     ; 2.284      ;
; 5.661 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.283      ;
; 5.663 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.051     ; 2.273      ;
; 5.667 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                              ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.044     ; 2.276      ;
; 5.669 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.041     ; 2.277      ;
; 5.671 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.051     ; 2.265      ;
; 5.679 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.043     ; 2.265      ;
; 5.683 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                     ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.051     ; 2.253      ;
; 5.699 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                             ; ENET0_RX_CLK                         ; ENET0_RX_CLK ; 8.000        ; -0.039     ; 2.249      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 2.546 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.314      ;
; 2.555 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.305      ;
; 2.569 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.291      ;
; 2.572 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.125     ; 7.290      ;
; 2.627 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.125     ; 7.235      ;
; 2.632 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.228      ;
; 2.636 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.224      ;
; 2.667 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.193      ;
; 2.681 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.126     ; 7.180      ;
; 2.682 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.178      ;
; 2.691 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.169      ;
; 2.703 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.125     ; 7.159      ;
; 2.705 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.155      ;
; 2.708 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.125     ; 7.154      ;
; 2.726 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.126     ; 7.135      ;
; 2.747 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.113      ;
; 2.749 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.125     ; 7.113      ;
; 2.763 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.125     ; 7.099      ;
; 2.768 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.092      ;
; 2.772 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.088      ;
; 2.781 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.311      ;
; 2.787 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.250      ;
; 2.789 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.303      ;
; 2.791 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.246      ;
; 2.792 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.068      ;
; 2.795 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.297      ;
; 2.796 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.241      ;
; 2.800 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.237      ;
; 2.803 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 7.057      ;
; 2.810 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.227      ;
; 2.813 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.226      ;
; 2.814 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.223      ;
; 2.817 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.126     ; 7.044      ;
; 2.817 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.222      ;
; 2.839 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.125     ; 7.023      ;
; 2.855 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.182      ;
; 2.862 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.126     ; 6.999      ;
; 2.864 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.173      ;
; 2.866 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.226      ;
; 2.868 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.171      ;
; 2.872 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.167      ;
; 2.873 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.164      ;
; 2.877 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.160      ;
; 2.877 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.160      ;
; 2.878 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.159      ;
; 2.881 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.156      ;
; 2.881 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.158      ;
; 2.883 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 6.977      ;
; 2.885 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.125     ; 6.977      ;
; 2.908 ; VGA_controller:VGA|v_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.126     ; 6.953      ;
; 2.908 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.129      ;
; 2.912 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.125      ;
; 2.917 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.175      ;
; 2.922 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.051      ; 7.116      ;
; 2.924 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[4] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.168      ;
; 2.925 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.167      ;
; 2.926 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.051      ; 7.112      ;
; 2.928 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 6.932      ;
; 2.931 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.161      ;
; 2.934 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[5] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.158      ;
; 2.936 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.103      ;
; 2.941 ; VGA_controller:VGA|h_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.096      ;
; 2.941 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.096      ;
; 2.942 ; VGA_controller:VGA|h_counter[9]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.329     ; 6.716      ;
; 2.944 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.095      ;
; 2.945 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.092      ;
; 2.948 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.091      ;
; 2.950 ; VGA_controller:VGA|h_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.087      ;
; 2.964 ; VGA_controller:VGA|h_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.073      ;
; 2.967 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.051      ; 7.071      ;
; 2.967 ; VGA_controller:VGA|v_counter[1]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.072      ;
; 2.969 ; VGA_controller:VGA|v_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.126     ; 6.892      ;
; 2.971 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.051      ; 7.067      ;
; 2.976 ; VGA_controller:VGA|h_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.061      ;
; 2.983 ; VGA_controller:VGA|h_counter[8]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.127     ; 6.877      ;
; 2.988 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.049      ;
; 2.990 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.049      ;
; 2.990 ; VGA_controller:VGA|v_counter[5]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.051      ; 7.048      ;
; 2.992 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[6] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.100      ;
; 2.992 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.045      ;
; 2.994 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.045      ;
; 3.001 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[7] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.091      ;
; 3.002 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[3] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.090      ;
; 3.012 ; VGA_controller:VGA|v_counter[3]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.027      ;
; 3.022 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.668     ; 5.247      ;
; 3.022 ; VGA_controller:VGA|v_counter[0]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 7.017      ;
; 3.026 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[2] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.668     ; 5.243      ;
; 3.027 ; VGA_controller:VGA|h_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.010      ;
; 3.030 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.668     ; 5.239      ;
; 3.031 ; VGA_controller:VGA|h_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.006      ;
; 3.033 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.004      ;
; 3.034 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[0] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.668     ; 5.235      ;
; 3.035 ; VGA_controller:VGA|v_counter[4]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.051      ; 7.003      ;
; 3.036 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.668     ; 5.233      ;
; 3.037 ; VGA_controller:VGA|h_counter[6]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 7.000      ;
; 3.040 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.668     ; 5.229      ;
; 3.044 ; ECE385:ECE385_sys|ECE385_audio_pio:vga_background_offset|data_out[8] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -1.845     ; 5.048      ;
; 3.044 ; VGA_controller:VGA|v_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; -0.126     ; 6.817      ;
; 3.056 ; VGA_controller:VGA|h_counter[7]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.050      ; 6.981      ;
; 3.058 ; VGA_controller:VGA|v_counter[2]                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 10.000       ; 0.052      ; 6.981      ;
+-------+----------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                                ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 13.420 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.818     ; 4.699      ;
; 13.907 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.818     ; 4.212      ;
; 14.007 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.818     ; 4.112      ;
; 14.166 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.818     ; 3.953      ;
; 14.202 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.818     ; 3.917      ;
; 14.204 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[1] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.820     ; 3.913      ;
; 14.209 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.818     ; 3.910      ;
; 14.216 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.818     ; 3.903      ;
; 14.241 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.818     ; 3.878      ;
; 14.268 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[2] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.820     ; 3.849      ;
; 14.340 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.820     ; 3.777      ;
; 14.344 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[3] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.820     ; 3.773      ;
; 14.371 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[4] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.819     ; 3.747      ;
; 14.381 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[6] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.819     ; 3.737      ;
; 14.385 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_HS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.819     ; 3.733      ;
; 14.387 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[7] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.819     ; 3.731      ;
; 14.390 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[0] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.818     ; 3.729      ;
; 14.430 ; RESET~_Duplicate_2              ; VGA_controller:VGA|h_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.625     ; 3.882      ;
; 14.542 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[5] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.819     ; 3.576      ;
; 14.543 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[8] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.819     ; 3.575      ;
; 14.578 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_BLANK_N  ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.822     ; 3.537      ;
; 14.772 ; RESET~_Duplicate_2              ; VGA_controller:VGA|VGA_VS       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.628     ; 3.537      ;
; 14.858 ; RESET~_Duplicate_2              ; VGA_controller:VGA|v_counter[9] ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 20.000       ; -1.628     ; 3.451      ;
; 36.646 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.149      ; 3.490      ;
; 36.655 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.149      ; 3.481      ;
; 36.669 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.149      ; 3.467      ;
; 36.732 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.149      ; 3.404      ;
; 36.736 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.149      ; 3.400      ;
; 36.761 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.045     ; 3.181      ;
; 36.767 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.149      ; 3.369      ;
; 36.770 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.045     ; 3.172      ;
; 36.784 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.045     ; 3.158      ;
; 36.847 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.149      ; 3.289      ;
; 36.847 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.045     ; 3.095      ;
; 36.851 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.045     ; 3.091      ;
; 36.882 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.045     ; 3.060      ;
; 36.892 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.149      ; 3.244      ;
; 36.947 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.997      ;
; 36.956 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.988      ;
; 36.962 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.045     ; 2.980      ;
; 36.970 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.974      ;
; 36.986 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.960      ;
; 36.995 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.951      ;
; 37.005 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.939      ;
; 37.007 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.045     ; 2.935      ;
; 37.014 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.930      ;
; 37.028 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.916      ;
; 37.033 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.911      ;
; 37.037 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.907      ;
; 37.042 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.053     ; 2.892      ;
; 37.044 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.902      ;
; 37.058 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.888      ;
; 37.068 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.876      ;
; 37.083 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.149      ; 3.053      ;
; 37.091 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.853      ;
; 37.095 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.849      ;
; 37.106 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.840      ;
; 37.111 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.835      ;
; 37.111 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.834      ;
; 37.113 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.833      ;
; 37.125 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.819      ;
; 37.126 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.818      ;
; 37.133 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.813      ;
; 37.134 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.810      ;
; 37.145 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.799      ;
; 37.148 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.796      ;
; 37.148 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.796      ;
; 37.156 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.789      ;
; 37.157 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.247     ; 2.583      ;
; 37.159 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.786      ;
; 37.161 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.785      ;
; 37.179 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.767      ;
; 37.181 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.765      ;
; 37.193 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.751      ;
; 37.198 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.045     ; 2.744      ;
; 37.198 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 2.745      ;
; 37.200 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.744      ;
; 37.204 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.741      ;
; 37.206 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.738      ;
; 37.211 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.733      ;
; 37.215 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.729      ;
; 37.216 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.151      ; 2.922      ;
; 37.220 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.724      ;
; 37.227 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.719      ;
; 37.227 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.719      ;
; 37.228 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.718      ;
; 37.237 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.709      ;
; 37.243 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 2.700      ;
; 37.246 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.698      ;
; 37.248 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 2.695      ;
; 37.251 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.693      ;
; 37.251 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.695      ;
; 37.266 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.043     ; 2.678      ;
; 37.268 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|h_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.678      ;
; 37.282 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.664      ;
; 37.287 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.658      ;
; 37.288 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.041     ; 2.658      ;
; 37.290 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; 0.151      ; 2.848      ;
; 37.308 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.042     ; 2.637      ;
; 37.309 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 40.000       ; -0.044     ; 2.634      ;
+--------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.877 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.473      ; 2.583      ;
; 47.896 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 2.505      ;
; 48.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.425      ;
; 48.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.233      ;
; 48.318 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.114      ;
; 48.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.388      ; 1.963      ;
; 48.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.008      ;
; 48.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.979      ;
; 48.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.945      ;
; 48.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.853      ;
; 48.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.836      ;
; 48.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.385      ; 1.748      ;
; 48.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.759      ;
; 48.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.670      ;
; 48.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.386      ; 1.566      ;
; 48.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.603      ;
; 48.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.606      ;
; 48.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.598      ;
; 48.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.556      ;
; 48.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 1.460      ;
; 48.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.499      ;
; 49.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.387      ;
; 49.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.250      ;
; 49.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.210      ;
; 49.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.199      ;
; 49.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.187      ;
; 49.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.054      ;
; 49.772 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.657      ;
; 49.853 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.580      ;
; 97.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.776      ;
; 97.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.776      ;
; 97.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.792      ;
; 97.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.792      ;
; 97.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.792      ;
; 97.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.771      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.707      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.707      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.744      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.744      ;
; 97.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.687      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.655      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.656      ;
; 97.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.652      ;
; 97.276 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.650      ;
; 97.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.649      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.594      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.594      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.594      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.594      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.594      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 2.594      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.641      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.641      ;
; 97.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.641      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.583      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.583      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.583      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.588      ;
; 97.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.588      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.642      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.642      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.642      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.642      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[32]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.642      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[24]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.642      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.642      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[33]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.642      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[34]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.642      ;
; 97.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[29]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.642      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                   ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.612      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.629      ;
; 97.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.629      ;
; 97.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.628      ;
; 97.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.625      ;
; 97.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.625      ;
; 97.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.625      ;
; 97.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.625      ;
; 97.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[32]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.625      ;
; 97.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[24]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.625      ;
; 97.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.625      ;
; 97.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[33]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.625      ;
; 97.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[34]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.625      ;
; 97.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[29]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.625      ;
; 97.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.551      ;
; 97.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.551      ;
; 97.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.551      ;
; 97.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.551      ;
; 97.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 2.551      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.031 ; wm8731:wm8731_inst|state.b_stop0                                                                                                                                                                                                                                                                                                                     ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.307      ; 0.422      ;
; 0.086 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[69]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.421      ;
; 0.092 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[205]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.427      ;
; 0.093 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[11]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.421      ;
; 0.095 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[65]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.430      ;
; 0.096 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[15]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.424      ;
; 0.098 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[12]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.426      ;
; 0.103 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[78]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.438      ;
; 0.106 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[199]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.434      ;
; 0.106 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_assembler[140]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.441      ;
; 0.108 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|desc_reg[249]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_command_fifo:the_ECE385_eth1_tx_dma_command_fifo|scfifo:ECE385_eth1_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.436      ;
; 0.113 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[11]                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.437      ;
; 0.120 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[5]                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.448      ;
; 0.122 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[15]                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.450      ;
; 0.123 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[4]                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.451      ;
; 0.130 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.459      ;
; 0.130 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_empty[0]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 0.475      ;
; 0.131 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                        ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.458      ;
; 0.135 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_read:the_ECE385_eth0_tx_dma_m_read|received_data_counter[1]                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_status_token_fifo:the_ECE385_eth0_tx_dma_status_token_fifo|scfifo:ECE385_eth0_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.463      ;
; 0.135 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[30]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.470      ;
; 0.135 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[195]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.467      ;
; 0.136 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[64]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.471      ;
; 0.136 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[13]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.469      ;
; 0.136 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[194]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.469      ;
; 0.137 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[4]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.464      ;
; 0.137 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[21]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.464      ;
; 0.137 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[207]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.467      ;
; 0.137 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[11]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[1]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.464      ;
; 0.137 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[17]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.470      ;
; 0.137 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[201]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.474      ;
; 0.138 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[3]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.473      ;
; 0.138 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[24]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.492      ;
; 0.138 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_assembler[253]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.471      ;
; 0.138 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[79]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.469      ;
; 0.139 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[1]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.474      ;
; 0.139 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[18]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.466      ;
; 0.139 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[206]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.466      ;
; 0.139 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[199]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.469      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.478      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[13]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.467      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[14]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.469      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|m_readfifo_data[35]                                                                                                                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|altsyncram_3bh1:FIFOram|ram_block1a0~porta_datain_reg0                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.476      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[67]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[70]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[205]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[206]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[195]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[198]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[200]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.470      ;
; 0.141 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[76]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.471      ;
; 0.141 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[66]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.472      ;
; 0.141 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[200]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.474      ;
; 0.141 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[203]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.471      ;
; 0.142 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[11]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.478      ;
; 0.142 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[28]                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.481      ;
; 0.142 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[24]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.469      ;
; 0.142 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[200]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.469      ;
; 0.142 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe3a[0]                                                ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.475      ;
; 0.142 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[74]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.474      ;
; 0.142 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[31]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.489      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.478      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[9]                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.477      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[21]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.468      ;
; 0.143 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[25]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.477      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.479      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                        ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[193]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.479      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[85]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.471      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[10]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.477      ;
; 0.144 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[207]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.477      ;
; 0.145 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[72]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.477      ;
; 0.145 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[19]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.485      ;
; 0.145 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[26]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.485      ;
; 0.145 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[5]                                                                                                               ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[14]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[16]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[205]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.475      ;
; 0.146 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_read:the_ECE385_eth1_tx_dma_m_read|received_data_counter[7]                                                                                                                                                                                                                    ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_status_token_fifo:the_ECE385_eth1_tx_dma_status_token_fifo|scfifo:ECE385_eth1_tx_dma_status_token_fifo_status_token_fifo|scfifo_5b31:auto_generated|a_dpfifo_ch31:dpfifo|altsyncram_v6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.483      ;
; 0.146 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_assembler[251]                                                                                                       ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.479      ;
; 0.146 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[10]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|desc_reg[196]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_command_fifo:the_ECE385_eth0_tx_dma_command_fifo|scfifo:ECE385_eth0_tx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.483      ;
; 0.147 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[26]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.474      ;
; 0.147 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[192]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[204]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[70]                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.474      ;
; 0.147 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[30]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.476      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|m_readfifo_data[6]                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo|ECE385_eth1_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth1_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth1_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.483      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[69]                                                                                                              ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[202]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[6]                                                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[6]                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[15]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.495      ;
; 0.148 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[17]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.482      ;
; 0.149 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo|ECE385_eth0_tx_dma_m_readfifo_m_readfifo:the_ECE385_eth0_tx_dma_m_readfifo_m_readfifo|scfifo:ECE385_eth0_tx_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_dv31:auto_generated|a_dpfifo_k541:dpfifo|altsyncram_vah1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.484      ;
; 0.149 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|desc_reg[194]                                                                                                                         ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_command_fifo:the_ECE385_nios2_dma_command_fifo|scfifo:ECE385_nios2_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[10]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.483      ;
; 0.149 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_tx_barrel:the_ECE385_nios2_dma_tx_barrel|out_data[20]                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_stream_fifo:the_ECE385_nios2_dma_stream_fifo|scfifo:ECE385_nios2_dma_stream_fifo_stream_fifo|scfifo_bb31:auto_generated|a_dpfifo_ih31:dpfifo|altsyncram_b7h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.496      ;
; 0.149 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]               ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_m_readfifo:the_ECE385_nios2_dma_m_readfifo|ECE385_nios2_dma_m_readfifo_m_readfifo:the_ECE385_nios2_dma_m_readfifo_m_readfifo|scfifo:ECE385_nios2_dma_m_readfifo_m_readfifo_m_readfifo|scfifo_fv31:auto_generated|a_dpfifo_m541:dpfifo|altsyncram_3bh1:FIFOram|ram_block1a0~porta_address_reg0               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.490      ;
; 0.149 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|desc_reg[207]                                                                                                             ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_command_fifo:the_ECE385_eth0_rx_dma_command_fifo|scfifo:ECE385_eth0_rx_dma_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32~porta_datain_reg0                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.480      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ENET0_RX_CLK'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.138 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_frame_reg                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.229      ; 0.471      ;
; 0.146 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|error_bad_fcs_reg                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.228      ; 0.478      ;
; 0.178 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.313      ;
; 0.178 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.313      ;
; 0.179 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.315      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.315      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.315      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.316      ;
; 0.184 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.317      ;
; 0.187 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[1]                                                                                                          ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]         ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; eth_mac_1g_rgmii:ETH0|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH0|rx_prescale[1]                                                                                                                 ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.318      ;
; 0.200 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.326      ;
; 0.248 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.383      ;
; 0.252 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.387      ;
; 0.253 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.388      ;
; 0.254 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.389      ;
; 0.255 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.049      ; 0.388      ;
; 0.256 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.050      ; 0.390      ;
; 0.260 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.391      ;
; 0.269 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.395      ;
; 0.269 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.397      ;
; 0.272 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.229      ; 0.606      ;
; 0.274 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[1]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[1]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.400      ;
; 0.277 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.403      ;
; 0.284 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.614      ;
; 0.288 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.425      ;
; 0.290 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.425      ;
; 0.290 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.425      ;
; 0.293 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.623      ;
; 0.294 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.041      ; 0.419      ;
; 0.296 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.422      ;
; 0.297 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.227      ; 0.628      ;
; 0.301 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.631      ;
; 0.304 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.430      ;
; 0.306 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.636      ;
; 0.306 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.636      ;
; 0.306 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.432      ;
; 0.308 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.638      ;
; 0.308 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.434      ;
; 0.312 ; eth_mac_1g_rgmii:ETH0|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.439      ;
; 0.316 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.442      ;
; 0.317 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.647      ;
; 0.317 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a3~porta_datain_reg0              ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.226      ; 0.647      ;
; 0.317 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.443      ;
; 0.317 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.443      ;
; 0.319 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.445      ;
; 0.320 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.051      ; 0.455      ;
; 0.325 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.451      ;
; 0.326 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.452      ;
; 0.329 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.456      ;
; 0.329 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.043      ; 0.456      ;
; 0.337 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[29]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[21]                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.461      ;
; 0.337 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.463      ;
; 0.338 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.464      ;
; 0.339 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.042      ; 0.465      ;
; 0.342 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                                                       ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; ENET0_RX_CLK ; ENET0_RX_CLK ; 0.000        ; 0.040      ; 0.466      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.173 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; eth_mac_1g_rgmii:ETH1|speed_reg[1]                                                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.179 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.313      ;
; 0.179 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.313      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_speed_count_2[0]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_en_reg                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PREAMBLE                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.315      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.317      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_WAIT_END                                               ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.317      ;
; 0.188 ; eth_mac_1g_rgmii:ETH1|rx_prescale_sync[0]                                                                                                              ; eth_mac_1g_rgmii:ETH1|rx_prescale_sync[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; eth_mac_1g_rgmii:ETH0|rx_prescale_sync[0]                                                                                                              ; eth_mac_1g_rgmii:ETH0|rx_prescale_sync[1]                                                                                                              ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_odd_reg                                                            ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[4]                                                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[3]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.323      ;
; 0.194 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.198 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr[5]                                                                                     ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[4]                                                                                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.330      ;
; 0.202 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.204 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAYLOAD                                                ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.218 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.342      ;
; 0.230 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[2]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.355      ;
; 0.232 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[0]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.357      ;
; 0.236 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[7]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.361      ;
; 0.238 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[1]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.363      ;
; 0.238 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[5]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.363      ;
; 0.240 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[4]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.365      ;
; 0.241 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.366      ;
; 0.241 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_PAD                                                    ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[6]                                                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.366      ;
; 0.242 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.375      ;
; 0.249 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 0.398      ;
; 0.252 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[10]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[10]                                                                                    ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.385      ;
; 0.252 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.386      ;
; 0.252 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2]        ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2]       ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.394      ;
; 0.253 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.377      ;
; 0.253 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.387      ;
; 0.254 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.254 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.254 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.378      ;
; 0.255 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.388      ;
; 0.255 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.389      ;
; 0.255 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.388      ;
; 0.255 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_msn_reg[1]                                                         ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[1]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.380      ;
; 0.255 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                                                                     ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                                                                                     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.389      ;
; 0.256 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|mii_msn_reg[1]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[1]                                                        ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.389      ;
; 0.257 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]                                                           ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.381      ;
; 0.259 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid           ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.414      ;
; 0.260 ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31]                                                          ; eth_mac_1g_rgmii:ETH0|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23]                                                          ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11]                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]                                                           ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.183 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.318      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                      ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                     ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[37]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.325      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[18]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[17]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.198 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[37]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[36]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[26]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[28]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[25]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[24]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[4]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[33]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[10]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[25]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[23]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.331      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                   ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.329      ;
; 0.206 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.330      ;
; 0.207 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                               ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.331      ;
; 0.209 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[31]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.336      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.339      ;
; 0.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.365      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.250 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[14]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.376      ;
; 0.251 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[6]                                                        ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.254 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.388      ;
; 0.254 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[30]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.381      ;
; 0.257 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.384      ;
; 0.257 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[10]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.384      ;
; 0.257 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.384      ;
; 0.258 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[24]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.383      ;
; 0.259 ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[30]                                                                                           ; ECE385:ECE385_sys|ECE385_nios2_cpu:nios2_cpu|ECE385_nios2_cpu_cpu:cpu|ECE385_nios2_cpu_cpu_nios2_oci:the_ECE385_nios2_cpu_cpu_nios2_oci|ECE385_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_nios2_cpu_cpu_debug_slave_wrapper|ECE385_nios2_cpu_cpu_debug_slave_tck:the_ECE385_nios2_cpu_cpu_debug_slave_tck|sr[29]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.386      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                  ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.260 ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                       ; ECE385:ECE385_sys|ECE385_usb_nios2_cpu:usb_nios2_cpu|ECE385_usb_nios2_cpu_cpu:cpu|ECE385_usb_nios2_cpu_cpu_nios2_oci:the_ECE385_usb_nios2_cpu_cpu_nios2_oci|ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper:the_ECE385_usb_nios2_cpu_cpu_debug_slave_wrapper|ECE385_usb_nios2_cpu_cpu_debug_slave_tck:the_ECE385_usb_nios2_cpu_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[3]'                                                                                                                                ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.182 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.548 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.049      ; 0.681      ;
; 0.591 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.049      ; 0.724      ;
; 0.654 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.241      ; 0.979      ;
; 0.702 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 0.826      ;
; 0.744 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.869      ;
; 0.773 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.898      ;
; 0.773 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.240      ; 1.097      ;
; 0.783 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.241      ; 1.108      ;
; 0.798 ; VGA_controller:VGA|v_counter[9] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.152     ; 0.730      ;
; 0.811 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 0.937      ;
; 0.820 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.945      ;
; 0.824 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 0.950      ;
; 0.826 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.240      ; 1.150      ;
; 0.838 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.963      ;
; 0.839 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 0.965      ;
; 0.848 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.973      ;
; 0.852 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 0.978      ;
; 0.856 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 0.980      ;
; 0.860 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 0.984      ;
; 0.866 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 0.991      ;
; 0.872 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.038      ; 0.994      ;
; 0.885 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.010      ;
; 0.886 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.012      ;
; 0.886 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.011      ;
; 0.889 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.015      ;
; 0.910 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.034      ;
; 0.910 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.034      ;
; 0.911 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.035      ;
; 0.914 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.040      ;
; 0.917 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.043      ;
; 0.917 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.043      ;
; 0.921 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.045      ;
; 0.922 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.046      ;
; 0.923 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.049      ;
; 0.930 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.056      ;
; 0.932 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.057      ;
; 0.936 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.062      ;
; 0.940 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.240      ; 1.264      ;
; 0.943 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.067      ;
; 0.944 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.070      ;
; 0.950 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.075      ;
; 0.957 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.083      ;
; 0.971 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.096      ;
; 0.983 ; VGA_controller:VGA|v_counter[8] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.240      ; 1.307      ;
; 0.984 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.109      ;
; 0.986 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.240      ; 1.310      ;
; 0.992 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.118      ;
; 0.995 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.121      ;
; 0.998 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.124      ;
; 0.999 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.039      ; 1.122      ;
; 1.001 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.125      ;
; 1.001 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.127      ;
; 1.006 ; VGA_controller:VGA|v_counter[7] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.240      ; 1.330      ;
; 1.011 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.135      ;
; 1.017 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.141      ;
; 1.019 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.145      ;
; 1.022 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.042      ; 1.148      ;
; 1.023 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.147      ;
; 1.024 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.148      ;
; 1.029 ; VGA_controller:VGA|v_counter[6] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.240      ; 1.353      ;
; 1.031 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.038      ; 1.153      ;
; 1.033 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.240      ; 1.357      ;
; 1.035 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.159      ;
; 1.046 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.170      ;
; 1.053 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.177      ;
; 1.056 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.180      ;
; 1.063 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.187      ;
; 1.067 ; VGA_controller:VGA|v_counter[3] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.241      ; 1.392      ;
; 1.076 ; VGA_controller:VGA|h_counter[7] ; VGA_controller:VGA|h_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.201      ;
; 1.076 ; VGA_controller:VGA|v_counter[5] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.240      ; 1.400      ;
; 1.080 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.241      ; 1.405      ;
; 1.083 ; VGA_controller:VGA|v_counter[2] ; VGA_controller:VGA|v_counter[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.208      ;
; 1.088 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.038      ; 1.210      ;
; 1.094 ; VGA_controller:VGA|v_counter[4] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.240      ; 1.418      ;
; 1.096 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.038      ; 1.218      ;
; 1.099 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.223      ;
; 1.099 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.241      ; 1.424      ;
; 1.100 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.038      ; 1.222      ;
; 1.102 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.241      ; 1.427      ;
; 1.107 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|VGA_HS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.231      ;
; 1.107 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.231      ;
; 1.109 ; VGA_controller:VGA|h_counter[2] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.233      ;
; 1.113 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.237      ;
; 1.114 ; VGA_controller:VGA|h_counter[4] ; VGA_controller:VGA|v_counter[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.238      ;
; 1.116 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.153     ; 1.047      ;
; 1.124 ; VGA_controller:VGA|h_counter[5] ; VGA_controller:VGA|h_counter[5] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.249      ;
; 1.126 ; VGA_controller:VGA|h_counter[9] ; VGA_controller:VGA|v_counter[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; -0.153     ; 1.057      ;
; 1.128 ; VGA_controller:VGA|h_counter[8] ; VGA_controller:VGA|VGA_VS       ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.239      ; 1.451      ;
; 1.131 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.041      ; 1.256      ;
; 1.142 ; VGA_controller:VGA|v_counter[1] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.241      ; 1.467      ;
; 1.145 ; VGA_controller:VGA|h_counter[0] ; VGA_controller:VGA|v_counter[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.269      ;
; 1.145 ; VGA_controller:VGA|v_counter[0] ; VGA_controller:VGA|v_counter[9] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.241      ; 1.470      ;
; 1.150 ; VGA_controller:VGA|h_counter[3] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.038      ; 1.272      ;
; 1.150 ; VGA_controller:VGA|h_counter[1] ; VGA_controller:VGA|VGA_BLANK_N  ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.038      ; 1.272      ;
; 1.152 ; VGA_controller:VGA|h_counter[6] ; VGA_controller:VGA|v_counter[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000        ; 0.040      ; 1.276      ;
+-------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ENET1_RX_CLK'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.182 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                                              ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_locked                                                           ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.315      ;
; 0.185 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.316      ;
; 0.189 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.313      ;
; 0.192 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.315      ;
; 0.193 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[19]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[0]                                                                                                          ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.317      ;
; 0.195 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[18]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[1]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.320      ;
; 0.199 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[16]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.322      ;
; 0.205 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.329      ;
; 0.205 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.329      ;
; 0.206 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.330      ;
; 0.207 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[3]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.331      ;
; 0.208 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[1]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.332      ;
; 0.238 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.362      ;
; 0.244 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.375      ;
; 0.250 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.374      ;
; 0.255 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.386      ;
; 0.256 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.387      ;
; 0.257 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.047      ; 0.388      ;
; 0.259 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.048      ; 0.391      ;
; 0.262 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.386      ;
; 0.263 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.390      ;
; 0.266 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.390      ;
; 0.267 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.391      ;
; 0.267 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[2]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[1]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.392      ;
; 0.271 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.395      ;
; 0.282 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.038      ; 0.404      ;
; 0.284 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.042      ; 0.410      ;
; 0.290 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.415      ;
; 0.292 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.048      ; 0.424      ;
; 0.292 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.416      ;
; 0.293 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.048      ; 0.425      ;
; 0.293 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.048      ; 0.426      ;
; 0.296 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.420      ;
; 0.301 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[0]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[4]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[17]                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.038      ; 0.425      ;
; 0.306 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.038      ; 0.428      ;
; 0.310 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.434      ;
; 0.312 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.436      ;
; 0.312 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                                                 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[31]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.436      ;
; 0.314 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[10]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.438      ;
; 0.320 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.443      ;
; 0.320 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.444      ;
; 0.320 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.444      ;
; 0.331 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.455      ;
; 0.335 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[5]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.038      ; 0.457      ;
; 0.336 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.038      ; 0.458      ;
; 0.337 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                                        ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.461      ;
; 0.337 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.461      ;
; 0.338 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[9]                                                         ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                         ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.036      ; 0.458      ;
; 0.340 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|iddr:rx_iddr_inst|q1_delay[0]                                                                   ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                                        ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.464      ;
; 0.342 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altsyncram:mem_rtl_0|altsyncram_c8d1:auto_generated|ram_block1a0~porta_address_reg0             ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.032      ; 0.478      ;
; 0.342 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.465      ;
; 0.345 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.469      ;
; 0.345 ; eth_mac_1g_rgmii:ETH1|rx_mii_select_sync[1]                                                                                                          ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[3]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.039      ; 0.468      ;
; 0.345 ; eth_mac_1g_rgmii:ETH1|rx_prescale[0]                                                                                                                 ; eth_mac_1g_rgmii:ETH1|rx_prescale[2]                                                                                                                 ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.041      ; 0.470      ;
; 0.347 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD                                              ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                                                  ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 0.471      ;
; 0.347 ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                                                       ; eth_mac_1g_rgmii:ETH1|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[0]                                                       ; ENET1_RX_CLK ; ENET1_RX_CLK ; 0.000        ; 0.036      ; 0.467      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ECE385_sys|nios2_pll|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.191 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 1.216 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.252      ; 1.552      ;
; 1.216 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.252      ; 1.552      ;
; 1.216 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.252      ; 1.552      ;
; 1.216 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.252      ; 1.552      ;
; 1.216 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.252      ; 1.552      ;
; 1.291 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.480      ;
; 1.296 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_OE_N       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.411      ;
; 1.359 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.546      ;
; 1.395 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.269      ; 1.768      ;
; 1.396 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[6]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.537      ;
; 1.396 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[5]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.537      ;
; 1.396 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[4]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.537      ;
; 1.396 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[3]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.537      ;
; 1.396 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[2]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.537      ;
; 1.396 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.057      ; 1.537      ;
; 1.400 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[19]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.552      ;
; 1.400 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.552      ;
; 1.400 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.552      ;
; 1.400 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.552      ;
; 1.400 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.552      ;
; 1.400 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.552      ;
; 1.400 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.552      ;
; 1.400 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 1.552      ;
; 1.441 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N       ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.031      ; 1.556      ;
; 1.444 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.633      ;
; 1.447 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.636      ;
; 1.458 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.269      ; 1.831      ;
; 1.462 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.267      ; 1.833      ;
; 1.478 ; VGA_controller:VGA|v_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.268      ; 1.850      ;
; 1.491 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.269      ; 1.864      ;
; 1.510 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.699      ;
; 1.511 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.698      ;
; 1.513 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.702      ;
; 1.514 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.701      ;
; 1.514 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.703      ;
; 1.518 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.705      ;
; 1.519 ; VGA_controller:VGA|v_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.268      ; 1.891      ;
; 1.522 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.711      ;
; 1.524 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.269      ; 1.897      ;
; 1.525 ; VGA_controller:VGA|v_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.714      ;
; 1.525 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.267      ; 1.896      ;
; 1.527 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.269      ; 1.900      ;
; 1.531 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[1]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.684      ;
; 1.531 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[0]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.684      ;
; 1.531 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[4]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.684      ;
; 1.531 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[3]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.684      ;
; 1.531 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[2]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.684      ;
; 1.531 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[8]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.684      ;
; 1.531 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[7]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.684      ;
; 1.531 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|VGA_VAL[6]      ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.684      ;
; 1.534 ; VGA_controller:VGA|v_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.268      ; 1.906      ;
; 1.554 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.269      ; 1.927      ;
; 1.562 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.715      ;
; 1.562 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[1] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.715      ;
; 1.562 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.715      ;
; 1.562 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.715      ;
; 1.562 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[4] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.715      ;
; 1.562 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[6] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.715      ;
; 1.562 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[8] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.715      ;
; 1.562 ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|CYCLE_EVEN                                                                                      ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|AVL_READDATA[7] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.069      ; 1.715      ;
; 1.575 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.762      ;
; 1.575 ; VGA_controller:VGA|h_counter[5]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.762      ;
; 1.576 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.765      ;
; 1.577 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.764      ;
; 1.580 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[11]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.767      ;
; 1.583 ; VGA_controller:VGA|h_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.770      ;
; 1.587 ; VGA_controller:VGA|h_counter[4]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.774      ;
; 1.590 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.269      ; 1.963      ;
; 1.591 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.267      ; 1.962      ;
; 1.594 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.267      ; 1.965      ;
; 1.595 ; VGA_controller:VGA|v_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.268      ; 1.967      ;
; 1.619 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.267      ; 1.990      ;
; 1.619 ; VGA_controller:VGA|v_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.268      ; 1.991      ;
; 1.620 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[1]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 1.796      ;
; 1.620 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.269      ; 1.993      ;
; 1.621 ; VGA_controller:VGA|v_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.269      ; 1.994      ;
; 1.621 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.267      ; 1.992      ;
; 1.621 ; VGA_controller:VGA|v_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[16]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.268      ; 1.993      ;
; 1.623 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.269      ; 1.996      ;
; 1.627 ; VGA_controller:VGA|v_counter[5]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.268      ; 1.999      ;
; 1.631 ; VGA_controller:VGA|v_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.269      ; 2.004      ;
; 1.637 ; ECE385:ECE385_sys|ECE385_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram_multiplexer_avl_translator|wait_latency_counter[1] ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_WE_N       ; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; -1.502     ; 0.319      ;
; 1.637 ; VGA_controller:VGA|h_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.824      ;
; 1.637 ; VGA_controller:VGA|h_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.824      ;
; 1.643 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.830      ;
; 1.645 ; VGA_controller:VGA|v_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.834      ;
; 1.649 ; VGA_controller:VGA|h_counter[0]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[7]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.836      ;
; 1.657 ; VGA_controller:VGA|h_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[18]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.267      ; 2.028      ;
; 1.661 ; VGA_controller:VGA|v_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[15]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.084      ; 1.849      ;
; 1.668 ; VGA_controller:VGA|v_counter[7]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[17]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.268      ; 2.040      ;
; 1.670 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[8]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.857      ;
; 1.672 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.861      ;
; 1.673 ; VGA_controller:VGA|v_counter[1]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.862      ;
; 1.673 ; VGA_controller:VGA|h_counter[6]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[9]    ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.083      ; 1.860      ;
; 1.678 ; VGA_controller:VGA|h_counter[5]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[13]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.267      ; 2.049      ;
; 1.681 ; VGA_controller:VGA|v_counter[2]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.870      ;
; 1.682 ; VGA_controller:VGA|h_counter[8]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[14]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.267      ; 2.053      ;
; 1.682 ; VGA_controller:VGA|v_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[12]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.871      ;
; 1.683 ; VGA_controller:VGA|v_counter[3]                                                                                                                     ; ECE385:ECE385_sys|SRAM_Multiplexer:sram_multiplexer|SRAM_ADDR[10]   ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 0.000        ; 0.085      ; 1.872      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[0]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.688     ; 2.043      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[8]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.688     ; 2.043      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[12]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.688     ; 2.043      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[16]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.688     ; 2.043      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[20]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.688     ; 2.043      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[24]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.688     ; 2.043      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[32]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.688     ; 2.043      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[33]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.688     ; 2.043      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[34]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.688     ; 2.043      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[1]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.680     ; 2.051      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[4]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.680     ; 2.051      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[9]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.680     ; 2.051      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[13]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.680     ; 2.051      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[17]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.680     ; 2.051      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[21]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.680     ; 2.051      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[25]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.680     ; 2.051      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[28]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.680     ; 2.051      ;
; 0.174 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[29]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.680     ; 2.051      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[0]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.674     ; 2.056      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[8]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.674     ; 2.056      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[12]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.674     ; 2.056      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[16]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.674     ; 2.056      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[20]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.674     ; 2.056      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[24]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.674     ; 2.056      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[32]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.674     ; 2.056      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[33]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.674     ; 2.056      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[34]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.674     ; 2.056      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[2]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.685     ; 2.045      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[5]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.685     ; 2.045      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[6]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.685     ; 2.045      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[10]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.685     ; 2.045      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[14]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.685     ; 2.045      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[18]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.685     ; 2.045      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[22]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.685     ; 2.045      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[26]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.685     ; 2.045      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[30]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.685     ; 2.045      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[3]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.676     ; 2.054      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[7]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.676     ; 2.054      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[11]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.676     ; 2.054      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[15]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.676     ; 2.054      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[19]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.676     ; 2.054      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[23]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.676     ; 2.054      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[27]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.676     ; 2.054      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[31]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.676     ; 2.054      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[1]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.672     ; 2.058      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[4]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.672     ; 2.058      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[9]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.672     ; 2.058      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[13]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.672     ; 2.058      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[17]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.672     ; 2.058      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[21]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.672     ; 2.058      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[25]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.672     ; 2.058      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[28]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.672     ; 2.058      ;
; 0.175 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[29]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.672     ; 2.058      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[3]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.682     ; 2.047      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[7]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.682     ; 2.047      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[11]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.682     ; 2.047      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[15]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.682     ; 2.047      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[19]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.682     ; 2.047      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[23]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.682     ; 2.047      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[27]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.682     ; 2.047      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_payload[31]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.682     ; 2.047      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[2]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.678     ; 2.051      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[5]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.678     ; 2.051      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[6]                                                                                  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.678     ; 2.051      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[10]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.678     ; 2.051      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[14]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.678     ; 2.051      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[18]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.678     ; 2.051      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[22]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.678     ; 2.051      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[26]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.678     ; 2.051      ;
; 0.176 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_payload[30]                                                                                 ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.678     ; 2.051      ;
; 0.247 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.837     ; 1.853      ;
; 0.247 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.837     ; 1.853      ;
; 0.247 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[0]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.837     ; 1.853      ;
; 0.247 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[1]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.837     ; 1.853      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[7]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.830     ; 1.859      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[3]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.833     ; 1.856      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[5]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.833     ; 1.856      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[4]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.830     ; 1.859      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.818     ; 1.871      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[3]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.817     ; 1.872      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[7]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.817     ; 1.872      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[1]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.814     ; 1.875      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[0]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.817     ; 1.872      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[5]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.818     ; 1.871      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[4]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.814     ; 1.875      ;
; 0.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[6]     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.818     ; 1.871      ;
; 0.424 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_valid         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.660     ; 1.853      ;
; 0.424 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[1]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.653     ; 1.860      ;
; 0.424 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[2]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.653     ; 1.860      ;
; 0.424 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[5]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.661     ; 1.852      ;
; 0.424 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[6]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.661     ; 1.852      ;
; 0.424 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_rd_ptr_gray[0]                                                                              ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.661     ; 1.852      ;
; 0.424 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.660     ; 1.853      ;
; 0.424 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.660     ; 1.853      ;
; 0.424 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.660     ; 1.853      ;
; 0.425 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.637     ; 1.875      ;
; 0.425 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.637     ; 1.875      ;
; 0.425 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.637     ; 1.875      ;
; 0.425 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[1]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.637     ; 1.875      ;
; 0.425 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[4]      ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 4.000        ; -1.637     ; 1.875      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ENET0_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.060 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.030     ; 1.877      ;
; 2.060 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.030     ; 1.877      ;
; 2.060 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.030     ; 1.877      ;
; 2.060 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; -0.030     ; 1.877      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.243 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.154      ; 1.878      ;
; 2.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.152      ; 1.875      ;
; 2.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.152      ; 1.875      ;
; 2.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.152      ; 1.875      ;
; 2.245 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.152      ; 1.874      ;
; 2.245 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.152      ; 1.874      ;
; 2.245 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.152      ; 1.874      ;
; 2.245 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.152      ; 1.874      ;
; 2.246 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.150      ; 1.871      ;
; 2.246 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.150      ; 1.871      ;
; 2.246 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.150      ; 1.871      ;
; 2.246 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.150      ; 1.871      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.265 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.177      ; 1.879      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
; 2.266 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 4.000        ; 0.174      ; 1.875      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ENET1_RX_CLK'                                                                                                                                                                                                            ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.064 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.080     ; 1.823      ;
; 2.064 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.080     ; 1.823      ;
; 2.064 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.080     ; 1.823      ;
; 2.064 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.080     ; 1.823      ;
; 2.065 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.099     ; 1.803      ;
; 2.065 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.099     ; 1.803      ;
; 2.065 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.099     ; 1.803      ;
; 2.065 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.099     ; 1.803      ;
; 2.065 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.099     ; 1.803      ;
; 2.065 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.099     ; 1.803      ;
; 2.065 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.099     ; 1.803      ;
; 2.065 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.099     ; 1.803      ;
; 2.065 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.099     ; 1.803      ;
; 2.065 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; -0.099     ; 1.803      ;
; 2.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.073      ; 1.796      ;
; 2.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.073      ; 1.796      ;
; 2.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.073      ; 1.796      ;
; 2.244 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.073      ; 1.796      ;
; 2.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.072      ; 1.791      ;
; 2.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.072      ; 1.791      ;
; 2.248 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.072      ; 1.791      ;
; 2.257 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.094      ; 1.804      ;
; 2.257 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.094      ; 1.804      ;
; 2.257 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.094      ; 1.804      ;
; 2.261 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.097      ; 1.803      ;
; 2.261 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.097      ; 1.803      ;
; 2.261 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.097      ; 1.803      ;
; 2.261 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.097      ; 1.803      ;
; 2.261 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.097      ; 1.803      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.100      ; 1.796      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.100      ; 1.796      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.100      ; 1.796      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.102      ; 1.798      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.102      ; 1.798      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.102      ; 1.798      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.102      ; 1.798      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.102      ; 1.798      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.102      ; 1.798      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.102      ; 1.798      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.102      ; 1.798      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.102      ; 1.798      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.100      ; 1.796      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.100      ; 1.796      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.100      ; 1.796      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.100      ; 1.796      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.100      ; 1.796      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.100      ; 1.796      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.104      ; 1.800      ;
; 2.271 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 4.000        ; 0.091      ; 1.787      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[63]|dffs[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[62]|dffs[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[61]|dffs[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[60]|dffs[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[3]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 4.046      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[23]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[22]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[21]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[20]|dffs[2]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 4.045      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.905 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 4.044      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_5bf:auto_generated|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[1]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 4.032      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[59]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[58]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[57]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[56]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[55]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[54]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[53]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[52]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[51]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[50]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[49]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[48]|dffs[0]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.020      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[24]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[25]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[26]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[27]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[28]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[29]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[30]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[31]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[32]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[33]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[34]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_w:the_ECE385_nios2_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[6]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 4.030      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.028      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[47]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[46]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[45]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[44]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[43]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[42]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[41]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[40]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[39]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[38]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[37]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[36]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[35]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 4.035      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[12]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.028      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[11]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.028      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[10]|dffs[4]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.028      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[9]|dffs[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.028      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[8]|dffs[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.028      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]|dffs[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.028      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]|dffs[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.028      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]|dffs[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.028      ;
; 15.906 ; ECE385:ECE385_sys|altera_reset_controller:rst_controller_002|r_sync_rst ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|ECE385_nios2_jtag_uart_scfifo_r:the_ECE385_nios2_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]|dffs[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.028      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.399      ; 1.600      ;
; 48.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.399      ; 1.600      ;
; 49.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.953      ;
; 49.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.953      ;
; 98.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.587      ;
; 98.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.587      ;
; 98.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.587      ;
; 98.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.587      ;
; 98.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.587      ;
; 98.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.587      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.586      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.586      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.586      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.586      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.586      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.586      ;
; 98.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.554      ;
; 98.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.554      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.590      ;
; 98.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.590      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 1.504      ;
; 98.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.445      ;
; 98.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.445      ;
; 98.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 1.445      ;
; 98.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.445      ;
; 98.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.445      ;
; 98.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.445      ;
; 98.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.445      ;
; 98.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.445      ;
; 98.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.445      ;
; 98.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.410      ;
; 98.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.410      ;
; 98.536 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.410      ;
; 98.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.348      ;
; 98.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.348      ;
; 98.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.348      ;
; 98.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.348      ;
; 98.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.348      ;
; 98.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.348      ;
; 98.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.328      ;
; 98.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.328      ;
; 98.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.328      ;
; 98.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.328      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.317      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.317      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.317      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.317      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.317      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.317      ;
; 98.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.317      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.302      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.302      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.302      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.302      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.302      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.302      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.302      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.302      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.302      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.302      ;
; 98.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.302      ;
; 98.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.263      ;
; 98.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.263      ;
; 98.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.263      ;
; 98.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.263      ;
; 98.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.263      ;
; 98.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.179      ;
; 98.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.179      ;
; 98.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.179      ;
; 98.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.179      ;
; 98.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.179      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.133      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.133      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.133      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.133      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.133      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.121      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.121      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.121      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.121      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.121      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.121      ;
; 98.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.121      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.104      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.104      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.104      ;
; 98.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.104      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.690      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.823      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.823      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.823      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.823      ;
; 0.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.871      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.965      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.965      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.965      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.965      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.965      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.965      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.965      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.965      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.986      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.986      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.986      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.986      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.986      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.974      ;
; 0.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.974      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.016      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.016      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.016      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.016      ;
; 0.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.016      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.095      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.095      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.095      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.095      ;
; 0.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.095      ;
; 0.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.125      ;
; 0.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.125      ;
; 0.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.125      ;
; 0.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.125      ;
; 0.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.125      ;
; 0.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.125      ;
; 0.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.125      ;
; 0.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.125      ;
; 0.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.125      ;
; 0.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.125      ;
; 0.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.125      ;
; 1.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.149      ;
; 1.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.149      ;
; 1.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.149      ;
; 1.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.149      ;
; 1.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.149      ;
; 1.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.149      ;
; 1.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.149      ;
; 1.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.146      ;
; 1.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.146      ;
; 1.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.146      ;
; 1.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.146      ;
; 1.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.226      ;
; 1.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.226      ;
; 1.099 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.226      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.015     ; 1.177      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.015     ; 1.177      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.015     ; 1.177      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.015     ; 1.177      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.015     ; 1.177      ;
; 1.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.015     ; 1.177      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.254      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.254      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.254      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.254      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.254      ;
; 1.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:nios2_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.254      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.017     ; 1.267      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.017     ; 1.267      ;
; 1.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.017     ; 1.267      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; ECE385:ECE385_sys|ECE385_nios2_jtag_uart:usb_jtag_uart|alt_jtag_atlantic:ECE385_nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; -0.016     ; 1.301      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.680 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.980      ;
; 0.681 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 0.982      ;
; 0.681 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 0.982      ;
; 0.681 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 0.982      ;
; 0.681 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 0.982      ;
; 0.681 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 0.982      ;
; 0.681 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 0.982      ;
; 0.681 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 0.982      ;
; 0.681 ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4             ; ECE385:ECE385_sys|ECE385_nios2_dma:nios2_dma|ECE385_nios2_dma_chain:the_ECE385_nios2_dma_chain|descriptor_read_which_resides_within_ECE385_nios2_dma:the_descriptor_read_which_resides_within_ECE385_nios2_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.211      ; 0.982      ;
; 0.687 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.982      ;
; 0.687 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.982      ;
; 0.687 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.982      ;
; 0.687 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.982      ;
; 0.687 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.982      ;
; 0.687 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.982      ;
; 0.687 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.982      ;
; 0.687 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth0_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 0.982      ;
; 0.691 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.991      ;
; 0.691 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.991      ;
; 0.691 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.991      ;
; 0.691 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.991      ;
; 0.691 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.991      ;
; 0.691 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.991      ;
; 0.691 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.991      ;
; 0.691 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.991      ;
; 0.691 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.991      ;
; 0.691 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 0.991      ;
; 0.706 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.981      ;
; 0.706 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.981      ;
; 0.706 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.981      ;
; 0.706 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.981      ;
; 0.706 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.981      ;
; 0.706 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.981      ;
; 0.706 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.981      ;
; 0.706 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.981      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 0.992      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 0.992      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 0.992      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 0.992      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 0.992      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 0.992      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 0.992      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 0.992      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 0.992      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 0.992      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.983      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.983      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.983      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.983      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.983      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.983      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.983      ;
; 0.712 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|dffe6 ; ECE385:ECE385_sys|ECE385_eth1_tx_dma:eth1_tx_dma|ECE385_eth1_tx_dma_chain:the_ECE385_eth1_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth1_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth1_tx_dma|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 0.983      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a8  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a9  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a10 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a11 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a12 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.831 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma:eth0_tx_dma|ECE385_eth0_tx_dma_chain:the_ECE385_eth0_tx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_tx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_tx_dma|altshift_taps:desc_assembler_rtl_2|shift_taps_q5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a13 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.142      ;
; 0.856 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.149      ;
; 0.856 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a1  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.149      ;
; 0.856 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a2  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.149      ;
; 0.856 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a3  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.149      ;
; 0.856 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a4  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.149      ;
; 0.856 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a5  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.149      ;
; 0.856 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a6  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.149      ;
; 0.856 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|dffe4 ; ECE385:ECE385_sys|ECE385_eth0_rx_dma:eth1_rx_dma|ECE385_eth0_rx_dma_chain:the_ECE385_eth0_rx_dma_chain|descriptor_read_which_resides_within_ECE385_eth0_rx_dma:the_descriptor_read_which_resides_within_ECE385_eth0_rx_dma|altshift_taps:desc_assembler_rtl_0|shift_taps_f4n:auto_generated|altsyncram_uua1:altsyncram2|ram_block5a7  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.149      ;
; 1.327 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_stop1                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.282      ; 1.693      ;
; 1.327 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|i2c_counter[9]                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.282      ; 1.693      ;
; 1.327 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|state.b_end                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.282      ; 1.693      ;
; 1.580 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|dack0                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.666      ;
; 1.580 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|dack1                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.666      ;
; 1.580 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|bck0                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.666      ;
; 1.580 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|bck1                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.666      ;
; 1.580 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[0]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.666      ;
; 1.580 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[1]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.666      ;
; 1.580 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[2]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.666      ;
; 1.580 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[3]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.666      ;
; 1.580 ; RESET~_Duplicate_2                                                                                                                                                                                                                                                                                ; wm8731:wm8731_inst|Bcount[4]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.666      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ENET0_RX_CLK'                                                                                                                                                                                                             ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.309      ; 1.725      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.292 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.306      ; 1.722      ;
; 1.293 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.305      ; 1.722      ;
; 1.293 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.305      ; 1.722      ;
; 1.293 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.305      ; 1.722      ;
; 1.293 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.305      ; 1.722      ;
; 1.293 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.305      ; 1.722      ;
; 1.293 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.305      ; 1.722      ;
; 1.293 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.305      ; 1.722      ;
; 1.293 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.305      ; 1.722      ;
; 1.316 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.283      ; 1.723      ;
; 1.316 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.283      ; 1.723      ;
; 1.316 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.283      ; 1.723      ;
; 1.316 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.283      ; 1.723      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.284      ; 1.725      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.283      ; 1.724      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.280      ; 1.721      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.280      ; 1.721      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.283      ; 1.724      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.280      ; 1.721      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.280      ; 1.721      ;
; 1.317 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.283      ; 1.724      ;
; 1.507 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.093      ; 1.724      ;
; 1.507 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.093      ; 1.724      ;
; 1.507 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.093      ; 1.724      ;
; 1.507 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET0_RX_CLK ; 0.000        ; 0.093      ; 1.724      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ENET1_RX_CLK'                                                                                                                                                                                                             ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[1]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[2]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[0]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[4]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[5]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[6]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[7]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[8]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[9]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[10]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|full                                                                                            ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.296 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr[3]                                                                                    ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.233      ; 1.653      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.228      ; 1.649      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.228      ; 1.649      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.228      ; 1.649      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.230      ; 1.651      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.230      ; 1.651      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1] ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.230      ; 1.651      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.230      ; 1.651      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.230      ; 1.651      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.230      ; 1.651      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.230      ; 1.651      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.230      ; 1.651      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.230      ; 1.651      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.228      ; 1.649      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.228      ; 1.649      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.228      ; 1.649      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.228      ; 1.649      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.228      ; 1.649      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.228      ; 1.649      ;
; 1.297 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[1]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.219      ; 1.640      ;
; 1.306 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.225      ; 1.655      ;
; 1.306 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.225      ; 1.655      ;
; 1.306 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.225      ; 1.655      ;
; 1.306 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.225      ; 1.655      ;
; 1.306 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.225      ; 1.655      ;
; 1.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[5]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.222      ; 1.656      ;
; 1.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[4]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.222      ; 1.656      ;
; 1.310 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[6]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.222      ; 1.656      ;
; 1.321 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[3]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.199      ; 1.644      ;
; 1.321 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[0]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.199      ; 1.644      ;
; 1.321 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[2]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.199      ; 1.644      ;
; 1.324 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[10]                                                                              ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.201      ; 1.649      ;
; 1.324 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[7]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.201      ; 1.649      ;
; 1.324 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[9]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.201      ; 1.649      ;
; 1.324 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|in_wr_ptr_gray[8]                                                                               ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.201      ; 1.649      ;
; 1.510 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[3]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 1.674      ;
; 1.510 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[2]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 1.674      ;
; 1.510 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 1.674      ;
; 1.510 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH1|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                                                   ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.040      ; 1.674      ;
; 1.510 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 1.655      ;
; 1.510 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 1.655      ;
; 1.510 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 1.655      ;
; 1.510 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 1.655      ;
; 1.510 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 1.655      ;
; 1.510 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 1.655      ;
; 1.510 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 1.655      ;
; 1.510 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 1.655      ;
; 1.510 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 1.655      ;
; 1.510 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_rx_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; CLOCK_50     ; ENET1_RX_CLK ; 0.000        ; 0.021      ; 1.655      ;
+-------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ECE385_sys|nios2_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                               ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 2.823 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.712      ;
; 2.823 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.712      ;
; 2.823 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.712      ;
; 2.823 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.712      ;
; 2.823 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.712      ;
; 2.823 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.712      ;
; 2.823 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.712      ;
; 2.823 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.712      ;
; 2.823 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.712      ;
; 2.827 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[2]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.307     ; 1.704      ;
; 2.827 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_data[6]       ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.307     ; 1.704      ;
; 2.829 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|out_valid                                                                                         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.304     ; 1.709      ;
; 2.829 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_valid                                                                                         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.296     ; 1.717      ;
; 2.829 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_endofpacket   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.294     ; 1.719      ;
; 2.829 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|out_valid         ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.294     ; 1.719      ;
; 2.830 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.311     ; 1.703      ;
; 2.830 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.311     ; 1.703      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.301     ; 1.716      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.301     ; 1.716      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.301     ; 1.716      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.722      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.722      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.722      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.722      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.722      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.722      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.722      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.722      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.722      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.301     ; 1.716      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.301     ; 1.716      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.301     ; 1.716      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.301     ; 1.716      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.301     ; 1.716      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.301     ; 1.716      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[1] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.300     ; 1.717      ;
; 2.833 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth1_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|state_register[0] ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.300     ; 1.717      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.308     ; 1.710      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth0_tx_fifo|empty                                                                                             ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.309     ; 1.709      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[9].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|din_s1   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[0]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[10].u|dreg[1]  ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.295     ; 1.723      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1    ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.304     ; 1.714      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.304     ; 1.714      ;
; 2.834 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]   ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.304     ; 1.714      ;
; 2.836 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[9]                                                                                ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.300     ; 1.720      ;
; 2.836 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[7]                                                                                ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.300     ; 1.720      ;
; 2.836 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[8]                                                                                ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.300     ; 1.720      ;
; 2.836 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr_gray[10]                                                                               ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.300     ; 1.720      ;
; 2.838 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.324     ; 1.698      ;
; 2.838 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.324     ; 1.698      ;
; 2.838 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.324     ; 1.698      ;
; 2.838 ; RESET~_Duplicate_2 ; eth_mac_1g_rgmii:ETH0|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.324     ; 1.698      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[2]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[6]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data2[6]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[6]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[3]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[3]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[3]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[5]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data3[5]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.838 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data0[5]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.316     ; 1.706      ;
; 2.842 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|ECE385_eth0_tx_dma_buffer:eth0_tx_dma_buffer|ECE385_eth0_tx_dma_buffer_data_format_adapter_0:data_format_adapter_0|a_data1[6]        ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.322     ; 1.704      ;
; 2.844 ; RESET~_Duplicate_2 ; ECE385:ECE385_sys|altera_avalon_dc_fifo:eth1_tx_fifo|out_rd_ptr[4]                                                                                     ; CLOCK_50     ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 0.000        ; -1.311     ; 1.717      ;
+-------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.084
Worst Case Available Settling Time: 13.501 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+---------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; -8.511   ; 0.031 ; -3.100   ; 0.565   ; 3.379               ;
;  CLOCK2_50                            ; N/A      ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                            ; N/A      ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                             ; 0.239    ; 0.031 ; 12.574   ; 0.680   ; 9.198               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -8.511   ; 0.173 ; -3.100   ; 2.823   ; 3.686               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; -5.326   ; 0.191 ; N/A      ; N/A     ; 4.688               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 8.113    ; 0.182 ; N/A      ; N/A     ; 19.692              ;
;  ENET0_RX_CLK                         ; 1.156    ; 0.138 ; 0.289    ; 1.292   ; 3.379               ;
;  ENET0_TX_CLK                         ; N/A      ; N/A   ; N/A      ; N/A     ; 4.000               ;
;  ENET1_RX_CLK                         ; 1.124    ; 0.182 ; 0.291    ; 1.296   ; 3.380               ;
;  ENET1_TX_CLK                         ; N/A      ; N/A   ; N/A      ; N/A     ; 4.000               ;
;  altera_reserved_tck                  ; 45.100   ; 0.180 ; 47.129   ; 0.565   ; 49.300              ;
; Design-wide TNS                       ; -169.966 ; 0.0   ; -756.759 ; 0.0     ; 0.0                 ;
;  CLOCK2_50                            ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                            ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                             ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; -129.082 ; 0.000 ; -756.759 ; 0.000   ; 0.000               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; -40.884  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ENET0_RX_CLK                         ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ENET0_TX_CLK                         ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ENET1_RX_CLK                         ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ENET1_TX_CLK                         ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                  ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 2599       ; 0          ; 71       ; 6        ;
; CLOCK_50                             ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; CLOCK_50                             ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                             ; CLOCK_50                             ; 4144069    ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; CLOCK_50                             ; 22         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50                             ; 1          ; 1          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50                             ; 54         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; CLOCK_50                             ; 11042113   ; 0          ; 0        ; 0        ;
; ENET0_RX_CLK                         ; CLOCK_50                             ; 11         ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; CLOCK_50                             ; 11         ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 82         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 12120      ; 10         ; 0        ; 0        ;
; ENET0_RX_CLK                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 1          ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 1          ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 220611     ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 55         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 9940756    ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 23         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 2297       ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ENET0_RX_CLK                         ; 11         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET0_RX_CLK                         ; 1          ; 0          ; 0        ; 0        ;
; ENET0_RX_CLK                         ; ENET0_RX_CLK                         ; 2044       ; 5          ; 5        ; 0        ;
; CLOCK_50                             ; ENET1_RX_CLK                         ; 11         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET1_RX_CLK                         ; 1          ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; ENET1_RX_CLK                         ; 2020       ; 5          ; 5        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 2599       ; 0          ; 71       ; 6        ;
; CLOCK_50                             ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; CLOCK_50                             ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                             ; CLOCK_50                             ; 4144069    ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; CLOCK_50                             ; 22         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; CLOCK_50                             ; 1          ; 1          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; CLOCK_50                             ; 54         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; CLOCK_50                             ; 11042113   ; 0          ; 0        ; 0        ;
; ENET0_RX_CLK                         ; CLOCK_50                             ; 11         ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; CLOCK_50                             ; 11         ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 82         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 12120      ; 10         ; 0        ; 0        ;
; ENET0_RX_CLK                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 1          ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 1          ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 220611     ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 55         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; 9940756    ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 23         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; 2297       ; 0          ; 0        ; 0        ;
; CLOCK_50                             ; ENET0_RX_CLK                         ; 11         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET0_RX_CLK                         ; 1          ; 0          ; 0        ; 0        ;
; ENET0_RX_CLK                         ; ENET0_RX_CLK                         ; 2044       ; 5          ; 5        ; 0        ;
; CLOCK_50                             ; ENET1_RX_CLK                         ; 11         ; 0          ; 0        ; 0        ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; ENET1_RX_CLK                         ; 1          ; 0          ; 0        ; 0        ;
; ENET1_RX_CLK                         ; ENET1_RX_CLK                         ; 2020       ; 5          ; 5        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                     ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                  ; 117      ; 0        ; 4        ; 0        ;
; CLOCK_50            ; CLOCK_50                             ; 9474     ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 284      ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ENET0_RX_CLK                         ; 60       ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ENET1_RX_CLK                         ; 60       ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                      ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                  ; 117      ; 0        ; 4        ; 0        ;
; CLOCK_50            ; CLOCK_50                             ; 9474     ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; 284      ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ENET0_RX_CLK                         ; 60       ; 0        ; 0        ; 0        ;
; CLOCK_50            ; ENET1_RX_CLK                         ; 60       ; 0        ; 0        ; 0        ;
+---------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 323   ; 323  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                   ;
+-----------------------------------------------------+--------------------------------------+-----------+---------------+
; Target                                              ; Clock                                ; Type      ; Status        ;
+-----------------------------------------------------+--------------------------------------+-----------+---------------+
; CLOCK2_50                                           ; CLOCK2_50                            ; Base      ; Constrained   ;
; CLOCK3_50                                           ; CLOCK3_50                            ; Base      ; Constrained   ;
; CLOCK_50                                            ; CLOCK_50                             ; Base      ; Constrained   ;
; ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] ;                                      ; Base      ; Unconstrained ;
; ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] ;                                      ; Base      ; Unconstrained ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[0]                ; ECE385_sys|nios2_pll|sd1|pll7|clk[0] ; Generated ; Constrained   ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[1]                ; ECE385_sys|nios2_pll|sd1|pll7|clk[1] ; Generated ; Constrained   ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[2]                ; ECE385_sys|nios2_pll|sd1|pll7|clk[2] ; Generated ; Constrained   ;
; ECE385_sys|nios2_pll|sd1|pll7|clk[3]                ; ECE385_sys|nios2_pll|sd1|pll7|clk[3] ; Generated ; Constrained   ;
; ENET0_RX_CLK                                        ; ENET0_RX_CLK                         ; Base      ; Constrained   ;
; ENET0_TX_CLK                                        ; ENET0_TX_CLK                         ; Base      ; Constrained   ;
; ENET1_RX_CLK                                        ; ENET1_RX_CLK                         ; Base      ; Constrained   ;
; ENET1_TX_CLK                                        ; ENET1_TX_CLK                         ; Base      ; Constrained   ;
; altera_reserved_tck                                 ; altera_reserved_tck                  ; Base      ; Constrained   ;
; wm8731:wm8731_inst|i2c_counter[9]                   ;                                      ; Base      ; Unconstrained ;
+-----------------------------------------------------+--------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDIO  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_GTX_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDC     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDIO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_GTX_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDC     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDIO  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_GTX_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDC     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET0_MDIO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_GTX_CLK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDC     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ENET1_MDIO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Jul 05 11:56:47 2023
Info: Command: quartus_sta ECE385 -c ECE385
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../ip/qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../ip/qsys/synthesis/submodules/ECE385_usb_nios2_cpu_cpu.sdc'
Info (332104): Reading SDC File: '../ip/qsys/synthesis/submodules/ECE385_nios2_cpu_cpu.sdc'
Info (332104): Reading SDC File: '../ip/qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'ECE385.sdc'
Warning (332174): Ignored filter at ECE385.sdc(16): ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] could not be matched with a port File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 16
Warning (332049): Ignored create_clock at ECE385.sdc(16): Argument <targets> is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 16
    Info (332050): create_clock -period 400.000ns [get_ports ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 16
Warning (332174): Ignored filter at ECE385.sdc(17): ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] could not be matched with a port File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 17
Warning (332049): Ignored create_clock at ECE385.sdc(17): Argument <targets> is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 17
    Info (332050): create_clock -period 400.000ns [get_ports ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 17
Warning (332174): Ignored filter at ECE385.sdc(18): wm8731:wm8731_inst|flag1 could not be matched with a port File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 18
Warning (332049): Ignored create_clock at ECE385.sdc(18): Argument <targets> is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 18
    Info (332050): create_clock -period 20833.33ns [get_ports wm8731:wm8731_inst|flag1] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 18
Warning (332174): Ignored filter at ECE385.sdc(19): wm8731:wm8731_inst|i2c_counter[9] could not be matched with a port File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 19
Warning (332049): Ignored create_clock at ECE385.sdc(19): Argument <targets> is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 19
    Info (332050): create_clock -period 1000.000ns [get_ports wm8731:wm8731_inst|i2c_counter[9]] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 19
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[0]} {ECE385_sys|nios2_pll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[1]} {ECE385_sys|nios2_pll|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[2]} {ECE385_sys|nios2_pll|sd1|pll7|clk[2]}
    Info (332110): create_generated_clock -source {ECE385_sys|nios2_pll|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {ECE385_sys|nios2_pll|sd1|pll7|clk[3]} {ECE385_sys|nios2_pll|sd1|pll7|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at ECE385.sdc(222): wm8731:wm8731_inst|flag1 could not be matched with a clock File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 222
Warning (332049): Ignored set_input_delay at ECE385.sdc(222): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 222
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_ADCDAT}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 222
Warning (332049): Ignored set_input_delay at ECE385.sdc(223): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 223
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_ADCDAT}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 223
Warning (332049): Ignored set_input_delay at ECE385.sdc(224): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 224
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_ADCLRCK}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 224
Warning (332049): Ignored set_input_delay at ECE385.sdc(225): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 225
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_ADCLRCK}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 225
Warning (332049): Ignored set_input_delay at ECE385.sdc(226): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 226
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_BCLK}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 226
Warning (332049): Ignored set_input_delay at ECE385.sdc(227): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 227
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_BCLK}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 227
Warning (332049): Ignored set_input_delay at ECE385.sdc(228): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 228
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|flag1}]  3.000 [get_ports {AUD_DACLRCK}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 228
Warning (332049): Ignored set_input_delay at ECE385.sdc(229): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 229
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_DACLRCK}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 229
Warning (332174): Ignored filter at ECE385.sdc(231): wm8731:wm8731_inst|i2c_counter[9] could not be matched with a clock File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 231
Warning (332049): Ignored set_input_delay at ECE385.sdc(231): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 231
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  3.000 [get_ports {I2C_SDAT}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 231
Warning (332049): Ignored set_input_delay at ECE385.sdc(232): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 232
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  2.000 [get_ports {I2C_SDAT}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 232
Warning (332174): Ignored filter at ECE385.sdc(241): ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] could not be matched with a clock File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 241
Warning (332049): Ignored set_input_delay at ECE385.sdc(241): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 241
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  3.000 [get_ports {ENET0_MDIO}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 241
Warning (332049): Ignored set_input_delay at ECE385.sdc(242): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 242
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  2.000 [get_ports {ENET0_MDIO}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 242
Warning (332174): Ignored filter at ECE385.sdc(254): ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] could not be matched with a clock File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 254
Warning (332049): Ignored set_input_delay at ECE385.sdc(254): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 254
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  3.000 [get_ports {ENET1_MDIO}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 254
Warning (332049): Ignored set_input_delay at ECE385.sdc(255): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 255
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  2.000 [get_ports {ENET1_MDIO}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 255
Warning (332049): Ignored set_output_delay at ECE385.sdc(378): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 378
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_ADCLRCK}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 378
Warning (332049): Ignored set_output_delay at ECE385.sdc(379): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 379
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_BCLK}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 379
Warning (332049): Ignored set_output_delay at ECE385.sdc(380): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 380
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_DACDAT}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 380
Warning (332049): Ignored set_output_delay at ECE385.sdc(381): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 381
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_DACLRCK}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 381
Warning (332049): Ignored set_output_delay at ECE385.sdc(382): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 382
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|flag1}]  2.000 [get_ports {AUD_XCK}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 382
Warning (332049): Ignored set_output_delay at ECE385.sdc(384): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 384
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  2.000 [get_ports {I2C_SCLK}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 384
Warning (332049): Ignored set_output_delay at ECE385.sdc(385): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 385
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {wm8731:wm8731_inst|i2c_counter[9]}]  2.000 [get_ports {I2C_SDAT}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 385
Warning (332049): Ignored set_output_delay at ECE385.sdc(387): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 387
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  2.000 [get_ports {ENET0_MDC}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 387
Warning (332049): Ignored set_output_delay at ECE385.sdc(388): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 388
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]}]  2.000 [get_ports {ENET0_MDIO}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 388
Warning (332049): Ignored set_output_delay at ECE385.sdc(396): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 396
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  2.000 [get_ports {ENET1_MDC}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 396
Warning (332049): Ignored set_output_delay at ECE385.sdc(397): Argument -clock is an empty collection File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 397
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]}]  2.000 [get_ports {ENET1_MDIO}] File: C:/Users/ppqpp/Desktop/vga_wars/prj/ECE385.sdc Line: 397
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[7] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[7] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]
Warning (332060): Node: wm8731:wm8731_inst|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register wm8731:wm8731_inst|word_count[2] is being clocked by wm8731:wm8731_inst|i2c_counter[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.511
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.511            -129.082 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):    -5.326             -40.884 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):     0.239               0.000 CLOCK_50 
    Info (332119):     1.163               0.000 ENET1_RX_CLK 
    Info (332119):     1.192               0.000 ENET0_RX_CLK 
    Info (332119):     8.113               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    45.100               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 CLOCK_50 
    Info (332119):     0.340               0.000 ENET0_RX_CLK 
    Info (332119):     0.386               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.403               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):     0.403               0.000 ENET1_RX_CLK 
    Info (332119):     0.409               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is -3.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.100            -756.759 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.289               0.000 ENET0_RX_CLK 
    Info (332119):     0.291               0.000 ENET1_RX_CLK 
    Info (332119):    12.574               0.000 CLOCK_50 
    Info (332119):    47.129               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.222               0.000 altera_reserved_tck 
    Info (332119):     1.413               0.000 CLOCK_50 
    Info (332119):     2.588               0.000 ENET0_RX_CLK 
    Info (332119):     2.592               0.000 ENET1_RX_CLK 
    Info (332119):     5.310               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.636               0.000 ENET0_RX_CLK 
    Info (332119):     3.636               0.000 ENET1_RX_CLK 
    Info (332119):     3.694               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     4.000               0.000 ENET0_TX_CLK 
    Info (332119):     4.000               0.000 ENET1_TX_CLK 
    Info (332119):     4.697               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):     9.413               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.708               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    49.549               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.084
    Info (332114): Worst Case Available Settling Time: 11.070 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[7] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[7] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]
Warning (332060): Node: wm8731:wm8731_inst|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register wm8731:wm8731_inst|word_count[2] is being clocked by wm8731:wm8731_inst|i2c_counter[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.232             -92.493 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):    -3.931             -28.364 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):     0.279               0.000 CLOCK_50 
    Info (332119):     1.155               0.000 ENET1_RX_CLK 
    Info (332119):     1.187               0.000 ENET0_RX_CLK 
    Info (332119):     9.248               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    45.606               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.146               0.000 CLOCK_50 
    Info (332119):     0.337               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.351               0.000 ENET0_RX_CLK 
    Info (332119):     0.354               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
    Info (332119):     0.355               0.000 ENET1_RX_CLK 
    Info (332119):     0.367               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is -2.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.302            -542.752 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.666               0.000 ENET0_RX_CLK 
    Info (332119):     0.667               0.000 ENET1_RX_CLK 
    Info (332119):    13.351               0.000 CLOCK_50 
    Info (332119):    47.501               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.127               0.000 altera_reserved_tck 
    Info (332119):     1.277               0.000 CLOCK_50 
    Info (332119):     2.279               0.000 ENET0_RX_CLK 
    Info (332119):     2.283               0.000 ENET1_RX_CLK 
    Info (332119):     4.650               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.652               0.000 ENET0_RX_CLK 
    Info (332119):     3.652               0.000 ENET1_RX_CLK 
    Info (332119):     3.686               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     4.000               0.000 ENET0_TX_CLK 
    Info (332119):     4.000               0.000 ENET1_TX_CLK 
    Info (332119):     4.688               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):     9.438               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.692               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    49.478               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.084
    Info (332114): Worst Case Available Settling Time: 11.429 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth0_mdio|avalon_slave_readdata[7] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth0_mdio|counter[1]
Warning (332060): Node: ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ECE385:ECE385_sys|lantian_mdio:eth1_mdio|avalon_slave_readdata[7] is being clocked by ECE385:ECE385_sys|lantian_mdio:eth1_mdio|counter[1]
Warning (332060): Node: wm8731:wm8731_inst|i2c_counter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register wm8731:wm8731_inst|word_count[2] is being clocked by wm8731:wm8731_inst|i2c_counter[9]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.785             -28.070 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.643               0.000 CLOCK_50 
    Info (332119):     1.124               0.000 ENET1_RX_CLK 
    Info (332119):     1.156               0.000 ENET0_RX_CLK 
    Info (332119):     2.546               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):    13.420               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    47.877               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.031               0.000 CLOCK_50 
    Info (332119):     0.138               0.000 ENET0_RX_CLK 
    Info (332119):     0.173               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     0.180               0.000 altera_reserved_tck 
    Info (332119):     0.182               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):     0.182               0.000 ENET1_RX_CLK 
    Info (332119):     0.191               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
Info (332146): Worst-case recovery slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     2.060               0.000 ENET0_RX_CLK 
    Info (332119):     2.064               0.000 ENET1_RX_CLK 
    Info (332119):    15.905               0.000 CLOCK_50 
    Info (332119):    48.786               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.565               0.000 altera_reserved_tck 
    Info (332119):     0.680               0.000 CLOCK_50 
    Info (332119):     1.292               0.000 ENET0_RX_CLK 
    Info (332119):     1.296               0.000 ENET1_RX_CLK 
    Info (332119):     2.823               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.379               0.000 ENET0_RX_CLK 
    Info (332119):     3.380               0.000 ENET1_RX_CLK 
    Info (332119):     3.753               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[0] 
    Info (332119):     4.000               0.000 ENET0_TX_CLK 
    Info (332119):     4.000               0.000 ENET1_TX_CLK 
    Info (332119):     4.779               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[2] 
    Info (332119):     9.198               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.779               0.000 ECE385_sys|nios2_pll|sd1|pll7|clk[3] 
    Info (332119):    49.300               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.084
    Info (332114): Worst Case Available Settling Time: 13.501 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 5378 megabytes
    Info: Processing ended: Wed Jul 05 11:57:10 2023
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:23


