# do multiplier_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/bc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bc
# -- Compiling architecture estrutura of bc
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/registrador_r.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity registrador_r
# -- Compiling architecture estrutura of registrador_r
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/registrador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity registrador
# -- Compiling architecture estrutura of registrador
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/mux2para1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2para1
# -- Compiling architecture comportamento of mux2para1
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/igualazero.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity igualazero
# -- Compiling architecture estrutura of igualazero
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/somadorsubtrator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity somadorsubtrator
# -- Compiling architecture estrutura of somadorsubtrator
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/multiplier.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier
# -- Compiling architecture estrutura of multiplier
# vcom -93 -work work {/home/kuru/UFSC/SD/QuartusProjects/TP/bo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bo
# -- Compiling architecture estrutura of bo
# 
vcom -reportprogress 300 -work work /home/kuru/UFSC/SD/QuartusProjects/TP/multiplier_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb of multiplier_tb
# -- Loading entity multiplier
vcom -reportprogress 300 -work work /home/kuru/UFSC/SD/QuartusProjects/TP/multiplier_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb of multiplier_tb
# -- Loading entity multiplier
vsim work.multiplier_tb
# vsim work.multiplier_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.multiplier_tb(tb)
# Loading work.multiplier(estrutura)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.bo(estrutura)
# Loading work.mux2para1(comportamento)
# Loading work.registrador_r(estrutura)
# Loading work.registrador(estrutura)
# Loading work.somadorsubtrator(estrutura)
# Loading work.igualazero(estrutura)
# Loading work.bc(estrutura)
add wave -position insertpoint  \
sim:/multiplier_tb/UUT/four_bit/Az \
sim:/multiplier_tb/UUT/four_bit/Bz \
sim:/multiplier_tb/UUT/four_bit/CA \
sim:/multiplier_tb/UUT/four_bit/CP \
sim:/multiplier_tb/UUT/four_bit/clk \
sim:/multiplier_tb/UUT/four_bit/conteudoA \
sim:/multiplier_tb/UUT/four_bit/conteudoB \
sim:/multiplier_tb/UUT/four_bit/dec \
sim:/multiplier_tb/UUT/four_bit/entA \
sim:/multiplier_tb/UUT/four_bit/entB \
sim:/multiplier_tb/UUT/four_bit/ini \
sim:/multiplier_tb/UUT/four_bit/saida \
sim:/multiplier_tb/UUT/four_bit/saimux1 \
sim:/multiplier_tb/UUT/four_bit/saimux2 \
sim:/multiplier_tb/UUT/four_bit/saimux3 \
sim:/multiplier_tb/UUT/four_bit/sairegA \
sim:/multiplier_tb/UUT/four_bit/sairegB \
sim:/multiplier_tb/UUT/four_bit/sairegP \
sim:/multiplier_tb/UUT/four_bit/saisomasub
add wave -position insertpoint  \
sim:/multiplier_tb/UUT/bloco_controle/state
run 700 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/UUT/four_bit/geraBz
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/UUT/four_bit/geraAz
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/UUT/four_bit/somasub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/UUT/four_bit/somasub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /multiplier_tb/UUT/four_bit/somasub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/UUT/four_bit/somasub
add wave -position insertpoint  \
sim:/multiplier_tb/UUT/Az \
sim:/multiplier_tb/UUT/Bz \
sim:/multiplier_tb/UUT/CA \
sim:/multiplier_tb/UUT/CP \
sim:/multiplier_tb/UUT/a \
sim:/multiplier_tb/UUT/b \
sim:/multiplier_tb/UUT/clk \
sim:/multiplier_tb/UUT/dec \
sim:/multiplier_tb/UUT/ini \
sim:/multiplier_tb/UUT/inicio \
sim:/multiplier_tb/UUT/n \
sim:/multiplier_tb/UUT/pronto \
sim:/multiplier_tb/UUT/reset \
sim:/multiplier_tb/UUT/saida
vcom -work work -O0 /home/kuru/UFSC/SD/QuartusProjects/TP/multiplier_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity multiplier_tb
# -- Compiling architecture tb of multiplier_tb
# -- Loading entity multiplier
vsim work.multiplier_tb
# vsim work.multiplier_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.multiplier_tb(tb)
# Loading work.multiplier(estrutura)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.bo(estrutura)
# Loading work.mux2para1(comportamento)
# Loading work.registrador_r(estrutura)
# Loading work.registrador(estrutura)
# Loading work.somadorsubtrator(estrutura)
# Loading work.igualazero(estrutura)
# Loading work.bc(estrutura)
add wave -position insertpoint  \
sim:/multiplier_tb/UUT/Az \
sim:/multiplier_tb/UUT/Bz \
sim:/multiplier_tb/UUT/CA \
sim:/multiplier_tb/UUT/CP \
sim:/multiplier_tb/UUT/a \
sim:/multiplier_tb/UUT/b \
sim:/multiplier_tb/UUT/clk \
sim:/multiplier_tb/UUT/dec \
sim:/multiplier_tb/UUT/ini \
sim:/multiplier_tb/UUT/inicio \
sim:/multiplier_tb/UUT/n \
sim:/multiplier_tb/UUT/pronto \
sim:/multiplier_tb/UUT/reset \
sim:/multiplier_tb/UUT/saida
run 700 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/UUT/four_bit/geraBz
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/UUT/four_bit/geraAz
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/UUT/four_bit/somasub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /multiplier_tb/UUT/four_bit/somasub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /multiplier_tb/UUT/four_bit/somasub
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /multiplier_tb/UUT/four_bit/somasub
