Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Mar 30 09:54:02 2021
| Host         : 350D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z045
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   217 |
|    Minimum number of control sets                        |   217 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   591 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   217 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    53 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     4 |
| >= 16              |   103 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2885 |         1124 |
| No           | No                    | Yes                    |              85 |           36 |
| No           | Yes                   | No                     |             344 |          130 |
| Yes          | No                    | No                     |            2875 |         1120 |
| Yes          | No                    | Yes                    |             516 |          133 |
| Yes          | Yes                   | No                     |             424 |          136 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                                |                                                                          Enable Signal                                                                         |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_130                                         |                                                                                                                                                                |                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            |                                                                                                                                                                | design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                1 |              2 |         2.00 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            |                                                                                                                                                                | design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                1 |              2 |         2.00 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            |                                                                                                                                                                | design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                1 |              2 |         2.00 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            |                                                                                                                                                                | design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                1 |              2 |         2.00 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            |                                                                                                                                                                | design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            |                                                                                                                                                                | design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg                                                                                   | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg                                                                                   | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg                                                                                   | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_done_reg                                                                                   | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg                                                                                   | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_done_reg                                                                                   | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_i_2_n_0                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_buf                     |                                                                                                                                                                | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/quadrature_decoder_0/U0/position_signal[3]_i_2_n_0                                                                                                  | design_1_i/quadrature_decoder_0/U0/position_signal[3]_i_1_n_0                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/RST0                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_i_2_n_0                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST0                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/drp_start_ctrl/drp_start_reg_i_2_n_0                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                    | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/state_count[4]_i_1_n_0                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr[2]_i_1_n_0                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/counter                                                                                                     | design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/counter[5]_i_1_n_0                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                    | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/state_count[4]_i_1_n_0                                         |                2 |              4 |         2.00 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_buf                     |                                                                                                                                                                | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr[2]_i_1_n_0                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST0                                                           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr[2]_i_1_n_0                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                    | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/state_count[4]_i_1_n_0                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                    | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/state_count[4]_i_1_n_0                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/RST0                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/drp_start_ctrl/drp_start_reg_i_2_n_0                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/drp_start_ctrl/drp_start_reg_i_2_n_0                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/RST0                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/drp_start_ctrl/drp_start_reg_i_2_n_0                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/RST0                                                           |                1 |              4 |         4.00 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_buf                     |                                                                                                                                                                | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                1 |              4 |         4.00 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_buf                     |                                                                                                                                                                | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                    | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/state_count[4]_i_1_n_0                                         |                1 |              4 |         4.00 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_buf                     |                                                                                                                                                                | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr[2]_i_1_n_0                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr[2]_i_1_n_0                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr[2]_i_1_n_0                                            |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                    | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/state_count[4]_i_1_n_0                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/neqOp                                                                                |                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_buf                     |                                                                                                                                                                | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/counter[4]_i_2__0_n_0                                                                | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/counter[4]_i_1_n_0                                        |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/spi3_WICSC_top_0/U0/spi4_master/clk_toggles0                                                                                                        | design_1_i/spi3_WICSC_top_0/U0/spi4_master/clk_ratio[31]_i_1_n_0                                                                    |                2 |              6 |         3.00 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/SRDY                                                                                      | design_1_i/fpga_dig_top_2/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                          | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DADDR[6]_i_1_n_0                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                          | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DADDR[6]_i_1_n_0                                               |                2 |              7 |         3.50 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/SRDY                                                                                      | design_1_i/fpga_dig_top_1/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                          | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DADDR[6]_i_1_n_0                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                          | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DADDR[6]_i_1_n_0                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/spi3_WICSC_top_0/U0/spi4_master/reset_n_0                                                                                |                4 |              7 |         1.75 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/SRDY                                                                                      | design_1_i/fpga_dig_top_0/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                          | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DADDR[6]_i_1_n_0                                               |                2 |              7 |         3.50 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/SRDY                                                                                      | design_1_i/fpga_dig_top_0/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                          | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DADDR[6]_i_1_n_0                                               |                2 |              7 |         3.50 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/SRDY                                                                                      | design_1_i/fpga_dig_top_2/U0/iser_top2/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                3 |              7 |         2.33 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/SRDY                                                                                      | design_1_i/fpga_dig_top_1/U0/iser_top1/iser_fco_strobe/fco_strobe_reg_i_2_n_0                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[31]_i_1_n_0                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/spi3_WICSC_top_0/U0/spi4_master/rx_buffer0                                                                                                          |                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/spi3_WICSC_top_0/U0/spi4_master/rx_data[7]_i_1_n_0                                                                                                  | design_1_i/spi3_WICSC_top_0/U0/spi4_master/reset_n_0                                                                                |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                   | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 |                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 |                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/output_counter                                                                       | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out[35][13]_i_1_n_0                                   |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 |                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 |                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 |                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/rom_addr0                                                                                 |                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                     |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                     |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_130                                         | design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/counter[0]_i_1__0_n_0                                                                             |                                                                                                                                     |                4 |             14 |         3.50 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/dco_buf                     | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0                                                                                  | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI[15]_i_1_n_0                                                                            |                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/drp_ref_count0                                                                                   | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count0                                                                                   | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI[15]_i_1_n_0                                                                            |                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/dco_buf                     | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0                                                                                  | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count0                                                                                   | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI[15]_i_1_n_0                                                                            |                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/drp_ref_count0                                                                                   | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/mmcm_drp_inst/DI[15]_i_1_n_0                                                                            |                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/quadrature_decoder_0/U0/debounce_cnt                                                                                                                | design_1_i/quadrature_decoder_0/U0/debounce_cnt0                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/dco_buf                     | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0                                                                                  | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI[15]_i_1_n_0                                                                            |                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/dco_buf                     | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0                                                                                  | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/drp_ref_count0                                                                                   | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/drp_ref_count0                                                                                   | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/mmcm_drp_inst/DI[15]_i_1_n_0                                                                            |                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/dco_buf                     | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/data_clk_count0                                                                                  | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                4 |             16 |         4.00 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/dco_buf                     | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/data_clk_count0                                                                                  | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                            |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/quadrature_decoder_0/U0/set_origin_cnt                                                                                                              | design_1_i/quadrature_decoder_0/U0/set_origin_cnt[0]_i_1_n_0                                                                        |                5 |             19 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                5 |             21 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |               11 |             23 |         2.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/spi3_WICSC_top_0/U0/spi4_master/tx_buffer0                                                                                                          |                                                                                                                                     |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                     |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                            |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                9 |             24 |         2.67 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |                9 |             28 |         3.11 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |               10 |             28 |         2.80 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i1/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |                9 |             28 |         3.11 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |               11 |             28 |         2.55 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |               11 |             28 |         2.55 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |               15 |             28 |         1.87 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_0/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |               11 |             28 |         2.55 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_2/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |                8 |             28 |         3.50 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i0/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |               12 |             28 |         2.33 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |                9 |             28 |         3.11 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_0/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |               10 |             28 |         2.80 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i2/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |                9 |             28 |         3.11 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i1/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |               11 |             28 |         2.55 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |                9 |             28 |         3.11 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_1/U0/iser_top1/iser_dfrm_data_i3/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |                9 |             28 |         3.11 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_2/U0/iser_top1/iser_dfrm_data_i0/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |                9 |             28 |         3.11 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i2/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |               10 |             28 |         2.80 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            | design_1_i/fpga_dig_top_1/U0/iser_top2/iser_dfrm_data_i3/ctrl_word1__0[1]                                                                                      |                                                                                                                                     |               12 |             28 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/count_d1                                                                                         | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/spi3_WICSC_top_0/U0/tsc_counter_1                                                                                                                   | design_1_i/spi3_WICSC_top_0/U0/spi4_master/reset_n_0                                                                                |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/count_d1                                                                                         | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/spi3_WICSC_top_0/U0/spi4_master/count0_0                                                                                                            |                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/spi3_WICSC_top_0/U0/spi4_master/clk_ratio[31]_i_1_n_0                                                                                               |                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/count_d1                                                                                         | design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/spi3_WICSC_top_0/U0/tsc_toggle_counter_0                                                                                                            | design_1_i/spi3_WICSC_top_0/U0/spi4_master/reset_n_0                                                                                |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/count_d1                                                                                         | design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/count_d1                                                                                         | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/count_d1                                                                                         | design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_freq_count/freq_mode_reg[2]_i_2_n_0                                              |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                            |               12 |             33 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               14 |             33 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                     |               15 |             35 |         2.33 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            |                                                                                                                                                                |                                                                                                                                     |               24 |             46 |         1.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |               13 |             47 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                     |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               21 |             48 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |               15 |             48 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                | design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                   |               13 |             48 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                     |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/reg[35]_41                                                                           |                                                                                                                                     |               31 |             56 |         1.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/reg[11]_37                                                                           |                                                                                                                                     |               33 |             56 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/reg[3]_42                                                                            |                                                                                                                                     |               28 |             56 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/reg[27]_39                                                                           |                                                                                                                                     |               36 |             56 |         1.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/PS_IN[59]_i_1_n_0                                                                                           |                                                                                                                                     |               33 |             56 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/reg[31]_40                                                                           |                                                                                                                                     |               26 |             56 |         2.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/reg[7]_36                                                                            |                                                                                                                                     |               32 |             56 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/reg[15]_44                                                                           |                                                                                                                                     |               34 |             56 |         1.65 |
|  design_1_i/fpga_dig_top_2/U0/iser_top2/fco_clk                            |                                                                                                                                                                |                                                                                                                                     |               22 |             56 |         2.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/reg[23]_38                                                                           |                                                                                                                                     |               33 |             56 |         1.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/reg[19]_43                                                                           |                                                                                                                                     |               30 |             56 |         1.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/processing_system7_0/inst/GPIO_O[31]                                                                                                                |                                                                                                                                     |               32 |             60 |         1.88 |
|  design_1_i/fpga_dig_top_2/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            |                                                                                                                                                                |                                                                                                                                     |               29 |             70 |         2.41 |
|  design_1_i/fpga_dig_top_2/U0/iser_top1/fco_clk                            |                                                                                                                                                                |                                                                                                                                     |               23 |             84 |         3.65 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            |                                                                                                                                                                |                                                                                                                                     |               82 |            178 |         2.17 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl2/mmcm_top/CLK1OUT            |                                                                                                                                                                |                                                                                                                                     |               89 |            178 |         2.00 |
|  design_1_i/fpga_dig_top_0/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            |                                                                                                                                                                |                                                                                                                                     |               89 |            178 |         2.00 |
|  design_1_i/fpga_dig_top_1/U0/data_clock_ctrl1/mmcm_top/CLK1OUT            |                                                                                                                                                                |                                                                                                                                     |               86 |            186 |         2.16 |
|  design_1_i/fpga_dig_top_1/U0/iser_top2/fco_clk                            |                                                                                                                                                                |                                                                                                                                     |               71 |            224 |         3.15 |
|  design_1_i/fpga_dig_top_0/U0/iser_top1/fco_clk                            |                                                                                                                                                                |                                                                                                                                     |               61 |            224 |         3.67 |
|  design_1_i/fpga_dig_top_1/U0/iser_top1/fco_clk                            |                                                                                                                                                                |                                                                                                                                     |               62 |            224 |         3.61 |
|  design_1_i/fpga_dig_top_0/U0/iser_top2/fco_clk                            |                                                                                                                                                                |                                                                                                                                     |               65 |            224 |         3.45 |
|  design_1_i/modulater_14bit_0/U0/inst_input_carrier_generator/carrier_zero |                                                                                                                                                                |                                                                                                                                     |              200 |            504 |         2.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/modulater_14bit_0/U0/inst_input_handler/inst_sequential_reader/seq_out[35][13]_i_1_n_0                                                              |                                                                                                                                     |              182 |            504 |         2.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            | design_1_i/PS_Interface_TOP_0/U0/inst_PS_Interface/sampleADC[47][13]_i_1_n_0                                                                                   |                                                                                                                                     |              192 |            518 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                            |                                                                                                                                                                |                                                                                                                                     |              220 |            546 |         2.48 |
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


