{"vcs1":{"timestamp_begin":1730537464.553451280, "rt":2.74, "ut":0.90, "st":0.44}}
{"vcselab":{"timestamp_begin":1730537467.395452025, "rt":2.51, "ut":0.26, "st":0.08}}
{"link":{"timestamp_begin":1730537469.992767470, "rt":0.52, "ut":0.28, "st":0.49}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730537463.736598953}
{"VCS_COMP_START_TIME": 1730537463.736598953}
{"VCS_COMP_END_TIME": 1730537472.264265708}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 353916}}
{"stitch_vcselab": {"peak_mem": 242200}}
