TimeQuest Timing Analyzer report for prj2Lock
Sun Dec 11 02:18:12 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'GPIO_0[0]'
 17. Slow Model Minimum Pulse Width: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'CLOCK_50'
 28. Fast Model Setup: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'
 29. Fast Model Hold: 'CLOCK_50'
 30. Fast Model Hold: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'
 31. Fast Model Minimum Pulse Width: 'CLOCK_50'
 32. Fast Model Minimum Pulse Width: 'GPIO_0[0]'
 33. Fast Model Minimum Pulse Width: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; prj2Lock                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------+
; Clock Name                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                  ;
+----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------+
; CLOCK_50                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                             ;
; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code } ;
; GPIO_0[0]                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { GPIO_0[0] }                                                            ;
+----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 173.58 MHz ; 173.58 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                      ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                             ; -4.761 ; -60.271       ;
; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; -3.108 ; -3.108        ;
+----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                       ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                             ; -1.852 ; -55.392       ;
; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.068  ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                        ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                             ; -1.380 ; -36.380       ;
; GPIO_0[0]                                                            ; -1.222 ; -1.222        ;
; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 0.500  ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                               ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.761 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.797      ;
; -4.758 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.794      ;
; -4.736 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.772      ;
; -4.733 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.769      ;
; -4.690 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.726      ;
; -4.687 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.723      ;
; -4.630 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.666      ;
; -4.627 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.663      ;
; -4.591 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.627      ;
; -4.588 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.624      ;
; -4.519 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.555      ;
; -4.516 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.552      ;
; -4.488 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.524      ;
; -4.485 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.521      ;
; -4.279 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.315      ;
; -4.276 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.312      ;
; -4.251 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.287      ;
; -4.248 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.284      ;
; -4.151 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.187      ;
; -4.148 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.184      ;
; -4.119 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.155      ;
; -4.116 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.152      ;
; -4.009 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.045      ;
; -4.006 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.042      ;
; -3.977 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.013      ;
; -3.974 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 5.010      ;
; -3.943 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 4.979      ;
; -3.940 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 4.976      ;
; -3.867 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 4.903      ;
; -3.864 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 4.900      ;
; -3.811 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 4.847      ;
; -3.808 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 4.844      ;
; -3.466 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.498      ;
; -3.463 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.495      ;
; -3.405 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.437      ;
; -3.402 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.434      ;
; -3.335 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.367      ;
; -3.332 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.364      ;
; -3.332 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.364      ;
; -3.329 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.361      ;
; -3.296 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.328      ;
; -3.293 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.325      ;
; -3.193 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.225      ;
; -3.190 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.222      ;
; -3.083 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.115      ;
; -3.080 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.112      ;
; -2.984 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.016      ;
; -2.981 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 4.013      ;
; -2.847 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.879      ;
; -2.844 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.876      ;
; -2.778 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.818      ;
; -2.753 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.793      ;
; -2.738 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.770      ;
; -2.735 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.767      ;
; -2.718 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.750      ;
; -2.715 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.747      ;
; -2.707 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.747      ;
; -2.707 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.747      ;
; -2.682 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.714      ;
; -2.682 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.722      ;
; -2.679 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.711      ;
; -2.659 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.500        ; 2.679      ; 6.124      ;
; -2.656 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.500        ; 2.679      ; 6.121      ;
; -2.647 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.687      ;
; -2.636 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.676      ;
; -2.636 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.676      ;
; -2.611 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.651      ;
; -2.608 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.648      ;
; -2.604 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.636      ;
; -2.601 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.633      ;
; -2.576 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.608      ;
; -2.576 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.616      ;
; -2.573 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.605      ;
; -2.565 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.605      ;
; -2.565 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.605      ;
; -2.540 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.572      ;
; -2.540 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.580      ;
; -2.537 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]          ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; -0.004     ; 3.569      ;
; -2.537 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.577      ;
; -2.536 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.576      ;
; -2.505 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.545      ;
; -2.505 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.545      ;
; -2.494 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.534      ;
; -2.494 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.534      ;
; -2.469 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.509      ;
; -2.466 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.506      ;
; -2.465 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.505      ;
; -2.434 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.474      ;
; -2.434 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.474      ;
; -2.423 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.463      ;
; -2.423 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.463      ;
; -2.398 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.438      ;
; -2.395 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.435      ;
; -2.394 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.434      ;
; -2.363 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.403      ;
; -2.363 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.403      ;
; -2.352 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.392      ;
; -2.352 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.392      ;
; -2.327 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.367      ;
; -2.324 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50                                                             ; CLOCK_50    ; 1.000        ; 0.004      ; 3.364      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; -3.108 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; code_lock_simple_fsm:call_code_lock_simple_fsm|HEX6[2] ; CLOCK_50     ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 1.000        ; -2.356     ; 0.712      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.852 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.343      ;
; -1.850 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.345      ;
; -1.848 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.347      ;
; -1.842 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.353      ;
; -1.822 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.373      ;
; -1.820 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.375      ;
; -1.818 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.377      ;
; -1.817 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.378      ;
; -1.682 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.513      ;
; -1.682 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.513      ;
; -1.681 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.518      ;
; -1.680 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.515      ;
; -1.679 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.516      ;
; -1.676 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.523      ;
; -1.675 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.524      ;
; -1.674 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.525      ;
; -1.673 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.526      ;
; -1.652 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.547      ;
; -1.650 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.545      ;
; -1.648 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.547      ;
; -1.647 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.548      ;
; -1.646 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 1.549      ;
; -1.646 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.553      ;
; -1.644 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.555      ;
; -1.633 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.566      ;
; -1.633 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.566      ;
; -1.631 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.568      ;
; -1.603 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.596      ;
; -1.601 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.598      ;
; -1.600 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.599      ;
; -1.597 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.602      ;
; -1.596 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.683      ; 1.603      ;
; -1.352 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.343      ;
; -1.350 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.345      ;
; -1.348 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.347      ;
; -1.342 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.353      ;
; -1.322 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.373      ;
; -1.320 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.375      ;
; -1.318 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.377      ;
; -1.317 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.378      ;
; -1.182 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.513      ;
; -1.182 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.513      ;
; -1.181 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.518      ;
; -1.180 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.515      ;
; -1.179 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.516      ;
; -1.176 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.523      ;
; -1.175 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.524      ;
; -1.174 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.525      ;
; -1.173 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.526      ;
; -1.152 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.547      ;
; -1.150 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.545      ;
; -1.148 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.547      ;
; -1.147 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.548      ;
; -1.146 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 1.549      ;
; -1.146 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.553      ;
; -1.144 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.555      ;
; -1.133 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.566      ;
; -1.133 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.566      ;
; -1.131 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.568      ;
; -1.103 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.596      ;
; -1.101 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.598      ;
; -1.100 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.599      ;
; -1.097 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.602      ;
; -1.096 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.683      ; 1.603      ;
; -0.649 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 2.546      ;
; -0.545 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 2.679      ; 2.650      ;
; -0.149 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 2.546      ;
; -0.045 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 2.679      ; 2.650      ;
; 0.391  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.514  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.780      ;
; 0.784  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.784  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.050      ;
; 0.788  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.798  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.065      ;
; 0.828  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.094      ;
; 0.831  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.968  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.234      ;
; 0.973  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.239      ;
; 0.976  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.242      ;
; 0.982  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.248      ;
; 1.001  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 1.002  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.268      ;
; 1.009  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.275      ;
; 1.012  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.278      ;
; 1.012  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.278      ;
; 1.049  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.315      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; 3.068 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; code_lock_simple_fsm:call_code_lock_simple_fsm|HEX6[2] ; CLOCK_50     ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 0.000        ; -2.356     ; 0.712      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.ev_code|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.ev_code|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.unlocked|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.unlocked|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[10]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[10]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[11]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[11]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[12]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[12]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[13]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[13]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[14]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[14]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[15]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[15]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[16]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[16]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[17]|clk                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'GPIO_0[0]'                                                                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; GPIO_0[0] ; Rise       ; GPIO_0[0]                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Rise       ; GPIO_0[0]|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Rise       ; GPIO_0[0]|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[0]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[0]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[1]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[1]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[2]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[2]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[3]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[3]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[1] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[2] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[3] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[3] ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; call_code_lock_simple_fsm|HEX6[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; call_code_lock_simple_fsm|HEX6[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; call_code_lock_simple_fsm|present_state.ev_code|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; call_code_lock_simple_fsm|present_state.ev_code|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|HEX6[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|HEX6[2] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; KEY[*]     ; CLOCK_50   ; 4.555 ; 4.555 ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; 4.135 ; 4.135 ; Rise       ; CLOCK_50        ;
;  KEY[2]    ; CLOCK_50   ; 4.555 ; 4.555 ; Rise       ; CLOCK_50        ;
; SW[*]      ; CLOCK_50   ; 2.167 ; 2.167 ; Rise       ; CLOCK_50        ;
;  SW[0]     ; CLOCK_50   ; 0.763 ; 0.763 ; Rise       ; CLOCK_50        ;
;  SW[1]     ; CLOCK_50   ; 0.547 ; 0.547 ; Rise       ; CLOCK_50        ;
;  SW[2]     ; CLOCK_50   ; 0.646 ; 0.646 ; Rise       ; CLOCK_50        ;
;  SW[3]     ; CLOCK_50   ; 2.167 ; 2.167 ; Rise       ; CLOCK_50        ;
; GPIO_0[*]  ; GPIO_0[0]  ; 5.242 ; 5.242 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[1] ; GPIO_0[0]  ; 4.842 ; 4.842 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[2] ; GPIO_0[0]  ; 5.242 ; 5.242 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[3] ; GPIO_0[0]  ; 4.741 ; 4.741 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[4] ; GPIO_0[0]  ; 4.731 ; 4.731 ; Fall       ; GPIO_0[0]       ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; KEY[*]     ; CLOCK_50   ; -3.786 ; -3.786 ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; -3.786 ; -3.786 ; Rise       ; CLOCK_50        ;
;  KEY[2]    ; CLOCK_50   ; -4.152 ; -4.152 ; Rise       ; CLOCK_50        ;
; SW[*]      ; CLOCK_50   ; -0.183 ; -0.183 ; Rise       ; CLOCK_50        ;
;  SW[0]     ; CLOCK_50   ; -0.399 ; -0.399 ; Rise       ; CLOCK_50        ;
;  SW[1]     ; CLOCK_50   ; -0.183 ; -0.183 ; Rise       ; CLOCK_50        ;
;  SW[2]     ; CLOCK_50   ; -0.283 ; -0.283 ; Rise       ; CLOCK_50        ;
;  SW[3]     ; CLOCK_50   ; -1.804 ; -1.804 ; Rise       ; CLOCK_50        ;
; GPIO_0[*]  ; GPIO_0[0]  ; -3.873 ; -3.873 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[1] ; GPIO_0[0]  ; -3.974 ; -3.974 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[2] ; GPIO_0[0]  ; -4.553 ; -4.553 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[3] ; GPIO_0[0]  ; -3.873 ; -3.873 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[4] ; GPIO_0[0]  ; -4.046 ; -4.046 ; Fall       ; GPIO_0[0]       ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port ; Clock Port                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; LEDR[*]   ; CLOCK_50                                                             ; 8.016 ; 8.016 ; Rise       ; CLOCK_50                                                             ;
;  LEDR[0]  ; CLOCK_50                                                             ; 8.016 ; 8.016 ; Rise       ; CLOCK_50                                                             ;
; HEX6[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.407 ; 6.407 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.159 ; 6.159 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.407 ; 6.407 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.387 ; 6.387 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
; HEX7[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.720 ; 6.720 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.705 ; 6.705 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.675 ; 6.675 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.675 ; 6.675 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.675 ; 6.675 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.720 ; 6.720 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                        ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port ; Clock Port                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; LEDR[*]   ; CLOCK_50                                                             ; 8.016 ; 8.016 ; Rise       ; CLOCK_50                                                             ;
;  LEDR[0]  ; CLOCK_50                                                             ; 8.016 ; 8.016 ; Rise       ; CLOCK_50                                                             ;
; HEX6[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.159 ; 6.159 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.159 ; 6.159 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.407 ; 6.407 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.387 ; 6.387 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
; HEX7[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.675 ; 6.675 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.705 ; 6.705 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.675 ; 6.675 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.675 ; 6.675 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.675 ; 6.675 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.720 ; 6.720 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                      ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                             ; -1.677 ; -12.450       ;
; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; -1.317 ; -1.317        ;
+----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                       ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                             ; -1.294 ; -40.875       ;
; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 1.827  ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                        ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                             ; -1.380 ; -36.380       ;
; GPIO_0[0]                                                            ; -1.222 ; -1.222        ;
; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 0.500  ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.677 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.709      ;
; -1.674 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.706      ;
; -1.657 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.689      ;
; -1.654 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.686      ;
; -1.642 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.674      ;
; -1.639 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.671      ;
; -1.612 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.644      ;
; -1.609 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.641      ;
; -1.587 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.619      ;
; -1.584 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.616      ;
; -1.550 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.582      ;
; -1.547 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.579      ;
; -1.543 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.575      ;
; -1.540 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.572      ;
; -1.434 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.466      ;
; -1.431 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.463      ;
; -1.398 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.430      ;
; -1.395 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.427      ;
; -1.356 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.388      ;
; -1.353 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.385      ;
; -1.333 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.365      ;
; -1.330 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.362      ;
; -1.286 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.318      ;
; -1.283 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.315      ;
; -1.264 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.296      ;
; -1.261 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.293      ;
; -1.251 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.283      ;
; -1.248 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.280      ;
; -1.217 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.249      ;
; -1.214 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.246      ;
; -1.180 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.212      ;
; -1.177 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 2.209      ;
; -1.009 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 2.038      ;
; -1.006 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 2.035      ;
; -0.978 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 2.007      ;
; -0.975 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 2.004      ;
; -0.944 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.973      ;
; -0.941 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.970      ;
; -0.939 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.968      ;
; -0.936 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.965      ;
; -0.920 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.949      ;
; -0.917 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.946      ;
; -0.875 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.904      ;
; -0.872 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.901      ;
; -0.828 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.863      ;
; -0.815 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.844      ;
; -0.812 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.841      ;
; -0.808 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.843      ;
; -0.793 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.828      ;
; -0.793 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.828      ;
; -0.773 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.808      ;
; -0.766 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.795      ;
; -0.763 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.792      ;
; -0.763 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.798      ;
; -0.758 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.793      ;
; -0.758 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.793      ;
; -0.738 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.773      ;
; -0.738 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.773      ;
; -0.728 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.763      ;
; -0.723 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.758      ;
; -0.723 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.758      ;
; -0.703 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.738      ;
; -0.703 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.738      ;
; -0.701 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.736      ;
; -0.694 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.729      ;
; -0.693 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.728      ;
; -0.688 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.723      ;
; -0.688 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.717      ;
; -0.688 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.723      ;
; -0.685 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.714      ;
; -0.668 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.703      ;
; -0.668 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.703      ;
; -0.666 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.701      ;
; -0.659 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.694      ;
; -0.658 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.693      ;
; -0.653 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.688      ;
; -0.653 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.688      ;
; -0.640 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.669      ;
; -0.637 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.666      ;
; -0.635 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.664      ;
; -0.633 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.668      ;
; -0.633 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.668      ;
; -0.632 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.661      ;
; -0.631 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.666      ;
; -0.624 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.659      ;
; -0.623 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.658      ;
; -0.618 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.653      ;
; -0.618 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.647      ;
; -0.618 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.653      ;
; -0.615 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.644      ;
; -0.598 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.633      ;
; -0.598 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.633      ;
; -0.596 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.631      ;
; -0.589 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.624      ;
; -0.588 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.623      ;
; -0.585 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.620      ;
; -0.583 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.618      ;
; -0.583 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.612      ;
; -0.583 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.618      ;
; -0.580 ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29] ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.609      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.317 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; code_lock_simple_fsm:call_code_lock_simple_fsm|HEX6[2] ; CLOCK_50     ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 1.000        ; -1.472     ; 0.355      ;
+--------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.294 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.655      ;
; -1.292 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.657      ;
; -1.292 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.657      ;
; -1.291 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.658      ;
; -1.291 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.658      ;
; -1.290 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.659      ;
; -1.290 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.659      ;
; -1.289 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.660      ;
; -1.220 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.732      ;
; -1.219 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.730      ;
; -1.219 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.730      ;
; -1.218 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.731      ;
; -1.217 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.732      ;
; -1.217 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.735      ;
; -1.216 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.733      ;
; -1.215 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.734      ;
; -1.214 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.735      ;
; -1.214 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 0.735      ;
; -1.213 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.739      ;
; -1.212 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.740      ;
; -1.212 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.740      ;
; -1.212 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.740      ;
; -1.211 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.741      ;
; -1.210 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.742      ;
; -1.202 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.750      ;
; -1.201 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.751      ;
; -1.201 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.751      ;
; -1.199 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.753      ;
; -1.199 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.753      ;
; -1.197 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.755      ;
; -1.195 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.757      ;
; -1.195 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.659      ; 0.757      ;
; -0.794 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 1.155      ;
; -0.794 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.655      ;
; -0.792 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.657      ;
; -0.792 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.657      ;
; -0.791 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.658      ;
; -0.791 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.658      ;
; -0.790 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.659      ;
; -0.790 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.659      ;
; -0.789 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.660      ;
; -0.724 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; 0.000        ; 1.656      ; 1.225      ;
; -0.720 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.732      ;
; -0.719 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.730      ;
; -0.719 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.730      ;
; -0.718 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.731      ;
; -0.717 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.732      ;
; -0.717 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.735      ;
; -0.716 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.733      ;
; -0.715 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.734      ;
; -0.714 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.735      ;
; -0.714 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 0.735      ;
; -0.713 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.739      ;
; -0.712 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.740      ;
; -0.712 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.740      ;
; -0.712 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.740      ;
; -0.711 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.741      ;
; -0.710 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.742      ;
; -0.702 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.750      ;
; -0.701 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.751      ;
; -0.701 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.751      ;
; -0.699 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.753      ;
; -0.699 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.753      ;
; -0.697 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.755      ;
; -0.695 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.757      ;
; -0.695 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.659      ; 0.757      ;
; -0.294 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 1.155      ;
; -0.224 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50    ; -0.500       ; 1.656      ; 1.225      ;
; 0.215  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.353  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.353  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.353  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.505      ;
; 0.357  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.367  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.436  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.588      ;
; 0.438  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.438  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.590      ;
; 0.445  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.597      ;
; 0.446  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.598      ;
; 0.446  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.598      ;
; 0.451  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.603      ;
; 0.452  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.604      ;
; 0.458  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.610      ;
; 0.474  ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ; CLOCK_50                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.626      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; 1.827 ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ; code_lock_simple_fsm:call_code_lock_simple_fsm|HEX6[2] ; CLOCK_50     ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 0.000        ; -1.472     ; 0.355      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.idle     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.unlocked ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[10]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[11]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[12]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[13]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[14]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[15]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[16]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[17]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[18]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[19]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[20]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[21]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[22]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[23]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[24]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[25]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[26]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[27]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[28]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[29]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[30]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[31]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[8]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|varClock[9]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.ev_code|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.ev_code|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.idle|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.unlocked|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|present_state.unlocked|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[10]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[10]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[11]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[11]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[12]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[12]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[13]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[13]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[14]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[14]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[15]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[15]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[16]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[16]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; call_code_lock_simple_fsm|varClock[17]|clk                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'GPIO_0[0]'                                                                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; GPIO_0[0] ; Rise       ; GPIO_0[0]                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Rise       ; GPIO_0[0]|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Rise       ; GPIO_0[0]|combout                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[0]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[0]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[1]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[1]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[2]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[2]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[3]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Rise       ; call_code_lock_simple_fsm|code[3]|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[1] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[2] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[3] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; GPIO_0[0] ; Fall       ; code_lock_simple_fsm:call_code_lock_simple_fsm|code[3] ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code'                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; call_code_lock_simple_fsm|HEX6[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; call_code_lock_simple_fsm|HEX6[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; call_code_lock_simple_fsm|present_state.ev_code|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; call_code_lock_simple_fsm|present_state.ev_code|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|HEX6[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|HEX6[2] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; KEY[*]     ; CLOCK_50   ; 2.403  ; 2.403  ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; 2.184  ; 2.184  ; Rise       ; CLOCK_50        ;
;  KEY[2]    ; CLOCK_50   ; 2.403  ; 2.403  ; Rise       ; CLOCK_50        ;
; SW[*]      ; CLOCK_50   ; 0.721  ; 0.721  ; Rise       ; CLOCK_50        ;
;  SW[0]     ; CLOCK_50   ; -0.014 ; -0.014 ; Rise       ; CLOCK_50        ;
;  SW[1]     ; CLOCK_50   ; -0.117 ; -0.117 ; Rise       ; CLOCK_50        ;
;  SW[2]     ; CLOCK_50   ; -0.046 ; -0.046 ; Rise       ; CLOCK_50        ;
;  SW[3]     ; CLOCK_50   ; 0.721  ; 0.721  ; Rise       ; CLOCK_50        ;
; GPIO_0[*]  ; GPIO_0[0]  ; 2.968  ; 2.968  ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[1] ; GPIO_0[0]  ; 2.790  ; 2.790  ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[2] ; GPIO_0[0]  ; 2.968  ; 2.968  ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[3] ; GPIO_0[0]  ; 2.748  ; 2.748  ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[4] ; GPIO_0[0]  ; 2.739  ; 2.739  ; Fall       ; GPIO_0[0]       ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; KEY[*]     ; CLOCK_50   ; -1.979 ; -1.979 ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; -1.979 ; -1.979 ; Rise       ; CLOCK_50        ;
;  KEY[2]    ; CLOCK_50   ; -2.204 ; -2.204 ; Rise       ; CLOCK_50        ;
; SW[*]      ; CLOCK_50   ; 0.302  ; 0.302  ; Rise       ; CLOCK_50        ;
;  SW[0]     ; CLOCK_50   ; 0.199  ; 0.199  ; Rise       ; CLOCK_50        ;
;  SW[1]     ; CLOCK_50   ; 0.302  ; 0.302  ; Rise       ; CLOCK_50        ;
;  SW[2]     ; CLOCK_50   ; 0.255  ; 0.255  ; Rise       ; CLOCK_50        ;
;  SW[3]     ; CLOCK_50   ; -0.512 ; -0.512 ; Rise       ; CLOCK_50        ;
; GPIO_0[*]  ; GPIO_0[0]  ; -2.387 ; -2.387 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[1] ; GPIO_0[0]  ; -2.429 ; -2.429 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[2] ; GPIO_0[0]  ; -2.688 ; -2.688 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[3] ; GPIO_0[0]  ; -2.387 ; -2.387 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[4] ; GPIO_0[0]  ; -2.461 ; -2.461 ; Fall       ; GPIO_0[0]       ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port ; Clock Port                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; LEDR[*]   ; CLOCK_50                                                             ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                                             ;
;  LEDR[0]  ; CLOCK_50                                                             ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                                             ;
; HEX6[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.354 ; 3.354 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.189 ; 3.189 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.354 ; 3.354 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.334 ; 3.334 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
; HEX7[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.504 ; 3.504 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.492 ; 3.492 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.462 ; 3.462 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.462 ; 3.462 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.462 ; 3.462 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.504 ; 3.504 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                        ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port ; Clock Port                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; LEDR[*]   ; CLOCK_50                                                             ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                                             ;
;  LEDR[0]  ; CLOCK_50                                                             ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                                             ;
; HEX6[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.189 ; 3.189 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.189 ; 3.189 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.354 ; 3.354 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.334 ; 3.334 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
; HEX7[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.462 ; 3.462 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.492 ; 3.492 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.462 ; 3.462 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.462 ; 3.462 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.462 ; 3.462 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.504 ; 3.504 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                  ;
+-----------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                                                 ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                                      ; -4.761  ; -1.852  ; N/A      ; N/A     ; -1.380              ;
;  CLOCK_50                                                             ; -4.761  ; -1.852  ; N/A      ; N/A     ; -1.380              ;
;  GPIO_0[0]                                                            ; N/A     ; N/A     ; N/A      ; N/A     ; -1.222              ;
;  code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; -3.108  ; 1.827   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                       ; -63.379 ; -55.392 ; 0.0      ; 0.0     ; -37.602             ;
;  CLOCK_50                                                             ; -60.271 ; -55.392 ; N/A      ; N/A     ; -36.380             ;
;  GPIO_0[0]                                                            ; N/A     ; N/A     ; N/A      ; N/A     ; -1.222              ;
;  code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; -3.108  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------+---------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; KEY[*]     ; CLOCK_50   ; 4.555 ; 4.555 ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; 4.135 ; 4.135 ; Rise       ; CLOCK_50        ;
;  KEY[2]    ; CLOCK_50   ; 4.555 ; 4.555 ; Rise       ; CLOCK_50        ;
; SW[*]      ; CLOCK_50   ; 2.167 ; 2.167 ; Rise       ; CLOCK_50        ;
;  SW[0]     ; CLOCK_50   ; 0.763 ; 0.763 ; Rise       ; CLOCK_50        ;
;  SW[1]     ; CLOCK_50   ; 0.547 ; 0.547 ; Rise       ; CLOCK_50        ;
;  SW[2]     ; CLOCK_50   ; 0.646 ; 0.646 ; Rise       ; CLOCK_50        ;
;  SW[3]     ; CLOCK_50   ; 2.167 ; 2.167 ; Rise       ; CLOCK_50        ;
; GPIO_0[*]  ; GPIO_0[0]  ; 5.242 ; 5.242 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[1] ; GPIO_0[0]  ; 4.842 ; 4.842 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[2] ; GPIO_0[0]  ; 5.242 ; 5.242 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[3] ; GPIO_0[0]  ; 4.741 ; 4.741 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[4] ; GPIO_0[0]  ; 4.731 ; 4.731 ; Fall       ; GPIO_0[0]       ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; KEY[*]     ; CLOCK_50   ; -1.979 ; -1.979 ; Rise       ; CLOCK_50        ;
;  KEY[1]    ; CLOCK_50   ; -1.979 ; -1.979 ; Rise       ; CLOCK_50        ;
;  KEY[2]    ; CLOCK_50   ; -2.204 ; -2.204 ; Rise       ; CLOCK_50        ;
; SW[*]      ; CLOCK_50   ; 0.302  ; 0.302  ; Rise       ; CLOCK_50        ;
;  SW[0]     ; CLOCK_50   ; 0.199  ; 0.199  ; Rise       ; CLOCK_50        ;
;  SW[1]     ; CLOCK_50   ; 0.302  ; 0.302  ; Rise       ; CLOCK_50        ;
;  SW[2]     ; CLOCK_50   ; 0.255  ; 0.255  ; Rise       ; CLOCK_50        ;
;  SW[3]     ; CLOCK_50   ; -0.512 ; -0.512 ; Rise       ; CLOCK_50        ;
; GPIO_0[*]  ; GPIO_0[0]  ; -2.387 ; -2.387 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[1] ; GPIO_0[0]  ; -2.429 ; -2.429 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[2] ; GPIO_0[0]  ; -2.688 ; -2.688 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[3] ; GPIO_0[0]  ; -2.387 ; -2.387 ; Fall       ; GPIO_0[0]       ;
;  GPIO_0[4] ; GPIO_0[0]  ; -2.461 ; -2.461 ; Fall       ; GPIO_0[0]       ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port ; Clock Port                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; LEDR[*]   ; CLOCK_50                                                             ; 8.016 ; 8.016 ; Rise       ; CLOCK_50                                                             ;
;  LEDR[0]  ; CLOCK_50                                                             ; 8.016 ; 8.016 ; Rise       ; CLOCK_50                                                             ;
; HEX6[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.407 ; 6.407 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.159 ; 6.159 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.407 ; 6.407 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.387 ; 6.387 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
; HEX7[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.720 ; 6.720 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.705 ; 6.705 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.675 ; 6.675 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.675 ; 6.675 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.675 ; 6.675 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 6.720 ; 6.720 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                        ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port ; Clock Port                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; LEDR[*]   ; CLOCK_50                                                             ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                                             ;
;  LEDR[0]  ; CLOCK_50                                                             ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                                             ;
; HEX6[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.189 ; 3.189 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.189 ; 3.189 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.354 ; 3.354 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX6[6]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.334 ; 3.334 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
; HEX7[*]   ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.462 ; 3.462 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[1]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.492 ; 3.492 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[2]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.462 ; 3.462 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[3]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.462 ; 3.462 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[4]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.462 ; 3.462 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
;  HEX7[5]  ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 3.504 ; 3.504 ; Rise       ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ;
+-----------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                         ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                             ; CLOCK_50                                                             ; 1568     ; 0        ; 0        ; 0        ;
; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50                                                             ; 1566     ; 1566     ; 0        ; 0        ;
; GPIO_0[0]                                                            ; CLOCK_50                                                             ; 0        ; 8        ; 0        ; 0        ;
; CLOCK_50                                                             ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                          ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                             ; CLOCK_50                                                             ; 1568     ; 0        ; 0        ; 0        ;
; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; CLOCK_50                                                             ; 1566     ; 1566     ; 0        ; 0        ;
; GPIO_0[0]                                                            ; CLOCK_50                                                             ; 0        ; 8        ; 0        ; 0        ;
; CLOCK_50                                                             ; code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 11 02:18:11 2022
Info: Command: quartus_sta prj2Lock -c prj2Lock
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "guess_game_two_player_tester" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity guess_game_two_player_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity guess_game_two_player_tester -section_id Top was ignored
Warning (20013): Ignored assignments for entity "hex_mux_tester" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hex_mux_tester -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hex_mux_tester -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'prj2Lock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name GPIO_0[0] GPIO_0[0]
    Info (332105): create_clock -period 1.000 -name code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.761
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.761       -60.271 CLOCK_50 
    Info (332119):    -3.108        -3.108 code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code 
Info (332146): Worst-case hold slack is -1.852
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.852       -55.392 CLOCK_50 
    Info (332119):     3.068         0.000 code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -36.380 CLOCK_50 
    Info (332119):    -1.222        -1.222 GPIO_0[0] 
    Info (332119):     0.500         0.000 code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.677
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.677       -12.450 CLOCK_50 
    Info (332119):    -1.317        -1.317 code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code 
Info (332146): Worst-case hold slack is -1.294
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.294       -40.875 CLOCK_50 
    Info (332119):     1.827         0.000 code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -36.380 CLOCK_50 
    Info (332119):    -1.222        -1.222 GPIO_0[0] 
    Info (332119):     0.500         0.000 code_lock_simple_fsm:call_code_lock_simple_fsm|present_state.ev_code 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4551 megabytes
    Info: Processing ended: Sun Dec 11 02:18:12 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


