
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fdformat_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401280 <.init>:
  401280:	stp	x29, x30, [sp, #-16]!
  401284:	mov	x29, sp
  401288:	bl	401680 <ferror@plt+0x60>
  40128c:	ldp	x29, x30, [sp], #16
  401290:	ret

Disassembly of section .plt:

00000000004012a0 <memcpy@plt-0x20>:
  4012a0:	stp	x16, x30, [sp, #-16]!
  4012a4:	adrp	x16, 414000 <ferror@plt+0x129e0>
  4012a8:	ldr	x17, [x16, #4088]
  4012ac:	add	x16, x16, #0xff8
  4012b0:	br	x17
  4012b4:	nop
  4012b8:	nop
  4012bc:	nop

00000000004012c0 <memcpy@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4012c4:	ldr	x17, [x16]
  4012c8:	add	x16, x16, #0x0
  4012cc:	br	x17

00000000004012d0 <_exit@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4012d4:	ldr	x17, [x16, #8]
  4012d8:	add	x16, x16, #0x8
  4012dc:	br	x17

00000000004012e0 <strtoul@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4012e4:	ldr	x17, [x16, #16]
  4012e8:	add	x16, x16, #0x10
  4012ec:	br	x17

00000000004012f0 <strlen@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4012f4:	ldr	x17, [x16, #24]
  4012f8:	add	x16, x16, #0x18
  4012fc:	br	x17

0000000000401300 <fputs@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401304:	ldr	x17, [x16, #32]
  401308:	add	x16, x16, #0x20
  40130c:	br	x17

0000000000401310 <exit@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401314:	ldr	x17, [x16, #40]
  401318:	add	x16, x16, #0x28
  40131c:	br	x17

0000000000401320 <dup@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401324:	ldr	x17, [x16, #48]
  401328:	add	x16, x16, #0x30
  40132c:	br	x17

0000000000401330 <perror@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401334:	ldr	x17, [x16, #56]
  401338:	add	x16, x16, #0x38
  40133c:	br	x17

0000000000401340 <strtod@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401344:	ldr	x17, [x16, #64]
  401348:	add	x16, x16, #0x40
  40134c:	br	x17

0000000000401350 <__cxa_atexit@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401354:	ldr	x17, [x16, #72]
  401358:	add	x16, x16, #0x48
  40135c:	br	x17

0000000000401360 <fputc@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401364:	ldr	x17, [x16, #80]
  401368:	add	x16, x16, #0x50
  40136c:	br	x17

0000000000401370 <lseek@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401374:	ldr	x17, [x16, #88]
  401378:	add	x16, x16, #0x58
  40137c:	br	x17

0000000000401380 <snprintf@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401384:	ldr	x17, [x16, #96]
  401388:	add	x16, x16, #0x60
  40138c:	br	x17

0000000000401390 <localeconv@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401394:	ldr	x17, [x16, #104]
  401398:	add	x16, x16, #0x68
  40139c:	br	x17

00000000004013a0 <fileno@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013a4:	ldr	x17, [x16, #112]
  4013a8:	add	x16, x16, #0x70
  4013ac:	br	x17

00000000004013b0 <fsync@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013b4:	ldr	x17, [x16, #120]
  4013b8:	add	x16, x16, #0x78
  4013bc:	br	x17

00000000004013c0 <malloc@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013c4:	ldr	x17, [x16, #128]
  4013c8:	add	x16, x16, #0x80
  4013cc:	br	x17

00000000004013d0 <open@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013d4:	ldr	x17, [x16, #136]
  4013d8:	add	x16, x16, #0x88
  4013dc:	br	x17

00000000004013e0 <__strtol_internal@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013e4:	ldr	x17, [x16, #144]
  4013e8:	add	x16, x16, #0x90
  4013ec:	br	x17

00000000004013f0 <strncmp@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4013f4:	ldr	x17, [x16, #152]
  4013f8:	add	x16, x16, #0x98
  4013fc:	br	x17

0000000000401400 <bindtextdomain@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401404:	ldr	x17, [x16, #160]
  401408:	add	x16, x16, #0xa0
  40140c:	br	x17

0000000000401410 <__libc_start_main@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401414:	ldr	x17, [x16, #168]
  401418:	add	x16, x16, #0xa8
  40141c:	br	x17

0000000000401420 <fgetc@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401424:	ldr	x17, [x16, #176]
  401428:	add	x16, x16, #0xb0
  40142c:	br	x17

0000000000401430 <__strtoul_internal@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401434:	ldr	x17, [x16, #184]
  401438:	add	x16, x16, #0xb8
  40143c:	br	x17

0000000000401440 <strdup@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401444:	ldr	x17, [x16, #192]
  401448:	add	x16, x16, #0xc0
  40144c:	br	x17

0000000000401450 <close@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401454:	ldr	x17, [x16, #200]
  401458:	add	x16, x16, #0xc8
  40145c:	br	x17

0000000000401460 <__gmon_start__@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401464:	ldr	x17, [x16, #208]
  401468:	add	x16, x16, #0xd0
  40146c:	br	x17

0000000000401470 <abort@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401474:	ldr	x17, [x16, #216]
  401478:	add	x16, x16, #0xd8
  40147c:	br	x17

0000000000401480 <textdomain@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401484:	ldr	x17, [x16, #224]
  401488:	add	x16, x16, #0xe0
  40148c:	br	x17

0000000000401490 <getopt_long@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401494:	ldr	x17, [x16, #232]
  401498:	add	x16, x16, #0xe8
  40149c:	br	x17

00000000004014a0 <strcmp@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014a4:	ldr	x17, [x16, #240]
  4014a8:	add	x16, x16, #0xf0
  4014ac:	br	x17

00000000004014b0 <warn@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014b4:	ldr	x17, [x16, #248]
  4014b8:	add	x16, x16, #0xf8
  4014bc:	br	x17

00000000004014c0 <__ctype_b_loc@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014c4:	ldr	x17, [x16, #256]
  4014c8:	add	x16, x16, #0x100
  4014cc:	br	x17

00000000004014d0 <strtol@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014d4:	ldr	x17, [x16, #264]
  4014d8:	add	x16, x16, #0x108
  4014dc:	br	x17

00000000004014e0 <free@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014e4:	ldr	x17, [x16, #272]
  4014e8:	add	x16, x16, #0x110
  4014ec:	br	x17

00000000004014f0 <vasprintf@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4014f4:	ldr	x17, [x16, #280]
  4014f8:	add	x16, x16, #0x118
  4014fc:	br	x17

0000000000401500 <strndup@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401504:	ldr	x17, [x16, #288]
  401508:	add	x16, x16, #0x120
  40150c:	br	x17

0000000000401510 <strspn@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401514:	ldr	x17, [x16, #296]
  401518:	add	x16, x16, #0x128
  40151c:	br	x17

0000000000401520 <strchr@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401524:	ldr	x17, [x16, #304]
  401528:	add	x16, x16, #0x130
  40152c:	br	x17

0000000000401530 <fflush@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401534:	ldr	x17, [x16, #312]
  401538:	add	x16, x16, #0x138
  40153c:	br	x17

0000000000401540 <warnx@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401544:	ldr	x17, [x16, #320]
  401548:	add	x16, x16, #0x140
  40154c:	br	x17

0000000000401550 <read@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401554:	ldr	x17, [x16, #328]
  401558:	add	x16, x16, #0x148
  40155c:	br	x17

0000000000401560 <memchr@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401564:	ldr	x17, [x16, #336]
  401568:	add	x16, x16, #0x150
  40156c:	br	x17

0000000000401570 <__fxstat@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401574:	ldr	x17, [x16, #344]
  401578:	add	x16, x16, #0x158
  40157c:	br	x17

0000000000401580 <dcgettext@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401584:	ldr	x17, [x16, #352]
  401588:	add	x16, x16, #0x160
  40158c:	br	x17

0000000000401590 <errx@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401594:	ldr	x17, [x16, #360]
  401598:	add	x16, x16, #0x168
  40159c:	br	x17

00000000004015a0 <strcspn@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015a4:	ldr	x17, [x16, #368]
  4015a8:	add	x16, x16, #0x170
  4015ac:	br	x17

00000000004015b0 <printf@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015b4:	ldr	x17, [x16, #376]
  4015b8:	add	x16, x16, #0x178
  4015bc:	br	x17

00000000004015c0 <__errno_location@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015c4:	ldr	x17, [x16, #384]
  4015c8:	add	x16, x16, #0x180
  4015cc:	br	x17

00000000004015d0 <__xstat@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015d4:	ldr	x17, [x16, #392]
  4015d8:	add	x16, x16, #0x188
  4015dc:	br	x17

00000000004015e0 <fprintf@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015e4:	ldr	x17, [x16, #400]
  4015e8:	add	x16, x16, #0x190
  4015ec:	br	x17

00000000004015f0 <err@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x139e0>
  4015f4:	ldr	x17, [x16, #408]
  4015f8:	add	x16, x16, #0x198
  4015fc:	br	x17

0000000000401600 <ioctl@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401604:	ldr	x17, [x16, #416]
  401608:	add	x16, x16, #0x1a0
  40160c:	br	x17

0000000000401610 <setlocale@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401614:	ldr	x17, [x16, #424]
  401618:	add	x16, x16, #0x1a8
  40161c:	br	x17

0000000000401620 <ferror@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x139e0>
  401624:	ldr	x17, [x16, #432]
  401628:	add	x16, x16, #0x1b0
  40162c:	br	x17

Disassembly of section .text:

0000000000401630 <.text>:
  401630:	mov	x29, #0x0                   	// #0
  401634:	mov	x30, #0x0                   	// #0
  401638:	mov	x5, x0
  40163c:	ldr	x1, [sp]
  401640:	add	x2, sp, #0x8
  401644:	mov	x6, sp
  401648:	movz	x0, #0x0, lsl #48
  40164c:	movk	x0, #0x0, lsl #32
  401650:	movk	x0, #0x40, lsl #16
  401654:	movk	x0, #0x173c
  401658:	movz	x3, #0x0, lsl #48
  40165c:	movk	x3, #0x0, lsl #32
  401660:	movk	x3, #0x40, lsl #16
  401664:	movk	x3, #0x42e8
  401668:	movz	x4, #0x0, lsl #48
  40166c:	movk	x4, #0x0, lsl #32
  401670:	movk	x4, #0x40, lsl #16
  401674:	movk	x4, #0x4368
  401678:	bl	401410 <__libc_start_main@plt>
  40167c:	bl	401470 <abort@plt>
  401680:	adrp	x0, 414000 <ferror@plt+0x129e0>
  401684:	ldr	x0, [x0, #4064]
  401688:	cbz	x0, 401690 <ferror@plt+0x70>
  40168c:	b	401460 <__gmon_start__@plt>
  401690:	ret
  401694:	nop
  401698:	adrp	x0, 415000 <ferror@plt+0x139e0>
  40169c:	add	x0, x0, #0x1d0
  4016a0:	adrp	x1, 415000 <ferror@plt+0x139e0>
  4016a4:	add	x1, x1, #0x1d0
  4016a8:	cmp	x1, x0
  4016ac:	b.eq	4016c4 <ferror@plt+0xa4>  // b.none
  4016b0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4016b4:	ldr	x1, [x1, #920]
  4016b8:	cbz	x1, 4016c4 <ferror@plt+0xa4>
  4016bc:	mov	x16, x1
  4016c0:	br	x16
  4016c4:	ret
  4016c8:	adrp	x0, 415000 <ferror@plt+0x139e0>
  4016cc:	add	x0, x0, #0x1d0
  4016d0:	adrp	x1, 415000 <ferror@plt+0x139e0>
  4016d4:	add	x1, x1, #0x1d0
  4016d8:	sub	x1, x1, x0
  4016dc:	lsr	x2, x1, #63
  4016e0:	add	x1, x2, x1, asr #3
  4016e4:	cmp	xzr, x1, asr #1
  4016e8:	asr	x1, x1, #1
  4016ec:	b.eq	401704 <ferror@plt+0xe4>  // b.none
  4016f0:	adrp	x2, 404000 <ferror@plt+0x29e0>
  4016f4:	ldr	x2, [x2, #928]
  4016f8:	cbz	x2, 401704 <ferror@plt+0xe4>
  4016fc:	mov	x16, x2
  401700:	br	x16
  401704:	ret
  401708:	stp	x29, x30, [sp, #-32]!
  40170c:	mov	x29, sp
  401710:	str	x19, [sp, #16]
  401714:	adrp	x19, 415000 <ferror@plt+0x139e0>
  401718:	ldrb	w0, [x19, #504]
  40171c:	cbnz	w0, 40172c <ferror@plt+0x10c>
  401720:	bl	401698 <ferror@plt+0x78>
  401724:	mov	w0, #0x1                   	// #1
  401728:	strb	w0, [x19, #504]
  40172c:	ldr	x19, [sp, #16]
  401730:	ldp	x29, x30, [sp], #32
  401734:	ret
  401738:	b	4016c8 <ferror@plt+0xa8>
  40173c:	sub	sp, sp, #0x100
  401740:	stp	x22, x21, [sp, #224]
  401744:	mov	x22, x1
  401748:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40174c:	stp	x20, x19, [sp, #240]
  401750:	mov	w20, w0
  401754:	add	x1, x1, #0x900
  401758:	mov	w0, #0x6                   	// #6
  40175c:	stp	x29, x30, [sp, #160]
  401760:	stp	x28, x27, [sp, #176]
  401764:	stp	x26, x25, [sp, #192]
  401768:	stp	x24, x23, [sp, #208]
  40176c:	add	x29, sp, #0xa0
  401770:	bl	401610 <setlocale@plt>
  401774:	adrp	x19, 404000 <ferror@plt+0x29e0>
  401778:	add	x19, x19, #0x4d2
  40177c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401780:	add	x1, x1, #0x4dd
  401784:	mov	x0, x19
  401788:	bl	401400 <bindtextdomain@plt>
  40178c:	mov	x0, x19
  401790:	bl	401480 <textdomain@plt>
  401794:	adrp	x0, 402000 <ferror@plt+0x9e0>
  401798:	add	x0, x0, #0x6c
  40179c:	bl	404370 <ferror@plt+0x2d50>
  4017a0:	mov	w8, #0x1                   	// #1
  4017a4:	adrp	x24, 404000 <ferror@plt+0x29e0>
  4017a8:	adrp	x25, 404000 <ferror@plt+0x29e0>
  4017ac:	adrp	x27, 404000 <ferror@plt+0x29e0>
  4017b0:	adrp	x19, 404000 <ferror@plt+0x29e0>
  4017b4:	str	xzr, [sp, #8]
  4017b8:	mov	w21, wzr
  4017bc:	mov	w23, wzr
  4017c0:	str	w8, [sp, #4]
  4017c4:	add	x24, x24, #0x4ef
  4017c8:	add	x25, x25, #0x3e8
  4017cc:	add	x27, x27, #0x3a8
  4017d0:	adrp	x28, 415000 <ferror@plt+0x139e0>
  4017d4:	add	x19, x19, #0x4f9
  4017d8:	mov	w0, w20
  4017dc:	mov	x1, x22
  4017e0:	mov	x2, x24
  4017e4:	mov	x3, x25
  4017e8:	mov	x4, xzr
  4017ec:	bl	401490 <getopt_long@plt>
  4017f0:	sub	w8, w0, #0x56
  4017f4:	cmp	w8, #0x1e
  4017f8:	b.hi	4018a0 <ferror@plt+0x280>  // b.pmore
  4017fc:	adr	x9, 40180c <ferror@plt+0x1ec>
  401800:	ldrh	w10, [x27, x8, lsl #1]
  401804:	add	x9, x9, x10, lsl #2
  401808:	br	x9
  40180c:	ldr	x21, [x28, #472]
  401810:	mov	w2, #0x5                   	// #5
  401814:	mov	x0, xzr
  401818:	mov	x1, x19
  40181c:	bl	401580 <dcgettext@plt>
  401820:	mov	x1, x0
  401824:	mov	x0, x21
  401828:	bl	402fe8 <ferror@plt+0x19c8>
  40182c:	mov	w21, w0
  401830:	b	4017d8 <ferror@plt+0x1b8>
  401834:	str	wzr, [sp, #4]
  401838:	b	4017d8 <ferror@plt+0x1b8>
  40183c:	mov	x26, x19
  401840:	ldr	x19, [x28, #472]
  401844:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401848:	mov	w2, #0x5                   	// #5
  40184c:	mov	x0, xzr
  401850:	add	x1, x1, #0x527
  401854:	bl	401580 <dcgettext@plt>
  401858:	mov	x1, x0
  40185c:	mov	x0, x19
  401860:	mov	x19, x26
  401864:	bl	402fe8 <ferror@plt+0x19c8>
  401868:	str	w0, [sp, #12]
  40186c:	b	4017d8 <ferror@plt+0x1b8>
  401870:	ldr	x23, [x28, #472]
  401874:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401878:	mov	w2, #0x5                   	// #5
  40187c:	mov	x0, xzr
  401880:	add	x1, x1, #0x511
  401884:	bl	401580 <dcgettext@plt>
  401888:	mov	x1, x0
  40188c:	mov	x0, x23
  401890:	bl	402fe8 <ferror@plt+0x19c8>
  401894:	str	w0, [sp, #8]
  401898:	mov	w23, #0x1                   	// #1
  40189c:	b	4017d8 <ferror@plt+0x1b8>
  4018a0:	cmn	w0, #0x1
  4018a4:	b.ne	401dec <ferror@plt+0x7cc>  // b.any
  4018a8:	adrp	x8, 415000 <ferror@plt+0x139e0>
  4018ac:	ldrsw	x19, [x8, #480]
  4018b0:	cmp	w19, w20
  4018b4:	b.ge	401dd4 <ferror@plt+0x7b4>  // b.tcont
  4018b8:	ldr	x1, [x22, x19, lsl #3]
  4018bc:	add	x2, sp, #0x10
  4018c0:	mov	w0, wzr
  4018c4:	bl	4015d0 <__xstat@plt>
  4018c8:	tbnz	w0, #31, 401e24 <ferror@plt+0x804>
  4018cc:	ldr	w8, [sp, #32]
  4018d0:	and	w8, w8, #0xf000
  4018d4:	cmp	w8, #0x6, lsl #12
  4018d8:	b.ne	401e30 <ferror@plt+0x810>  // b.any
  4018dc:	ldr	x1, [x22, x19, lsl #3]
  4018e0:	add	x0, sp, #0x10
  4018e4:	mov	w2, #0x2                   	// #2
  4018e8:	bl	4024ac <ferror@plt+0xe8c>
  4018ec:	tbnz	w0, #31, 401e54 <ferror@plt+0x834>
  4018f0:	adrp	x22, 415000 <ferror@plt+0x139e0>
  4018f4:	add	x22, x22, #0x200
  4018f8:	mov	w1, #0x204                 	// #516
  4018fc:	movk	w1, #0x8020, lsl #16
  401900:	mov	x2, x22
  401904:	mov	w20, w0
  401908:	bl	401600 <ioctl@plt>
  40190c:	tbnz	w0, #31, 401e78 <ferror@plt+0x858>
  401910:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401914:	add	x1, x1, #0x5fa
  401918:	mov	w2, #0x5                   	// #5
  40191c:	mov	x0, xzr
  401920:	bl	401580 <dcgettext@plt>
  401924:	ldr	w8, [x22, #8]
  401928:	adrp	x9, 404000 <ferror@plt+0x29e0>
  40192c:	adrp	x10, 404000 <ferror@plt+0x29e0>
  401930:	add	x9, x9, #0x63b
  401934:	add	x10, x10, #0x634
  401938:	cmp	w8, #0x2
  40193c:	mov	x24, x0
  401940:	csel	x1, x10, x9, eq  // eq = none
  401944:	mov	w2, #0x5                   	// #5
  401948:	mov	x0, xzr
  40194c:	bl	401580 <dcgettext@plt>
  401950:	ldp	w8, w3, [x22]
  401954:	ldr	w2, [x22, #12]
  401958:	mov	x1, x0
  40195c:	mov	x0, x24
  401960:	lsr	w4, w8, #1
  401964:	bl	4015b0 <printf@plt>
  401968:	ldr	w8, [x22, #12]
  40196c:	ldr	w10, [sp, #8]
  401970:	cmp	w23, #0x0
  401974:	sub	w9, w8, #0x1
  401978:	csel	w19, w9, w10, eq  // eq = none
  40197c:	cmp	w21, w8
  401980:	b.cs	401e84 <ferror@plt+0x864>  // b.hs, b.nlast
  401984:	cmp	w19, w8
  401988:	b.cs	401e90 <ferror@plt+0x870>  // b.hs, b.nlast
  40198c:	cmp	w21, w19
  401990:	b.hi	401e9c <ferror@plt+0x87c>  // b.pmore
  401994:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401998:	add	x1, x1, #0x8e5
  40199c:	mov	w2, #0x5                   	// #5
  4019a0:	mov	x0, xzr
  4019a4:	bl	401580 <dcgettext@plt>
  4019a8:	bl	4015b0 <printf@plt>
  4019ac:	adrp	x27, 415000 <ferror@plt+0x139e0>
  4019b0:	ldr	x0, [x27, #488]
  4019b4:	bl	401530 <fflush@plt>
  4019b8:	mov	w1, #0x247                 	// #583
  4019bc:	mov	w0, w20
  4019c0:	mov	x2, xzr
  4019c4:	bl	401600 <ioctl@plt>
  4019c8:	tbnz	w0, #31, 401d80 <ferror@plt+0x760>
  4019cc:	adrp	x28, 415000 <ferror@plt+0x139e0>
  4019d0:	ldr	w8, [x28, #520]
  4019d4:	adrp	x22, 404000 <ferror@plt+0x29e0>
  4019d8:	add	x22, x22, #0x8f5
  4019dc:	mov	w1, w21
  4019e0:	stur	w21, [x29, #-8]
  4019e4:	b	4019f8 <ferror@plt+0x3d8>
  4019e8:	add	w1, w1, #0x1
  4019ec:	cmp	w1, w19
  4019f0:	stur	w1, [x29, #-8]
  4019f4:	b.hi	401a48 <ferror@plt+0x428>  // b.pmore
  4019f8:	stur	wzr, [x29, #-12]
  4019fc:	cbz	w8, 4019e8 <ferror@plt+0x3c8>
  401a00:	mov	w2, wzr
  401a04:	mov	x0, x22
  401a08:	bl	4015b0 <printf@plt>
  401a0c:	ldr	x0, [x27, #488]
  401a10:	bl	401530 <fflush@plt>
  401a14:	mov	w1, #0x248                 	// #584
  401a18:	sub	x2, x29, #0x10
  401a1c:	movk	w1, #0x400c, lsl #16
  401a20:	mov	w0, w20
  401a24:	bl	401600 <ioctl@plt>
  401a28:	tbnz	w0, #31, 401d70 <ferror@plt+0x750>
  401a2c:	ldp	w9, w1, [x29, #-12]
  401a30:	ldr	w8, [x28, #520]
  401a34:	add	w2, w9, #0x1
  401a38:	cmp	w2, w8
  401a3c:	stur	w2, [x29, #-12]
  401a40:	b.cc	401a04 <ferror@plt+0x3e4>  // b.lo, b.ul, b.last
  401a44:	b	4019e8 <ferror@plt+0x3c8>
  401a48:	mov	w1, #0x249                 	// #585
  401a4c:	mov	w0, w20
  401a50:	mov	x2, xzr
  401a54:	bl	401600 <ioctl@plt>
  401a58:	tbnz	w0, #31, 401d90 <ferror@plt+0x770>
  401a5c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401a60:	add	x1, x1, #0x90e
  401a64:	mov	w2, #0x5                   	// #5
  401a68:	mov	x0, xzr
  401a6c:	bl	401580 <dcgettext@plt>
  401a70:	mov	x1, x0
  401a74:	adrp	x0, 404000 <ferror@plt+0x29e0>
  401a78:	add	x0, x0, #0x901
  401a7c:	bl	4015b0 <printf@plt>
  401a80:	ldr	w8, [sp, #4]
  401a84:	cbz	w8, 401cd0 <ferror@plt+0x6b0>
  401a88:	adrp	x8, 415000 <ferror@plt+0x139e0>
  401a8c:	ldr	w8, [x8, #516]
  401a90:	str	w19, [sp, #8]
  401a94:	lsl	w19, w8, #9
  401a98:	sxtw	x22, w19
  401a9c:	mov	x0, x22
  401aa0:	bl	4013c0 <malloc@plt>
  401aa4:	mov	x23, x0
  401aa8:	cbz	w19, 401ab0 <ferror@plt+0x490>
  401aac:	cbz	x23, 401ec8 <ferror@plt+0x8a8>
  401ab0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401ab4:	add	x1, x1, #0x944
  401ab8:	mov	w2, #0x5                   	// #5
  401abc:	mov	x0, xzr
  401ac0:	bl	401580 <dcgettext@plt>
  401ac4:	bl	4015b0 <printf@plt>
  401ac8:	ldr	x0, [x27, #488]
  401acc:	bl	401530 <fflush@plt>
  401ad0:	adrp	x26, 415000 <ferror@plt+0x139e0>
  401ad4:	add	x26, x26, #0x204
  401ad8:	ldp	w9, w8, [x26]
  401adc:	mov	w10, w21
  401ae0:	mov	w0, w20
  401ae4:	mov	w2, wzr
  401ae8:	mul	x8, x10, x8
  401aec:	mul	x8, x8, x9
  401af0:	lsl	x1, x8, #9
  401af4:	stur	wzr, [x29, #-12]
  401af8:	bl	401370 <lseek@plt>
  401afc:	ldr	w8, [x26, #4]
  401b00:	ldr	w9, [sp, #8]
  401b04:	and	x24, x22, #0xffffffff
  401b08:	stur	w21, [x29, #-8]
  401b0c:	b	401b24 <ferror@plt+0x504>
  401b10:	ldr	w9, [sp, #8]
  401b14:	add	w21, w21, #0x1
  401b18:	cmp	w21, w9
  401b1c:	stur	w21, [x29, #-8]
  401b20:	b.hi	401cb0 <ferror@plt+0x690>  // b.pmore
  401b24:	stur	wzr, [x29, #-12]
  401b28:	cbnz	w8, 401b6c <ferror@plt+0x54c>
  401b2c:	b	401b14 <ferror@plt+0x4f4>
  401b30:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401b34:	mov	w2, #0x5                   	// #5
  401b38:	mov	x0, xzr
  401b3c:	add	x1, x1, #0x999
  401b40:	bl	401580 <dcgettext@plt>
  401b44:	ldp	w2, w1, [x29, #-12]
  401b48:	bl	4015b0 <printf@plt>
  401b4c:	ldr	x0, [x27, #488]
  401b50:	bl	401530 <fflush@plt>
  401b54:	ldp	w9, w21, [x29, #-12]
  401b58:	ldr	w8, [x28, #520]
  401b5c:	add	w9, w9, #0x1
  401b60:	cmp	w9, w8
  401b64:	stur	w9, [x29, #-12]
  401b68:	b.cs	401b10 <ferror@plt+0x4f0>  // b.hs, b.nlast
  401b6c:	adrp	x0, 404000 <ferror@plt+0x29e0>
  401b70:	add	x0, x0, #0x953
  401b74:	mov	w1, w21
  401b78:	bl	4015b0 <printf@plt>
  401b7c:	ldr	x0, [x27, #488]
  401b80:	bl	401530 <fflush@plt>
  401b84:	ldr	w19, [sp, #12]
  401b88:	mov	w0, w20
  401b8c:	mov	x1, x23
  401b90:	mov	x2, x22
  401b94:	bl	401550 <read@plt>
  401b98:	mov	x21, x0
  401b9c:	cmp	w22, w21
  401ba0:	b.eq	401c14 <ferror@plt+0x5f4>  // b.none
  401ba4:	cbz	w19, 401d10 <ferror@plt+0x6f0>
  401ba8:	mov	w1, #0x247                 	// #583
  401bac:	mov	w0, w20
  401bb0:	mov	x2, xzr
  401bb4:	bl	401600 <ioctl@plt>
  401bb8:	tbnz	w0, #31, 401d80 <ferror@plt+0x760>
  401bbc:	mov	w1, #0x248                 	// #584
  401bc0:	sub	x2, x29, #0x10
  401bc4:	movk	w1, #0x400c, lsl #16
  401bc8:	mov	w0, w20
  401bcc:	bl	401600 <ioctl@plt>
  401bd0:	tbnz	w0, #31, 401d70 <ferror@plt+0x750>
  401bd4:	mov	w1, #0x249                 	// #585
  401bd8:	mov	w0, w20
  401bdc:	mov	x2, xzr
  401be0:	bl	401600 <ioctl@plt>
  401be4:	tbnz	w0, #31, 401d90 <ferror@plt+0x770>
  401be8:	ldp	w8, w9, [x29, #-12]
  401bec:	ldp	w11, w10, [x26]
  401bf0:	mov	w0, w20
  401bf4:	mov	w2, wzr
  401bf8:	madd	x8, x10, x9, x8
  401bfc:	mul	x8, x11, x8
  401c00:	lsl	x1, x8, #9
  401c04:	bl	401370 <lseek@plt>
  401c08:	subs	w19, w19, #0x1
  401c0c:	b.ne	401b88 <ferror@plt+0x568>  // b.any
  401c10:	b	401d10 <ferror@plt+0x6f0>
  401c14:	cmp	w22, #0x1
  401c18:	mov	x21, x23
  401c1c:	mov	x25, x24
  401c20:	b.ge	401c34 <ferror@plt+0x614>  // b.tcont
  401c24:	b	401b54 <ferror@plt+0x534>
  401c28:	subs	x25, x25, #0x1
  401c2c:	add	x21, x21, #0x1
  401c30:	b.eq	401b54 <ferror@plt+0x534>  // b.none
  401c34:	ldrb	w8, [x21]
  401c38:	cmp	w8, #0xf6
  401c3c:	b.eq	401c28 <ferror@plt+0x608>  // b.none
  401c40:	cbz	w19, 401b30 <ferror@plt+0x510>
  401c44:	mov	w1, #0x247                 	// #583
  401c48:	mov	w0, w20
  401c4c:	mov	x2, xzr
  401c50:	bl	401600 <ioctl@plt>
  401c54:	tbnz	w0, #31, 401d80 <ferror@plt+0x760>
  401c58:	mov	w1, #0x248                 	// #584
  401c5c:	sub	x2, x29, #0x10
  401c60:	movk	w1, #0x400c, lsl #16
  401c64:	mov	w0, w20
  401c68:	bl	401600 <ioctl@plt>
  401c6c:	tbnz	w0, #31, 401d70 <ferror@plt+0x750>
  401c70:	mov	w1, #0x249                 	// #585
  401c74:	mov	w0, w20
  401c78:	mov	x2, xzr
  401c7c:	bl	401600 <ioctl@plt>
  401c80:	tbnz	w0, #31, 401d90 <ferror@plt+0x770>
  401c84:	ldp	w8, w9, [x29, #-12]
  401c88:	ldp	w11, w10, [x26]
  401c8c:	mov	w0, w20
  401c90:	mov	w2, wzr
  401c94:	madd	x8, x10, x9, x8
  401c98:	mul	x8, x11, x8
  401c9c:	lsl	x1, x8, #9
  401ca0:	bl	401370 <lseek@plt>
  401ca4:	subs	w19, w19, #0x1
  401ca8:	b.ne	401c28 <ferror@plt+0x608>  // b.any
  401cac:	b	401b30 <ferror@plt+0x510>
  401cb0:	mov	x0, x23
  401cb4:	bl	4014e0 <free@plt>
  401cb8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401cbc:	add	x1, x1, #0x90e
  401cc0:	mov	w2, #0x5                   	// #5
  401cc4:	mov	x0, xzr
  401cc8:	bl	401580 <dcgettext@plt>
  401ccc:	bl	4015b0 <printf@plt>
  401cd0:	mov	w0, w20
  401cd4:	bl	4013b0 <fsync@plt>
  401cd8:	mov	w19, w0
  401cdc:	mov	w0, w20
  401ce0:	bl	401450 <close@plt>
  401ce4:	orr	w8, w0, w19
  401ce8:	cbnz	w8, 401ea8 <ferror@plt+0x888>
  401cec:	ldp	x20, x19, [sp, #240]
  401cf0:	ldp	x22, x21, [sp, #224]
  401cf4:	ldp	x24, x23, [sp, #208]
  401cf8:	ldp	x26, x25, [sp, #192]
  401cfc:	ldp	x28, x27, [sp, #176]
  401d00:	ldp	x29, x30, [sp, #160]
  401d04:	mov	w0, wzr
  401d08:	add	sp, sp, #0x100
  401d0c:	ret
  401d10:	tbz	w21, #31, 401d2c <ferror@plt+0x70c>
  401d14:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401d18:	add	x1, x1, #0x95a
  401d1c:	mov	w2, #0x5                   	// #5
  401d20:	mov	x0, xzr
  401d24:	bl	401580 <dcgettext@plt>
  401d28:	bl	401330 <perror@plt>
  401d2c:	adrp	x8, 415000 <ferror@plt+0x139e0>
  401d30:	ldr	x19, [x8, #464]
  401d34:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401d38:	add	x1, x1, #0x961
  401d3c:	mov	w2, #0x5                   	// #5
  401d40:	mov	x0, xzr
  401d44:	bl	401580 <dcgettext@plt>
  401d48:	ldp	w3, w2, [x29, #-12]
  401d4c:	mov	x1, x0
  401d50:	mov	x0, x19
  401d54:	mov	w4, w22
  401d58:	mov	w5, w21
  401d5c:	bl	4015e0 <fprintf@plt>
  401d60:	mov	x0, x23
  401d64:	bl	4014e0 <free@plt>
  401d68:	mov	w0, #0x1                   	// #1
  401d6c:	bl	401310 <exit@plt>
  401d70:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401d74:	add	x1, x1, #0x924
  401d78:	mov	w0, #0x1                   	// #1
  401d7c:	bl	4015f0 <err@plt>
  401d80:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401d84:	add	x1, x1, #0x914
  401d88:	mov	w0, #0x1                   	// #1
  401d8c:	bl	4015f0 <err@plt>
  401d90:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401d94:	add	x1, x1, #0x934
  401d98:	mov	w0, #0x1                   	// #1
  401d9c:	bl	4015f0 <err@plt>
  401da0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401da4:	add	x1, x1, #0x541
  401da8:	mov	w2, #0x5                   	// #5
  401dac:	mov	x0, xzr
  401db0:	bl	401580 <dcgettext@plt>
  401db4:	adrp	x8, 415000 <ferror@plt+0x139e0>
  401db8:	ldr	x1, [x8, #496]
  401dbc:	adrp	x2, 404000 <ferror@plt+0x29e0>
  401dc0:	add	x2, x2, #0x54d
  401dc4:	bl	4015b0 <printf@plt>
  401dc8:	mov	w0, wzr
  401dcc:	bl	401310 <exit@plt>
  401dd0:	bl	401edc <ferror@plt+0x8bc>
  401dd4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401dd8:	add	x1, x1, #0x586
  401ddc:	mov	w2, #0x5                   	// #5
  401de0:	mov	x0, xzr
  401de4:	bl	401580 <dcgettext@plt>
  401de8:	bl	401540 <warnx@plt>
  401dec:	adrp	x8, 415000 <ferror@plt+0x139e0>
  401df0:	ldr	x19, [x8, #464]
  401df4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401df8:	add	x1, x1, #0x55f
  401dfc:	mov	w2, #0x5                   	// #5
  401e00:	mov	x0, xzr
  401e04:	bl	401580 <dcgettext@plt>
  401e08:	adrp	x8, 415000 <ferror@plt+0x139e0>
  401e0c:	ldr	x2, [x8, #496]
  401e10:	mov	x1, x0
  401e14:	mov	x0, x19
  401e18:	bl	4015e0 <fprintf@plt>
  401e1c:	mov	w0, #0x1                   	// #1
  401e20:	bl	401310 <exit@plt>
  401e24:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401e28:	add	x1, x1, #0x59a
  401e2c:	b	401e5c <ferror@plt+0x83c>
  401e30:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401e34:	add	x1, x1, #0x5ac
  401e38:	mov	w2, #0x5                   	// #5
  401e3c:	mov	x0, xzr
  401e40:	bl	401580 <dcgettext@plt>
  401e44:	ldr	x2, [x22, x19, lsl #3]
  401e48:	mov	x1, x0
  401e4c:	mov	w0, #0x1                   	// #1
  401e50:	bl	401590 <errx@plt>
  401e54:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401e58:	add	x1, x1, #0x5c3
  401e5c:	mov	w2, #0x5                   	// #5
  401e60:	mov	x0, xzr
  401e64:	bl	401580 <dcgettext@plt>
  401e68:	ldr	x2, [x22, x19, lsl #3]
  401e6c:	mov	x1, x0
  401e70:	mov	w0, #0x1                   	// #1
  401e74:	bl	4015f0 <err@plt>
  401e78:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401e7c:	add	x1, x1, #0x5d2
  401e80:	b	401eb0 <ferror@plt+0x890>
  401e84:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401e88:	add	x1, x1, #0x642
  401e8c:	b	401eb0 <ferror@plt+0x890>
  401e90:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401e94:	add	x1, x1, #0x67f
  401e98:	b	401eb0 <ferror@plt+0x890>
  401e9c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401ea0:	add	x1, x1, #0x6ba
  401ea4:	b	401eb0 <ferror@plt+0x890>
  401ea8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401eac:	add	x1, x1, #0x6f6
  401eb0:	mov	w2, #0x5                   	// #5
  401eb4:	mov	x0, xzr
  401eb8:	bl	401580 <dcgettext@plt>
  401ebc:	mov	x1, x0
  401ec0:	mov	w0, #0x1                   	// #1
  401ec4:	bl	4015f0 <err@plt>
  401ec8:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401ecc:	add	x1, x1, #0x9c6
  401ed0:	mov	w0, #0x1                   	// #1
  401ed4:	mov	x2, x22
  401ed8:	bl	4015f0 <err@plt>
  401edc:	stp	x29, x30, [sp, #-32]!
  401ee0:	adrp	x8, 415000 <ferror@plt+0x139e0>
  401ee4:	str	x19, [sp, #16]
  401ee8:	ldr	x19, [x8, #488]
  401eec:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401ef0:	add	x1, x1, #0x70f
  401ef4:	mov	w2, #0x5                   	// #5
  401ef8:	mov	x0, xzr
  401efc:	mov	x29, sp
  401f00:	bl	401580 <dcgettext@plt>
  401f04:	mov	x1, x19
  401f08:	bl	401300 <fputs@plt>
  401f0c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401f10:	add	x1, x1, #0x718
  401f14:	mov	w2, #0x5                   	// #5
  401f18:	mov	x0, xzr
  401f1c:	bl	401580 <dcgettext@plt>
  401f20:	adrp	x8, 415000 <ferror@plt+0x139e0>
  401f24:	ldr	x2, [x8, #496]
  401f28:	mov	x1, x0
  401f2c:	mov	x0, x19
  401f30:	bl	4015e0 <fprintf@plt>
  401f34:	mov	w0, #0xa                   	// #10
  401f38:	mov	x1, x19
  401f3c:	bl	401360 <fputc@plt>
  401f40:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401f44:	add	x1, x1, #0x730
  401f48:	mov	w2, #0x5                   	// #5
  401f4c:	mov	x0, xzr
  401f50:	bl	401580 <dcgettext@plt>
  401f54:	mov	x1, x19
  401f58:	bl	401300 <fputs@plt>
  401f5c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401f60:	add	x1, x1, #0x75d
  401f64:	mov	w2, #0x5                   	// #5
  401f68:	mov	x0, xzr
  401f6c:	bl	401580 <dcgettext@plt>
  401f70:	mov	x1, x19
  401f74:	bl	401300 <fputs@plt>
  401f78:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401f7c:	add	x1, x1, #0x768
  401f80:	mov	w2, #0x5                   	// #5
  401f84:	mov	x0, xzr
  401f88:	bl	401580 <dcgettext@plt>
  401f8c:	mov	x1, x19
  401f90:	bl	401300 <fputs@plt>
  401f94:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401f98:	add	x1, x1, #0x79d
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	mov	x0, xzr
  401fa4:	bl	401580 <dcgettext@plt>
  401fa8:	mov	x1, x19
  401fac:	bl	401300 <fputs@plt>
  401fb0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401fb4:	add	x1, x1, #0x7c5
  401fb8:	mov	w2, #0x5                   	// #5
  401fbc:	mov	x0, xzr
  401fc0:	bl	401580 <dcgettext@plt>
  401fc4:	mov	x1, x19
  401fc8:	bl	401300 <fputs@plt>
  401fcc:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401fd0:	add	x1, x1, #0x832
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	mov	x0, xzr
  401fdc:	bl	401580 <dcgettext@plt>
  401fe0:	mov	x1, x19
  401fe4:	bl	401300 <fputs@plt>
  401fe8:	mov	w0, #0xa                   	// #10
  401fec:	mov	x1, x19
  401ff0:	bl	401360 <fputc@plt>
  401ff4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  401ff8:	add	x1, x1, #0x88d
  401ffc:	mov	w2, #0x5                   	// #5
  402000:	mov	x0, xzr
  402004:	bl	401580 <dcgettext@plt>
  402008:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40200c:	mov	x19, x0
  402010:	add	x1, x1, #0x8ae
  402014:	mov	w2, #0x5                   	// #5
  402018:	mov	x0, xzr
  40201c:	bl	401580 <dcgettext@plt>
  402020:	mov	x4, x0
  402024:	adrp	x0, 404000 <ferror@plt+0x29e0>
  402028:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40202c:	adrp	x3, 404000 <ferror@plt+0x29e0>
  402030:	add	x0, x0, #0x870
  402034:	add	x1, x1, #0x881
  402038:	add	x3, x3, #0x89f
  40203c:	mov	x2, x19
  402040:	bl	4015b0 <printf@plt>
  402044:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402048:	add	x1, x1, #0x8be
  40204c:	mov	w2, #0x5                   	// #5
  402050:	mov	x0, xzr
  402054:	bl	401580 <dcgettext@plt>
  402058:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40205c:	add	x1, x1, #0x8d9
  402060:	bl	4015b0 <printf@plt>
  402064:	mov	w0, wzr
  402068:	bl	401310 <exit@plt>
  40206c:	stp	x29, x30, [sp, #-32]!
  402070:	adrp	x8, 415000 <ferror@plt+0x139e0>
  402074:	stp	x20, x19, [sp, #16]
  402078:	ldr	x20, [x8, #488]
  40207c:	mov	x29, sp
  402080:	bl	4015c0 <__errno_location@plt>
  402084:	mov	x19, x0
  402088:	str	wzr, [x0]
  40208c:	mov	x0, x20
  402090:	bl	401620 <ferror@plt>
  402094:	cbnz	w0, 402134 <ferror@plt+0xb14>
  402098:	mov	x0, x20
  40209c:	bl	401530 <fflush@plt>
  4020a0:	cbz	w0, 4020f4 <ferror@plt+0xad4>
  4020a4:	ldr	w20, [x19]
  4020a8:	cmp	w20, #0x9
  4020ac:	b.eq	4020b8 <ferror@plt+0xa98>  // b.none
  4020b0:	cmp	w20, #0x20
  4020b4:	b.ne	40214c <ferror@plt+0xb2c>  // b.any
  4020b8:	adrp	x8, 415000 <ferror@plt+0x139e0>
  4020bc:	ldr	x20, [x8, #464]
  4020c0:	str	wzr, [x19]
  4020c4:	mov	x0, x20
  4020c8:	bl	401620 <ferror@plt>
  4020cc:	cbnz	w0, 402174 <ferror@plt+0xb54>
  4020d0:	mov	x0, x20
  4020d4:	bl	401530 <fflush@plt>
  4020d8:	cbz	w0, 402114 <ferror@plt+0xaf4>
  4020dc:	ldr	w8, [x19]
  4020e0:	cmp	w8, #0x9
  4020e4:	b.ne	402174 <ferror@plt+0xb54>  // b.any
  4020e8:	ldp	x20, x19, [sp, #16]
  4020ec:	ldp	x29, x30, [sp], #32
  4020f0:	ret
  4020f4:	mov	x0, x20
  4020f8:	bl	4013a0 <fileno@plt>
  4020fc:	tbnz	w0, #31, 4020a4 <ferror@plt+0xa84>
  402100:	bl	401320 <dup@plt>
  402104:	tbnz	w0, #31, 4020a4 <ferror@plt+0xa84>
  402108:	bl	401450 <close@plt>
  40210c:	cbnz	w0, 4020a4 <ferror@plt+0xa84>
  402110:	b	4020b8 <ferror@plt+0xa98>
  402114:	mov	x0, x20
  402118:	bl	4013a0 <fileno@plt>
  40211c:	tbnz	w0, #31, 4020dc <ferror@plt+0xabc>
  402120:	bl	401320 <dup@plt>
  402124:	tbnz	w0, #31, 4020dc <ferror@plt+0xabc>
  402128:	bl	401450 <close@plt>
  40212c:	cbnz	w0, 4020dc <ferror@plt+0xabc>
  402130:	b	4020e8 <ferror@plt+0xac8>
  402134:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402138:	add	x1, x1, #0x703
  40213c:	mov	w2, #0x5                   	// #5
  402140:	mov	x0, xzr
  402144:	bl	401580 <dcgettext@plt>
  402148:	b	402164 <ferror@plt+0xb44>
  40214c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402150:	add	x1, x1, #0x703
  402154:	mov	w2, #0x5                   	// #5
  402158:	mov	x0, xzr
  40215c:	bl	401580 <dcgettext@plt>
  402160:	cbnz	w20, 402170 <ferror@plt+0xb50>
  402164:	bl	401540 <warnx@plt>
  402168:	mov	w0, #0x1                   	// #1
  40216c:	bl	4012d0 <_exit@plt>
  402170:	bl	4014b0 <warn@plt>
  402174:	mov	w0, #0x1                   	// #1
  402178:	bl	4012d0 <_exit@plt>
  40217c:	sub	sp, sp, #0x90
  402180:	mov	w1, w0
  402184:	mov	x2, sp
  402188:	mov	w0, wzr
  40218c:	stp	x29, x30, [sp, #128]
  402190:	add	x29, sp, #0x80
  402194:	bl	401570 <__fxstat@plt>
  402198:	ldr	w8, [sp, #16]
  40219c:	cmp	w0, #0x0
  4021a0:	ldp	x29, x30, [sp, #128]
  4021a4:	cset	w9, eq  // eq = none
  4021a8:	and	w8, w8, #0xf000
  4021ac:	cmp	w8, #0x6, lsl #12
  4021b0:	cset	w8, eq  // eq = none
  4021b4:	and	w0, w9, w8
  4021b8:	add	sp, sp, #0x90
  4021bc:	ret
  4021c0:	sub	sp, sp, #0x50
  4021c4:	mov	w1, #0x400                 	// #1024
  4021c8:	mov	w2, wzr
  4021cc:	stp	x29, x30, [sp, #16]
  4021d0:	str	x23, [sp, #32]
  4021d4:	stp	x22, x21, [sp, #48]
  4021d8:	stp	x20, x19, [sp, #64]
  4021dc:	add	x29, sp, #0x10
  4021e0:	mov	w19, w0
  4021e4:	mov	w20, #0x400                 	// #1024
  4021e8:	bl	401370 <lseek@plt>
  4021ec:	mov	x21, xzr
  4021f0:	tbnz	x0, #63, 402244 <ferror@plt+0xc24>
  4021f4:	mov	w22, #0x400                 	// #1024
  4021f8:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  4021fc:	sub	x1, x29, #0x4
  402200:	mov	w2, #0x1                   	// #1
  402204:	mov	w0, w19
  402208:	bl	401550 <read@plt>
  40220c:	cmp	x0, #0x0
  402210:	b.le	402270 <ferror@plt+0xc50>
  402214:	cmn	x22, #0x1
  402218:	b.eq	4022cc <ferror@plt+0xcac>  // b.none
  40221c:	lsl	x8, x22, #1
  402220:	cmp	x22, x23
  402224:	csinv	x20, x8, xzr, ls  // ls = plast
  402228:	mov	w0, w19
  40222c:	mov	x1, x20
  402230:	mov	w2, wzr
  402234:	bl	401370 <lseek@plt>
  402238:	mov	x21, x22
  40223c:	mov	x22, x20
  402240:	tbz	x0, #63, 4021fc <ferror@plt+0xbdc>
  402244:	mov	x22, x20
  402248:	b	402270 <ferror@plt+0xc50>
  40224c:	add	x1, x29, #0x18
  402250:	mov	w2, #0x1                   	// #1
  402254:	mov	w0, w19
  402258:	bl	401550 <read@plt>
  40225c:	cmp	x0, #0x0
  402260:	cset	w8, gt
  402264:	cmp	x8, #0x0
  402268:	csel	x22, x20, x22, eq  // eq = none
  40226c:	csel	x21, x21, x20, eq  // eq = none
  402270:	sub	x8, x22, #0x1
  402274:	cmp	x21, x8
  402278:	b.cs	4022a0 <ferror@plt+0xc80>  // b.hs, b.nlast
  40227c:	add	x8, x21, x22
  402280:	lsr	x20, x8, #1
  402284:	mov	w0, w19
  402288:	mov	x1, x20
  40228c:	mov	w2, wzr
  402290:	bl	401370 <lseek@plt>
  402294:	tbz	x0, #63, 40224c <ferror@plt+0xc2c>
  402298:	mov	x8, xzr
  40229c:	b	402264 <ferror@plt+0xc44>
  4022a0:	mov	w0, w19
  4022a4:	mov	x1, xzr
  4022a8:	mov	w2, wzr
  4022ac:	bl	401370 <lseek@plt>
  4022b0:	tbnz	x0, #63, 4022c4 <ferror@plt+0xca4>
  4022b4:	add	x1, x29, #0x1c
  4022b8:	mov	w2, #0x1                   	// #1
  4022bc:	mov	w0, w19
  4022c0:	bl	401550 <read@plt>
  4022c4:	add	x0, x21, #0x1
  4022c8:	b	4022d0 <ferror@plt+0xcb0>
  4022cc:	mov	x0, #0xffffffffffffffff    	// #-1
  4022d0:	ldp	x20, x19, [sp, #64]
  4022d4:	ldp	x22, x21, [sp, #48]
  4022d8:	ldr	x23, [sp, #32]
  4022dc:	ldp	x29, x30, [sp, #16]
  4022e0:	add	sp, sp, #0x50
  4022e4:	ret
  4022e8:	sub	sp, sp, #0xa0
  4022ec:	stp	x20, x19, [sp, #144]
  4022f0:	mov	x19, x1
  4022f4:	mov	w1, #0x1272                	// #4722
  4022f8:	movk	w1, #0x8008, lsl #16
  4022fc:	mov	x2, x19
  402300:	stp	x29, x30, [sp, #128]
  402304:	add	x29, sp, #0x80
  402308:	mov	w20, w0
  40230c:	bl	401600 <ioctl@plt>
  402310:	tbnz	w0, #31, 402328 <ferror@plt+0xd08>
  402314:	mov	w0, wzr
  402318:	ldp	x20, x19, [sp, #144]
  40231c:	ldp	x29, x30, [sp, #128]
  402320:	add	sp, sp, #0xa0
  402324:	ret
  402328:	mov	x2, sp
  40232c:	mov	w1, #0x1260                	// #4704
  402330:	mov	w0, w20
  402334:	bl	401600 <ioctl@plt>
  402338:	tbnz	w0, #31, 40234c <ferror@plt+0xd2c>
  40233c:	ldr	x8, [sp]
  402340:	mov	w0, wzr
  402344:	lsl	x8, x8, #9
  402348:	b	4023b8 <ferror@plt+0xd98>
  40234c:	mov	w1, #0x204                 	// #516
  402350:	mov	x2, sp
  402354:	movk	w1, #0x8020, lsl #16
  402358:	mov	w0, w20
  40235c:	bl	401600 <ioctl@plt>
  402360:	tbnz	w0, #31, 402374 <ferror@plt+0xd54>
  402364:	ldr	w8, [sp]
  402368:	mov	w0, wzr
  40236c:	lsl	x8, x8, #9
  402370:	b	4023b8 <ferror@plt+0xd98>
  402374:	mov	x2, sp
  402378:	mov	w0, wzr
  40237c:	mov	w1, w20
  402380:	bl	401570 <__fxstat@plt>
  402384:	ldr	w8, [sp, #16]
  402388:	and	w8, w8, #0xf000
  40238c:	cbnz	w0, 4023a0 <ferror@plt+0xd80>
  402390:	cmp	w8, #0x8, lsl #12
  402394:	b.ne	4023a0 <ferror@plt+0xd80>  // b.any
  402398:	ldr	x8, [sp, #48]
  40239c:	b	4023b4 <ferror@plt+0xd94>
  4023a0:	cmp	w8, #0x6, lsl #12
  4023a4:	b.ne	4023cc <ferror@plt+0xdac>  // b.any
  4023a8:	mov	w0, w20
  4023ac:	bl	4021c0 <ferror@plt+0xba0>
  4023b0:	mov	x8, x0
  4023b4:	mov	w0, wzr
  4023b8:	str	x8, [x19]
  4023bc:	ldp	x20, x19, [sp, #144]
  4023c0:	ldp	x29, x30, [sp, #128]
  4023c4:	add	sp, sp, #0xa0
  4023c8:	ret
  4023cc:	mov	w0, #0xffffffff            	// #-1
  4023d0:	ldp	x20, x19, [sp, #144]
  4023d4:	ldp	x29, x30, [sp, #128]
  4023d8:	add	sp, sp, #0xa0
  4023dc:	ret
  4023e0:	stp	x29, x30, [sp, #-32]!
  4023e4:	mov	x29, sp
  4023e8:	str	x19, [sp, #16]
  4023ec:	mov	x19, x1
  4023f0:	add	x1, x29, #0x18
  4023f4:	bl	4022e8 <ferror@plt+0xcc8>
  4023f8:	cbz	w0, 40240c <ferror@plt+0xdec>
  4023fc:	mov	w0, #0xffffffff            	// #-1
  402400:	ldr	x19, [sp, #16]
  402404:	ldp	x29, x30, [sp], #32
  402408:	ret
  40240c:	ldr	x8, [x29, #24]
  402410:	lsr	x8, x8, #9
  402414:	str	x8, [x19]
  402418:	ldr	x19, [sp, #16]
  40241c:	ldp	x29, x30, [sp], #32
  402420:	ret
  402424:	stp	x29, x30, [sp, #-16]!
  402428:	mov	x2, x1
  40242c:	mov	w1, #0x1268                	// #4712
  402430:	mov	x29, sp
  402434:	bl	401600 <ioctl@plt>
  402438:	asr	w0, w0, #31
  40243c:	ldp	x29, x30, [sp], #16
  402440:	ret
  402444:	sub	sp, sp, #0x20
  402448:	str	x1, [sp, #8]
  40244c:	add	x2, sp, #0x8
  402450:	mov	w1, #0x127b                	// #4731
  402454:	stp	x29, x30, [sp, #16]
  402458:	add	x29, sp, #0x10
  40245c:	bl	401600 <ioctl@plt>
  402460:	ldp	x29, x30, [sp, #16]
  402464:	asr	w0, w0, #31
  402468:	add	sp, sp, #0x20
  40246c:	ret
  402470:	sub	sp, sp, #0x20
  402474:	stp	x29, x30, [sp, #16]
  402478:	add	x29, sp, #0x10
  40247c:	sub	x2, x29, #0x4
  402480:	mov	w1, #0x127a                	// #4730
  402484:	bl	401600 <ioctl@plt>
  402488:	ldur	w8, [x29, #-4]
  40248c:	cmp	w0, #0x0
  402490:	ldp	x29, x30, [sp, #16]
  402494:	cset	w9, ge  // ge = tcont
  402498:	cmp	w8, #0x0
  40249c:	cset	w8, ne  // ne = any
  4024a0:	and	w0, w9, w8
  4024a4:	add	sp, sp, #0x20
  4024a8:	ret
  4024ac:	sub	sp, sp, #0xb0
  4024b0:	stp	x29, x30, [sp, #128]
  4024b4:	stp	x20, x19, [sp, #160]
  4024b8:	ldr	w8, [x0, #16]
  4024bc:	mov	x20, x1
  4024c0:	orr	w9, w2, #0x80
  4024c4:	str	x21, [sp, #144]
  4024c8:	and	w8, w8, #0xf000
  4024cc:	cmp	w8, #0x6, lsl #12
  4024d0:	mov	x21, x0
  4024d4:	csel	w1, w9, w2, eq  // eq = none
  4024d8:	mov	x0, x20
  4024dc:	add	x29, sp, #0x80
  4024e0:	bl	4013d0 <open@plt>
  4024e4:	mov	w19, w0
  4024e8:	tbnz	w0, #31, 402584 <ferror@plt+0xf64>
  4024ec:	mov	x2, sp
  4024f0:	mov	w0, wzr
  4024f4:	mov	w1, w19
  4024f8:	bl	401570 <__fxstat@plt>
  4024fc:	tbnz	w0, #31, 40256c <ferror@plt+0xf4c>
  402500:	ldr	x8, [sp]
  402504:	ldr	x9, [x21]
  402508:	cmp	x8, x9
  40250c:	b.ne	40256c <ferror@plt+0xf4c>  // b.any
  402510:	ldr	x8, [sp, #8]
  402514:	ldr	x9, [x21, #8]
  402518:	cmp	x8, x9
  40251c:	b.ne	40256c <ferror@plt+0xf4c>  // b.any
  402520:	ldr	w8, [x21, #16]
  402524:	and	w8, w8, #0xf000
  402528:	cmp	w8, #0x6, lsl #12
  40252c:	b.ne	402584 <ferror@plt+0xf64>  // b.any
  402530:	mov	x2, sp
  402534:	mov	w1, #0x127a                	// #4730
  402538:	mov	w0, w19
  40253c:	bl	401600 <ioctl@plt>
  402540:	tbnz	w0, #31, 402584 <ferror@plt+0xf64>
  402544:	ldr	w8, [sp]
  402548:	cbz	w8, 402584 <ferror@plt+0xf64>
  40254c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402550:	add	x1, x1, #0xa60
  402554:	mov	w2, #0x5                   	// #5
  402558:	mov	x0, xzr
  40255c:	bl	401580 <dcgettext@plt>
  402560:	mov	x1, x20
  402564:	bl	401540 <warnx@plt>
  402568:	b	402584 <ferror@plt+0xf64>
  40256c:	mov	w0, w19
  402570:	bl	401450 <close@plt>
  402574:	bl	4015c0 <__errno_location@plt>
  402578:	mov	w8, #0x4d                  	// #77
  40257c:	str	w8, [x0]
  402580:	mov	w19, #0xffffffff            	// #-1
  402584:	mov	w0, w19
  402588:	ldp	x20, x19, [sp, #160]
  40258c:	ldr	x21, [sp, #144]
  402590:	ldp	x29, x30, [sp, #128]
  402594:	add	sp, sp, #0xb0
  402598:	ret
  40259c:	stp	x29, x30, [sp, #-16]!
  4025a0:	mov	w1, #0x5331                	// #21297
  4025a4:	mov	x2, xzr
  4025a8:	mov	x29, sp
  4025ac:	bl	401600 <ioctl@plt>
  4025b0:	bic	w0, w0, w0, asr #31
  4025b4:	ldp	x29, x30, [sp], #16
  4025b8:	ret
  4025bc:	sub	sp, sp, #0x30
  4025c0:	stp	x20, x19, [sp, #32]
  4025c4:	mov	x19, x2
  4025c8:	mov	x20, x1
  4025cc:	mov	x2, sp
  4025d0:	mov	w1, #0x301                 	// #769
  4025d4:	stp	x29, x30, [sp, #16]
  4025d8:	add	x29, sp, #0x10
  4025dc:	bl	401600 <ioctl@plt>
  4025e0:	cbz	w0, 4025f8 <ferror@plt+0xfd8>
  4025e4:	mov	w0, #0xffffffff            	// #-1
  4025e8:	ldp	x20, x19, [sp, #32]
  4025ec:	ldp	x29, x30, [sp, #16]
  4025f0:	add	sp, sp, #0x30
  4025f4:	ret
  4025f8:	ldrb	w8, [sp]
  4025fc:	str	w8, [x20]
  402600:	ldrb	w8, [sp, #1]
  402604:	str	w8, [x19]
  402608:	ldp	x20, x19, [sp, #32]
  40260c:	ldp	x29, x30, [sp, #16]
  402610:	add	sp, sp, #0x30
  402614:	ret
  402618:	cmp	w0, #0x7f
  40261c:	b.hi	4026a4 <ferror@plt+0x1084>  // b.pmore
  402620:	adrp	x9, 404000 <ferror@plt+0x29e0>
  402624:	mov	w8, w0
  402628:	add	x9, x9, #0x9e0
  40262c:	adr	x10, 402644 <ferror@plt+0x1024>
  402630:	ldrb	w11, [x9, x8]
  402634:	add	x10, x10, x11, lsl #2
  402638:	adrp	x0, 404000 <ferror@plt+0x29e0>
  40263c:	add	x0, x0, #0xaa1
  402640:	br	x10
  402644:	adrp	x0, 404000 <ferror@plt+0x29e0>
  402648:	add	x0, x0, #0xa7a
  40264c:	ret
  402650:	adrp	x0, 404000 <ferror@plt+0x29e0>
  402654:	add	x0, x0, #0xa7f
  402658:	ret
  40265c:	adrp	x0, 404000 <ferror@plt+0x29e0>
  402660:	add	x0, x0, #0xa87
  402664:	ret
  402668:	adrp	x0, 404000 <ferror@plt+0x29e0>
  40266c:	add	x0, x0, #0xa91
  402670:	ret
  402674:	adrp	x0, 404000 <ferror@plt+0x29e0>
  402678:	add	x0, x0, #0x50d
  40267c:	ret
  402680:	adrp	x0, 404000 <ferror@plt+0x29e0>
  402684:	add	x0, x0, #0xa96
  402688:	ret
  40268c:	adrp	x0, 404000 <ferror@plt+0x29e0>
  402690:	add	x0, x0, #0xa9e
  402694:	ret
  402698:	adrp	x0, 404000 <ferror@plt+0x29e0>
  40269c:	add	x0, x0, #0xaae
  4026a0:	ret
  4026a4:	mov	x0, xzr
  4026a8:	ret
  4026ac:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4026b0:	add	x0, x0, #0xab3
  4026b4:	ret
  4026b8:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4026bc:	add	x0, x0, #0xab8
  4026c0:	ret
  4026c4:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4026c8:	add	x0, x0, #0xac2
  4026cc:	ret
  4026d0:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4026d4:	add	x0, x0, #0xac6
  4026d8:	ret
  4026dc:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4026e0:	add	x0, x0, #0xaca
  4026e4:	ret
  4026e8:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4026ec:	add	x0, x0, #0xaa6
  4026f0:	ret
  4026f4:	adrp	x8, 415000 <ferror@plt+0x139e0>
  4026f8:	str	w0, [x8, #456]
  4026fc:	ret
  402700:	sub	sp, sp, #0x70
  402704:	stp	x29, x30, [sp, #16]
  402708:	stp	x28, x27, [sp, #32]
  40270c:	stp	x26, x25, [sp, #48]
  402710:	stp	x24, x23, [sp, #64]
  402714:	stp	x22, x21, [sp, #80]
  402718:	stp	x20, x19, [sp, #96]
  40271c:	add	x29, sp, #0x10
  402720:	str	xzr, [x1]
  402724:	cbz	x0, 402768 <ferror@plt+0x1148>
  402728:	ldrb	w22, [x0]
  40272c:	mov	x20, x0
  402730:	cbz	x22, 402768 <ferror@plt+0x1148>
  402734:	mov	x21, x2
  402738:	mov	x19, x1
  40273c:	bl	4014c0 <__ctype_b_loc@plt>
  402740:	ldr	x8, [x0]
  402744:	mov	x23, x0
  402748:	ldrh	w9, [x8, x22, lsl #1]
  40274c:	tbz	w9, #13, 402760 <ferror@plt+0x1140>
  402750:	add	x9, x20, #0x1
  402754:	ldrb	w22, [x9], #1
  402758:	ldrh	w10, [x8, x22, lsl #1]
  40275c:	tbnz	w10, #13, 402754 <ferror@plt+0x1134>
  402760:	cmp	w22, #0x2d
  402764:	b.ne	40279c <ferror@plt+0x117c>  // b.any
  402768:	mov	w22, #0xffffffea            	// #-22
  40276c:	neg	w19, w22
  402770:	bl	4015c0 <__errno_location@plt>
  402774:	str	w19, [x0]
  402778:	mov	w0, w22
  40277c:	ldp	x20, x19, [sp, #96]
  402780:	ldp	x22, x21, [sp, #80]
  402784:	ldp	x24, x23, [sp, #64]
  402788:	ldp	x26, x25, [sp, #48]
  40278c:	ldp	x28, x27, [sp, #32]
  402790:	ldp	x29, x30, [sp, #16]
  402794:	add	sp, sp, #0x70
  402798:	ret
  40279c:	bl	4015c0 <__errno_location@plt>
  4027a0:	mov	x24, x0
  4027a4:	str	wzr, [x0]
  4027a8:	add	x1, sp, #0x8
  4027ac:	mov	x0, x20
  4027b0:	mov	w2, wzr
  4027b4:	mov	w3, wzr
  4027b8:	str	xzr, [sp, #8]
  4027bc:	bl	401430 <__strtoul_internal@plt>
  4027c0:	ldr	x25, [sp, #8]
  4027c4:	ldr	w8, [x24]
  4027c8:	cmp	x25, x20
  4027cc:	b.eq	40294c <ferror@plt+0x132c>  // b.none
  4027d0:	add	x9, x0, #0x1
  4027d4:	mov	x20, x0
  4027d8:	cmp	x9, #0x1
  4027dc:	b.hi	4027e4 <ferror@plt+0x11c4>  // b.pmore
  4027e0:	cbnz	w8, 402950 <ferror@plt+0x1330>
  4027e4:	cbz	x25, 40295c <ferror@plt+0x133c>
  4027e8:	ldrb	w8, [x25]
  4027ec:	cbz	w8, 40295c <ferror@plt+0x133c>
  4027f0:	mov	w27, wzr
  4027f4:	mov	x28, xzr
  4027f8:	b	402808 <ferror@plt+0x11e8>
  4027fc:	mov	x28, xzr
  402800:	str	x22, [sp, #8]
  402804:	mov	x25, x22
  402808:	ldrb	w8, [x25, #1]
  40280c:	cmp	w8, #0x61
  402810:	b.le	402840 <ferror@plt+0x1220>
  402814:	cmp	w8, #0x62
  402818:	b.eq	402848 <ferror@plt+0x1228>  // b.none
  40281c:	cmp	w8, #0x69
  402820:	b.ne	402858 <ferror@plt+0x1238>  // b.any
  402824:	ldrb	w8, [x25, #2]
  402828:	orr	w8, w8, #0x20
  40282c:	cmp	w8, #0x62
  402830:	b.ne	402858 <ferror@plt+0x1238>  // b.any
  402834:	ldrb	w8, [x25, #3]
  402838:	cbnz	w8, 402858 <ferror@plt+0x1238>
  40283c:	b	40296c <ferror@plt+0x134c>
  402840:	cmp	w8, #0x42
  402844:	b.ne	402854 <ferror@plt+0x1234>  // b.any
  402848:	ldrb	w8, [x25, #2]
  40284c:	cbnz	w8, 402858 <ferror@plt+0x1238>
  402850:	b	402974 <ferror@plt+0x1354>
  402854:	cbz	w8, 40296c <ferror@plt+0x134c>
  402858:	bl	401390 <localeconv@plt>
  40285c:	cbz	x0, 40287c <ferror@plt+0x125c>
  402860:	ldr	x22, [x0]
  402864:	cbz	x22, 402888 <ferror@plt+0x1268>
  402868:	mov	x0, x22
  40286c:	bl	4012f0 <strlen@plt>
  402870:	mov	x26, x0
  402874:	mov	w8, #0x1                   	// #1
  402878:	b	402890 <ferror@plt+0x1270>
  40287c:	mov	w8, wzr
  402880:	mov	x22, xzr
  402884:	b	40288c <ferror@plt+0x126c>
  402888:	mov	w8, wzr
  40288c:	mov	x26, xzr
  402890:	cbnz	x28, 402768 <ferror@plt+0x1148>
  402894:	ldrb	w9, [x25]
  402898:	eor	w8, w8, #0x1
  40289c:	cmp	w9, #0x0
  4028a0:	cset	w9, eq  // eq = none
  4028a4:	orr	w8, w8, w9
  4028a8:	tbnz	w8, #0, 402768 <ferror@plt+0x1148>
  4028ac:	mov	x0, x22
  4028b0:	mov	x1, x25
  4028b4:	mov	x2, x26
  4028b8:	bl	4013f0 <strncmp@plt>
  4028bc:	cbnz	w0, 402768 <ferror@plt+0x1148>
  4028c0:	add	x22, x25, x26
  4028c4:	ldrb	w8, [x22]
  4028c8:	cmp	w8, #0x30
  4028cc:	b.ne	4028e0 <ferror@plt+0x12c0>  // b.any
  4028d0:	ldrb	w8, [x22, #1]!
  4028d4:	add	w27, w27, #0x1
  4028d8:	cmp	w8, #0x30
  4028dc:	b.eq	4028d0 <ferror@plt+0x12b0>  // b.none
  4028e0:	ldr	x9, [x23]
  4028e4:	sxtb	x8, w8
  4028e8:	ldrh	w8, [x9, x8, lsl #1]
  4028ec:	tbz	w8, #11, 4027fc <ferror@plt+0x11dc>
  4028f0:	add	x1, sp, #0x8
  4028f4:	mov	x0, x22
  4028f8:	mov	w2, wzr
  4028fc:	mov	w3, wzr
  402900:	str	wzr, [x24]
  402904:	str	xzr, [sp, #8]
  402908:	bl	401430 <__strtoul_internal@plt>
  40290c:	ldr	x25, [sp, #8]
  402910:	ldr	w8, [x24]
  402914:	cmp	x25, x22
  402918:	b.eq	40294c <ferror@plt+0x132c>  // b.none
  40291c:	add	x9, x0, #0x1
  402920:	cmp	x9, #0x1
  402924:	b.hi	40292c <ferror@plt+0x130c>  // b.pmore
  402928:	cbnz	w8, 402950 <ferror@plt+0x1330>
  40292c:	mov	x28, xzr
  402930:	cbz	x0, 402808 <ferror@plt+0x11e8>
  402934:	cbz	x25, 402768 <ferror@plt+0x1148>
  402938:	ldrb	w8, [x25]
  40293c:	mov	w22, #0xffffffea            	// #-22
  402940:	mov	x28, x0
  402944:	cbnz	w8, 402808 <ferror@plt+0x11e8>
  402948:	b	40276c <ferror@plt+0x114c>
  40294c:	cbz	w8, 402768 <ferror@plt+0x1148>
  402950:	neg	w22, w8
  402954:	tbz	w22, #31, 402778 <ferror@plt+0x1158>
  402958:	b	40276c <ferror@plt+0x114c>
  40295c:	mov	w22, wzr
  402960:	str	x20, [x19]
  402964:	tbz	w22, #31, 402778 <ferror@plt+0x1158>
  402968:	b	40276c <ferror@plt+0x114c>
  40296c:	mov	w24, #0x400                 	// #1024
  402970:	b	402978 <ferror@plt+0x1358>
  402974:	mov	w24, #0x3e8                 	// #1000
  402978:	ldrsb	w22, [x25]
  40297c:	adrp	x23, 404000 <ferror@plt+0x29e0>
  402980:	add	x23, x23, #0xadd
  402984:	mov	w2, #0x9                   	// #9
  402988:	mov	x0, x23
  40298c:	mov	w1, w22
  402990:	bl	401560 <memchr@plt>
  402994:	cbnz	x0, 4029b4 <ferror@plt+0x1394>
  402998:	adrp	x23, 404000 <ferror@plt+0x29e0>
  40299c:	add	x23, x23, #0xae6
  4029a0:	mov	w2, #0x9                   	// #9
  4029a4:	mov	x0, x23
  4029a8:	mov	w1, w22
  4029ac:	bl	401560 <memchr@plt>
  4029b0:	cbz	x0, 402768 <ferror@plt+0x1148>
  4029b4:	sub	w8, w0, w23
  4029b8:	adds	w8, w8, #0x1
  4029bc:	b.cs	4029e0 <ferror@plt+0x13c0>  // b.hs, b.nlast
  4029c0:	mvn	w9, w0
  4029c4:	add	w9, w9, w23
  4029c8:	umulh	x10, x24, x20
  4029cc:	cmp	xzr, x10
  4029d0:	b.ne	4029e8 <ferror@plt+0x13c8>  // b.any
  4029d4:	adds	w9, w9, #0x1
  4029d8:	mul	x20, x20, x24
  4029dc:	b.cc	4029c8 <ferror@plt+0x13a8>  // b.lo, b.ul, b.last
  4029e0:	mov	w22, wzr
  4029e4:	b	4029ec <ferror@plt+0x13cc>
  4029e8:	mov	w22, #0xffffffde            	// #-34
  4029ec:	cbz	x21, 4029f4 <ferror@plt+0x13d4>
  4029f0:	str	w8, [x21]
  4029f4:	cbz	x28, 402960 <ferror@plt+0x1340>
  4029f8:	cbz	w8, 402960 <ferror@plt+0x1340>
  4029fc:	mvn	w8, w0
  402a00:	add	w9, w8, w23
  402a04:	mov	w8, #0x1                   	// #1
  402a08:	umulh	x10, x24, x8
  402a0c:	cmp	xzr, x10
  402a10:	b.ne	402a20 <ferror@plt+0x1400>  // b.any
  402a14:	adds	w9, w9, #0x1
  402a18:	mul	x8, x8, x24
  402a1c:	b.cc	402a08 <ferror@plt+0x13e8>  // b.lo, b.ul, b.last
  402a20:	mov	w9, #0xa                   	// #10
  402a24:	cmp	x28, #0xb
  402a28:	b.cc	402a3c <ferror@plt+0x141c>  // b.lo, b.ul, b.last
  402a2c:	add	x9, x9, x9, lsl #2
  402a30:	lsl	x9, x9, #1
  402a34:	cmp	x9, x28
  402a38:	b.cc	402a2c <ferror@plt+0x140c>  // b.lo, b.ul, b.last
  402a3c:	cmp	w27, #0x1
  402a40:	b.lt	402aec <ferror@plt+0x14cc>  // b.tstop
  402a44:	cmp	w27, #0x3
  402a48:	b.hi	402a54 <ferror@plt+0x1434>  // b.pmore
  402a4c:	mov	w10, wzr
  402a50:	b	402ad8 <ferror@plt+0x14b8>
  402a54:	mov	w10, #0x1                   	// #1
  402a58:	dup	v0.2d, x10
  402a5c:	and	w10, w27, #0xfffffffc
  402a60:	mov	v1.16b, v0.16b
  402a64:	mov	v1.d[0], x9
  402a68:	mov	w9, w10
  402a6c:	fmov	x12, d1
  402a70:	mov	x11, v1.d[1]
  402a74:	add	x12, x12, x12, lsl #2
  402a78:	fmov	x13, d0
  402a7c:	lsl	x12, x12, #1
  402a80:	add	x11, x11, x11, lsl #2
  402a84:	add	x13, x13, x13, lsl #2
  402a88:	mov	x14, v0.d[1]
  402a8c:	fmov	d1, x12
  402a90:	lsl	x11, x11, #1
  402a94:	lsl	x13, x13, #1
  402a98:	mov	v1.d[1], x11
  402a9c:	add	x11, x14, x14, lsl #2
  402aa0:	fmov	d0, x13
  402aa4:	lsl	x11, x11, #1
  402aa8:	subs	w9, w9, #0x4
  402aac:	mov	v0.d[1], x11
  402ab0:	b.ne	402a6c <ferror@plt+0x144c>  // b.any
  402ab4:	mov	x9, v1.d[1]
  402ab8:	mov	x11, v0.d[1]
  402abc:	fmov	x12, d1
  402ac0:	fmov	x13, d0
  402ac4:	mul	x12, x13, x12
  402ac8:	mul	x9, x11, x9
  402acc:	cmp	w27, w10
  402ad0:	mul	x9, x12, x9
  402ad4:	b.eq	402aec <ferror@plt+0x14cc>  // b.none
  402ad8:	sub	w10, w27, w10
  402adc:	add	x9, x9, x9, lsl #2
  402ae0:	subs	w10, w10, #0x1
  402ae4:	lsl	x9, x9, #1
  402ae8:	b.ne	402adc <ferror@plt+0x14bc>  // b.any
  402aec:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402af0:	mov	w12, #0x1                   	// #1
  402af4:	movk	x10, #0xcccd
  402af8:	mov	w11, #0xa                   	// #10
  402afc:	b	402b10 <ferror@plt+0x14f0>
  402b00:	cmp	x28, #0x9
  402b04:	mov	x28, x13
  402b08:	mov	x12, x14
  402b0c:	b.ls	402960 <ferror@plt+0x1340>  // b.plast
  402b10:	umulh	x13, x28, x10
  402b14:	lsr	x13, x13, #3
  402b18:	add	x14, x12, x12, lsl #2
  402b1c:	msub	x15, x13, x11, x28
  402b20:	lsl	x14, x14, #1
  402b24:	cbz	x15, 402b00 <ferror@plt+0x14e0>
  402b28:	udiv	x12, x9, x12
  402b2c:	udiv	x12, x12, x15
  402b30:	udiv	x12, x8, x12
  402b34:	add	x20, x12, x20
  402b38:	b	402b00 <ferror@plt+0x14e0>
  402b3c:	mov	x2, xzr
  402b40:	b	402700 <ferror@plt+0x10e0>
  402b44:	stp	x29, x30, [sp, #-48]!
  402b48:	stp	x20, x19, [sp, #32]
  402b4c:	mov	x20, x1
  402b50:	mov	x19, x0
  402b54:	str	x21, [sp, #16]
  402b58:	mov	x29, sp
  402b5c:	cbz	x0, 402b90 <ferror@plt+0x1570>
  402b60:	ldrb	w21, [x19]
  402b64:	mov	x8, x19
  402b68:	cbz	w21, 402b94 <ferror@plt+0x1574>
  402b6c:	bl	4014c0 <__ctype_b_loc@plt>
  402b70:	ldr	x9, [x0]
  402b74:	mov	x8, x19
  402b78:	and	x10, x21, #0xff
  402b7c:	ldrh	w10, [x9, x10, lsl #1]
  402b80:	tbz	w10, #11, 402b94 <ferror@plt+0x1574>
  402b84:	ldrb	w21, [x8, #1]!
  402b88:	cbnz	w21, 402b78 <ferror@plt+0x1558>
  402b8c:	b	402b94 <ferror@plt+0x1574>
  402b90:	mov	x8, xzr
  402b94:	cbz	x20, 402b9c <ferror@plt+0x157c>
  402b98:	str	x8, [x20]
  402b9c:	cmp	x8, x19
  402ba0:	b.ls	402bc0 <ferror@plt+0x15a0>  // b.plast
  402ba4:	ldrb	w8, [x8]
  402ba8:	cmp	w8, #0x0
  402bac:	cset	w0, eq  // eq = none
  402bb0:	ldp	x20, x19, [sp, #32]
  402bb4:	ldr	x21, [sp, #16]
  402bb8:	ldp	x29, x30, [sp], #48
  402bbc:	ret
  402bc0:	mov	w0, wzr
  402bc4:	ldp	x20, x19, [sp, #32]
  402bc8:	ldr	x21, [sp, #16]
  402bcc:	ldp	x29, x30, [sp], #48
  402bd0:	ret
  402bd4:	stp	x29, x30, [sp, #-48]!
  402bd8:	stp	x20, x19, [sp, #32]
  402bdc:	mov	x20, x1
  402be0:	mov	x19, x0
  402be4:	str	x21, [sp, #16]
  402be8:	mov	x29, sp
  402bec:	cbz	x0, 402c20 <ferror@plt+0x1600>
  402bf0:	ldrb	w21, [x19]
  402bf4:	mov	x8, x19
  402bf8:	cbz	w21, 402c24 <ferror@plt+0x1604>
  402bfc:	bl	4014c0 <__ctype_b_loc@plt>
  402c00:	ldr	x9, [x0]
  402c04:	mov	x8, x19
  402c08:	and	x10, x21, #0xff
  402c0c:	ldrh	w10, [x9, x10, lsl #1]
  402c10:	tbz	w10, #12, 402c24 <ferror@plt+0x1604>
  402c14:	ldrb	w21, [x8, #1]!
  402c18:	cbnz	w21, 402c08 <ferror@plt+0x15e8>
  402c1c:	b	402c24 <ferror@plt+0x1604>
  402c20:	mov	x8, xzr
  402c24:	cbz	x20, 402c2c <ferror@plt+0x160c>
  402c28:	str	x8, [x20]
  402c2c:	cmp	x8, x19
  402c30:	b.ls	402c50 <ferror@plt+0x1630>  // b.plast
  402c34:	ldrb	w8, [x8]
  402c38:	cmp	w8, #0x0
  402c3c:	cset	w0, eq  // eq = none
  402c40:	ldp	x20, x19, [sp, #32]
  402c44:	ldr	x21, [sp, #16]
  402c48:	ldp	x29, x30, [sp], #48
  402c4c:	ret
  402c50:	mov	w0, wzr
  402c54:	ldp	x20, x19, [sp, #32]
  402c58:	ldr	x21, [sp, #16]
  402c5c:	ldp	x29, x30, [sp], #48
  402c60:	ret
  402c64:	sub	sp, sp, #0x110
  402c68:	stp	x29, x30, [sp, #208]
  402c6c:	add	x29, sp, #0xd0
  402c70:	mov	x8, #0xffffffffffffffd0    	// #-48
  402c74:	mov	x9, sp
  402c78:	sub	x10, x29, #0x50
  402c7c:	stp	x28, x23, [sp, #224]
  402c80:	stp	x22, x21, [sp, #240]
  402c84:	stp	x20, x19, [sp, #256]
  402c88:	mov	x20, x1
  402c8c:	mov	x19, x0
  402c90:	movk	x8, #0xff80, lsl #32
  402c94:	add	x11, x29, #0x40
  402c98:	add	x9, x9, #0x80
  402c9c:	add	x22, x10, #0x30
  402ca0:	mov	w23, #0xffffffd0            	// #-48
  402ca4:	stp	x2, x3, [x29, #-80]
  402ca8:	stp	x4, x5, [x29, #-64]
  402cac:	stp	x6, x7, [x29, #-48]
  402cb0:	stp	q1, q2, [sp, #16]
  402cb4:	stp	q3, q4, [sp, #48]
  402cb8:	str	q0, [sp]
  402cbc:	stp	q5, q6, [sp, #80]
  402cc0:	str	q7, [sp, #112]
  402cc4:	stp	x9, x8, [x29, #-16]
  402cc8:	stp	x11, x22, [x29, #-32]
  402ccc:	tbnz	w23, #31, 402cd8 <ferror@plt+0x16b8>
  402cd0:	mov	w8, w23
  402cd4:	b	402cf0 <ferror@plt+0x16d0>
  402cd8:	add	w8, w23, #0x8
  402cdc:	cmn	w23, #0x8
  402ce0:	stur	w8, [x29, #-8]
  402ce4:	b.gt	402cf0 <ferror@plt+0x16d0>
  402ce8:	add	x9, x22, w23, sxtw
  402cec:	b	402cfc <ferror@plt+0x16dc>
  402cf0:	ldur	x9, [x29, #-32]
  402cf4:	add	x10, x9, #0x8
  402cf8:	stur	x10, [x29, #-32]
  402cfc:	ldr	x1, [x9]
  402d00:	cbz	x1, 402d78 <ferror@plt+0x1758>
  402d04:	tbnz	w8, #31, 402d10 <ferror@plt+0x16f0>
  402d08:	mov	w23, w8
  402d0c:	b	402d28 <ferror@plt+0x1708>
  402d10:	add	w23, w8, #0x8
  402d14:	cmn	w8, #0x8
  402d18:	stur	w23, [x29, #-8]
  402d1c:	b.gt	402d28 <ferror@plt+0x1708>
  402d20:	add	x8, x22, w8, sxtw
  402d24:	b	402d34 <ferror@plt+0x1714>
  402d28:	ldur	x8, [x29, #-32]
  402d2c:	add	x9, x8, #0x8
  402d30:	stur	x9, [x29, #-32]
  402d34:	ldr	x21, [x8]
  402d38:	cbz	x21, 402d78 <ferror@plt+0x1758>
  402d3c:	mov	x0, x19
  402d40:	bl	4014a0 <strcmp@plt>
  402d44:	cbz	w0, 402d5c <ferror@plt+0x173c>
  402d48:	mov	x0, x19
  402d4c:	mov	x1, x21
  402d50:	bl	4014a0 <strcmp@plt>
  402d54:	cbnz	w0, 402ccc <ferror@plt+0x16ac>
  402d58:	b	402d60 <ferror@plt+0x1740>
  402d5c:	mov	w0, #0x1                   	// #1
  402d60:	ldp	x20, x19, [sp, #256]
  402d64:	ldp	x22, x21, [sp, #240]
  402d68:	ldp	x28, x23, [sp, #224]
  402d6c:	ldp	x29, x30, [sp, #208]
  402d70:	add	sp, sp, #0x110
  402d74:	ret
  402d78:	adrp	x8, 415000 <ferror@plt+0x139e0>
  402d7c:	ldr	w0, [x8, #456]
  402d80:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402d84:	add	x1, x1, #0xaef
  402d88:	mov	x2, x20
  402d8c:	mov	x3, x19
  402d90:	bl	401590 <errx@plt>
  402d94:	cbz	x1, 402db8 <ferror@plt+0x1798>
  402d98:	sxtb	w8, w2
  402d9c:	ldrsb	w9, [x0]
  402da0:	cbz	w9, 402db8 <ferror@plt+0x1798>
  402da4:	cmp	w8, w9
  402da8:	b.eq	402dbc <ferror@plt+0x179c>  // b.none
  402dac:	sub	x1, x1, #0x1
  402db0:	add	x0, x0, #0x1
  402db4:	cbnz	x1, 402d9c <ferror@plt+0x177c>
  402db8:	mov	x0, xzr
  402dbc:	ret
  402dc0:	stp	x29, x30, [sp, #-32]!
  402dc4:	stp	x20, x19, [sp, #16]
  402dc8:	mov	x29, sp
  402dcc:	mov	x20, x1
  402dd0:	mov	x19, x0
  402dd4:	bl	402f30 <ferror@plt+0x1910>
  402dd8:	cmp	x0, w0, sxtw
  402ddc:	b.ne	402df4 <ferror@plt+0x17d4>  // b.any
  402de0:	cmp	w0, w0, sxth
  402de4:	b.ne	402df4 <ferror@plt+0x17d4>  // b.any
  402de8:	ldp	x20, x19, [sp, #16]
  402dec:	ldp	x29, x30, [sp], #32
  402df0:	ret
  402df4:	bl	4015c0 <__errno_location@plt>
  402df8:	mov	w8, #0x22                  	// #34
  402dfc:	str	w8, [x0]
  402e00:	adrp	x8, 415000 <ferror@plt+0x139e0>
  402e04:	ldr	w0, [x8, #456]
  402e08:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402e0c:	add	x1, x1, #0xaef
  402e10:	mov	x2, x20
  402e14:	mov	x3, x19
  402e18:	bl	4015f0 <err@plt>
  402e1c:	stp	x29, x30, [sp, #-32]!
  402e20:	stp	x20, x19, [sp, #16]
  402e24:	mov	x29, sp
  402e28:	mov	x20, x1
  402e2c:	mov	x19, x0
  402e30:	bl	402f30 <ferror@plt+0x1910>
  402e34:	cmp	x0, w0, sxtw
  402e38:	b.ne	402e48 <ferror@plt+0x1828>  // b.any
  402e3c:	ldp	x20, x19, [sp, #16]
  402e40:	ldp	x29, x30, [sp], #32
  402e44:	ret
  402e48:	bl	4015c0 <__errno_location@plt>
  402e4c:	mov	w8, #0x22                  	// #34
  402e50:	str	w8, [x0]
  402e54:	adrp	x8, 415000 <ferror@plt+0x139e0>
  402e58:	ldr	w0, [x8, #456]
  402e5c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402e60:	add	x1, x1, #0xaef
  402e64:	mov	x2, x20
  402e68:	mov	x3, x19
  402e6c:	bl	4015f0 <err@plt>
  402e70:	stp	x29, x30, [sp, #-32]!
  402e74:	mov	w2, #0xa                   	// #10
  402e78:	stp	x20, x19, [sp, #16]
  402e7c:	mov	x29, sp
  402e80:	mov	x20, x1
  402e84:	mov	x19, x0
  402e88:	bl	4030a0 <ferror@plt+0x1a80>
  402e8c:	lsr	x8, x0, #32
  402e90:	cbnz	x8, 402ea8 <ferror@plt+0x1888>
  402e94:	cmp	w0, #0x10, lsl #12
  402e98:	b.cs	402ea8 <ferror@plt+0x1888>  // b.hs, b.nlast
  402e9c:	ldp	x20, x19, [sp, #16]
  402ea0:	ldp	x29, x30, [sp], #32
  402ea4:	ret
  402ea8:	bl	4015c0 <__errno_location@plt>
  402eac:	mov	w8, #0x22                  	// #34
  402eb0:	str	w8, [x0]
  402eb4:	adrp	x8, 415000 <ferror@plt+0x139e0>
  402eb8:	ldr	w0, [x8, #456]
  402ebc:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402ec0:	add	x1, x1, #0xaef
  402ec4:	mov	x2, x20
  402ec8:	mov	x3, x19
  402ecc:	bl	4015f0 <err@plt>
  402ed0:	stp	x29, x30, [sp, #-32]!
  402ed4:	mov	w2, #0x10                  	// #16
  402ed8:	stp	x20, x19, [sp, #16]
  402edc:	mov	x29, sp
  402ee0:	mov	x20, x1
  402ee4:	mov	x19, x0
  402ee8:	bl	4030a0 <ferror@plt+0x1a80>
  402eec:	lsr	x8, x0, #32
  402ef0:	cbnz	x8, 402f08 <ferror@plt+0x18e8>
  402ef4:	cmp	w0, #0x10, lsl #12
  402ef8:	b.cs	402f08 <ferror@plt+0x18e8>  // b.hs, b.nlast
  402efc:	ldp	x20, x19, [sp, #16]
  402f00:	ldp	x29, x30, [sp], #32
  402f04:	ret
  402f08:	bl	4015c0 <__errno_location@plt>
  402f0c:	mov	w8, #0x22                  	// #34
  402f10:	str	w8, [x0]
  402f14:	adrp	x8, 415000 <ferror@plt+0x139e0>
  402f18:	ldr	w0, [x8, #456]
  402f1c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402f20:	add	x1, x1, #0xaef
  402f24:	mov	x2, x20
  402f28:	mov	x3, x19
  402f2c:	bl	4015f0 <err@plt>
  402f30:	stp	x29, x30, [sp, #-48]!
  402f34:	mov	x29, sp
  402f38:	str	x21, [sp, #16]
  402f3c:	stp	x20, x19, [sp, #32]
  402f40:	mov	x20, x1
  402f44:	mov	x19, x0
  402f48:	str	xzr, [x29, #24]
  402f4c:	bl	4015c0 <__errno_location@plt>
  402f50:	str	wzr, [x0]
  402f54:	cbz	x19, 402fa8 <ferror@plt+0x1988>
  402f58:	ldrb	w8, [x19]
  402f5c:	cbz	w8, 402fa8 <ferror@plt+0x1988>
  402f60:	mov	x21, x0
  402f64:	add	x1, x29, #0x18
  402f68:	mov	w2, #0xa                   	// #10
  402f6c:	mov	x0, x19
  402f70:	mov	w3, wzr
  402f74:	bl	4013e0 <__strtol_internal@plt>
  402f78:	ldr	w8, [x21]
  402f7c:	cbnz	w8, 402fc4 <ferror@plt+0x19a4>
  402f80:	ldr	x8, [x29, #24]
  402f84:	cmp	x8, x19
  402f88:	b.eq	402fa8 <ferror@plt+0x1988>  // b.none
  402f8c:	cbz	x8, 402f98 <ferror@plt+0x1978>
  402f90:	ldrb	w8, [x8]
  402f94:	cbnz	w8, 402fa8 <ferror@plt+0x1988>
  402f98:	ldp	x20, x19, [sp, #32]
  402f9c:	ldr	x21, [sp, #16]
  402fa0:	ldp	x29, x30, [sp], #48
  402fa4:	ret
  402fa8:	adrp	x8, 415000 <ferror@plt+0x139e0>
  402fac:	ldr	w0, [x8, #456]
  402fb0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402fb4:	add	x1, x1, #0xaef
  402fb8:	mov	x2, x20
  402fbc:	mov	x3, x19
  402fc0:	bl	401590 <errx@plt>
  402fc4:	adrp	x9, 415000 <ferror@plt+0x139e0>
  402fc8:	ldr	w0, [x9, #456]
  402fcc:	cmp	w8, #0x22
  402fd0:	b.ne	402fb0 <ferror@plt+0x1990>  // b.any
  402fd4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  402fd8:	add	x1, x1, #0xaef
  402fdc:	mov	x2, x20
  402fe0:	mov	x3, x19
  402fe4:	bl	4015f0 <err@plt>
  402fe8:	stp	x29, x30, [sp, #-32]!
  402fec:	mov	w2, #0xa                   	// #10
  402ff0:	stp	x20, x19, [sp, #16]
  402ff4:	mov	x29, sp
  402ff8:	mov	x20, x1
  402ffc:	mov	x19, x0
  403000:	bl	4030a0 <ferror@plt+0x1a80>
  403004:	lsr	x8, x0, #32
  403008:	cbnz	x8, 403018 <ferror@plt+0x19f8>
  40300c:	ldp	x20, x19, [sp, #16]
  403010:	ldp	x29, x30, [sp], #32
  403014:	ret
  403018:	bl	4015c0 <__errno_location@plt>
  40301c:	mov	w8, #0x22                  	// #34
  403020:	str	w8, [x0]
  403024:	adrp	x8, 415000 <ferror@plt+0x139e0>
  403028:	ldr	w0, [x8, #456]
  40302c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403030:	add	x1, x1, #0xaef
  403034:	mov	x2, x20
  403038:	mov	x3, x19
  40303c:	bl	4015f0 <err@plt>
  403040:	stp	x29, x30, [sp, #-32]!
  403044:	mov	w2, #0x10                  	// #16
  403048:	stp	x20, x19, [sp, #16]
  40304c:	mov	x29, sp
  403050:	mov	x20, x1
  403054:	mov	x19, x0
  403058:	bl	4030a0 <ferror@plt+0x1a80>
  40305c:	lsr	x8, x0, #32
  403060:	cbnz	x8, 403070 <ferror@plt+0x1a50>
  403064:	ldp	x20, x19, [sp, #16]
  403068:	ldp	x29, x30, [sp], #32
  40306c:	ret
  403070:	bl	4015c0 <__errno_location@plt>
  403074:	mov	w8, #0x22                  	// #34
  403078:	str	w8, [x0]
  40307c:	adrp	x8, 415000 <ferror@plt+0x139e0>
  403080:	ldr	w0, [x8, #456]
  403084:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403088:	add	x1, x1, #0xaef
  40308c:	mov	x2, x20
  403090:	mov	x3, x19
  403094:	bl	4015f0 <err@plt>
  403098:	mov	w2, #0xa                   	// #10
  40309c:	b	4030a0 <ferror@plt+0x1a80>
  4030a0:	sub	sp, sp, #0x40
  4030a4:	stp	x29, x30, [sp, #16]
  4030a8:	stp	x22, x21, [sp, #32]
  4030ac:	stp	x20, x19, [sp, #48]
  4030b0:	add	x29, sp, #0x10
  4030b4:	mov	w21, w2
  4030b8:	mov	x20, x1
  4030bc:	mov	x19, x0
  4030c0:	str	xzr, [sp, #8]
  4030c4:	bl	4015c0 <__errno_location@plt>
  4030c8:	str	wzr, [x0]
  4030cc:	cbz	x19, 403124 <ferror@plt+0x1b04>
  4030d0:	ldrb	w8, [x19]
  4030d4:	cbz	w8, 403124 <ferror@plt+0x1b04>
  4030d8:	mov	x22, x0
  4030dc:	add	x1, sp, #0x8
  4030e0:	mov	x0, x19
  4030e4:	mov	w2, w21
  4030e8:	mov	w3, wzr
  4030ec:	bl	401430 <__strtoul_internal@plt>
  4030f0:	ldr	w8, [x22]
  4030f4:	cbnz	w8, 403140 <ferror@plt+0x1b20>
  4030f8:	ldr	x8, [sp, #8]
  4030fc:	cmp	x8, x19
  403100:	b.eq	403124 <ferror@plt+0x1b04>  // b.none
  403104:	cbz	x8, 403110 <ferror@plt+0x1af0>
  403108:	ldrb	w8, [x8]
  40310c:	cbnz	w8, 403124 <ferror@plt+0x1b04>
  403110:	ldp	x20, x19, [sp, #48]
  403114:	ldp	x22, x21, [sp, #32]
  403118:	ldp	x29, x30, [sp, #16]
  40311c:	add	sp, sp, #0x40
  403120:	ret
  403124:	adrp	x8, 415000 <ferror@plt+0x139e0>
  403128:	ldr	w0, [x8, #456]
  40312c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403130:	add	x1, x1, #0xaef
  403134:	mov	x2, x20
  403138:	mov	x3, x19
  40313c:	bl	401590 <errx@plt>
  403140:	adrp	x9, 415000 <ferror@plt+0x139e0>
  403144:	ldr	w0, [x9, #456]
  403148:	cmp	w8, #0x22
  40314c:	b.ne	40312c <ferror@plt+0x1b0c>  // b.any
  403150:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403154:	add	x1, x1, #0xaef
  403158:	mov	x2, x20
  40315c:	mov	x3, x19
  403160:	bl	4015f0 <err@plt>
  403164:	mov	w2, #0x10                  	// #16
  403168:	b	4030a0 <ferror@plt+0x1a80>
  40316c:	stp	x29, x30, [sp, #-48]!
  403170:	mov	x29, sp
  403174:	str	x21, [sp, #16]
  403178:	stp	x20, x19, [sp, #32]
  40317c:	mov	x20, x1
  403180:	mov	x19, x0
  403184:	str	xzr, [x29, #24]
  403188:	bl	4015c0 <__errno_location@plt>
  40318c:	str	wzr, [x0]
  403190:	cbz	x19, 4031dc <ferror@plt+0x1bbc>
  403194:	ldrb	w8, [x19]
  403198:	cbz	w8, 4031dc <ferror@plt+0x1bbc>
  40319c:	mov	x21, x0
  4031a0:	add	x1, x29, #0x18
  4031a4:	mov	x0, x19
  4031a8:	bl	401340 <strtod@plt>
  4031ac:	ldr	w8, [x21]
  4031b0:	cbnz	w8, 4031f8 <ferror@plt+0x1bd8>
  4031b4:	ldr	x8, [x29, #24]
  4031b8:	cmp	x8, x19
  4031bc:	b.eq	4031dc <ferror@plt+0x1bbc>  // b.none
  4031c0:	cbz	x8, 4031cc <ferror@plt+0x1bac>
  4031c4:	ldrb	w8, [x8]
  4031c8:	cbnz	w8, 4031dc <ferror@plt+0x1bbc>
  4031cc:	ldp	x20, x19, [sp, #32]
  4031d0:	ldr	x21, [sp, #16]
  4031d4:	ldp	x29, x30, [sp], #48
  4031d8:	ret
  4031dc:	adrp	x8, 415000 <ferror@plt+0x139e0>
  4031e0:	ldr	w0, [x8, #456]
  4031e4:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4031e8:	add	x1, x1, #0xaef
  4031ec:	mov	x2, x20
  4031f0:	mov	x3, x19
  4031f4:	bl	401590 <errx@plt>
  4031f8:	adrp	x9, 415000 <ferror@plt+0x139e0>
  4031fc:	ldr	w0, [x9, #456]
  403200:	cmp	w8, #0x22
  403204:	b.ne	4031e4 <ferror@plt+0x1bc4>  // b.any
  403208:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40320c:	add	x1, x1, #0xaef
  403210:	mov	x2, x20
  403214:	mov	x3, x19
  403218:	bl	4015f0 <err@plt>
  40321c:	stp	x29, x30, [sp, #-48]!
  403220:	mov	x29, sp
  403224:	str	x21, [sp, #16]
  403228:	stp	x20, x19, [sp, #32]
  40322c:	mov	x20, x1
  403230:	mov	x19, x0
  403234:	str	xzr, [x29, #24]
  403238:	bl	4015c0 <__errno_location@plt>
  40323c:	str	wzr, [x0]
  403240:	cbz	x19, 403290 <ferror@plt+0x1c70>
  403244:	ldrb	w8, [x19]
  403248:	cbz	w8, 403290 <ferror@plt+0x1c70>
  40324c:	mov	x21, x0
  403250:	add	x1, x29, #0x18
  403254:	mov	w2, #0xa                   	// #10
  403258:	mov	x0, x19
  40325c:	bl	4014d0 <strtol@plt>
  403260:	ldr	w8, [x21]
  403264:	cbnz	w8, 4032ac <ferror@plt+0x1c8c>
  403268:	ldr	x8, [x29, #24]
  40326c:	cmp	x8, x19
  403270:	b.eq	403290 <ferror@plt+0x1c70>  // b.none
  403274:	cbz	x8, 403280 <ferror@plt+0x1c60>
  403278:	ldrb	w8, [x8]
  40327c:	cbnz	w8, 403290 <ferror@plt+0x1c70>
  403280:	ldp	x20, x19, [sp, #32]
  403284:	ldr	x21, [sp, #16]
  403288:	ldp	x29, x30, [sp], #48
  40328c:	ret
  403290:	adrp	x8, 415000 <ferror@plt+0x139e0>
  403294:	ldr	w0, [x8, #456]
  403298:	adrp	x1, 404000 <ferror@plt+0x29e0>
  40329c:	add	x1, x1, #0xaef
  4032a0:	mov	x2, x20
  4032a4:	mov	x3, x19
  4032a8:	bl	401590 <errx@plt>
  4032ac:	adrp	x9, 415000 <ferror@plt+0x139e0>
  4032b0:	ldr	w0, [x9, #456]
  4032b4:	cmp	w8, #0x22
  4032b8:	b.ne	403298 <ferror@plt+0x1c78>  // b.any
  4032bc:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4032c0:	add	x1, x1, #0xaef
  4032c4:	mov	x2, x20
  4032c8:	mov	x3, x19
  4032cc:	bl	4015f0 <err@plt>
  4032d0:	stp	x29, x30, [sp, #-48]!
  4032d4:	mov	x29, sp
  4032d8:	str	x21, [sp, #16]
  4032dc:	stp	x20, x19, [sp, #32]
  4032e0:	mov	x20, x1
  4032e4:	mov	x19, x0
  4032e8:	str	xzr, [x29, #24]
  4032ec:	bl	4015c0 <__errno_location@plt>
  4032f0:	str	wzr, [x0]
  4032f4:	cbz	x19, 403344 <ferror@plt+0x1d24>
  4032f8:	ldrb	w8, [x19]
  4032fc:	cbz	w8, 403344 <ferror@plt+0x1d24>
  403300:	mov	x21, x0
  403304:	add	x1, x29, #0x18
  403308:	mov	w2, #0xa                   	// #10
  40330c:	mov	x0, x19
  403310:	bl	4012e0 <strtoul@plt>
  403314:	ldr	w8, [x21]
  403318:	cbnz	w8, 403360 <ferror@plt+0x1d40>
  40331c:	ldr	x8, [x29, #24]
  403320:	cmp	x8, x19
  403324:	b.eq	403344 <ferror@plt+0x1d24>  // b.none
  403328:	cbz	x8, 403334 <ferror@plt+0x1d14>
  40332c:	ldrb	w8, [x8]
  403330:	cbnz	w8, 403344 <ferror@plt+0x1d24>
  403334:	ldp	x20, x19, [sp, #32]
  403338:	ldr	x21, [sp, #16]
  40333c:	ldp	x29, x30, [sp], #48
  403340:	ret
  403344:	adrp	x8, 415000 <ferror@plt+0x139e0>
  403348:	ldr	w0, [x8, #456]
  40334c:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403350:	add	x1, x1, #0xaef
  403354:	mov	x2, x20
  403358:	mov	x3, x19
  40335c:	bl	401590 <errx@plt>
  403360:	adrp	x9, 415000 <ferror@plt+0x139e0>
  403364:	ldr	w0, [x9, #456]
  403368:	cmp	w8, #0x22
  40336c:	b.ne	40334c <ferror@plt+0x1d2c>  // b.any
  403370:	adrp	x1, 404000 <ferror@plt+0x29e0>
  403374:	add	x1, x1, #0xaef
  403378:	mov	x2, x20
  40337c:	mov	x3, x19
  403380:	bl	4015f0 <err@plt>
  403384:	sub	sp, sp, #0x30
  403388:	stp	x20, x19, [sp, #32]
  40338c:	mov	x20, x1
  403390:	add	x1, sp, #0x8
  403394:	mov	x2, xzr
  403398:	stp	x29, x30, [sp, #16]
  40339c:	add	x29, sp, #0x10
  4033a0:	mov	x19, x0
  4033a4:	bl	402700 <ferror@plt+0x10e0>
  4033a8:	cbnz	w0, 4033c0 <ferror@plt+0x1da0>
  4033ac:	ldr	x0, [sp, #8]
  4033b0:	ldp	x20, x19, [sp, #32]
  4033b4:	ldp	x29, x30, [sp, #16]
  4033b8:	add	sp, sp, #0x30
  4033bc:	ret
  4033c0:	bl	4015c0 <__errno_location@plt>
  4033c4:	adrp	x9, 415000 <ferror@plt+0x139e0>
  4033c8:	ldr	w8, [x0]
  4033cc:	ldr	w0, [x9, #456]
  4033d0:	adrp	x1, 404000 <ferror@plt+0x29e0>
  4033d4:	add	x1, x1, #0xaef
  4033d8:	mov	x2, x20
  4033dc:	mov	x3, x19
  4033e0:	cbnz	w8, 4033e8 <ferror@plt+0x1dc8>
  4033e4:	bl	401590 <errx@plt>
  4033e8:	bl	4015f0 <err@plt>
  4033ec:	stp	x29, x30, [sp, #-32]!
  4033f0:	str	x19, [sp, #16]
  4033f4:	mov	x19, x1
  4033f8:	mov	x1, x2
  4033fc:	mov	x29, sp
  403400:	bl	40316c <ferror@plt+0x1b4c>
  403404:	fcvtzs	x8, d0
  403408:	mov	x9, #0x848000000000        	// #145685290680320
  40340c:	movk	x9, #0x412e, lsl #48
  403410:	scvtf	d1, x8
  403414:	fmov	d2, x9
  403418:	fsub	d0, d0, d1
  40341c:	fmul	d0, d0, d2
  403420:	fcvtzs	x9, d0
  403424:	stp	x8, x9, [x19]
  403428:	ldr	x19, [sp, #16]
  40342c:	ldp	x29, x30, [sp], #32
  403430:	ret
  403434:	and	w8, w0, #0xf000
  403438:	sub	w8, w8, #0x1, lsl #12
  40343c:	lsr	w9, w8, #12
  403440:	cmp	w9, #0xb
  403444:	mov	w8, wzr
  403448:	b.hi	40349c <ferror@plt+0x1e7c>  // b.pmore
  40344c:	adrp	x10, 404000 <ferror@plt+0x29e0>
  403450:	add	x10, x10, #0xad1
  403454:	adr	x11, 403468 <ferror@plt+0x1e48>
  403458:	ldrb	w12, [x10, x9]
  40345c:	add	x11, x11, x12, lsl #2
  403460:	mov	w9, #0x64                  	// #100
  403464:	br	x11
  403468:	mov	w9, #0x70                  	// #112
  40346c:	b	403494 <ferror@plt+0x1e74>
  403470:	mov	w9, #0x63                  	// #99
  403474:	b	403494 <ferror@plt+0x1e74>
  403478:	mov	w9, #0x62                  	// #98
  40347c:	b	403494 <ferror@plt+0x1e74>
  403480:	mov	w9, #0x6c                  	// #108
  403484:	b	403494 <ferror@plt+0x1e74>
  403488:	mov	w9, #0x73                  	// #115
  40348c:	b	403494 <ferror@plt+0x1e74>
  403490:	mov	w9, #0x2d                  	// #45
  403494:	mov	w8, #0x1                   	// #1
  403498:	strb	w9, [x1]
  40349c:	tst	w0, #0x100
  4034a0:	mov	w9, #0x72                  	// #114
  4034a4:	mov	w10, #0x2d                  	// #45
  4034a8:	add	x11, x1, x8
  4034ac:	mov	w12, #0x77                  	// #119
  4034b0:	csel	w17, w10, w9, eq  // eq = none
  4034b4:	tst	w0, #0x80
  4034b8:	mov	w14, #0x53                  	// #83
  4034bc:	mov	w15, #0x73                  	// #115
  4034c0:	mov	w16, #0x78                  	// #120
  4034c4:	strb	w17, [x11]
  4034c8:	csel	w17, w10, w12, eq  // eq = none
  4034cc:	tst	w0, #0x40
  4034d0:	orr	x13, x8, #0x2
  4034d4:	strb	w17, [x11, #1]
  4034d8:	csel	w11, w15, w14, ne  // ne = any
  4034dc:	csel	w17, w16, w10, ne  // ne = any
  4034e0:	tst	w0, #0x800
  4034e4:	csel	w11, w17, w11, eq  // eq = none
  4034e8:	add	x13, x13, x1
  4034ec:	tst	w0, #0x20
  4034f0:	strb	w11, [x13]
  4034f4:	csel	w11, w10, w9, eq  // eq = none
  4034f8:	tst	w0, #0x10
  4034fc:	strb	w11, [x13, #1]
  403500:	csel	w11, w10, w12, eq  // eq = none
  403504:	tst	w0, #0x8
  403508:	csel	w14, w15, w14, ne  // ne = any
  40350c:	csel	w15, w16, w10, ne  // ne = any
  403510:	tst	w0, #0x400
  403514:	orr	x8, x8, #0x6
  403518:	csel	w14, w15, w14, eq  // eq = none
  40351c:	tst	w0, #0x4
  403520:	add	x8, x8, x1
  403524:	csel	w9, w10, w9, eq  // eq = none
  403528:	tst	w0, #0x2
  40352c:	mov	w17, #0x54                  	// #84
  403530:	strb	w11, [x13, #2]
  403534:	mov	w11, #0x74                  	// #116
  403538:	strb	w14, [x13, #3]
  40353c:	strb	w9, [x8]
  403540:	csel	w9, w10, w12, eq  // eq = none
  403544:	tst	w0, #0x1
  403548:	strb	w9, [x8, #1]
  40354c:	csel	w9, w11, w17, ne  // ne = any
  403550:	csel	w10, w16, w10, ne  // ne = any
  403554:	tst	w0, #0x200
  403558:	csel	w9, w10, w9, eq  // eq = none
  40355c:	mov	x0, x1
  403560:	strb	w9, [x8, #2]
  403564:	strb	wzr, [x8, #3]
  403568:	ret
  40356c:	sub	sp, sp, #0x50
  403570:	add	x8, sp, #0x8
  403574:	stp	x29, x30, [sp, #48]
  403578:	stp	x20, x19, [sp, #64]
  40357c:	add	x29, sp, #0x30
  403580:	tbz	w0, #1, 403590 <ferror@plt+0x1f70>
  403584:	orr	x8, x8, #0x1
  403588:	mov	w9, #0x20                  	// #32
  40358c:	strb	w9, [sp, #8]
  403590:	cmp	x1, #0x400
  403594:	b.cs	4035a8 <ferror@plt+0x1f88>  // b.hs, b.nlast
  403598:	mov	w9, #0x42                  	// #66
  40359c:	mov	w19, w1
  4035a0:	strh	w9, [x8]
  4035a4:	b	403708 <ferror@plt+0x20e8>
  4035a8:	cmp	x1, #0x100, lsl #12
  4035ac:	b.cs	4035b8 <ferror@plt+0x1f98>  // b.hs, b.nlast
  4035b0:	mov	w9, #0xa                   	// #10
  4035b4:	b	4035fc <ferror@plt+0x1fdc>
  4035b8:	lsr	x9, x1, #30
  4035bc:	cbnz	x9, 4035c8 <ferror@plt+0x1fa8>
  4035c0:	mov	w9, #0x14                  	// #20
  4035c4:	b	4035fc <ferror@plt+0x1fdc>
  4035c8:	lsr	x9, x1, #40
  4035cc:	cbnz	x9, 4035d8 <ferror@plt+0x1fb8>
  4035d0:	mov	w9, #0x1e                  	// #30
  4035d4:	b	4035fc <ferror@plt+0x1fdc>
  4035d8:	lsr	x9, x1, #50
  4035dc:	cbnz	x9, 4035e8 <ferror@plt+0x1fc8>
  4035e0:	mov	w9, #0x28                  	// #40
  4035e4:	b	4035fc <ferror@plt+0x1fdc>
  4035e8:	lsr	x9, x1, #60
  4035ec:	mov	w10, #0x3c                  	// #60
  4035f0:	cmp	x9, #0x0
  4035f4:	mov	w9, #0x32                  	// #50
  4035f8:	csel	w9, w9, w10, eq  // eq = none
  4035fc:	mov	w10, #0xcccd                	// #52429
  403600:	movk	w10, #0xcccc, lsl #16
  403604:	adrp	x11, 404000 <ferror@plt+0x29e0>
  403608:	umull	x10, w9, w10
  40360c:	add	x11, x11, #0xaf8
  403610:	lsr	x10, x10, #35
  403614:	ldrb	w12, [x11, x10]
  403618:	mov	x10, #0xffffffffffffffff    	// #-1
  40361c:	lsl	x10, x10, x9
  403620:	mov	x11, x8
  403624:	lsr	x19, x1, x9
  403628:	bic	x10, x1, x10
  40362c:	strb	w12, [x11], #1
  403630:	tbz	w0, #0, 403648 <ferror@plt+0x2028>
  403634:	cmp	w9, #0xa
  403638:	b.cc	403648 <ferror@plt+0x2028>  // b.lo, b.ul, b.last
  40363c:	mov	w11, #0x4269                	// #17001
  403640:	sturh	w11, [x8, #1]
  403644:	add	x11, x8, #0x3
  403648:	strb	wzr, [x11]
  40364c:	cbz	x10, 403708 <ferror@plt+0x20e8>
  403650:	sub	w8, w9, #0xa
  403654:	lsr	x8, x10, x8
  403658:	tbnz	w0, #2, 403670 <ferror@plt+0x2050>
  40365c:	sub	x9, x8, #0x3b6
  403660:	cmp	x9, #0x64
  403664:	b.cs	4036e4 <ferror@plt+0x20c4>  // b.hs, b.nlast
  403668:	add	w19, w19, #0x1
  40366c:	b	403708 <ferror@plt+0x20e8>
  403670:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403674:	add	x8, x8, #0x5
  403678:	movk	x9, #0xcccd
  40367c:	umulh	x10, x8, x9
  403680:	lsr	x20, x10, #3
  403684:	mul	x9, x20, x9
  403688:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40368c:	ror	x9, x9, #1
  403690:	movk	x10, #0x1999, lsl #48
  403694:	cmp	x9, x10
  403698:	b.ls	4036e8 <ferror@plt+0x20c8>  // b.plast
  40369c:	cbz	x20, 403708 <ferror@plt+0x20e8>
  4036a0:	bl	401390 <localeconv@plt>
  4036a4:	cbz	x0, 4036b8 <ferror@plt+0x2098>
  4036a8:	ldr	x4, [x0]
  4036ac:	cbz	x4, 4036b8 <ferror@plt+0x2098>
  4036b0:	ldrb	w8, [x4]
  4036b4:	cbnz	w8, 4036c0 <ferror@plt+0x20a0>
  4036b8:	adrp	x4, 404000 <ferror@plt+0x29e0>
  4036bc:	add	x4, x4, #0xb00
  4036c0:	adrp	x2, 404000 <ferror@plt+0x29e0>
  4036c4:	add	x2, x2, #0xb02
  4036c8:	add	x0, sp, #0x10
  4036cc:	add	x6, sp, #0x8
  4036d0:	mov	w1, #0x20                  	// #32
  4036d4:	mov	w3, w19
  4036d8:	mov	x5, x20
  4036dc:	bl	401380 <snprintf@plt>
  4036e0:	b	403724 <ferror@plt+0x2104>
  4036e4:	add	x8, x8, #0x32
  4036e8:	mov	x9, #0xf5c3                	// #62915
  4036ec:	movk	x9, #0x5c28, lsl #16
  4036f0:	movk	x9, #0xc28f, lsl #32
  4036f4:	lsr	x8, x8, #2
  4036f8:	movk	x9, #0x28f5, lsl #48
  4036fc:	umulh	x8, x8, x9
  403700:	lsr	x20, x8, #2
  403704:	cbnz	x20, 4036a0 <ferror@plt+0x2080>
  403708:	adrp	x2, 404000 <ferror@plt+0x29e0>
  40370c:	add	x2, x2, #0xb0c
  403710:	add	x0, sp, #0x10
  403714:	add	x4, sp, #0x8
  403718:	mov	w1, #0x20                  	// #32
  40371c:	mov	w3, w19
  403720:	bl	401380 <snprintf@plt>
  403724:	add	x0, sp, #0x10
  403728:	bl	401440 <strdup@plt>
  40372c:	ldp	x20, x19, [sp, #64]
  403730:	ldp	x29, x30, [sp, #48]
  403734:	add	sp, sp, #0x50
  403738:	ret
  40373c:	stp	x29, x30, [sp, #-64]!
  403740:	stp	x24, x23, [sp, #16]
  403744:	stp	x22, x21, [sp, #32]
  403748:	stp	x20, x19, [sp, #48]
  40374c:	mov	x29, sp
  403750:	cbz	x0, 40380c <ferror@plt+0x21ec>
  403754:	mov	x19, x3
  403758:	mov	x9, x0
  40375c:	mov	w0, #0xffffffff            	// #-1
  403760:	cbz	x3, 403810 <ferror@plt+0x21f0>
  403764:	mov	x20, x2
  403768:	cbz	x2, 403810 <ferror@plt+0x21f0>
  40376c:	mov	x21, x1
  403770:	cbz	x1, 403810 <ferror@plt+0x21f0>
  403774:	ldrb	w10, [x9]
  403778:	cbz	w10, 403810 <ferror@plt+0x21f0>
  40377c:	mov	x23, xzr
  403780:	mov	x8, xzr
  403784:	add	x22, x9, #0x1
  403788:	b	40379c <ferror@plt+0x217c>
  40378c:	mov	x0, x23
  403790:	add	x22, x22, #0x1
  403794:	mov	x23, x0
  403798:	cbz	w10, 403810 <ferror@plt+0x21f0>
  40379c:	cmp	x23, x20
  4037a0:	b.cs	403824 <ferror@plt+0x2204>  // b.hs, b.nlast
  4037a4:	and	w11, w10, #0xff
  4037a8:	ldrb	w10, [x22]
  4037ac:	sub	x9, x22, #0x1
  4037b0:	cmp	x8, #0x0
  4037b4:	csel	x8, x9, x8, eq  // eq = none
  4037b8:	cmp	w11, #0x2c
  4037bc:	csel	x9, x9, xzr, eq  // eq = none
  4037c0:	cmp	w10, #0x0
  4037c4:	csel	x24, x22, x9, eq  // eq = none
  4037c8:	cbz	x8, 40378c <ferror@plt+0x216c>
  4037cc:	cbz	x24, 40378c <ferror@plt+0x216c>
  4037d0:	subs	x1, x24, x8
  4037d4:	b.ls	40380c <ferror@plt+0x21ec>  // b.plast
  4037d8:	mov	x0, x8
  4037dc:	blr	x19
  4037e0:	cmn	w0, #0x1
  4037e4:	b.eq	40380c <ferror@plt+0x21ec>  // b.none
  4037e8:	str	w0, [x21, x23, lsl #2]
  4037ec:	ldrb	w8, [x24]
  4037f0:	add	x0, x23, #0x1
  4037f4:	cbz	w8, 403810 <ferror@plt+0x21f0>
  4037f8:	ldrb	w10, [x22], #1
  4037fc:	mov	x8, xzr
  403800:	mov	x23, x0
  403804:	cbnz	w10, 40379c <ferror@plt+0x217c>
  403808:	b	403810 <ferror@plt+0x21f0>
  40380c:	mov	w0, #0xffffffff            	// #-1
  403810:	ldp	x20, x19, [sp, #48]
  403814:	ldp	x22, x21, [sp, #32]
  403818:	ldp	x24, x23, [sp, #16]
  40381c:	ldp	x29, x30, [sp], #64
  403820:	ret
  403824:	mov	w0, #0xfffffffe            	// #-2
  403828:	b	403810 <ferror@plt+0x21f0>
  40382c:	stp	x29, x30, [sp, #-80]!
  403830:	str	x25, [sp, #16]
  403834:	stp	x24, x23, [sp, #32]
  403838:	stp	x22, x21, [sp, #48]
  40383c:	stp	x20, x19, [sp, #64]
  403840:	mov	x29, sp
  403844:	cbz	x0, 40386c <ferror@plt+0x224c>
  403848:	mov	x19, x3
  40384c:	mov	x9, x0
  403850:	mov	w0, #0xffffffff            	// #-1
  403854:	cbz	x3, 403870 <ferror@plt+0x2250>
  403858:	ldrb	w8, [x9]
  40385c:	cbz	w8, 403870 <ferror@plt+0x2250>
  403860:	ldr	x11, [x19]
  403864:	cmp	x11, x2
  403868:	b.ls	403888 <ferror@plt+0x2268>  // b.plast
  40386c:	mov	w0, #0xffffffff            	// #-1
  403870:	ldp	x20, x19, [sp, #64]
  403874:	ldp	x22, x21, [sp, #48]
  403878:	ldp	x24, x23, [sp, #32]
  40387c:	ldr	x25, [sp, #16]
  403880:	ldp	x29, x30, [sp], #80
  403884:	ret
  403888:	mov	x20, x4
  40388c:	cmp	w8, #0x2b
  403890:	b.ne	40389c <ferror@plt+0x227c>  // b.any
  403894:	add	x9, x9, #0x1
  403898:	b	4038a4 <ferror@plt+0x2284>
  40389c:	mov	x11, xzr
  4038a0:	str	xzr, [x19]
  4038a4:	mov	w0, #0xffffffff            	// #-1
  4038a8:	cbz	x20, 403870 <ferror@plt+0x2250>
  4038ac:	sub	x21, x2, x11
  4038b0:	cbz	x21, 403870 <ferror@plt+0x2250>
  4038b4:	cbz	x1, 403870 <ferror@plt+0x2250>
  4038b8:	ldrb	w10, [x9]
  4038bc:	cbz	w10, 403870 <ferror@plt+0x2250>
  4038c0:	mov	x24, xzr
  4038c4:	mov	x8, xzr
  4038c8:	add	x22, x1, x11, lsl #2
  4038cc:	add	x23, x9, #0x1
  4038d0:	b	4038e4 <ferror@plt+0x22c4>
  4038d4:	mov	x0, x24
  4038d8:	add	x23, x23, #0x1
  4038dc:	mov	x24, x0
  4038e0:	cbz	w10, 403950 <ferror@plt+0x2330>
  4038e4:	cmp	x24, x21
  4038e8:	b.cs	403968 <ferror@plt+0x2348>  // b.hs, b.nlast
  4038ec:	and	w11, w10, #0xff
  4038f0:	ldrb	w10, [x23]
  4038f4:	sub	x9, x23, #0x1
  4038f8:	cmp	x8, #0x0
  4038fc:	csel	x8, x9, x8, eq  // eq = none
  403900:	cmp	w11, #0x2c
  403904:	csel	x9, x9, xzr, eq  // eq = none
  403908:	cmp	w10, #0x0
  40390c:	csel	x25, x23, x9, eq  // eq = none
  403910:	cbz	x8, 4038d4 <ferror@plt+0x22b4>
  403914:	cbz	x25, 4038d4 <ferror@plt+0x22b4>
  403918:	subs	x1, x25, x8
  40391c:	b.ls	40386c <ferror@plt+0x224c>  // b.plast
  403920:	mov	x0, x8
  403924:	blr	x20
  403928:	cmn	w0, #0x1
  40392c:	b.eq	40386c <ferror@plt+0x224c>  // b.none
  403930:	str	w0, [x22, x24, lsl #2]
  403934:	ldrb	w8, [x25]
  403938:	add	x0, x24, #0x1
  40393c:	cbz	w8, 403950 <ferror@plt+0x2330>
  403940:	ldrb	w10, [x23], #1
  403944:	mov	x8, xzr
  403948:	mov	x24, x0
  40394c:	cbnz	w10, 4038e4 <ferror@plt+0x22c4>
  403950:	cmp	w0, #0x1
  403954:	b.lt	403870 <ferror@plt+0x2250>  // b.tstop
  403958:	ldr	x8, [x19]
  40395c:	add	x8, x8, w0, uxtw
  403960:	str	x8, [x19]
  403964:	b	403870 <ferror@plt+0x2250>
  403968:	mov	w0, #0xfffffffe            	// #-2
  40396c:	b	403870 <ferror@plt+0x2250>
  403970:	stp	x29, x30, [sp, #-64]!
  403974:	mov	x8, x0
  403978:	mov	w0, #0xffffffea            	// #-22
  40397c:	str	x23, [sp, #16]
  403980:	stp	x22, x21, [sp, #32]
  403984:	stp	x20, x19, [sp, #48]
  403988:	mov	x29, sp
  40398c:	cbz	x1, 403a34 <ferror@plt+0x2414>
  403990:	cbz	x8, 403a34 <ferror@plt+0x2414>
  403994:	mov	x19, x2
  403998:	cbz	x2, 403a34 <ferror@plt+0x2414>
  40399c:	ldrb	w9, [x8]
  4039a0:	cbz	w9, 403a30 <ferror@plt+0x2410>
  4039a4:	mov	x20, x1
  4039a8:	mov	x0, xzr
  4039ac:	add	x21, x8, #0x1
  4039b0:	mov	w22, #0x1                   	// #1
  4039b4:	b	4039c0 <ferror@plt+0x23a0>
  4039b8:	add	x21, x21, #0x1
  4039bc:	cbz	w9, 403a30 <ferror@plt+0x2410>
  4039c0:	mov	x8, x21
  4039c4:	ldrb	w10, [x8], #-1
  4039c8:	and	w9, w9, #0xff
  4039cc:	cmp	x0, #0x0
  4039d0:	csel	x0, x8, x0, eq  // eq = none
  4039d4:	cmp	w9, #0x2c
  4039d8:	csel	x8, x8, xzr, eq  // eq = none
  4039dc:	cmp	w10, #0x0
  4039e0:	mov	w9, w10
  4039e4:	csel	x23, x21, x8, eq  // eq = none
  4039e8:	cbz	x0, 4039b8 <ferror@plt+0x2398>
  4039ec:	cbz	x23, 4039b8 <ferror@plt+0x2398>
  4039f0:	subs	x1, x23, x0
  4039f4:	b.ls	403a48 <ferror@plt+0x2428>  // b.plast
  4039f8:	blr	x19
  4039fc:	tbnz	w0, #31, 403a34 <ferror@plt+0x2414>
  403a00:	mov	w8, w0
  403a04:	lsr	x8, x8, #3
  403a08:	ldrb	w9, [x20, x8]
  403a0c:	and	w10, w0, #0x7
  403a10:	lsl	w10, w22, w10
  403a14:	orr	w9, w9, w10
  403a18:	strb	w9, [x20, x8]
  403a1c:	ldrb	w8, [x23]
  403a20:	cbz	w8, 403a30 <ferror@plt+0x2410>
  403a24:	ldrb	w9, [x21]
  403a28:	mov	x0, xzr
  403a2c:	b	4039b8 <ferror@plt+0x2398>
  403a30:	mov	w0, wzr
  403a34:	ldp	x20, x19, [sp, #48]
  403a38:	ldp	x22, x21, [sp, #32]
  403a3c:	ldr	x23, [sp, #16]
  403a40:	ldp	x29, x30, [sp], #64
  403a44:	ret
  403a48:	mov	w0, #0xffffffff            	// #-1
  403a4c:	b	403a34 <ferror@plt+0x2414>
  403a50:	stp	x29, x30, [sp, #-48]!
  403a54:	mov	x8, x0
  403a58:	mov	w0, #0xffffffea            	// #-22
  403a5c:	stp	x22, x21, [sp, #16]
  403a60:	stp	x20, x19, [sp, #32]
  403a64:	mov	x29, sp
  403a68:	cbz	x1, 403afc <ferror@plt+0x24dc>
  403a6c:	cbz	x8, 403afc <ferror@plt+0x24dc>
  403a70:	mov	x19, x2
  403a74:	cbz	x2, 403afc <ferror@plt+0x24dc>
  403a78:	ldrb	w9, [x8]
  403a7c:	cbz	w9, 403af8 <ferror@plt+0x24d8>
  403a80:	mov	x20, x1
  403a84:	mov	x0, xzr
  403a88:	add	x21, x8, #0x1
  403a8c:	b	403a98 <ferror@plt+0x2478>
  403a90:	add	x21, x21, #0x1
  403a94:	cbz	w9, 403af8 <ferror@plt+0x24d8>
  403a98:	mov	x8, x21
  403a9c:	ldrb	w10, [x8], #-1
  403aa0:	and	w9, w9, #0xff
  403aa4:	cmp	x0, #0x0
  403aa8:	csel	x0, x8, x0, eq  // eq = none
  403aac:	cmp	w9, #0x2c
  403ab0:	csel	x8, x8, xzr, eq  // eq = none
  403ab4:	cmp	w10, #0x0
  403ab8:	mov	w9, w10
  403abc:	csel	x22, x21, x8, eq  // eq = none
  403ac0:	cbz	x0, 403a90 <ferror@plt+0x2470>
  403ac4:	cbz	x22, 403a90 <ferror@plt+0x2470>
  403ac8:	subs	x1, x22, x0
  403acc:	b.ls	403b0c <ferror@plt+0x24ec>  // b.plast
  403ad0:	blr	x19
  403ad4:	tbnz	x0, #63, 403afc <ferror@plt+0x24dc>
  403ad8:	ldr	x8, [x20]
  403adc:	orr	x8, x8, x0
  403ae0:	str	x8, [x20]
  403ae4:	ldrb	w8, [x22]
  403ae8:	cbz	w8, 403af8 <ferror@plt+0x24d8>
  403aec:	ldrb	w9, [x21]
  403af0:	mov	x0, xzr
  403af4:	b	403a90 <ferror@plt+0x2470>
  403af8:	mov	w0, wzr
  403afc:	ldp	x20, x19, [sp, #32]
  403b00:	ldp	x22, x21, [sp, #16]
  403b04:	ldp	x29, x30, [sp], #48
  403b08:	ret
  403b0c:	mov	w0, #0xffffffff            	// #-1
  403b10:	ldp	x20, x19, [sp, #32]
  403b14:	ldp	x22, x21, [sp, #16]
  403b18:	ldp	x29, x30, [sp], #48
  403b1c:	ret
  403b20:	stp	x29, x30, [sp, #-64]!
  403b24:	mov	x29, sp
  403b28:	str	x23, [sp, #16]
  403b2c:	stp	x22, x21, [sp, #32]
  403b30:	stp	x20, x19, [sp, #48]
  403b34:	str	xzr, [x29, #24]
  403b38:	cbz	x0, 403c10 <ferror@plt+0x25f0>
  403b3c:	mov	w21, w3
  403b40:	mov	x19, x2
  403b44:	mov	x23, x1
  403b48:	mov	x22, x0
  403b4c:	str	w3, [x1]
  403b50:	str	w3, [x2]
  403b54:	bl	4015c0 <__errno_location@plt>
  403b58:	str	wzr, [x0]
  403b5c:	ldrb	w8, [x22]
  403b60:	mov	x20, x0
  403b64:	cmp	w8, #0x3a
  403b68:	b.ne	403b74 <ferror@plt+0x2554>  // b.any
  403b6c:	add	x21, x22, #0x1
  403b70:	b	403bd0 <ferror@plt+0x25b0>
  403b74:	add	x1, x29, #0x18
  403b78:	mov	w2, #0xa                   	// #10
  403b7c:	mov	x0, x22
  403b80:	bl	4014d0 <strtol@plt>
  403b84:	str	w0, [x23]
  403b88:	str	w0, [x19]
  403b8c:	ldr	x8, [x29, #24]
  403b90:	mov	w0, #0xffffffff            	// #-1
  403b94:	cmp	x8, x22
  403b98:	b.eq	403c10 <ferror@plt+0x25f0>  // b.none
  403b9c:	ldr	w9, [x20]
  403ba0:	cbnz	w9, 403c10 <ferror@plt+0x25f0>
  403ba4:	cbz	x8, 403c10 <ferror@plt+0x25f0>
  403ba8:	ldrb	w9, [x8]
  403bac:	cmp	w9, #0x2d
  403bb0:	b.eq	403bc4 <ferror@plt+0x25a4>  // b.none
  403bb4:	cmp	w9, #0x3a
  403bb8:	b.ne	403c0c <ferror@plt+0x25ec>  // b.any
  403bbc:	ldrb	w9, [x8, #1]
  403bc0:	cbz	w9, 403c24 <ferror@plt+0x2604>
  403bc4:	add	x21, x8, #0x1
  403bc8:	str	xzr, [x29, #24]
  403bcc:	str	wzr, [x20]
  403bd0:	add	x1, x29, #0x18
  403bd4:	mov	w2, #0xa                   	// #10
  403bd8:	mov	x0, x21
  403bdc:	bl	4014d0 <strtol@plt>
  403be0:	str	w0, [x19]
  403be4:	ldr	w8, [x20]
  403be8:	mov	w0, #0xffffffff            	// #-1
  403bec:	cbnz	w8, 403c10 <ferror@plt+0x25f0>
  403bf0:	ldr	x8, [x29, #24]
  403bf4:	cbz	x8, 403c10 <ferror@plt+0x25f0>
  403bf8:	cmp	x8, x21
  403bfc:	mov	w0, #0xffffffff            	// #-1
  403c00:	b.eq	403c10 <ferror@plt+0x25f0>  // b.none
  403c04:	ldrb	w8, [x8]
  403c08:	cbnz	w8, 403c10 <ferror@plt+0x25f0>
  403c0c:	mov	w0, wzr
  403c10:	ldp	x20, x19, [sp, #48]
  403c14:	ldp	x22, x21, [sp, #32]
  403c18:	ldr	x23, [sp, #16]
  403c1c:	ldp	x29, x30, [sp], #64
  403c20:	ret
  403c24:	str	w21, [x19]
  403c28:	b	403c0c <ferror@plt+0x25ec>
  403c2c:	stp	x29, x30, [sp, #-48]!
  403c30:	mov	w8, wzr
  403c34:	str	x21, [sp, #16]
  403c38:	stp	x20, x19, [sp, #32]
  403c3c:	mov	x29, sp
  403c40:	cbz	x1, 403d74 <ferror@plt+0x2754>
  403c44:	cbz	x0, 403d74 <ferror@plt+0x2754>
  403c48:	ldrb	w8, [x0]
  403c4c:	and	w8, w8, #0xff
  403c50:	cmp	w8, #0x2f
  403c54:	mov	x19, x0
  403c58:	b.ne	403c74 <ferror@plt+0x2654>  // b.any
  403c5c:	mov	x0, x19
  403c60:	ldrb	w8, [x0, #1]!
  403c64:	cmp	w8, #0x2f
  403c68:	mov	w8, #0x2f                  	// #47
  403c6c:	b.eq	403c4c <ferror@plt+0x262c>  // b.none
  403c70:	b	403c84 <ferror@plt+0x2664>
  403c74:	cbnz	w8, 403c84 <ferror@plt+0x2664>
  403c78:	mov	x20, xzr
  403c7c:	mov	x19, xzr
  403c80:	b	403ca4 <ferror@plt+0x2684>
  403c84:	mov	w20, #0x1                   	// #1
  403c88:	ldrb	w8, [x19, x20]
  403c8c:	cbz	w8, 403ca4 <ferror@plt+0x2684>
  403c90:	cmp	w8, #0x2f
  403c94:	b.eq	403ca4 <ferror@plt+0x2684>  // b.none
  403c98:	add	x20, x20, #0x1
  403c9c:	ldrb	w8, [x19, x20]
  403ca0:	cbnz	w8, 403c90 <ferror@plt+0x2670>
  403ca4:	ldrb	w8, [x1]
  403ca8:	and	w8, w8, #0xff
  403cac:	cmp	w8, #0x2f
  403cb0:	mov	x21, x1
  403cb4:	b.ne	403cd0 <ferror@plt+0x26b0>  // b.any
  403cb8:	mov	x1, x21
  403cbc:	ldrb	w8, [x1, #1]!
  403cc0:	cmp	w8, #0x2f
  403cc4:	mov	w8, #0x2f                  	// #47
  403cc8:	b.eq	403ca8 <ferror@plt+0x2688>  // b.none
  403ccc:	b	403ce0 <ferror@plt+0x26c0>
  403cd0:	cbnz	w8, 403ce0 <ferror@plt+0x26c0>
  403cd4:	mov	x8, xzr
  403cd8:	mov	x21, xzr
  403cdc:	b	403d00 <ferror@plt+0x26e0>
  403ce0:	mov	w8, #0x1                   	// #1
  403ce4:	ldrb	w9, [x21, x8]
  403ce8:	cbz	w9, 403d00 <ferror@plt+0x26e0>
  403cec:	cmp	w9, #0x2f
  403cf0:	b.eq	403d00 <ferror@plt+0x26e0>  // b.none
  403cf4:	add	x8, x8, #0x1
  403cf8:	ldrb	w9, [x21, x8]
  403cfc:	cbnz	w9, 403cec <ferror@plt+0x26cc>
  403d00:	add	x9, x8, x20
  403d04:	cmp	x9, #0x1
  403d08:	b.eq	403d14 <ferror@plt+0x26f4>  // b.none
  403d0c:	cbnz	x9, 403d34 <ferror@plt+0x2714>
  403d10:	b	403d68 <ferror@plt+0x2748>
  403d14:	cbz	x19, 403d24 <ferror@plt+0x2704>
  403d18:	ldrb	w9, [x19]
  403d1c:	cmp	w9, #0x2f
  403d20:	b.eq	403d68 <ferror@plt+0x2748>  // b.none
  403d24:	cbz	x21, 403d70 <ferror@plt+0x2750>
  403d28:	ldrb	w9, [x21]
  403d2c:	cmp	w9, #0x2f
  403d30:	b.eq	403d68 <ferror@plt+0x2748>  // b.none
  403d34:	cmp	x20, x8
  403d38:	mov	w8, wzr
  403d3c:	b.ne	403d74 <ferror@plt+0x2754>  // b.any
  403d40:	cbz	x19, 403d74 <ferror@plt+0x2754>
  403d44:	cbz	x21, 403d74 <ferror@plt+0x2754>
  403d48:	mov	x0, x19
  403d4c:	mov	x1, x21
  403d50:	mov	x2, x20
  403d54:	bl	4013f0 <strncmp@plt>
  403d58:	cbnz	w0, 403d70 <ferror@plt+0x2750>
  403d5c:	add	x0, x19, x20
  403d60:	add	x1, x21, x20
  403d64:	b	403c48 <ferror@plt+0x2628>
  403d68:	mov	w8, #0x1                   	// #1
  403d6c:	b	403d74 <ferror@plt+0x2754>
  403d70:	mov	w8, wzr
  403d74:	ldp	x20, x19, [sp, #32]
  403d78:	ldr	x21, [sp, #16]
  403d7c:	mov	w0, w8
  403d80:	ldp	x29, x30, [sp], #48
  403d84:	ret
  403d88:	stp	x29, x30, [sp, #-64]!
  403d8c:	orr	x8, x0, x1
  403d90:	stp	x24, x23, [sp, #16]
  403d94:	stp	x22, x21, [sp, #32]
  403d98:	stp	x20, x19, [sp, #48]
  403d9c:	mov	x29, sp
  403da0:	cbz	x8, 403dd4 <ferror@plt+0x27b4>
  403da4:	mov	x19, x1
  403da8:	mov	x21, x0
  403dac:	mov	x20, x2
  403db0:	cbz	x0, 403df0 <ferror@plt+0x27d0>
  403db4:	cbz	x19, 403e0c <ferror@plt+0x27ec>
  403db8:	mov	x0, x21
  403dbc:	bl	4012f0 <strlen@plt>
  403dc0:	mvn	x8, x0
  403dc4:	cmp	x8, x20
  403dc8:	b.cs	403e14 <ferror@plt+0x27f4>  // b.hs, b.nlast
  403dcc:	mov	x22, xzr
  403dd0:	b	403e50 <ferror@plt+0x2830>
  403dd4:	adrp	x0, 404000 <ferror@plt+0x29e0>
  403dd8:	add	x0, x0, #0x900
  403ddc:	ldp	x20, x19, [sp, #48]
  403de0:	ldp	x22, x21, [sp, #32]
  403de4:	ldp	x24, x23, [sp, #16]
  403de8:	ldp	x29, x30, [sp], #64
  403dec:	b	401440 <strdup@plt>
  403df0:	mov	x0, x19
  403df4:	mov	x1, x20
  403df8:	ldp	x20, x19, [sp, #48]
  403dfc:	ldp	x22, x21, [sp, #32]
  403e00:	ldp	x24, x23, [sp, #16]
  403e04:	ldp	x29, x30, [sp], #64
  403e08:	b	401500 <strndup@plt>
  403e0c:	mov	x0, x21
  403e10:	b	403ddc <ferror@plt+0x27bc>
  403e14:	add	x24, x0, x20
  403e18:	mov	x23, x0
  403e1c:	add	x0, x24, #0x1
  403e20:	bl	4013c0 <malloc@plt>
  403e24:	mov	x22, x0
  403e28:	cbz	x0, 403e50 <ferror@plt+0x2830>
  403e2c:	mov	x0, x22
  403e30:	mov	x1, x21
  403e34:	mov	x2, x23
  403e38:	bl	4012c0 <memcpy@plt>
  403e3c:	add	x0, x22, x23
  403e40:	mov	x1, x19
  403e44:	mov	x2, x20
  403e48:	bl	4012c0 <memcpy@plt>
  403e4c:	strb	wzr, [x22, x24]
  403e50:	mov	x0, x22
  403e54:	ldp	x20, x19, [sp, #48]
  403e58:	ldp	x22, x21, [sp, #32]
  403e5c:	ldp	x24, x23, [sp, #16]
  403e60:	ldp	x29, x30, [sp], #64
  403e64:	ret
  403e68:	stp	x29, x30, [sp, #-64]!
  403e6c:	stp	x20, x19, [sp, #48]
  403e70:	mov	x20, x0
  403e74:	stp	x24, x23, [sp, #16]
  403e78:	stp	x22, x21, [sp, #32]
  403e7c:	mov	x29, sp
  403e80:	cbz	x1, 403eb4 <ferror@plt+0x2894>
  403e84:	mov	x0, x1
  403e88:	mov	x19, x1
  403e8c:	bl	4012f0 <strlen@plt>
  403e90:	mov	x21, x0
  403e94:	cbz	x20, 403ec0 <ferror@plt+0x28a0>
  403e98:	mov	x0, x20
  403e9c:	bl	4012f0 <strlen@plt>
  403ea0:	mvn	x8, x0
  403ea4:	cmp	x21, x8
  403ea8:	b.ls	403edc <ferror@plt+0x28bc>  // b.plast
  403eac:	mov	x22, xzr
  403eb0:	b	403f18 <ferror@plt+0x28f8>
  403eb4:	cbz	x20, 403f30 <ferror@plt+0x2910>
  403eb8:	mov	x0, x20
  403ebc:	b	403f38 <ferror@plt+0x2918>
  403ec0:	mov	x0, x19
  403ec4:	mov	x1, x21
  403ec8:	ldp	x20, x19, [sp, #48]
  403ecc:	ldp	x22, x21, [sp, #32]
  403ed0:	ldp	x24, x23, [sp, #16]
  403ed4:	ldp	x29, x30, [sp], #64
  403ed8:	b	401500 <strndup@plt>
  403edc:	add	x24, x0, x21
  403ee0:	mov	x23, x0
  403ee4:	add	x0, x24, #0x1
  403ee8:	bl	4013c0 <malloc@plt>
  403eec:	mov	x22, x0
  403ef0:	cbz	x0, 403f18 <ferror@plt+0x28f8>
  403ef4:	mov	x0, x22
  403ef8:	mov	x1, x20
  403efc:	mov	x2, x23
  403f00:	bl	4012c0 <memcpy@plt>
  403f04:	add	x0, x22, x23
  403f08:	mov	x1, x19
  403f0c:	mov	x2, x21
  403f10:	bl	4012c0 <memcpy@plt>
  403f14:	strb	wzr, [x22, x24]
  403f18:	mov	x0, x22
  403f1c:	ldp	x20, x19, [sp, #48]
  403f20:	ldp	x22, x21, [sp, #32]
  403f24:	ldp	x24, x23, [sp, #16]
  403f28:	ldp	x29, x30, [sp], #64
  403f2c:	ret
  403f30:	adrp	x0, 404000 <ferror@plt+0x29e0>
  403f34:	add	x0, x0, #0x900
  403f38:	ldp	x20, x19, [sp, #48]
  403f3c:	ldp	x22, x21, [sp, #32]
  403f40:	ldp	x24, x23, [sp, #16]
  403f44:	ldp	x29, x30, [sp], #64
  403f48:	b	401440 <strdup@plt>
  403f4c:	sub	sp, sp, #0x140
  403f50:	stp	x29, x30, [sp, #240]
  403f54:	add	x29, sp, #0xf0
  403f58:	sub	x9, x29, #0x70
  403f5c:	mov	x10, sp
  403f60:	mov	x11, #0xffffffffffffffd0    	// #-48
  403f64:	add	x8, x29, #0x50
  403f68:	movk	x11, #0xff80, lsl #32
  403f6c:	add	x9, x9, #0x30
  403f70:	add	x10, x10, #0x80
  403f74:	stp	x8, x9, [x29, #-32]
  403f78:	stp	x10, x11, [x29, #-16]
  403f7c:	stp	x2, x3, [x29, #-112]
  403f80:	stp	x4, x5, [x29, #-96]
  403f84:	stp	x6, x7, [x29, #-80]
  403f88:	stp	q1, q2, [sp, #16]
  403f8c:	str	q0, [sp]
  403f90:	ldp	q0, q1, [x29, #-32]
  403f94:	stp	x20, x19, [sp, #304]
  403f98:	mov	x19, x0
  403f9c:	add	x0, x29, #0x18
  403fa0:	sub	x2, x29, #0x40
  403fa4:	str	x28, [sp, #256]
  403fa8:	stp	x24, x23, [sp, #272]
  403fac:	stp	x22, x21, [sp, #288]
  403fb0:	stp	q3, q4, [sp, #48]
  403fb4:	stp	q5, q6, [sp, #80]
  403fb8:	str	q7, [sp, #112]
  403fbc:	stp	q0, q1, [x29, #-64]
  403fc0:	bl	4014f0 <vasprintf@plt>
  403fc4:	tbnz	w0, #31, 403ffc <ferror@plt+0x29dc>
  403fc8:	ldr	x21, [x29, #24]
  403fcc:	orr	x8, x19, x21
  403fd0:	cbz	x8, 404004 <ferror@plt+0x29e4>
  403fd4:	mov	w22, w0
  403fd8:	cbz	x19, 404018 <ferror@plt+0x29f8>
  403fdc:	cbz	x21, 40402c <ferror@plt+0x2a0c>
  403fe0:	mov	x0, x19
  403fe4:	bl	4012f0 <strlen@plt>
  403fe8:	mvn	x8, x0
  403fec:	cmp	x8, x22
  403ff0:	b.cs	404034 <ferror@plt+0x2a14>  // b.hs, b.nlast
  403ff4:	mov	x20, xzr
  403ff8:	b	404070 <ferror@plt+0x2a50>
  403ffc:	mov	x20, xzr
  404000:	b	404078 <ferror@plt+0x2a58>
  404004:	adrp	x0, 404000 <ferror@plt+0x29e0>
  404008:	add	x0, x0, #0x900
  40400c:	bl	401440 <strdup@plt>
  404010:	mov	x20, x0
  404014:	b	404070 <ferror@plt+0x2a50>
  404018:	mov	x0, x21
  40401c:	mov	x1, x22
  404020:	bl	401500 <strndup@plt>
  404024:	mov	x20, x0
  404028:	b	404070 <ferror@plt+0x2a50>
  40402c:	mov	x0, x19
  404030:	b	40400c <ferror@plt+0x29ec>
  404034:	add	x24, x0, x22
  404038:	mov	x23, x0
  40403c:	add	x0, x24, #0x1
  404040:	bl	4013c0 <malloc@plt>
  404044:	mov	x20, x0
  404048:	cbz	x0, 404070 <ferror@plt+0x2a50>
  40404c:	mov	x0, x20
  404050:	mov	x1, x19
  404054:	mov	x2, x23
  404058:	bl	4012c0 <memcpy@plt>
  40405c:	add	x0, x20, x23
  404060:	mov	x1, x21
  404064:	mov	x2, x22
  404068:	bl	4012c0 <memcpy@plt>
  40406c:	strb	wzr, [x20, x24]
  404070:	ldr	x0, [x29, #24]
  404074:	bl	4014e0 <free@plt>
  404078:	mov	x0, x20
  40407c:	ldp	x20, x19, [sp, #304]
  404080:	ldp	x22, x21, [sp, #288]
  404084:	ldp	x24, x23, [sp, #272]
  404088:	ldr	x28, [sp, #256]
  40408c:	ldp	x29, x30, [sp, #240]
  404090:	add	sp, sp, #0x140
  404094:	ret
  404098:	sub	sp, sp, #0x60
  40409c:	stp	x29, x30, [sp, #16]
  4040a0:	stp	x26, x25, [sp, #32]
  4040a4:	stp	x24, x23, [sp, #48]
  4040a8:	stp	x22, x21, [sp, #64]
  4040ac:	stp	x20, x19, [sp, #80]
  4040b0:	ldr	x23, [x0]
  4040b4:	add	x29, sp, #0x10
  4040b8:	ldrb	w8, [x23]
  4040bc:	cbz	w8, 40427c <ferror@plt+0x2c5c>
  4040c0:	mov	x20, x0
  4040c4:	mov	x22, x1
  4040c8:	mov	x0, x23
  4040cc:	mov	x1, x2
  4040d0:	mov	w24, w3
  4040d4:	mov	x21, x2
  4040d8:	bl	401510 <strspn@plt>
  4040dc:	add	x19, x23, x0
  4040e0:	ldrb	w25, [x19]
  4040e4:	cbz	x25, 404278 <ferror@plt+0x2c58>
  4040e8:	cbz	w24, 404178 <ferror@plt+0x2b58>
  4040ec:	cmp	w25, #0x3f
  4040f0:	b.hi	404194 <ferror@plt+0x2b74>  // b.pmore
  4040f4:	mov	w8, #0x1                   	// #1
  4040f8:	mov	x9, #0x1                   	// #1
  4040fc:	lsl	x8, x8, x25
  404100:	movk	x9, #0x84, lsl #32
  404104:	and	x8, x8, x9
  404108:	cbz	x8, 404194 <ferror@plt+0x2b74>
  40410c:	sturb	w25, [x29, #-4]
  404110:	sturb	wzr, [x29, #-3]
  404114:	mov	x24, x19
  404118:	ldrb	w9, [x24, #1]!
  40411c:	cbz	w9, 404214 <ferror@plt+0x2bf4>
  404120:	add	x10, x0, x23
  404124:	mov	x26, xzr
  404128:	mov	w8, wzr
  40412c:	add	x23, x10, #0x2
  404130:	b	404154 <ferror@plt+0x2b34>
  404134:	sxtb	w1, w9
  404138:	sub	x0, x29, #0x4
  40413c:	bl	401520 <strchr@plt>
  404140:	cbnz	x0, 404228 <ferror@plt+0x2c08>
  404144:	mov	w8, wzr
  404148:	ldrb	w9, [x23, x26]
  40414c:	add	x26, x26, #0x1
  404150:	cbz	w9, 404174 <ferror@plt+0x2b54>
  404154:	cbnz	w8, 404144 <ferror@plt+0x2b24>
  404158:	and	w8, w9, #0xff
  40415c:	cmp	w8, #0x5c
  404160:	b.ne	404134 <ferror@plt+0x2b14>  // b.any
  404164:	mov	w8, #0x1                   	// #1
  404168:	ldrb	w9, [x23, x26]
  40416c:	add	x26, x26, #0x1
  404170:	cbnz	w9, 404154 <ferror@plt+0x2b34>
  404174:	b	40422c <ferror@plt+0x2c0c>
  404178:	mov	x0, x19
  40417c:	mov	x1, x21
  404180:	bl	4015a0 <strcspn@plt>
  404184:	add	x8, x19, x0
  404188:	str	x0, [x22]
  40418c:	str	x8, [x20]
  404190:	b	404280 <ferror@plt+0x2c60>
  404194:	add	x9, x0, x23
  404198:	mov	x24, xzr
  40419c:	mov	w8, wzr
  4041a0:	add	x23, x9, #0x1
  4041a4:	b	4041c8 <ferror@plt+0x2ba8>
  4041a8:	sxtb	w1, w25
  4041ac:	mov	x0, x21
  4041b0:	bl	401520 <strchr@plt>
  4041b4:	cbnz	x0, 404220 <ferror@plt+0x2c00>
  4041b8:	mov	w8, wzr
  4041bc:	ldrb	w25, [x23, x24]
  4041c0:	add	x24, x24, #0x1
  4041c4:	cbz	w25, 4041e8 <ferror@plt+0x2bc8>
  4041c8:	cbnz	w8, 4041b8 <ferror@plt+0x2b98>
  4041cc:	and	w8, w25, #0xff
  4041d0:	cmp	w8, #0x5c
  4041d4:	b.ne	4041a8 <ferror@plt+0x2b88>  // b.any
  4041d8:	mov	w8, #0x1                   	// #1
  4041dc:	ldrb	w25, [x23, x24]
  4041e0:	add	x24, x24, #0x1
  4041e4:	cbnz	w25, 4041c8 <ferror@plt+0x2ba8>
  4041e8:	sub	w8, w24, w8
  4041ec:	sxtw	x8, w8
  4041f0:	str	x8, [x22]
  4041f4:	add	x22, x19, x8
  4041f8:	ldrsb	w1, [x22]
  4041fc:	cbz	w1, 40420c <ferror@plt+0x2bec>
  404200:	mov	x0, x21
  404204:	bl	401520 <strchr@plt>
  404208:	cbz	x0, 404278 <ferror@plt+0x2c58>
  40420c:	str	x22, [x20]
  404210:	b	404280 <ferror@plt+0x2c60>
  404214:	mov	w8, wzr
  404218:	mov	w26, wzr
  40421c:	b	40422c <ferror@plt+0x2c0c>
  404220:	mov	w8, wzr
  404224:	b	4041e8 <ferror@plt+0x2bc8>
  404228:	mov	w8, wzr
  40422c:	sub	w8, w26, w8
  404230:	sxtw	x23, w8
  404234:	str	x23, [x22]
  404238:	add	x8, x23, x19
  40423c:	ldrb	w8, [x8, #1]
  404240:	cbz	w8, 404278 <ferror@plt+0x2c58>
  404244:	cmp	w8, w25
  404248:	b.ne	404278 <ferror@plt+0x2c58>  // b.any
  40424c:	add	x8, x23, x19
  404250:	ldrsb	w1, [x8, #2]
  404254:	cbz	w1, 404264 <ferror@plt+0x2c44>
  404258:	mov	x0, x21
  40425c:	bl	401520 <strchr@plt>
  404260:	cbz	x0, 404278 <ferror@plt+0x2c58>
  404264:	add	x8, x19, x23
  404268:	add	x8, x8, #0x2
  40426c:	str	x8, [x20]
  404270:	mov	x19, x24
  404274:	b	404280 <ferror@plt+0x2c60>
  404278:	str	x19, [x20]
  40427c:	mov	x19, xzr
  404280:	mov	x0, x19
  404284:	ldp	x20, x19, [sp, #80]
  404288:	ldp	x22, x21, [sp, #64]
  40428c:	ldp	x24, x23, [sp, #48]
  404290:	ldp	x26, x25, [sp, #32]
  404294:	ldp	x29, x30, [sp, #16]
  404298:	add	sp, sp, #0x60
  40429c:	ret
  4042a0:	stp	x29, x30, [sp, #-32]!
  4042a4:	str	x19, [sp, #16]
  4042a8:	mov	x19, x0
  4042ac:	mov	x29, sp
  4042b0:	mov	x0, x19
  4042b4:	bl	401420 <fgetc@plt>
  4042b8:	cmp	w0, #0xa
  4042bc:	b.eq	4042d8 <ferror@plt+0x2cb8>  // b.none
  4042c0:	cmn	w0, #0x1
  4042c4:	b.ne	4042b0 <ferror@plt+0x2c90>  // b.any
  4042c8:	mov	w0, #0x1                   	// #1
  4042cc:	ldr	x19, [sp, #16]
  4042d0:	ldp	x29, x30, [sp], #32
  4042d4:	ret
  4042d8:	mov	w0, wzr
  4042dc:	ldr	x19, [sp, #16]
  4042e0:	ldp	x29, x30, [sp], #32
  4042e4:	ret
  4042e8:	stp	x29, x30, [sp, #-64]!
  4042ec:	mov	x29, sp
  4042f0:	stp	x19, x20, [sp, #16]
  4042f4:	adrp	x20, 414000 <ferror@plt+0x129e0>
  4042f8:	add	x20, x20, #0xdf0
  4042fc:	stp	x21, x22, [sp, #32]
  404300:	adrp	x21, 414000 <ferror@plt+0x129e0>
  404304:	add	x21, x21, #0xde8
  404308:	sub	x20, x20, x21
  40430c:	mov	w22, w0
  404310:	stp	x23, x24, [sp, #48]
  404314:	mov	x23, x1
  404318:	mov	x24, x2
  40431c:	bl	401280 <memcpy@plt-0x40>
  404320:	cmp	xzr, x20, asr #3
  404324:	b.eq	404350 <ferror@plt+0x2d30>  // b.none
  404328:	asr	x20, x20, #3
  40432c:	mov	x19, #0x0                   	// #0
  404330:	ldr	x3, [x21, x19, lsl #3]
  404334:	mov	x2, x24
  404338:	add	x19, x19, #0x1
  40433c:	mov	x1, x23
  404340:	mov	w0, w22
  404344:	blr	x3
  404348:	cmp	x20, x19
  40434c:	b.ne	404330 <ferror@plt+0x2d10>  // b.any
  404350:	ldp	x19, x20, [sp, #16]
  404354:	ldp	x21, x22, [sp, #32]
  404358:	ldp	x23, x24, [sp, #48]
  40435c:	ldp	x29, x30, [sp], #64
  404360:	ret
  404364:	nop
  404368:	ret
  40436c:	nop
  404370:	adrp	x2, 415000 <ferror@plt+0x139e0>
  404374:	mov	x1, #0x0                   	// #0
  404378:	ldr	x2, [x2, #448]
  40437c:	b	401350 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404380 <.fini>:
  404380:	stp	x29, x30, [sp, #-16]!
  404384:	mov	x29, sp
  404388:	ldp	x29, x30, [sp], #16
  40438c:	ret
