Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/laura/ADC/ADC/tb2_isim_beh.exe" -prj "/home/laura/ADC/ADC/tb2_beh.prj" "work.tb2" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/laura/ADC/ADC/../adclb/adclb.vhd" into library work
Parsing VHDL file "/home/laura/ADC/ADC/../scratch.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98396 KB
Fuse CPU Usage: 2290 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture rtl of entity adclb [adclb_default]
Compiling architecture behav2 of entity tb2
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable /home/laura/ADC/ADC/tb2_isim_beh.exe
Fuse Memory Usage: 416496 KB
Fuse CPU Usage: 2520 ms
GCC CPU Usage: 770 ms
