INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_26/project_26.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_26/project_26.srcs/sources_1/new/procesador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1
INFO: [VRFC 10-2458] undeclared symbol y, assumed default net type wire [C:/Users/Rey Messon/Desktop/procesador_mips/project_26/project_26.srcs/sources_1/new/procesador.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_26/project_26.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_26/project_26.srcs/sim_1/new/tb_procesador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_procesador
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Rey Messon/Desktop/procesador_mips/project_26/project_26.srcs/sim_1/new/tb_procesador.v:60]
