---
title: "6T SRAM Analysis and Layout Design (Traditional and Thin Cell) With DRC and LVS Verification using 22nm FinFET Technology"
excerpt: "<br/><img src='/images/6T_SRAM_TraditionalLayout.png' style='width: 275px;'>"
collection: portfolio
---
Designed and analyzed (DC, Transient, Noise, Power) a 6T SRAM cell with traditional and area efficient thin cell layout generation following the DRC rules according to the 22nm FinFET technology which provides better area efficiency and lower leakage currents as compared to the planar FETs due to its Fin like structures.


<div style="display: flex; justify-content: center;">
    <figure style="margin-right: 20px;">
        <img src='/images/6T_SRAM_TraditionalLayout.png' style="width: 100%;">
        <figcaption style="text-align: center;">Traditional 6T SRAM Layout</figcaption>
    </figure>
    <figure>
        <img src='/images/6T_SRAM_Layout.png' style="width: 100%;">
        <figcaption style="text-align: center;">Thin Cell 6T SRAM Layout</figcaption>
    </figure>
</div>

