$comment
	File created using the following command:
		vcd file work1.msim.vcd -direction
$end
$date
	Mon Mar 05 10:33:24 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module top_vlg_vec_tst $end
$var reg 4 ! dp [3:0] $end
$var reg 2 " sw [1:0] $end
$var wire 1 # led $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * led~output_o $end
$var wire 1 + dp[2]~input_o $end
$var wire 1 , sw[1]~input_o $end
$var wire 1 - dp[1]~input_o $end
$var wire 1 . sw[0]~input_o $end
$var wire 1 / dp[0]~input_o $end
$var wire 1 0 Mux0~0_combout $end
$var wire 1 1 dp[3]~input_o $end
$var wire 1 2 Mux0~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1011 !
b0 "
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
1-
0.
1/
00
11
02
$end
#25000
b11 !
b111 !
1+
01
#50000
b101 !
b1101 !
0-
11
#80000
b1111 !
1-
#110000
b1110 !
0/
10
12
1*
1#
#150000
b1111 !
1/
00
02
0*
0#
#200000
b1 "
b1011 !
0+
1.
#225000
b11 !
b111 !
1+
01
#250000
b1111 !
11
#400000
b11 "
b10 "
0.
1,
#410000
b111 !
01
#440000
b1111 !
11
#450000
b1011 !
0+
12
1*
1#
#490000
b1111 !
1+
02
0*
0#
#500000
b1101 !
0-
#540000
b1111 !
1-
#560000
b1110 !
0/
#590000
b1111 !
1/
#600000
b11 "
b111 !
01
1.
10
12
1*
1#
#620000
b1111 !
11
02
0*
0#
#630000
b1011 !
0+
#650000
b1111 !
1+
#670000
b1101 !
0-
#690000
b1111 !
1-
#730000
b1110 !
0/
#750000
b1111 !
1/
#800000
b1 "
b0 "
0.
0,
00
12
1*
1#
02
0*
0#
#990000
b111 !
01
#1000000
