Analysis & Synthesis report for DE2_115_D8M_RTL
Mon Dec  2 23:18:58 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 17. Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 18. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 19. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated
 20. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p
 21. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22
 29. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 30. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated
 31. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p
 32. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p
 33. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram
 34. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp
 35. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5
 36. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp
 37. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp
 38. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp
 39. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14
 40. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated
 41. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated
 42. Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated
 43. Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2
 44. Source assignments for sld_signaltap:auto_signaltap_0
 45. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv
 46. Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv
 47. Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: VIDEO_PLL:pll_ref1|altpll:altpll_component
 49. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: Sdram_Control:u7
 51. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 52. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 53. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 54. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component
 56. Parameter Settings for User Entity Instance: RAW2RGB_J:u4
 57. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1
 61. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f
 62. Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2
 63. Parameter Settings for User Entity Instance: VGA_Controller:u1
 64. Parameter Settings for User Entity Instance: FpsMonitor:uFps
 65. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 66. Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2
 67. Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1
 68. Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0
 69. altpll Parameter Settings by Entity Instance
 70. dcfifo Parameter Settings by Entity Instance
 71. altsyncram Parameter Settings by Entity Instance
 72. lpm_mult Parameter Settings by Entity Instance
 73. Port Connectivity Checks: "CLOCKMEM:ck3"
 74. Port Connectivity Checks: "CLOCKMEM:ck2"
 75. Port Connectivity Checks: "CLOCKMEM:ck1"
 76. Port Connectivity Checks: "FpsMonitor:uFps"
 77. Port Connectivity Checks: "VGA_Controller:u1"
 78. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"
 79. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"
 80. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"
 81. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1"
 82. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"
 83. Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"
 84. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"
 85. Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"
 86. Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"
 87. Port Connectivity Checks: "FOCUS_ADJ:adl"
 88. Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"
 89. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"
 90. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"
 91. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"
 92. Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"
 93. Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
 94. Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
 95. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
 96. Port Connectivity Checks: "Sdram_Control:u7|command:u_command"
 97. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
 98. Port Connectivity Checks: "Sdram_Control:u7"
 99. Port Connectivity Checks: "sdram_pll:u6"
100. Port Connectivity Checks: "VIDEO_PLL:pll_ref1"
101. Port Connectivity Checks: "pll_test:pll_ref"
102. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"
103. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"
104. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"
105. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1"
106. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"
107. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"
108. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"
109. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"
110. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1"
111. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"
112. Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"
113. Port Connectivity Checks: "D8M_LUT:g_lut"
114. Signal Tap Logic Analyzer Settings
115. Post-Synthesis Netlist Statistics for Top Partition
116. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
117. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
118. Elapsed Time Per Partition
119. Connections to In-System Debugging Instance "auto_signaltap_0"
120. Analysis & Synthesis Messages
121. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec  2 23:18:58 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE2_115_D8M_RTL                             ;
; Top-level Entity Name              ; DE2_115_D8M_RTL                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,732                                       ;
;     Total combinational functions  ; 4,834                                       ;
;     Dedicated logic registers      ; 3,847                                       ;
; Total registers                    ; 3847                                        ;
; Total pins                         ; 231                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 964,608                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 3                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_115_D8M_RTL    ; DE2_115_D8M_RTL    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; V/I2C_WRITE_WDATA.v                                                ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v                                                ;             ;
; V/I2C_WRITE_PTR.v                                                  ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v                                                  ;             ;
; V/I2C_RESET_DELAY.v                                                ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_RESET_DELAY.v                                                ;             ;
; V/I2C_READ_DATA.v                                                  ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v                                                  ;             ;
; V/pll_test.v                                                       ; yes             ; User Wizard-Generated File                   ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v                                                       ;             ;
; V/RESET_DELAY.v                                                    ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v                                                    ;             ;
; V/CLOCKMEM.v                                                       ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v                                                       ;             ;
; V/sdram_pll.v                                                      ; yes             ; User Wizard-Generated File                   ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v                                                      ; sdram_pll   ;
; V/FpsMonitor.v                                                     ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/FpsMonitor.v                                                     ;             ;
; VGA_Controller/VGA_Param.h                                         ; yes             ; User File                                    ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Param.h                                         ;             ;
; VGA_Controller/VGA_Controller.v                                    ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v                                    ;             ;
; V/D8M_LUT.v                                                        ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/D8M_LUT.v                                                        ;             ;
; V_D8M/RAW2RGB_J.v                                                  ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v                                                  ;             ;
; V_D8M/RAW_RGB_BIN.v                                                ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW_RGB_BIN.v                                                ;             ;
; V_D8M/MIPI_CAMERA_CONFIG.v                                         ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CONFIG.v                                         ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v                                         ;             ;
; V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v                                  ;             ;
; V_D8M/Line_Buffer_J.v                                              ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v                                              ;             ;
; V_D8M/int_line.v                                                   ; yes             ; User Wizard-Generated File                   ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v                                                   ;             ;
; V_Auto/VCM_I2C.v                                                   ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v                                                   ;             ;
; V_Auto/VCM_CTRL_P.v                                                ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v                                                ;             ;
; V_Auto/MODIFY_SYNC.v                                               ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v                                               ;             ;
; V_Auto/LCD_COUNTER.v                                               ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v                                               ;             ;
; V_Auto/I2C_DELAY.v                                                 ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v                                                 ;             ;
; V_Auto/FOCUS_ADJ.v                                                 ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v                                                 ;             ;
; V_Auto/F_VCM.v                                                     ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v                                                     ;             ;
; V_Auto/AUTO_SYNC_MODIFY.v                                          ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v                                          ;             ;
; V_Auto/AUTO_FOCUS_ON.v                                             ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v                                             ;             ;
; V_Sdram_Control/Sdram_WR_FIFO.v                                    ; yes             ; User Wizard-Generated File                   ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v                                    ;             ;
; V_Sdram_Control/Sdram_RD_FIFO.v                                    ; yes             ; User Wizard-Generated File                   ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v                                    ;             ;
; V_Sdram_Control/Sdram_Params.h                                     ; yes             ; User File                                    ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Params.h                                     ;             ;
; V_Sdram_Control/Sdram_Control.v                                    ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v                                    ;             ;
; V_Sdram_Control/sdr_data_path.v                                    ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v                                    ;             ;
; V_Sdram_Control/control_interface.v                                ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v                                ;             ;
; V_Sdram_Control/command.v                                          ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v                                          ;             ;
; V/VIDEO_PLL.v                                                      ; yes             ; User Wizard-Generated File                   ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v                                                      ;             ;
; V/CLOCK_DELAY.v                                                    ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v                                                    ;             ;
; V_D8M/VGA_RD_COUNTER.v                                             ; yes             ; User Verilog HDL File                        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v                                             ;             ;
; DE2_115_D8M_RTL.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v                                                  ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                   ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                               ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                              ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                            ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                            ;             ;
; db/pll_test_altpll.v                                               ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v                                               ;             ;
; db/VIDEO_PLL_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v                                              ;             ;
; db/sdram_pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v                                              ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                            ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                 ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                               ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                  ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                            ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                              ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                          ;             ;
; db/dcfifo_0ej1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf                                                 ;             ;
; db/a_gray2bin_7ib.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_gray2bin_7ib.tdf                                              ;             ;
; db/a_graycounter_677.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_677.tdf                                           ;             ;
; db/a_graycounter_2lc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_2lc.tdf                                           ;             ;
; db/altsyncram_rq41.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf                                             ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_fpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_fpl.tdf                                          ;             ;
; db/dffpipe_0f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_0f9.tdf                                                 ;             ;
; db/alt_synch_pipe_gpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_gpl.tdf                                          ;             ;
; db/dffpipe_1f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_1f9.tdf                                                 ;             ;
; db/cmpr_c66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_c66.tdf                                                    ;             ;
; db/cmpr_b66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_b66.tdf                                                    ;             ;
; db/mux_j28.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mux_j28.tdf                                                     ;             ;
; db/dcfifo_jej1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf                                                 ;             ;
; db/alt_synch_pipe_hpl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_hpl.tdf                                          ;             ;
; db/dffpipe_2f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_2f9.tdf                                                 ;             ;
; db/alt_synch_pipe_ipl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_ipl.tdf                                          ;             ;
; db/dffpipe_3f9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_3f9.tdf                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                   ;             ;
; db/altsyncram_mek1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                       ;             ;
; db/altsyncram_ee24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_ee24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                 ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                      ;             ;
; db/cntr_1ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_1ii.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                  ; altera_sld  ;
; db/ip/sld065e2eda/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                             ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                 ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                 ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                                                 ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                                                  ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                 ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                                                  ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                 ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                               ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                             ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                           ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                 ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                              ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                  ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                 ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                      ;             ;
; db/add_sub_bfh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_bfh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                                                 ;             ;
; db/add_sub_lgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_lgh.tdf                                                 ;             ;
; db/add_sub_kgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_kgh.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,732                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 4834                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 2502                                                                                        ;
;     -- 3 input functions                    ; 984                                                                                         ;
;     -- <=2 input functions                  ; 1348                                                                                        ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 3686                                                                                        ;
;     -- arithmetic mode                      ; 1148                                                                                        ;
;                                             ;                                                                                             ;
; Total registers                             ; 3847                                                                                        ;
;     -- Dedicated logic registers            ; 3847                                                                                        ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 231                                                                                         ;
; Total memory bits                           ; 964608                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 3                                                                                           ;
;     -- PLLs                                 ; 3                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1725                                                                                        ;
; Total fan-out                               ; 32661                                                                                       ;
; Average fan-out                             ; 3.48                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE2_115_D8M_RTL                                                                                                                        ; 4834 (9)            ; 3847 (0)                  ; 964608      ; 0            ; 0       ; 0         ; 231  ; 0            ; |DE2_115_D8M_RTL                                                                                                                                                                                                                                                                                                                                            ; DE2_115_D8M_RTL                   ; work         ;
;    |AUTO_FOCUS_ON:vd|                                                                                                                   ; 43 (43)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|AUTO_FOCUS_ON:vd                                                                                                                                                                                                                                                                                                                           ; AUTO_FOCUS_ON                     ; work         ;
;    |CLOCKMEM:ck1|                                                                                                                       ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|CLOCKMEM:ck1                                                                                                                                                                                                                                                                                                                               ; CLOCKMEM                          ; work         ;
;    |CLOCKMEM:ck2|                                                                                                                       ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|CLOCKMEM:ck2                                                                                                                                                                                                                                                                                                                               ; CLOCKMEM                          ; work         ;
;    |CLOCKMEM:ck3|                                                                                                                       ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|CLOCKMEM:ck3                                                                                                                                                                                                                                                                                                                               ; CLOCKMEM                          ; work         ;
;    |CLOCK_DELAY:del1|                                                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|CLOCK_DELAY:del1                                                                                                                                                                                                                                                                                                                           ; CLOCK_DELAY                       ; work         ;
;    |D8M_LUT:g_lut|                                                                                                                      ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|D8M_LUT:g_lut                                                                                                                                                                                                                                                                                                                              ; D8M_LUT                           ; work         ;
;    |FOCUS_ADJ:adl|                                                                                                                      ; 1198 (24)           ; 585 (24)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl                                                                                                                                                                                                                                                                                                                              ; FOCUS_ADJ                         ; work         ;
;       |AUTO_SYNC_MODIFY:RE|                                                                                                             ; 103 (0)             ; 100 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE                                                                                                                                                                                                                                                                                                          ; AUTO_SYNC_MODIFY                  ; work         ;
;          |MODIFY_SYNC:hs|                                                                                                               ; 51 (51)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:hs                                                                                                                                                                                                                                                                                           ; MODIFY_SYNC                       ; work         ;
;          |MODIFY_SYNC:vs|                                                                                                               ; 52 (52)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs                                                                                                                                                                                                                                                                                           ; MODIFY_SYNC                       ; work         ;
;       |I2C_DELAY:i2c|                                                                                                                   ; 43 (43)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c                                                                                                                                                                                                                                                                                                                ; I2C_DELAY                         ; work         ;
;       |LCD_COUNTER:cv1|                                                                                                                 ; 203 (203)           ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1                                                                                                                                                                                                                                                                                                              ; LCD_COUNTER                       ; work         ;
;       |VCM_CTRL_P:pp|                                                                                                                   ; 348 (158)           ; 157 (132)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp                                                                                                                                                                                                                                                                                                                ; VCM_CTRL_P                        ; work         ;
;          |F_VCM:f|                                                                                                                      ; 93 (93)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f                                                                                                                                                                                                                                                                                                        ; F_VCM                             ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;             |multcore:mult_core|                                                                                                        ; 33 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;                |mpar_add:padder|                                                                                                        ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_kgh:auto_generated|                                                                                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                                                                                                                                                                              ; add_sub_kgh                       ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;             |multcore:mult_core|                                                                                                        ; 37 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;                |mpar_add:padder|                                                                                                        ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_lgh:auto_generated|                                                                                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                                                                                                                                                                                              ; add_sub_lgh                       ; work         ;
;          |lpm_mult:Mult2|                                                                                                               ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work         ;
;             |multcore:mult_core|                                                                                                        ; 27 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                              ; multcore                          ; work         ;
;                |mpar_add:padder|                                                                                                        ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                              ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                      |add_sub_bfh:auto_generated|                                                                                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                              ; add_sub_bfh                       ; work         ;
;       |VCM_I2C:i2c2|                                                                                                                    ; 477 (184)           ; 205 (68)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2                                                                                                                                                                                                                                                                                                                 ; VCM_I2C                           ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 33 (33)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1                                                                                                                                                                                                                                                                                                     ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 81 (81)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                                                ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 108 (108)           ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                                               ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 71 (71)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                                             ; I2C_WRITE_WDATA                   ; work         ;
;    |FpsMonitor:uFps|                                                                                                                    ; 72 (72)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|FpsMonitor:uFps                                                                                                                                                                                                                                                                                                                            ; FpsMonitor                        ; work         ;
;    |MIPI_BRIDGE_CAMERA_Config:cfin|                                                                                                     ; 1717 (1)            ; 434 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin                                                                                                                                                                                                                                                                                                             ; MIPI_BRIDGE_CAMERA_Config         ; work         ;
;       |MIPI_BRIDGE_CONFIG:mpiv|                                                                                                         ; 504 (215)           ; 199 (94)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv                                                                                                                                                                                                                                                                                     ; MIPI_BRIDGE_CONFIG                ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                         ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 83 (83)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                    ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 109 (109)           ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                   ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 85 (85)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                 ; I2C_WRITE_WDATA                   ; work         ;
;       |MIPI_CAMERA_CONFIG:camiv|                                                                                                        ; 1212 (925)          ; 235 (122)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv                                                                                                                                                                                                                                                                                    ; MIPI_CAMERA_CONFIG                ; work         ;
;          |CLOCKMEM:c1|                                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1                                                                                                                                                                                                                                                                        ; CLOCKMEM                          ; work         ;
;          |I2C_READ_DATA:rd|                                                                                                             ; 94 (94)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd                                                                                                                                                                                                                                                                   ; I2C_READ_DATA                     ; work         ;
;          |I2C_WRITE_PTR:wpt|                                                                                                            ; 110 (110)           ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt                                                                                                                                                                                                                                                                  ; I2C_WRITE_PTR                     ; work         ;
;          |I2C_WRITE_WDATA:wrd|                                                                                                          ; 82 (82)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd                                                                                                                                                                                                                                                                ; I2C_WRITE_WDATA                   ; work         ;
;    |RAW2RGB_J:u4|                                                                                                                       ; 173 (5)             ; 71 (1)                    ; 61440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4                                                                                                                                                                                                                                                                                                                               ; RAW2RGB_J                         ; work         ;
;       |Line_Buffer_J:u0|                                                                                                                ; 70 (70)             ; 3 (3)                     ; 61440       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0                                                                                                                                                                                                                                                                                                              ; Line_Buffer_J                     ; work         ;
;          |int_line:d1|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_mek1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_mek1                   ; work         ;
;          |int_line:d2|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_mek1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_mek1                   ; work         ;
;          |int_line:d3|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3                                                                                                                                                                                                                                                                                                  ; int_line                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;                |altsyncram_mek1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_mek1                   ; work         ;
;       |RAW_RGB_BIN:bin|                                                                                                                 ; 75 (75)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin                                                                                                                                                                                                                                                                                                               ; RAW_RGB_BIN                       ; work         ;
;       |VGA_RD_COUNTER:tr|                                                                                                               ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr                                                                                                                                                                                                                                                                                                             ; VGA_RD_COUNTER                    ; work         ;
;    |RESET_DELAY:u2|                                                                                                                     ; 59 (59)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|RESET_DELAY:u2                                                                                                                                                                                                                                                                                                                             ; RESET_DELAY                       ; work         ;
;    |Sdram_Control:u7|                                                                                                                   ; 488 (135)           ; 752 (100)                 ; 43008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7                                                                                                                                                                                                                                                                                                                           ; Sdram_Control                     ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                                                      ; 117 (0)             ; 274 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                                                ; Sdram_RD_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 117 (0)             ; 274 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                        ; dcfifo                            ; work         ;
;             |dcfifo_jej1:auto_generated|                                                                                                ; 117 (15)            ; 274 (48)                  ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated                                                                                                                                                                                                                                             ; dcfifo_jej1                       ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                                                                             ; a_gray2bin_7ib                    ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                                                                             ; a_gray2bin_7ib                    ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|                                                                                            ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                                 ; a_graycounter_2lc                 ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                                                            ; 30 (30)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                                 ; a_graycounter_677                 ; work         ;
;                |alt_synch_pipe_hpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp                                                                                                                                                                                                                  ; alt_synch_pipe_hpl                ; work         ;
;                   |dffpipe_2f9:dffpipe5|                                                                                                ; 0 (0)               ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5                                                                                                                                                                                             ; dffpipe_2f9                       ; work         ;
;                |alt_synch_pipe_ipl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp                                                                                                                                                                                                                  ; alt_synch_pipe_ipl                ; work         ;
;                   |dffpipe_3f9:dffpipe14|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14                                                                                                                                                                                            ; dffpipe_3f9                       ; work         ;
;                |altsyncram_rq41:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram                                                                                                                                                                                                                    ; altsyncram_rq41                   ; work         ;
;                |cmpr_c66:rdempty_eq_comp_lsb|                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                                                                                                                                                                                                                ; cmpr_c66                          ; work         ;
;                |cmpr_c66:wrfull_eq_comp_lsb|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                                                                                                                                                                                                 ; cmpr_c66                          ; work         ;
;                |dffpipe_pe9:ws_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                          ; dffpipe_pe9                       ; work         ;
;                |dffpipe_pe9:ws_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                          ; dffpipe_pe9                       ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                               ; mux_j28                           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                               ; mux_j28                           ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                              ; mux_j28                           ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                              ; mux_j28                           ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                                                     ; 111 (0)             ; 274 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                                               ; Sdram_WR_FIFO                     ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 111 (0)             ; 274 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                       ; dcfifo                            ; work         ;
;             |dcfifo_0ej1:auto_generated|                                                                                                ; 111 (15)            ; 274 (48)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated                                                                                                                                                                                                                                            ; dcfifo_0ej1                       ; work         ;
;                |a_gray2bin_7ib:rdptr_g_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                                                            ; a_gray2bin_7ib                    ; work         ;
;                |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                                                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                                                            ; a_gray2bin_7ib                    ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|                                                                                            ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                                                                                ; a_graycounter_2lc                 ; work         ;
;                |a_graycounter_677:rdptr_g1p|                                                                                            ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                                                                                ; a_graycounter_677                 ; work         ;
;                |alt_synch_pipe_fpl:rs_dgwp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                                                                                                                                                                                                                 ; alt_synch_pipe_fpl                ; work         ;
;                   |dffpipe_0f9:dffpipe13|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13                                                                                                                                                                                           ; dffpipe_0f9                       ; work         ;
;                |alt_synch_pipe_gpl:ws_dgrp|                                                                                             ; 0 (0)               ; 88 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp                                                                                                                                                                                                                 ; alt_synch_pipe_gpl                ; work         ;
;                   |dffpipe_1f9:dffpipe22|                                                                                               ; 0 (0)               ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22                                                                                                                                                                                           ; dffpipe_1f9                       ; work         ;
;                |altsyncram_rq41:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram                                                                                                                                                                                                                   ; altsyncram_rq41                   ; work         ;
;                |cmpr_c66:rdempty_eq_comp_lsb|                                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                                                                                                                                                                                                               ; cmpr_c66                          ; work         ;
;                |dffpipe_pe9:rs_brp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                                         ; dffpipe_pe9                       ; work         ;
;                |dffpipe_pe9:rs_bwp|                                                                                                     ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                                                                                         ; dffpipe_pe9                       ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                              ; mux_j28                           ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                              ; mux_j28                           ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                         ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                             ; mux_j28                           ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                                                             ; mux_j28                           ; work         ;
;       |command:u_command|                                                                                                               ; 61 (61)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command                                                                                                                                                                                                                                                                                                         ; command                           ; work         ;
;       |control_interface:u_control_interface|                                                                                           ; 64 (64)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                                                                                                                                                                                     ; control_interface                 ; work         ;
;    |VGA_Controller:u1|                                                                                                                  ; 77 (77)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|VGA_Controller:u1                                                                                                                                                                                                                                                                                                                          ; VGA_Controller                    ; work         ;
;    |VIDEO_PLL:pll_ref1|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|VIDEO_PLL:pll_ref1                                                                                                                                                                                                                                                                                                                         ; VIDEO_PLL                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|VIDEO_PLL:pll_ref1|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                            ; work         ;
;          |VIDEO_PLL_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                 ; VIDEO_PLL_altpll                  ; work         ;
;    |pll_test:pll_ref|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|pll_test:pll_ref                                                                                                                                                                                                                                                                                                                           ; pll_test                          ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|pll_test:pll_ref|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; altpll                            ; work         ;
;          |pll_test_altpll:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated                                                                                                                                                                                                                                                                    ; pll_test_altpll                   ; work         ;
;    |sdram_pll:u6|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sdram_pll:u6                                                                                                                                                                                                                                                                                                                               ; sdram_pll                         ; sdram_pll    ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sdram_pll:u6|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |sdram_pll_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                                                                                                                                                                                       ; sdram_pll_altpll                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 735 (2)             ; 1653 (211)                ; 860160      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 733 (0)             ; 1442 (0)                  ; 860160      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 733 (88)            ; 1442 (506)                ; 860160      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                              ; mux_vsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 860160      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ee24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 860160      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated                                                                                                                                                 ; altsyncram_ee24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 101 (101)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 251 (3)             ; 544 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 210 (0)             ; 525 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 315 (315)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 210 (0)             ; 210 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 36 (36)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                  ; sld_mbpmg                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                            ; sld_sbpmg                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 203 (12)            ; 185 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_1ii:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated                                                             ; cntr_1ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; cntr_o9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                            ; cntr_igi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 105 (105)           ; 105 (105)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960  ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960  ; None ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960  ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 105          ; 8192         ; 105          ; 860160 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |DE2_115_D8M_RTL|VIDEO_PLL:pll_ref1                                                                                                                                                                                                                                                  ; V/VIDEO_PLL.v   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe22a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe13a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[8]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[10]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[9]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[7]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[6]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[5]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[4]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[3]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[2]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[1]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|ws_dgrp_reg[0]                                                ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[8]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[10]                                              ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[9]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[7]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[6]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[5]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[4]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[3]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[2]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[1]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rs_dgwp_reg[0]                                               ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe21a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe12a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe21a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe20a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe11a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe30a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe20a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe19a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[10]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe10a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe29a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe19a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe18a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe9a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe28a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe17a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe8a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe27a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe16a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe7a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe26a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[10]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14|dffe15a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[4]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[5]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[2]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[3]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[0]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[1]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[10]    ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[8]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[9]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[6]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5|dffe6a[7]     ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe25a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe24a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[10] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22|dffe23a[7]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 382                                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FOCUS_ADJ:adl|VCM_CTRL_P:pp|S[0..7]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; Sdram_Control:u7|DQM[2,3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Sdram_Control:u7|SA[12]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Sdram_Control:u7|mDATAOUT[10..31]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_VCM_DATA[4..13]                                                                                                                                            ; Lost fanout                                                                                                                                                                                         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DATA16[0..13]                                                                                                                               ; Lost fanout                                                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                                                  ; Lost fanout                                                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|DELAY[0..31]                                                                                                 ; Lost fanout                                                                                                                                                                                         ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]                                                           ; Lost fanout                                                                                                                                                                                         ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]                                                           ; Lost fanout                                                                                                                                                                                         ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]                                                          ; Lost fanout                                                                                                                                                                                         ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]                                                          ; Lost fanout                                                                                                                                                                                         ;
; FOCUS_ADJ:adl|LCD_COUNTER:cv1|rVS                                                                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_CTRL_P:pp|rVS                                                                                                                                                         ;
; Sdram_Control:u7|rWR1_ADDR[0..6]                                                                                                                                                        ; Merged with Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                                           ;
; Sdram_Control:u7|rRD1_ADDR[0..6]                                                                                                                                                        ; Merged with Sdram_Control:u7|rRD1_ADDR[7]                                                                                                                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[7]                                                                                                                           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                                                                                                                           ;
; Sdram_Control:u7|mLENGTH[1..7,9,10]                                                                                                                                                     ; Merged with Sdram_Control:u7|mLENGTH[0]                                                                                                                                                             ;
; Sdram_Control:u7|mRD                                                                                                                                                                    ; Merged with Sdram_Control:u7|RD_MASK[0]                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[31]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[31]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[31]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[30]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[30]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[30]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[29]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[29]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[29]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[28]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[28]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[28]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[27]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[27]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[27]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[26]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[26]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[26]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[25]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[25]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[25]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[24]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[24]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[24]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[23]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[23]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[23]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[22]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[22]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[22]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[21]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[21]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[21]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[20]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[20]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[20]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[19]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[19]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[19]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[18]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[18]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[18]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[17]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[17]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[17]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[16]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[16]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[16]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[15]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[15]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[15]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[14]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[14]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[14]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[13]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[13]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[13]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[12]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[12]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[12]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[11]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[11]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[11]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[10]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[10]                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[10]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[9]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[9]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[9]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[8]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[8]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[8]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[7]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[7]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[7]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[6]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[6]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[6]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[5]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[5]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[5]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[4]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[4]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[4]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[3]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[3]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[3]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[2]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[2]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[2]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[1]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[1]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[1]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CLK_DELAY[0]                                                                                                         ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CLK_DELAY[0]                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CLK_DELAY[0]                                                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[23..31]                                                                                                             ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[16]                                                                                                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[7,13,14]                                                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                                                                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[9]                                                                                                                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[10]                                                                                                                 ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[25,28,31]                                                                                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[27,29,30]                                                                                                      ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[26]                                                                                                            ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[1..7]                                                                                                                      ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[0]                                                                                                                         ;
; Sdram_Control:u7|mWR                                                                                                                                                                    ; Merged with Sdram_Control:u7|WR_MASK[0]                                                                                                                                                             ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[7]                                                                                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[6,7]                                                                                                        ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                          ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[7]                                                                                                           ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                                                                                                           ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[7]                                                                                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[6,7]                                                                                                       ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[7]                                                                                                          ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                                                                                                          ;
; Sdram_Control:u7|mADDR[1..7]                                                                                                                                                            ; Merged with Sdram_Control:u7|mADDR[0]                                                                                                                                                               ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[7]                                                                                                                                    ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                    ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[6,7]                                                                                                                                    ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                      ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[7]                                                                                                                                       ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                      ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                                                     ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                                                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                     ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                                                    ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[4..7]                                                                                                                               ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                  ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[3..7]                                                                                                                                 ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[1,4,7]                                                                                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                                                                                   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[7]                                                                                                                                                   ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                                                   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[0..2,5..7]                                                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                                                   ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[7..15]                                                                                                                   ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[0]                                                                                                                       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[1,5..7]                                                                                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[7,13,14]                                                                                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                                                                                                                    ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[7]                                                                                                                                                        ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                                                                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[3,5,6]                                                                                                               ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[2]                                                                                                                   ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[4]                                                                                                                                                ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                                                                                ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|WORD_DATA[0..3]                                                                                                                                              ; Merged with FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                                                                                ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[3,4]                                                                                                                  ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                                                                                    ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[9]                                                                                                                     ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[10]                                                                                                                    ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Sdram_Control:u7|rRD1_ADDR[7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Sdram_Control:u7|mLENGTH[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Sdram_Control:u7|RD_MASK[1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Sdram_Control:u7|mADDR[0]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[6]                                                                                                                            ; Merged with MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7]                                                                                                                            ;
; Sdram_Control:u7|WR_MASK[1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|SLAVE_ADDR[3]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6]                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6]                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6]                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[6]                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0..7]                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                         ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|ST[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 427                                                                                                                                                 ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 30                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_RESET_DELAY:DY|READY                                                                                                          ; Stuck at VCC              ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[5],                                                                                                         ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[6],                                                                                                         ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5],                                                                                                           ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5],                                                                                                            ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[6],                                                                                                            ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[3],                                                                                                       ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[7],                                                                                                       ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[6],                                                                                                       ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[4],                                                                                                       ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[3],                                                                                                       ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[2],                                                                                                       ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[0],                                                                                                       ;
;                                                                                                                                                              ;                           ; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[1]                                                                                                        ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_RESET_DELAY:DY|READY                                                                              ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2],                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[5],                                                                             ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[6],                                                                             ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[5],                                                                               ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5],                                                                                ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[6],                                                                                ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[3],                                                                           ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[7],                                                                           ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[6],                                                                           ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[5],                                                                           ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[4],                                                                           ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[3],                                                                           ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[2],                                                                           ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[0],                                                                           ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[1]                                                                            ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY|READY                                                                             ; Stuck at VCC              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2],                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5],                                                                            ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[6],                                                                            ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[5],                                                                              ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5],                                                                               ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[6],                                                                               ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[3],                                                                          ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[7],                                                                          ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[6],                                                                          ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[5],                                                                          ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[4],                                                                          ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[3],                                                                          ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[2],                                                                          ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[0],                                                                          ;
;                                                                                                                                                              ;                           ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[1]                                                                           ;
; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                ; Stuck at GND              ; Sdram_Control:u7|mADDR[0],                                                                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0]                                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[11]                                                                                      ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WORD_DATA[11],                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|ST[7]                                                                                                  ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[23]                                                                                 ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[15]                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; Sdram_Control:u7|RD_MASK[1]                                                                                                                                  ; Stuck at GND              ; Sdram_Control:u7|WR_MASK[1]                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLV8_REG16_DATA8[24]                                                                                 ; Stuck at GND              ; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3847  ;
; Number of registers using Synchronous Clear  ; 660   ;
; Number of registers using Synchronous Load   ; 119   ;
; Number of registers using Asynchronous Clear ; 1715  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1658  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                            ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                           ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                               ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                 ; 5       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                  ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                              ; 9       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                 ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                ; 5       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                           ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                                                              ; 4       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                                             ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                   ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                   ; 2       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                                             ; 3       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                                                ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SCLO                                                                                                                                                                                                                                                 ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SCLO                                                                                                                                                                                                                                                    ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|SDAO                                                                                                                                                                                                                                                 ; 3       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|SDAO                                                                                                                                                                                                                                                   ; 2       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|SDAO                                                                                                                                                                                                                                                    ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                                              ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                           ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                           ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                                                                                                                          ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_WORD_GO                                                                                                                                                                                                                                                                ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|W_POINTER_GO                                                                                                                                                                                                                                                             ; 4       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|R_GO                                                                                                                                                                                                                                                                     ; 8       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_WORD_GO                                                                                                                                                                                                                                                               ; 7       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GO                                                                                                                                                                                                                                                                    ; 6       ;
; MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|W_POINTER_GO                                                                                                                                                                                                                                                            ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                          ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                                                                                                                             ; 4       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_POINTER_GO                                                                                                                                                                                                                                                                                         ; 4       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|W_WORD_GO                                                                                                                                                                                                                                                                                            ; 7       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|R_GO                                                                                                                                                                                                                                                                                                 ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                                                                                                             ; 4       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|END_OK                                                                                                                                                                                                                                                                             ; 5       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|END_OK                                                                                                                                                                                                                                                                           ; 9       ;
; FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|END_OK                                                                                                                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 59                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|RAW_RGB_BIN:bin|R[5]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1|H_CNT[3]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_D8M_RTL|FpsMonitor:uFps|rfps_h[0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1|V_CNT[15]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface|timer[1]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|rSUM[8]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|mADDR[12]                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_D8M_RTL|FpsMonitor:uFps|rfps_l[0]                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|peakSUM[1]                                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|CMD[1]                                                                                                                                                                                                                                                                                                                                  ;
; 128:1              ; 8 bits    ; 680 LEs       ; 8 LEs                ; 672 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CNT[7]                                                                                                                                                                                                                                                                                           ;
; 65:1               ; 8 bits    ; 344 LEs       ; 8 LEs                ; 336 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|DELY[3]                                                                                                                                                                                                                                                                         ;
; 128:1              ; 8 bits    ; 680 LEs       ; 8 LEs                ; 672 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|CNT[0]                                                                                                                                                                                                                                                                           ;
; 128:1              ; 8 bits    ; 680 LEs       ; 8 LEs                ; 672 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|CNT[1]                                                                                                                                                                                                                                                                          ;
; 65:1               ; 8 bits    ; 344 LEs       ; 8 LEs                ; 336 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|DELY[0]                                                                                                                                                                                                                                                                        ;
; 65:1               ; 8 bits    ; 344 LEs       ; 8 LEs                ; 336 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|DELY[6]                                                                                                                                                                                                                                                                                                     ;
; 128:1              ; 8 bits    ; 680 LEs       ; 8 LEs                ; 672 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|CNT[4]                                                                                                                                                                                                                                                                                                       ;
; 65:1               ; 8 bits    ; 344 LEs       ; 8 LEs                ; 336 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|CNT[4]                                                                                                                                                                                                                                                                          ;
; 65:1               ; 8 bits    ; 344 LEs       ; 8 LEs                ; 336 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|CNT[0]                                                                                                                                                                                                                                                                         ;
; 65:1               ; 8 bits    ; 344 LEs       ; 8 LEs                ; 336 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|CNT[0]                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_D8M_RTL|Sdram_Control:u7|ST[9]                                                                                                                                                                                                                                                                                                                                   ;
; 256:1              ; 18 bits   ; 3060 LEs      ; 144 LEs              ; 2916 LEs               ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|REG16_DATA16[17]                                                                                                                                                                                                                                                                                  ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CNT[3]                                                                                                                                                                                                                                                                                            ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|DELY[7]                                                                                                                                                                                                                                                                       ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|A[2]                                                                                                                                                                                                                                                                             ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|DELY[2]                                                                                                                                                                                                                                                                          ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|A[5]                                                                                                                                                                                                                                                                            ;
; 129:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|SLAVE_ADDR[0]                                                                                                                                                                                                                                                                                    ;
; 129:1              ; 16 bits   ; 1376 LEs      ; 16 LEs               ; 1360 LEs               ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|POINTER[11]                                                                                                                                                                                                                                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|DELY[6]                                                                                                                                                                                                                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DELY[3]                                                                                                                                                                                                                                                                         ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|DELY[4]                                                                                                                                                                                                                                                                                                   ;
; 64:1               ; 7 bits    ; 294 LEs       ; 7 LEs                ; 287 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|A[8]                                                                                                                                                                                                                                                                                                         ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|DELY[3]                                                                                                                                                                                                                                                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|CNT[1]                                                                                                                                                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|CNT[5]                                                                                                                                                                                                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|CNT[5]                                                                                                                                                                                                                                                                                                    ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|BYTE[7]                                                                                                                                                                                                                                                                         ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|BYTE[0]                                                                                                                                                                                                                                                                                                      ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|BYTE[4]                                                                                                                                                                                                                                                                          ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|WCNT[4]                                                                                                                                                                                                                                                                                                                       ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CNT[7]                                                                                                                                                                                                                                                                                                                        ;
; 129:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|DATA16[7]                                                                                                                                                                                                                                                                       ;
; 130:1              ; 8 bits    ; 688 LEs       ; 8 LEs                ; 680 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|WCNT[0]                                                                                                                                                                                                                                                                                           ;
; 130:1              ; 16 bits   ; 1376 LEs      ; 16 LEs               ; 1360 LEs               ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|WCNT[4]                                                                                                                                                                                                                                                                                          ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                                                                                                                                                                     ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                                                                                                                                        ;
; 67:1               ; 3 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|BYTE[2]                                                                                                                                                                                                                                                                         ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[6]                                                                                                                                                                                                                                                                                                                    ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|SLAVE_ADDR[2]                                                                                                                                                                                                                                                                                     ;
; 130:1              ; 7 bits    ; 602 LEs       ; 7 LEs                ; 595 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|POINTER[3]                                                                                                                                                                                                                                                                                        ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|ST[1]                                                                                                                                                                                                                                                                         ;
; 68:1               ; 3 bits    ; 135 LEs       ; 42 LEs               ; 93 LEs                 ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|ST[0]                                                                                                                                                                                                                                                                           ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|ST[5]                                                                                                                                                                                                                                                                        ;
; 68:1               ; 3 bits    ; 135 LEs       ; 42 LEs               ; 93 LEs                 ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|ST[0]                                                                                                                                                                                                                                                                          ;
; 131:1              ; 6 bits    ; 522 LEs       ; 294 LEs              ; 228 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|ST[0]                                                                                                                                                                                                                                                                                                     ;
; 68:1               ; 3 bits    ; 135 LEs       ; 42 LEs               ; 93 LEs                 ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|ST[5]                                                                                                                                                                                                                                                                                                       ;
; 130:1              ; 10 bits   ; 860 LEs       ; 10 LEs               ; 850 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|POINTER[4]                                                                                                                                                                                                                                                                                                                    ;
; 21:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[1]                                                                                                                                                                                                                                                                            ;
; 36:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt|A[6]                                                                                                                                                                                                                                                                           ;
; 36:1               ; 2 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[8]                                                                                                                                                                                                                                                                                                        ;
; 36:1               ; 6 bits    ; 144 LEs       ; 12 LEs               ; 132 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt|A[2]                                                                                                                                                                                                                                                                                                        ;
; 132:1              ; 3 bits    ; 264 LEs       ; 54 LEs               ; 210 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd|ST[5]                                                                                                                                                                                                                                                                            ;
; 132:1              ; 3 bits    ; 264 LEs       ; 54 LEs               ; 210 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd|ST[5]                                                                                                                                                                                                                                                                           ;
; 132:1              ; 3 bits    ; 264 LEs       ; 54 LEs               ; 210 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd|ST[5]                                                                                                                                                                                                                                                                                                        ;
; 134:1              ; 32 bits   ; 2848 LEs      ; 32 LEs               ; 2816 LEs               ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|DELY[15]                                                                                                                                                                                                                                                                                         ;
; 23:1               ; 6 bits    ; 90 LEs        ; 12 LEs               ; 78 LEs                 ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt|A[2]                                                                                                                                                                                                                                                                            ;
; 133:1              ; 3 bits    ; 264 LEs       ; 9 LEs                ; 255 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|BYTE[0]                                                                                                                                                                                                                                                                      ;
; 133:1              ; 3 bits    ; 264 LEs       ; 9 LEs                ; 255 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|BYTE[1]                                                                                                                                                                                                                                                                                                   ;
; 133:1              ; 3 bits    ; 264 LEs       ; 9 LEs                ; 255 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|BYTE[2]                                                                                                                                                                                                                                                                       ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 32 LEs               ; 2848 LEs               ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|DELY[5]                                                                                                                                                                                                                                                                                                                       ;
; 135:1              ; 32 bits   ; 2880 LEs      ; 32 LEs               ; 2848 LEs               ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|DELY[19]                                                                                                                                                                                                                                                                                          ;
; 70:1               ; 3 bits    ; 138 LEs       ; 9 LEs                ; 129 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[4]                                                                                                                                                                                                                                                                          ;
; 70:1               ; 3 bits    ; 138 LEs       ; 12 LEs               ; 126 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd|A[3]                                                                                                                                                                                                                                                                          ;
; 70:1               ; 8 bits    ; 368 LEs       ; 32 LEs               ; 336 LEs                ; Yes        ; |DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd|A[8]                                                                                                                                                                                                                                                                         ;
; 70:1               ; 2 bits    ; 92 LEs        ; 4 LEs                ; 88 LEs                 ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[8]                                                                                                                                                                                                                                                                                                      ;
; 70:1               ; 5 bits    ; 230 LEs       ; 15 LEs               ; 215 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd|A[5]                                                                                                                                                                                                                                                                                                      ;
; 132:1              ; 2 bits    ; 176 LEs       ; 8 LEs                ; 168 LEs                ; Yes        ; |DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|ST[5]                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[8]                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |DE2_115_D8M_RTL|FpsMonitor:uFps|hex_fps_l[6]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |DE2_115_D8M_RTL|FpsMonitor:uFps|hex_fps_h[5]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |DE2_115_D8M_RTL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_D8M_RTL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                   ;
+------------------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig                  ;
+------------------------------+-------+------+---------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                          ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                            ;
+---------------------------------------+------------------------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 9                      ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                    ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                   ;
+---------------------------------------+------------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for FOCUS_ADJ:adl|VCM_I2C:i2c2            ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; const_zero_sig ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; const_zero_sig ;
+------------------------------+-------+------+----------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv ;
+----------------+------------------+------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                             ;
+----------------+------------------+------------------------------------------------------------------+
; WORD_NUM_MAX   ; 294              ; Signed Integer                                                   ;
; MIPI_I2C_ADDR  ; 01101100         ; Unsigned Binary                                                  ;
; P_ID1          ; 0011000000001011 ; Unsigned Binary                                                  ;
; P_ID2          ; 0011000000001100 ; Unsigned Binary                                                  ;
; TIME_LONG      ; 100              ; Signed Integer                                                   ;
; DELAY_TYPE     ; 10101010         ; Unsigned Binary                                                  ;
+----------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv ;
+----------------------+------------------+-----------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                      ;
+----------------------+------------------+-----------------------------------------------------------+
; WORD_NUM_MAX         ; 13               ; Signed Integer                                            ;
; MIPI_BRIDGE_I2C_ADDR ; 00011100         ; Unsigned Binary                                           ;
; P_ID                 ; 0000000000000000 ; Unsigned Binary                                           ;
; TIME_LONG            ; 100              ; Signed Integer                                            ;
; FIFO_LEVEL           ; 0000000000001000 ; Unsigned Binary                                           ;
; DATA_FORMAT          ; 0000000000010000 ; Unsigned Binary                                           ;
; PLL_PRD              ; 1                ; Signed Integer                                            ;
; PLL_FBD              ; 39               ; Signed Integer                                            ;
; PLL_FRS              ; 1                ; Signed Integer                                            ;
; MCLK_HL              ; 1                ; Signed Integer                                            ;
; PPICLKDIV            ; 2                ; Signed Integer                                            ;
; MCLKREFDIV           ; 2                ; Signed Integer                                            ;
; SCLKDIV              ; 0                ; Signed Integer                                            ;
; WORDCOUNT            ; 800              ; Signed Integer                                            ;
+----------------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_test:pll_ref|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------+
; Parameter Name                ; Value                      ; Type                     ;
+-------------------------------+----------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                  ;
; PLL_TYPE                      ; AUTO                       ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_test ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                  ;
; LOCK_HIGH                     ; 1                          ; Untyped                  ;
; LOCK_LOW                      ; 1                          ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                  ;
; SKIP_VCO                      ; OFF                        ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                  ;
; BANDWIDTH                     ; 0                          ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                  ;
; DOWN_SPREAD                   ; 0                          ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                          ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 2                          ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 5                          ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                  ;
; DPA_DIVIDER                   ; 0                          ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                  ;
; VCO_MIN                       ; 0                          ; Untyped                  ;
; VCO_MAX                       ; 0                          ; Untyped                  ;
; VCO_CENTER                    ; 0                          ; Untyped                  ;
; PFD_MIN                       ; 0                          ; Untyped                  ;
; PFD_MAX                       ; 0                          ; Untyped                  ;
; M_INITIAL                     ; 0                          ; Untyped                  ;
; M                             ; 0                          ; Untyped                  ;
; N                             ; 1                          ; Untyped                  ;
; M2                            ; 1                          ; Untyped                  ;
; N2                            ; 1                          ; Untyped                  ;
; SS                            ; 1                          ; Untyped                  ;
; C0_HIGH                       ; 0                          ; Untyped                  ;
; C1_HIGH                       ; 0                          ; Untyped                  ;
; C2_HIGH                       ; 0                          ; Untyped                  ;
; C3_HIGH                       ; 0                          ; Untyped                  ;
; C4_HIGH                       ; 0                          ; Untyped                  ;
; C5_HIGH                       ; 0                          ; Untyped                  ;
; C6_HIGH                       ; 0                          ; Untyped                  ;
; C7_HIGH                       ; 0                          ; Untyped                  ;
; C8_HIGH                       ; 0                          ; Untyped                  ;
; C9_HIGH                       ; 0                          ; Untyped                  ;
; C0_LOW                        ; 0                          ; Untyped                  ;
; C1_LOW                        ; 0                          ; Untyped                  ;
; C2_LOW                        ; 0                          ; Untyped                  ;
; C3_LOW                        ; 0                          ; Untyped                  ;
; C4_LOW                        ; 0                          ; Untyped                  ;
; C5_LOW                        ; 0                          ; Untyped                  ;
; C6_LOW                        ; 0                          ; Untyped                  ;
; C7_LOW                        ; 0                          ; Untyped                  ;
; C8_LOW                        ; 0                          ; Untyped                  ;
; C9_LOW                        ; 0                          ; Untyped                  ;
; C0_INITIAL                    ; 0                          ; Untyped                  ;
; C1_INITIAL                    ; 0                          ; Untyped                  ;
; C2_INITIAL                    ; 0                          ; Untyped                  ;
; C3_INITIAL                    ; 0                          ; Untyped                  ;
; C4_INITIAL                    ; 0                          ; Untyped                  ;
; C5_INITIAL                    ; 0                          ; Untyped                  ;
; C6_INITIAL                    ; 0                          ; Untyped                  ;
; C7_INITIAL                    ; 0                          ; Untyped                  ;
; C8_INITIAL                    ; 0                          ; Untyped                  ;
; C9_INITIAL                    ; 0                          ; Untyped                  ;
; C0_MODE                       ; BYPASS                     ; Untyped                  ;
; C1_MODE                       ; BYPASS                     ; Untyped                  ;
; C2_MODE                       ; BYPASS                     ; Untyped                  ;
; C3_MODE                       ; BYPASS                     ; Untyped                  ;
; C4_MODE                       ; BYPASS                     ; Untyped                  ;
; C5_MODE                       ; BYPASS                     ; Untyped                  ;
; C6_MODE                       ; BYPASS                     ; Untyped                  ;
; C7_MODE                       ; BYPASS                     ; Untyped                  ;
; C8_MODE                       ; BYPASS                     ; Untyped                  ;
; C9_MODE                       ; BYPASS                     ; Untyped                  ;
; C0_PH                         ; 0                          ; Untyped                  ;
; C1_PH                         ; 0                          ; Untyped                  ;
; C2_PH                         ; 0                          ; Untyped                  ;
; C3_PH                         ; 0                          ; Untyped                  ;
; C4_PH                         ; 0                          ; Untyped                  ;
; C5_PH                         ; 0                          ; Untyped                  ;
; C6_PH                         ; 0                          ; Untyped                  ;
; C7_PH                         ; 0                          ; Untyped                  ;
; C8_PH                         ; 0                          ; Untyped                  ;
; C9_PH                         ; 0                          ; Untyped                  ;
; L0_HIGH                       ; 1                          ; Untyped                  ;
; L1_HIGH                       ; 1                          ; Untyped                  ;
; G0_HIGH                       ; 1                          ; Untyped                  ;
; G1_HIGH                       ; 1                          ; Untyped                  ;
; G2_HIGH                       ; 1                          ; Untyped                  ;
; G3_HIGH                       ; 1                          ; Untyped                  ;
; E0_HIGH                       ; 1                          ; Untyped                  ;
; E1_HIGH                       ; 1                          ; Untyped                  ;
; E2_HIGH                       ; 1                          ; Untyped                  ;
; E3_HIGH                       ; 1                          ; Untyped                  ;
; L0_LOW                        ; 1                          ; Untyped                  ;
; L1_LOW                        ; 1                          ; Untyped                  ;
; G0_LOW                        ; 1                          ; Untyped                  ;
; G1_LOW                        ; 1                          ; Untyped                  ;
; G2_LOW                        ; 1                          ; Untyped                  ;
; G3_LOW                        ; 1                          ; Untyped                  ;
; E0_LOW                        ; 1                          ; Untyped                  ;
; E1_LOW                        ; 1                          ; Untyped                  ;
; E2_LOW                        ; 1                          ; Untyped                  ;
; E3_LOW                        ; 1                          ; Untyped                  ;
; L0_INITIAL                    ; 1                          ; Untyped                  ;
; L1_INITIAL                    ; 1                          ; Untyped                  ;
; G0_INITIAL                    ; 1                          ; Untyped                  ;
; G1_INITIAL                    ; 1                          ; Untyped                  ;
; G2_INITIAL                    ; 1                          ; Untyped                  ;
; G3_INITIAL                    ; 1                          ; Untyped                  ;
; E0_INITIAL                    ; 1                          ; Untyped                  ;
; E1_INITIAL                    ; 1                          ; Untyped                  ;
; E2_INITIAL                    ; 1                          ; Untyped                  ;
; E3_INITIAL                    ; 1                          ; Untyped                  ;
; L0_MODE                       ; BYPASS                     ; Untyped                  ;
; L1_MODE                       ; BYPASS                     ; Untyped                  ;
; G0_MODE                       ; BYPASS                     ; Untyped                  ;
; G1_MODE                       ; BYPASS                     ; Untyped                  ;
; G2_MODE                       ; BYPASS                     ; Untyped                  ;
; G3_MODE                       ; BYPASS                     ; Untyped                  ;
; E0_MODE                       ; BYPASS                     ; Untyped                  ;
; E1_MODE                       ; BYPASS                     ; Untyped                  ;
; E2_MODE                       ; BYPASS                     ; Untyped                  ;
; E3_MODE                       ; BYPASS                     ; Untyped                  ;
; L0_PH                         ; 0                          ; Untyped                  ;
; L1_PH                         ; 0                          ; Untyped                  ;
; G0_PH                         ; 0                          ; Untyped                  ;
; G1_PH                         ; 0                          ; Untyped                  ;
; G2_PH                         ; 0                          ; Untyped                  ;
; G3_PH                         ; 0                          ; Untyped                  ;
; E0_PH                         ; 0                          ; Untyped                  ;
; E1_PH                         ; 0                          ; Untyped                  ;
; E2_PH                         ; 0                          ; Untyped                  ;
; E3_PH                         ; 0                          ; Untyped                  ;
; M_PH                          ; 0                          ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                  ;
; CLK0_COUNTER                  ; G0                         ; Untyped                  ;
; CLK1_COUNTER                  ; G0                         ; Untyped                  ;
; CLK2_COUNTER                  ; G0                         ; Untyped                  ;
; CLK3_COUNTER                  ; G0                         ; Untyped                  ;
; CLK4_COUNTER                  ; G0                         ; Untyped                  ;
; CLK5_COUNTER                  ; G0                         ; Untyped                  ;
; CLK6_COUNTER                  ; E0                         ; Untyped                  ;
; CLK7_COUNTER                  ; E1                         ; Untyped                  ;
; CLK8_COUNTER                  ; E2                         ; Untyped                  ;
; CLK9_COUNTER                  ; E3                         ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                  ;
; M_TIME_DELAY                  ; 0                          ; Untyped                  ;
; N_TIME_DELAY                  ; 0                          ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                  ;
; VCO_POST_SCALE                ; 0                          ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                  ;
; CBXI_PARAMETER                ; pll_test_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE           ;
+-------------------------------+----------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VIDEO_PLL:pll_ref1|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------------+
; Parameter Name                ; Value                       ; Type                      ;
+-------------------------------+-----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                   ;
; PLL_TYPE                      ; AUTO                        ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VIDEO_PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                   ;
; LOCK_HIGH                     ; 1                           ; Untyped                   ;
; LOCK_LOW                      ; 1                           ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                   ;
; SKIP_VCO                      ; OFF                         ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                   ;
; BANDWIDTH                     ; 0                           ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                   ;
; DOWN_SPREAD                   ; 0                           ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                           ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                           ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                   ;
; DPA_DIVIDER                   ; 0                           ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                   ;
; VCO_MIN                       ; 0                           ; Untyped                   ;
; VCO_MAX                       ; 0                           ; Untyped                   ;
; VCO_CENTER                    ; 0                           ; Untyped                   ;
; PFD_MIN                       ; 0                           ; Untyped                   ;
; PFD_MAX                       ; 0                           ; Untyped                   ;
; M_INITIAL                     ; 0                           ; Untyped                   ;
; M                             ; 0                           ; Untyped                   ;
; N                             ; 1                           ; Untyped                   ;
; M2                            ; 1                           ; Untyped                   ;
; N2                            ; 1                           ; Untyped                   ;
; SS                            ; 1                           ; Untyped                   ;
; C0_HIGH                       ; 0                           ; Untyped                   ;
; C1_HIGH                       ; 0                           ; Untyped                   ;
; C2_HIGH                       ; 0                           ; Untyped                   ;
; C3_HIGH                       ; 0                           ; Untyped                   ;
; C4_HIGH                       ; 0                           ; Untyped                   ;
; C5_HIGH                       ; 0                           ; Untyped                   ;
; C6_HIGH                       ; 0                           ; Untyped                   ;
; C7_HIGH                       ; 0                           ; Untyped                   ;
; C8_HIGH                       ; 0                           ; Untyped                   ;
; C9_HIGH                       ; 0                           ; Untyped                   ;
; C0_LOW                        ; 0                           ; Untyped                   ;
; C1_LOW                        ; 0                           ; Untyped                   ;
; C2_LOW                        ; 0                           ; Untyped                   ;
; C3_LOW                        ; 0                           ; Untyped                   ;
; C4_LOW                        ; 0                           ; Untyped                   ;
; C5_LOW                        ; 0                           ; Untyped                   ;
; C6_LOW                        ; 0                           ; Untyped                   ;
; C7_LOW                        ; 0                           ; Untyped                   ;
; C8_LOW                        ; 0                           ; Untyped                   ;
; C9_LOW                        ; 0                           ; Untyped                   ;
; C0_INITIAL                    ; 0                           ; Untyped                   ;
; C1_INITIAL                    ; 0                           ; Untyped                   ;
; C2_INITIAL                    ; 0                           ; Untyped                   ;
; C3_INITIAL                    ; 0                           ; Untyped                   ;
; C4_INITIAL                    ; 0                           ; Untyped                   ;
; C5_INITIAL                    ; 0                           ; Untyped                   ;
; C6_INITIAL                    ; 0                           ; Untyped                   ;
; C7_INITIAL                    ; 0                           ; Untyped                   ;
; C8_INITIAL                    ; 0                           ; Untyped                   ;
; C9_INITIAL                    ; 0                           ; Untyped                   ;
; C0_MODE                       ; BYPASS                      ; Untyped                   ;
; C1_MODE                       ; BYPASS                      ; Untyped                   ;
; C2_MODE                       ; BYPASS                      ; Untyped                   ;
; C3_MODE                       ; BYPASS                      ; Untyped                   ;
; C4_MODE                       ; BYPASS                      ; Untyped                   ;
; C5_MODE                       ; BYPASS                      ; Untyped                   ;
; C6_MODE                       ; BYPASS                      ; Untyped                   ;
; C7_MODE                       ; BYPASS                      ; Untyped                   ;
; C8_MODE                       ; BYPASS                      ; Untyped                   ;
; C9_MODE                       ; BYPASS                      ; Untyped                   ;
; C0_PH                         ; 0                           ; Untyped                   ;
; C1_PH                         ; 0                           ; Untyped                   ;
; C2_PH                         ; 0                           ; Untyped                   ;
; C3_PH                         ; 0                           ; Untyped                   ;
; C4_PH                         ; 0                           ; Untyped                   ;
; C5_PH                         ; 0                           ; Untyped                   ;
; C6_PH                         ; 0                           ; Untyped                   ;
; C7_PH                         ; 0                           ; Untyped                   ;
; C8_PH                         ; 0                           ; Untyped                   ;
; C9_PH                         ; 0                           ; Untyped                   ;
; L0_HIGH                       ; 1                           ; Untyped                   ;
; L1_HIGH                       ; 1                           ; Untyped                   ;
; G0_HIGH                       ; 1                           ; Untyped                   ;
; G1_HIGH                       ; 1                           ; Untyped                   ;
; G2_HIGH                       ; 1                           ; Untyped                   ;
; G3_HIGH                       ; 1                           ; Untyped                   ;
; E0_HIGH                       ; 1                           ; Untyped                   ;
; E1_HIGH                       ; 1                           ; Untyped                   ;
; E2_HIGH                       ; 1                           ; Untyped                   ;
; E3_HIGH                       ; 1                           ; Untyped                   ;
; L0_LOW                        ; 1                           ; Untyped                   ;
; L1_LOW                        ; 1                           ; Untyped                   ;
; G0_LOW                        ; 1                           ; Untyped                   ;
; G1_LOW                        ; 1                           ; Untyped                   ;
; G2_LOW                        ; 1                           ; Untyped                   ;
; G3_LOW                        ; 1                           ; Untyped                   ;
; E0_LOW                        ; 1                           ; Untyped                   ;
; E1_LOW                        ; 1                           ; Untyped                   ;
; E2_LOW                        ; 1                           ; Untyped                   ;
; E3_LOW                        ; 1                           ; Untyped                   ;
; L0_INITIAL                    ; 1                           ; Untyped                   ;
; L1_INITIAL                    ; 1                           ; Untyped                   ;
; G0_INITIAL                    ; 1                           ; Untyped                   ;
; G1_INITIAL                    ; 1                           ; Untyped                   ;
; G2_INITIAL                    ; 1                           ; Untyped                   ;
; G3_INITIAL                    ; 1                           ; Untyped                   ;
; E0_INITIAL                    ; 1                           ; Untyped                   ;
; E1_INITIAL                    ; 1                           ; Untyped                   ;
; E2_INITIAL                    ; 1                           ; Untyped                   ;
; E3_INITIAL                    ; 1                           ; Untyped                   ;
; L0_MODE                       ; BYPASS                      ; Untyped                   ;
; L1_MODE                       ; BYPASS                      ; Untyped                   ;
; G0_MODE                       ; BYPASS                      ; Untyped                   ;
; G1_MODE                       ; BYPASS                      ; Untyped                   ;
; G2_MODE                       ; BYPASS                      ; Untyped                   ;
; G3_MODE                       ; BYPASS                      ; Untyped                   ;
; E0_MODE                       ; BYPASS                      ; Untyped                   ;
; E1_MODE                       ; BYPASS                      ; Untyped                   ;
; E2_MODE                       ; BYPASS                      ; Untyped                   ;
; E3_MODE                       ; BYPASS                      ; Untyped                   ;
; L0_PH                         ; 0                           ; Untyped                   ;
; L1_PH                         ; 0                           ; Untyped                   ;
; G0_PH                         ; 0                           ; Untyped                   ;
; G1_PH                         ; 0                           ; Untyped                   ;
; G2_PH                         ; 0                           ; Untyped                   ;
; G3_PH                         ; 0                           ; Untyped                   ;
; E0_PH                         ; 0                           ; Untyped                   ;
; E1_PH                         ; 0                           ; Untyped                   ;
; E2_PH                         ; 0                           ; Untyped                   ;
; E3_PH                         ; 0                           ; Untyped                   ;
; M_PH                          ; 0                           ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                   ;
; CLK0_COUNTER                  ; G0                          ; Untyped                   ;
; CLK1_COUNTER                  ; G0                          ; Untyped                   ;
; CLK2_COUNTER                  ; G0                          ; Untyped                   ;
; CLK3_COUNTER                  ; G0                          ; Untyped                   ;
; CLK4_COUNTER                  ; G0                          ; Untyped                   ;
; CLK5_COUNTER                  ; G0                          ; Untyped                   ;
; CLK6_COUNTER                  ; E0                          ; Untyped                   ;
; CLK7_COUNTER                  ; E1                          ; Untyped                   ;
; CLK8_COUNTER                  ; E2                          ; Untyped                   ;
; CLK9_COUNTER                  ; E3                          ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                   ;
; M_TIME_DELAY                  ; 0                           ; Untyped                   ;
; N_TIME_DELAY                  ; 0                           ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                   ;
; VCO_POST_SCALE                ; 0                           ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                   ;
; CBXI_PARAMETER                ; VIDEO_PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; -2500                       ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 11           ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 11           ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_0ej1  ; Untyped                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                 ;
; RDSYNC_DELAYPIPE        ; 11           ; Signed Integer                                                          ;
; WRSYNC_DELAYPIPE        ; 11           ; Signed Integer                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                 ;
; CBXI_PARAMETER          ; dcfifo_jej1  ; Untyped                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4 ;
+------------------+-------+--------------------------------+
; Parameter Name   ; Value ; Type                           ;
+------------------+-------+--------------------------------+
; D8M_VAL_LINE_MAX ; 637   ; Signed Integer                 ;
; D8M_VAL_LINE_MIN ; 3     ; Signed Integer                 ;
+------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_mek1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_mek1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 10                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_mek1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|LCD_COUNTER:cv1 ;
+----------------+--------------+--------------------------------------------+
; Parameter Name ; Value        ; Type                                       ;
+----------------+--------------+--------------------------------------------+
; H_OFF          ; 000011001000 ; Unsigned Binary                            ;
; V_OFF          ; 000011001000 ; Unsigned Binary                            ;
+----------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; SCAL           ; 3     ; Signed Integer                                          ;
; SCAL_f         ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FOCUS_ADJ:adl|VCM_I2C:i2c2 ;
+----------------+----------------------------------+---------------------+
; Parameter Name ; Value                            ; Type                ;
+----------------+----------------------------------+---------------------+
; SLAVE_ADDR1    ; 00011000                         ; Unsigned Binary     ;
; P_STATUS       ; 00000000                         ; Unsigned Binary     ;
; TIME           ; 00000000000000000000001111101000 ; Unsigned Binary     ;
; TIME_LONG      ; 250000000                        ; Signed Integer      ;
+----------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_MARK         ; 17    ; Signed Integer                        ;
; H_MARK1        ; 10    ; Signed Integer                        ;
; V_MARK         ; 9     ; Signed Integer                        ;
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
; H_BLANK        ; 160   ; Signed Integer                        ;
; V_BLANK        ; 45    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpsMonitor:uFps        ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; ONE_SEC        ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 105                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 105                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 342                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 105                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                     ;
; LPM_WIDTHB                                     ; 5            ; Untyped                     ;
; LPM_WIDTHP                                     ; 13           ; Untyped                     ;
; LPM_WIDTHR                                     ; 13           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                     ;
; LPM_WIDTHB                                     ; 8            ; Untyped                     ;
; LPM_WIDTHP                                     ; 16           ; Untyped                     ;
; LPM_WIDTHR                                     ; 16           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                     ;
; LPM_WIDTHB                                     ; 7            ; Untyped                     ;
; LPM_WIDTHP                                     ; 15           ; Untyped                     ;
; LPM_WIDTHR                                     ; 15           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 3                                          ;
; Entity Instance               ; pll_test:pll_ref|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
; Entity Instance               ; VIDEO_PLL:pll_ref1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                      ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 2                                                                    ;
; Entity Instance            ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 32                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
; Entity Instance            ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                           ;
;     -- LPM_WIDTH           ; 32                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                   ;
;     -- USE_EAB             ; ON                                                                   ;
+----------------------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                         ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 10                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 10                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 3                                          ;
; Entity Instance                       ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                                          ;
;     -- LPM_WIDTHB                     ; 5                                          ;
;     -- LPM_WIDTHP                     ; 13                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                                          ;
;     -- LPM_WIDTHB                     ; 8                                          ;
;     -- LPM_WIDTHP                     ; 16                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                          ;
;     -- LPM_WIDTHB                     ; 7                                          ;
;     -- LPM_WIDTHP                     ; 15                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck3"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; CLK_FREQ[22..18] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[14..11] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[31..25] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[10..7]  ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[5..0]   ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[24]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[23]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[17]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[16]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[15]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[6]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck2"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; CLK_FREQ[21..20] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[11..10] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[31..25] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[23..22] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[19..17] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[15..14] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[7..0]   ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[24]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[16]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[13]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[12]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[9]      ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[8]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+----------------------------------------------------+
; Port Connectivity Checks: "CLOCKMEM:ck1"           ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; CLK_FREQ[22..18] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[14..11] ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[31..25] ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[10..7]  ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[5..0]   ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[24]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[23]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[17]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[16]     ; Input ; Info     ; Stuck at VCC ;
; CLK_FREQ[15]     ; Input ; Info     ; Stuck at GND ;
; CLK_FREQ[6]      ; Input ; Info     ; Stuck at VCC ;
+------------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "FpsMonitor:uFps"       ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; fps  ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; H_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_READ_DATA:rd"                                                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_PTR:wpt"                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|I2C_WRITE_WDATA:wrd"                                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POINTER[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; LIGHT_INT      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                  ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                  ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                  ;
+-----------------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_I2C:i2c2"                                                                                                                                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TEST_MODE     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; TEST_MODE[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; INT_n         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; R_VCM_DATA    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CLK_400K      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_LO0P      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; ST            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CNT           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WCNT          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SLAVE_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; POINTER       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_END    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; W_WORD_GO     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_ST       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_CNT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WORD_BYTE     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; R_DATA        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; SDAI_W        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; TR            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; I2C_SCL_O     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|I2C_DELAY:i2c"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; READY1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; STEP ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "STEP[10..10]" have no fanouts ;
; V_C  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|VCM_CTRL_P:pp"                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Y[17..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Y[7..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; STEP[9..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; SS         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl|LCD_COUNTER:cv1"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; V_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "V_CNT[15..1]" have no fanouts ;
; V_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; H_CNT ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "H_CNT[15..1]" have no fanouts ;
; H_CNT ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FOCUS_ADJ:adl"                                                                                                                                                                              ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW_Y          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_Y[-1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; SW_H_FREQ     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW_H_FREQ[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; READY         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; STATUS        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|RAW_RGB_BIN:bin"                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1"                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wraddress ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdaddress ; Input ; Warning  ; Input port expression (13 bits) is wider than the input port (12 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB_J:u4|Line_Buffer_J:u0"                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_Cont    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "X_Cont[15..11]" will be connected to GND.    ;
; READ_Cont ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "READ_Cont[12..11]" will be connected to GND. ;
; V_Cont    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "V_Cont[12..11]" will be connected to GND.    ;
; WR        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR0       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR1       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; WR2       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"                                                                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|command:u_command"                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SA   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA             ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "WR1_DATA[31..10]" will be connected to GND.                                ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (10 bits) it drives; bit(s) "RD1_DATA[31..10]" have no fanouts                                                     ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[10..9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_DATA             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; RD2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; RD2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VIDEO_PLL:pll_ref1"                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_test:pll_ref"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c1   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_READ_DATA:rd"                                                                                                                     ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; END_BYTE[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_PTR:wpt"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|I2C_WRITE_WDATA:wrd"                                                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[7..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_NUM[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+-----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                              ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                              ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                              ;
+-----------------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"                                                                                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INT_n               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; TR_IN               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ID                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_LO0P            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ST                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; CNT                 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WCNT                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLAVE_ADDR          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_DATA           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; POINTER             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_END          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_WORD_GO           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_END       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; W_POINTER_GO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_END               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_GO                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_ST             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_CNT            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WORD_BYTE           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; R_DATA              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDAI_W              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; TR                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; I2C_SCL_O           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PLLControlRegister3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; MCLKControlRegister ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"                                                                                                                    ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; END_BYTE       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; END_BYTE[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; A              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"                                                                                                                   ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ST             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; CNT            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_END       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_END[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; BYTE_END[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_END[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"                                                                                                                 ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LIGHT_INT      ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WDATA[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ACK_OK         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; BYTE_NUM       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BYTE_NUM[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; BYTE_NUM[7..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" ;
+-----------------+-------+----------+------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                    ;
+-----------------+-------+----------+------------------------------------------------------------+
; CLK_FREQ[6..2]  ; Input ; Info     ; Stuck at VCC                                               ;
; CLK_FREQ[31..7] ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[1]     ; Input ; Info     ; Stuck at GND                                               ;
; CLK_FREQ[0]     ; Input ; Info     ; Stuck at VCC                                               ;
+-----------------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; TR_IN      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; CLK_400K   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; INT_n      ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; ID1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ID2        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_LO0P   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ST         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CNT        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WCNT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SLAVE_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_DATA  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; POINTER    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_END ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; W_WORD_GO  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_ST    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_CNT   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WORD_BYTE  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; R_DATA     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; SDAI_W     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; TR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCL_O  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPI_BRIDGE_CAMERA_Config:cfin"                                                                                 ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; STEP        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; VCM_RELAESE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D8M_LUT:g_lut"                                                                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable[-1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; NEW_MIPI_PIXEL_D1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 105                 ; 105              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 337                         ;
; cycloneiii_ff         ; 2103                        ;
;     CLR               ; 642                         ;
;     CLR SCLR          ; 31                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 336                         ;
;     ENA CLR           ; 225                         ;
;     ENA CLR SCLR      ; 197                         ;
;     ENA SCLR          ; 225                         ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 156                         ;
;     SLD               ; 17                          ;
;     plain             ; 244                         ;
; cycloneiii_io_obuf    ; 44                          ;
; cycloneiii_lcell_comb ; 3975                        ;
;     arith             ; 1047                        ;
;         2 data inputs ; 802                         ;
;         3 data inputs ; 245                         ;
;     normal            ; 2928                        ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 78                          ;
;         2 data inputs ; 282                         ;
;         3 data inputs ; 475                         ;
;         4 data inputs ; 2080                        ;
; cycloneiii_pll        ; 3                           ;
; cycloneiii_ram_block  ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 4.13                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 609                                                    ;
; cycloneiii_ff         ; 1653                                                   ;
;     CLR               ; 164                                                    ;
;     ENA               ; 145                                                    ;
;     ENA CLR           ; 402                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 14                                                     ;
;     SLD               ; 12                                                     ;
;     plain             ; 880                                                    ;
; cycloneiii_lcell_comb ; 735                                                    ;
;     arith             ; 93                                                     ;
;         2 data inputs ; 92                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 642                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 36                                                     ;
;         3 data inputs ; 227                                                    ;
;         4 data inputs ; 368                                                    ;
; cycloneiii_ram_block  ; 105                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 5.10                                                   ;
; Average LUT depth     ; 1.62                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 33                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 126                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 118                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 36                                       ;
;         4 data inputs ; 54                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.81                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:27     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                          ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                              ; Details ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|READ_Cont[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|VGA_VS        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC~0_wirecell                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|VGA_VS        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC~0_wirecell                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[2]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[2]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[3]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[3]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[4]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[4]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[5]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[5]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[6]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[6]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|V_Cont[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|WR0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|Equal1~0_wirecell                                                                                ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|WR0           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|Equal1~0_wirecell                                                                                ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|WR1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|Equal1~1                                                                                         ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|WR1           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|Equal1~1                                                                                         ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|WR2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|Equal1~2                                                                                         ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|WR2           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|Equal1~2                                                                                         ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[0]                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|WR[1]                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                            ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|X_Cont[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[0] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[0] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[1] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[1] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[2] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[2] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[3] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[3] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[4] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[4] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[5] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[5] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[6] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[6] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[7] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[7] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[8] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[8] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[9] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_DATA[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[9] ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_FVAL     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC~0_wirecell                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_FVAL     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC~0_wirecell                                                                                       ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_LVAL     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_H_SYNC~2                                                                                                ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|mCCD_LVAL     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_H_SYNC~2                                                                                                ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[0]~2                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[0]~2                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[1]~5                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[1]~5                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[2]~8                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[2]~8                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[3]~11                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[3]~11                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[4]~14                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[4]~14                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[5]~17                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[5]~17                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[6]~19                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[6]~19                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[7]~21                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[7]~21                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[8]~23                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[8]~23                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[9]~25                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps0x[9]~25                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[0]~2                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[0]~2                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[1]~5                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[1]~5                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[2]~8                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[2]~8                                                                                      ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[3]~11                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[3]~11                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[4]~14                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[4]~14                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[5]~17                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[5]~17                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[6]~19                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[6]~19                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[7]~21                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[7]~21                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[8]~23                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[8]~23                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[9]~25                                                                                     ; N/A     ;
; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|Line_Buffer_J:u0|taps1x[9]~25                                                                                     ; N/A     ;
; RAW2RGB_J:u4|RAW_RGB_BIN:bin|CLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated|wire_pll1_clk[0]                                    ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|READ_Request ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|_~3 ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|READ_Request ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|_~3 ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|READ_Request ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|a_graycounter_677:rdptr_g1p|_~3 ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|VGA_VS       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC~0_wirecell                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|VGA_VS       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:u1|oVGA_V_SYNC~0_wirecell                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[0]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]                                                                                      ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[10]                                                                                      ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[1]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[2]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[3]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[4]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[5]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[6]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[7]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[8]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|X_Cont[9]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[0]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]                                                                                      ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[10]                                                                                      ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[1]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[2]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[2]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[3]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[3]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[4]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[4]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[5]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[5]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[6]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[6]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[7]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[8]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|Y_Cont[9]                                                                                       ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|rDVAL        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|rDVAL                                                                                           ; N/A     ;
; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|rDVAL        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RAW2RGB_J:u4|VGA_RD_COUNTER:tr|rDVAL                                                                                           ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Dec  2 23:17:46 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file V/I2C_WRITE_WDATA.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V/I2C_WRITE_PTR.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V/I2C_RESET_DELAY.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V/I2C_READ_DATA.v
    Info (12023): Found entity 1: I2C_READ_DATA File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V/pll_test.v
    Info (12023): Found entity 1: pll_test File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file V/RESET_DELAY.v
    Info (12023): Found entity 1: RESET_DELAY File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file V/CLOCKMEM.v
    Info (12023): Found entity 1: CLOCKMEM File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file V/FpsMonitor.v
    Info (12023): Found entity 1: FpsMonitor File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v
    Info (12023): Found entity 1: VGA_Controller File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file V/D8M_LUT.v
    Info (12023): Found entity 1: D8M_LUT File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/D8M_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_D8M/RAW2RGB_J.v
    Info (12023): Found entity 1: RAW2RGB_J File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file V_D8M/RAW_RGB_BIN.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW_RGB_BIN.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file V_D8M/RAM_READ_COUNTER.v
    Info (12023): Found entity 1: RAM_READ_COUNTER File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAM_READ_COUNTER.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file V_D8M/MIPI_CAMERA_CONFIG.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file V_D8M/MIPI_BRIDGE_CONFIG.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_D8M/MIPI_BRIDGE_CAMERA_Config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_D8M/Line_Buffer_J.v
    Info (12023): Found entity 1: Line_Buffer_J File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_D8M/int_line.v
    Info (12023): Found entity 1: int_line File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v Line: 287
Info (12021): Found 1 design units, including 1 entities, in source file V_Auto/VCM_I2C.v
    Info (12023): Found entity 1: VCM_I2C File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_Auto/VCM_CTRL_P.v
    Info (12023): Found entity 1: VCM_CTRL_P File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_Auto/MODIFY_SYNC.v
    Info (12023): Found entity 1: MODIFY_SYNC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_Auto/LCD_COUNTER.v
    Info (12023): Found entity 1: LCD_COUNTER File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_Auto/I2C_DELAY.v
    Info (12023): Found entity 1: I2C_DELAY File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_Auto/FOCUS_ADJ.v
    Info (12023): Found entity 1: FOCUS_ADJ File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file V_Auto/F_VCM.v
    Info (12023): Found entity 1: F_VCM File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 1
Warning (12019): Can't analyze file -- file V_Auto/CLOCKMEM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file V_Auto/AUTO_SYNC_MODIFY.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file V_Auto/AUTO_FOCUS_ON.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_WR_FIFO.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_RD_FIFO.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_Control.v
    Info (12023): Found entity 1: Sdram_Control File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file V_Sdram_Control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file V_Sdram_Control/control_interface.v
    Info (12023): Found entity 1: control_interface File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file V_Sdram_Control/command.v
    Info (12023): Found entity 1: command File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file V/VIDEO_PLL.v
    Info (12023): Found entity 1: VIDEO_PLL File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file V/CLOCK_DELAY.v
    Info (12023): Found entity 1: CLOCK_DELAY File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file V_D8M/VGA_RD_COUNTER.v
    Info (12023): Found entity 1: VGA_RD_COUNTER File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for "V_CNT" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for "H_CNT" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 59
Warning (10236): Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for "LINE" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 60
Warning (12125): Using design file DE2_115_D8M_RTL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115_D8M_RTL File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(143): created implicit net for "UART_RTS" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 143
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(144): created implicit net for "UART_TXD" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 144
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(290): created implicit net for "READY" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 290
Info (12127): Elaborating entity "DE2_115_D8M_RTL" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_115_D8M_RTL.v(143): object "UART_RTS" assigned a value but never read File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 143
Warning (10036): Verilog HDL or VHDL warning at DE2_115_D8M_RTL.v(144): object "UART_TXD" assigned a value but never read File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 144
Warning (10034): Output port "LEDG" at DE2_115_D8M_RTL.v(18) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 18
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_D8M_RTL.v(15) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 15
Warning (10034): Output port "LCD_BLON" at DE2_115_D8M_RTL.v(38) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 38
Warning (10034): Output port "LCD_EN" at DE2_115_D8M_RTL.v(40) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 40
Warning (10034): Output port "LCD_ON" at DE2_115_D8M_RTL.v(41) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 41
Warning (10034): Output port "LCD_RS" at DE2_115_D8M_RTL.v(42) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 42
Warning (10034): Output port "LCD_RW" at DE2_115_D8M_RTL.v(43) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 43
Warning (10034): Output port "MIPI_MCLK" at DE2_115_D8M_RTL.v(74) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 74
Info (12128): Elaborating entity "CLOCK_DELAY" for hierarchy "CLOCK_DELAY:del1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 128
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "PCK[4]"
        Warning (14320): Synthesized away node "PCK[5]"
        Warning (14320): Synthesized away node "PCK[6]"
Info (12128): Elaborating entity "D8M_LUT" for hierarchy "D8M_LUT:g_lut" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 140
Warning (10034): Output port "NEW_MIPI_PIXEL_D1" at D8M_LUT.v(10) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/D8M_LUT.v Line: 10
Info (12128): Elaborating entity "RESET_DELAY" for hierarchy "RESET_DELAY:u2" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 171
Info (12128): Elaborating entity "MIPI_BRIDGE_CAMERA_Config" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 183
Warning (10858): Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10030): Net "VCM_I2C_SCL" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0' File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 20
Warning (10034): Output port "STEP" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 12
Info (12128): Elaborating entity "MIPI_CAMERA_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 46
Warning (10858): Verilog HDL warning at MIPI_CAMERA_CONFIG.v(317): object TIME_DELAY used but never assigned File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 317
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 128
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 174
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 201
Warning (10230): Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 226
Warning (10030): Net "TIME_DELAY" at MIPI_CAMERA_CONFIG.v(317) has no driver or initial value, using a default initial value '0' File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 317
Warning (10034): Output port "ID2" at MIPI_CAMERA_CONFIG.v(12) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 12
Warning (10034): Output port "WORD_DATA[15..8]" at MIPI_CAMERA_CONFIG.v(20) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 20
Warning (10034): Output port "TR" at MIPI_CAMERA_CONFIG.v(31) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 31
Info (12128): Elaborating entity "CLOCKMEM" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 55
Info (12128): Elaborating entity "I2C_WRITE_WDATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 250
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v Line: 72
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v Line: 143
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v Line: 153
Info (12128): Elaborating entity "I2C_WRITE_PTR" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 274
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v Line: 61
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v Line: 125
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v Line: 135
Warning (10230): Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v Line: 160
Info (12128): Elaborating entity "I2C_READ_DATA" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v Line: 53
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v Line: 67
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v Line: 90
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v Line: 93
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v Line: 104
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v Line: 168
Warning (10230): Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v Line: 178
Warning (10272): Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v Line: 141
Info (12128): Elaborating entity "I2C_RESET_DELAY" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_RESET_DELAY:DY" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 311
Info (12128): Elaborating entity "MIPI_BRIDGE_CONFIG" for hierarchy "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 58
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 131
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 178
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 203
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 241
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 242
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 243
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 244
Warning (10230): Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 245
Warning (10034): Output port "TR" at MIPI_BRIDGE_CONFIG.v(36) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 36
Info (12128): Elaborating entity "pll_test" for hierarchy "pll_test:pll_ref" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 191
Info (12128): Elaborating entity "altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll_test:pll_ref|altpll:altpll_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v Line: 104
Info (12133): Instantiated megafunction "pll_test:pll_ref|altpll:altpll_component" with the following parameter: File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_test"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v
    Info (12023): Found entity 1: pll_test_altpll File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v Line: 29
Info (12128): Elaborating entity "pll_test_altpll" for hierarchy "pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VIDEO_PLL" for hierarchy "VIDEO_PLL:pll_ref1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 198
Info (12128): Elaborating entity "altpll" for hierarchy "VIDEO_PLL:pll_ref1|altpll:altpll_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "VIDEO_PLL:pll_ref1|altpll:altpll_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v Line: 104
Info (12133): Instantiated megafunction "VIDEO_PLL:pll_ref1|altpll:altpll_component" with the following parameter: File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VIDEO_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/VIDEO_PLL_altpll.v
    Info (12023): Found entity 1: VIDEO_PLL_altpll File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v Line: 30
Info (12128): Elaborating entity "VIDEO_PLL_altpll" for hierarchy "VIDEO_PLL:pll_ref1|altpll:altpll_component|VIDEO_PLL_altpll:auto_generated" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 206
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v Line: 108
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v Line: 108
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter: File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: sdram_pll_altpll File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v Line: 30
Info (12128): Elaborating entity "sdram_pll_altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component|sdram_pll_altpll:auto_generated" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 241
Critical Warning (10169): Verilog HDL warning at Sdram_Control.v(131): the port and data declarations for array port "SA" do not specify the same range for each dimension File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 131
Warning (10359): HDL warning at Sdram_Control.v(180): see declaration for object "SA" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 180
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(152): object "rWR2_ADDR" assigned a value but never read File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(153): object "rWR2_MAX_ADDR" assigned a value but never read File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(154): object "rWR2_LENGTH" assigned a value but never read File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 154
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(158): object "rRD2_ADDR" assigned a value but never read File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(159): object "rRD2_MAX_ADDR" assigned a value but never read File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 159
Warning (10036): Verilog HDL or VHDL warning at Sdram_Control.v(160): object "rRD2_LENGTH" assigned a value but never read File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 160
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(386): truncated value with size 32 to match size of target (10) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 386
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Warning (10034): Output port "RD2_DATA" at Sdram_Control.v(123) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 123
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[8]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[9]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_LENGTH[10]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[8]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[9]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_LENGTH[10]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(426) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 426
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 239
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 264
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 272
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 282
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 85
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component" with the following parameter: File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_0ej1.tdf
    Info (12023): Found entity 1: dcfifo_0ej1 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_0ej1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_gray2bin_7ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_677.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_677:rdptr_g1p" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_2lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|a_graycounter_2lc:wrptr_g1p" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rq41.tdf
    Info (12023): Found entity 1: altsyncram_rq41 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rq41" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|altsyncram_rq41:fifo_ram" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|dffpipe_pe9:rs_brp" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_fpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_0f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_0f9:dffpipe13" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_fpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gpl File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_gpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_gpl" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_1f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|alt_synch_pipe_gpl:ws_dgrp|dffpipe_1f9:dffpipe22" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_gpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_c66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_b66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mux_j28.tdf Line: 22
Info (12128): Elaborating entity "mux_j28" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo:dcfifo_component|dcfifo_0ej1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf Line: 94
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v Line: 302
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 85
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 85
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component" with the following parameter: File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v Line: 85
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "11"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_jej1.tdf
    Info (12023): Found entity 1: dcfifo_jej1 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_jej1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hpl File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_hpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_hpl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf
    Info (12023): Found entity 1: dffpipe_2f9 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_2f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_hpl:rs_dgwp|dffpipe_2f9:dffpipe5" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_hpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ipl File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_ipl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ipl" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf
    Info (12023): Found entity 1: dffpipe_3f9 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_3f9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3f9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|alt_synch_pipe_ipl:ws_dgrp|dffpipe_3f9:dffpipe14" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_ipl.tdf Line: 34
Info (12128): Elaborating entity "RAW2RGB_J" for hierarchy "RAW2RGB_J:u4" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 260
Warning (10230): Verilog HDL assignment warning at RAW2RGB_J.v(62): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 62
Info (12128): Elaborating entity "VGA_RD_COUNTER" for hierarchy "RAW2RGB_J:u4|VGA_RD_COUNTER:tr" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 43
Warning (10230): Verilog HDL assignment warning at VGA_RD_COUNTER.v(22): truncated value with size 32 to match size of target (11) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v Line: 22
Warning (10230): Verilog HDL assignment warning at VGA_RD_COUNTER.v(23): truncated value with size 32 to match size of target (11) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v Line: 23
Info (12128): Elaborating entity "Line_Buffer_J" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 58
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 42
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 47
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 48
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 49
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 52
Warning (10230): Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 59
Info (12128): Elaborating entity "int_line" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v Line: 91
Info (12130): Elaborated megafunction instantiation "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v Line: 91
Info (12133): Instantiated megafunction "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component" with the following parameter: File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mek1.tdf
    Info (12023): Found entity 1: altsyncram_mek1 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mek1" for hierarchy "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAW_RGB_BIN" for hierarchy "RAW2RGB_J:u4|RAW_RGB_BIN:bin" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v Line: 75
Info (12128): Elaborating entity "AUTO_FOCUS_ON" for hierarchy "AUTO_FOCUS_ON:vd" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 266
Warning (10230): Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v Line: 19
Info (12128): Elaborating entity "FOCUS_ADJ" for hierarchy "FOCUS_ADJ:adl" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 293
Info (12128): Elaborating entity "AUTO_SYNC_MODIFY" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 51
Info (12128): Elaborating entity "MODIFY_SYNC" for hierarchy "FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v Line: 17
Warning (10230): Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v Line: 19
Info (12128): Elaborating entity "LCD_COUNTER" for hierarchy "FOCUS_ADJ:adl|LCD_COUNTER:cv1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 63
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v Line: 31
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v Line: 36
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v Line: 39
Warning (10230): Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v Line: 47
Info (12128): Elaborating entity "VCM_CTRL_P" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 84
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Warning (10230): Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 53
Info (12128): Elaborating entity "F_VCM" for hierarchy "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 94
Warning (10230): Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 39
Warning (10230): Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 48
Warning (10230): Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 56
Info (12128): Elaborating entity "I2C_DELAY" for hierarchy "FOCUS_ADJ:adl|I2C_DELAY:i2c" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 95
Warning (10034): Output port "READY1" at I2C_DELAY.v(6) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v Line: 6
Info (12128): Elaborating entity "VCM_I2C" for hierarchy "FOCUS_ADJ:adl|VCM_I2C:i2c2" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v Line: 108
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v Line: 116
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v Line: 169
Warning (10230): Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v Line: 207
Warning (10034): Output port "TR" at VCM_I2C.v(32) has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v Line: 32
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 316
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 43
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 61
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 84
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 85
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8) File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v Line: 86
Info (12128): Elaborating entity "FpsMonitor" for hierarchy "FpsMonitor:uFps" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 328
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ee24.tdf
    Info (12023): Found entity 1: altsyncram_ee24 File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_ee24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mux_vsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf
    Info (12023): Found entity 1: cntr_1ii File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_1ii.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_tgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_o9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.12.02.23:18:13 Progress: Loading sld065e2eda/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[10]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 340
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[11]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 370
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[12]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 400
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[13]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 430
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[14]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 460
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[15]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 490
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[16]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 520
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[17]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 550
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[18]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 580
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[19]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 610
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[20]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 640
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[21]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 670
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[22]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 700
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[23]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 730
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[24]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 760
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[25]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 790
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[26]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 820
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[27]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 850
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[28]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 880
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[29]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 910
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[30]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 940
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|q_b[31]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf Line: 970
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|Mult2" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 24
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|Mult1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 24
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FOCUS_ADJ:adl|VCM_CTRL_P:pp|Mult0" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Info (12130): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Info (12133): Instantiated megafunction "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" with the following parameter: File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_bfh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult2" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Info (12133): Instantiated megafunction "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" with the following parameter: File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult1" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 24
Info (12133): Instantiated megafunction "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" with the following parameter: File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_kgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "FOCUS_ADJ:adl|VCM_CTRL_P:pp|lpm_mult:Mult0" File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 32 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "CAMERA_I2C_SCL" and its non-tri-state driver. File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 68
    Warning (13035): Inserted always-enabled tri-state buffer between "MIPI_I2C_SCL" and its non-tri-state driver. File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 72
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 39
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 39
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 39
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 39
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 39
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 39
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 39
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 39
Info (13000): Registers with preset signals will power-up high File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL" is converted into an equivalent circuit using register "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~_emulated" and latch "RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL~1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v Line: 32
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]~1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~_emulated" and latch "FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN~1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v Line: 38
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]~5" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]~9" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]~13" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]~17" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]~21" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]~25" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]~29" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]~33" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]~37" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 53
    Warning (13310): Register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]" is converted into an equivalent circuit using register "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~_emulated" and latch "FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]~41" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "CAMERA_I2C_SCL~synth" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 68
    Warning (13010): Node "MIPI_I2C_SCL~synth" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 72
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 15
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 18
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 18
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 18
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 18
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 18
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 18
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 18
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 18
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 18
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 19
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 30
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 30
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 30
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 30
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 30
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 30
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 30
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 31
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 31
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 31
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 31
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 31
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 31
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 31
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 32
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 32
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 32
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 32
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 32
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 32
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 32
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 33
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 33
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 33
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 33
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 33
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 33
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 33
    Warning (13410): Pin "HEX6[0]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 34
    Warning (13410): Pin "HEX6[1]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 34
    Warning (13410): Pin "HEX6[2]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 34
    Warning (13410): Pin "HEX6[3]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 34
    Warning (13410): Pin "HEX6[4]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 34
    Warning (13410): Pin "HEX6[5]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 34
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 34
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 35
    Warning (13410): Pin "HEX7[1]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 35
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 35
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 35
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 35
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 35
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 35
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 38
    Warning (13410): Pin "LCD_EN" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 40
    Warning (13410): Pin "LCD_ON" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 41
    Warning (13410): Pin "LCD_RS" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 42
    Warning (13410): Pin "LCD_RW" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 43
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 52
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 56
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 63
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 63
    Warning (13410): Pin "CAMERA_PWDN_n" is stuck at VCC File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 70
    Warning (13410): Pin "MIPI_CS_n" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 71
    Warning (13410): Pin "MIPI_MCLK" is stuck at GND File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 74
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 154 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d3|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated|ALTSYNCRAM" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d2|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated|ALTSYNCRAM" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "RAW2RGB_J:u4|Line_Buffer_J:u0|int_line:d1|altsyncram:altsyncram_component|altsyncram_mek1:auto_generated|ALTSYNCRAM" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf Line: 34
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "CLOCK_DELAY:del1|l7" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v Line: 17
    Info (17048): Logic cell "CLOCK_DELAY:del1|l3" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v Line: 13
    Info (17048): Logic cell "FOCUS_ADJ:adl|VCM_I2C:i2c2|const_zero_sig" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v Line: 198
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|const_zero_sig" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v Line: 217
    Info (17048): Logic cell "MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|const_zero_sig" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 274
    Info (17048): Logic cell "CLOCK_DELAY:del1|l2" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v Line: 12
    Info (17048): Logic cell "CLOCK_DELAY:del1|l1" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v Line: 11
    Info (17048): Logic cell "CLOCK_DELAY:del1|l0" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v Line: 9
Info (13000): Registers with preset signals will power-up high File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: /home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 244 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll_test:pll_ref|altpll:altpll_component|pll_test_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v Line: 46
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 14
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 22
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 22
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[16]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
    Warning (15610): No output dependent on input pin "SW[17]" File: /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v Line: 25
Info (21057): Implemented 7235 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 42 input pins
    Info (21059): Implemented 149 output pins
    Info (21060): Implemented 44 bidirectional pins
    Info (21061): Implemented 6819 logic cells
    Info (21064): Implemented 177 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 273 warnings
    Info: Peak virtual memory: 1162 megabytes
    Info: Processing ended: Mon Dec  2 23:18:58 2019
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:01:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.map.smsg.


