<stg><name>equalizer</name>


<trans_list>

<trans id="1177" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="2" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="47" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="1"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="47" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="53" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %state = alloca i32 1

]]></Node>
<StgValue><ssdm name="state"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 99, void @empty_8, void @empty_10, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_11, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_2, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_11, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:24 %coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="62">
<![CDATA[
entry:26 %sext_ln86 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:27 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln86

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:28 %store_ln28 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %store_ln28 = store i32 0, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
entry:30 %br_ln28 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.body:0 %state_2 = load i32 %state

]]></Node>
<StgValue><ssdm name="state_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:2 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
while.body:3 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="44">
<![CDATA[
while.body:4 %tmp_data_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="44">
<![CDATA[
while.body:5 %tmp_keep_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="44">
<![CDATA[
while.body:6 %tmp_strb_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="44">
<![CDATA[
while.body:7 %tmp_user_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="44">
<![CDATA[
while.body:8 %tmp_last_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="44">
<![CDATA[
while.body:9 %tmp_id_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="44">
<![CDATA[
while.body:10 %tmp_dest_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
while.body:11 %switch_ln31 = switch i32 %state_2, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %for.body.split.0, i32 4096, void %for.inc28

]]></Node>
<StgValue><ssdm name="switch_ln31"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28.if.end49_crit_edge:0 %store_ln108 = store i32 1, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
for.inc28.if.end49_crit_edge:1 %br_ln108 = br void %if.end49

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split.0:0 %i_load_1 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_load_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.0:1 %icmp_ln63 = icmp_eq  i32 %tmp_data_V, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.0:2 %select_ln63 = select i1 %icmp_ln63, i32 0, i32 %i_load_1

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.0:3 %br_ln68 = br i1 %icmp_ln63, void %if.then10.0, void %for.body.split.1

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="104" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:1 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc28:164 %br_ln108 = br i1 %tmp_last_V, void %for.inc28.if.end49_crit_edge, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then10.0:8 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then10.1:8 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then10.2:8 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then10.3:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_4, i32 %tmp_data_V_4_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then10.4:6 %gmem_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_5_req"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.5:0 %tmp_last_V_4_4 = phi i1 %input_r_V_last_V_val4, void %if.then10.4, i1 %tmp_last_V_4_3, void %for.body.split.4

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_4"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.5:1 %tmp_data_V_4_4 = phi i32 %input_r_V_data_V_val4, void %if.then10.4, i32 %tmp_data_V_4_3, void %for.body.split.4

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_4"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.5:2 %i_4_4 = phi i32 %add_ln72_4, void %if.then10.4, i32 %select_ln63_4, void %for.body.split.4

]]></Node>
<StgValue><ssdm name="i_4_4"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.5:3 %icmp_ln63_5 = icmp_eq  i32 %tmp_data_V_4_4, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_5"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.5:4 %select_ln63_5 = select i1 %icmp_ln63_5, i32 0, i32 %i_4_4

]]></Node>
<StgValue><ssdm name="select_ln63_5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.5:5 %or_ln63_4 = or i1 %icmp_ln63_5, i1 %or_ln63_3

]]></Node>
<StgValue><ssdm name="or_ln63_4"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.5:6 %br_ln68 = br i1 %or_ln63_4, void %if.then10.5, void %for.body.split.6

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.5:0 %shl_ln69_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_5, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_5"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="34">
<![CDATA[
if.then10.5:1 %sext_ln69_10 = sext i34 %shl_ln69_5

]]></Node>
<StgValue><ssdm name="sext_ln69_10"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.5:2 %add_ln69_5 = add i64 %sext_ln69_10, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_5"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.5:3 %trunc_ln69_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_5"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="62">
<![CDATA[
if.then10.5:4 %sext_ln69_11 = sext i62 %trunc_ln69_5

]]></Node>
<StgValue><ssdm name="sext_ln69_11"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.5:5 %gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln69_11

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.5:12 %add_ln72_5 = add i32 %select_ln63_5, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="125" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:1 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then10.0:8 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then10.1:8 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then10.2:8 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then10.3:8 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then10.4:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_5, i32 %tmp_data_V_4_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then10.5:6 %gmem_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_6_req"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then10.5:9 %empty_24 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="44">
<![CDATA[
if.then10.5:10 %input_r_V_data_V_val5 = extractvalue i44 %empty_24

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="44">
<![CDATA[
if.then10.5:11 %input_r_V_last_V_val5 = extractvalue i44 %empty_24

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val5"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
if.then10.5:13 %br_ln73 = br void %for.body.split.6

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.6:1 %tmp_data_V_4_5 = phi i32 %input_r_V_data_V_val5, void %if.then10.5, i32 %tmp_data_V_4_4, void %for.body.split.5

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_5"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.6:2 %i_4_5 = phi i32 %add_ln72_5, void %if.then10.5, i32 %select_ln63_5, void %for.body.split.5

]]></Node>
<StgValue><ssdm name="i_4_5"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.6:3 %icmp_ln63_6 = icmp_eq  i32 %tmp_data_V_4_5, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_6"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.6:4 %select_ln63_6 = select i1 %icmp_ln63_6, i32 0, i32 %i_4_5

]]></Node>
<StgValue><ssdm name="select_ln63_6"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.6:5 %or_ln63_5 = or i1 %icmp_ln63_6, i1 %or_ln63_4

]]></Node>
<StgValue><ssdm name="or_ln63_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="141" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:1 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then10.1:8 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then10.2:8 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then10.3:8 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then10.4:8 %gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_resp"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then10.5:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_6, i32 %tmp_data_V_4_4, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.6:0 %tmp_last_V_4_5 = phi i1 %input_r_V_last_V_val5, void %if.then10.5, i1 %tmp_last_V_4_4, void %for.body.split.5

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_5"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.6:6 %br_ln68 = br i1 %or_ln63_5, void %if.then10.6, void %for.body.split.7

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.6:0 %shl_ln69_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_6, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_6"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="34">
<![CDATA[
if.then10.6:1 %sext_ln69_12 = sext i34 %shl_ln69_6

]]></Node>
<StgValue><ssdm name="sext_ln69_12"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.6:2 %add_ln69_6 = add i64 %sext_ln69_12, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_6"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.6:3 %trunc_ln69_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_6, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_6"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="62">
<![CDATA[
if.then10.6:4 %sext_ln69_13 = sext i62 %trunc_ln69_6

]]></Node>
<StgValue><ssdm name="sext_ln69_13"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.6:5 %gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln69_13

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then10.6:9 %empty_25 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="44">
<![CDATA[
if.then10.6:10 %input_r_V_data_V_val6 = extractvalue i44 %empty_25

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val6"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="44">
<![CDATA[
if.then10.6:11 %input_r_V_last_V_val6 = extractvalue i44 %empty_25

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val6"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.6:12 %add_ln72_6 = add i32 %select_ln63_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_6"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
if.then10.6:13 %br_ln73 = br void %for.body.split.7

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.7:1 %tmp_data_V_4_6 = phi i32 %input_r_V_data_V_val6, void %if.then10.6, i32 %tmp_data_V_4_5, void %for.body.split.6

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_6"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.7:3 %icmp_ln63_7 = icmp_eq  i32 %tmp_data_V_4_6, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="162" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:1 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then10.2:8 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then10.3:8 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then10.4:8 %gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_resp"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then10.5:8 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then10.6:6 %gmem_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_7_req"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.7:0 %tmp_last_V_4_6 = phi i1 %input_r_V_last_V_val6, void %if.then10.6, i1 %tmp_last_V_4_5, void %for.body.split.6

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_6"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.7:2 %i_4_6 = phi i32 %add_ln72_6, void %if.then10.6, i32 %select_ln63_6, void %for.body.split.6

]]></Node>
<StgValue><ssdm name="i_4_6"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.7:4 %select_ln63_7 = select i1 %icmp_ln63_7, i32 0, i32 %i_4_6

]]></Node>
<StgValue><ssdm name="select_ln63_7"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.7:5 %or_ln63_6 = or i1 %icmp_ln63_7, i1 %or_ln63_5

]]></Node>
<StgValue><ssdm name="or_ln63_6"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.7:6 %br_ln68 = br i1 %or_ln63_6, void %if.then10.7, void %for.body.split.8

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.7:0 %shl_ln69_7 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_7, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_7"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="34">
<![CDATA[
if.then10.7:1 %sext_ln69_14 = sext i34 %shl_ln69_7

]]></Node>
<StgValue><ssdm name="sext_ln69_14"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.7:2 %add_ln69_7 = add i64 %sext_ln69_14, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_7"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.7:3 %trunc_ln69_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_7, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_7"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="62">
<![CDATA[
if.then10.7:4 %sext_ln69_15 = sext i62 %trunc_ln69_7

]]></Node>
<StgValue><ssdm name="sext_ln69_15"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.7:5 %gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln69_15

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.then10.7:9 %empty_26 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="44">
<![CDATA[
if.then10.7:10 %input_r_V_data_V_val7 = extractvalue i44 %empty_26

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val7"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="44">
<![CDATA[
if.then10.7:11 %input_r_V_last_V_val7 = extractvalue i44 %empty_26

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val7"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.7:12 %add_ln72_7 = add i32 %select_ln63_7, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_7"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
if.then10.7:13 %br_ln73 = br void %for.body.split.8

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="184" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:1 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then10.3:8 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then10.4:8 %gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_resp"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then10.5:8 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then10.6:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_7, i32 %tmp_data_V_4_5, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then10.7:6 %gmem_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_8_req"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.8:0 %tmp_last_V_4_7 = phi i1 %input_r_V_last_V_val7, void %if.then10.7, i1 %tmp_last_V_4_6, void %for.body.split.7

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_7"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.8:1 %tmp_data_V_4_7 = phi i32 %input_r_V_data_V_val7, void %if.then10.7, i32 %tmp_data_V_4_6, void %for.body.split.7

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_7"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.8:2 %i_4_7 = phi i32 %add_ln72_7, void %if.then10.7, i32 %select_ln63_7, void %for.body.split.7

]]></Node>
<StgValue><ssdm name="i_4_7"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.8:3 %icmp_ln63_8 = icmp_eq  i32 %tmp_data_V_4_7, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_8"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.8:4 %select_ln63_8 = select i1 %icmp_ln63_8, i32 0, i32 %i_4_7

]]></Node>
<StgValue><ssdm name="select_ln63_8"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.8:5 %select_ln63_9 = select i1 %icmp_ln63_8, i13 4096, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln63_9"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.8:6 %or_ln63_7 = or i1 %icmp_ln63_8, i1 %or_ln63_6

]]></Node>
<StgValue><ssdm name="or_ln63_7"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.8:7 %select_ln63_10 = select i1 %or_ln63_7, i13 %select_ln63_9, i13 17

]]></Node>
<StgValue><ssdm name="select_ln63_10"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.8:8 %icmp_ln68 = icmp_eq  i13 %select_ln63_10, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.8:9 %br_ln68 = br i1 %icmp_ln68, void %for.body.split.9, void %if.then10.8

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.8:0 %shl_ln69_8 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_8, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_8"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="34">
<![CDATA[
if.then10.8:1 %sext_ln69_16 = sext i34 %shl_ln69_8

]]></Node>
<StgValue><ssdm name="sext_ln69_16"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.8:2 %add_ln69_8 = add i64 %sext_ln69_16, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_8"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.8:3 %trunc_ln69_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_8, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_8"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="62">
<![CDATA[
if.then10.8:4 %sext_ln69_17 = sext i62 %trunc_ln69_8

]]></Node>
<StgValue><ssdm name="sext_ln69_17"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.8:5 %gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln69_17

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.8:12 %add_ln72_8 = add i32 %select_ln63_8, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="207" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:1 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then10.3:8 %gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_resp"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then10.4:8 %gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_resp"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then10.5:8 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then10.6:8 %gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_resp"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then10.7:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_8, i32 %tmp_data_V_4_6, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then10.8:6 %gmem_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_9_req"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then10.8:9 %empty_27 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="44">
<![CDATA[
if.then10.8:10 %input_r_V_data_V_val8 = extractvalue i44 %empty_27

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val8"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="44">
<![CDATA[
if.then10.8:11 %input_r_V_last_V_val8 = extractvalue i44 %empty_27

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val8"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
if.then10.8:13 %br_ln73 = br void %for.body.split.9

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.9:1 %tmp_data_V_4_8 = phi i32 %input_r_V_data_V_val8, void %if.then10.8, i32 %tmp_data_V_4_7, void %for.body.split.8

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_8"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.9:2 %i_4_8 = phi i32 %add_ln72_8, void %if.then10.8, i32 %select_ln63_8, void %for.body.split.8

]]></Node>
<StgValue><ssdm name="i_4_8"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.9:3 %icmp_ln63_9 = icmp_eq  i32 %tmp_data_V_4_8, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_9"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.9:4 %select_ln63_11 = select i1 %icmp_ln63_9, i32 0, i32 %i_4_8

]]></Node>
<StgValue><ssdm name="select_ln63_11"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.9:5 %select_ln63_12 = select i1 %icmp_ln63_9, i13 4096, i13 %select_ln63_10

]]></Node>
<StgValue><ssdm name="select_ln63_12"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.9:6 %icmp_ln68_1 = icmp_eq  i13 %select_ln63_12, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="224" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28:1 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 33

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then10.4:8 %gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_resp"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then10.5:8 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then10.6:8 %gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_resp"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then10.7:8 %gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.then10.8:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_9, i32 %tmp_data_V_4_7, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.9:0 %tmp_last_V_4_8 = phi i1 %input_r_V_last_V_val8, void %if.then10.8, i1 %tmp_last_V_4_7, void %for.body.split.8

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_8"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.9:7 %br_ln68 = br i1 %icmp_ln68_1, void %for.body.split.10, void %if.then10.9

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.9:0 %shl_ln69_9 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_11, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_9"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="34">
<![CDATA[
if.then10.9:1 %sext_ln69_18 = sext i34 %shl_ln69_9

]]></Node>
<StgValue><ssdm name="sext_ln69_18"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.9:2 %add_ln69_9 = add i64 %sext_ln69_18, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_9"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.9:3 %trunc_ln69_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_9, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_9"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="62">
<![CDATA[
if.then10.9:4 %sext_ln69_19 = sext i62 %trunc_ln69_9

]]></Node>
<StgValue><ssdm name="sext_ln69_19"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.9:5 %gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln69_19

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
if.then10.9:9 %empty_28 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="44">
<![CDATA[
if.then10.9:10 %input_r_V_data_V_val9 = extractvalue i44 %empty_28

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val9"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="44">
<![CDATA[
if.then10.9:11 %input_r_V_last_V_val9 = extractvalue i44 %empty_28

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val9"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.9:12 %add_ln72_9 = add i32 %select_ln63_11, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_9"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
if.then10.9:13 %br_ln73 = br void %for.body.split.10

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.10:1 %tmp_data_V_4_9 = phi i32 %input_r_V_data_V_val9, void %if.then10.9, i32 %tmp_data_V_4_8, void %for.body.split.9

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_9"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.10:3 %icmp_ln63_10 = icmp_eq  i32 %tmp_data_V_4_9, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="245" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:2 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then10.5:8 %gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_resp"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then10.6:8 %gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_resp"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then10.7:8 %gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then10.8:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.then10.9:6 %gmem_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_10_req"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.10:0 %tmp_last_V_4_9 = phi i1 %input_r_V_last_V_val9, void %if.then10.9, i1 %tmp_last_V_4_8, void %for.body.split.9

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_9"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.10:2 %i_4_9 = phi i32 %add_ln72_9, void %if.then10.9, i32 %select_ln63_11, void %for.body.split.9

]]></Node>
<StgValue><ssdm name="i_4_9"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.10:4 %select_ln63_13 = select i1 %icmp_ln63_10, i32 0, i32 %i_4_9

]]></Node>
<StgValue><ssdm name="select_ln63_13"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.10:5 %select_ln63_14 = select i1 %icmp_ln63_10, i13 4096, i13 %select_ln63_12

]]></Node>
<StgValue><ssdm name="select_ln63_14"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.10:6 %icmp_ln68_2 = icmp_eq  i13 %select_ln63_14, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_2"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.10:7 %br_ln68 = br i1 %icmp_ln68_2, void %for.body.split.11, void %if.then10.10

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.10:0 %shl_ln69_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_13, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_s"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="34">
<![CDATA[
if.then10.10:1 %sext_ln69_20 = sext i34 %shl_ln69_s

]]></Node>
<StgValue><ssdm name="sext_ln69_20"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.10:2 %add_ln69_10 = add i64 %sext_ln69_20, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_10"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.10:3 %trunc_ln69_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_10, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_s"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="62">
<![CDATA[
if.then10.10:4 %sext_ln69_21 = sext i62 %trunc_ln69_s

]]></Node>
<StgValue><ssdm name="sext_ln69_21"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.10:5 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln69_21

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then10.10:9 %empty_29 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="44">
<![CDATA[
if.then10.10:10 %input_r_V_data_V_val10 = extractvalue i44 %empty_29

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val10"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="44">
<![CDATA[
if.then10.10:11 %input_r_V_last_V_val10 = extractvalue i44 %empty_29

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val10"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.10:12 %add_ln72_10 = add i32 %select_ln63_13, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_10"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
if.then10.10:13 %br_ln73 = br void %for.body.split.11

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="268" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:3 %gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:129 %mul_ln89 = mul i32 %tmp_data_V, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then10.6:8 %gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_resp"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then10.7:8 %gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then10.8:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.then10.9:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_10, i32 %tmp_data_V_4_8, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then10.10:6 %gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_11_req"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.11:0 %tmp_last_V_4_10 = phi i1 %input_r_V_last_V_val10, void %if.then10.10, i1 %tmp_last_V_4_9, void %for.body.split.10

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_10"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.11:1 %tmp_data_V_4_10 = phi i32 %input_r_V_data_V_val10, void %if.then10.10, i32 %tmp_data_V_4_9, void %for.body.split.10

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_10"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.11:2 %i_4_10 = phi i32 %add_ln72_10, void %if.then10.10, i32 %select_ln63_13, void %for.body.split.10

]]></Node>
<StgValue><ssdm name="i_4_10"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.11:3 %icmp_ln63_11 = icmp_eq  i32 %tmp_data_V_4_10, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_11"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.11:4 %select_ln63_15 = select i1 %icmp_ln63_11, i32 0, i32 %i_4_10

]]></Node>
<StgValue><ssdm name="select_ln63_15"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.11:5 %select_ln63_16 = select i1 %icmp_ln63_11, i13 4096, i13 %select_ln63_14

]]></Node>
<StgValue><ssdm name="select_ln63_16"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.11:6 %icmp_ln68_3 = icmp_eq  i13 %select_ln63_16, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_3"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.11:7 %br_ln68 = br i1 %icmp_ln68_3, void %for.body.split.12, void %if.then10.11

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.11:0 %shl_ln69_10 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_15, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_10"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="34">
<![CDATA[
if.then10.11:1 %sext_ln69_22 = sext i34 %shl_ln69_10

]]></Node>
<StgValue><ssdm name="sext_ln69_22"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.11:2 %add_ln69_11 = add i64 %sext_ln69_22, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_11"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.11:3 %trunc_ln69_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_11, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_10"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="62">
<![CDATA[
if.then10.11:4 %sext_ln69_23 = sext i62 %trunc_ln69_10

]]></Node>
<StgValue><ssdm name="sext_ln69_23"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.11:5 %gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln69_23

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.11:12 %add_ln72_11 = add i32 %select_ln63_15, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="290" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:4 %gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:123 %signal_shift_reg_1_load = load i32 %signal_shift_reg_1

]]></Node>
<StgValue><ssdm name="signal_shift_reg_1_load"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:126 %signal_shift_reg_0_load = load i32 %signal_shift_reg_0

]]></Node>
<StgValue><ssdm name="signal_shift_reg_0_load"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:127 %store_ln85 = store i32 %signal_shift_reg_0_load, i32 %signal_shift_reg_1

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:128 %mul_ln86_30 = mul i32 %signal_shift_reg_0_load, i32 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="mul_ln86_30"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:129 %mul_ln89 = mul i32 %tmp_data_V, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="mul_ln89"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:162 %store_ln90 = store i32 %tmp_data_V, i32 %signal_shift_reg_0

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then10.6:8 %gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_resp"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then10.7:8 %gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then10.8:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.then10.9:8 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
if.then10.10:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_11, i32 %tmp_data_V_4_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then10.11:6 %gmem_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_12_req"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
if.then10.11:9 %empty_30 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="44">
<![CDATA[
if.then10.11:10 %input_r_V_data_V_val11 = extractvalue i44 %empty_30

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val11"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="44">
<![CDATA[
if.then10.11:11 %input_r_V_last_V_val11 = extractvalue i44 %empty_30

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val11"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
if.then10.11:13 %br_ln73 = br void %for.body.split.12

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.12:1 %tmp_data_V_4_11 = phi i32 %input_r_V_data_V_val11, void %if.then10.11, i32 %tmp_data_V_4_10, void %for.body.split.11

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_11"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.12:2 %i_4_11 = phi i32 %add_ln72_11, void %if.then10.11, i32 %select_ln63_15, void %for.body.split.11

]]></Node>
<StgValue><ssdm name="i_4_11"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.12:3 %icmp_ln63_12 = icmp_eq  i32 %tmp_data_V_4_11, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_12"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.12:4 %select_ln63_17 = select i1 %icmp_ln63_12, i32 0, i32 %i_4_11

]]></Node>
<StgValue><ssdm name="select_ln63_17"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.12:5 %select_ln63_18 = select i1 %icmp_ln63_12, i13 4096, i13 %select_ln63_16

]]></Node>
<StgValue><ssdm name="select_ln63_18"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.12:6 %icmp_ln68_4 = icmp_eq  i13 %select_ln63_18, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_4"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:1 %icmp_ln34 = icmp_eq  i32 %tmp_data_V, i32 48879

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:6 %br_ln108 = br i1 %tmp_last_V, void %sw.bb.if.end49_crit_edge, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="315" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:5 %gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:120 %signal_shift_reg_2_load = load i32 %signal_shift_reg_2

]]></Node>
<StgValue><ssdm name="signal_shift_reg_2_load"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:124 %store_ln85 = store i32 %signal_shift_reg_1_load, i32 %signal_shift_reg_2

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:125 %mul_ln86_29 = mul i32 %signal_shift_reg_1_load, i32 %gmem_addr_read_2

]]></Node>
<StgValue><ssdm name="mul_ln86_29"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:128 %mul_ln86_30 = mul i32 %signal_shift_reg_0_load, i32 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="mul_ln86_30"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then10.7:8 %gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then10.8:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.then10.9:8 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.then10.10:8 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
if.then10.11:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_12, i32 %tmp_data_V_4_10, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.12:0 %tmp_last_V_4_11 = phi i1 %input_r_V_last_V_val11, void %if.then10.11, i1 %tmp_last_V_4_10, void %for.body.split.11

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_11"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.12:7 %br_ln68 = br i1 %icmp_ln68_4, void %for.body.split.13, void %if.then10.12

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.12:0 %shl_ln69_11 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_17, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_11"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="34">
<![CDATA[
if.then10.12:1 %sext_ln69_24 = sext i34 %shl_ln69_11

]]></Node>
<StgValue><ssdm name="sext_ln69_24"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.12:2 %add_ln69_12 = add i64 %sext_ln69_24, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_12"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.12:3 %trunc_ln69_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_12, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_11"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="62">
<![CDATA[
if.then10.12:4 %sext_ln69_25 = sext i62 %trunc_ln69_11

]]></Node>
<StgValue><ssdm name="sext_ln69_25"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.12:5 %gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln69_25

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.then10.12:9 %empty_31 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="44">
<![CDATA[
if.then10.12:10 %input_r_V_data_V_val12 = extractvalue i44 %empty_31

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val12"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="44">
<![CDATA[
if.then10.12:11 %input_r_V_last_V_val12 = extractvalue i44 %empty_31

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val12"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.12:12 %add_ln72_12 = add i32 %select_ln63_17, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_12"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
if.then10.12:13 %br_ln73 = br void %for.body.split.13

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.13:1 %tmp_data_V_4_12 = phi i32 %input_r_V_data_V_val12, void %if.then10.12, i32 %tmp_data_V_4_11, void %for.body.split.12

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_12"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.13:3 %icmp_ln63_13 = icmp_eq  i32 %tmp_data_V_4_12, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_13"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="340" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:6 %gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_4"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:117 %signal_shift_reg_3_load = load i32 %signal_shift_reg_3

]]></Node>
<StgValue><ssdm name="signal_shift_reg_3_load"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:121 %store_ln85 = store i32 %signal_shift_reg_2_load, i32 %signal_shift_reg_3

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:122 %mul_ln86_28 = mul i32 %signal_shift_reg_2_load, i32 %gmem_addr_read_3

]]></Node>
<StgValue><ssdm name="mul_ln86_28"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:125 %mul_ln86_29 = mul i32 %signal_shift_reg_1_load, i32 %gmem_addr_read_2

]]></Node>
<StgValue><ssdm name="mul_ln86_29"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then10.8:8 %gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_resp"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.then10.9:8 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.then10.10:8 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
if.then10.11:8 %gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_resp"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
if.then10.12:6 %gmem_addr_13_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_13_req"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.13:0 %tmp_last_V_4_12 = phi i1 %input_r_V_last_V_val12, void %if.then10.12, i1 %tmp_last_V_4_11, void %for.body.split.12

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_12"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.13:2 %i_4_12 = phi i32 %add_ln72_12, void %if.then10.12, i32 %select_ln63_17, void %for.body.split.12

]]></Node>
<StgValue><ssdm name="i_4_12"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.13:4 %select_ln63_19 = select i1 %icmp_ln63_13, i32 0, i32 %i_4_12

]]></Node>
<StgValue><ssdm name="select_ln63_19"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.13:5 %select_ln63_20 = select i1 %icmp_ln63_13, i13 4096, i13 %select_ln63_18

]]></Node>
<StgValue><ssdm name="select_ln63_20"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.13:6 %icmp_ln68_5 = icmp_eq  i13 %select_ln63_20, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_5"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.13:7 %br_ln68 = br i1 %icmp_ln68_5, void %for.body.split.14, void %if.then10.13

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.13:0 %shl_ln69_12 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_19, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_12"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="34">
<![CDATA[
if.then10.13:1 %sext_ln69_26 = sext i34 %shl_ln69_12

]]></Node>
<StgValue><ssdm name="sext_ln69_26"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.13:2 %add_ln69_13 = add i64 %sext_ln69_26, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_13"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.13:3 %trunc_ln69_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_13, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_12"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="62">
<![CDATA[
if.then10.13:4 %sext_ln69_27 = sext i62 %trunc_ln69_12

]]></Node>
<StgValue><ssdm name="sext_ln69_27"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.13:5 %gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln69_27

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
if.then10.13:9 %empty_32 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="44">
<![CDATA[
if.then10.13:10 %input_r_V_data_V_val13 = extractvalue i44 %empty_32

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val13"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="44">
<![CDATA[
if.then10.13:11 %input_r_V_last_V_val13 = extractvalue i44 %empty_32

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val13"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.13:12 %add_ln72_13 = add i32 %select_ln63_19, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_13"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
if.then10.13:13 %br_ln73 = br void %for.body.split.14

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="367" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:7 %gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_5"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:114 %signal_shift_reg_4_load = load i32 %signal_shift_reg_4

]]></Node>
<StgValue><ssdm name="signal_shift_reg_4_load"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:118 %store_ln85 = store i32 %signal_shift_reg_3_load, i32 %signal_shift_reg_4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:119 %mul_ln86_27 = mul i32 %signal_shift_reg_3_load, i32 %gmem_addr_read_4

]]></Node>
<StgValue><ssdm name="mul_ln86_27"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:122 %mul_ln86_28 = mul i32 %signal_shift_reg_2_load, i32 %gmem_addr_read_3

]]></Node>
<StgValue><ssdm name="mul_ln86_28"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.then10.9:8 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.then10.10:8 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
if.then10.11:8 %gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_resp"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
if.then10.12:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_13, i32 %tmp_data_V_4_11, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.then10.13:6 %gmem_addr_14_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_14_req"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.14:0 %tmp_last_V_4_13 = phi i1 %input_r_V_last_V_val13, void %if.then10.13, i1 %tmp_last_V_4_12, void %for.body.split.13

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_13"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.14:1 %tmp_data_V_4_13 = phi i32 %input_r_V_data_V_val13, void %if.then10.13, i32 %tmp_data_V_4_12, void %for.body.split.13

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_13"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.14:2 %i_4_13 = phi i32 %add_ln72_13, void %if.then10.13, i32 %select_ln63_19, void %for.body.split.13

]]></Node>
<StgValue><ssdm name="i_4_13"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.14:3 %icmp_ln63_14 = icmp_eq  i32 %tmp_data_V_4_13, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_14"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.14:4 %select_ln63_21 = select i1 %icmp_ln63_14, i32 0, i32 %i_4_13

]]></Node>
<StgValue><ssdm name="select_ln63_21"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.14:5 %select_ln63_22 = select i1 %icmp_ln63_14, i13 4096, i13 %select_ln63_20

]]></Node>
<StgValue><ssdm name="select_ln63_22"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.14:6 %icmp_ln68_6 = icmp_eq  i13 %select_ln63_22, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_6"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.14:7 %br_ln68 = br i1 %icmp_ln68_6, void %for.body.split.15, void %if.then10.14

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.14:0 %shl_ln69_13 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_21, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_13"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="34">
<![CDATA[
if.then10.14:1 %sext_ln69_28 = sext i34 %shl_ln69_13

]]></Node>
<StgValue><ssdm name="sext_ln69_28"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.14:2 %add_ln69_14 = add i64 %sext_ln69_28, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_14"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.14:3 %trunc_ln69_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_14, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_13"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="62">
<![CDATA[
if.then10.14:4 %sext_ln69_29 = sext i62 %trunc_ln69_13

]]></Node>
<StgValue><ssdm name="sext_ln69_29"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.14:5 %gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln69_29

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.14:12 %add_ln72_14 = add i32 %select_ln63_21, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="392" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:8 %gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_6"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:111 %signal_shift_reg_5_load = load i32 %signal_shift_reg_5

]]></Node>
<StgValue><ssdm name="signal_shift_reg_5_load"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:115 %store_ln85 = store i32 %signal_shift_reg_4_load, i32 %signal_shift_reg_5

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:116 %mul_ln86_26 = mul i32 %signal_shift_reg_4_load, i32 %gmem_addr_read_5

]]></Node>
<StgValue><ssdm name="mul_ln86_26"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:119 %mul_ln86_27 = mul i32 %signal_shift_reg_3_load, i32 %gmem_addr_read_4

]]></Node>
<StgValue><ssdm name="mul_ln86_27"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:156 %add_ln89_26 = add i32 %mul_ln86_29, i32 %mul_ln86_30

]]></Node>
<StgValue><ssdm name="add_ln89_26"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:157 %add_ln89_27 = add i32 %add_ln89_26, i32 %mul_ln86_28

]]></Node>
<StgValue><ssdm name="add_ln89_27"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.then10.9:8 %gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_resp"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.then10.10:8 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
if.then10.11:8 %gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_resp"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
if.then10.12:8 %gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_resp"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then10.13:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_14, i32 %tmp_data_V_4_12, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then10.14:6 %gmem_addr_15_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_15_req"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.then10.14:9 %empty_33 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="44">
<![CDATA[
if.then10.14:10 %input_r_V_data_V_val14 = extractvalue i44 %empty_33

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val14"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="44">
<![CDATA[
if.then10.14:11 %input_r_V_last_V_val14 = extractvalue i44 %empty_33

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val14"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
if.then10.14:13 %br_ln73 = br void %for.body.split.15

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.15:1 %tmp_data_V_4_14 = phi i32 %input_r_V_data_V_val14, void %if.then10.14, i32 %tmp_data_V_4_13, void %for.body.split.14

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_14"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.15:2 %i_4_14 = phi i32 %add_ln72_14, void %if.then10.14, i32 %select_ln63_21, void %for.body.split.14

]]></Node>
<StgValue><ssdm name="i_4_14"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.15:3 %icmp_ln63_15 = icmp_eq  i32 %tmp_data_V_4_14, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_15"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.15:4 %select_ln63_23 = select i1 %icmp_ln63_15, i32 0, i32 %i_4_14

]]></Node>
<StgValue><ssdm name="select_ln63_23"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.15:5 %select_ln63_24 = select i1 %icmp_ln63_15, i13 4096, i13 %select_ln63_22

]]></Node>
<StgValue><ssdm name="select_ln63_24"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.15:6 %icmp_ln68_7 = icmp_eq  i13 %select_ln63_24, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="415" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:9 %gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_7"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:108 %signal_shift_reg_6_load = load i32 %signal_shift_reg_6

]]></Node>
<StgValue><ssdm name="signal_shift_reg_6_load"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:112 %store_ln85 = store i32 %signal_shift_reg_5_load, i32 %signal_shift_reg_6

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:113 %mul_ln86_25 = mul i32 %signal_shift_reg_5_load, i32 %gmem_addr_read_6

]]></Node>
<StgValue><ssdm name="mul_ln86_25"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:116 %mul_ln86_26 = mul i32 %signal_shift_reg_4_load, i32 %gmem_addr_read_5

]]></Node>
<StgValue><ssdm name="mul_ln86_26"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.then10.10:8 %gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_resp"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
if.then10.11:8 %gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_resp"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
if.then10.12:8 %gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_resp"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
if.then10.13:8 %gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
if.then10.14:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_15, i32 %tmp_data_V_4_13, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.15:0 %tmp_last_V_4_14 = phi i1 %input_r_V_last_V_val14, void %if.then10.14, i1 %tmp_last_V_4_13, void %for.body.split.14

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_14"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.15:7 %br_ln68 = br i1 %icmp_ln68_7, void %for.body.split.16, void %if.then10.15

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.15:0 %shl_ln69_14 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_23, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_14"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="34">
<![CDATA[
if.then10.15:1 %sext_ln69_30 = sext i34 %shl_ln69_14

]]></Node>
<StgValue><ssdm name="sext_ln69_30"/></StgValue>
</operation>

<operation id="429" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.15:2 %add_ln69_15 = add i64 %sext_ln69_30, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_15"/></StgValue>
</operation>

<operation id="430" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.15:3 %trunc_ln69_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_15, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_14"/></StgValue>
</operation>

<operation id="431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="62">
<![CDATA[
if.then10.15:4 %sext_ln69_31 = sext i62 %trunc_ln69_14

]]></Node>
<StgValue><ssdm name="sext_ln69_31"/></StgValue>
</operation>

<operation id="432" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.15:5 %gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln69_31

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="433" st_id="17" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
if.then10.15:9 %empty_34 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="434" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="44">
<![CDATA[
if.then10.15:10 %input_r_V_data_V_val15 = extractvalue i44 %empty_34

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val15"/></StgValue>
</operation>

<operation id="435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="44">
<![CDATA[
if.then10.15:11 %input_r_V_last_V_val15 = extractvalue i44 %empty_34

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val15"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.15:12 %add_ln72_15 = add i32 %select_ln63_23, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_15"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
if.then10.15:13 %br_ln73 = br void %for.body.split.16

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.16:1 %tmp_data_V_4_15 = phi i32 %input_r_V_data_V_val15, void %if.then10.15, i32 %tmp_data_V_4_14, void %for.body.split.15

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_15"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.16:3 %icmp_ln63_16 = icmp_eq  i32 %tmp_data_V_4_15, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="440" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:10 %gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_8"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:105 %signal_shift_reg_7_load = load i32 %signal_shift_reg_7

]]></Node>
<StgValue><ssdm name="signal_shift_reg_7_load"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:109 %store_ln85 = store i32 %signal_shift_reg_6_load, i32 %signal_shift_reg_7

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:110 %mul_ln86_24 = mul i32 %signal_shift_reg_6_load, i32 %gmem_addr_read_7

]]></Node>
<StgValue><ssdm name="mul_ln86_24"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:113 %mul_ln86_25 = mul i32 %signal_shift_reg_5_load, i32 %gmem_addr_read_6

]]></Node>
<StgValue><ssdm name="mul_ln86_25"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:155 %add_ln89_25 = add i32 %mul_ln86_26, i32 %mul_ln86_27

]]></Node>
<StgValue><ssdm name="add_ln89_25"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:158 %add_ln89_28 = add i32 %add_ln89_27, i32 %add_ln89_25

]]></Node>
<StgValue><ssdm name="add_ln89_28"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
if.then10.11:8 %gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_resp"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
if.then10.12:8 %gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_resp"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
if.then10.13:8 %gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then10.14:8 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
if.then10.15:6 %gmem_addr_16_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_16_req"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.16:0 %tmp_last_V_4_15 = phi i1 %input_r_V_last_V_val15, void %if.then10.15, i1 %tmp_last_V_4_14, void %for.body.split.15

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_15"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.16:2 %i_4_15 = phi i32 %add_ln72_15, void %if.then10.15, i32 %select_ln63_23, void %for.body.split.15

]]></Node>
<StgValue><ssdm name="i_4_15"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.16:4 %select_ln63_25 = select i1 %icmp_ln63_16, i32 0, i32 %i_4_15

]]></Node>
<StgValue><ssdm name="select_ln63_25"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.16:5 %select_ln63_26 = select i1 %icmp_ln63_16, i13 4096, i13 %select_ln63_24

]]></Node>
<StgValue><ssdm name="select_ln63_26"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.16:6 %icmp_ln68_8 = icmp_eq  i13 %select_ln63_26, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_8"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.16:7 %br_ln68 = br i1 %icmp_ln68_8, void %for.body.split.17, void %if.then10.16

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.16:0 %shl_ln69_15 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_25, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_15"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="34">
<![CDATA[
if.then10.16:1 %sext_ln69_32 = sext i34 %shl_ln69_15

]]></Node>
<StgValue><ssdm name="sext_ln69_32"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.16:2 %add_ln69_16 = add i64 %sext_ln69_32, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_16"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.16:3 %trunc_ln69_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_16, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_15"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="62">
<![CDATA[
if.then10.16:4 %sext_ln69_33 = sext i62 %trunc_ln69_15

]]></Node>
<StgValue><ssdm name="sext_ln69_33"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.16:5 %gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln69_33

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
if.then10.16:9 %empty_35 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="44">
<![CDATA[
if.then10.16:10 %input_r_V_data_V_val16 = extractvalue i44 %empty_35

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val16"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="44">
<![CDATA[
if.then10.16:11 %input_r_V_last_V_val16 = extractvalue i44 %empty_35

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val16"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.16:12 %add_ln72_16 = add i32 %select_ln63_25, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_16"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
if.then10.16:13 %br_ln73 = br void %for.body.split.17

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="469" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:11 %gmem_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_9"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:102 %signal_shift_reg_8_load = load i32 %signal_shift_reg_8

]]></Node>
<StgValue><ssdm name="signal_shift_reg_8_load"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:106 %store_ln85 = store i32 %signal_shift_reg_7_load, i32 %signal_shift_reg_8

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:107 %mul_ln86_23 = mul i32 %signal_shift_reg_7_load, i32 %gmem_addr_read_8

]]></Node>
<StgValue><ssdm name="mul_ln86_23"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:110 %mul_ln86_24 = mul i32 %signal_shift_reg_6_load, i32 %gmem_addr_read_7

]]></Node>
<StgValue><ssdm name="mul_ln86_24"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
if.then10.12:8 %gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_resp"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
if.then10.13:8 %gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then10.14:8 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
if.then10.15:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_16, i32 %tmp_data_V_4_14, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
if.then10.16:6 %gmem_addr_17_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_17_req"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.17:0 %tmp_last_V_4_16 = phi i1 %input_r_V_last_V_val16, void %if.then10.16, i1 %tmp_last_V_4_15, void %for.body.split.16

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_16"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.17:1 %tmp_data_V_4_16 = phi i32 %input_r_V_data_V_val16, void %if.then10.16, i32 %tmp_data_V_4_15, void %for.body.split.16

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_16"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.17:2 %i_4_16 = phi i32 %add_ln72_16, void %if.then10.16, i32 %select_ln63_25, void %for.body.split.16

]]></Node>
<StgValue><ssdm name="i_4_16"/></StgValue>
</operation>

<operation id="482" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.17:3 %icmp_ln63_17 = icmp_eq  i32 %tmp_data_V_4_16, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_17"/></StgValue>
</operation>

<operation id="483" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.17:4 %select_ln63_27 = select i1 %icmp_ln63_17, i32 0, i32 %i_4_16

]]></Node>
<StgValue><ssdm name="select_ln63_27"/></StgValue>
</operation>

<operation id="484" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.17:5 %select_ln63_28 = select i1 %icmp_ln63_17, i13 4096, i13 %select_ln63_26

]]></Node>
<StgValue><ssdm name="select_ln63_28"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.17:6 %icmp_ln68_9 = icmp_eq  i13 %select_ln63_28, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_9"/></StgValue>
</operation>

<operation id="486" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.17:7 %br_ln68 = br i1 %icmp_ln68_9, void %for.body.split.18, void %if.then10.17

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="487" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.17:0 %shl_ln69_16 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_27, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_16"/></StgValue>
</operation>

<operation id="488" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="34">
<![CDATA[
if.then10.17:1 %sext_ln69_34 = sext i34 %shl_ln69_16

]]></Node>
<StgValue><ssdm name="sext_ln69_34"/></StgValue>
</operation>

<operation id="489" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.17:2 %add_ln69_17 = add i64 %sext_ln69_34, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_17"/></StgValue>
</operation>

<operation id="490" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.17:3 %trunc_ln69_16 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_17, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_16"/></StgValue>
</operation>

<operation id="491" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="62">
<![CDATA[
if.then10.17:4 %sext_ln69_35 = sext i62 %trunc_ln69_16

]]></Node>
<StgValue><ssdm name="sext_ln69_35"/></StgValue>
</operation>

<operation id="492" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.17:5 %gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln69_35

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>

<operation id="493" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.17:12 %add_ln72_17 = add i32 %select_ln63_27, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_17"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="494" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:12 %gmem_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_10"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:99 %signal_shift_reg_9_load = load i32 %signal_shift_reg_9

]]></Node>
<StgValue><ssdm name="signal_shift_reg_9_load"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:103 %store_ln85 = store i32 %signal_shift_reg_8_load, i32 %signal_shift_reg_9

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:104 %mul_ln86_22 = mul i32 %signal_shift_reg_8_load, i32 %gmem_addr_read_9

]]></Node>
<StgValue><ssdm name="mul_ln86_22"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:107 %mul_ln86_23 = mul i32 %signal_shift_reg_7_load, i32 %gmem_addr_read_8

]]></Node>
<StgValue><ssdm name="mul_ln86_23"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:153 %add_ln89_23 = add i32 %mul_ln86_24, i32 %mul_ln86_25

]]></Node>
<StgValue><ssdm name="add_ln89_23"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
if.then10.12:8 %gmem_addr_13_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_resp"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
if.then10.13:8 %gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then10.14:8 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="503" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
if.then10.15:8 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="504" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
if.then10.16:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_17, i32 %tmp_data_V_4_15, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="505" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
if.then10.17:6 %gmem_addr_18_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_18_req"/></StgValue>
</operation>

<operation id="506" st_id="20" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
if.then10.17:9 %empty_36 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="507" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="44">
<![CDATA[
if.then10.17:10 %input_r_V_data_V_val17 = extractvalue i44 %empty_36

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val17"/></StgValue>
</operation>

<operation id="508" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="44">
<![CDATA[
if.then10.17:11 %input_r_V_last_V_val17 = extractvalue i44 %empty_36

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val17"/></StgValue>
</operation>

<operation id="509" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
if.then10.17:13 %br_ln73 = br void %for.body.split.18

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="510" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.18:1 %tmp_data_V_4_17 = phi i32 %input_r_V_data_V_val17, void %if.then10.17, i32 %tmp_data_V_4_16, void %for.body.split.17

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_17"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.18:2 %i_4_17 = phi i32 %add_ln72_17, void %if.then10.17, i32 %select_ln63_27, void %for.body.split.17

]]></Node>
<StgValue><ssdm name="i_4_17"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.18:3 %icmp_ln63_18 = icmp_eq  i32 %tmp_data_V_4_17, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_18"/></StgValue>
</operation>

<operation id="513" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.18:4 %select_ln63_29 = select i1 %icmp_ln63_18, i32 0, i32 %i_4_17

]]></Node>
<StgValue><ssdm name="select_ln63_29"/></StgValue>
</operation>

<operation id="514" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.18:5 %select_ln63_30 = select i1 %icmp_ln63_18, i13 4096, i13 %select_ln63_28

]]></Node>
<StgValue><ssdm name="select_ln63_30"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.18:6 %icmp_ln68_10 = icmp_eq  i13 %select_ln63_30, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="516" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:13 %gmem_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_11"/></StgValue>
</operation>

<operation id="517" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:96 %signal_shift_reg_10_load = load i32 %signal_shift_reg_10

]]></Node>
<StgValue><ssdm name="signal_shift_reg_10_load"/></StgValue>
</operation>

<operation id="518" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:100 %store_ln85 = store i32 %signal_shift_reg_9_load, i32 %signal_shift_reg_10

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="519" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:101 %mul_ln86_21 = mul i32 %signal_shift_reg_9_load, i32 %gmem_addr_read_10

]]></Node>
<StgValue><ssdm name="mul_ln86_21"/></StgValue>
</operation>

<operation id="520" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:104 %mul_ln86_22 = mul i32 %signal_shift_reg_8_load, i32 %gmem_addr_read_9

]]></Node>
<StgValue><ssdm name="mul_ln86_22"/></StgValue>
</operation>

<operation id="521" st_id="21" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
if.then10.13:8 %gmem_addr_14_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>

<operation id="522" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then10.14:8 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="523" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
if.then10.15:8 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="524" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
if.then10.16:8 %gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_resp"/></StgValue>
</operation>

<operation id="525" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.then10.17:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_18, i32 %tmp_data_V_4_16, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.18:0 %tmp_last_V_4_17 = phi i1 %input_r_V_last_V_val17, void %if.then10.17, i1 %tmp_last_V_4_16, void %for.body.split.17

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_17"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.18:7 %br_ln68 = br i1 %icmp_ln68_10, void %for.body.split.19, void %if.then10.18

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.18:0 %shl_ln69_17 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_29, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_17"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="34">
<![CDATA[
if.then10.18:1 %sext_ln69_36 = sext i34 %shl_ln69_17

]]></Node>
<StgValue><ssdm name="sext_ln69_36"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.18:2 %add_ln69_18 = add i64 %sext_ln69_36, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_18"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.18:3 %trunc_ln69_17 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_18, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_17"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="62">
<![CDATA[
if.then10.18:4 %sext_ln69_37 = sext i62 %trunc_ln69_17

]]></Node>
<StgValue><ssdm name="sext_ln69_37"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.18:5 %gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln69_37

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
if.then10.18:9 %empty_37 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="44">
<![CDATA[
if.then10.18:10 %input_r_V_data_V_val18 = extractvalue i44 %empty_37

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val18"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="44">
<![CDATA[
if.then10.18:11 %input_r_V_last_V_val18 = extractvalue i44 %empty_37

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val18"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.18:12 %add_ln72_18 = add i32 %select_ln63_29, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_18"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
if.then10.18:13 %br_ln73 = br void %for.body.split.19

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.19:1 %tmp_data_V_4_18 = phi i32 %input_r_V_data_V_val18, void %if.then10.18, i32 %tmp_data_V_4_17, void %for.body.split.18

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_18"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.19:3 %icmp_ln63_19 = icmp_eq  i32 %tmp_data_V_4_18, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="541" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:14 %gmem_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_12"/></StgValue>
</operation>

<operation id="542" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:93 %signal_shift_reg_11_load = load i32 %signal_shift_reg_11

]]></Node>
<StgValue><ssdm name="signal_shift_reg_11_load"/></StgValue>
</operation>

<operation id="543" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:97 %store_ln85 = store i32 %signal_shift_reg_10_load, i32 %signal_shift_reg_11

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="544" st_id="22" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:98 %mul_ln86_20 = mul i32 %signal_shift_reg_10_load, i32 %gmem_addr_read_11

]]></Node>
<StgValue><ssdm name="mul_ln86_20"/></StgValue>
</operation>

<operation id="545" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:101 %mul_ln86_21 = mul i32 %signal_shift_reg_9_load, i32 %gmem_addr_read_10

]]></Node>
<StgValue><ssdm name="mul_ln86_21"/></StgValue>
</operation>

<operation id="546" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:152 %add_ln89_22 = add i32 %mul_ln86_22, i32 %mul_ln86_23

]]></Node>
<StgValue><ssdm name="add_ln89_22"/></StgValue>
</operation>

<operation id="547" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:154 %add_ln89_24 = add i32 %add_ln89_23, i32 %add_ln89_22

]]></Node>
<StgValue><ssdm name="add_ln89_24"/></StgValue>
</operation>

<operation id="548" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:159 %add_ln89_29 = add i32 %add_ln89_28, i32 %add_ln89_24

]]></Node>
<StgValue><ssdm name="add_ln89_29"/></StgValue>
</operation>

<operation id="549" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then10.14:8 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="550" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
if.then10.15:8 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="551" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
if.then10.16:8 %gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_resp"/></StgValue>
</operation>

<operation id="552" st_id="22" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
if.then10.17:8 %gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_resp"/></StgValue>
</operation>

<operation id="553" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
if.then10.18:6 %gmem_addr_19_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_19_req"/></StgValue>
</operation>

<operation id="554" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.19:0 %tmp_last_V_4_18 = phi i1 %input_r_V_last_V_val18, void %if.then10.18, i1 %tmp_last_V_4_17, void %for.body.split.18

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_18"/></StgValue>
</operation>

<operation id="555" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.19:2 %i_4_18 = phi i32 %add_ln72_18, void %if.then10.18, i32 %select_ln63_29, void %for.body.split.18

]]></Node>
<StgValue><ssdm name="i_4_18"/></StgValue>
</operation>

<operation id="556" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.19:4 %select_ln63_31 = select i1 %icmp_ln63_19, i32 0, i32 %i_4_18

]]></Node>
<StgValue><ssdm name="select_ln63_31"/></StgValue>
</operation>

<operation id="557" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.19:5 %select_ln63_32 = select i1 %icmp_ln63_19, i13 4096, i13 %select_ln63_30

]]></Node>
<StgValue><ssdm name="select_ln63_32"/></StgValue>
</operation>

<operation id="558" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.19:6 %icmp_ln68_11 = icmp_eq  i13 %select_ln63_32, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_11"/></StgValue>
</operation>

<operation id="559" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.19:7 %br_ln68 = br i1 %icmp_ln68_11, void %for.body.split.20, void %if.then10.19

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="560" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.19:0 %shl_ln69_18 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_31, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_18"/></StgValue>
</operation>

<operation id="561" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="34">
<![CDATA[
if.then10.19:1 %sext_ln69_38 = sext i34 %shl_ln69_18

]]></Node>
<StgValue><ssdm name="sext_ln69_38"/></StgValue>
</operation>

<operation id="562" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.19:2 %add_ln69_19 = add i64 %sext_ln69_38, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_19"/></StgValue>
</operation>

<operation id="563" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.19:3 %trunc_ln69_18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_19, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_18"/></StgValue>
</operation>

<operation id="564" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="62">
<![CDATA[
if.then10.19:4 %sext_ln69_39 = sext i62 %trunc_ln69_18

]]></Node>
<StgValue><ssdm name="sext_ln69_39"/></StgValue>
</operation>

<operation id="565" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.19:5 %gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln69_39

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>

<operation id="566" st_id="22" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
if.then10.19:9 %empty_38 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="567" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="44">
<![CDATA[
if.then10.19:10 %input_r_V_data_V_val19 = extractvalue i44 %empty_38

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val19"/></StgValue>
</operation>

<operation id="568" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="44">
<![CDATA[
if.then10.19:11 %input_r_V_last_V_val19 = extractvalue i44 %empty_38

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val19"/></StgValue>
</operation>

<operation id="569" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.19:12 %add_ln72_19 = add i32 %select_ln63_31, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_19"/></StgValue>
</operation>

<operation id="570" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
if.then10.19:13 %br_ln73 = br void %for.body.split.20

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="571" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:15 %gmem_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_13"/></StgValue>
</operation>

<operation id="572" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:90 %signal_shift_reg_12_load = load i32 %signal_shift_reg_12

]]></Node>
<StgValue><ssdm name="signal_shift_reg_12_load"/></StgValue>
</operation>

<operation id="573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:94 %store_ln85 = store i32 %signal_shift_reg_11_load, i32 %signal_shift_reg_12

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="574" st_id="23" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:95 %mul_ln86_19 = mul i32 %signal_shift_reg_11_load, i32 %gmem_addr_read_12

]]></Node>
<StgValue><ssdm name="mul_ln86_19"/></StgValue>
</operation>

<operation id="575" st_id="23" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:98 %mul_ln86_20 = mul i32 %signal_shift_reg_10_load, i32 %gmem_addr_read_11

]]></Node>
<StgValue><ssdm name="mul_ln86_20"/></StgValue>
</operation>

<operation id="576" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
if.then10.15:8 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="577" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
if.then10.16:8 %gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_resp"/></StgValue>
</operation>

<operation id="578" st_id="23" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
if.then10.17:8 %gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_resp"/></StgValue>
</operation>

<operation id="579" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
if.then10.18:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_19, i32 %tmp_data_V_4_17, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="580" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
if.then10.19:6 %gmem_addr_20_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_20_req"/></StgValue>
</operation>

<operation id="581" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.20:0 %tmp_last_V_4_19 = phi i1 %input_r_V_last_V_val19, void %if.then10.19, i1 %tmp_last_V_4_18, void %for.body.split.19

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_19"/></StgValue>
</operation>

<operation id="582" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.20:1 %tmp_data_V_4_19 = phi i32 %input_r_V_data_V_val19, void %if.then10.19, i32 %tmp_data_V_4_18, void %for.body.split.19

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_19"/></StgValue>
</operation>

<operation id="583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.20:2 %i_4_19 = phi i32 %add_ln72_19, void %if.then10.19, i32 %select_ln63_31, void %for.body.split.19

]]></Node>
<StgValue><ssdm name="i_4_19"/></StgValue>
</operation>

<operation id="584" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.20:3 %icmp_ln63_20 = icmp_eq  i32 %tmp_data_V_4_19, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_20"/></StgValue>
</operation>

<operation id="585" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.20:4 %select_ln63_33 = select i1 %icmp_ln63_20, i32 0, i32 %i_4_19

]]></Node>
<StgValue><ssdm name="select_ln63_33"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.20:5 %select_ln63_34 = select i1 %icmp_ln63_20, i13 4096, i13 %select_ln63_32

]]></Node>
<StgValue><ssdm name="select_ln63_34"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.20:6 %icmp_ln68_12 = icmp_eq  i13 %select_ln63_34, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_12"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.20:7 %br_ln68 = br i1 %icmp_ln68_12, void %for.body.split.21, void %if.then10.20

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.20:0 %shl_ln69_19 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_33, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_19"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="34">
<![CDATA[
if.then10.20:1 %sext_ln69_40 = sext i34 %shl_ln69_19

]]></Node>
<StgValue><ssdm name="sext_ln69_40"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.20:2 %add_ln69_20 = add i64 %sext_ln69_40, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_20"/></StgValue>
</operation>

<operation id="592" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.20:3 %trunc_ln69_19 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_20, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_19"/></StgValue>
</operation>

<operation id="593" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="62">
<![CDATA[
if.then10.20:4 %sext_ln69_41 = sext i62 %trunc_ln69_19

]]></Node>
<StgValue><ssdm name="sext_ln69_41"/></StgValue>
</operation>

<operation id="594" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.20:5 %gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln69_41

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.20:12 %add_ln72_20 = add i32 %select_ln63_33, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_20"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="596" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:16 %gmem_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_14"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:87 %signal_shift_reg_13_load = load i32 %signal_shift_reg_13

]]></Node>
<StgValue><ssdm name="signal_shift_reg_13_load"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:91 %store_ln85 = store i32 %signal_shift_reg_12_load, i32 %signal_shift_reg_13

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:92 %mul_ln86_18 = mul i32 %signal_shift_reg_12_load, i32 %gmem_addr_read_13

]]></Node>
<StgValue><ssdm name="mul_ln86_18"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:95 %mul_ln86_19 = mul i32 %signal_shift_reg_11_load, i32 %gmem_addr_read_12

]]></Node>
<StgValue><ssdm name="mul_ln86_19"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:149 %add_ln89_19 = add i32 %mul_ln86_20, i32 %mul_ln86_21

]]></Node>
<StgValue><ssdm name="add_ln89_19"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
if.then10.15:8 %gmem_addr_16_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_resp"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
if.then10.16:8 %gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_resp"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
if.then10.17:8 %gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_resp"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.then10.18:8 %gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_resp"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
if.then10.19:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_20, i32 %tmp_data_V_4_18, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
if.then10.20:6 %gmem_addr_21_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_21_req"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
if.then10.20:9 %empty_39 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="44">
<![CDATA[
if.then10.20:10 %input_r_V_data_V_val20 = extractvalue i44 %empty_39

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val20"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="44">
<![CDATA[
if.then10.20:11 %input_r_V_last_V_val20 = extractvalue i44 %empty_39

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val20"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
if.then10.20:13 %br_ln73 = br void %for.body.split.21

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.21:1 %tmp_data_V_4_20 = phi i32 %input_r_V_data_V_val20, void %if.then10.20, i32 %tmp_data_V_4_19, void %for.body.split.20

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_20"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.21:2 %i_4_20 = phi i32 %add_ln72_20, void %if.then10.20, i32 %select_ln63_33, void %for.body.split.20

]]></Node>
<StgValue><ssdm name="i_4_20"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.21:3 %icmp_ln63_21 = icmp_eq  i32 %tmp_data_V_4_20, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_21"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.21:4 %select_ln63_35 = select i1 %icmp_ln63_21, i32 0, i32 %i_4_20

]]></Node>
<StgValue><ssdm name="select_ln63_35"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.21:5 %select_ln63_36 = select i1 %icmp_ln63_21, i13 4096, i13 %select_ln63_34

]]></Node>
<StgValue><ssdm name="select_ln63_36"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.21:6 %icmp_ln68_13 = icmp_eq  i13 %select_ln63_36, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_13"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="618" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:17 %gmem_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_15"/></StgValue>
</operation>

<operation id="619" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:84 %signal_shift_reg_14_load = load i32 %signal_shift_reg_14

]]></Node>
<StgValue><ssdm name="signal_shift_reg_14_load"/></StgValue>
</operation>

<operation id="620" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:88 %store_ln85 = store i32 %signal_shift_reg_13_load, i32 %signal_shift_reg_14

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="621" st_id="25" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:89 %mul_ln86_17 = mul i32 %signal_shift_reg_13_load, i32 %gmem_addr_read_14

]]></Node>
<StgValue><ssdm name="mul_ln86_17"/></StgValue>
</operation>

<operation id="622" st_id="25" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:92 %mul_ln86_18 = mul i32 %signal_shift_reg_12_load, i32 %gmem_addr_read_13

]]></Node>
<StgValue><ssdm name="mul_ln86_18"/></StgValue>
</operation>

<operation id="623" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
if.then10.16:8 %gmem_addr_17_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_resp"/></StgValue>
</operation>

<operation id="624" st_id="25" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
if.then10.17:8 %gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_resp"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.then10.18:8 %gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_resp"/></StgValue>
</operation>

<operation id="626" st_id="25" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
if.then10.19:8 %gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_resp"/></StgValue>
</operation>

<operation id="627" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
if.then10.20:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_21, i32 %tmp_data_V_4_19, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="628" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.21:0 %tmp_last_V_4_20 = phi i1 %input_r_V_last_V_val20, void %if.then10.20, i1 %tmp_last_V_4_19, void %for.body.split.20

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_20"/></StgValue>
</operation>

<operation id="629" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.21:7 %br_ln68 = br i1 %icmp_ln68_13, void %for.body.split.22, void %if.then10.21

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="630" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.21:0 %shl_ln69_20 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_35, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_20"/></StgValue>
</operation>

<operation id="631" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="34">
<![CDATA[
if.then10.21:1 %sext_ln69_42 = sext i34 %shl_ln69_20

]]></Node>
<StgValue><ssdm name="sext_ln69_42"/></StgValue>
</operation>

<operation id="632" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.21:2 %add_ln69_21 = add i64 %sext_ln69_42, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_21"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.21:3 %trunc_ln69_20 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_21, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_20"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="62">
<![CDATA[
if.then10.21:4 %sext_ln69_43 = sext i62 %trunc_ln69_20

]]></Node>
<StgValue><ssdm name="sext_ln69_43"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.21:5 %gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln69_43

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
if.then10.21:9 %empty_40 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="44">
<![CDATA[
if.then10.21:10 %input_r_V_data_V_val21 = extractvalue i44 %empty_40

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val21"/></StgValue>
</operation>

<operation id="638" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="44">
<![CDATA[
if.then10.21:11 %input_r_V_last_V_val21 = extractvalue i44 %empty_40

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val21"/></StgValue>
</operation>

<operation id="639" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.21:12 %add_ln72_21 = add i32 %select_ln63_35, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_21"/></StgValue>
</operation>

<operation id="640" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
if.then10.21:13 %br_ln73 = br void %for.body.split.22

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="641" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.22:1 %tmp_data_V_4_21 = phi i32 %input_r_V_data_V_val21, void %if.then10.21, i32 %tmp_data_V_4_20, void %for.body.split.21

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_21"/></StgValue>
</operation>

<operation id="642" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.22:3 %icmp_ln63_22 = icmp_eq  i32 %tmp_data_V_4_21, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_22"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="643" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:18 %gmem_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_16"/></StgValue>
</operation>

<operation id="644" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:81 %signal_shift_reg_15_load = load i32 %signal_shift_reg_15

]]></Node>
<StgValue><ssdm name="signal_shift_reg_15_load"/></StgValue>
</operation>

<operation id="645" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:85 %store_ln85 = store i32 %signal_shift_reg_14_load, i32 %signal_shift_reg_15

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="646" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:86 %mul_ln86_16 = mul i32 %signal_shift_reg_14_load, i32 %gmem_addr_read_15

]]></Node>
<StgValue><ssdm name="mul_ln86_16"/></StgValue>
</operation>

<operation id="647" st_id="26" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:89 %mul_ln86_17 = mul i32 %signal_shift_reg_13_load, i32 %gmem_addr_read_14

]]></Node>
<StgValue><ssdm name="mul_ln86_17"/></StgValue>
</operation>

<operation id="648" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:148 %add_ln89_18 = add i32 %mul_ln86_18, i32 %mul_ln86_19

]]></Node>
<StgValue><ssdm name="add_ln89_18"/></StgValue>
</operation>

<operation id="649" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:150 %add_ln89_20 = add i32 %add_ln89_19, i32 %add_ln89_18

]]></Node>
<StgValue><ssdm name="add_ln89_20"/></StgValue>
</operation>

<operation id="650" st_id="26" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
if.then10.17:8 %gmem_addr_18_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_resp"/></StgValue>
</operation>

<operation id="651" st_id="26" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.then10.18:8 %gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_resp"/></StgValue>
</operation>

<operation id="652" st_id="26" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
if.then10.19:8 %gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_resp"/></StgValue>
</operation>

<operation id="653" st_id="26" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
if.then10.20:8 %gmem_addr_21_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_resp"/></StgValue>
</operation>

<operation id="654" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
if.then10.21:6 %gmem_addr_22_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_22_req"/></StgValue>
</operation>

<operation id="655" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.22:0 %tmp_last_V_4_21 = phi i1 %input_r_V_last_V_val21, void %if.then10.21, i1 %tmp_last_V_4_20, void %for.body.split.21

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_21"/></StgValue>
</operation>

<operation id="656" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.22:2 %i_4_21 = phi i32 %add_ln72_21, void %if.then10.21, i32 %select_ln63_35, void %for.body.split.21

]]></Node>
<StgValue><ssdm name="i_4_21"/></StgValue>
</operation>

<operation id="657" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.22:4 %select_ln63_37 = select i1 %icmp_ln63_22, i32 0, i32 %i_4_21

]]></Node>
<StgValue><ssdm name="select_ln63_37"/></StgValue>
</operation>

<operation id="658" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.22:5 %select_ln63_38 = select i1 %icmp_ln63_22, i13 4096, i13 %select_ln63_36

]]></Node>
<StgValue><ssdm name="select_ln63_38"/></StgValue>
</operation>

<operation id="659" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.22:6 %icmp_ln68_14 = icmp_eq  i13 %select_ln63_38, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_14"/></StgValue>
</operation>

<operation id="660" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.22:7 %br_ln68 = br i1 %icmp_ln68_14, void %for.body.split.23, void %if.then10.22

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="661" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.22:0 %shl_ln69_21 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_37, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_21"/></StgValue>
</operation>

<operation id="662" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="34">
<![CDATA[
if.then10.22:1 %sext_ln69_44 = sext i34 %shl_ln69_21

]]></Node>
<StgValue><ssdm name="sext_ln69_44"/></StgValue>
</operation>

<operation id="663" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.22:2 %add_ln69_22 = add i64 %sext_ln69_44, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_22"/></StgValue>
</operation>

<operation id="664" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.22:3 %trunc_ln69_21 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_22, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_21"/></StgValue>
</operation>

<operation id="665" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="62">
<![CDATA[
if.then10.22:4 %sext_ln69_45 = sext i62 %trunc_ln69_21

]]></Node>
<StgValue><ssdm name="sext_ln69_45"/></StgValue>
</operation>

<operation id="666" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.22:5 %gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln69_45

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>

<operation id="667" st_id="26" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then10.22:9 %empty_41 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="668" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="44">
<![CDATA[
if.then10.22:10 %input_r_V_data_V_val22 = extractvalue i44 %empty_41

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val22"/></StgValue>
</operation>

<operation id="669" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="44">
<![CDATA[
if.then10.22:11 %input_r_V_last_V_val22 = extractvalue i44 %empty_41

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val22"/></StgValue>
</operation>

<operation id="670" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.22:12 %add_ln72_22 = add i32 %select_ln63_37, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_22"/></StgValue>
</operation>

<operation id="671" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
if.then10.22:13 %br_ln73 = br void %for.body.split.23

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="672" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:19 %gmem_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_17"/></StgValue>
</operation>

<operation id="673" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:78 %signal_shift_reg_16_load = load i32 %signal_shift_reg_16

]]></Node>
<StgValue><ssdm name="signal_shift_reg_16_load"/></StgValue>
</operation>

<operation id="674" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:82 %store_ln85 = store i32 %signal_shift_reg_15_load, i32 %signal_shift_reg_16

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="675" st_id="27" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:83 %mul_ln86_15 = mul i32 %signal_shift_reg_15_load, i32 %gmem_addr_read_16

]]></Node>
<StgValue><ssdm name="mul_ln86_15"/></StgValue>
</operation>

<operation id="676" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:86 %mul_ln86_16 = mul i32 %signal_shift_reg_14_load, i32 %gmem_addr_read_15

]]></Node>
<StgValue><ssdm name="mul_ln86_16"/></StgValue>
</operation>

<operation id="677" st_id="27" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.then10.18:8 %gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_resp"/></StgValue>
</operation>

<operation id="678" st_id="27" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
if.then10.19:8 %gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_resp"/></StgValue>
</operation>

<operation id="679" st_id="27" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
if.then10.20:8 %gmem_addr_21_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_resp"/></StgValue>
</operation>

<operation id="680" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
if.then10.21:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_22, i32 %tmp_data_V_4_20, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
if.then10.22:6 %gmem_addr_23_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_23_req"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.23:0 %tmp_last_V_4_22 = phi i1 %input_r_V_last_V_val22, void %if.then10.22, i1 %tmp_last_V_4_21, void %for.body.split.22

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_22"/></StgValue>
</operation>

<operation id="683" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.23:1 %tmp_data_V_4_22 = phi i32 %input_r_V_data_V_val22, void %if.then10.22, i32 %tmp_data_V_4_21, void %for.body.split.22

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_22"/></StgValue>
</operation>

<operation id="684" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.23:2 %i_4_22 = phi i32 %add_ln72_22, void %if.then10.22, i32 %select_ln63_37, void %for.body.split.22

]]></Node>
<StgValue><ssdm name="i_4_22"/></StgValue>
</operation>

<operation id="685" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.23:3 %icmp_ln63_23 = icmp_eq  i32 %tmp_data_V_4_22, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_23"/></StgValue>
</operation>

<operation id="686" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.23:4 %select_ln63_39 = select i1 %icmp_ln63_23, i32 0, i32 %i_4_22

]]></Node>
<StgValue><ssdm name="select_ln63_39"/></StgValue>
</operation>

<operation id="687" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.23:5 %select_ln63_40 = select i1 %icmp_ln63_23, i13 4096, i13 %select_ln63_38

]]></Node>
<StgValue><ssdm name="select_ln63_40"/></StgValue>
</operation>

<operation id="688" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.23:6 %icmp_ln68_15 = icmp_eq  i13 %select_ln63_40, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_15"/></StgValue>
</operation>

<operation id="689" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.23:7 %br_ln68 = br i1 %icmp_ln68_15, void %for.body.split.24, void %if.then10.23

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="690" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.23:0 %shl_ln69_22 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_39, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_22"/></StgValue>
</operation>

<operation id="691" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="34">
<![CDATA[
if.then10.23:1 %sext_ln69_46 = sext i34 %shl_ln69_22

]]></Node>
<StgValue><ssdm name="sext_ln69_46"/></StgValue>
</operation>

<operation id="692" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.23:2 %add_ln69_23 = add i64 %sext_ln69_46, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_23"/></StgValue>
</operation>

<operation id="693" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.23:3 %trunc_ln69_22 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_23, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_22"/></StgValue>
</operation>

<operation id="694" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="62">
<![CDATA[
if.then10.23:4 %sext_ln69_47 = sext i62 %trunc_ln69_22

]]></Node>
<StgValue><ssdm name="sext_ln69_47"/></StgValue>
</operation>

<operation id="695" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.23:5 %gmem_addr_24 = getelementptr i32 %gmem, i64 %sext_ln69_47

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>

<operation id="696" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.23:12 %add_ln72_23 = add i32 %select_ln63_39, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="697" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:20 %gmem_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_18"/></StgValue>
</operation>

<operation id="698" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:75 %signal_shift_reg_17_load = load i32 %signal_shift_reg_17

]]></Node>
<StgValue><ssdm name="signal_shift_reg_17_load"/></StgValue>
</operation>

<operation id="699" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:79 %store_ln85 = store i32 %signal_shift_reg_16_load, i32 %signal_shift_reg_17

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="700" st_id="28" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:80 %mul_ln86_14 = mul i32 %signal_shift_reg_16_load, i32 %gmem_addr_read_17

]]></Node>
<StgValue><ssdm name="mul_ln86_14"/></StgValue>
</operation>

<operation id="701" st_id="28" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:83 %mul_ln86_15 = mul i32 %signal_shift_reg_15_load, i32 %gmem_addr_read_16

]]></Node>
<StgValue><ssdm name="mul_ln86_15"/></StgValue>
</operation>

<operation id="702" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:146 %add_ln89_16 = add i32 %mul_ln86_16, i32 %mul_ln86_17

]]></Node>
<StgValue><ssdm name="add_ln89_16"/></StgValue>
</operation>

<operation id="703" st_id="28" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.then10.18:8 %gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_resp"/></StgValue>
</operation>

<operation id="704" st_id="28" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
if.then10.19:8 %gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_resp"/></StgValue>
</operation>

<operation id="705" st_id="28" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
if.then10.20:8 %gmem_addr_21_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_resp"/></StgValue>
</operation>

<operation id="706" st_id="28" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
if.then10.21:8 %gmem_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_resp"/></StgValue>
</operation>

<operation id="707" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
if.then10.22:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_23, i32 %tmp_data_V_4_21, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="708" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
if.then10.23:6 %gmem_addr_24_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_24_req"/></StgValue>
</operation>

<operation id="709" st_id="28" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
if.then10.23:9 %empty_42 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="710" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="44">
<![CDATA[
if.then10.23:10 %input_r_V_data_V_val23 = extractvalue i44 %empty_42

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val23"/></StgValue>
</operation>

<operation id="711" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="44">
<![CDATA[
if.then10.23:11 %input_r_V_last_V_val23 = extractvalue i44 %empty_42

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val23"/></StgValue>
</operation>

<operation id="712" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
if.then10.23:13 %br_ln73 = br void %for.body.split.24

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="713" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.24:1 %tmp_data_V_4_23 = phi i32 %input_r_V_data_V_val23, void %if.then10.23, i32 %tmp_data_V_4_22, void %for.body.split.23

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_23"/></StgValue>
</operation>

<operation id="714" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.24:2 %i_4_23 = phi i32 %add_ln72_23, void %if.then10.23, i32 %select_ln63_39, void %for.body.split.23

]]></Node>
<StgValue><ssdm name="i_4_23"/></StgValue>
</operation>

<operation id="715" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.24:3 %icmp_ln63_24 = icmp_eq  i32 %tmp_data_V_4_23, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_24"/></StgValue>
</operation>

<operation id="716" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.24:4 %select_ln63_41 = select i1 %icmp_ln63_24, i32 0, i32 %i_4_23

]]></Node>
<StgValue><ssdm name="select_ln63_41"/></StgValue>
</operation>

<operation id="717" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.24:5 %select_ln63_42 = select i1 %icmp_ln63_24, i13 4096, i13 %select_ln63_40

]]></Node>
<StgValue><ssdm name="select_ln63_42"/></StgValue>
</operation>

<operation id="718" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.24:6 %icmp_ln68_16 = icmp_eq  i13 %select_ln63_42, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_16"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="719" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:21 %gmem_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_19"/></StgValue>
</operation>

<operation id="720" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:72 %signal_shift_reg_18_load = load i32 %signal_shift_reg_18

]]></Node>
<StgValue><ssdm name="signal_shift_reg_18_load"/></StgValue>
</operation>

<operation id="721" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:76 %store_ln85 = store i32 %signal_shift_reg_17_load, i32 %signal_shift_reg_18

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="722" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:77 %mul_ln86_13 = mul i32 %signal_shift_reg_17_load, i32 %gmem_addr_read_18

]]></Node>
<StgValue><ssdm name="mul_ln86_13"/></StgValue>
</operation>

<operation id="723" st_id="29" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:80 %mul_ln86_14 = mul i32 %signal_shift_reg_16_load, i32 %gmem_addr_read_17

]]></Node>
<StgValue><ssdm name="mul_ln86_14"/></StgValue>
</operation>

<operation id="724" st_id="29" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
if.then10.19:8 %gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_resp"/></StgValue>
</operation>

<operation id="725" st_id="29" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
if.then10.20:8 %gmem_addr_21_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_resp"/></StgValue>
</operation>

<operation id="726" st_id="29" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
if.then10.21:8 %gmem_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_resp"/></StgValue>
</operation>

<operation id="727" st_id="29" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
if.then10.22:8 %gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_resp"/></StgValue>
</operation>

<operation id="728" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0">
<![CDATA[
if.then10.23:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_24, i32 %tmp_data_V_4_22, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="729" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.24:0 %tmp_last_V_4_23 = phi i1 %input_r_V_last_V_val23, void %if.then10.23, i1 %tmp_last_V_4_22, void %for.body.split.23

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_23"/></StgValue>
</operation>

<operation id="730" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.24:7 %br_ln68 = br i1 %icmp_ln68_16, void %for.body.split.25, void %if.then10.24

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="731" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.24:0 %shl_ln69_23 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_41, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_23"/></StgValue>
</operation>

<operation id="732" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="34">
<![CDATA[
if.then10.24:1 %sext_ln69_48 = sext i34 %shl_ln69_23

]]></Node>
<StgValue><ssdm name="sext_ln69_48"/></StgValue>
</operation>

<operation id="733" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.24:2 %add_ln69_24 = add i64 %sext_ln69_48, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_24"/></StgValue>
</operation>

<operation id="734" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.24:3 %trunc_ln69_23 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_24, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_23"/></StgValue>
</operation>

<operation id="735" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="62">
<![CDATA[
if.then10.24:4 %sext_ln69_49 = sext i62 %trunc_ln69_23

]]></Node>
<StgValue><ssdm name="sext_ln69_49"/></StgValue>
</operation>

<operation id="736" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.24:5 %gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln69_49

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>

<operation id="737" st_id="29" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
if.then10.24:9 %empty_43 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="738" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="44">
<![CDATA[
if.then10.24:10 %input_r_V_data_V_val24 = extractvalue i44 %empty_43

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val24"/></StgValue>
</operation>

<operation id="739" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="44">
<![CDATA[
if.then10.24:11 %input_r_V_last_V_val24 = extractvalue i44 %empty_43

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val24"/></StgValue>
</operation>

<operation id="740" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.24:12 %add_ln72_24 = add i32 %select_ln63_41, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_24"/></StgValue>
</operation>

<operation id="741" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
if.then10.24:13 %br_ln73 = br void %for.body.split.25

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="742" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.25:1 %tmp_data_V_4_24 = phi i32 %input_r_V_data_V_val24, void %if.then10.24, i32 %tmp_data_V_4_23, void %for.body.split.24

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_24"/></StgValue>
</operation>

<operation id="743" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.25:3 %icmp_ln63_25 = icmp_eq  i32 %tmp_data_V_4_24, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_25"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="744" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:22 %gmem_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_20"/></StgValue>
</operation>

<operation id="745" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:69 %signal_shift_reg_19_load = load i32 %signal_shift_reg_19

]]></Node>
<StgValue><ssdm name="signal_shift_reg_19_load"/></StgValue>
</operation>

<operation id="746" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:73 %store_ln85 = store i32 %signal_shift_reg_18_load, i32 %signal_shift_reg_19

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="747" st_id="30" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:74 %mul_ln86_12 = mul i32 %signal_shift_reg_18_load, i32 %gmem_addr_read_19

]]></Node>
<StgValue><ssdm name="mul_ln86_12"/></StgValue>
</operation>

<operation id="748" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:77 %mul_ln86_13 = mul i32 %signal_shift_reg_17_load, i32 %gmem_addr_read_18

]]></Node>
<StgValue><ssdm name="mul_ln86_13"/></StgValue>
</operation>

<operation id="749" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:145 %add_ln89_15 = add i32 %mul_ln86_14, i32 %mul_ln86_15

]]></Node>
<StgValue><ssdm name="add_ln89_15"/></StgValue>
</operation>

<operation id="750" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:147 %add_ln89_17 = add i32 %add_ln89_16, i32 %add_ln89_15

]]></Node>
<StgValue><ssdm name="add_ln89_17"/></StgValue>
</operation>

<operation id="751" st_id="30" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0">
<![CDATA[
if.then10.20:8 %gmem_addr_21_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_resp"/></StgValue>
</operation>

<operation id="752" st_id="30" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
if.then10.21:8 %gmem_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_resp"/></StgValue>
</operation>

<operation id="753" st_id="30" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
if.then10.22:8 %gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_resp"/></StgValue>
</operation>

<operation id="754" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
if.then10.23:8 %gmem_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24_resp"/></StgValue>
</operation>

<operation id="755" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
if.then10.24:6 %gmem_addr_25_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_25_req"/></StgValue>
</operation>

<operation id="756" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.25:0 %tmp_last_V_4_24 = phi i1 %input_r_V_last_V_val24, void %if.then10.24, i1 %tmp_last_V_4_23, void %for.body.split.24

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_24"/></StgValue>
</operation>

<operation id="757" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.25:2 %i_4_24 = phi i32 %add_ln72_24, void %if.then10.24, i32 %select_ln63_41, void %for.body.split.24

]]></Node>
<StgValue><ssdm name="i_4_24"/></StgValue>
</operation>

<operation id="758" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.25:4 %select_ln63_43 = select i1 %icmp_ln63_25, i32 0, i32 %i_4_24

]]></Node>
<StgValue><ssdm name="select_ln63_43"/></StgValue>
</operation>

<operation id="759" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.25:5 %select_ln63_44 = select i1 %icmp_ln63_25, i13 4096, i13 %select_ln63_42

]]></Node>
<StgValue><ssdm name="select_ln63_44"/></StgValue>
</operation>

<operation id="760" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.25:6 %icmp_ln68_17 = icmp_eq  i13 %select_ln63_44, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_17"/></StgValue>
</operation>

<operation id="761" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.25:7 %br_ln68 = br i1 %icmp_ln68_17, void %for.body.split.26, void %if.then10.25

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="762" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.25:0 %shl_ln69_24 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_43, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_24"/></StgValue>
</operation>

<operation id="763" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="34">
<![CDATA[
if.then10.25:1 %sext_ln69_50 = sext i34 %shl_ln69_24

]]></Node>
<StgValue><ssdm name="sext_ln69_50"/></StgValue>
</operation>

<operation id="764" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.25:2 %add_ln69_25 = add i64 %sext_ln69_50, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_25"/></StgValue>
</operation>

<operation id="765" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.25:3 %trunc_ln69_24 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_25, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_24"/></StgValue>
</operation>

<operation id="766" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="62">
<![CDATA[
if.then10.25:4 %sext_ln69_51 = sext i62 %trunc_ln69_24

]]></Node>
<StgValue><ssdm name="sext_ln69_51"/></StgValue>
</operation>

<operation id="767" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.25:5 %gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln69_51

]]></Node>
<StgValue><ssdm name="gmem_addr_26"/></StgValue>
</operation>

<operation id="768" st_id="30" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
if.then10.25:9 %empty_44 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="769" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="44">
<![CDATA[
if.then10.25:10 %input_r_V_data_V_val25 = extractvalue i44 %empty_44

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val25"/></StgValue>
</operation>

<operation id="770" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="44">
<![CDATA[
if.then10.25:11 %input_r_V_last_V_val25 = extractvalue i44 %empty_44

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val25"/></StgValue>
</operation>

<operation id="771" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.25:12 %add_ln72_25 = add i32 %select_ln63_43, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_25"/></StgValue>
</operation>

<operation id="772" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
if.then10.25:13 %br_ln73 = br void %for.body.split.26

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="773" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:23 %gmem_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_21"/></StgValue>
</operation>

<operation id="774" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:66 %signal_shift_reg_20_load = load i32 %signal_shift_reg_20

]]></Node>
<StgValue><ssdm name="signal_shift_reg_20_load"/></StgValue>
</operation>

<operation id="775" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:70 %store_ln85 = store i32 %signal_shift_reg_19_load, i32 %signal_shift_reg_20

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="776" st_id="31" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:71 %mul_ln86_11 = mul i32 %signal_shift_reg_19_load, i32 %gmem_addr_read_20

]]></Node>
<StgValue><ssdm name="mul_ln86_11"/></StgValue>
</operation>

<operation id="777" st_id="31" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:74 %mul_ln86_12 = mul i32 %signal_shift_reg_18_load, i32 %gmem_addr_read_19

]]></Node>
<StgValue><ssdm name="mul_ln86_12"/></StgValue>
</operation>

<operation id="778" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:151 %add_ln89_21 = add i32 %add_ln89_20, i32 %add_ln89_17

]]></Node>
<StgValue><ssdm name="add_ln89_21"/></StgValue>
</operation>

<operation id="779" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:160 %add_ln89_30 = add i32 %add_ln89_29, i32 %add_ln89_21

]]></Node>
<StgValue><ssdm name="add_ln89_30"/></StgValue>
</operation>

<operation id="780" st_id="31" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
if.then10.21:8 %gmem_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_resp"/></StgValue>
</operation>

<operation id="781" st_id="31" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
if.then10.22:8 %gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_resp"/></StgValue>
</operation>

<operation id="782" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
if.then10.23:8 %gmem_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24_resp"/></StgValue>
</operation>

<operation id="783" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
if.then10.24:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_25, i32 %tmp_data_V_4_23, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="784" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
if.then10.25:6 %gmem_addr_26_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_26_req"/></StgValue>
</operation>

<operation id="785" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.26:0 %tmp_last_V_4_25 = phi i1 %input_r_V_last_V_val25, void %if.then10.25, i1 %tmp_last_V_4_24, void %for.body.split.25

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_25"/></StgValue>
</operation>

<operation id="786" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.26:1 %tmp_data_V_4_25 = phi i32 %input_r_V_data_V_val25, void %if.then10.25, i32 %tmp_data_V_4_24, void %for.body.split.25

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_25"/></StgValue>
</operation>

<operation id="787" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.26:2 %i_4_25 = phi i32 %add_ln72_25, void %if.then10.25, i32 %select_ln63_43, void %for.body.split.25

]]></Node>
<StgValue><ssdm name="i_4_25"/></StgValue>
</operation>

<operation id="788" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.26:3 %icmp_ln63_26 = icmp_eq  i32 %tmp_data_V_4_25, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_26"/></StgValue>
</operation>

<operation id="789" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.26:4 %select_ln63_45 = select i1 %icmp_ln63_26, i32 0, i32 %i_4_25

]]></Node>
<StgValue><ssdm name="select_ln63_45"/></StgValue>
</operation>

<operation id="790" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.26:5 %select_ln63_46 = select i1 %icmp_ln63_26, i13 4096, i13 %select_ln63_44

]]></Node>
<StgValue><ssdm name="select_ln63_46"/></StgValue>
</operation>

<operation id="791" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.26:6 %icmp_ln68_18 = icmp_eq  i13 %select_ln63_46, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_18"/></StgValue>
</operation>

<operation id="792" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.26:7 %br_ln68 = br i1 %icmp_ln68_18, void %for.body.split.27, void %if.then10.26

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="793" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.26:0 %shl_ln69_25 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_45, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_25"/></StgValue>
</operation>

<operation id="794" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="34">
<![CDATA[
if.then10.26:1 %sext_ln69_52 = sext i34 %shl_ln69_25

]]></Node>
<StgValue><ssdm name="sext_ln69_52"/></StgValue>
</operation>

<operation id="795" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.26:2 %add_ln69_26 = add i64 %sext_ln69_52, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_26"/></StgValue>
</operation>

<operation id="796" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.26:3 %trunc_ln69_25 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_26, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_25"/></StgValue>
</operation>

<operation id="797" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="62">
<![CDATA[
if.then10.26:4 %sext_ln69_53 = sext i62 %trunc_ln69_25

]]></Node>
<StgValue><ssdm name="sext_ln69_53"/></StgValue>
</operation>

<operation id="798" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.26:5 %gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln69_53

]]></Node>
<StgValue><ssdm name="gmem_addr_27"/></StgValue>
</operation>

<operation id="799" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.26:12 %add_ln72_26 = add i32 %select_ln63_45, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_26"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="800" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:24 %gmem_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_22"/></StgValue>
</operation>

<operation id="801" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:63 %signal_shift_reg_21_load = load i32 %signal_shift_reg_21

]]></Node>
<StgValue><ssdm name="signal_shift_reg_21_load"/></StgValue>
</operation>

<operation id="802" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:67 %store_ln85 = store i32 %signal_shift_reg_20_load, i32 %signal_shift_reg_21

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="803" st_id="32" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:68 %mul_ln86_10 = mul i32 %signal_shift_reg_20_load, i32 %gmem_addr_read_21

]]></Node>
<StgValue><ssdm name="mul_ln86_10"/></StgValue>
</operation>

<operation id="804" st_id="32" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:71 %mul_ln86_11 = mul i32 %signal_shift_reg_19_load, i32 %gmem_addr_read_20

]]></Node>
<StgValue><ssdm name="mul_ln86_11"/></StgValue>
</operation>

<operation id="805" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:141 %add_ln89_11 = add i32 %mul_ln86_12, i32 %mul_ln86_13

]]></Node>
<StgValue><ssdm name="add_ln89_11"/></StgValue>
</operation>

<operation id="806" st_id="32" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
if.then10.21:8 %gmem_addr_22_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_resp"/></StgValue>
</operation>

<operation id="807" st_id="32" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
if.then10.22:8 %gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_resp"/></StgValue>
</operation>

<operation id="808" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
if.then10.23:8 %gmem_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24_resp"/></StgValue>
</operation>

<operation id="809" st_id="32" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0">
<![CDATA[
if.then10.24:8 %gmem_addr_25_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25_resp"/></StgValue>
</operation>

<operation id="810" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
if.then10.25:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_26, i32 %tmp_data_V_4_24, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="811" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
if.then10.26:6 %gmem_addr_27_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_27_req"/></StgValue>
</operation>

<operation id="812" st_id="32" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
if.then10.26:9 %empty_45 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="813" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="44">
<![CDATA[
if.then10.26:10 %input_r_V_data_V_val26 = extractvalue i44 %empty_45

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val26"/></StgValue>
</operation>

<operation id="814" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="44">
<![CDATA[
if.then10.26:11 %input_r_V_last_V_val26 = extractvalue i44 %empty_45

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val26"/></StgValue>
</operation>

<operation id="815" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
if.then10.26:13 %br_ln73 = br void %for.body.split.27

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="816" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.27:1 %tmp_data_V_4_26 = phi i32 %input_r_V_data_V_val26, void %if.then10.26, i32 %tmp_data_V_4_25, void %for.body.split.26

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_26"/></StgValue>
</operation>

<operation id="817" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.27:2 %i_4_26 = phi i32 %add_ln72_26, void %if.then10.26, i32 %select_ln63_45, void %for.body.split.26

]]></Node>
<StgValue><ssdm name="i_4_26"/></StgValue>
</operation>

<operation id="818" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.27:3 %icmp_ln63_27 = icmp_eq  i32 %tmp_data_V_4_26, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_27"/></StgValue>
</operation>

<operation id="819" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.27:4 %select_ln63_47 = select i1 %icmp_ln63_27, i32 0, i32 %i_4_26

]]></Node>
<StgValue><ssdm name="select_ln63_47"/></StgValue>
</operation>

<operation id="820" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.27:5 %select_ln63_48 = select i1 %icmp_ln63_27, i13 4096, i13 %select_ln63_46

]]></Node>
<StgValue><ssdm name="select_ln63_48"/></StgValue>
</operation>

<operation id="821" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.27:6 %icmp_ln68_19 = icmp_eq  i13 %select_ln63_48, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_19"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="822" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:25 %gmem_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_23"/></StgValue>
</operation>

<operation id="823" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:60 %signal_shift_reg_22_load = load i32 %signal_shift_reg_22

]]></Node>
<StgValue><ssdm name="signal_shift_reg_22_load"/></StgValue>
</operation>

<operation id="824" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:64 %store_ln85 = store i32 %signal_shift_reg_21_load, i32 %signal_shift_reg_22

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="825" st_id="33" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:65 %mul_ln86_9 = mul i32 %signal_shift_reg_21_load, i32 %gmem_addr_read_22

]]></Node>
<StgValue><ssdm name="mul_ln86_9"/></StgValue>
</operation>

<operation id="826" st_id="33" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:68 %mul_ln86_10 = mul i32 %signal_shift_reg_20_load, i32 %gmem_addr_read_21

]]></Node>
<StgValue><ssdm name="mul_ln86_10"/></StgValue>
</operation>

<operation id="827" st_id="33" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
if.then10.22:8 %gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_resp"/></StgValue>
</operation>

<operation id="828" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
if.then10.23:8 %gmem_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24_resp"/></StgValue>
</operation>

<operation id="829" st_id="33" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0">
<![CDATA[
if.then10.24:8 %gmem_addr_25_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25_resp"/></StgValue>
</operation>

<operation id="830" st_id="33" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
if.then10.25:8 %gmem_addr_26_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26_resp"/></StgValue>
</operation>

<operation id="831" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0">
<![CDATA[
if.then10.26:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_27, i32 %tmp_data_V_4_25, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="832" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.27:0 %tmp_last_V_4_26 = phi i1 %input_r_V_last_V_val26, void %if.then10.26, i1 %tmp_last_V_4_25, void %for.body.split.26

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_26"/></StgValue>
</operation>

<operation id="833" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.27:7 %br_ln68 = br i1 %icmp_ln68_19, void %for.body.split.28, void %if.then10.27

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="834" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.27:0 %shl_ln69_26 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_47, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_26"/></StgValue>
</operation>

<operation id="835" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="34">
<![CDATA[
if.then10.27:1 %sext_ln69_54 = sext i34 %shl_ln69_26

]]></Node>
<StgValue><ssdm name="sext_ln69_54"/></StgValue>
</operation>

<operation id="836" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.27:2 %add_ln69_27 = add i64 %sext_ln69_54, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_27"/></StgValue>
</operation>

<operation id="837" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.27:3 %trunc_ln69_26 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_27, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_26"/></StgValue>
</operation>

<operation id="838" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="62">
<![CDATA[
if.then10.27:4 %sext_ln69_55 = sext i62 %trunc_ln69_26

]]></Node>
<StgValue><ssdm name="sext_ln69_55"/></StgValue>
</operation>

<operation id="839" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.27:5 %gmem_addr_28 = getelementptr i32 %gmem, i64 %sext_ln69_55

]]></Node>
<StgValue><ssdm name="gmem_addr_28"/></StgValue>
</operation>

<operation id="840" st_id="33" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
if.then10.27:9 %empty_46 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="841" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="44">
<![CDATA[
if.then10.27:10 %input_r_V_data_V_val27 = extractvalue i44 %empty_46

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val27"/></StgValue>
</operation>

<operation id="842" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="44">
<![CDATA[
if.then10.27:11 %input_r_V_last_V_val27 = extractvalue i44 %empty_46

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val27"/></StgValue>
</operation>

<operation id="843" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.27:12 %add_ln72_27 = add i32 %select_ln63_47, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_27"/></StgValue>
</operation>

<operation id="844" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
if.then10.27:13 %br_ln73 = br void %for.body.split.28

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="845" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.28:1 %tmp_data_V_4_27 = phi i32 %input_r_V_data_V_val27, void %if.then10.27, i32 %tmp_data_V_4_26, void %for.body.split.27

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_27"/></StgValue>
</operation>

<operation id="846" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.28:3 %icmp_ln63_28 = icmp_eq  i32 %tmp_data_V_4_27, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_28"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="847" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:26 %gmem_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_24"/></StgValue>
</operation>

<operation id="848" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:57 %signal_shift_reg_23_load = load i32 %signal_shift_reg_23

]]></Node>
<StgValue><ssdm name="signal_shift_reg_23_load"/></StgValue>
</operation>

<operation id="849" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:61 %store_ln85 = store i32 %signal_shift_reg_22_load, i32 %signal_shift_reg_23

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="850" st_id="34" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:62 %mul_ln86_8 = mul i32 %signal_shift_reg_22_load, i32 %gmem_addr_read_23

]]></Node>
<StgValue><ssdm name="mul_ln86_8"/></StgValue>
</operation>

<operation id="851" st_id="34" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:65 %mul_ln86_9 = mul i32 %signal_shift_reg_21_load, i32 %gmem_addr_read_22

]]></Node>
<StgValue><ssdm name="mul_ln86_9"/></StgValue>
</operation>

<operation id="852" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:140 %add_ln89_10 = add i32 %mul_ln86_10, i32 %mul_ln86_11

]]></Node>
<StgValue><ssdm name="add_ln89_10"/></StgValue>
</operation>

<operation id="853" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:142 %add_ln89_12 = add i32 %add_ln89_11, i32 %add_ln89_10

]]></Node>
<StgValue><ssdm name="add_ln89_12"/></StgValue>
</operation>

<operation id="854" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
if.then10.23:8 %gmem_addr_24_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24_resp"/></StgValue>
</operation>

<operation id="855" st_id="34" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0">
<![CDATA[
if.then10.24:8 %gmem_addr_25_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25_resp"/></StgValue>
</operation>

<operation id="856" st_id="34" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
if.then10.25:8 %gmem_addr_26_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26_resp"/></StgValue>
</operation>

<operation id="857" st_id="34" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
if.then10.26:8 %gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_resp"/></StgValue>
</operation>

<operation id="858" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
if.then10.27:6 %gmem_addr_28_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_28_req"/></StgValue>
</operation>

<operation id="859" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.28:0 %tmp_last_V_4_27 = phi i1 %input_r_V_last_V_val27, void %if.then10.27, i1 %tmp_last_V_4_26, void %for.body.split.27

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_27"/></StgValue>
</operation>

<operation id="860" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.28:2 %i_4_27 = phi i32 %add_ln72_27, void %if.then10.27, i32 %select_ln63_47, void %for.body.split.27

]]></Node>
<StgValue><ssdm name="i_4_27"/></StgValue>
</operation>

<operation id="861" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.28:4 %select_ln63_49 = select i1 %icmp_ln63_28, i32 0, i32 %i_4_27

]]></Node>
<StgValue><ssdm name="select_ln63_49"/></StgValue>
</operation>

<operation id="862" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.28:5 %select_ln63_50 = select i1 %icmp_ln63_28, i13 4096, i13 %select_ln63_48

]]></Node>
<StgValue><ssdm name="select_ln63_50"/></StgValue>
</operation>

<operation id="863" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.28:6 %icmp_ln68_20 = icmp_eq  i13 %select_ln63_50, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_20"/></StgValue>
</operation>

<operation id="864" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.28:7 %br_ln68 = br i1 %icmp_ln68_20, void %for.body.split.29, void %if.then10.28

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="865" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.28:0 %shl_ln69_27 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_49, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_27"/></StgValue>
</operation>

<operation id="866" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="34">
<![CDATA[
if.then10.28:1 %sext_ln69_56 = sext i34 %shl_ln69_27

]]></Node>
<StgValue><ssdm name="sext_ln69_56"/></StgValue>
</operation>

<operation id="867" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.28:2 %add_ln69_28 = add i64 %sext_ln69_56, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_28"/></StgValue>
</operation>

<operation id="868" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.28:3 %trunc_ln69_27 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_28, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_27"/></StgValue>
</operation>

<operation id="869" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="62">
<![CDATA[
if.then10.28:4 %sext_ln69_57 = sext i62 %trunc_ln69_27

]]></Node>
<StgValue><ssdm name="sext_ln69_57"/></StgValue>
</operation>

<operation id="870" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.28:5 %gmem_addr_29 = getelementptr i32 %gmem, i64 %sext_ln69_57

]]></Node>
<StgValue><ssdm name="gmem_addr_29"/></StgValue>
</operation>

<operation id="871" st_id="34" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
if.then10.28:9 %empty_47 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="872" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="44">
<![CDATA[
if.then10.28:10 %input_r_V_data_V_val28 = extractvalue i44 %empty_47

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val28"/></StgValue>
</operation>

<operation id="873" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="44">
<![CDATA[
if.then10.28:11 %input_r_V_last_V_val28 = extractvalue i44 %empty_47

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val28"/></StgValue>
</operation>

<operation id="874" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.28:12 %add_ln72_28 = add i32 %select_ln63_49, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_28"/></StgValue>
</operation>

<operation id="875" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
if.then10.28:13 %br_ln73 = br void %for.body.split.29

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="876" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:27 %gmem_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_25"/></StgValue>
</operation>

<operation id="877" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:54 %signal_shift_reg_24_load = load i32 %signal_shift_reg_24

]]></Node>
<StgValue><ssdm name="signal_shift_reg_24_load"/></StgValue>
</operation>

<operation id="878" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:58 %store_ln85 = store i32 %signal_shift_reg_23_load, i32 %signal_shift_reg_24

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="879" st_id="35" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:59 %mul_ln86_7 = mul i32 %signal_shift_reg_23_load, i32 %gmem_addr_read_24

]]></Node>
<StgValue><ssdm name="mul_ln86_7"/></StgValue>
</operation>

<operation id="880" st_id="35" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:62 %mul_ln86_8 = mul i32 %signal_shift_reg_22_load, i32 %gmem_addr_read_23

]]></Node>
<StgValue><ssdm name="mul_ln86_8"/></StgValue>
</operation>

<operation id="881" st_id="35" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0">
<![CDATA[
if.then10.24:8 %gmem_addr_25_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25_resp"/></StgValue>
</operation>

<operation id="882" st_id="35" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
if.then10.25:8 %gmem_addr_26_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26_resp"/></StgValue>
</operation>

<operation id="883" st_id="35" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
if.then10.26:8 %gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_resp"/></StgValue>
</operation>

<operation id="884" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0">
<![CDATA[
if.then10.27:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_28, i32 %tmp_data_V_4_26, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="885" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
if.then10.28:6 %gmem_addr_29_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_29_req"/></StgValue>
</operation>

<operation id="886" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.29:0 %tmp_last_V_4_28 = phi i1 %input_r_V_last_V_val28, void %if.then10.28, i1 %tmp_last_V_4_27, void %for.body.split.28

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_28"/></StgValue>
</operation>

<operation id="887" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.29:1 %tmp_data_V_4_28 = phi i32 %input_r_V_data_V_val28, void %if.then10.28, i32 %tmp_data_V_4_27, void %for.body.split.28

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_28"/></StgValue>
</operation>

<operation id="888" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.29:2 %i_4_28 = phi i32 %add_ln72_28, void %if.then10.28, i32 %select_ln63_49, void %for.body.split.28

]]></Node>
<StgValue><ssdm name="i_4_28"/></StgValue>
</operation>

<operation id="889" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.29:3 %icmp_ln63_29 = icmp_eq  i32 %tmp_data_V_4_28, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_29"/></StgValue>
</operation>

<operation id="890" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.29:4 %select_ln63_51 = select i1 %icmp_ln63_29, i32 0, i32 %i_4_28

]]></Node>
<StgValue><ssdm name="select_ln63_51"/></StgValue>
</operation>

<operation id="891" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.29:5 %select_ln63_52 = select i1 %icmp_ln63_29, i13 4096, i13 %select_ln63_50

]]></Node>
<StgValue><ssdm name="select_ln63_52"/></StgValue>
</operation>

<operation id="892" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.29:6 %icmp_ln68_21 = icmp_eq  i13 %select_ln63_52, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_21"/></StgValue>
</operation>

<operation id="893" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.29:7 %br_ln68 = br i1 %icmp_ln68_21, void %for.body.split.30, void %if.then10.29

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="894" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.29:0 %shl_ln69_28 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_51, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_28"/></StgValue>
</operation>

<operation id="895" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="34">
<![CDATA[
if.then10.29:1 %sext_ln69_58 = sext i34 %shl_ln69_28

]]></Node>
<StgValue><ssdm name="sext_ln69_58"/></StgValue>
</operation>

<operation id="896" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.29:2 %add_ln69_29 = add i64 %sext_ln69_58, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_29"/></StgValue>
</operation>

<operation id="897" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.29:3 %trunc_ln69_28 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_29, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_28"/></StgValue>
</operation>

<operation id="898" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="62">
<![CDATA[
if.then10.29:4 %sext_ln69_59 = sext i62 %trunc_ln69_28

]]></Node>
<StgValue><ssdm name="sext_ln69_59"/></StgValue>
</operation>

<operation id="899" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.29:5 %gmem_addr_30 = getelementptr i32 %gmem, i64 %sext_ln69_59

]]></Node>
<StgValue><ssdm name="gmem_addr_30"/></StgValue>
</operation>

<operation id="900" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.29:12 %add_ln72_29 = add i32 %select_ln63_51, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_29"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="901" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:28 %gmem_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_26"/></StgValue>
</operation>

<operation id="902" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:51 %signal_shift_reg_25_load = load i32 %signal_shift_reg_25

]]></Node>
<StgValue><ssdm name="signal_shift_reg_25_load"/></StgValue>
</operation>

<operation id="903" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:55 %store_ln85 = store i32 %signal_shift_reg_24_load, i32 %signal_shift_reg_25

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="904" st_id="36" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:56 %mul_ln86_6 = mul i32 %signal_shift_reg_24_load, i32 %gmem_addr_read_25

]]></Node>
<StgValue><ssdm name="mul_ln86_6"/></StgValue>
</operation>

<operation id="905" st_id="36" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:59 %mul_ln86_7 = mul i32 %signal_shift_reg_23_load, i32 %gmem_addr_read_24

]]></Node>
<StgValue><ssdm name="mul_ln86_7"/></StgValue>
</operation>

<operation id="906" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:138 %add_ln89_8 = add i32 %mul_ln86_8, i32 %mul_ln86_9

]]></Node>
<StgValue><ssdm name="add_ln89_8"/></StgValue>
</operation>

<operation id="907" st_id="36" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0">
<![CDATA[
if.then10.24:8 %gmem_addr_25_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25_resp"/></StgValue>
</operation>

<operation id="908" st_id="36" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
if.then10.25:8 %gmem_addr_26_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26_resp"/></StgValue>
</operation>

<operation id="909" st_id="36" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
if.then10.26:8 %gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_resp"/></StgValue>
</operation>

<operation id="910" st_id="36" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0">
<![CDATA[
if.then10.27:8 %gmem_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_28

]]></Node>
<StgValue><ssdm name="gmem_addr_28_resp"/></StgValue>
</operation>

<operation id="911" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0">
<![CDATA[
if.then10.28:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_29, i32 %tmp_data_V_4_27, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="912" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
if.then10.29:6 %gmem_addr_30_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_30_req"/></StgValue>
</operation>

<operation id="913" st_id="36" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
if.then10.29:9 %empty_48 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="914" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="44">
<![CDATA[
if.then10.29:10 %input_r_V_data_V_val29 = extractvalue i44 %empty_48

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val29"/></StgValue>
</operation>

<operation id="915" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="44">
<![CDATA[
if.then10.29:11 %input_r_V_last_V_val29 = extractvalue i44 %empty_48

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val29"/></StgValue>
</operation>

<operation id="916" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
if.then10.29:13 %br_ln73 = br void %for.body.split.30

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="917" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.30:1 %tmp_data_V_4_29 = phi i32 %input_r_V_data_V_val29, void %if.then10.29, i32 %tmp_data_V_4_28, void %for.body.split.29

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_29"/></StgValue>
</operation>

<operation id="918" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.30:2 %i_4_29 = phi i32 %add_ln72_29, void %if.then10.29, i32 %select_ln63_51, void %for.body.split.29

]]></Node>
<StgValue><ssdm name="i_4_29"/></StgValue>
</operation>

<operation id="919" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.30:3 %icmp_ln63_30 = icmp_eq  i32 %tmp_data_V_4_29, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_30"/></StgValue>
</operation>

<operation id="920" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.30:4 %select_ln63_53 = select i1 %icmp_ln63_30, i32 0, i32 %i_4_29

]]></Node>
<StgValue><ssdm name="select_ln63_53"/></StgValue>
</operation>

<operation id="921" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.30:5 %select_ln63_54 = select i1 %icmp_ln63_30, i13 4096, i13 %select_ln63_52

]]></Node>
<StgValue><ssdm name="select_ln63_54"/></StgValue>
</operation>

<operation id="922" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.30:6 %icmp_ln68_22 = icmp_eq  i13 %select_ln63_54, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_22"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="923" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:29 %gmem_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_27"/></StgValue>
</operation>

<operation id="924" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:48 %signal_shift_reg_26_load = load i32 %signal_shift_reg_26

]]></Node>
<StgValue><ssdm name="signal_shift_reg_26_load"/></StgValue>
</operation>

<operation id="925" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:52 %store_ln85 = store i32 %signal_shift_reg_25_load, i32 %signal_shift_reg_26

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="926" st_id="37" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:53 %mul_ln86_5 = mul i32 %signal_shift_reg_25_load, i32 %gmem_addr_read_26

]]></Node>
<StgValue><ssdm name="mul_ln86_5"/></StgValue>
</operation>

<operation id="927" st_id="37" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:56 %mul_ln86_6 = mul i32 %signal_shift_reg_24_load, i32 %gmem_addr_read_25

]]></Node>
<StgValue><ssdm name="mul_ln86_6"/></StgValue>
</operation>

<operation id="928" st_id="37" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
if.then10.25:8 %gmem_addr_26_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26_resp"/></StgValue>
</operation>

<operation id="929" st_id="37" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
if.then10.26:8 %gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_resp"/></StgValue>
</operation>

<operation id="930" st_id="37" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0">
<![CDATA[
if.then10.27:8 %gmem_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_28

]]></Node>
<StgValue><ssdm name="gmem_addr_28_resp"/></StgValue>
</operation>

<operation id="931" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0">
<![CDATA[
if.then10.28:8 %gmem_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29_resp"/></StgValue>
</operation>

<operation id="932" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0">
<![CDATA[
if.then10.29:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_30, i32 %tmp_data_V_4_28, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="933" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.30:0 %tmp_last_V_4_29 = phi i1 %input_r_V_last_V_val29, void %if.then10.29, i1 %tmp_last_V_4_28, void %for.body.split.29

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_29"/></StgValue>
</operation>

<operation id="934" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.30:7 %br_ln68 = br i1 %icmp_ln68_22, void %for.body.split.31, void %if.then10.30

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="935" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.30:0 %shl_ln69_29 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_53, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_29"/></StgValue>
</operation>

<operation id="936" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="34">
<![CDATA[
if.then10.30:1 %sext_ln69_60 = sext i34 %shl_ln69_29

]]></Node>
<StgValue><ssdm name="sext_ln69_60"/></StgValue>
</operation>

<operation id="937" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.30:2 %add_ln69_30 = add i64 %sext_ln69_60, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_30"/></StgValue>
</operation>

<operation id="938" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.30:3 %trunc_ln69_29 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_30, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_29"/></StgValue>
</operation>

<operation id="939" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="62">
<![CDATA[
if.then10.30:4 %sext_ln69_61 = sext i62 %trunc_ln69_29

]]></Node>
<StgValue><ssdm name="sext_ln69_61"/></StgValue>
</operation>

<operation id="940" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.30:5 %gmem_addr_31 = getelementptr i32 %gmem, i64 %sext_ln69_61

]]></Node>
<StgValue><ssdm name="gmem_addr_31"/></StgValue>
</operation>

<operation id="941" st_id="37" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.then10.30:9 %empty_49 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="942" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="44">
<![CDATA[
if.then10.30:10 %input_r_V_data_V_val30 = extractvalue i44 %empty_49

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val30"/></StgValue>
</operation>

<operation id="943" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="44">
<![CDATA[
if.then10.30:11 %input_r_V_last_V_val30 = extractvalue i44 %empty_49

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val30"/></StgValue>
</operation>

<operation id="944" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.30:12 %add_ln72_30 = add i32 %select_ln63_53, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_30"/></StgValue>
</operation>

<operation id="945" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
if.then10.30:13 %br_ln73 = br void %for.body.split.31

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="946" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.31:1 %tmp_data_V_4_30 = phi i32 %input_r_V_data_V_val30, void %if.then10.30, i32 %tmp_data_V_4_29, void %for.body.split.30

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_30"/></StgValue>
</operation>

<operation id="947" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.31:3 %icmp_ln63_31 = icmp_eq  i32 %tmp_data_V_4_30, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_31"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="948" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:30 %gmem_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_28"/></StgValue>
</operation>

<operation id="949" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:45 %signal_shift_reg_27_load = load i32 %signal_shift_reg_27

]]></Node>
<StgValue><ssdm name="signal_shift_reg_27_load"/></StgValue>
</operation>

<operation id="950" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:49 %store_ln85 = store i32 %signal_shift_reg_26_load, i32 %signal_shift_reg_27

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="951" st_id="38" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:50 %mul_ln86_4 = mul i32 %signal_shift_reg_26_load, i32 %gmem_addr_read_27

]]></Node>
<StgValue><ssdm name="mul_ln86_4"/></StgValue>
</operation>

<operation id="952" st_id="38" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:53 %mul_ln86_5 = mul i32 %signal_shift_reg_25_load, i32 %gmem_addr_read_26

]]></Node>
<StgValue><ssdm name="mul_ln86_5"/></StgValue>
</operation>

<operation id="953" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:137 %add_ln89_7 = add i32 %mul_ln86_6, i32 %mul_ln86_7

]]></Node>
<StgValue><ssdm name="add_ln89_7"/></StgValue>
</operation>

<operation id="954" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:139 %add_ln89_9 = add i32 %add_ln89_8, i32 %add_ln89_7

]]></Node>
<StgValue><ssdm name="add_ln89_9"/></StgValue>
</operation>

<operation id="955" st_id="38" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:143 %add_ln89_13 = add i32 %add_ln89_12, i32 %add_ln89_9

]]></Node>
<StgValue><ssdm name="add_ln89_13"/></StgValue>
</operation>

<operation id="956" st_id="38" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
if.then10.26:8 %gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_resp"/></StgValue>
</operation>

<operation id="957" st_id="38" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0">
<![CDATA[
if.then10.27:8 %gmem_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_28

]]></Node>
<StgValue><ssdm name="gmem_addr_28_resp"/></StgValue>
</operation>

<operation id="958" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0">
<![CDATA[
if.then10.28:8 %gmem_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29_resp"/></StgValue>
</operation>

<operation id="959" st_id="38" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0">
<![CDATA[
if.then10.29:8 %gmem_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_30

]]></Node>
<StgValue><ssdm name="gmem_addr_30_resp"/></StgValue>
</operation>

<operation id="960" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
if.then10.30:6 %gmem_addr_31_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_31_req"/></StgValue>
</operation>

<operation id="961" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.31:0 %tmp_last_V_4_30 = phi i1 %input_r_V_last_V_val30, void %if.then10.30, i1 %tmp_last_V_4_29, void %for.body.split.30

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_30"/></StgValue>
</operation>

<operation id="962" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.31:2 %i_4_30 = phi i32 %add_ln72_30, void %if.then10.30, i32 %select_ln63_53, void %for.body.split.30

]]></Node>
<StgValue><ssdm name="i_4_30"/></StgValue>
</operation>

<operation id="963" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.31:4 %select_ln63_55 = select i1 %icmp_ln63_31, i32 0, i32 %i_4_30

]]></Node>
<StgValue><ssdm name="select_ln63_55"/></StgValue>
</operation>

<operation id="964" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.31:5 %select_ln63_56 = select i1 %icmp_ln63_31, i13 4096, i13 %select_ln63_54

]]></Node>
<StgValue><ssdm name="select_ln63_56"/></StgValue>
</operation>

<operation id="965" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.31:6 %icmp_ln68_23 = icmp_eq  i13 %select_ln63_56, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_23"/></StgValue>
</operation>

<operation id="966" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.31:7 %br_ln68 = br i1 %icmp_ln68_23, void %for.body.split.32, void %if.then10.31

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="967" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.31:0 %shl_ln69_30 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_55, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_30"/></StgValue>
</operation>

<operation id="968" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="34">
<![CDATA[
if.then10.31:1 %sext_ln69_62 = sext i34 %shl_ln69_30

]]></Node>
<StgValue><ssdm name="sext_ln69_62"/></StgValue>
</operation>

<operation id="969" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.31:2 %add_ln69_31 = add i64 %sext_ln69_62, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_31"/></StgValue>
</operation>

<operation id="970" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.31:3 %trunc_ln69_30 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_30"/></StgValue>
</operation>

<operation id="971" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="62">
<![CDATA[
if.then10.31:4 %sext_ln69_63 = sext i62 %trunc_ln69_30

]]></Node>
<StgValue><ssdm name="sext_ln69_63"/></StgValue>
</operation>

<operation id="972" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.31:5 %gmem_addr_32 = getelementptr i32 %gmem, i64 %sext_ln69_63

]]></Node>
<StgValue><ssdm name="gmem_addr_32"/></StgValue>
</operation>

<operation id="973" st_id="38" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0">
<![CDATA[
if.then10.31:9 %empty_50 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="974" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="44">
<![CDATA[
if.then10.31:10 %input_r_V_data_V_val31 = extractvalue i44 %empty_50

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val31"/></StgValue>
</operation>

<operation id="975" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="44">
<![CDATA[
if.then10.31:11 %input_r_V_last_V_val31 = extractvalue i44 %empty_50

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val31"/></StgValue>
</operation>

<operation id="976" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.31:12 %add_ln72_31 = add i32 %select_ln63_55, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_31"/></StgValue>
</operation>

<operation id="977" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
if.then10.31:13 %br_ln73 = br void %for.body.split.32

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="978" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:31 %gmem_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_29"/></StgValue>
</operation>

<operation id="979" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:42 %signal_shift_reg_28_load = load i32 %signal_shift_reg_28

]]></Node>
<StgValue><ssdm name="signal_shift_reg_28_load"/></StgValue>
</operation>

<operation id="980" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:46 %store_ln85 = store i32 %signal_shift_reg_27_load, i32 %signal_shift_reg_28

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="981" st_id="39" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:47 %mul_ln86_3 = mul i32 %signal_shift_reg_27_load, i32 %gmem_addr_read_28

]]></Node>
<StgValue><ssdm name="mul_ln86_3"/></StgValue>
</operation>

<operation id="982" st_id="39" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:50 %mul_ln86_4 = mul i32 %signal_shift_reg_26_load, i32 %gmem_addr_read_27

]]></Node>
<StgValue><ssdm name="mul_ln86_4"/></StgValue>
</operation>

<operation id="983" st_id="39" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0">
<![CDATA[
if.then10.27:8 %gmem_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_28

]]></Node>
<StgValue><ssdm name="gmem_addr_28_resp"/></StgValue>
</operation>

<operation id="984" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0">
<![CDATA[
if.then10.28:8 %gmem_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29_resp"/></StgValue>
</operation>

<operation id="985" st_id="39" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0">
<![CDATA[
if.then10.29:8 %gmem_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_30

]]></Node>
<StgValue><ssdm name="gmem_addr_30_resp"/></StgValue>
</operation>

<operation id="986" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
if.then10.30:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_31, i32 %tmp_data_V_4_29, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="987" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
if.then10.31:6 %gmem_addr_32_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_32, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_32_req"/></StgValue>
</operation>

<operation id="988" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.32:0 %tmp_last_V_4_31 = phi i1 %input_r_V_last_V_val31, void %if.then10.31, i1 %tmp_last_V_4_30, void %for.body.split.31

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_31"/></StgValue>
</operation>

<operation id="989" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.32:1 %tmp_data_V_4_31 = phi i32 %input_r_V_data_V_val31, void %if.then10.31, i32 %tmp_data_V_4_30, void %for.body.split.31

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_31"/></StgValue>
</operation>

<operation id="990" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.32:2 %i_4_31 = phi i32 %add_ln72_31, void %if.then10.31, i32 %select_ln63_55, void %for.body.split.31

]]></Node>
<StgValue><ssdm name="i_4_31"/></StgValue>
</operation>

<operation id="991" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.32:3 %icmp_ln63_32 = icmp_eq  i32 %tmp_data_V_4_31, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_32"/></StgValue>
</operation>

<operation id="992" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.32:4 %select_ln63_57 = select i1 %icmp_ln63_32, i32 0, i32 %i_4_31

]]></Node>
<StgValue><ssdm name="select_ln63_57"/></StgValue>
</operation>

<operation id="993" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.body.split.32:5 %select_ln63_58 = select i1 %icmp_ln63_32, i13 4096, i13 %select_ln63_56

]]></Node>
<StgValue><ssdm name="select_ln63_58"/></StgValue>
</operation>

<operation id="994" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="13">
<![CDATA[
for.body.split.32:6 %zext_ln68 = zext i13 %select_ln63_58

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="995" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body.split.32:7 %icmp_ln68_24 = icmp_eq  i13 %select_ln63_58, i13 17

]]></Node>
<StgValue><ssdm name="icmp_ln68_24"/></StgValue>
</operation>

<operation id="996" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.32:8 %br_ln68 = br i1 %icmp_ln68_24, void %for.body.split.32.sw.epilog_crit_edge, void %if.then10.32

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="997" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
for.body.split.32.sw.epilog_crit_edge:1 %br_ln68 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="998" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.32:0 %shl_ln69_31 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_57, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_31"/></StgValue>
</operation>

<operation id="999" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="34">
<![CDATA[
if.then10.32:1 %sext_ln69_64 = sext i34 %shl_ln69_31

]]></Node>
<StgValue><ssdm name="sext_ln69_64"/></StgValue>
</operation>

<operation id="1000" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.32:2 %add_ln69_32 = add i64 %sext_ln69_64, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_32"/></StgValue>
</operation>

<operation id="1001" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.32:3 %trunc_ln69_31 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_32, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_31"/></StgValue>
</operation>

<operation id="1002" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="62">
<![CDATA[
if.then10.32:4 %sext_ln69_65 = sext i62 %trunc_ln69_31

]]></Node>
<StgValue><ssdm name="sext_ln69_65"/></StgValue>
</operation>

<operation id="1003" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.32:5 %gmem_addr_33 = getelementptr i32 %gmem, i64 %sext_ln69_65

]]></Node>
<StgValue><ssdm name="gmem_addr_33"/></StgValue>
</operation>

<operation id="1004" st_id="39" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
if.then10.32:9 %empty_51 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1005" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="44">
<![CDATA[
if.then10.32:10 %input_r_V_last_V_val32 = extractvalue i44 %empty_51

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val32"/></StgValue>
</operation>

<operation id="1006" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.32:11 %add_ln72_32 = add i32 %select_ln63_57, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_32"/></StgValue>
</operation>

<operation id="1007" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
if.then10.32:13 %br_ln73 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="1008" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sw.bb:0 %i_load = load i32 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="1009" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
<literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:2 %add_ln37 = add i32 %i_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="1010" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb:3 %i_1 = select i1 %icmp_ln34, i32 %add_ln37, i32 %i_load

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1011" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb:4 %select_ln9 = select i1 %icmp_ln34, i32 17, i32 0

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="1012" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:5 %add_ln105 = add i32 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="1013" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb.if.end49_crit_edge:0 %store_ln108 = store i32 %add_ln105, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1014" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.if.end49_crit_edge:1 %br_ln108 = br void %if.end49

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="1015" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
sw.epilog:0 %tmp_last_V_1 = phi i1 %tmp_last_V, void %while.body, i1 %input_r_V_last_V_val32, void %if.then10.32, i1 %tmp_last_V_4_31, void %for.body.split.32.sw.epilog_crit_edge

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="1016" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.epilog:4 %br_ln108 = br i1 %tmp_last_V_1, void %sw.epilog.if.end49_crit_edge, void %while.end

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1017" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:32 %gmem_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_30"/></StgValue>
</operation>

<operation id="1018" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:39 %signal_shift_reg_29_load = load i32 %signal_shift_reg_29

]]></Node>
<StgValue><ssdm name="signal_shift_reg_29_load"/></StgValue>
</operation>

<operation id="1019" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:43 %store_ln85 = store i32 %signal_shift_reg_28_load, i32 %signal_shift_reg_29

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1020" st_id="40" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:44 %mul_ln86_2 = mul i32 %signal_shift_reg_28_load, i32 %gmem_addr_read_29

]]></Node>
<StgValue><ssdm name="mul_ln86_2"/></StgValue>
</operation>

<operation id="1021" st_id="40" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:47 %mul_ln86_3 = mul i32 %signal_shift_reg_27_load, i32 %gmem_addr_read_28

]]></Node>
<StgValue><ssdm name="mul_ln86_3"/></StgValue>
</operation>

<operation id="1022" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:134 %add_ln89_4 = add i32 %mul_ln86_4, i32 %mul_ln86_5

]]></Node>
<StgValue><ssdm name="add_ln89_4"/></StgValue>
</operation>

<operation id="1023" st_id="40" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0">
<![CDATA[
if.then10.27:8 %gmem_addr_28_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_28

]]></Node>
<StgValue><ssdm name="gmem_addr_28_resp"/></StgValue>
</operation>

<operation id="1024" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0">
<![CDATA[
if.then10.28:8 %gmem_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29_resp"/></StgValue>
</operation>

<operation id="1025" st_id="40" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0">
<![CDATA[
if.then10.29:8 %gmem_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_30

]]></Node>
<StgValue><ssdm name="gmem_addr_30_resp"/></StgValue>
</operation>

<operation id="1026" st_id="40" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0">
<![CDATA[
if.then10.30:8 %gmem_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_31

]]></Node>
<StgValue><ssdm name="gmem_addr_31_resp"/></StgValue>
</operation>

<operation id="1027" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0">
<![CDATA[
if.then10.31:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_32, i32 %tmp_data_V_4_30, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="1028" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split.32.sw.epilog_crit_edge:0 %store_ln68 = store i32 %select_ln63_57, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1029" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
if.then10.32:6 %gmem_addr_33_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_33, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_33_req"/></StgValue>
</operation>

<operation id="1030" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then10.32:12 %store_ln73 = store i32 %add_ln72_32, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1031" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
sw.epilog:1 %state_1 = phi i32 %state_2, void %while.body, i32 17, void %if.then10.32, i32 %zext_ln68, void %for.body.split.32.sw.epilog_crit_edge

]]></Node>
<StgValue><ssdm name="state_1"/></StgValue>
</operation>

<operation id="1032" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.epilog:2 %i_4 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="1033" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.epilog:3 %i_5 = add i32 %i_4, i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="1034" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
sw.epilog.if.end49_crit_edge:0 %store_ln108 = store i32 %i_5, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1035" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog.if.end49_crit_edge:1 %br_ln108 = br void %if.end49

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="1036" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end49:0 %state_4184 = phi i32 %select_ln9, void %sw.bb.if.end49_crit_edge, i32 4096, void %for.inc28.if.end49_crit_edge, i32 %state_1, void %sw.epilog.if.end49_crit_edge

]]></Node>
<StgValue><ssdm name="state_4184"/></StgValue>
</operation>

<operation id="1037" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end49:1 %store_ln28 = store i32 %state_4184, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="1038" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
<literal name="tmp_last_V" val="0"/>
</and_exp><and_exp><literal name="state_2" val="!0"/>
<literal name="state_2" val="!4096"/>
<literal name="tmp_last_V_1" val="0"/>
</and_exp><and_exp><literal name="state_2" val="0"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0">
<![CDATA[
if.end49:2 %br_ln28 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1039" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:33 %gmem_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_31"/></StgValue>
</operation>

<operation id="1040" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:36 %signal_shift_reg_30_load = load i32 %signal_shift_reg_30

]]></Node>
<StgValue><ssdm name="signal_shift_reg_30_load"/></StgValue>
</operation>

<operation id="1041" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:40 %store_ln85 = store i32 %signal_shift_reg_29_load, i32 %signal_shift_reg_30

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1042" st_id="41" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:41 %mul_ln86_1 = mul i32 %signal_shift_reg_29_load, i32 %gmem_addr_read_30

]]></Node>
<StgValue><ssdm name="mul_ln86_1"/></StgValue>
</operation>

<operation id="1043" st_id="41" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:44 %mul_ln86_2 = mul i32 %signal_shift_reg_28_load, i32 %gmem_addr_read_29

]]></Node>
<StgValue><ssdm name="mul_ln86_2"/></StgValue>
</operation>

<operation id="1044" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0">
<![CDATA[
if.then10.28:8 %gmem_addr_29_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29_resp"/></StgValue>
</operation>

<operation id="1045" st_id="41" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0">
<![CDATA[
if.then10.29:8 %gmem_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_30

]]></Node>
<StgValue><ssdm name="gmem_addr_30_resp"/></StgValue>
</operation>

<operation id="1046" st_id="41" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0">
<![CDATA[
if.then10.30:8 %gmem_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_31

]]></Node>
<StgValue><ssdm name="gmem_addr_31_resp"/></StgValue>
</operation>

<operation id="1047" st_id="41" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
if.then10.31:8 %gmem_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32_resp"/></StgValue>
</operation>

<operation id="1048" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0">
<![CDATA[
if.then10.32:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_33, i32 %tmp_data_V_4_31, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1049" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
for.inc28:0 %signal_shift_reg_31_load = load i32 %signal_shift_reg_31

]]></Node>
<StgValue><ssdm name="signal_shift_reg_31_load"/></StgValue>
</operation>

<operation id="1050" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:34 %gmem_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_32"/></StgValue>
</operation>

<operation id="1051" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc28:37 %store_ln85 = store i32 %signal_shift_reg_30_load, i32 %signal_shift_reg_31

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1052" st_id="42" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:38 %mul_ln86 = mul i32 %signal_shift_reg_30_load, i32 %gmem_addr_read_31

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="1053" st_id="42" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:41 %mul_ln86_1 = mul i32 %signal_shift_reg_29_load, i32 %gmem_addr_read_30

]]></Node>
<StgValue><ssdm name="mul_ln86_1"/></StgValue>
</operation>

<operation id="1054" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:133 %add_ln89_3 = add i32 %mul_ln86_2, i32 %mul_ln86_3

]]></Node>
<StgValue><ssdm name="add_ln89_3"/></StgValue>
</operation>

<operation id="1055" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:135 %add_ln89_5 = add i32 %add_ln89_4, i32 %add_ln89_3

]]></Node>
<StgValue><ssdm name="add_ln89_5"/></StgValue>
</operation>

<operation id="1056" st_id="42" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0">
<![CDATA[
if.then10.29:8 %gmem_addr_30_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_30

]]></Node>
<StgValue><ssdm name="gmem_addr_30_resp"/></StgValue>
</operation>

<operation id="1057" st_id="42" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0">
<![CDATA[
if.then10.30:8 %gmem_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_31

]]></Node>
<StgValue><ssdm name="gmem_addr_31_resp"/></StgValue>
</operation>

<operation id="1058" st_id="42" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
if.then10.31:8 %gmem_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32_resp"/></StgValue>
</operation>

<operation id="1059" st_id="42" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0">
<![CDATA[
if.then10.32:8 %gmem_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="gmem_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1060" st_id="43" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:35 %accumulate = mul i32 %signal_shift_reg_31_load, i32 %gmem_addr_read_32

]]></Node>
<StgValue><ssdm name="accumulate"/></StgValue>
</operation>

<operation id="1061" st_id="43" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:38 %mul_ln86 = mul i32 %signal_shift_reg_30_load, i32 %gmem_addr_read_31

]]></Node>
<StgValue><ssdm name="mul_ln86"/></StgValue>
</operation>

<operation id="1062" st_id="43" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0">
<![CDATA[
if.then10.30:8 %gmem_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_31

]]></Node>
<StgValue><ssdm name="gmem_addr_31_resp"/></StgValue>
</operation>

<operation id="1063" st_id="43" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
if.then10.31:8 %gmem_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32_resp"/></StgValue>
</operation>

<operation id="1064" st_id="43" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0">
<![CDATA[
if.then10.32:8 %gmem_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="gmem_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1065" st_id="44" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:35 %accumulate = mul i32 %signal_shift_reg_31_load, i32 %gmem_addr_read_32

]]></Node>
<StgValue><ssdm name="accumulate"/></StgValue>
</operation>

<operation id="1066" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:131 %add_ln89_1 = add i32 %mul_ln86, i32 %mul_ln86_1

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="1067" st_id="44" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0">
<![CDATA[
if.then10.30:8 %gmem_addr_31_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_31

]]></Node>
<StgValue><ssdm name="gmem_addr_31_resp"/></StgValue>
</operation>

<operation id="1068" st_id="44" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
if.then10.31:8 %gmem_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32_resp"/></StgValue>
</operation>

<operation id="1069" st_id="44" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0">
<![CDATA[
if.then10.32:8 %gmem_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="gmem_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1070" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:130 %add_ln89 = add i32 %accumulate, i32 %mul_ln89

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="1071" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:132 %add_ln89_2 = add i32 %add_ln89_1, i32 %add_ln89

]]></Node>
<StgValue><ssdm name="add_ln89_2"/></StgValue>
</operation>

<operation id="1072" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:136 %add_ln89_6 = add i32 %add_ln89_5, i32 %add_ln89_2

]]></Node>
<StgValue><ssdm name="add_ln89_6"/></StgValue>
</operation>

<operation id="1073" st_id="45" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
if.then10.31:8 %gmem_addr_32_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32_resp"/></StgValue>
</operation>

<operation id="1074" st_id="45" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0">
<![CDATA[
if.then10.32:8 %gmem_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="gmem_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1075" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:144 %add_ln89_14 = add i32 %add_ln89_13, i32 %add_ln89_6

]]></Node>
<StgValue><ssdm name="add_ln89_14"/></StgValue>
</operation>

<operation id="1076" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc28:161 %accumulate_2 = add i32 %add_ln89_30, i32 %add_ln89_14

]]></Node>
<StgValue><ssdm name="accumulate_2"/></StgValue>
</operation>

<operation id="1077" st_id="46" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
for.inc28:163 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="1078" st_id="46" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln68_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0">
<![CDATA[
if.then10.32:8 %gmem_addr_33_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="gmem_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1079" st_id="47" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="4096"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
for.inc28:163 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate_2, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1080" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.0:0 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1081" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="34">
<![CDATA[
if.then10.0:1 %sext_ln69 = sext i34 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln69"/></StgValue>
</operation>

<operation id="1082" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.0:2 %add_ln69 = add i64 %sext_ln69, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="1083" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.0:3 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="1084" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="62">
<![CDATA[
if.then10.0:4 %sext_ln69_1 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln69_1"/></StgValue>
</operation>

<operation id="1085" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.0:5 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln69_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="1086" st_id="48" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
if.then10.0:9 %empty_19 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="1087" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="44">
<![CDATA[
if.then10.0:10 %input_r_V_data_V_val = extractvalue i44 %empty_19

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val"/></StgValue>
</operation>

<operation id="1088" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="44">
<![CDATA[
if.then10.0:11 %input_r_V_last_V_val = extractvalue i44 %empty_19

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val"/></StgValue>
</operation>

<operation id="1089" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.0:12 %add_ln72 = add i32 %select_ln63, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="1090" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
if.then10.0:13 %br_ln73 = br void %for.body.split.1

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="1091" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.1:1 %tmp_data_V_4_0 = phi i32 %input_r_V_data_V_val, void %if.then10.0, i32 %tmp_data_V, void %for.body.split.0

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_0"/></StgValue>
</operation>

<operation id="1092" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.1:3 %icmp_ln63_1 = icmp_eq  i32 %tmp_data_V_4_0, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1093" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then10.0:6 %gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_req"/></StgValue>
</operation>

<operation id="1094" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.1:0 %tmp_last_V_4_0 = phi i1 %input_r_V_last_V_val, void %if.then10.0, i1 %tmp_last_V, void %for.body.split.0

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_0"/></StgValue>
</operation>

<operation id="1095" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.1:2 %i_4_0 = phi i32 %add_ln72, void %if.then10.0, i32 %select_ln63, void %for.body.split.0

]]></Node>
<StgValue><ssdm name="i_4_0"/></StgValue>
</operation>

<operation id="1096" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.1:4 %select_ln63_1 = select i1 %icmp_ln63_1, i32 0, i32 %i_4_0

]]></Node>
<StgValue><ssdm name="select_ln63_1"/></StgValue>
</operation>

<operation id="1097" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.1:5 %or_ln63 = or i1 %icmp_ln63_1, i1 %icmp_ln63

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="1098" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.1:6 %br_ln68 = br i1 %or_ln63, void %if.then10.1, void %for.body.split.2

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="1099" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.1:0 %shl_ln69_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_1"/></StgValue>
</operation>

<operation id="1100" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="34">
<![CDATA[
if.then10.1:1 %sext_ln69_2 = sext i34 %shl_ln69_1

]]></Node>
<StgValue><ssdm name="sext_ln69_2"/></StgValue>
</operation>

<operation id="1101" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.1:2 %add_ln69_1 = add i64 %sext_ln69_2, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="1102" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.1:3 %trunc_ln69_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="1103" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="62">
<![CDATA[
if.then10.1:4 %sext_ln69_3 = sext i62 %trunc_ln69_1

]]></Node>
<StgValue><ssdm name="sext_ln69_3"/></StgValue>
</operation>

<operation id="1104" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.1:5 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln69_3

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="1105" st_id="49" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.then10.1:9 %empty_20 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1106" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="44">
<![CDATA[
if.then10.1:10 %input_r_V_data_V_val1 = extractvalue i44 %empty_20

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val1"/></StgValue>
</operation>

<operation id="1107" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="44">
<![CDATA[
if.then10.1:11 %input_r_V_last_V_val1 = extractvalue i44 %empty_20

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val1"/></StgValue>
</operation>

<operation id="1108" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.1:12 %add_ln72_1 = add i32 %select_ln63_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_1"/></StgValue>
</operation>

<operation id="1109" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
if.then10.1:13 %br_ln73 = br void %for.body.split.2

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1110" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
if.then10.0:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_1, i32 %tmp_data_V, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="1111" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then10.1:6 %gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_req"/></StgValue>
</operation>

<operation id="1112" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.2:0 %tmp_last_V_4_1 = phi i1 %input_r_V_last_V_val1, void %if.then10.1, i1 %tmp_last_V_4_0, void %for.body.split.1

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_1"/></StgValue>
</operation>

<operation id="1113" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.2:1 %tmp_data_V_4_1 = phi i32 %input_r_V_data_V_val1, void %if.then10.1, i32 %tmp_data_V_4_0, void %for.body.split.1

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_1"/></StgValue>
</operation>

<operation id="1114" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.2:2 %i_4_1 = phi i32 %add_ln72_1, void %if.then10.1, i32 %select_ln63_1, void %for.body.split.1

]]></Node>
<StgValue><ssdm name="i_4_1"/></StgValue>
</operation>

<operation id="1115" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.2:3 %icmp_ln63_2 = icmp_eq  i32 %tmp_data_V_4_1, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_2"/></StgValue>
</operation>

<operation id="1116" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.2:4 %select_ln63_2 = select i1 %icmp_ln63_2, i32 0, i32 %i_4_1

]]></Node>
<StgValue><ssdm name="select_ln63_2"/></StgValue>
</operation>

<operation id="1117" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.2:5 %or_ln63_1 = or i1 %icmp_ln63_2, i1 %or_ln63

]]></Node>
<StgValue><ssdm name="or_ln63_1"/></StgValue>
</operation>

<operation id="1118" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.2:6 %br_ln68 = br i1 %or_ln63_1, void %if.then10.2, void %for.body.split.3

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="1119" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.2:0 %shl_ln69_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_2"/></StgValue>
</operation>

<operation id="1120" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="34">
<![CDATA[
if.then10.2:1 %sext_ln69_4 = sext i34 %shl_ln69_2

]]></Node>
<StgValue><ssdm name="sext_ln69_4"/></StgValue>
</operation>

<operation id="1121" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.2:2 %add_ln69_2 = add i64 %sext_ln69_4, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_2"/></StgValue>
</operation>

<operation id="1122" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.2:3 %trunc_ln69_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_2"/></StgValue>
</operation>

<operation id="1123" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="62">
<![CDATA[
if.then10.2:4 %sext_ln69_5 = sext i62 %trunc_ln69_2

]]></Node>
<StgValue><ssdm name="sext_ln69_5"/></StgValue>
</operation>

<operation id="1124" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.2:5 %gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln69_5

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="1125" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.2:12 %add_ln72_2 = add i32 %select_ln63_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1126" st_id="51" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then10.0:8 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="1127" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then10.1:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_2, i32 %tmp_data_V_4_0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="1128" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then10.2:6 %gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_3_req"/></StgValue>
</operation>

<operation id="1129" st_id="51" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then10.2:9 %empty_21 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1130" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="44">
<![CDATA[
if.then10.2:10 %input_r_V_data_V_val2 = extractvalue i44 %empty_21

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val2"/></StgValue>
</operation>

<operation id="1131" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="44">
<![CDATA[
if.then10.2:11 %input_r_V_last_V_val2 = extractvalue i44 %empty_21

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val2"/></StgValue>
</operation>

<operation id="1132" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
if.then10.2:13 %br_ln73 = br void %for.body.split.3

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="1133" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.3:1 %tmp_data_V_4_2 = phi i32 %input_r_V_data_V_val2, void %if.then10.2, i32 %tmp_data_V_4_1, void %for.body.split.2

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_2"/></StgValue>
</operation>

<operation id="1134" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.3:2 %i_4_2 = phi i32 %add_ln72_2, void %if.then10.2, i32 %select_ln63_2, void %for.body.split.2

]]></Node>
<StgValue><ssdm name="i_4_2"/></StgValue>
</operation>

<operation id="1135" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.3:3 %icmp_ln63_3 = icmp_eq  i32 %tmp_data_V_4_2, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_3"/></StgValue>
</operation>

<operation id="1136" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.3:4 %select_ln63_3 = select i1 %icmp_ln63_3, i32 0, i32 %i_4_2

]]></Node>
<StgValue><ssdm name="select_ln63_3"/></StgValue>
</operation>

<operation id="1137" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.3:5 %or_ln63_2 = or i1 %icmp_ln63_3, i1 %or_ln63_1

]]></Node>
<StgValue><ssdm name="or_ln63_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1138" st_id="52" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then10.0:8 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="1139" st_id="52" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then10.1:8 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="1140" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then10.2:7 %write_ln69 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_3, i32 %tmp_data_V_4_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="1141" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.3:0 %tmp_last_V_4_2 = phi i1 %input_r_V_last_V_val2, void %if.then10.2, i1 %tmp_last_V_4_1, void %for.body.split.2

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_2"/></StgValue>
</operation>

<operation id="1142" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.3:6 %br_ln68 = br i1 %or_ln63_2, void %if.then10.3, void %for.body.split.4

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="1143" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.3:0 %shl_ln69_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_3"/></StgValue>
</operation>

<operation id="1144" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="34">
<![CDATA[
if.then10.3:1 %sext_ln69_6 = sext i34 %shl_ln69_3

]]></Node>
<StgValue><ssdm name="sext_ln69_6"/></StgValue>
</operation>

<operation id="1145" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.3:2 %add_ln69_3 = add i64 %sext_ln69_6, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_3"/></StgValue>
</operation>

<operation id="1146" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.3:3 %trunc_ln69_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_3"/></StgValue>
</operation>

<operation id="1147" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="62">
<![CDATA[
if.then10.3:4 %sext_ln69_7 = sext i62 %trunc_ln69_3

]]></Node>
<StgValue><ssdm name="sext_ln69_7"/></StgValue>
</operation>

<operation id="1148" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.3:5 %gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln69_7

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="1149" st_id="52" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
if.then10.3:9 %empty_22 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1150" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="44">
<![CDATA[
if.then10.3:10 %input_r_V_data_V_val3 = extractvalue i44 %empty_22

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val3"/></StgValue>
</operation>

<operation id="1151" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="44">
<![CDATA[
if.then10.3:11 %input_r_V_last_V_val3 = extractvalue i44 %empty_22

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val3"/></StgValue>
</operation>

<operation id="1152" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.3:12 %add_ln72_3 = add i32 %select_ln63_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_3"/></StgValue>
</operation>

<operation id="1153" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
if.then10.3:13 %br_ln73 = br void %for.body.split.4

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="1154" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.4:1 %tmp_data_V_4_3 = phi i32 %input_r_V_data_V_val3, void %if.then10.3, i32 %tmp_data_V_4_2, void %for.body.split.3

]]></Node>
<StgValue><ssdm name="tmp_data_V_4_3"/></StgValue>
</operation>

<operation id="1155" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.4:3 %icmp_ln63_4 = icmp_eq  i32 %tmp_data_V_4_3, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln63_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1156" st_id="53" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then10.0:8 %gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_resp"/></StgValue>
</operation>

<operation id="1157" st_id="53" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then10.1:8 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="1158" st_id="53" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then10.2:8 %gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_resp"/></StgValue>
</operation>

<operation id="1159" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then10.3:6 %gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_4_req"/></StgValue>
</operation>

<operation id="1160" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body.split.4:0 %tmp_last_V_4_3 = phi i1 %input_r_V_last_V_val3, void %if.then10.3, i1 %tmp_last_V_4_2, void %for.body.split.3

]]></Node>
<StgValue><ssdm name="tmp_last_V_4_3"/></StgValue>
</operation>

<operation id="1161" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="icmp_ln63_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body.split.4:2 %i_4_3 = phi i32 %add_ln72_3, void %if.then10.3, i32 %select_ln63_3, void %for.body.split.3

]]></Node>
<StgValue><ssdm name="i_4_3"/></StgValue>
</operation>

<operation id="1162" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.4:4 %select_ln63_4 = select i1 %icmp_ln63_4, i32 0, i32 %i_4_3

]]></Node>
<StgValue><ssdm name="select_ln63_4"/></StgValue>
</operation>

<operation id="1163" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split.4:5 %or_ln63_3 = or i1 %icmp_ln63_4, i1 %or_ln63_2

]]></Node>
<StgValue><ssdm name="or_ln63_3"/></StgValue>
</operation>

<operation id="1164" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.4:6 %br_ln68 = br i1 %or_ln63_3, void %if.then10.4, void %for.body.split.5

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="1165" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.then10.4:0 %shl_ln69_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln63_4, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln69_4"/></StgValue>
</operation>

<operation id="1166" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="34">
<![CDATA[
if.then10.4:1 %sext_ln69_8 = sext i34 %shl_ln69_4

]]></Node>
<StgValue><ssdm name="sext_ln69_8"/></StgValue>
</operation>

<operation id="1167" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then10.4:2 %add_ln69_4 = add i64 %sext_ln69_8, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln69_4"/></StgValue>
</operation>

<operation id="1168" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then10.4:3 %trunc_ln69_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln69_4"/></StgValue>
</operation>

<operation id="1169" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="62">
<![CDATA[
if.then10.4:4 %sext_ln69_9 = sext i62 %trunc_ln69_4

]]></Node>
<StgValue><ssdm name="sext_ln69_9"/></StgValue>
</operation>

<operation id="1170" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
if.then10.4:5 %gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln69_9

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="1171" st_id="53" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then10.4:9 %empty_23 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="1172" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="44">
<![CDATA[
if.then10.4:10 %input_r_V_data_V_val4 = extractvalue i44 %empty_23

]]></Node>
<StgValue><ssdm name="input_r_V_data_V_val4"/></StgValue>
</operation>

<operation id="1173" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="44">
<![CDATA[
if.then10.4:11 %input_r_V_last_V_val4 = extractvalue i44 %empty_23

]]></Node>
<StgValue><ssdm name="input_r_V_last_V_val4"/></StgValue>
</operation>

<operation id="1174" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then10.4:12 %add_ln72_4 = add i32 %select_ln63_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln72_4"/></StgValue>
</operation>

<operation id="1175" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_2" val="17"/>
<literal name="or_ln63_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
if.then10.4:13 %br_ln73 = br void %for.body.split.5

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1176" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0">
<![CDATA[
while.end:0 %ret_ln115 = ret

]]></Node>
<StgValue><ssdm name="ret_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
