
ADC_Temp_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000840c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  080085a0  080085a0  000185a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008974  08008974  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008974  08008974  00018974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800897c  0800897c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800897c  0800897c  0001897c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008980  08008980  00018980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008984  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  200001d4  08008b58  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  08008b58  000204d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015a9a  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000030a7  00000000  00000000  00035ce1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001460  00000000  00000000  00038d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fb7  00000000  00000000  0003a1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001de41  00000000  00000000  0003b19f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000184b7  00000000  00000000  00058fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000be0e7  00000000  00000000  00071497  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000065bc  00000000  00000000  0012f580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  00135b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008584 	.word	0x08008584

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08008584 	.word	0x08008584

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08a      	sub	sp, #40	; 0x28
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000eaa:	f107 031c 	add.w	r3, r7, #28
 8000eae:	2200      	movs	r2, #0
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	605a      	str	r2, [r3, #4]
 8000eb4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000eb6:	1d3b      	adds	r3, r7, #4
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
 8000ec0:	60da      	str	r2, [r3, #12]
 8000ec2:	611a      	str	r2, [r3, #16]
 8000ec4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ec6:	4b38      	ldr	r3, [pc, #224]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000ec8:	4a38      	ldr	r2, [pc, #224]	; (8000fac <MX_ADC1_Init+0x108>)
 8000eca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000ecc:	4b36      	ldr	r3, [pc, #216]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000ece:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000ed2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ed4:	4b34      	ldr	r3, [pc, #208]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eda:	4b33      	ldr	r3, [pc, #204]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ee0:	4b31      	ldr	r3, [pc, #196]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ee6:	4b30      	ldr	r3, [pc, #192]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000ee8:	2204      	movs	r2, #4
 8000eea:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000eec:	4b2e      	ldr	r3, [pc, #184]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ef2:	4b2d      	ldr	r3, [pc, #180]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000ef8:	4b2b      	ldr	r3, [pc, #172]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000efa:	2202      	movs	r2, #2
 8000efc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000efe:	4b2a      	ldr	r3, [pc, #168]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f06:	4b28      	ldr	r3, [pc, #160]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f0c:	4b26      	ldr	r3, [pc, #152]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f12:	4b25      	ldr	r3, [pc, #148]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f1a:	4b23      	ldr	r3, [pc, #140]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f20:	4b21      	ldr	r3, [pc, #132]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f28:	481f      	ldr	r0, [pc, #124]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000f2a:	f000 ff39 	bl	8001da0 <HAL_ADC_Init>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000f34:	f000 fa18 	bl	8001368 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f3c:	f107 031c 	add.w	r3, r7, #28
 8000f40:	4619      	mov	r1, r3
 8000f42:	4819      	ldr	r0, [pc, #100]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000f44:	f001 ff66 	bl	8002e14 <HAL_ADCEx_MultiModeConfigChannel>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000f4e:	f000 fa0b 	bl	8001368 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000f52:	4b17      	ldr	r3, [pc, #92]	; (8000fb0 <MX_ADC1_Init+0x10c>)
 8000f54:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f56:	2306      	movs	r3, #6
 8000f58:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000f5a:	2305      	movs	r3, #5
 8000f5c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f5e:	237f      	movs	r3, #127	; 0x7f
 8000f60:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f62:	2304      	movs	r3, #4
 8000f64:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f6a:	1d3b      	adds	r3, r7, #4
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	480e      	ldr	r0, [pc, #56]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000f70:	f001 f928 	bl	80021c4 <HAL_ADC_ConfigChannel>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8000f7a:	f000 f9f5 	bl	8001368 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000f7e:	4b0d      	ldr	r3, [pc, #52]	; (8000fb4 <MX_ADC1_Init+0x110>)
 8000f80:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f82:	230c      	movs	r3, #12
 8000f84:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4806      	ldr	r0, [pc, #24]	; (8000fa8 <MX_ADC1_Init+0x104>)
 8000f90:	f001 f918 	bl	80021c4 <HAL_ADC_ConfigChannel>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000f9a:	f000 f9e5 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f9e:	bf00      	nop
 8000fa0:	3728      	adds	r7, #40	; 0x28
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200001f0 	.word	0x200001f0
 8000fac:	50040000 	.word	0x50040000
 8000fb0:	c7520000 	.word	0xc7520000
 8000fb4:	80000001 	.word	0x80000001

08000fb8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a1e      	ldr	r2, [pc, #120]	; (8001040 <HAL_ADC_MspInit+0x88>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d136      	bne.n	8001038 <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000fca:	4b1e      	ldr	r3, [pc, #120]	; (8001044 <HAL_ADC_MspInit+0x8c>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fce:	4a1d      	ldr	r2, [pc, #116]	; (8001044 <HAL_ADC_MspInit+0x8c>)
 8000fd0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fd6:	4b1b      	ldr	r3, [pc, #108]	; (8001044 <HAL_ADC_MspInit+0x8c>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000fe2:	4b19      	ldr	r3, [pc, #100]	; (8001048 <HAL_ADC_MspInit+0x90>)
 8000fe4:	4a19      	ldr	r2, [pc, #100]	; (800104c <HAL_ADC_MspInit+0x94>)
 8000fe6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000fe8:	4b17      	ldr	r3, [pc, #92]	; (8001048 <HAL_ADC_MspInit+0x90>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fee:	4b16      	ldr	r3, [pc, #88]	; (8001048 <HAL_ADC_MspInit+0x90>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ff4:	4b14      	ldr	r3, [pc, #80]	; (8001048 <HAL_ADC_MspInit+0x90>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ffa:	4b13      	ldr	r3, [pc, #76]	; (8001048 <HAL_ADC_MspInit+0x90>)
 8000ffc:	2280      	movs	r2, #128	; 0x80
 8000ffe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001000:	4b11      	ldr	r3, [pc, #68]	; (8001048 <HAL_ADC_MspInit+0x90>)
 8001002:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001006:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001008:	4b0f      	ldr	r3, [pc, #60]	; (8001048 <HAL_ADC_MspInit+0x90>)
 800100a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800100e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001010:	4b0d      	ldr	r3, [pc, #52]	; (8001048 <HAL_ADC_MspInit+0x90>)
 8001012:	2200      	movs	r2, #0
 8001014:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001016:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <HAL_ADC_MspInit+0x90>)
 8001018:	2200      	movs	r2, #0
 800101a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800101c:	480a      	ldr	r0, [pc, #40]	; (8001048 <HAL_ADC_MspInit+0x90>)
 800101e:	f002 f8af 	bl	8003180 <HAL_DMA_Init>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <HAL_ADC_MspInit+0x74>
    {
      Error_Handler();
 8001028:	f000 f99e 	bl	8001368 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	4a06      	ldr	r2, [pc, #24]	; (8001048 <HAL_ADC_MspInit+0x90>)
 8001030:	64da      	str	r2, [r3, #76]	; 0x4c
 8001032:	4a05      	ldr	r2, [pc, #20]	; (8001048 <HAL_ADC_MspInit+0x90>)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001038:	bf00      	nop
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	50040000 	.word	0x50040000
 8001044:	40021000 	.word	0x40021000
 8001048:	20000254 	.word	0x20000254
 800104c:	40020008 	.word	0x40020008

08001050 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001056:	4b0c      	ldr	r3, [pc, #48]	; (8001088 <MX_DMA_Init+0x38>)
 8001058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800105a:	4a0b      	ldr	r2, [pc, #44]	; (8001088 <MX_DMA_Init+0x38>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	6493      	str	r3, [r2, #72]	; 0x48
 8001062:	4b09      	ldr	r3, [pc, #36]	; (8001088 <MX_DMA_Init+0x38>)
 8001064:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	200b      	movs	r0, #11
 8001074:	f002 f84d 	bl	8003112 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001078:	200b      	movs	r0, #11
 800107a:	f002 f866 	bl	800314a <HAL_NVIC_EnableIRQ>

}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40021000 	.word	0x40021000

0800108c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b088      	sub	sp, #32
 8001090:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001092:	f107 030c 	add.w	r3, r7, #12
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]
 800109c:	609a      	str	r2, [r3, #8]
 800109e:	60da      	str	r2, [r3, #12]
 80010a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a2:	4b1d      	ldr	r3, [pc, #116]	; (8001118 <MX_GPIO_Init+0x8c>)
 80010a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a6:	4a1c      	ldr	r2, [pc, #112]	; (8001118 <MX_GPIO_Init+0x8c>)
 80010a8:	f043 0304 	orr.w	r3, r3, #4
 80010ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ae:	4b1a      	ldr	r3, [pc, #104]	; (8001118 <MX_GPIO_Init+0x8c>)
 80010b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b2:	f003 0304 	and.w	r3, r3, #4
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ba:	4b17      	ldr	r3, [pc, #92]	; (8001118 <MX_GPIO_Init+0x8c>)
 80010bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010be:	4a16      	ldr	r2, [pc, #88]	; (8001118 <MX_GPIO_Init+0x8c>)
 80010c0:	f043 0301 	orr.w	r3, r3, #1
 80010c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010c6:	4b14      	ldr	r3, [pc, #80]	; (8001118 <MX_GPIO_Init+0x8c>)
 80010c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d2:	4b11      	ldr	r3, [pc, #68]	; (8001118 <MX_GPIO_Init+0x8c>)
 80010d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d6:	4a10      	ldr	r2, [pc, #64]	; (8001118 <MX_GPIO_Init+0x8c>)
 80010d8:	f043 0302 	orr.w	r3, r3, #2
 80010dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010de:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <MX_GPIO_Init+0x8c>)
 80010e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e2:	f003 0302 	and.w	r3, r3, #2
 80010e6:	603b      	str	r3, [r7, #0]
 80010e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	2108      	movs	r1, #8
 80010ee:	480b      	ldr	r0, [pc, #44]	; (800111c <MX_GPIO_Init+0x90>)
 80010f0:	f002 fbb0 	bl	8003854 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80010f4:	2308      	movs	r3, #8
 80010f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	4619      	mov	r1, r3
 800110a:	4804      	ldr	r0, [pc, #16]	; (800111c <MX_GPIO_Init+0x90>)
 800110c:	f002 fa30 	bl	8003570 <HAL_GPIO_Init>

}
 8001110:	bf00      	nop
 8001112:	3720      	adds	r7, #32
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40021000 	.word	0x40021000
 800111c:	48000400 	.word	0x48000400

08001120 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
   HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001128:	1d39      	adds	r1, r7, #4
 800112a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800112e:	2201      	movs	r2, #1
 8001130:	4803      	ldr	r0, [pc, #12]	; (8001140 <__io_putchar+0x20>)
 8001132:	f004 f85b 	bl	80051ec <HAL_UART_Transmit>
   return ch;
 8001136:	687b      	ldr	r3, [r7, #4]
}
 8001138:	4618      	mov	r0, r3
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	200002fc 	.word	0x200002fc

08001144 <ADCInit>:




void ADCInit(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED); /* ADC Calibration */
 8001148:	217f      	movs	r1, #127	; 0x7f
 800114a:	4806      	ldr	r0, [pc, #24]	; (8001164 <ADCInit+0x20>)
 800114c:	f001 fe02 	bl	8002d54 <HAL_ADCEx_Calibration_Start>
	HAL_Delay(1);
 8001150:	2001      	movs	r0, #1
 8001152:	f000 fbf3 	bl	800193c <HAL_Delay>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCValue, 2); /* ADC ?? */
 8001156:	2202      	movs	r2, #2
 8001158:	4903      	ldr	r1, [pc, #12]	; (8001168 <ADCInit+0x24>)
 800115a:	4802      	ldr	r0, [pc, #8]	; (8001164 <ADCInit+0x20>)
 800115c:	f000 ff6a 	bl	8002034 <HAL_ADC_Start_DMA>
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	200001f0 	.word	0x200001f0
 8001168:	200002a0 	.word	0x200002a0

0800116c <HAL_ADC_ConvCpltCallback>:
* @brief ADC ??? ????
*
* @param hadc
*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
	flag_ADCDone = true;
 8001174:	4b04      	ldr	r3, [pc, #16]	; (8001188 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001176:	2201      	movs	r2, #1
 8001178:	701a      	strb	r2, [r3, #0]
}
 800117a:	bf00      	nop
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	2000029c 	.word	0x2000029c

0800118c <ADCLoop>:

void ADCLoop(void)
{
 800118c:	b5b0      	push	{r4, r5, r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af02      	add	r7, sp, #8
	if(flag_ADCDone)
 8001192:	4b34      	ldr	r3, [pc, #208]	; (8001264 <ADCLoop+0xd8>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d060      	beq.n	800125c <ADCLoop+0xd0>
	{
		// printf("%d %d %d", ADCValue[0], ADCValue[1], ADCValue[2]);
		VrefVoltage = __HAL_ADC_CALC_VREFANALOG_VOLTAGE( ADCValue[1], ADC_RESOLUTION_12B);
 800119a:	4b33      	ldr	r3, [pc, #204]	; (8001268 <ADCLoop+0xdc>)
 800119c:	881b      	ldrh	r3, [r3, #0]
 800119e:	461a      	mov	r2, r3
 80011a0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80011a4:	fb02 f303 	mul.w	r3, r2, r3
 80011a8:	4a30      	ldr	r2, [pc, #192]	; (800126c <ADCLoop+0xe0>)
 80011aa:	8852      	ldrh	r2, [r2, #2]
 80011ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80011b0:	ee07 3a90 	vmov	s15, r3
 80011b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011b8:	4b2d      	ldr	r3, [pc, #180]	; (8001270 <ADCLoop+0xe4>)
 80011ba:	edc3 7a00 	vstr	s15, [r3]
		TemperatureValue = __HAL_ADC_CALC_TEMPERATURE(VrefVoltage, ADCValue[0], ADC_RESOLUTION_12B);
 80011be:	4b2d      	ldr	r3, [pc, #180]	; (8001274 <ADCLoop+0xe8>)
 80011c0:	881a      	ldrh	r2, [r3, #0]
 80011c2:	4b2d      	ldr	r3, [pc, #180]	; (8001278 <ADCLoop+0xec>)
 80011c4:	881b      	ldrh	r3, [r3, #0]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d026      	beq.n	8001218 <ADCLoop+0x8c>
 80011ca:	4b28      	ldr	r3, [pc, #160]	; (800126c <ADCLoop+0xe0>)
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	ee07 3a90 	vmov	s15, r3
 80011d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011d6:	4b26      	ldr	r3, [pc, #152]	; (8001270 <ADCLoop+0xe4>)
 80011d8:	edd3 7a00 	vldr	s15, [r3]
 80011dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011e0:	eddf 6a26 	vldr	s13, [pc, #152]	; 800127c <ADCLoop+0xf0>
 80011e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011ec:	ee17 2a90 	vmov	r2, s15
 80011f0:	4b21      	ldr	r3, [pc, #132]	; (8001278 <ADCLoop+0xec>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	2264      	movs	r2, #100	; 0x64
 80011f8:	fb03 f202 	mul.w	r2, r3, r2
 80011fc:	4b1d      	ldr	r3, [pc, #116]	; (8001274 <ADCLoop+0xe8>)
 80011fe:	881b      	ldrh	r3, [r3, #0]
 8001200:	4619      	mov	r1, r3
 8001202:	4b1d      	ldr	r3, [pc, #116]	; (8001278 <ADCLoop+0xec>)
 8001204:	881b      	ldrh	r3, [r3, #0]
 8001206:	1acb      	subs	r3, r1, r3
 8001208:	fb92 f3f3 	sdiv	r3, r2, r3
 800120c:	331e      	adds	r3, #30
 800120e:	ee07 3a90 	vmov	s15, r3
 8001212:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001216:	e001      	b.n	800121c <ADCLoop+0x90>
 8001218:	eddf 7a19 	vldr	s15, [pc, #100]	; 8001280 <ADCLoop+0xf4>
 800121c:	4b19      	ldr	r3, [pc, #100]	; (8001284 <ADCLoop+0xf8>)
 800121e:	edc3 7a00 	vstr	s15, [r3]
		printf("Vref: %f Temperature: %f\r\n", VrefVoltage, TemperatureValue);
 8001222:	4b13      	ldr	r3, [pc, #76]	; (8001270 <ADCLoop+0xe4>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff f98e 	bl	8000548 <__aeabi_f2d>
 800122c:	4604      	mov	r4, r0
 800122e:	460d      	mov	r5, r1
 8001230:	4b14      	ldr	r3, [pc, #80]	; (8001284 <ADCLoop+0xf8>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff f987 	bl	8000548 <__aeabi_f2d>
 800123a:	4602      	mov	r2, r0
 800123c:	460b      	mov	r3, r1
 800123e:	e9cd 2300 	strd	r2, r3, [sp]
 8001242:	4622      	mov	r2, r4
 8001244:	462b      	mov	r3, r5
 8001246:	4810      	ldr	r0, [pc, #64]	; (8001288 <ADCLoop+0xfc>)
 8001248:	f005 f9f2 	bl	8006630 <iprintf>

		flag_ADCDone = false;
 800124c:	4b05      	ldr	r3, [pc, #20]	; (8001264 <ADCLoop+0xd8>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCValue, 2); /* ADC ?? */
 8001252:	2202      	movs	r2, #2
 8001254:	4905      	ldr	r1, [pc, #20]	; (800126c <ADCLoop+0xe0>)
 8001256:	480d      	ldr	r0, [pc, #52]	; (800128c <ADCLoop+0x100>)
 8001258:	f000 feec 	bl	8002034 <HAL_ADC_Start_DMA>
	}
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	bdb0      	pop	{r4, r5, r7, pc}
 8001262:	bf00      	nop
 8001264:	2000029c 	.word	0x2000029c
 8001268:	1fff75aa 	.word	0x1fff75aa
 800126c:	200002a0 	.word	0x200002a0
 8001270:	200002a8 	.word	0x200002a8
 8001274:	1fff75ca 	.word	0x1fff75ca
 8001278:	1fff75a8 	.word	0x1fff75a8
 800127c:	453b8000 	.word	0x453b8000
 8001280:	46fffe00 	.word	0x46fffe00
 8001284:	200002a4 	.word	0x200002a4
 8001288:	080085a0 	.word	0x080085a0
 800128c:	200001f0 	.word	0x200001f0

08001290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001294:	f000 fadd 	bl	8001852 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001298:	f000 f810 	bl	80012bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800129c:	f7ff fef6 	bl	800108c <MX_GPIO_Init>
  MX_DMA_Init();
 80012a0:	f7ff fed6 	bl	8001050 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80012a4:	f000 fa12 	bl	80016cc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80012a8:	f7ff fdfc 	bl	8000ea4 <MX_ADC1_Init>
  MX_TIM2_Init();
 80012ac:	f000 f99c 	bl	80015e8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  // HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
  //HAL_TIM_Base_Start(&htim2);
  // HAL_ADC_Start_IT(&hadc1);
  ADCInit();
 80012b0:	f7ff ff48 	bl	8001144 <ADCInit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 
 ADCLoop();
 80012b4:	f7ff ff6a 	bl	800118c <ADCLoop>
 80012b8:	e7fc      	b.n	80012b4 <main+0x24>
	...

080012bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b096      	sub	sp, #88	; 0x58
 80012c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012c2:	f107 0314 	add.w	r3, r7, #20
 80012c6:	2244      	movs	r2, #68	; 0x44
 80012c8:	2100      	movs	r1, #0
 80012ca:	4618      	mov	r0, r3
 80012cc:	f005 fa05 	bl	80066da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012d0:	463b      	mov	r3, r7
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	605a      	str	r2, [r3, #4]
 80012d8:	609a      	str	r2, [r3, #8]
 80012da:	60da      	str	r2, [r3, #12]
 80012dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80012e2:	f002 faed 	bl	80038c0 <HAL_PWREx_ControlVoltageScaling>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80012ec:	f000 f83c 	bl	8001368 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80012f0:	f002 fac8 	bl	8003884 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <SystemClock_Config+0xa8>)
 80012f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012fa:	4a1a      	ldr	r2, [pc, #104]	; (8001364 <SystemClock_Config+0xa8>)
 80012fc:	f023 0318 	bic.w	r3, r3, #24
 8001300:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001304:	2314      	movs	r3, #20
 8001306:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001308:	2301      	movs	r3, #1
 800130a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800130c:	2301      	movs	r3, #1
 800130e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8001314:	23a0      	movs	r3, #160	; 0xa0
 8001316:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001318:	2300      	movs	r3, #0
 800131a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800131c:	f107 0314 	add.w	r3, r7, #20
 8001320:	4618      	mov	r0, r3
 8001322:	f002 fb23 	bl	800396c <HAL_RCC_OscConfig>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800132c:	f000 f81c 	bl	8001368 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001330:	230f      	movs	r3, #15
 8001332:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001334:	2300      	movs	r3, #0
 8001336:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001338:	2300      	movs	r3, #0
 800133a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001340:	2300      	movs	r3, #0
 8001342:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001344:	463b      	mov	r3, r7
 8001346:	2101      	movs	r1, #1
 8001348:	4618      	mov	r0, r3
 800134a:	f002 ff71 	bl	8004230 <HAL_RCC_ClockConfig>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001354:	f000 f808 	bl	8001368 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001358:	f003 fb14 	bl	8004984 <HAL_RCCEx_EnableMSIPLLMode>
}
 800135c:	bf00      	nop
 800135e:	3758      	adds	r7, #88	; 0x58
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40021000 	.word	0x40021000

08001368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800136c:	b672      	cpsid	i
}
 800136e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001370:	e7fe      	b.n	8001370 <Error_Handler+0x8>
	...

08001374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137a:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <HAL_MspInit+0x44>)
 800137c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800137e:	4a0e      	ldr	r2, [pc, #56]	; (80013b8 <HAL_MspInit+0x44>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6613      	str	r3, [r2, #96]	; 0x60
 8001386:	4b0c      	ldr	r3, [pc, #48]	; (80013b8 <HAL_MspInit+0x44>)
 8001388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	607b      	str	r3, [r7, #4]
 8001390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001392:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <HAL_MspInit+0x44>)
 8001394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001396:	4a08      	ldr	r2, [pc, #32]	; (80013b8 <HAL_MspInit+0x44>)
 8001398:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800139c:	6593      	str	r3, [r2, #88]	; 0x58
 800139e:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <HAL_MspInit+0x44>)
 80013a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013aa:	bf00      	nop
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	40021000 	.word	0x40021000

080013bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013c0:	e7fe      	b.n	80013c0 <NMI_Handler+0x4>

080013c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013c6:	e7fe      	b.n	80013c6 <HardFault_Handler+0x4>

080013c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013cc:	e7fe      	b.n	80013cc <MemManage_Handler+0x4>

080013ce <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ce:	b480      	push	{r7}
 80013d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013d2:	e7fe      	b.n	80013d2 <BusFault_Handler+0x4>

080013d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d8:	e7fe      	b.n	80013d8 <UsageFault_Handler+0x4>

080013da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013da:	b480      	push	{r7}
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013f6:	b480      	push	{r7}
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013fa:	bf00      	nop
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr

08001404 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001408:	f000 fa78 	bl	80018fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}

08001410 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001414:	4802      	ldr	r0, [pc, #8]	; (8001420 <DMA1_Channel1_IRQHandler+0x10>)
 8001416:	f001 ffcb 	bl	80033b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	20000254 	.word	0x20000254

08001424 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001428:	4802      	ldr	r0, [pc, #8]	; (8001434 <TIM2_IRQHandler+0x10>)
 800142a:	f003 fb12 	bl	8004a52 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	200002b0 	.word	0x200002b0

08001438 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  return 1;
 800143c:	2301      	movs	r3, #1
}
 800143e:	4618      	mov	r0, r3
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <_kill>:

int _kill(int pid, int sig)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001452:	f005 f995 	bl	8006780 <__errno>
 8001456:	4603      	mov	r3, r0
 8001458:	2216      	movs	r2, #22
 800145a:	601a      	str	r2, [r3, #0]
  return -1;
 800145c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <_exit>:

void _exit (int status)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001470:	f04f 31ff 	mov.w	r1, #4294967295
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f7ff ffe7 	bl	8001448 <_kill>
  while (1) {}    /* Make sure we hang here */
 800147a:	e7fe      	b.n	800147a <_exit+0x12>

0800147c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
 800148c:	e00a      	b.n	80014a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800148e:	f3af 8000 	nop.w
 8001492:	4601      	mov	r1, r0
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	1c5a      	adds	r2, r3, #1
 8001498:	60ba      	str	r2, [r7, #8]
 800149a:	b2ca      	uxtb	r2, r1
 800149c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	3301      	adds	r3, #1
 80014a2:	617b      	str	r3, [r7, #20]
 80014a4:	697a      	ldr	r2, [r7, #20]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	dbf0      	blt.n	800148e <_read+0x12>
  }

  return len;
 80014ac:	687b      	ldr	r3, [r7, #4]
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3718      	adds	r7, #24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b086      	sub	sp, #24
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	60f8      	str	r0, [r7, #12]
 80014be:	60b9      	str	r1, [r7, #8]
 80014c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c2:	2300      	movs	r3, #0
 80014c4:	617b      	str	r3, [r7, #20]
 80014c6:	e009      	b.n	80014dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	1c5a      	adds	r2, r3, #1
 80014cc:	60ba      	str	r2, [r7, #8]
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff fe25 	bl	8001120 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	3301      	adds	r3, #1
 80014da:	617b      	str	r3, [r7, #20]
 80014dc:	697a      	ldr	r2, [r7, #20]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	dbf1      	blt.n	80014c8 <_write+0x12>
  }
  return len;
 80014e4:	687b      	ldr	r3, [r7, #4]
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3718      	adds	r7, #24
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}

080014ee <_close>:

int _close(int file)
{
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr

08001506 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001506:	b480      	push	{r7}
 8001508:	b083      	sub	sp, #12
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001516:	605a      	str	r2, [r3, #4]
  return 0;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <_isatty>:

int _isatty(int file)
{
 8001526:	b480      	push	{r7}
 8001528:	b083      	sub	sp, #12
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800152e:	2301      	movs	r3, #1
}
 8001530:	4618      	mov	r0, r3
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001548:	2300      	movs	r3, #0
}
 800154a:	4618      	mov	r0, r3
 800154c:	3714      	adds	r7, #20
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
	...

08001558 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001560:	4a14      	ldr	r2, [pc, #80]	; (80015b4 <_sbrk+0x5c>)
 8001562:	4b15      	ldr	r3, [pc, #84]	; (80015b8 <_sbrk+0x60>)
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800156c:	4b13      	ldr	r3, [pc, #76]	; (80015bc <_sbrk+0x64>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d102      	bne.n	800157a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001574:	4b11      	ldr	r3, [pc, #68]	; (80015bc <_sbrk+0x64>)
 8001576:	4a12      	ldr	r2, [pc, #72]	; (80015c0 <_sbrk+0x68>)
 8001578:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800157a:	4b10      	ldr	r3, [pc, #64]	; (80015bc <_sbrk+0x64>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4413      	add	r3, r2
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	429a      	cmp	r2, r3
 8001586:	d207      	bcs.n	8001598 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001588:	f005 f8fa 	bl	8006780 <__errno>
 800158c:	4603      	mov	r3, r0
 800158e:	220c      	movs	r2, #12
 8001590:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001592:	f04f 33ff 	mov.w	r3, #4294967295
 8001596:	e009      	b.n	80015ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001598:	4b08      	ldr	r3, [pc, #32]	; (80015bc <_sbrk+0x64>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800159e:	4b07      	ldr	r3, [pc, #28]	; (80015bc <_sbrk+0x64>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4413      	add	r3, r2
 80015a6:	4a05      	ldr	r2, [pc, #20]	; (80015bc <_sbrk+0x64>)
 80015a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015aa:	68fb      	ldr	r3, [r7, #12]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3718      	adds	r7, #24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	2000a000 	.word	0x2000a000
 80015b8:	00000400 	.word	0x00000400
 80015bc:	200002ac 	.word	0x200002ac
 80015c0:	200004d8 	.word	0x200004d8

080015c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80015c8:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <SystemInit+0x20>)
 80015ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015ce:	4a05      	ldr	r2, [pc, #20]	; (80015e4 <SystemInit+0x20>)
 80015d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80015d8:	bf00      	nop
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b088      	sub	sp, #32
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ee:	f107 0310 	add.w	r3, r7, #16
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015fc:	1d3b      	adds	r3, r7, #4
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	605a      	str	r2, [r3, #4]
 8001604:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001606:	4b1e      	ldr	r3, [pc, #120]	; (8001680 <MX_TIM2_Init+0x98>)
 8001608:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800160c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 800160e:	4b1c      	ldr	r3, [pc, #112]	; (8001680 <MX_TIM2_Init+0x98>)
 8001610:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8001614:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001616:	4b1a      	ldr	r3, [pc, #104]	; (8001680 <MX_TIM2_Init+0x98>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 800161c:	4b18      	ldr	r3, [pc, #96]	; (8001680 <MX_TIM2_Init+0x98>)
 800161e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001622:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001624:	4b16      	ldr	r3, [pc, #88]	; (8001680 <MX_TIM2_Init+0x98>)
 8001626:	2200      	movs	r2, #0
 8001628:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800162a:	4b15      	ldr	r3, [pc, #84]	; (8001680 <MX_TIM2_Init+0x98>)
 800162c:	2200      	movs	r2, #0
 800162e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001630:	4813      	ldr	r0, [pc, #76]	; (8001680 <MX_TIM2_Init+0x98>)
 8001632:	f003 f9b7 	bl	80049a4 <HAL_TIM_Base_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 800163c:	f7ff fe94 	bl	8001368 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001644:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001646:	f107 0310 	add.w	r3, r7, #16
 800164a:	4619      	mov	r1, r3
 800164c:	480c      	ldr	r0, [pc, #48]	; (8001680 <MX_TIM2_Init+0x98>)
 800164e:	f003 fb02 	bl	8004c56 <HAL_TIM_ConfigClockSource>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001658:	f7ff fe86 	bl	8001368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800165c:	2320      	movs	r3, #32
 800165e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001660:	2300      	movs	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	4619      	mov	r1, r3
 8001668:	4805      	ldr	r0, [pc, #20]	; (8001680 <MX_TIM2_Init+0x98>)
 800166a:	f003 fced 	bl	8005048 <HAL_TIMEx_MasterConfigSynchronization>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001674:	f7ff fe78 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001678:	bf00      	nop
 800167a:	3720      	adds	r7, #32
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	200002b0 	.word	0x200002b0

08001684 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001694:	d113      	bne.n	80016be <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001696:	4b0c      	ldr	r3, [pc, #48]	; (80016c8 <HAL_TIM_Base_MspInit+0x44>)
 8001698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800169a:	4a0b      	ldr	r2, [pc, #44]	; (80016c8 <HAL_TIM_Base_MspInit+0x44>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	6593      	str	r3, [r2, #88]	; 0x58
 80016a2:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <HAL_TIM_Base_MspInit+0x44>)
 80016a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2100      	movs	r1, #0
 80016b2:	201c      	movs	r0, #28
 80016b4:	f001 fd2d 	bl	8003112 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016b8:	201c      	movs	r0, #28
 80016ba:	f001 fd46 	bl	800314a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80016be:	bf00      	nop
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40021000 	.word	0x40021000

080016cc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016d0:	4b14      	ldr	r3, [pc, #80]	; (8001724 <MX_USART2_UART_Init+0x58>)
 80016d2:	4a15      	ldr	r2, [pc, #84]	; (8001728 <MX_USART2_UART_Init+0x5c>)
 80016d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016d6:	4b13      	ldr	r3, [pc, #76]	; (8001724 <MX_USART2_UART_Init+0x58>)
 80016d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016de:	4b11      	ldr	r3, [pc, #68]	; (8001724 <MX_USART2_UART_Init+0x58>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016e4:	4b0f      	ldr	r3, [pc, #60]	; (8001724 <MX_USART2_UART_Init+0x58>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016ea:	4b0e      	ldr	r3, [pc, #56]	; (8001724 <MX_USART2_UART_Init+0x58>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016f0:	4b0c      	ldr	r3, [pc, #48]	; (8001724 <MX_USART2_UART_Init+0x58>)
 80016f2:	220c      	movs	r2, #12
 80016f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016f6:	4b0b      	ldr	r3, [pc, #44]	; (8001724 <MX_USART2_UART_Init+0x58>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016fc:	4b09      	ldr	r3, [pc, #36]	; (8001724 <MX_USART2_UART_Init+0x58>)
 80016fe:	2200      	movs	r2, #0
 8001700:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001702:	4b08      	ldr	r3, [pc, #32]	; (8001724 <MX_USART2_UART_Init+0x58>)
 8001704:	2200      	movs	r2, #0
 8001706:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001708:	4b06      	ldr	r3, [pc, #24]	; (8001724 <MX_USART2_UART_Init+0x58>)
 800170a:	2200      	movs	r2, #0
 800170c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800170e:	4805      	ldr	r0, [pc, #20]	; (8001724 <MX_USART2_UART_Init+0x58>)
 8001710:	f003 fd1e 	bl	8005150 <HAL_UART_Init>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800171a:	f7ff fe25 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	200002fc 	.word	0x200002fc
 8001728:	40004400 	.word	0x40004400

0800172c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b096      	sub	sp, #88	; 0x58
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001734:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	605a      	str	r2, [r3, #4]
 800173e:	609a      	str	r2, [r3, #8]
 8001740:	60da      	str	r2, [r3, #12]
 8001742:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001744:	f107 0310 	add.w	r3, r7, #16
 8001748:	2234      	movs	r2, #52	; 0x34
 800174a:	2100      	movs	r1, #0
 800174c:	4618      	mov	r0, r3
 800174e:	f004 ffc4 	bl	80066da <memset>
  if(uartHandle->Instance==USART2)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a28      	ldr	r2, [pc, #160]	; (80017f8 <HAL_UART_MspInit+0xcc>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d148      	bne.n	80017ee <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800175c:	2302      	movs	r3, #2
 800175e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001760:	2300      	movs	r3, #0
 8001762:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001764:	f107 0310 	add.w	r3, r7, #16
 8001768:	4618      	mov	r0, r3
 800176a:	f002 ff85 	bl	8004678 <HAL_RCCEx_PeriphCLKConfig>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001774:	f7ff fdf8 	bl	8001368 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001778:	4b20      	ldr	r3, [pc, #128]	; (80017fc <HAL_UART_MspInit+0xd0>)
 800177a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800177c:	4a1f      	ldr	r2, [pc, #124]	; (80017fc <HAL_UART_MspInit+0xd0>)
 800177e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001782:	6593      	str	r3, [r2, #88]	; 0x58
 8001784:	4b1d      	ldr	r3, [pc, #116]	; (80017fc <HAL_UART_MspInit+0xd0>)
 8001786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001788:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001790:	4b1a      	ldr	r3, [pc, #104]	; (80017fc <HAL_UART_MspInit+0xd0>)
 8001792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001794:	4a19      	ldr	r2, [pc, #100]	; (80017fc <HAL_UART_MspInit+0xd0>)
 8001796:	f043 0301 	orr.w	r3, r3, #1
 800179a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800179c:	4b17      	ldr	r3, [pc, #92]	; (80017fc <HAL_UART_MspInit+0xd0>)
 800179e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a0:	f003 0301 	and.w	r3, r3, #1
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80017a8:	2304      	movs	r3, #4
 80017aa:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ac:	2302      	movs	r3, #2
 80017ae:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b4:	2303      	movs	r3, #3
 80017b6:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017b8:	2307      	movs	r3, #7
 80017ba:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80017bc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80017c0:	4619      	mov	r1, r3
 80017c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017c6:	f001 fed3 	bl	8003570 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80017ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017ce:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d0:	2302      	movs	r3, #2
 80017d2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d8:	2303      	movs	r3, #3
 80017da:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80017dc:	2303      	movs	r3, #3
 80017de:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80017e0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80017e4:	4619      	mov	r1, r3
 80017e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ea:	f001 fec1 	bl	8003570 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80017ee:	bf00      	nop
 80017f0:	3758      	adds	r7, #88	; 0x58
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40004400 	.word	0x40004400
 80017fc:	40021000 	.word	0x40021000

08001800 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001800:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001838 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001804:	f7ff fede 	bl	80015c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001808:	480c      	ldr	r0, [pc, #48]	; (800183c <LoopForever+0x6>)
  ldr r1, =_edata
 800180a:	490d      	ldr	r1, [pc, #52]	; (8001840 <LoopForever+0xa>)
  ldr r2, =_sidata
 800180c:	4a0d      	ldr	r2, [pc, #52]	; (8001844 <LoopForever+0xe>)
  movs r3, #0
 800180e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001810:	e002      	b.n	8001818 <LoopCopyDataInit>

08001812 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001812:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001814:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001816:	3304      	adds	r3, #4

08001818 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001818:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800181a:	428c      	cmp	r4, r1
   bcc CopyDataInit
 800181c:	d3f9      	bcc.n	8001812 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800181e:	4a0a      	ldr	r2, [pc, #40]	; (8001848 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001820:	4c0a      	ldr	r4, [pc, #40]	; (800184c <LoopForever+0x16>)
  movs r3, #0
 8001822:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001824:	e001      	b.n	800182a <LoopFillZerobss>

08001826 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001826:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001828:	3204      	adds	r2, #4

0800182a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800182a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800182c:	d3fb      	bcc.n	8001826 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800182e:	f004 ffad 	bl	800678c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001832:	f7ff fd2d 	bl	8001290 <main>

08001836 <LoopForever>:

LoopForever:
    b LoopForever
 8001836:	e7fe      	b.n	8001836 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001838:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800183c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001840:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001844:	08008984 	.word	0x08008984
  ldr r2, =_sbss
 8001848:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800184c:	200004d4 	.word	0x200004d4

08001850 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001850:	e7fe      	b.n	8001850 <ADC1_2_IRQHandler>

08001852 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b082      	sub	sp, #8
 8001856:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001858:	2300      	movs	r3, #0
 800185a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800185c:	2003      	movs	r0, #3
 800185e:	f001 fc4d 	bl	80030fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001862:	2000      	movs	r0, #0
 8001864:	f000 f80e 	bl	8001884 <HAL_InitTick>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d002      	beq.n	8001874 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	71fb      	strb	r3, [r7, #7]
 8001872:	e001      	b.n	8001878 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001874:	f7ff fd7e 	bl	8001374 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001878:	79fb      	ldrb	r3, [r7, #7]
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800188c:	2300      	movs	r3, #0
 800188e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001890:	4b17      	ldr	r3, [pc, #92]	; (80018f0 <HAL_InitTick+0x6c>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d023      	beq.n	80018e0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001898:	4b16      	ldr	r3, [pc, #88]	; (80018f4 <HAL_InitTick+0x70>)
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	4b14      	ldr	r3, [pc, #80]	; (80018f0 <HAL_InitTick+0x6c>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	4619      	mov	r1, r3
 80018a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ae:	4618      	mov	r0, r3
 80018b0:	f001 fc59 	bl	8003166 <HAL_SYSTICK_Config>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d10f      	bne.n	80018da <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b0f      	cmp	r3, #15
 80018be:	d809      	bhi.n	80018d4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018c0:	2200      	movs	r2, #0
 80018c2:	6879      	ldr	r1, [r7, #4]
 80018c4:	f04f 30ff 	mov.w	r0, #4294967295
 80018c8:	f001 fc23 	bl	8003112 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018cc:	4a0a      	ldr	r2, [pc, #40]	; (80018f8 <HAL_InitTick+0x74>)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6013      	str	r3, [r2, #0]
 80018d2:	e007      	b.n	80018e4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	73fb      	strb	r3, [r7, #15]
 80018d8:	e004      	b.n	80018e4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	73fb      	strb	r3, [r7, #15]
 80018de:	e001      	b.n	80018e4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20000008 	.word	0x20000008
 80018f4:	20000000 	.word	0x20000000
 80018f8:	20000004 	.word	0x20000004

080018fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001900:	4b06      	ldr	r3, [pc, #24]	; (800191c <HAL_IncTick+0x20>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	461a      	mov	r2, r3
 8001906:	4b06      	ldr	r3, [pc, #24]	; (8001920 <HAL_IncTick+0x24>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4413      	add	r3, r2
 800190c:	4a04      	ldr	r2, [pc, #16]	; (8001920 <HAL_IncTick+0x24>)
 800190e:	6013      	str	r3, [r2, #0]
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	20000008 	.word	0x20000008
 8001920:	20000384 	.word	0x20000384

08001924 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  return uwTick;
 8001928:	4b03      	ldr	r3, [pc, #12]	; (8001938 <HAL_GetTick+0x14>)
 800192a:	681b      	ldr	r3, [r3, #0]
}
 800192c:	4618      	mov	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	20000384 	.word	0x20000384

0800193c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001944:	f7ff ffee 	bl	8001924 <HAL_GetTick>
 8001948:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001954:	d005      	beq.n	8001962 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001956:	4b0a      	ldr	r3, [pc, #40]	; (8001980 <HAL_Delay+0x44>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	461a      	mov	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	4413      	add	r3, r2
 8001960:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001962:	bf00      	nop
 8001964:	f7ff ffde 	bl	8001924 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	429a      	cmp	r2, r3
 8001972:	d8f7      	bhi.n	8001964 <HAL_Delay+0x28>
  {
  }
}
 8001974:	bf00      	nop
 8001976:	bf00      	nop
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20000008 	.word	0x20000008

08001984 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	431a      	orrs	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	609a      	str	r2, [r3, #8]
}
 800199e:	bf00      	nop
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b083      	sub	sp, #12
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	431a      	orrs	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	609a      	str	r2, [r3, #8]
}
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b087      	sub	sp, #28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
 80019f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	3360      	adds	r3, #96	; 0x60
 80019fe:	461a      	mov	r2, r3
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	4413      	add	r3, r2
 8001a06:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	4b08      	ldr	r3, [pc, #32]	; (8001a30 <LL_ADC_SetOffset+0x44>)
 8001a0e:	4013      	ands	r3, r2
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001a16:	683a      	ldr	r2, [r7, #0]
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001a24:	bf00      	nop
 8001a26:	371c      	adds	r7, #28
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	03fff000 	.word	0x03fff000

08001a34 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	3360      	adds	r3, #96	; 0x60
 8001a42:	461a      	mov	r2, r3
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	4413      	add	r3, r2
 8001a4a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3714      	adds	r7, #20
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b087      	sub	sp, #28
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	3360      	adds	r3, #96	; 0x60
 8001a70:	461a      	mov	r2, r3
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	4413      	add	r3, r2
 8001a78:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	431a      	orrs	r2, r3
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001a8a:	bf00      	nop
 8001a8c:	371c      	adds	r7, #28
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	695b      	ldr	r3, [r3, #20]
 8001aa4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	431a      	orrs	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	615a      	str	r2, [r3, #20]
}
 8001ab0:	bf00      	nop
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d101      	bne.n	8001ad4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e000      	b.n	8001ad6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001ad4:	2300      	movs	r3, #0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	b087      	sub	sp, #28
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	60f8      	str	r0, [r7, #12]
 8001aea:	60b9      	str	r1, [r7, #8]
 8001aec:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	3330      	adds	r3, #48	; 0x30
 8001af2:	461a      	mov	r2, r3
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	0a1b      	lsrs	r3, r3, #8
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	f003 030c 	and.w	r3, r3, #12
 8001afe:	4413      	add	r3, r2
 8001b00:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	f003 031f 	and.w	r3, r3, #31
 8001b0c:	211f      	movs	r1, #31
 8001b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b12:	43db      	mvns	r3, r3
 8001b14:	401a      	ands	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	0e9b      	lsrs	r3, r3, #26
 8001b1a:	f003 011f 	and.w	r1, r3, #31
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	f003 031f 	and.w	r3, r3, #31
 8001b24:	fa01 f303 	lsl.w	r3, r1, r3
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b2e:	bf00      	nop
 8001b30:	371c      	adds	r7, #28
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	b087      	sub	sp, #28
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	60f8      	str	r0, [r7, #12]
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	3314      	adds	r3, #20
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	0e5b      	lsrs	r3, r3, #25
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	f003 0304 	and.w	r3, r3, #4
 8001b56:	4413      	add	r3, r2
 8001b58:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	0d1b      	lsrs	r3, r3, #20
 8001b62:	f003 031f 	and.w	r3, r3, #31
 8001b66:	2107      	movs	r1, #7
 8001b68:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	401a      	ands	r2, r3
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	0d1b      	lsrs	r3, r3, #20
 8001b74:	f003 031f 	and.w	r3, r3, #31
 8001b78:	6879      	ldr	r1, [r7, #4]
 8001b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001b84:	bf00      	nop
 8001b86:	371c      	adds	r7, #28
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001ba2:	68bb      	ldr	r3, [r7, #8]
 8001ba4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	401a      	ands	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f003 0318 	and.w	r3, r3, #24
 8001bb2:	4908      	ldr	r1, [pc, #32]	; (8001bd4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001bb4:	40d9      	lsrs	r1, r3
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	400b      	ands	r3, r1
 8001bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001bc6:	bf00      	nop
 8001bc8:	3714      	adds	r7, #20
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	0007ffff 	.word	0x0007ffff

08001bd8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f003 031f 	and.w	r3, r3, #31
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001c04:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	6093      	str	r3, [r2, #8]
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001c28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001c2c:	d101      	bne.n	8001c32 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e000      	b.n	8001c34 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001c32:	2300      	movs	r3, #0
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001c50:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c54:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c78:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001c7c:	d101      	bne.n	8001c82 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e000      	b.n	8001c84 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001c82:	2300      	movs	r3, #0
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ca0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ca4:	f043 0201 	orr.w	r2, r3, #1
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001cac:	bf00      	nop
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001cc8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ccc:	f043 0202 	orr.w	r2, r3, #2
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f003 0301 	and.w	r3, r3, #1
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d101      	bne.n	8001cf8 <LL_ADC_IsEnabled+0x18>
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e000      	b.n	8001cfa <LL_ADC_IsEnabled+0x1a>
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d101      	bne.n	8001d1e <LL_ADC_IsDisableOngoing+0x18>
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e000      	b.n	8001d20 <LL_ADC_IsDisableOngoing+0x1a>
 8001d1e:	2300      	movs	r3, #0
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d40:	f043 0204 	orr.w	r2, r3, #4
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f003 0304 	and.w	r3, r3, #4
 8001d64:	2b04      	cmp	r3, #4
 8001d66:	d101      	bne.n	8001d6c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e000      	b.n	8001d6e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr

08001d7a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	b083      	sub	sp, #12
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	f003 0308 	and.w	r3, r3, #8
 8001d8a:	2b08      	cmp	r3, #8
 8001d8c:	d101      	bne.n	8001d92 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e000      	b.n	8001d94 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001d92:	2300      	movs	r3, #0
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001da0:	b590      	push	{r4, r7, lr}
 8001da2:	b089      	sub	sp, #36	; 0x24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001da8:	2300      	movs	r3, #0
 8001daa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e12b      	b.n	8002012 <HAL_ADC_Init+0x272>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d109      	bne.n	8001ddc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f7ff f8f5 	bl	8000fb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff19 	bl	8001c18 <LL_ADC_IsDeepPowerDownEnabled>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d004      	beq.n	8001df6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff feff 	bl	8001bf4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff ff34 	bl	8001c68 <LL_ADC_IsInternalRegulatorEnabled>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d115      	bne.n	8001e32 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff ff18 	bl	8001c40 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e10:	4b82      	ldr	r3, [pc, #520]	; (800201c <HAL_ADC_Init+0x27c>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	099b      	lsrs	r3, r3, #6
 8001e16:	4a82      	ldr	r2, [pc, #520]	; (8002020 <HAL_ADC_Init+0x280>)
 8001e18:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1c:	099b      	lsrs	r3, r3, #6
 8001e1e:	3301      	adds	r3, #1
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001e24:	e002      	b.n	8001e2c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	3b01      	subs	r3, #1
 8001e2a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d1f9      	bne.n	8001e26 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff ff16 	bl	8001c68 <LL_ADC_IsInternalRegulatorEnabled>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d10d      	bne.n	8001e5e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e46:	f043 0210 	orr.w	r2, r3, #16
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e52:	f043 0201 	orr.w	r2, r3, #1
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f7ff ff76 	bl	8001d54 <LL_ADC_REG_IsConversionOngoing>
 8001e68:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e6e:	f003 0310 	and.w	r3, r3, #16
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f040 80c4 	bne.w	8002000 <HAL_ADC_Init+0x260>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	f040 80c0 	bne.w	8002000 <HAL_ADC_Init+0x260>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e84:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001e88:	f043 0202 	orr.w	r2, r3, #2
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff ff23 	bl	8001ce0 <LL_ADC_IsEnabled>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d110      	bne.n	8001ec2 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001ea0:	4860      	ldr	r0, [pc, #384]	; (8002024 <HAL_ADC_Init+0x284>)
 8001ea2:	f7ff ff1d 	bl	8001ce0 <LL_ADC_IsEnabled>
 8001ea6:	4604      	mov	r4, r0
 8001ea8:	485f      	ldr	r0, [pc, #380]	; (8002028 <HAL_ADC_Init+0x288>)
 8001eaa:	f7ff ff19 	bl	8001ce0 <LL_ADC_IsEnabled>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	4323      	orrs	r3, r4
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d105      	bne.n	8001ec2 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	4619      	mov	r1, r3
 8001ebc:	485b      	ldr	r0, [pc, #364]	; (800202c <HAL_ADC_Init+0x28c>)
 8001ebe:	f7ff fd61 	bl	8001984 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	7e5b      	ldrb	r3, [r3, #25]
 8001ec6:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ecc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001ed2:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001ed8:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ee0:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d106      	bne.n	8001efe <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	045b      	lsls	r3, r3, #17
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d009      	beq.n	8001f1a <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0a:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f12:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	68da      	ldr	r2, [r3, #12]
 8001f20:	4b43      	ldr	r3, [pc, #268]	; (8002030 <HAL_ADC_Init+0x290>)
 8001f22:	4013      	ands	r3, r2
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6812      	ldr	r2, [r2, #0]
 8001f28:	69b9      	ldr	r1, [r7, #24]
 8001f2a:	430b      	orrs	r3, r1
 8001f2c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff ff21 	bl	8001d7a <LL_ADC_INJ_IsConversionOngoing>
 8001f38:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d13d      	bne.n	8001fbc <HAL_ADC_Init+0x21c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d13a      	bne.n	8001fbc <HAL_ADC_Init+0x21c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001f4a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001f52:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001f54:	4313      	orrs	r3, r2
 8001f56:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001f62:	f023 0302 	bic.w	r3, r3, #2
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	6812      	ldr	r2, [r2, #0]
 8001f6a:	69b9      	ldr	r1, [r7, #24]
 8001f6c:	430b      	orrs	r3, r1
 8001f6e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d118      	bne.n	8001fac <HAL_ADC_Init+0x20c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001f84:	f023 0304 	bic.w	r3, r3, #4
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f90:	4311      	orrs	r1, r2
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f96:	4311      	orrs	r1, r2
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f042 0201 	orr.w	r2, r2, #1
 8001fa8:	611a      	str	r2, [r3, #16]
 8001faa:	e007      	b.n	8001fbc <HAL_ADC_Init+0x21c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	691a      	ldr	r2, [r3, #16]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f022 0201 	bic.w	r2, r2, #1
 8001fba:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	691b      	ldr	r3, [r3, #16]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d10c      	bne.n	8001fde <HAL_ADC_Init+0x23e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	f023 010f 	bic.w	r1, r3, #15
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	69db      	ldr	r3, [r3, #28]
 8001fd2:	1e5a      	subs	r2, r3, #1
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	631a      	str	r2, [r3, #48]	; 0x30
 8001fdc:	e007      	b.n	8001fee <HAL_ADC_Init+0x24e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f022 020f 	bic.w	r2, r2, #15
 8001fec:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ff2:	f023 0303 	bic.w	r3, r3, #3
 8001ff6:	f043 0201 	orr.w	r2, r3, #1
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	655a      	str	r2, [r3, #84]	; 0x54
 8001ffe:	e007      	b.n	8002010 <HAL_ADC_Init+0x270>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002004:	f043 0210 	orr.w	r2, r3, #16
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002010:	7ffb      	ldrb	r3, [r7, #31]
}
 8002012:	4618      	mov	r0, r3
 8002014:	3724      	adds	r7, #36	; 0x24
 8002016:	46bd      	mov	sp, r7
 8002018:	bd90      	pop	{r4, r7, pc}
 800201a:	bf00      	nop
 800201c:	20000000 	.word	0x20000000
 8002020:	053e2d63 	.word	0x053e2d63
 8002024:	50040000 	.word	0x50040000
 8002028:	50040100 	.word	0x50040100
 800202c:	50040300 	.word	0x50040300
 8002030:	fff0c007 	.word	0xfff0c007

08002034 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002040:	4850      	ldr	r0, [pc, #320]	; (8002184 <HAL_ADC_Start_DMA+0x150>)
 8002042:	f7ff fdc9 	bl	8001bd8 <LL_ADC_GetMultimode>
 8002046:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff fe81 	bl	8001d54 <LL_ADC_REG_IsConversionOngoing>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	f040 808e 	bne.w	8002176 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002060:	2b01      	cmp	r3, #1
 8002062:	d101      	bne.n	8002068 <HAL_ADC_Start_DMA+0x34>
 8002064:	2302      	movs	r3, #2
 8002066:	e089      	b.n	800217c <HAL_ADC_Start_DMA+0x148>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2201      	movs	r2, #1
 800206c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d005      	beq.n	8002082 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	2b05      	cmp	r3, #5
 800207a:	d002      	beq.n	8002082 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	2b09      	cmp	r3, #9
 8002080:	d172      	bne.n	8002168 <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002082:	68f8      	ldr	r0, [r7, #12]
 8002084:	f000 fc9a 	bl	80029bc <ADC_Enable>
 8002088:	4603      	mov	r3, r0
 800208a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800208c:	7dfb      	ldrb	r3, [r7, #23]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d165      	bne.n	800215e <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002096:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800209a:	f023 0301 	bic.w	r3, r3, #1
 800209e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a37      	ldr	r2, [pc, #220]	; (8002188 <HAL_ADC_Start_DMA+0x154>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d002      	beq.n	80020b6 <HAL_ADC_Start_DMA+0x82>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	e000      	b.n	80020b8 <HAL_ADC_Start_DMA+0x84>
 80020b6:	4b35      	ldr	r3, [pc, #212]	; (800218c <HAL_ADC_Start_DMA+0x158>)
 80020b8:	68fa      	ldr	r2, [r7, #12]
 80020ba:	6812      	ldr	r2, [r2, #0]
 80020bc:	4293      	cmp	r3, r2
 80020be:	d002      	beq.n	80020c6 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d105      	bne.n	80020d2 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d006      	beq.n	80020ec <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e2:	f023 0206 	bic.w	r2, r3, #6
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	659a      	str	r2, [r3, #88]	; 0x58
 80020ea:	e002      	b.n	80020f2 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2200      	movs	r2, #0
 80020f0:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f6:	4a26      	ldr	r2, [pc, #152]	; (8002190 <HAL_ADC_Start_DMA+0x15c>)
 80020f8:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020fe:	4a25      	ldr	r2, [pc, #148]	; (8002194 <HAL_ADC_Start_DMA+0x160>)
 8002100:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002106:	4a24      	ldr	r2, [pc, #144]	; (8002198 <HAL_ADC_Start_DMA+0x164>)
 8002108:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	221c      	movs	r2, #28
 8002110:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2200      	movs	r2, #0
 8002116:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f042 0210 	orr.w	r2, r2, #16
 8002128:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	68da      	ldr	r2, [r3, #12]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f042 0201 	orr.w	r2, r2, #1
 8002138:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	3340      	adds	r3, #64	; 0x40
 8002144:	4619      	mov	r1, r3
 8002146:	68ba      	ldr	r2, [r7, #8]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f001 f8d1 	bl	80032f0 <HAL_DMA_Start_IT>
 800214e:	4603      	mov	r3, r0
 8002150:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff fde8 	bl	8001d2c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800215c:	e00d      	b.n	800217a <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8002166:	e008      	b.n	800217a <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2200      	movs	r2, #0
 8002170:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002174:	e001      	b.n	800217a <HAL_ADC_Start_DMA+0x146>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002176:	2302      	movs	r3, #2
 8002178:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800217a:	7dfb      	ldrb	r3, [r7, #23]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	50040300 	.word	0x50040300
 8002188:	50040100 	.word	0x50040100
 800218c:	50040000 	.word	0x50040000
 8002190:	08002b87 	.word	0x08002b87
 8002194:	08002c5f 	.word	0x08002c5f
 8002198:	08002c7b 	.word	0x08002c7b

0800219c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b0b6      	sub	sp, #216	; 0xd8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021ce:	2300      	movs	r3, #0
 80021d0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d101      	bne.n	80021e6 <HAL_ADC_ConfigChannel+0x22>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e3d5      	b.n	8002992 <HAL_ADC_ConfigChannel+0x7ce>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2201      	movs	r2, #1
 80021ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4618      	mov	r0, r3
 80021f4:	f7ff fdae 	bl	8001d54 <LL_ADC_REG_IsConversionOngoing>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f040 83ba 	bne.w	8002974 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b05      	cmp	r3, #5
 800220e:	d824      	bhi.n	800225a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	3b02      	subs	r3, #2
 8002216:	2b03      	cmp	r3, #3
 8002218:	d81b      	bhi.n	8002252 <HAL_ADC_ConfigChannel+0x8e>
 800221a:	a201      	add	r2, pc, #4	; (adr r2, 8002220 <HAL_ADC_ConfigChannel+0x5c>)
 800221c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002220:	08002231 	.word	0x08002231
 8002224:	08002239 	.word	0x08002239
 8002228:	08002241 	.word	0x08002241
 800222c:	08002249 	.word	0x08002249
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002230:	230c      	movs	r3, #12
 8002232:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002236:	e010      	b.n	800225a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002238:	2312      	movs	r3, #18
 800223a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800223e:	e00c      	b.n	800225a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002240:	2318      	movs	r3, #24
 8002242:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002246:	e008      	b.n	800225a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002248:	f44f 7380 	mov.w	r3, #256	; 0x100
 800224c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002250:	e003      	b.n	800225a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002252:	2306      	movs	r3, #6
 8002254:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002258:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6818      	ldr	r0, [r3, #0]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	461a      	mov	r2, r3
 8002264:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002268:	f7ff fc3b 	bl	8001ae2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff fd6f 	bl	8001d54 <LL_ADC_REG_IsConversionOngoing>
 8002276:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff fd7b 	bl	8001d7a <LL_ADC_INJ_IsConversionOngoing>
 8002284:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002288:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800228c:	2b00      	cmp	r3, #0
 800228e:	f040 81bf 	bne.w	8002610 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002292:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002296:	2b00      	cmp	r3, #0
 8002298:	f040 81ba 	bne.w	8002610 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80022a4:	d10f      	bne.n	80022c6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6818      	ldr	r0, [r3, #0]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2200      	movs	r2, #0
 80022b0:	4619      	mov	r1, r3
 80022b2:	f7ff fc42 	bl	8001b3a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff fbe9 	bl	8001a96 <LL_ADC_SetSamplingTimeCommonConfig>
 80022c4:	e00e      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6818      	ldr	r0, [r3, #0]
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	6819      	ldr	r1, [r3, #0]
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	461a      	mov	r2, r3
 80022d4:	f7ff fc31 	bl	8001b3a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2100      	movs	r1, #0
 80022de:	4618      	mov	r0, r3
 80022e0:	f7ff fbd9 	bl	8001a96 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	695a      	ldr	r2, [r3, #20]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	08db      	lsrs	r3, r3, #3
 80022f0:	f003 0303 	and.w	r3, r3, #3
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	691b      	ldr	r3, [r3, #16]
 8002302:	2b04      	cmp	r3, #4
 8002304:	d00a      	beq.n	800231c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6818      	ldr	r0, [r3, #0]
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	6919      	ldr	r1, [r3, #16]
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002316:	f7ff fb69 	bl	80019ec <LL_ADC_SetOffset>
 800231a:	e179      	b.n	8002610 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2100      	movs	r1, #0
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff fb86 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 8002328:	4603      	mov	r3, r0
 800232a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800232e:	2b00      	cmp	r3, #0
 8002330:	d10a      	bne.n	8002348 <HAL_ADC_ConfigChannel+0x184>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2100      	movs	r1, #0
 8002338:	4618      	mov	r0, r3
 800233a:	f7ff fb7b 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 800233e:	4603      	mov	r3, r0
 8002340:	0e9b      	lsrs	r3, r3, #26
 8002342:	f003 021f 	and.w	r2, r3, #31
 8002346:	e01e      	b.n	8002386 <HAL_ADC_ConfigChannel+0x1c2>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2100      	movs	r1, #0
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff fb70 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 8002354:	4603      	mov	r3, r0
 8002356:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800235a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800235e:	fa93 f3a3 	rbit	r3, r3
 8002362:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002366:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800236a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800236e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002372:	2b00      	cmp	r3, #0
 8002374:	d101      	bne.n	800237a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002376:	2320      	movs	r3, #32
 8002378:	e004      	b.n	8002384 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800237a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800237e:	fab3 f383 	clz	r3, r3
 8002382:	b2db      	uxtb	r3, r3
 8002384:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800238e:	2b00      	cmp	r3, #0
 8002390:	d105      	bne.n	800239e <HAL_ADC_ConfigChannel+0x1da>
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	0e9b      	lsrs	r3, r3, #26
 8002398:	f003 031f 	and.w	r3, r3, #31
 800239c:	e018      	b.n	80023d0 <HAL_ADC_ConfigChannel+0x20c>
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80023aa:	fa93 f3a3 	rbit	r3, r3
 80023ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80023b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80023b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80023ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80023c2:	2320      	movs	r3, #32
 80023c4:	e004      	b.n	80023d0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80023c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80023ca:	fab3 f383 	clz	r3, r3
 80023ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d106      	bne.n	80023e2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2200      	movs	r2, #0
 80023da:	2100      	movs	r1, #0
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff fb3f 	bl	8001a60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	2101      	movs	r1, #1
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff fb23 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 80023ee:	4603      	mov	r3, r0
 80023f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d10a      	bne.n	800240e <HAL_ADC_ConfigChannel+0x24a>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2101      	movs	r1, #1
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff fb18 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 8002404:	4603      	mov	r3, r0
 8002406:	0e9b      	lsrs	r3, r3, #26
 8002408:	f003 021f 	and.w	r2, r3, #31
 800240c:	e01e      	b.n	800244c <HAL_ADC_ConfigChannel+0x288>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2101      	movs	r1, #1
 8002414:	4618      	mov	r0, r3
 8002416:	f7ff fb0d 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 800241a:	4603      	mov	r3, r0
 800241c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002420:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002424:	fa93 f3a3 	rbit	r3, r3
 8002428:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 800242c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002430:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8002434:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002438:	2b00      	cmp	r3, #0
 800243a:	d101      	bne.n	8002440 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800243c:	2320      	movs	r3, #32
 800243e:	e004      	b.n	800244a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002440:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002444:	fab3 f383 	clz	r3, r3
 8002448:	b2db      	uxtb	r3, r3
 800244a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002454:	2b00      	cmp	r3, #0
 8002456:	d105      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x2a0>
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	0e9b      	lsrs	r3, r3, #26
 800245e:	f003 031f 	and.w	r3, r3, #31
 8002462:	e018      	b.n	8002496 <HAL_ADC_ConfigChannel+0x2d2>
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800246c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002470:	fa93 f3a3 	rbit	r3, r3
 8002474:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8002478:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800247c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8002480:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002484:	2b00      	cmp	r3, #0
 8002486:	d101      	bne.n	800248c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002488:	2320      	movs	r3, #32
 800248a:	e004      	b.n	8002496 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 800248c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002490:	fab3 f383 	clz	r3, r3
 8002494:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002496:	429a      	cmp	r2, r3
 8002498:	d106      	bne.n	80024a8 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2200      	movs	r2, #0
 80024a0:	2101      	movs	r1, #1
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fadc 	bl	8001a60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2102      	movs	r1, #2
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff fac0 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 80024b4:	4603      	mov	r3, r0
 80024b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10a      	bne.n	80024d4 <HAL_ADC_ConfigChannel+0x310>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2102      	movs	r1, #2
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7ff fab5 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 80024ca:	4603      	mov	r3, r0
 80024cc:	0e9b      	lsrs	r3, r3, #26
 80024ce:	f003 021f 	and.w	r2, r3, #31
 80024d2:	e01e      	b.n	8002512 <HAL_ADC_ConfigChannel+0x34e>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2102      	movs	r1, #2
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff faaa 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 80024e0:	4603      	mov	r3, r0
 80024e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80024ea:	fa93 f3a3 	rbit	r3, r3
 80024ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80024f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80024f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80024fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002502:	2320      	movs	r3, #32
 8002504:	e004      	b.n	8002510 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002506:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800250a:	fab3 f383 	clz	r3, r3
 800250e:	b2db      	uxtb	r3, r3
 8002510:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800251a:	2b00      	cmp	r3, #0
 800251c:	d105      	bne.n	800252a <HAL_ADC_ConfigChannel+0x366>
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	0e9b      	lsrs	r3, r3, #26
 8002524:	f003 031f 	and.w	r3, r3, #31
 8002528:	e014      	b.n	8002554 <HAL_ADC_ConfigChannel+0x390>
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002530:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002532:	fa93 f3a3 	rbit	r3, r3
 8002536:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8002538:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800253a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 800253e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002546:	2320      	movs	r3, #32
 8002548:	e004      	b.n	8002554 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800254a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800254e:	fab3 f383 	clz	r3, r3
 8002552:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002554:	429a      	cmp	r2, r3
 8002556:	d106      	bne.n	8002566 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2200      	movs	r2, #0
 800255e:	2102      	movs	r1, #2
 8002560:	4618      	mov	r0, r3
 8002562:	f7ff fa7d 	bl	8001a60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2103      	movs	r1, #3
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff fa61 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 8002572:	4603      	mov	r3, r0
 8002574:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002578:	2b00      	cmp	r3, #0
 800257a:	d10a      	bne.n	8002592 <HAL_ADC_ConfigChannel+0x3ce>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2103      	movs	r1, #3
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff fa56 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 8002588:	4603      	mov	r3, r0
 800258a:	0e9b      	lsrs	r3, r3, #26
 800258c:	f003 021f 	and.w	r2, r3, #31
 8002590:	e017      	b.n	80025c2 <HAL_ADC_ConfigChannel+0x3fe>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2103      	movs	r1, #3
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff fa4b 	bl	8001a34 <LL_ADC_GetOffsetChannel>
 800259e:	4603      	mov	r3, r0
 80025a0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80025a4:	fa93 f3a3 	rbit	r3, r3
 80025a8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80025aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025ac:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80025ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d101      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80025b4:	2320      	movs	r3, #32
 80025b6:	e003      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80025b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025ba:	fab3 f383 	clz	r3, r3
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d105      	bne.n	80025da <HAL_ADC_ConfigChannel+0x416>
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	0e9b      	lsrs	r3, r3, #26
 80025d4:	f003 031f 	and.w	r3, r3, #31
 80025d8:	e011      	b.n	80025fe <HAL_ADC_ConfigChannel+0x43a>
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025e2:	fa93 f3a3 	rbit	r3, r3
 80025e6:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80025e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025ea:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80025ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80025f2:	2320      	movs	r3, #32
 80025f4:	e003      	b.n	80025fe <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80025f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025f8:	fab3 f383 	clz	r3, r3
 80025fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80025fe:	429a      	cmp	r2, r3
 8002600:	d106      	bne.n	8002610 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2200      	movs	r2, #0
 8002608:	2103      	movs	r1, #3
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff fa28 	bl	8001a60 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff fb63 	bl	8001ce0 <LL_ADC_IsEnabled>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	f040 813f 	bne.w	80028a0 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6818      	ldr	r0, [r3, #0]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	6819      	ldr	r1, [r3, #0]
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	461a      	mov	r2, r3
 8002630:	f7ff faae 	bl	8001b90 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	4a8e      	ldr	r2, [pc, #568]	; (8002874 <HAL_ADC_ConfigChannel+0x6b0>)
 800263a:	4293      	cmp	r3, r2
 800263c:	f040 8130 	bne.w	80028a0 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800264c:	2b00      	cmp	r3, #0
 800264e:	d10b      	bne.n	8002668 <HAL_ADC_ConfigChannel+0x4a4>
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	0e9b      	lsrs	r3, r3, #26
 8002656:	3301      	adds	r3, #1
 8002658:	f003 031f 	and.w	r3, r3, #31
 800265c:	2b09      	cmp	r3, #9
 800265e:	bf94      	ite	ls
 8002660:	2301      	movls	r3, #1
 8002662:	2300      	movhi	r3, #0
 8002664:	b2db      	uxtb	r3, r3
 8002666:	e019      	b.n	800269c <HAL_ADC_ConfigChannel+0x4d8>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800266e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002670:	fa93 f3a3 	rbit	r3, r3
 8002674:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002676:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002678:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800267a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002680:	2320      	movs	r3, #32
 8002682:	e003      	b.n	800268c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002684:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002686:	fab3 f383 	clz	r3, r3
 800268a:	b2db      	uxtb	r3, r3
 800268c:	3301      	adds	r3, #1
 800268e:	f003 031f 	and.w	r3, r3, #31
 8002692:	2b09      	cmp	r3, #9
 8002694:	bf94      	ite	ls
 8002696:	2301      	movls	r3, #1
 8002698:	2300      	movhi	r3, #0
 800269a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800269c:	2b00      	cmp	r3, #0
 800269e:	d079      	beq.n	8002794 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d107      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x4f8>
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	0e9b      	lsrs	r3, r3, #26
 80026b2:	3301      	adds	r3, #1
 80026b4:	069b      	lsls	r3, r3, #26
 80026b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026ba:	e015      	b.n	80026e8 <HAL_ADC_ConfigChannel+0x524>
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026c4:	fa93 f3a3 	rbit	r3, r3
 80026c8:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80026ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026cc:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80026ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d101      	bne.n	80026d8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80026d4:	2320      	movs	r3, #32
 80026d6:	e003      	b.n	80026e0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80026d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026da:	fab3 f383 	clz	r3, r3
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	3301      	adds	r3, #1
 80026e2:	069b      	lsls	r3, r3, #26
 80026e4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d109      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x544>
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	0e9b      	lsrs	r3, r3, #26
 80026fa:	3301      	adds	r3, #1
 80026fc:	f003 031f 	and.w	r3, r3, #31
 8002700:	2101      	movs	r1, #1
 8002702:	fa01 f303 	lsl.w	r3, r1, r3
 8002706:	e017      	b.n	8002738 <HAL_ADC_ConfigChannel+0x574>
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002710:	fa93 f3a3 	rbit	r3, r3
 8002714:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002716:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002718:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800271a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002720:	2320      	movs	r3, #32
 8002722:	e003      	b.n	800272c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002724:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002726:	fab3 f383 	clz	r3, r3
 800272a:	b2db      	uxtb	r3, r3
 800272c:	3301      	adds	r3, #1
 800272e:	f003 031f 	and.w	r3, r3, #31
 8002732:	2101      	movs	r1, #1
 8002734:	fa01 f303 	lsl.w	r3, r1, r3
 8002738:	ea42 0103 	orr.w	r1, r2, r3
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002744:	2b00      	cmp	r3, #0
 8002746:	d10a      	bne.n	800275e <HAL_ADC_ConfigChannel+0x59a>
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	0e9b      	lsrs	r3, r3, #26
 800274e:	3301      	adds	r3, #1
 8002750:	f003 021f 	and.w	r2, r3, #31
 8002754:	4613      	mov	r3, r2
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	4413      	add	r3, r2
 800275a:	051b      	lsls	r3, r3, #20
 800275c:	e018      	b.n	8002790 <HAL_ADC_ConfigChannel+0x5cc>
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002766:	fa93 f3a3 	rbit	r3, r3
 800276a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800276c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800276e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002776:	2320      	movs	r3, #32
 8002778:	e003      	b.n	8002782 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800277a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800277c:	fab3 f383 	clz	r3, r3
 8002780:	b2db      	uxtb	r3, r3
 8002782:	3301      	adds	r3, #1
 8002784:	f003 021f 	and.w	r2, r3, #31
 8002788:	4613      	mov	r3, r2
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	4413      	add	r3, r2
 800278e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002790:	430b      	orrs	r3, r1
 8002792:	e080      	b.n	8002896 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800279c:	2b00      	cmp	r3, #0
 800279e:	d107      	bne.n	80027b0 <HAL_ADC_ConfigChannel+0x5ec>
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	0e9b      	lsrs	r3, r3, #26
 80027a6:	3301      	adds	r3, #1
 80027a8:	069b      	lsls	r3, r3, #26
 80027aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027ae:	e015      	b.n	80027dc <HAL_ADC_ConfigChannel+0x618>
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027b8:	fa93 f3a3 	rbit	r3, r3
 80027bc:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80027be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80027c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80027c8:	2320      	movs	r3, #32
 80027ca:	e003      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80027cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ce:	fab3 f383 	clz	r3, r3
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	3301      	adds	r3, #1
 80027d6:	069b      	lsls	r3, r3, #26
 80027d8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d109      	bne.n	80027fc <HAL_ADC_ConfigChannel+0x638>
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	0e9b      	lsrs	r3, r3, #26
 80027ee:	3301      	adds	r3, #1
 80027f0:	f003 031f 	and.w	r3, r3, #31
 80027f4:	2101      	movs	r1, #1
 80027f6:	fa01 f303 	lsl.w	r3, r1, r3
 80027fa:	e017      	b.n	800282c <HAL_ADC_ConfigChannel+0x668>
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	fa93 f3a3 	rbit	r3, r3
 8002808:	61bb      	str	r3, [r7, #24]
  return result;
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800280e:	6a3b      	ldr	r3, [r7, #32]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d101      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002814:	2320      	movs	r3, #32
 8002816:	e003      	b.n	8002820 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002818:	6a3b      	ldr	r3, [r7, #32]
 800281a:	fab3 f383 	clz	r3, r3
 800281e:	b2db      	uxtb	r3, r3
 8002820:	3301      	adds	r3, #1
 8002822:	f003 031f 	and.w	r3, r3, #31
 8002826:	2101      	movs	r1, #1
 8002828:	fa01 f303 	lsl.w	r3, r1, r3
 800282c:	ea42 0103 	orr.w	r1, r2, r3
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002838:	2b00      	cmp	r3, #0
 800283a:	d10d      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x694>
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	0e9b      	lsrs	r3, r3, #26
 8002842:	3301      	adds	r3, #1
 8002844:	f003 021f 	and.w	r2, r3, #31
 8002848:	4613      	mov	r3, r2
 800284a:	005b      	lsls	r3, r3, #1
 800284c:	4413      	add	r3, r2
 800284e:	3b1e      	subs	r3, #30
 8002850:	051b      	lsls	r3, r3, #20
 8002852:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002856:	e01d      	b.n	8002894 <HAL_ADC_ConfigChannel+0x6d0>
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	fa93 f3a3 	rbit	r3, r3
 8002864:	60fb      	str	r3, [r7, #12]
  return result;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d103      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002870:	2320      	movs	r3, #32
 8002872:	e005      	b.n	8002880 <HAL_ADC_ConfigChannel+0x6bc>
 8002874:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	fab3 f383 	clz	r3, r3
 800287e:	b2db      	uxtb	r3, r3
 8002880:	3301      	adds	r3, #1
 8002882:	f003 021f 	and.w	r2, r3, #31
 8002886:	4613      	mov	r3, r2
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	4413      	add	r3, r2
 800288c:	3b1e      	subs	r3, #30
 800288e:	051b      	lsls	r3, r3, #20
 8002890:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002894:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800289a:	4619      	mov	r1, r3
 800289c:	f7ff f94d 	bl	8001b3a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	4b3d      	ldr	r3, [pc, #244]	; (800299c <HAL_ADC_ConfigChannel+0x7d8>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d06c      	beq.n	8002986 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028ac:	483c      	ldr	r0, [pc, #240]	; (80029a0 <HAL_ADC_ConfigChannel+0x7dc>)
 80028ae:	f7ff f88f 	bl	80019d0 <LL_ADC_GetCommonPathInternalCh>
 80028b2:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a3a      	ldr	r2, [pc, #232]	; (80029a4 <HAL_ADC_ConfigChannel+0x7e0>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d127      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80028c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80028c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d121      	bne.n	8002910 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a35      	ldr	r2, [pc, #212]	; (80029a8 <HAL_ADC_ConfigChannel+0x7e4>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d157      	bne.n	8002986 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80028da:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80028de:	4619      	mov	r1, r3
 80028e0:	482f      	ldr	r0, [pc, #188]	; (80029a0 <HAL_ADC_ConfigChannel+0x7dc>)
 80028e2:	f7ff f862 	bl	80019aa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028e6:	4b31      	ldr	r3, [pc, #196]	; (80029ac <HAL_ADC_ConfigChannel+0x7e8>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	099b      	lsrs	r3, r3, #6
 80028ec:	4a30      	ldr	r2, [pc, #192]	; (80029b0 <HAL_ADC_ConfigChannel+0x7ec>)
 80028ee:	fba2 2303 	umull	r2, r3, r2, r3
 80028f2:	099b      	lsrs	r3, r3, #6
 80028f4:	1c5a      	adds	r2, r3, #1
 80028f6:	4613      	mov	r3, r2
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	4413      	add	r3, r2
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002900:	e002      	b.n	8002908 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	3b01      	subs	r3, #1
 8002906:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d1f9      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800290e:	e03a      	b.n	8002986 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a27      	ldr	r2, [pc, #156]	; (80029b4 <HAL_ADC_ConfigChannel+0x7f0>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d113      	bne.n	8002942 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800291a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800291e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d10d      	bne.n	8002942 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a1f      	ldr	r2, [pc, #124]	; (80029a8 <HAL_ADC_ConfigChannel+0x7e4>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d12a      	bne.n	8002986 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002930:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002934:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002938:	4619      	mov	r1, r3
 800293a:	4819      	ldr	r0, [pc, #100]	; (80029a0 <HAL_ADC_ConfigChannel+0x7dc>)
 800293c:	f7ff f835 	bl	80019aa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002940:	e021      	b.n	8002986 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a1c      	ldr	r2, [pc, #112]	; (80029b8 <HAL_ADC_ConfigChannel+0x7f4>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d11c      	bne.n	8002986 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800294c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002950:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d116      	bne.n	8002986 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a12      	ldr	r2, [pc, #72]	; (80029a8 <HAL_ADC_ConfigChannel+0x7e4>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d111      	bne.n	8002986 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002962:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002966:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800296a:	4619      	mov	r1, r3
 800296c:	480c      	ldr	r0, [pc, #48]	; (80029a0 <HAL_ADC_ConfigChannel+0x7dc>)
 800296e:	f7ff f81c 	bl	80019aa <LL_ADC_SetCommonPathInternalCh>
 8002972:	e008      	b.n	8002986 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002978:	f043 0220 	orr.w	r2, r3, #32
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800298e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002992:	4618      	mov	r0, r3
 8002994:	37d8      	adds	r7, #216	; 0xd8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	80080000 	.word	0x80080000
 80029a0:	50040300 	.word	0x50040300
 80029a4:	c7520000 	.word	0xc7520000
 80029a8:	50040000 	.word	0x50040000
 80029ac:	20000000 	.word	0x20000000
 80029b0:	053e2d63 	.word	0x053e2d63
 80029b4:	cb840000 	.word	0xcb840000
 80029b8:	80000001 	.word	0x80000001

080029bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80029c4:	2300      	movs	r3, #0
 80029c6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff f987 	bl	8001ce0 <LL_ADC_IsEnabled>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d169      	bne.n	8002aac <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689a      	ldr	r2, [r3, #8]
 80029de:	4b36      	ldr	r3, [pc, #216]	; (8002ab8 <ADC_Enable+0xfc>)
 80029e0:	4013      	ands	r3, r2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d00d      	beq.n	8002a02 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ea:	f043 0210 	orr.w	r2, r3, #16
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f6:	f043 0201 	orr.w	r2, r3, #1
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e055      	b.n	8002aae <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7ff f942 	bl	8001c90 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002a0c:	482b      	ldr	r0, [pc, #172]	; (8002abc <ADC_Enable+0x100>)
 8002a0e:	f7fe ffdf 	bl	80019d0 <LL_ADC_GetCommonPathInternalCh>
 8002a12:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002a14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d013      	beq.n	8002a44 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a1c:	4b28      	ldr	r3, [pc, #160]	; (8002ac0 <ADC_Enable+0x104>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	099b      	lsrs	r3, r3, #6
 8002a22:	4a28      	ldr	r2, [pc, #160]	; (8002ac4 <ADC_Enable+0x108>)
 8002a24:	fba2 2303 	umull	r2, r3, r2, r3
 8002a28:	099b      	lsrs	r3, r3, #6
 8002a2a:	1c5a      	adds	r2, r3, #1
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	4413      	add	r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a36:	e002      	b.n	8002a3e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1f9      	bne.n	8002a38 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002a44:	f7fe ff6e 	bl	8001924 <HAL_GetTick>
 8002a48:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a4a:	e028      	b.n	8002a9e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7ff f945 	bl	8001ce0 <LL_ADC_IsEnabled>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d104      	bne.n	8002a66 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff f915 	bl	8001c90 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a66:	f7fe ff5d 	bl	8001924 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d914      	bls.n	8002a9e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d00d      	beq.n	8002a9e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a86:	f043 0210 	orr.w	r2, r3, #16
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a92:	f043 0201 	orr.w	r2, r3, #1
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e007      	b.n	8002aae <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d1cf      	bne.n	8002a4c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3710      	adds	r7, #16
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	8000003f 	.word	0x8000003f
 8002abc:	50040300 	.word	0x50040300
 8002ac0:	20000000 	.word	0x20000000
 8002ac4:	053e2d63 	.word	0x053e2d63

08002ac8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff f916 	bl	8001d06 <LL_ADC_IsDisableOngoing>
 8002ada:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff f8fd 	bl	8001ce0 <LL_ADC_IsEnabled>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d047      	beq.n	8002b7c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d144      	bne.n	8002b7c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 030d 	and.w	r3, r3, #13
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d10c      	bne.n	8002b1a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff f8d7 	bl	8001cb8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	2203      	movs	r2, #3
 8002b10:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b12:	f7fe ff07 	bl	8001924 <HAL_GetTick>
 8002b16:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b18:	e029      	b.n	8002b6e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b1e:	f043 0210 	orr.w	r2, r3, #16
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b2a:	f043 0201 	orr.w	r2, r3, #1
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e023      	b.n	8002b7e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b36:	f7fe fef5 	bl	8001924 <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d914      	bls.n	8002b6e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00d      	beq.n	8002b6e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b56:	f043 0210 	orr.w	r2, r3, #16
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b62:	f043 0201 	orr.w	r2, r3, #1
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e007      	b.n	8002b7e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1dc      	bne.n	8002b36 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b084      	sub	sp, #16
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b92:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b98:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d14b      	bne.n	8002c38 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ba4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0308 	and.w	r3, r3, #8
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d021      	beq.n	8002bfe <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fe ff7c 	bl	8001abc <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d032      	beq.n	8002c30 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d12b      	bne.n	8002c30 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bdc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002be8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d11f      	bne.n	8002c30 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bf4:	f043 0201 	orr.w	r2, r3, #1
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	655a      	str	r2, [r3, #84]	; 0x54
 8002bfc:	e018      	b.n	8002c30 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d111      	bne.n	8002c30 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d105      	bne.n	8002c30 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c28:	f043 0201 	orr.w	r2, r3, #1
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f7fe fa9b 	bl	800116c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002c36:	e00e      	b.n	8002c56 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c3c:	f003 0310 	and.w	r3, r3, #16
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d003      	beq.n	8002c4c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f7ff fab3 	bl	80021b0 <HAL_ADC_ErrorCallback>
}
 8002c4a:	e004      	b.n	8002c56 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	4798      	blx	r3
}
 8002c56:	bf00      	nop
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b084      	sub	sp, #16
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	f7ff fa95 	bl	800219c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c72:	bf00      	nop
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b084      	sub	sp, #16
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c86:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c8c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c98:	f043 0204 	orr.w	r2, r3, #4
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ca0:	68f8      	ldr	r0, [r7, #12]
 8002ca2:	f7ff fa85 	bl	80021b0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ca6:	bf00      	nop
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}

08002cae <LL_ADC_IsEnabled>:
{
 8002cae:	b480      	push	{r7}
 8002cb0:	b083      	sub	sp, #12
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d101      	bne.n	8002cc6 <LL_ADC_IsEnabled+0x18>
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e000      	b.n	8002cc8 <LL_ADC_IsEnabled+0x1a>
 8002cc6:	2300      	movs	r3, #0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <LL_ADC_StartCalibration>:
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002ce6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002cea:	683a      	ldr	r2, [r7, #0]
 8002cec:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	609a      	str	r2, [r3, #8]
}
 8002cfa:	bf00      	nop
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr

08002d06 <LL_ADC_IsCalibrationOnGoing>:
{
 8002d06:	b480      	push	{r7}
 8002d08:	b083      	sub	sp, #12
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002d16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d1a:	d101      	bne.n	8002d20 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e000      	b.n	8002d22 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	370c      	adds	r7, #12
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr

08002d2e <LL_ADC_REG_IsConversionOngoing>:
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b083      	sub	sp, #12
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f003 0304 	and.w	r3, r3, #4
 8002d3e:	2b04      	cmp	r3, #4
 8002d40:	d101      	bne.n	8002d46 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d42:	2301      	movs	r3, #1
 8002d44:	e000      	b.n	8002d48 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d46:	2300      	movs	r3, #0
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d101      	bne.n	8002d70 <HAL_ADCEx_Calibration_Start+0x1c>
 8002d6c:	2302      	movs	r3, #2
 8002d6e:	e04d      	b.n	8002e0c <HAL_ADCEx_Calibration_Start+0xb8>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f7ff fea5 	bl	8002ac8 <ADC_Disable>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002d82:	7bfb      	ldrb	r3, [r7, #15]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d136      	bne.n	8002df6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d8c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d90:	f023 0302 	bic.w	r3, r3, #2
 8002d94:	f043 0202 	orr.w	r2, r3, #2
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	6839      	ldr	r1, [r7, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff ff96 	bl	8002cd4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002da8:	e014      	b.n	8002dd4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	3301      	adds	r3, #1
 8002dae:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8002db6:	d30d      	bcc.n	8002dd4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dbc:	f023 0312 	bic.w	r3, r3, #18
 8002dc0:	f043 0210 	orr.w	r2, r3, #16
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e01b      	b.n	8002e0c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff ff94 	bl	8002d06 <LL_ADC_IsCalibrationOnGoing>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1e2      	bne.n	8002daa <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002de8:	f023 0303 	bic.w	r3, r3, #3
 8002dec:	f043 0201 	orr.w	r2, r3, #1
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	655a      	str	r2, [r3, #84]	; 0x54
 8002df4:	e005      	b.n	8002e02 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dfa:	f043 0210 	orr.w	r2, r3, #16
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3710      	adds	r7, #16
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002e14:	b590      	push	{r4, r7, lr}
 8002e16:	b09f      	sub	sp, #124	; 0x7c
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d101      	bne.n	8002e32 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e2e:	2302      	movs	r3, #2
 8002e30:	e089      	b.n	8002f46 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002e3e:	2300      	movs	r3, #0
 8002e40:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a42      	ldr	r2, [pc, #264]	; (8002f50 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d102      	bne.n	8002e52 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002e4c:	4b41      	ldr	r3, [pc, #260]	; (8002f54 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002e4e:	60bb      	str	r3, [r7, #8]
 8002e50:	e001      	b.n	8002e56 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002e52:	2300      	movs	r3, #0
 8002e54:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d10b      	bne.n	8002e74 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e60:	f043 0220 	orr.w	r2, r3, #32
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e068      	b.n	8002f46 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7ff ff59 	bl	8002d2e <LL_ADC_REG_IsConversionOngoing>
 8002e7c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7ff ff53 	bl	8002d2e <LL_ADC_REG_IsConversionOngoing>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d14a      	bne.n	8002f24 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002e8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d147      	bne.n	8002f24 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002e94:	4b30      	ldr	r3, [pc, #192]	; (8002f58 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002e96:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d027      	beq.n	8002ef0 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002ea0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	6859      	ldr	r1, [r3, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002eb2:	035b      	lsls	r3, r3, #13
 8002eb4:	430b      	orrs	r3, r1
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eba:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ebc:	4824      	ldr	r0, [pc, #144]	; (8002f50 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002ebe:	f7ff fef6 	bl	8002cae <LL_ADC_IsEnabled>
 8002ec2:	4604      	mov	r4, r0
 8002ec4:	4823      	ldr	r0, [pc, #140]	; (8002f54 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002ec6:	f7ff fef2 	bl	8002cae <LL_ADC_IsEnabled>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	4323      	orrs	r3, r4
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d132      	bne.n	8002f38 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002ed2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002eda:	f023 030f 	bic.w	r3, r3, #15
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	6811      	ldr	r1, [r2, #0]
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	6892      	ldr	r2, [r2, #8]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	431a      	orrs	r2, r3
 8002eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002eec:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002eee:	e023      	b.n	8002f38 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002ef0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ef8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002efa:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002efc:	4814      	ldr	r0, [pc, #80]	; (8002f50 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002efe:	f7ff fed6 	bl	8002cae <LL_ADC_IsEnabled>
 8002f02:	4604      	mov	r4, r0
 8002f04:	4813      	ldr	r0, [pc, #76]	; (8002f54 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002f06:	f7ff fed2 	bl	8002cae <LL_ADC_IsEnabled>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	4323      	orrs	r3, r4
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d112      	bne.n	8002f38 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002f1a:	f023 030f 	bic.w	r3, r3, #15
 8002f1e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002f20:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f22:	e009      	b.n	8002f38 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f28:	f043 0220 	orr.w	r2, r3, #32
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002f36:	e000      	b.n	8002f3a <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f38:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f42:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	377c      	adds	r7, #124	; 0x7c
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd90      	pop	{r4, r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	50040000 	.word	0x50040000
 8002f54:	50040100 	.word	0x50040100
 8002f58:	50040300 	.word	0x50040300

08002f5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f6c:	4b0c      	ldr	r3, [pc, #48]	; (8002fa0 <__NVIC_SetPriorityGrouping+0x44>)
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f72:	68ba      	ldr	r2, [r7, #8]
 8002f74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f78:	4013      	ands	r3, r2
 8002f7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f8e:	4a04      	ldr	r2, [pc, #16]	; (8002fa0 <__NVIC_SetPriorityGrouping+0x44>)
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	60d3      	str	r3, [r2, #12]
}
 8002f94:	bf00      	nop
 8002f96:	3714      	adds	r7, #20
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr
 8002fa0:	e000ed00 	.word	0xe000ed00

08002fa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fa8:	4b04      	ldr	r3, [pc, #16]	; (8002fbc <__NVIC_GetPriorityGrouping+0x18>)
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	0a1b      	lsrs	r3, r3, #8
 8002fae:	f003 0307 	and.w	r3, r3, #7
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	e000ed00 	.word	0xe000ed00

08002fc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	db0b      	blt.n	8002fea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fd2:	79fb      	ldrb	r3, [r7, #7]
 8002fd4:	f003 021f 	and.w	r2, r3, #31
 8002fd8:	4907      	ldr	r1, [pc, #28]	; (8002ff8 <__NVIC_EnableIRQ+0x38>)
 8002fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fde:	095b      	lsrs	r3, r3, #5
 8002fe0:	2001      	movs	r0, #1
 8002fe2:	fa00 f202 	lsl.w	r2, r0, r2
 8002fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fea:	bf00      	nop
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	e000e100 	.word	0xe000e100

08002ffc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	4603      	mov	r3, r0
 8003004:	6039      	str	r1, [r7, #0]
 8003006:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300c:	2b00      	cmp	r3, #0
 800300e:	db0a      	blt.n	8003026 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	b2da      	uxtb	r2, r3
 8003014:	490c      	ldr	r1, [pc, #48]	; (8003048 <__NVIC_SetPriority+0x4c>)
 8003016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301a:	0112      	lsls	r2, r2, #4
 800301c:	b2d2      	uxtb	r2, r2
 800301e:	440b      	add	r3, r1
 8003020:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003024:	e00a      	b.n	800303c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	b2da      	uxtb	r2, r3
 800302a:	4908      	ldr	r1, [pc, #32]	; (800304c <__NVIC_SetPriority+0x50>)
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	3b04      	subs	r3, #4
 8003034:	0112      	lsls	r2, r2, #4
 8003036:	b2d2      	uxtb	r2, r2
 8003038:	440b      	add	r3, r1
 800303a:	761a      	strb	r2, [r3, #24]
}
 800303c:	bf00      	nop
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr
 8003048:	e000e100 	.word	0xe000e100
 800304c:	e000ed00 	.word	0xe000ed00

08003050 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003050:	b480      	push	{r7}
 8003052:	b089      	sub	sp, #36	; 0x24
 8003054:	af00      	add	r7, sp, #0
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	60b9      	str	r1, [r7, #8]
 800305a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f003 0307 	and.w	r3, r3, #7
 8003062:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	f1c3 0307 	rsb	r3, r3, #7
 800306a:	2b04      	cmp	r3, #4
 800306c:	bf28      	it	cs
 800306e:	2304      	movcs	r3, #4
 8003070:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	3304      	adds	r3, #4
 8003076:	2b06      	cmp	r3, #6
 8003078:	d902      	bls.n	8003080 <NVIC_EncodePriority+0x30>
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	3b03      	subs	r3, #3
 800307e:	e000      	b.n	8003082 <NVIC_EncodePriority+0x32>
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003084:	f04f 32ff 	mov.w	r2, #4294967295
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	fa02 f303 	lsl.w	r3, r2, r3
 800308e:	43da      	mvns	r2, r3
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	401a      	ands	r2, r3
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003098:	f04f 31ff 	mov.w	r1, #4294967295
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	fa01 f303 	lsl.w	r3, r1, r3
 80030a2:	43d9      	mvns	r1, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030a8:	4313      	orrs	r3, r2
         );
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3724      	adds	r7, #36	; 0x24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
	...

080030b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	3b01      	subs	r3, #1
 80030c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030c8:	d301      	bcc.n	80030ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ca:	2301      	movs	r3, #1
 80030cc:	e00f      	b.n	80030ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ce:	4a0a      	ldr	r2, [pc, #40]	; (80030f8 <SysTick_Config+0x40>)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	3b01      	subs	r3, #1
 80030d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030d6:	210f      	movs	r1, #15
 80030d8:	f04f 30ff 	mov.w	r0, #4294967295
 80030dc:	f7ff ff8e 	bl	8002ffc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030e0:	4b05      	ldr	r3, [pc, #20]	; (80030f8 <SysTick_Config+0x40>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030e6:	4b04      	ldr	r3, [pc, #16]	; (80030f8 <SysTick_Config+0x40>)
 80030e8:	2207      	movs	r2, #7
 80030ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	e000e010 	.word	0xe000e010

080030fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f7ff ff29 	bl	8002f5c <__NVIC_SetPriorityGrouping>
}
 800310a:	bf00      	nop
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b086      	sub	sp, #24
 8003116:	af00      	add	r7, sp, #0
 8003118:	4603      	mov	r3, r0
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	607a      	str	r2, [r7, #4]
 800311e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003120:	2300      	movs	r3, #0
 8003122:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003124:	f7ff ff3e 	bl	8002fa4 <__NVIC_GetPriorityGrouping>
 8003128:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	68b9      	ldr	r1, [r7, #8]
 800312e:	6978      	ldr	r0, [r7, #20]
 8003130:	f7ff ff8e 	bl	8003050 <NVIC_EncodePriority>
 8003134:	4602      	mov	r2, r0
 8003136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800313a:	4611      	mov	r1, r2
 800313c:	4618      	mov	r0, r3
 800313e:	f7ff ff5d 	bl	8002ffc <__NVIC_SetPriority>
}
 8003142:	bf00      	nop
 8003144:	3718      	adds	r7, #24
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	b082      	sub	sp, #8
 800314e:	af00      	add	r7, sp, #0
 8003150:	4603      	mov	r3, r0
 8003152:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff ff31 	bl	8002fc0 <__NVIC_EnableIRQ>
}
 800315e:	bf00      	nop
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b082      	sub	sp, #8
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7ff ffa2 	bl	80030b8 <SysTick_Config>
 8003174:	4603      	mov	r3, r0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
	...

08003180 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d101      	bne.n	8003192 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e098      	b.n	80032c4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	461a      	mov	r2, r3
 8003198:	4b4d      	ldr	r3, [pc, #308]	; (80032d0 <HAL_DMA_Init+0x150>)
 800319a:	429a      	cmp	r2, r3
 800319c:	d80f      	bhi.n	80031be <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	461a      	mov	r2, r3
 80031a4:	4b4b      	ldr	r3, [pc, #300]	; (80032d4 <HAL_DMA_Init+0x154>)
 80031a6:	4413      	add	r3, r2
 80031a8:	4a4b      	ldr	r2, [pc, #300]	; (80032d8 <HAL_DMA_Init+0x158>)
 80031aa:	fba2 2303 	umull	r2, r3, r2, r3
 80031ae:	091b      	lsrs	r3, r3, #4
 80031b0:	009a      	lsls	r2, r3, #2
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a48      	ldr	r2, [pc, #288]	; (80032dc <HAL_DMA_Init+0x15c>)
 80031ba:	641a      	str	r2, [r3, #64]	; 0x40
 80031bc:	e00e      	b.n	80031dc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	461a      	mov	r2, r3
 80031c4:	4b46      	ldr	r3, [pc, #280]	; (80032e0 <HAL_DMA_Init+0x160>)
 80031c6:	4413      	add	r3, r2
 80031c8:	4a43      	ldr	r2, [pc, #268]	; (80032d8 <HAL_DMA_Init+0x158>)
 80031ca:	fba2 2303 	umull	r2, r3, r2, r3
 80031ce:	091b      	lsrs	r3, r3, #4
 80031d0:	009a      	lsls	r2, r3, #2
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a42      	ldr	r2, [pc, #264]	; (80032e4 <HAL_DMA_Init+0x164>)
 80031da:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2202      	movs	r2, #2
 80031e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80031f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003200:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800320c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003218:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003220:	68fa      	ldr	r2, [r7, #12]
 8003222:	4313      	orrs	r3, r2
 8003224:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	68fa      	ldr	r2, [r7, #12]
 800322c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003236:	d039      	beq.n	80032ac <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323c:	4a27      	ldr	r2, [pc, #156]	; (80032dc <HAL_DMA_Init+0x15c>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d11a      	bne.n	8003278 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003242:	4b29      	ldr	r3, [pc, #164]	; (80032e8 <HAL_DMA_Init+0x168>)
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324a:	f003 031c 	and.w	r3, r3, #28
 800324e:	210f      	movs	r1, #15
 8003250:	fa01 f303 	lsl.w	r3, r1, r3
 8003254:	43db      	mvns	r3, r3
 8003256:	4924      	ldr	r1, [pc, #144]	; (80032e8 <HAL_DMA_Init+0x168>)
 8003258:	4013      	ands	r3, r2
 800325a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800325c:	4b22      	ldr	r3, [pc, #136]	; (80032e8 <HAL_DMA_Init+0x168>)
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6859      	ldr	r1, [r3, #4]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003268:	f003 031c 	and.w	r3, r3, #28
 800326c:	fa01 f303 	lsl.w	r3, r1, r3
 8003270:	491d      	ldr	r1, [pc, #116]	; (80032e8 <HAL_DMA_Init+0x168>)
 8003272:	4313      	orrs	r3, r2
 8003274:	600b      	str	r3, [r1, #0]
 8003276:	e019      	b.n	80032ac <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003278:	4b1c      	ldr	r3, [pc, #112]	; (80032ec <HAL_DMA_Init+0x16c>)
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003280:	f003 031c 	and.w	r3, r3, #28
 8003284:	210f      	movs	r1, #15
 8003286:	fa01 f303 	lsl.w	r3, r1, r3
 800328a:	43db      	mvns	r3, r3
 800328c:	4917      	ldr	r1, [pc, #92]	; (80032ec <HAL_DMA_Init+0x16c>)
 800328e:	4013      	ands	r3, r2
 8003290:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003292:	4b16      	ldr	r3, [pc, #88]	; (80032ec <HAL_DMA_Init+0x16c>)
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6859      	ldr	r1, [r3, #4]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329e:	f003 031c 	and.w	r3, r3, #28
 80032a2:	fa01 f303 	lsl.w	r3, r1, r3
 80032a6:	4911      	ldr	r1, [pc, #68]	; (80032ec <HAL_DMA_Init+0x16c>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3714      	adds	r7, #20
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	40020407 	.word	0x40020407
 80032d4:	bffdfff8 	.word	0xbffdfff8
 80032d8:	cccccccd 	.word	0xcccccccd
 80032dc:	40020000 	.word	0x40020000
 80032e0:	bffdfbf8 	.word	0xbffdfbf8
 80032e4:	40020400 	.word	0x40020400
 80032e8:	400200a8 	.word	0x400200a8
 80032ec:	400204a8 	.word	0x400204a8

080032f0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b086      	sub	sp, #24
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
 80032fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032fe:	2300      	movs	r3, #0
 8003300:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <HAL_DMA_Start_IT+0x20>
 800330c:	2302      	movs	r3, #2
 800330e:	e04b      	b.n	80033a8 <HAL_DMA_Start_IT+0xb8>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b01      	cmp	r3, #1
 8003322:	d13a      	bne.n	800339a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2202      	movs	r2, #2
 8003328:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f022 0201 	bic.w	r2, r2, #1
 8003340:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	68b9      	ldr	r1, [r7, #8]
 8003348:	68f8      	ldr	r0, [r7, #12]
 800334a:	f000 f8e0 	bl	800350e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003352:	2b00      	cmp	r3, #0
 8003354:	d008      	beq.n	8003368 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f042 020e 	orr.w	r2, r2, #14
 8003364:	601a      	str	r2, [r3, #0]
 8003366:	e00f      	b.n	8003388 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 0204 	bic.w	r2, r2, #4
 8003376:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f042 020a 	orr.w	r2, r2, #10
 8003386:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f042 0201 	orr.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	e005      	b.n	80033a6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80033a2:	2302      	movs	r3, #2
 80033a4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80033a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3718      	adds	r7, #24
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033cc:	f003 031c 	and.w	r3, r3, #28
 80033d0:	2204      	movs	r2, #4
 80033d2:	409a      	lsls	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	4013      	ands	r3, r2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d026      	beq.n	800342a <HAL_DMA_IRQHandler+0x7a>
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	f003 0304 	and.w	r3, r3, #4
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d021      	beq.n	800342a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0320 	and.w	r3, r3, #32
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d107      	bne.n	8003404 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f022 0204 	bic.w	r2, r2, #4
 8003402:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003408:	f003 021c 	and.w	r2, r3, #28
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003410:	2104      	movs	r1, #4
 8003412:	fa01 f202 	lsl.w	r2, r1, r2
 8003416:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800341c:	2b00      	cmp	r3, #0
 800341e:	d071      	beq.n	8003504 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003428:	e06c      	b.n	8003504 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800342e:	f003 031c 	and.w	r3, r3, #28
 8003432:	2202      	movs	r2, #2
 8003434:	409a      	lsls	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	4013      	ands	r3, r2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d02e      	beq.n	800349c <HAL_DMA_IRQHandler+0xec>
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d029      	beq.n	800349c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0320 	and.w	r3, r3, #32
 8003452:	2b00      	cmp	r3, #0
 8003454:	d10b      	bne.n	800346e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 020a 	bic.w	r2, r2, #10
 8003464:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003472:	f003 021c 	and.w	r2, r3, #28
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	2102      	movs	r1, #2
 800347c:	fa01 f202 	lsl.w	r2, r1, r2
 8003480:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348e:	2b00      	cmp	r3, #0
 8003490:	d038      	beq.n	8003504 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800349a:	e033      	b.n	8003504 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a0:	f003 031c 	and.w	r3, r3, #28
 80034a4:	2208      	movs	r2, #8
 80034a6:	409a      	lsls	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	4013      	ands	r3, r2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d02a      	beq.n	8003506 <HAL_DMA_IRQHandler+0x156>
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d025      	beq.n	8003506 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f022 020e 	bic.w	r2, r2, #14
 80034c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ce:	f003 021c 	and.w	r2, r3, #28
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	2101      	movs	r1, #1
 80034d8:	fa01 f202 	lsl.w	r2, r1, r2
 80034dc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d004      	beq.n	8003506 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003504:	bf00      	nop
 8003506:	bf00      	nop
}
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}

0800350e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800350e:	b480      	push	{r7}
 8003510:	b085      	sub	sp, #20
 8003512:	af00      	add	r7, sp, #0
 8003514:	60f8      	str	r0, [r7, #12]
 8003516:	60b9      	str	r1, [r7, #8]
 8003518:	607a      	str	r2, [r7, #4]
 800351a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003520:	f003 021c 	and.w	r2, r3, #28
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003528:	2101      	movs	r1, #1
 800352a:	fa01 f202 	lsl.w	r2, r1, r2
 800352e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	683a      	ldr	r2, [r7, #0]
 8003536:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	2b10      	cmp	r3, #16
 800353e:	d108      	bne.n	8003552 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68ba      	ldr	r2, [r7, #8]
 800354e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003550:	e007      	b.n	8003562 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68ba      	ldr	r2, [r7, #8]
 8003558:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	60da      	str	r2, [r3, #12]
}
 8003562:	bf00      	nop
 8003564:	3714      	adds	r7, #20
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
	...

08003570 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800357a:	2300      	movs	r3, #0
 800357c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800357e:	e14e      	b.n	800381e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	2101      	movs	r1, #1
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	fa01 f303 	lsl.w	r3, r1, r3
 800358c:	4013      	ands	r3, r2
 800358e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 8140 	beq.w	8003818 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f003 0303 	and.w	r3, r3, #3
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d005      	beq.n	80035b0 <HAL_GPIO_Init+0x40>
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f003 0303 	and.w	r3, r3, #3
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d130      	bne.n	8003612 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	2203      	movs	r2, #3
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	43db      	mvns	r3, r3
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	4013      	ands	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	68da      	ldr	r2, [r3, #12]
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80035e6:	2201      	movs	r2, #1
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	fa02 f303 	lsl.w	r3, r2, r3
 80035ee:	43db      	mvns	r3, r3
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	4013      	ands	r3, r2
 80035f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	091b      	lsrs	r3, r3, #4
 80035fc:	f003 0201 	and.w	r2, r3, #1
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	693a      	ldr	r2, [r7, #16]
 8003608:	4313      	orrs	r3, r2
 800360a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f003 0303 	and.w	r3, r3, #3
 800361a:	2b03      	cmp	r3, #3
 800361c:	d017      	beq.n	800364e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	2203      	movs	r2, #3
 800362a:	fa02 f303 	lsl.w	r3, r2, r3
 800362e:	43db      	mvns	r3, r3
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	4013      	ands	r3, r2
 8003634:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	689a      	ldr	r2, [r3, #8]
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	fa02 f303 	lsl.w	r3, r2, r3
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	4313      	orrs	r3, r2
 8003646:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	693a      	ldr	r2, [r7, #16]
 800364c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f003 0303 	and.w	r3, r3, #3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d123      	bne.n	80036a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	08da      	lsrs	r2, r3, #3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	3208      	adds	r2, #8
 8003662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003666:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	220f      	movs	r2, #15
 8003672:	fa02 f303 	lsl.w	r3, r2, r3
 8003676:	43db      	mvns	r3, r3
 8003678:	693a      	ldr	r2, [r7, #16]
 800367a:	4013      	ands	r3, r2
 800367c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	691a      	ldr	r2, [r3, #16]
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	f003 0307 	and.w	r3, r3, #7
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	4313      	orrs	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	08da      	lsrs	r2, r3, #3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3208      	adds	r2, #8
 800369c:	6939      	ldr	r1, [r7, #16]
 800369e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	2203      	movs	r2, #3
 80036ae:	fa02 f303 	lsl.w	r3, r2, r3
 80036b2:	43db      	mvns	r3, r3
 80036b4:	693a      	ldr	r2, [r7, #16]
 80036b6:	4013      	ands	r3, r2
 80036b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f003 0203 	and.w	r2, r3, #3
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f000 809a 	beq.w	8003818 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036e4:	4b55      	ldr	r3, [pc, #340]	; (800383c <HAL_GPIO_Init+0x2cc>)
 80036e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036e8:	4a54      	ldr	r2, [pc, #336]	; (800383c <HAL_GPIO_Init+0x2cc>)
 80036ea:	f043 0301 	orr.w	r3, r3, #1
 80036ee:	6613      	str	r3, [r2, #96]	; 0x60
 80036f0:	4b52      	ldr	r3, [pc, #328]	; (800383c <HAL_GPIO_Init+0x2cc>)
 80036f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	60bb      	str	r3, [r7, #8]
 80036fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80036fc:	4a50      	ldr	r2, [pc, #320]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	089b      	lsrs	r3, r3, #2
 8003702:	3302      	adds	r3, #2
 8003704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003708:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	f003 0303 	and.w	r3, r3, #3
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	220f      	movs	r2, #15
 8003714:	fa02 f303 	lsl.w	r3, r2, r3
 8003718:	43db      	mvns	r3, r3
 800371a:	693a      	ldr	r2, [r7, #16]
 800371c:	4013      	ands	r3, r2
 800371e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003726:	d013      	beq.n	8003750 <HAL_GPIO_Init+0x1e0>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a46      	ldr	r2, [pc, #280]	; (8003844 <HAL_GPIO_Init+0x2d4>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d00d      	beq.n	800374c <HAL_GPIO_Init+0x1dc>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a45      	ldr	r2, [pc, #276]	; (8003848 <HAL_GPIO_Init+0x2d8>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d007      	beq.n	8003748 <HAL_GPIO_Init+0x1d8>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a44      	ldr	r2, [pc, #272]	; (800384c <HAL_GPIO_Init+0x2dc>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d101      	bne.n	8003744 <HAL_GPIO_Init+0x1d4>
 8003740:	2303      	movs	r3, #3
 8003742:	e006      	b.n	8003752 <HAL_GPIO_Init+0x1e2>
 8003744:	2307      	movs	r3, #7
 8003746:	e004      	b.n	8003752 <HAL_GPIO_Init+0x1e2>
 8003748:	2302      	movs	r3, #2
 800374a:	e002      	b.n	8003752 <HAL_GPIO_Init+0x1e2>
 800374c:	2301      	movs	r3, #1
 800374e:	e000      	b.n	8003752 <HAL_GPIO_Init+0x1e2>
 8003750:	2300      	movs	r3, #0
 8003752:	697a      	ldr	r2, [r7, #20]
 8003754:	f002 0203 	and.w	r2, r2, #3
 8003758:	0092      	lsls	r2, r2, #2
 800375a:	4093      	lsls	r3, r2
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	4313      	orrs	r3, r2
 8003760:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003762:	4937      	ldr	r1, [pc, #220]	; (8003840 <HAL_GPIO_Init+0x2d0>)
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	089b      	lsrs	r3, r3, #2
 8003768:	3302      	adds	r3, #2
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003770:	4b37      	ldr	r3, [pc, #220]	; (8003850 <HAL_GPIO_Init+0x2e0>)
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	43db      	mvns	r3, r3
 800377a:	693a      	ldr	r2, [r7, #16]
 800377c:	4013      	ands	r3, r2
 800377e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d003      	beq.n	8003794 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	4313      	orrs	r3, r2
 8003792:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003794:	4a2e      	ldr	r2, [pc, #184]	; (8003850 <HAL_GPIO_Init+0x2e0>)
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800379a:	4b2d      	ldr	r3, [pc, #180]	; (8003850 <HAL_GPIO_Init+0x2e0>)
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	43db      	mvns	r3, r3
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	4013      	ands	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	4313      	orrs	r3, r2
 80037bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80037be:	4a24      	ldr	r2, [pc, #144]	; (8003850 <HAL_GPIO_Init+0x2e0>)
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80037c4:	4b22      	ldr	r3, [pc, #136]	; (8003850 <HAL_GPIO_Init+0x2e0>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	43db      	mvns	r3, r3
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4013      	ands	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d003      	beq.n	80037e8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80037e8:	4a19      	ldr	r2, [pc, #100]	; (8003850 <HAL_GPIO_Init+0x2e0>)
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80037ee:	4b18      	ldr	r3, [pc, #96]	; (8003850 <HAL_GPIO_Init+0x2e0>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	43db      	mvns	r3, r3
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	4013      	ands	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4313      	orrs	r3, r2
 8003810:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003812:	4a0f      	ldr	r2, [pc, #60]	; (8003850 <HAL_GPIO_Init+0x2e0>)
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	3301      	adds	r3, #1
 800381c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	fa22 f303 	lsr.w	r3, r2, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	f47f aea9 	bne.w	8003580 <HAL_GPIO_Init+0x10>
  }
}
 800382e:	bf00      	nop
 8003830:	bf00      	nop
 8003832:	371c      	adds	r7, #28
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	40021000 	.word	0x40021000
 8003840:	40010000 	.word	0x40010000
 8003844:	48000400 	.word	0x48000400
 8003848:	48000800 	.word	0x48000800
 800384c:	48000c00 	.word	0x48000c00
 8003850:	40010400 	.word	0x40010400

08003854 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	460b      	mov	r3, r1
 800385e:	807b      	strh	r3, [r7, #2]
 8003860:	4613      	mov	r3, r2
 8003862:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003864:	787b      	ldrb	r3, [r7, #1]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d003      	beq.n	8003872 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800386a:	887a      	ldrh	r2, [r7, #2]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003870:	e002      	b.n	8003878 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003872:	887a      	ldrh	r2, [r7, #2]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003888:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a04      	ldr	r2, [pc, #16]	; (80038a0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800388e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003892:	6013      	str	r3, [r2, #0]
}
 8003894:	bf00      	nop
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	40007000 	.word	0x40007000

080038a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80038a8:	4b04      	ldr	r3, [pc, #16]	; (80038bc <HAL_PWREx_GetVoltageRange+0x18>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	40007000 	.word	0x40007000

080038c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038ce:	d130      	bne.n	8003932 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80038d0:	4b23      	ldr	r3, [pc, #140]	; (8003960 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80038d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038dc:	d038      	beq.n	8003950 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038de:	4b20      	ldr	r3, [pc, #128]	; (8003960 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80038e6:	4a1e      	ldr	r2, [pc, #120]	; (8003960 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038ee:	4b1d      	ldr	r3, [pc, #116]	; (8003964 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2232      	movs	r2, #50	; 0x32
 80038f4:	fb02 f303 	mul.w	r3, r2, r3
 80038f8:	4a1b      	ldr	r2, [pc, #108]	; (8003968 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80038fa:	fba2 2303 	umull	r2, r3, r2, r3
 80038fe:	0c9b      	lsrs	r3, r3, #18
 8003900:	3301      	adds	r3, #1
 8003902:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003904:	e002      	b.n	800390c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	3b01      	subs	r3, #1
 800390a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800390c:	4b14      	ldr	r3, [pc, #80]	; (8003960 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003914:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003918:	d102      	bne.n	8003920 <HAL_PWREx_ControlVoltageScaling+0x60>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1f2      	bne.n	8003906 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003920:	4b0f      	ldr	r3, [pc, #60]	; (8003960 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003922:	695b      	ldr	r3, [r3, #20]
 8003924:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003928:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800392c:	d110      	bne.n	8003950 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e00f      	b.n	8003952 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003932:	4b0b      	ldr	r3, [pc, #44]	; (8003960 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800393a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800393e:	d007      	beq.n	8003950 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003940:	4b07      	ldr	r3, [pc, #28]	; (8003960 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003948:	4a05      	ldr	r2, [pc, #20]	; (8003960 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800394a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800394e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3714      	adds	r7, #20
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	40007000 	.word	0x40007000
 8003964:	20000000 	.word	0x20000000
 8003968:	431bde83 	.word	0x431bde83

0800396c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b08a      	sub	sp, #40	; 0x28
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d102      	bne.n	8003980 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	f000 bc4f 	b.w	800421e <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003980:	4b97      	ldr	r3, [pc, #604]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f003 030c 	and.w	r3, r3, #12
 8003988:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800398a:	4b95      	ldr	r3, [pc, #596]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	f003 0303 	and.w	r3, r3, #3
 8003992:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0310 	and.w	r3, r3, #16
 800399c:	2b00      	cmp	r3, #0
 800399e:	f000 80e6 	beq.w	8003b6e <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039a2:	6a3b      	ldr	r3, [r7, #32]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d007      	beq.n	80039b8 <HAL_RCC_OscConfig+0x4c>
 80039a8:	6a3b      	ldr	r3, [r7, #32]
 80039aa:	2b0c      	cmp	r3, #12
 80039ac:	f040 808d 	bne.w	8003aca <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	f040 8089 	bne.w	8003aca <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039b8:	4b89      	ldr	r3, [pc, #548]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0302 	and.w	r3, r3, #2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d006      	beq.n	80039d2 <HAL_RCC_OscConfig+0x66>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	69db      	ldr	r3, [r3, #28]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d102      	bne.n	80039d2 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	f000 bc26 	b.w	800421e <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039d6:	4b82      	ldr	r3, [pc, #520]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0308 	and.w	r3, r3, #8
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d004      	beq.n	80039ec <HAL_RCC_OscConfig+0x80>
 80039e2:	4b7f      	ldr	r3, [pc, #508]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039ea:	e005      	b.n	80039f8 <HAL_RCC_OscConfig+0x8c>
 80039ec:	4b7c      	ldr	r3, [pc, #496]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 80039ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039f2:	091b      	lsrs	r3, r3, #4
 80039f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d224      	bcs.n	8003a46 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a00:	4618      	mov	r0, r3
 8003a02:	f000 fdd9 	bl	80045b8 <RCC_SetFlashLatencyFromMSIRange>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d002      	beq.n	8003a12 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	f000 bc06 	b.w	800421e <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a12:	4b73      	ldr	r3, [pc, #460]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a72      	ldr	r2, [pc, #456]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a18:	f043 0308 	orr.w	r3, r3, #8
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	4b70      	ldr	r3, [pc, #448]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2a:	496d      	ldr	r1, [pc, #436]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a30:	4b6b      	ldr	r3, [pc, #428]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a1b      	ldr	r3, [r3, #32]
 8003a3c:	021b      	lsls	r3, r3, #8
 8003a3e:	4968      	ldr	r1, [pc, #416]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	604b      	str	r3, [r1, #4]
 8003a44:	e025      	b.n	8003a92 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a46:	4b66      	ldr	r3, [pc, #408]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a65      	ldr	r2, [pc, #404]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a4c:	f043 0308 	orr.w	r3, r3, #8
 8003a50:	6013      	str	r3, [r2, #0]
 8003a52:	4b63      	ldr	r3, [pc, #396]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5e:	4960      	ldr	r1, [pc, #384]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a64:	4b5e      	ldr	r3, [pc, #376]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a1b      	ldr	r3, [r3, #32]
 8003a70:	021b      	lsls	r3, r3, #8
 8003a72:	495b      	ldr	r1, [pc, #364]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a74:	4313      	orrs	r3, r2
 8003a76:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a78:	6a3b      	ldr	r3, [r7, #32]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d109      	bne.n	8003a92 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a82:	4618      	mov	r0, r3
 8003a84:	f000 fd98 	bl	80045b8 <RCC_SetFlashLatencyFromMSIRange>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e3c5      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a92:	f000 fccd 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 8003a96:	4602      	mov	r2, r0
 8003a98:	4b51      	ldr	r3, [pc, #324]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	091b      	lsrs	r3, r3, #4
 8003a9e:	f003 030f 	and.w	r3, r3, #15
 8003aa2:	4950      	ldr	r1, [pc, #320]	; (8003be4 <HAL_RCC_OscConfig+0x278>)
 8003aa4:	5ccb      	ldrb	r3, [r1, r3]
 8003aa6:	f003 031f 	and.w	r3, r3, #31
 8003aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8003aae:	4a4e      	ldr	r2, [pc, #312]	; (8003be8 <HAL_RCC_OscConfig+0x27c>)
 8003ab0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003ab2:	4b4e      	ldr	r3, [pc, #312]	; (8003bec <HAL_RCC_OscConfig+0x280>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f7fd fee4 	bl	8001884 <HAL_InitTick>
 8003abc:	4603      	mov	r3, r0
 8003abe:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8003ac0:	7dfb      	ldrb	r3, [r7, #23]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d052      	beq.n	8003b6c <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8003ac6:	7dfb      	ldrb	r3, [r7, #23]
 8003ac8:	e3a9      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	69db      	ldr	r3, [r3, #28]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d032      	beq.n	8003b38 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ad2:	4b43      	ldr	r3, [pc, #268]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a42      	ldr	r2, [pc, #264]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003ad8:	f043 0301 	orr.w	r3, r3, #1
 8003adc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003ade:	f7fd ff21 	bl	8001924 <HAL_GetTick>
 8003ae2:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ae4:	e008      	b.n	8003af8 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ae6:	f7fd ff1d 	bl	8001924 <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e392      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003af8:	4b39      	ldr	r3, [pc, #228]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0f0      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b04:	4b36      	ldr	r3, [pc, #216]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a35      	ldr	r2, [pc, #212]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003b0a:	f043 0308 	orr.w	r3, r3, #8
 8003b0e:	6013      	str	r3, [r2, #0]
 8003b10:	4b33      	ldr	r3, [pc, #204]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1c:	4930      	ldr	r1, [pc, #192]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b22:	4b2f      	ldr	r3, [pc, #188]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	021b      	lsls	r3, r3, #8
 8003b30:	492b      	ldr	r1, [pc, #172]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	604b      	str	r3, [r1, #4]
 8003b36:	e01a      	b.n	8003b6e <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b38:	4b29      	ldr	r3, [pc, #164]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a28      	ldr	r2, [pc, #160]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003b3e:	f023 0301 	bic.w	r3, r3, #1
 8003b42:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b44:	f7fd feee 	bl	8001924 <HAL_GetTick>
 8003b48:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b4c:	f7fd feea 	bl	8001924 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e35f      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b5e:	4b20      	ldr	r3, [pc, #128]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x1e0>
 8003b6a:	e000      	b.n	8003b6e <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d073      	beq.n	8003c62 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003b7a:	6a3b      	ldr	r3, [r7, #32]
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d005      	beq.n	8003b8c <HAL_RCC_OscConfig+0x220>
 8003b80:	6a3b      	ldr	r3, [r7, #32]
 8003b82:	2b0c      	cmp	r3, #12
 8003b84:	d10e      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	2b03      	cmp	r3, #3
 8003b8a:	d10b      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b8c:	4b14      	ldr	r3, [pc, #80]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d063      	beq.n	8003c60 <HAL_RCC_OscConfig+0x2f4>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d15f      	bne.n	8003c60 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e33c      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bac:	d106      	bne.n	8003bbc <HAL_RCC_OscConfig+0x250>
 8003bae:	4b0c      	ldr	r3, [pc, #48]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a0b      	ldr	r2, [pc, #44]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bb8:	6013      	str	r3, [r2, #0]
 8003bba:	e025      	b.n	8003c08 <HAL_RCC_OscConfig+0x29c>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bc4:	d114      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x284>
 8003bc6:	4b06      	ldr	r3, [pc, #24]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a05      	ldr	r2, [pc, #20]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003bcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bd0:	6013      	str	r3, [r2, #0]
 8003bd2:	4b03      	ldr	r3, [pc, #12]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a02      	ldr	r2, [pc, #8]	; (8003be0 <HAL_RCC_OscConfig+0x274>)
 8003bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	e013      	b.n	8003c08 <HAL_RCC_OscConfig+0x29c>
 8003be0:	40021000 	.word	0x40021000
 8003be4:	080085bc 	.word	0x080085bc
 8003be8:	20000000 	.word	0x20000000
 8003bec:	20000004 	.word	0x20000004
 8003bf0:	4b8f      	ldr	r3, [pc, #572]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a8e      	ldr	r2, [pc, #568]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003bf6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bfa:	6013      	str	r3, [r2, #0]
 8003bfc:	4b8c      	ldr	r3, [pc, #560]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a8b      	ldr	r2, [pc, #556]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d013      	beq.n	8003c38 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c10:	f7fd fe88 	bl	8001924 <HAL_GetTick>
 8003c14:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c16:	e008      	b.n	8003c2a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c18:	f7fd fe84 	bl	8001924 <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	2b64      	cmp	r3, #100	; 0x64
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e2f9      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c2a:	4b81      	ldr	r3, [pc, #516]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d0f0      	beq.n	8003c18 <HAL_RCC_OscConfig+0x2ac>
 8003c36:	e014      	b.n	8003c62 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c38:	f7fd fe74 	bl	8001924 <HAL_GetTick>
 8003c3c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c40:	f7fd fe70 	bl	8001924 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b64      	cmp	r3, #100	; 0x64
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e2e5      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c52:	4b77      	ldr	r3, [pc, #476]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1f0      	bne.n	8003c40 <HAL_RCC_OscConfig+0x2d4>
 8003c5e:	e000      	b.n	8003c62 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0302 	and.w	r3, r3, #2
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d060      	beq.n	8003d30 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003c6e:	6a3b      	ldr	r3, [r7, #32]
 8003c70:	2b04      	cmp	r3, #4
 8003c72:	d005      	beq.n	8003c80 <HAL_RCC_OscConfig+0x314>
 8003c74:	6a3b      	ldr	r3, [r7, #32]
 8003c76:	2b0c      	cmp	r3, #12
 8003c78:	d119      	bne.n	8003cae <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d116      	bne.n	8003cae <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c80:	4b6b      	ldr	r3, [pc, #428]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d005      	beq.n	8003c98 <HAL_RCC_OscConfig+0x32c>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e2c2      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c98:	4b65      	ldr	r3, [pc, #404]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	691b      	ldr	r3, [r3, #16]
 8003ca4:	061b      	lsls	r3, r3, #24
 8003ca6:	4962      	ldr	r1, [pc, #392]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cac:	e040      	b.n	8003d30 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d023      	beq.n	8003cfe <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cb6:	4b5e      	ldr	r3, [pc, #376]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a5d      	ldr	r2, [pc, #372]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc2:	f7fd fe2f 	bl	8001924 <HAL_GetTick>
 8003cc6:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cc8:	e008      	b.n	8003cdc <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cca:	f7fd fe2b 	bl	8001924 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d901      	bls.n	8003cdc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e2a0      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cdc:	4b54      	ldr	r3, [pc, #336]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0f0      	beq.n	8003cca <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ce8:	4b51      	ldr	r3, [pc, #324]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	061b      	lsls	r3, r3, #24
 8003cf6:	494e      	ldr	r1, [pc, #312]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	604b      	str	r3, [r1, #4]
 8003cfc:	e018      	b.n	8003d30 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cfe:	4b4c      	ldr	r3, [pc, #304]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a4b      	ldr	r2, [pc, #300]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0a:	f7fd fe0b 	bl	8001924 <HAL_GetTick>
 8003d0e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d10:	e008      	b.n	8003d24 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d12:	f7fd fe07 	bl	8001924 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e27c      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d24:	4b42      	ldr	r3, [pc, #264]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1f0      	bne.n	8003d12 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0308 	and.w	r3, r3, #8
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 8082 	beq.w	8003e42 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d05f      	beq.n	8003e06 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8003d46:	4b3a      	ldr	r3, [pc, #232]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d4c:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699a      	ldr	r2, [r3, #24]
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	f003 0310 	and.w	r3, r3, #16
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d037      	beq.n	8003dcc <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d006      	beq.n	8003d74 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d101      	bne.n	8003d74 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e254      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d01b      	beq.n	8003db6 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8003d7e:	4b2c      	ldr	r3, [pc, #176]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d84:	4a2a      	ldr	r2, [pc, #168]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003d86:	f023 0301 	bic.w	r3, r3, #1
 8003d8a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d8e:	f7fd fdc9 	bl	8001924 <HAL_GetTick>
 8003d92:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d94:	e008      	b.n	8003da8 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d96:	f7fd fdc5 	bl	8001924 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b11      	cmp	r3, #17
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e23a      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003da8:	4b21      	ldr	r3, [pc, #132]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003daa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1ef      	bne.n	8003d96 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8003db6:	4b1e      	ldr	r3, [pc, #120]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003db8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dbc:	f023 0210 	bic.w	r2, r3, #16
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	491a      	ldr	r1, [pc, #104]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dcc:	4b18      	ldr	r3, [pc, #96]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dd2:	4a17      	ldr	r2, [pc, #92]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003dd4:	f043 0301 	orr.w	r3, r3, #1
 8003dd8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ddc:	f7fd fda2 	bl	8001924 <HAL_GetTick>
 8003de0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003de2:	e008      	b.n	8003df6 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003de4:	f7fd fd9e 	bl	8001924 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b11      	cmp	r3, #17
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e213      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003df6:	4b0e      	ldr	r3, [pc, #56]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0ef      	beq.n	8003de4 <HAL_RCC_OscConfig+0x478>
 8003e04:	e01d      	b.n	8003e42 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e06:	4b0a      	ldr	r3, [pc, #40]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003e08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e0c:	4a08      	ldr	r2, [pc, #32]	; (8003e30 <HAL_RCC_OscConfig+0x4c4>)
 8003e0e:	f023 0301 	bic.w	r3, r3, #1
 8003e12:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e16:	f7fd fd85 	bl	8001924 <HAL_GetTick>
 8003e1a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e1c:	e00a      	b.n	8003e34 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e1e:	f7fd fd81 	bl	8001924 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b11      	cmp	r3, #17
 8003e2a:	d903      	bls.n	8003e34 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e1f6      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
 8003e30:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e34:	4ba9      	ldr	r3, [pc, #676]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1ed      	bne.n	8003e1e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0304 	and.w	r3, r3, #4
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 80bd 	beq.w	8003fca <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e50:	2300      	movs	r3, #0
 8003e52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003e56:	4ba1      	ldr	r3, [pc, #644]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d10e      	bne.n	8003e80 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e62:	4b9e      	ldr	r3, [pc, #632]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e66:	4a9d      	ldr	r2, [pc, #628]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003e68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e6c:	6593      	str	r3, [r2, #88]	; 0x58
 8003e6e:	4b9b      	ldr	r3, [pc, #620]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e76:	60fb      	str	r3, [r7, #12]
 8003e78:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e80:	4b97      	ldr	r3, [pc, #604]	; (80040e0 <HAL_RCC_OscConfig+0x774>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d118      	bne.n	8003ebe <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e8c:	4b94      	ldr	r3, [pc, #592]	; (80040e0 <HAL_RCC_OscConfig+0x774>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a93      	ldr	r2, [pc, #588]	; (80040e0 <HAL_RCC_OscConfig+0x774>)
 8003e92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e98:	f7fd fd44 	bl	8001924 <HAL_GetTick>
 8003e9c:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e9e:	e008      	b.n	8003eb2 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ea0:	f7fd fd40 	bl	8001924 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e1b5      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eb2:	4b8b      	ldr	r3, [pc, #556]	; (80040e0 <HAL_RCC_OscConfig+0x774>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0f0      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d02c      	beq.n	8003f24 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8003eca:	4b84      	ldr	r3, [pc, #528]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ed0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003edc:	497f      	ldr	r1, [pc, #508]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 0304 	and.w	r3, r3, #4
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d010      	beq.n	8003f12 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003ef0:	4b7a      	ldr	r3, [pc, #488]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ef6:	4a79      	ldr	r2, [pc, #484]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003ef8:	f043 0304 	orr.w	r3, r3, #4
 8003efc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003f00:	4b76      	ldr	r3, [pc, #472]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f06:	4a75      	ldr	r2, [pc, #468]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003f08:	f043 0301 	orr.w	r3, r3, #1
 8003f0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f10:	e018      	b.n	8003f44 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003f12:	4b72      	ldr	r3, [pc, #456]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f18:	4a70      	ldr	r2, [pc, #448]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003f1a:	f043 0301 	orr.w	r3, r3, #1
 8003f1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f22:	e00f      	b.n	8003f44 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003f24:	4b6d      	ldr	r3, [pc, #436]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f2a:	4a6c      	ldr	r2, [pc, #432]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003f2c:	f023 0301 	bic.w	r3, r3, #1
 8003f30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003f34:	4b69      	ldr	r3, [pc, #420]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f3a:	4a68      	ldr	r2, [pc, #416]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003f3c:	f023 0304 	bic.w	r3, r3, #4
 8003f40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d016      	beq.n	8003f7a <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f4c:	f7fd fcea 	bl	8001924 <HAL_GetTick>
 8003f50:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f52:	e00a      	b.n	8003f6a <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f54:	f7fd fce6 	bl	8001924 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e159      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f6a:	4b5c      	ldr	r3, [pc, #368]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0ed      	beq.n	8003f54 <HAL_RCC_OscConfig+0x5e8>
 8003f78:	e01d      	b.n	8003fb6 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f7a:	f7fd fcd3 	bl	8001924 <HAL_GetTick>
 8003f7e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f80:	e00a      	b.n	8003f98 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f82:	f7fd fccf 	bl	8001924 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d901      	bls.n	8003f98 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e142      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f98:	4b50      	ldr	r3, [pc, #320]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d1ed      	bne.n	8003f82 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8003fa6:	4b4d      	ldr	r3, [pc, #308]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fac:	4a4b      	ldr	r2, [pc, #300]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003fae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d105      	bne.n	8003fca <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fbe:	4b47      	ldr	r3, [pc, #284]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fc2:	4a46      	ldr	r2, [pc, #280]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003fc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fc8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0320 	and.w	r3, r3, #32
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d03c      	beq.n	8004050 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d01c      	beq.n	8004018 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003fde:	4b3f      	ldr	r3, [pc, #252]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003fe0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fe4:	4a3d      	ldr	r2, [pc, #244]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8003fe6:	f043 0301 	orr.w	r3, r3, #1
 8003fea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fee:	f7fd fc99 	bl	8001924 <HAL_GetTick>
 8003ff2:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ff4:	e008      	b.n	8004008 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ff6:	f7fd fc95 	bl	8001924 <HAL_GetTick>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	2b02      	cmp	r3, #2
 8004002:	d901      	bls.n	8004008 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e10a      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004008:	4b34      	ldr	r3, [pc, #208]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 800400a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800400e:	f003 0302 	and.w	r3, r3, #2
 8004012:	2b00      	cmp	r3, #0
 8004014:	d0ef      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x68a>
 8004016:	e01b      	b.n	8004050 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004018:	4b30      	ldr	r3, [pc, #192]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 800401a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800401e:	4a2f      	ldr	r2, [pc, #188]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8004020:	f023 0301 	bic.w	r3, r3, #1
 8004024:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004028:	f7fd fc7c 	bl	8001924 <HAL_GetTick>
 800402c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004030:	f7fd fc78 	bl	8001924 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b02      	cmp	r3, #2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e0ed      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004042:	4b26      	ldr	r3, [pc, #152]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8004044:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1ef      	bne.n	8004030 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004054:	2b00      	cmp	r3, #0
 8004056:	f000 80e1 	beq.w	800421c <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800405e:	2b02      	cmp	r3, #2
 8004060:	f040 80b5 	bne.w	80041ce <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004064:	4b1d      	ldr	r3, [pc, #116]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	f003 0203 	and.w	r2, r3, #3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004074:	429a      	cmp	r2, r3
 8004076:	d124      	bne.n	80040c2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004082:	3b01      	subs	r3, #1
 8004084:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004086:	429a      	cmp	r2, r3
 8004088:	d11b      	bne.n	80040c2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004094:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004096:	429a      	cmp	r2, r3
 8004098:	d113      	bne.n	80040c2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040a4:	085b      	lsrs	r3, r3, #1
 80040a6:	3b01      	subs	r3, #1
 80040a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d109      	bne.n	80040c2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b8:	085b      	lsrs	r3, r3, #1
 80040ba:	3b01      	subs	r3, #1
 80040bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040be:	429a      	cmp	r2, r3
 80040c0:	d05f      	beq.n	8004182 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040c2:	6a3b      	ldr	r3, [r7, #32]
 80040c4:	2b0c      	cmp	r3, #12
 80040c6:	d05a      	beq.n	800417e <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80040c8:	4b04      	ldr	r3, [pc, #16]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a03      	ldr	r2, [pc, #12]	; (80040dc <HAL_RCC_OscConfig+0x770>)
 80040ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040d2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80040d4:	f7fd fc26 	bl	8001924 <HAL_GetTick>
 80040d8:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040da:	e00c      	b.n	80040f6 <HAL_RCC_OscConfig+0x78a>
 80040dc:	40021000 	.word	0x40021000
 80040e0:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040e4:	f7fd fc1e 	bl	8001924 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e093      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040f6:	4b4c      	ldr	r3, [pc, #304]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1f0      	bne.n	80040e4 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004102:	4b49      	ldr	r3, [pc, #292]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 8004104:	68da      	ldr	r2, [r3, #12]
 8004106:	4b49      	ldr	r3, [pc, #292]	; (800422c <HAL_RCC_OscConfig+0x8c0>)
 8004108:	4013      	ands	r3, r2
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004112:	3a01      	subs	r2, #1
 8004114:	0112      	lsls	r2, r2, #4
 8004116:	4311      	orrs	r1, r2
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800411c:	0212      	lsls	r2, r2, #8
 800411e:	4311      	orrs	r1, r2
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004124:	0852      	lsrs	r2, r2, #1
 8004126:	3a01      	subs	r2, #1
 8004128:	0552      	lsls	r2, r2, #21
 800412a:	4311      	orrs	r1, r2
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004130:	0852      	lsrs	r2, r2, #1
 8004132:	3a01      	subs	r2, #1
 8004134:	0652      	lsls	r2, r2, #25
 8004136:	430a      	orrs	r2, r1
 8004138:	493b      	ldr	r1, [pc, #236]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 800413a:	4313      	orrs	r3, r2
 800413c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800413e:	4b3a      	ldr	r3, [pc, #232]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a39      	ldr	r2, [pc, #228]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 8004144:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004148:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800414a:	4b37      	ldr	r3, [pc, #220]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	4a36      	ldr	r2, [pc, #216]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 8004150:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004154:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004156:	f7fd fbe5 	bl	8001924 <HAL_GetTick>
 800415a:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800415c:	e008      	b.n	8004170 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800415e:	f7fd fbe1 	bl	8001924 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d901      	bls.n	8004170 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e056      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004170:	4b2d      	ldr	r3, [pc, #180]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d0f0      	beq.n	800415e <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800417c:	e04e      	b.n	800421c <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e04d      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004182:	4b29      	ldr	r3, [pc, #164]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800418a:	2b00      	cmp	r3, #0
 800418c:	d146      	bne.n	800421c <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800418e:	4b26      	ldr	r3, [pc, #152]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a25      	ldr	r2, [pc, #148]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 8004194:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004198:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800419a:	4b23      	ldr	r3, [pc, #140]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	4a22      	ldr	r2, [pc, #136]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 80041a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041a4:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80041a6:	f7fd fbbd 	bl	8001924 <HAL_GetTick>
 80041aa:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041ac:	e008      	b.n	80041c0 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ae:	f7fd fbb9 	bl	8001924 <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d901      	bls.n	80041c0 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e02e      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041c0:	4b19      	ldr	r3, [pc, #100]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d0f0      	beq.n	80041ae <HAL_RCC_OscConfig+0x842>
 80041cc:	e026      	b.n	800421c <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041ce:	6a3b      	ldr	r3, [r7, #32]
 80041d0:	2b0c      	cmp	r3, #12
 80041d2:	d021      	beq.n	8004218 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041d4:	4b14      	ldr	r3, [pc, #80]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a13      	ldr	r2, [pc, #76]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 80041da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e0:	f7fd fba0 	bl	8001924 <HAL_GetTick>
 80041e4:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041e6:	e008      	b.n	80041fa <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e8:	f7fd fb9c 	bl	8001924 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e011      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041fa:	4b0b      	ldr	r3, [pc, #44]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1f0      	bne.n	80041e8 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8004206:	4b08      	ldr	r3, [pc, #32]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	4a07      	ldr	r2, [pc, #28]	; (8004228 <HAL_RCC_OscConfig+0x8bc>)
 800420c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004210:	f023 0303 	bic.w	r3, r3, #3
 8004214:	60d3      	str	r3, [r2, #12]
 8004216:	e001      	b.n	800421c <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e000      	b.n	800421e <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3728      	adds	r7, #40	; 0x28
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	40021000 	.word	0x40021000
 800422c:	f99f808c 	.word	0xf99f808c

08004230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d101      	bne.n	8004244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e0e7      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004244:	4b75      	ldr	r3, [pc, #468]	; (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0307 	and.w	r3, r3, #7
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	429a      	cmp	r2, r3
 8004250:	d910      	bls.n	8004274 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004252:	4b72      	ldr	r3, [pc, #456]	; (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f023 0207 	bic.w	r2, r3, #7
 800425a:	4970      	ldr	r1, [pc, #448]	; (800441c <HAL_RCC_ClockConfig+0x1ec>)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	4313      	orrs	r3, r2
 8004260:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004262:	4b6e      	ldr	r3, [pc, #440]	; (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0307 	and.w	r3, r3, #7
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	429a      	cmp	r2, r3
 800426e:	d001      	beq.n	8004274 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e0cf      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d010      	beq.n	80042a2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689a      	ldr	r2, [r3, #8]
 8004284:	4b66      	ldr	r3, [pc, #408]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800428c:	429a      	cmp	r2, r3
 800428e:	d908      	bls.n	80042a2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004290:	4b63      	ldr	r3, [pc, #396]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	4960      	ldr	r1, [pc, #384]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d04c      	beq.n	8004348 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2b03      	cmp	r3, #3
 80042b4:	d107      	bne.n	80042c6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042b6:	4b5a      	ldr	r3, [pc, #360]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d121      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e0a6      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d107      	bne.n	80042de <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042ce:	4b54      	ldr	r3, [pc, #336]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d115      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e09a      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d107      	bne.n	80042f6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042e6:	4b4e      	ldr	r3, [pc, #312]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d109      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e08e      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042f6:	4b4a      	ldr	r3, [pc, #296]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e086      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004306:	4b46      	ldr	r3, [pc, #280]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f023 0203 	bic.w	r2, r3, #3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	4943      	ldr	r1, [pc, #268]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004314:	4313      	orrs	r3, r2
 8004316:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004318:	f7fd fb04 	bl	8001924 <HAL_GetTick>
 800431c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800431e:	e00a      	b.n	8004336 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004320:	f7fd fb00 	bl	8001924 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	f241 3288 	movw	r2, #5000	; 0x1388
 800432e:	4293      	cmp	r3, r2
 8004330:	d901      	bls.n	8004336 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e06e      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004336:	4b3a      	ldr	r3, [pc, #232]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f003 020c 	and.w	r2, r3, #12
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	429a      	cmp	r2, r3
 8004346:	d1eb      	bne.n	8004320 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0302 	and.w	r3, r3, #2
 8004350:	2b00      	cmp	r3, #0
 8004352:	d010      	beq.n	8004376 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	4b31      	ldr	r3, [pc, #196]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004360:	429a      	cmp	r2, r3
 8004362:	d208      	bcs.n	8004376 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004364:	4b2e      	ldr	r3, [pc, #184]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	492b      	ldr	r1, [pc, #172]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004372:	4313      	orrs	r3, r2
 8004374:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004376:	4b29      	ldr	r3, [pc, #164]	; (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0307 	and.w	r3, r3, #7
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	429a      	cmp	r2, r3
 8004382:	d210      	bcs.n	80043a6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004384:	4b25      	ldr	r3, [pc, #148]	; (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f023 0207 	bic.w	r2, r3, #7
 800438c:	4923      	ldr	r1, [pc, #140]	; (800441c <HAL_RCC_ClockConfig+0x1ec>)
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	4313      	orrs	r3, r2
 8004392:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004394:	4b21      	ldr	r3, [pc, #132]	; (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d001      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e036      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0304 	and.w	r3, r3, #4
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d008      	beq.n	80043c4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043b2:	4b1b      	ldr	r3, [pc, #108]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	4918      	ldr	r1, [pc, #96]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0308 	and.w	r3, r3, #8
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d009      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043d0:	4b13      	ldr	r3, [pc, #76]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	00db      	lsls	r3, r3, #3
 80043de:	4910      	ldr	r1, [pc, #64]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80043e4:	f000 f824 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 80043e8:	4602      	mov	r2, r0
 80043ea:	4b0d      	ldr	r3, [pc, #52]	; (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	091b      	lsrs	r3, r3, #4
 80043f0:	f003 030f 	and.w	r3, r3, #15
 80043f4:	490b      	ldr	r1, [pc, #44]	; (8004424 <HAL_RCC_ClockConfig+0x1f4>)
 80043f6:	5ccb      	ldrb	r3, [r1, r3]
 80043f8:	f003 031f 	and.w	r3, r3, #31
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004400:	4a09      	ldr	r2, [pc, #36]	; (8004428 <HAL_RCC_ClockConfig+0x1f8>)
 8004402:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004404:	4b09      	ldr	r3, [pc, #36]	; (800442c <HAL_RCC_ClockConfig+0x1fc>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4618      	mov	r0, r3
 800440a:	f7fd fa3b 	bl	8001884 <HAL_InitTick>
 800440e:	4603      	mov	r3, r0
 8004410:	72fb      	strb	r3, [r7, #11]

  return status;
 8004412:	7afb      	ldrb	r3, [r7, #11]
}
 8004414:	4618      	mov	r0, r3
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	40022000 	.word	0x40022000
 8004420:	40021000 	.word	0x40021000
 8004424:	080085bc 	.word	0x080085bc
 8004428:	20000000 	.word	0x20000000
 800442c:	20000004 	.word	0x20000004

08004430 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004430:	b480      	push	{r7}
 8004432:	b089      	sub	sp, #36	; 0x24
 8004434:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004436:	2300      	movs	r3, #0
 8004438:	61fb      	str	r3, [r7, #28]
 800443a:	2300      	movs	r3, #0
 800443c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800443e:	4b3e      	ldr	r3, [pc, #248]	; (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f003 030c 	and.w	r3, r3, #12
 8004446:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004448:	4b3b      	ldr	r3, [pc, #236]	; (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f003 0303 	and.w	r3, r3, #3
 8004450:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d005      	beq.n	8004464 <HAL_RCC_GetSysClockFreq+0x34>
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	2b0c      	cmp	r3, #12
 800445c:	d121      	bne.n	80044a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d11e      	bne.n	80044a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004464:	4b34      	ldr	r3, [pc, #208]	; (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0308 	and.w	r3, r3, #8
 800446c:	2b00      	cmp	r3, #0
 800446e:	d107      	bne.n	8004480 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004470:	4b31      	ldr	r3, [pc, #196]	; (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004472:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004476:	0a1b      	lsrs	r3, r3, #8
 8004478:	f003 030f 	and.w	r3, r3, #15
 800447c:	61fb      	str	r3, [r7, #28]
 800447e:	e005      	b.n	800448c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004480:	4b2d      	ldr	r3, [pc, #180]	; (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	091b      	lsrs	r3, r3, #4
 8004486:	f003 030f 	and.w	r3, r3, #15
 800448a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800448c:	4a2b      	ldr	r2, [pc, #172]	; (800453c <HAL_RCC_GetSysClockFreq+0x10c>)
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004494:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10d      	bne.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044a0:	e00a      	b.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d102      	bne.n	80044ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044a8:	4b25      	ldr	r3, [pc, #148]	; (8004540 <HAL_RCC_GetSysClockFreq+0x110>)
 80044aa:	61bb      	str	r3, [r7, #24]
 80044ac:	e004      	b.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	2b08      	cmp	r3, #8
 80044b2:	d101      	bne.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044b4:	4b23      	ldr	r3, [pc, #140]	; (8004544 <HAL_RCC_GetSysClockFreq+0x114>)
 80044b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	2b0c      	cmp	r3, #12
 80044bc:	d134      	bne.n	8004528 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044be:	4b1e      	ldr	r3, [pc, #120]	; (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	f003 0303 	and.w	r3, r3, #3
 80044c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d003      	beq.n	80044d6 <HAL_RCC_GetSysClockFreq+0xa6>
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	2b03      	cmp	r3, #3
 80044d2:	d003      	beq.n	80044dc <HAL_RCC_GetSysClockFreq+0xac>
 80044d4:	e005      	b.n	80044e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80044d6:	4b1a      	ldr	r3, [pc, #104]	; (8004540 <HAL_RCC_GetSysClockFreq+0x110>)
 80044d8:	617b      	str	r3, [r7, #20]
      break;
 80044da:	e005      	b.n	80044e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80044dc:	4b19      	ldr	r3, [pc, #100]	; (8004544 <HAL_RCC_GetSysClockFreq+0x114>)
 80044de:	617b      	str	r3, [r7, #20]
      break;
 80044e0:	e002      	b.n	80044e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	617b      	str	r3, [r7, #20]
      break;
 80044e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044e8:	4b13      	ldr	r3, [pc, #76]	; (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	091b      	lsrs	r3, r3, #4
 80044ee:	f003 0307 	and.w	r3, r3, #7
 80044f2:	3301      	adds	r3, #1
 80044f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80044f6:	4b10      	ldr	r3, [pc, #64]	; (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	0a1b      	lsrs	r3, r3, #8
 80044fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	fb03 f202 	mul.w	r2, r3, r2
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	fbb2 f3f3 	udiv	r3, r2, r3
 800450c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800450e:	4b0a      	ldr	r3, [pc, #40]	; (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	0e5b      	lsrs	r3, r3, #25
 8004514:	f003 0303 	and.w	r3, r3, #3
 8004518:	3301      	adds	r3, #1
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	fbb2 f3f3 	udiv	r3, r2, r3
 8004526:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004528:	69bb      	ldr	r3, [r7, #24]
}
 800452a:	4618      	mov	r0, r3
 800452c:	3724      	adds	r7, #36	; 0x24
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	40021000 	.word	0x40021000
 800453c:	080085d4 	.word	0x080085d4
 8004540:	00f42400 	.word	0x00f42400
 8004544:	007a1200 	.word	0x007a1200

08004548 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004548:	b480      	push	{r7}
 800454a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800454c:	4b03      	ldr	r3, [pc, #12]	; (800455c <HAL_RCC_GetHCLKFreq+0x14>)
 800454e:	681b      	ldr	r3, [r3, #0]
}
 8004550:	4618      	mov	r0, r3
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	20000000 	.word	0x20000000

08004560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004564:	f7ff fff0 	bl	8004548 <HAL_RCC_GetHCLKFreq>
 8004568:	4602      	mov	r2, r0
 800456a:	4b06      	ldr	r3, [pc, #24]	; (8004584 <HAL_RCC_GetPCLK1Freq+0x24>)
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	0a1b      	lsrs	r3, r3, #8
 8004570:	f003 0307 	and.w	r3, r3, #7
 8004574:	4904      	ldr	r1, [pc, #16]	; (8004588 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004576:	5ccb      	ldrb	r3, [r1, r3]
 8004578:	f003 031f 	and.w	r3, r3, #31
 800457c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004580:	4618      	mov	r0, r3
 8004582:	bd80      	pop	{r7, pc}
 8004584:	40021000 	.word	0x40021000
 8004588:	080085cc 	.word	0x080085cc

0800458c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004590:	f7ff ffda 	bl	8004548 <HAL_RCC_GetHCLKFreq>
 8004594:	4602      	mov	r2, r0
 8004596:	4b06      	ldr	r3, [pc, #24]	; (80045b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	0adb      	lsrs	r3, r3, #11
 800459c:	f003 0307 	and.w	r3, r3, #7
 80045a0:	4904      	ldr	r1, [pc, #16]	; (80045b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80045a2:	5ccb      	ldrb	r3, [r1, r3]
 80045a4:	f003 031f 	and.w	r3, r3, #31
 80045a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	40021000 	.word	0x40021000
 80045b4:	080085cc 	.word	0x080085cc

080045b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b086      	sub	sp, #24
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80045c0:	2300      	movs	r3, #0
 80045c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80045c4:	4b2a      	ldr	r3, [pc, #168]	; (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d003      	beq.n	80045d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80045d0:	f7ff f968 	bl	80038a4 <HAL_PWREx_GetVoltageRange>
 80045d4:	6178      	str	r0, [r7, #20]
 80045d6:	e014      	b.n	8004602 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80045d8:	4b25      	ldr	r3, [pc, #148]	; (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045dc:	4a24      	ldr	r2, [pc, #144]	; (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045e2:	6593      	str	r3, [r2, #88]	; 0x58
 80045e4:	4b22      	ldr	r3, [pc, #136]	; (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ec:	60fb      	str	r3, [r7, #12]
 80045ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80045f0:	f7ff f958 	bl	80038a4 <HAL_PWREx_GetVoltageRange>
 80045f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80045f6:	4b1e      	ldr	r3, [pc, #120]	; (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045fa:	4a1d      	ldr	r2, [pc, #116]	; (8004670 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80045fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004600:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004608:	d10b      	bne.n	8004622 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2b80      	cmp	r3, #128	; 0x80
 800460e:	d919      	bls.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2ba0      	cmp	r3, #160	; 0xa0
 8004614:	d902      	bls.n	800461c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004616:	2302      	movs	r3, #2
 8004618:	613b      	str	r3, [r7, #16]
 800461a:	e013      	b.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800461c:	2301      	movs	r3, #1
 800461e:	613b      	str	r3, [r7, #16]
 8004620:	e010      	b.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2b80      	cmp	r3, #128	; 0x80
 8004626:	d902      	bls.n	800462e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004628:	2303      	movs	r3, #3
 800462a:	613b      	str	r3, [r7, #16]
 800462c:	e00a      	b.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2b80      	cmp	r3, #128	; 0x80
 8004632:	d102      	bne.n	800463a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004634:	2302      	movs	r3, #2
 8004636:	613b      	str	r3, [r7, #16]
 8004638:	e004      	b.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2b70      	cmp	r3, #112	; 0x70
 800463e:	d101      	bne.n	8004644 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004640:	2301      	movs	r3, #1
 8004642:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004644:	4b0b      	ldr	r3, [pc, #44]	; (8004674 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f023 0207 	bic.w	r2, r3, #7
 800464c:	4909      	ldr	r1, [pc, #36]	; (8004674 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	4313      	orrs	r3, r2
 8004652:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004654:	4b07      	ldr	r3, [pc, #28]	; (8004674 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0307 	and.w	r3, r3, #7
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	429a      	cmp	r2, r3
 8004660:	d001      	beq.n	8004666 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e000      	b.n	8004668 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3718      	adds	r7, #24
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40021000 	.word	0x40021000
 8004674:	40022000 	.word	0x40022000

08004678 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b086      	sub	sp, #24
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004680:	2300      	movs	r3, #0
 8004682:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004684:	2300      	movs	r3, #0
 8004686:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 809e 	beq.w	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004696:	2300      	movs	r3, #0
 8004698:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800469a:	4b46      	ldr	r3, [pc, #280]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800469c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800469e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x32>
 80046a6:	2301      	movs	r3, #1
 80046a8:	e000      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x34>
 80046aa:	2300      	movs	r3, #0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00d      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046b0:	4b40      	ldr	r3, [pc, #256]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80046b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046b4:	4a3f      	ldr	r2, [pc, #252]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80046b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046ba:	6593      	str	r3, [r2, #88]	; 0x58
 80046bc:	4b3d      	ldr	r3, [pc, #244]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80046be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046c4:	60bb      	str	r3, [r7, #8]
 80046c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046c8:	2301      	movs	r3, #1
 80046ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046cc:	4b3a      	ldr	r3, [pc, #232]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a39      	ldr	r2, [pc, #228]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80046d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046d8:	f7fd f924 	bl	8001924 <HAL_GetTick>
 80046dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046de:	e009      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046e0:	f7fd f920 	bl	8001924 <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d902      	bls.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	74fb      	strb	r3, [r7, #19]
        break;
 80046f2:	e005      	b.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046f4:	4b30      	ldr	r3, [pc, #192]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0ef      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8004700:	7cfb      	ldrb	r3, [r7, #19]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d15a      	bne.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004706:	4b2b      	ldr	r3, [pc, #172]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800470c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004710:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d01e      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	429a      	cmp	r2, r3
 8004720:	d019      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004722:	4b24      	ldr	r3, [pc, #144]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004724:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004728:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800472c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800472e:	4b21      	ldr	r3, [pc, #132]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004734:	4a1f      	ldr	r2, [pc, #124]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004736:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800473a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800473e:	4b1d      	ldr	r3, [pc, #116]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004740:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004744:	4a1b      	ldr	r2, [pc, #108]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004746:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800474a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800474e:	4a19      	ldr	r2, [pc, #100]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f003 0301 	and.w	r3, r3, #1
 800475c:	2b00      	cmp	r3, #0
 800475e:	d016      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004760:	f7fd f8e0 	bl	8001924 <HAL_GetTick>
 8004764:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004766:	e00b      	b.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004768:	f7fd f8dc 	bl	8001924 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	f241 3288 	movw	r2, #5000	; 0x1388
 8004776:	4293      	cmp	r3, r2
 8004778:	d902      	bls.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	74fb      	strb	r3, [r7, #19]
            break;
 800477e:	e006      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004780:	4b0c      	ldr	r3, [pc, #48]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d0ec      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 800478e:	7cfb      	ldrb	r3, [r7, #19]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10b      	bne.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004794:	4b07      	ldr	r3, [pc, #28]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800479a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a2:	4904      	ldr	r1, [pc, #16]	; (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80047aa:	e009      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047ac:	7cfb      	ldrb	r3, [r7, #19]
 80047ae:	74bb      	strb	r3, [r7, #18]
 80047b0:	e006      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80047b2:	bf00      	nop
 80047b4:	40021000 	.word	0x40021000
 80047b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047bc:	7cfb      	ldrb	r3, [r7, #19]
 80047be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047c0:	7c7b      	ldrb	r3, [r7, #17]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d105      	bne.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047c6:	4b6e      	ldr	r3, [pc, #440]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80047c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047ca:	4a6d      	ldr	r2, [pc, #436]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80047cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047d0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0301 	and.w	r3, r3, #1
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00a      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047de:	4b68      	ldr	r3, [pc, #416]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80047e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e4:	f023 0203 	bic.w	r2, r3, #3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	4964      	ldr	r1, [pc, #400]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0302 	and.w	r3, r3, #2
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00a      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004800:	4b5f      	ldr	r3, [pc, #380]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004802:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004806:	f023 020c 	bic.w	r2, r3, #12
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	495c      	ldr	r1, [pc, #368]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004810:	4313      	orrs	r3, r2
 8004812:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0304 	and.w	r3, r3, #4
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00a      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004822:	4b57      	ldr	r3, [pc, #348]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004824:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004828:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	4953      	ldr	r1, [pc, #332]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004832:	4313      	orrs	r3, r2
 8004834:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0320 	and.w	r3, r3, #32
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004844:	4b4e      	ldr	r3, [pc, #312]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800484a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	494b      	ldr	r1, [pc, #300]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004854:	4313      	orrs	r3, r2
 8004856:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004866:	4b46      	ldr	r3, [pc, #280]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004868:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800486c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a1b      	ldr	r3, [r3, #32]
 8004874:	4942      	ldr	r1, [pc, #264]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004876:	4313      	orrs	r3, r2
 8004878:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00a      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004888:	4b3d      	ldr	r3, [pc, #244]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800488a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800488e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004896:	493a      	ldr	r1, [pc, #232]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004898:	4313      	orrs	r3, r2
 800489a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00a      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048aa:	4b35      	ldr	r3, [pc, #212]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80048ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	4931      	ldr	r1, [pc, #196]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00a      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048cc:	4b2c      	ldr	r3, [pc, #176]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80048ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048d2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	4929      	ldr	r1, [pc, #164]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00a      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048ee:	4b24      	ldr	r3, [pc, #144]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80048f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	4920      	ldr	r1, [pc, #128]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d015      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004910:	4b1b      	ldr	r3, [pc, #108]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004912:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004916:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491e:	4918      	ldr	r1, [pc, #96]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004920:	4313      	orrs	r3, r2
 8004922:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800492e:	d105      	bne.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004930:	4b13      	ldr	r3, [pc, #76]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	4a12      	ldr	r2, [pc, #72]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004936:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800493a:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d015      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004948:	4b0d      	ldr	r3, [pc, #52]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800494a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800494e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004956:	490a      	ldr	r1, [pc, #40]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8004958:	4313      	orrs	r3, r2
 800495a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004962:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004966:	d105      	bne.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004968:	4b05      	ldr	r3, [pc, #20]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	4a04      	ldr	r2, [pc, #16]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800496e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004972:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004974:	7cbb      	ldrb	r3, [r7, #18]
}
 8004976:	4618      	mov	r0, r3
 8004978:	3718      	adds	r7, #24
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	40021000 	.word	0x40021000

08004984 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004988:	4b05      	ldr	r3, [pc, #20]	; (80049a0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a04      	ldr	r2, [pc, #16]	; (80049a0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800498e:	f043 0304 	orr.w	r3, r3, #4
 8004992:	6013      	str	r3, [r2, #0]
}
 8004994:	bf00      	nop
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	40021000 	.word	0x40021000

080049a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e049      	b.n	8004a4a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d106      	bne.n	80049d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7fc fe5a 	bl	8001684 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2202      	movs	r2, #2
 80049d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	3304      	adds	r3, #4
 80049e0:	4619      	mov	r1, r3
 80049e2:	4610      	mov	r0, r2
 80049e4:	f000 fa32 	bl	8004e4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3708      	adds	r7, #8
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b084      	sub	sp, #16
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d020      	beq.n	8004ab6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d01b      	beq.n	8004ab6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f06f 0202 	mvn.w	r2, #2
 8004a86:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	f003 0303 	and.w	r3, r3, #3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d003      	beq.n	8004aa4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f000 f9b7 	bl	8004e10 <HAL_TIM_IC_CaptureCallback>
 8004aa2:	e005      	b.n	8004ab0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f000 f9a9 	bl	8004dfc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 f9ba 	bl	8004e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	f003 0304 	and.w	r3, r3, #4
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d020      	beq.n	8004b02 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f003 0304 	and.w	r3, r3, #4
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d01b      	beq.n	8004b02 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f06f 0204 	mvn.w	r2, #4
 8004ad2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d003      	beq.n	8004af0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 f991 	bl	8004e10 <HAL_TIM_IC_CaptureCallback>
 8004aee:	e005      	b.n	8004afc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f983 	bl	8004dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 f994 	bl	8004e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	f003 0308 	and.w	r3, r3, #8
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d020      	beq.n	8004b4e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f003 0308 	and.w	r3, r3, #8
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d01b      	beq.n	8004b4e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f06f 0208 	mvn.w	r2, #8
 8004b1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2204      	movs	r2, #4
 8004b24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	69db      	ldr	r3, [r3, #28]
 8004b2c:	f003 0303 	and.w	r3, r3, #3
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d003      	beq.n	8004b3c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 f96b 	bl	8004e10 <HAL_TIM_IC_CaptureCallback>
 8004b3a:	e005      	b.n	8004b48 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 f95d 	bl	8004dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 f96e 	bl	8004e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	f003 0310 	and.w	r3, r3, #16
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d020      	beq.n	8004b9a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f003 0310 	and.w	r3, r3, #16
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d01b      	beq.n	8004b9a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f06f 0210 	mvn.w	r2, #16
 8004b6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2208      	movs	r2, #8
 8004b70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	69db      	ldr	r3, [r3, #28]
 8004b78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d003      	beq.n	8004b88 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f945 	bl	8004e10 <HAL_TIM_IC_CaptureCallback>
 8004b86:	e005      	b.n	8004b94 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 f937 	bl	8004dfc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f000 f948 	bl	8004e24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00c      	beq.n	8004bbe <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d007      	beq.n	8004bbe <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f06f 0201 	mvn.w	r2, #1
 8004bb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f000 f915 	bl	8004de8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00c      	beq.n	8004be2 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d007      	beq.n	8004be2 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 faa3 	bl	8005128 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00c      	beq.n	8004c06 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d007      	beq.n	8004c06 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f000 fa9b 	bl	800513c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00c      	beq.n	8004c2a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d007      	beq.n	8004c2a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 f907 	bl	8004e38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	f003 0320 	and.w	r3, r3, #32
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d00c      	beq.n	8004c4e <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f003 0320 	and.w	r3, r3, #32
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d007      	beq.n	8004c4e <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f06f 0220 	mvn.w	r2, #32
 8004c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 fa63 	bl	8005114 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c4e:	bf00      	nop
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}

08004c56 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c56:	b580      	push	{r7, lr}
 8004c58:	b084      	sub	sp, #16
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
 8004c5e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c60:	2300      	movs	r3, #0
 8004c62:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d101      	bne.n	8004c72 <HAL_TIM_ConfigClockSource+0x1c>
 8004c6e:	2302      	movs	r3, #2
 8004c70:	e0b6      	b.n	8004de0 <HAL_TIM_ConfigClockSource+0x18a>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2201      	movs	r2, #1
 8004c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c90:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c94:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c9c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cae:	d03e      	beq.n	8004d2e <HAL_TIM_ConfigClockSource+0xd8>
 8004cb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004cb4:	f200 8087 	bhi.w	8004dc6 <HAL_TIM_ConfigClockSource+0x170>
 8004cb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cbc:	f000 8086 	beq.w	8004dcc <HAL_TIM_ConfigClockSource+0x176>
 8004cc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cc4:	d87f      	bhi.n	8004dc6 <HAL_TIM_ConfigClockSource+0x170>
 8004cc6:	2b70      	cmp	r3, #112	; 0x70
 8004cc8:	d01a      	beq.n	8004d00 <HAL_TIM_ConfigClockSource+0xaa>
 8004cca:	2b70      	cmp	r3, #112	; 0x70
 8004ccc:	d87b      	bhi.n	8004dc6 <HAL_TIM_ConfigClockSource+0x170>
 8004cce:	2b60      	cmp	r3, #96	; 0x60
 8004cd0:	d050      	beq.n	8004d74 <HAL_TIM_ConfigClockSource+0x11e>
 8004cd2:	2b60      	cmp	r3, #96	; 0x60
 8004cd4:	d877      	bhi.n	8004dc6 <HAL_TIM_ConfigClockSource+0x170>
 8004cd6:	2b50      	cmp	r3, #80	; 0x50
 8004cd8:	d03c      	beq.n	8004d54 <HAL_TIM_ConfigClockSource+0xfe>
 8004cda:	2b50      	cmp	r3, #80	; 0x50
 8004cdc:	d873      	bhi.n	8004dc6 <HAL_TIM_ConfigClockSource+0x170>
 8004cde:	2b40      	cmp	r3, #64	; 0x40
 8004ce0:	d058      	beq.n	8004d94 <HAL_TIM_ConfigClockSource+0x13e>
 8004ce2:	2b40      	cmp	r3, #64	; 0x40
 8004ce4:	d86f      	bhi.n	8004dc6 <HAL_TIM_ConfigClockSource+0x170>
 8004ce6:	2b30      	cmp	r3, #48	; 0x30
 8004ce8:	d064      	beq.n	8004db4 <HAL_TIM_ConfigClockSource+0x15e>
 8004cea:	2b30      	cmp	r3, #48	; 0x30
 8004cec:	d86b      	bhi.n	8004dc6 <HAL_TIM_ConfigClockSource+0x170>
 8004cee:	2b20      	cmp	r3, #32
 8004cf0:	d060      	beq.n	8004db4 <HAL_TIM_ConfigClockSource+0x15e>
 8004cf2:	2b20      	cmp	r3, #32
 8004cf4:	d867      	bhi.n	8004dc6 <HAL_TIM_ConfigClockSource+0x170>
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d05c      	beq.n	8004db4 <HAL_TIM_ConfigClockSource+0x15e>
 8004cfa:	2b10      	cmp	r3, #16
 8004cfc:	d05a      	beq.n	8004db4 <HAL_TIM_ConfigClockSource+0x15e>
 8004cfe:	e062      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d10:	f000 f97a 	bl	8005008 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d22:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	68ba      	ldr	r2, [r7, #8]
 8004d2a:	609a      	str	r2, [r3, #8]
      break;
 8004d2c:	e04f      	b.n	8004dce <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d3e:	f000 f963 	bl	8005008 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	689a      	ldr	r2, [r3, #8]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d50:	609a      	str	r2, [r3, #8]
      break;
 8004d52:	e03c      	b.n	8004dce <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d60:	461a      	mov	r2, r3
 8004d62:	f000 f8d7 	bl	8004f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2150      	movs	r1, #80	; 0x50
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f000 f930 	bl	8004fd2 <TIM_ITRx_SetConfig>
      break;
 8004d72:	e02c      	b.n	8004dce <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d80:	461a      	mov	r2, r3
 8004d82:	f000 f8f6 	bl	8004f72 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	2160      	movs	r1, #96	; 0x60
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f000 f920 	bl	8004fd2 <TIM_ITRx_SetConfig>
      break;
 8004d92:	e01c      	b.n	8004dce <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004da0:	461a      	mov	r2, r3
 8004da2:	f000 f8b7 	bl	8004f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2140      	movs	r1, #64	; 0x40
 8004dac:	4618      	mov	r0, r3
 8004dae:	f000 f910 	bl	8004fd2 <TIM_ITRx_SetConfig>
      break;
 8004db2:	e00c      	b.n	8004dce <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	4610      	mov	r0, r2
 8004dc0:	f000 f907 	bl	8004fd2 <TIM_ITRx_SetConfig>
      break;
 8004dc4:	e003      	b.n	8004dce <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	73fb      	strb	r3, [r7, #15]
      break;
 8004dca:	e000      	b.n	8004dce <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004dcc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b083      	sub	sp, #12
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e18:	bf00      	nop
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e2c:	bf00      	nop
 8004e2e:	370c      	adds	r7, #12
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e40:	bf00      	nop
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b085      	sub	sp, #20
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a2a      	ldr	r2, [pc, #168]	; (8004f08 <TIM_Base_SetConfig+0xbc>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d003      	beq.n	8004e6c <TIM_Base_SetConfig+0x20>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e6a:	d108      	bne.n	8004e7e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	68fa      	ldr	r2, [r7, #12]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a21      	ldr	r2, [pc, #132]	; (8004f08 <TIM_Base_SetConfig+0xbc>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d00b      	beq.n	8004e9e <TIM_Base_SetConfig+0x52>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e8c:	d007      	beq.n	8004e9e <TIM_Base_SetConfig+0x52>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a1e      	ldr	r2, [pc, #120]	; (8004f0c <TIM_Base_SetConfig+0xc0>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d003      	beq.n	8004e9e <TIM_Base_SetConfig+0x52>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a1d      	ldr	r2, [pc, #116]	; (8004f10 <TIM_Base_SetConfig+0xc4>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d108      	bne.n	8004eb0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ea4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	689a      	ldr	r2, [r3, #8]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a0c      	ldr	r2, [pc, #48]	; (8004f08 <TIM_Base_SetConfig+0xbc>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d007      	beq.n	8004eec <TIM_Base_SetConfig+0xa0>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a0b      	ldr	r2, [pc, #44]	; (8004f0c <TIM_Base_SetConfig+0xc0>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d003      	beq.n	8004eec <TIM_Base_SetConfig+0xa0>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a0a      	ldr	r2, [pc, #40]	; (8004f10 <TIM_Base_SetConfig+0xc4>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d103      	bne.n	8004ef4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	691a      	ldr	r2, [r3, #16]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	615a      	str	r2, [r3, #20]
}
 8004efa:	bf00      	nop
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	40012c00 	.word	0x40012c00
 8004f0c:	40014000 	.word	0x40014000
 8004f10:	40014400 	.word	0x40014400

08004f14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b087      	sub	sp, #28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6a1b      	ldr	r3, [r3, #32]
 8004f24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	f023 0201 	bic.w	r2, r3, #1
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	011b      	lsls	r3, r3, #4
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f023 030a 	bic.w	r3, r3, #10
 8004f50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	693a      	ldr	r2, [r7, #16]
 8004f5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	697a      	ldr	r2, [r7, #20]
 8004f64:	621a      	str	r2, [r3, #32]
}
 8004f66:	bf00      	nop
 8004f68:	371c      	adds	r7, #28
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr

08004f72 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f72:	b480      	push	{r7}
 8004f74:	b087      	sub	sp, #28
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	60f8      	str	r0, [r7, #12]
 8004f7a:	60b9      	str	r1, [r7, #8]
 8004f7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6a1b      	ldr	r3, [r3, #32]
 8004f82:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6a1b      	ldr	r3, [r3, #32]
 8004f88:	f023 0210 	bic.w	r2, r3, #16
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	699b      	ldr	r3, [r3, #24]
 8004f94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	031b      	lsls	r3, r3, #12
 8004fa2:	693a      	ldr	r2, [r7, #16]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004fae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	011b      	lsls	r3, r3, #4
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	693a      	ldr	r2, [r7, #16]
 8004fbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	697a      	ldr	r2, [r7, #20]
 8004fc4:	621a      	str	r2, [r3, #32]
}
 8004fc6:	bf00      	nop
 8004fc8:	371c      	adds	r7, #28
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr

08004fd2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b085      	sub	sp, #20
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
 8004fda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fe8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fea:	683a      	ldr	r2, [r7, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	f043 0307 	orr.w	r3, r3, #7
 8004ff4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	68fa      	ldr	r2, [r7, #12]
 8004ffa:	609a      	str	r2, [r3, #8]
}
 8004ffc:	bf00      	nop
 8004ffe:	3714      	adds	r7, #20
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005008:	b480      	push	{r7}
 800500a:	b087      	sub	sp, #28
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
 8005014:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005022:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	021a      	lsls	r2, r3, #8
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	431a      	orrs	r2, r3
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	4313      	orrs	r3, r2
 8005030:	697a      	ldr	r2, [r7, #20]
 8005032:	4313      	orrs	r3, r2
 8005034:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	609a      	str	r2, [r3, #8]
}
 800503c:	bf00      	nop
 800503e:	371c      	adds	r7, #28
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005058:	2b01      	cmp	r3, #1
 800505a:	d101      	bne.n	8005060 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800505c:	2302      	movs	r3, #2
 800505e:	e04f      	b.n	8005100 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2202      	movs	r2, #2
 800506c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a21      	ldr	r2, [pc, #132]	; (800510c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d108      	bne.n	800509c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005090:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	4313      	orrs	r3, r2
 800509a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	68fa      	ldr	r2, [r7, #12]
 80050b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a14      	ldr	r2, [pc, #80]	; (800510c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d009      	beq.n	80050d4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050c8:	d004      	beq.n	80050d4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a10      	ldr	r2, [pc, #64]	; (8005110 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d10c      	bne.n	80050ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	68ba      	ldr	r2, [r7, #8]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2201      	movs	r2, #1
 80050f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3714      	adds	r7, #20
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr
 800510c:	40012c00 	.word	0x40012c00
 8005110:	40014000 	.word	0x40014000

08005114 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d101      	bne.n	8005162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	e040      	b.n	80051e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005166:	2b00      	cmp	r3, #0
 8005168:	d106      	bne.n	8005178 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7fc fada 	bl	800172c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2224      	movs	r2, #36	; 0x24
 800517c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f022 0201 	bic.w	r2, r2, #1
 800518c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005192:	2b00      	cmp	r3, #0
 8005194:	d002      	beq.n	800519c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f000 fb0c 	bl	80057b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 f8af 	bl	8005300 <UART_SetConfig>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d101      	bne.n	80051ac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e01b      	b.n	80051e4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	689a      	ldr	r2, [r3, #8]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80051ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f042 0201 	orr.w	r2, r2, #1
 80051da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f000 fb8b 	bl	80058f8 <UART_CheckIdleState>
 80051e2:	4603      	mov	r3, r0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3708      	adds	r7, #8
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b08a      	sub	sp, #40	; 0x28
 80051f0:	af02      	add	r7, sp, #8
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	603b      	str	r3, [r7, #0]
 80051f8:	4613      	mov	r3, r2
 80051fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005200:	2b20      	cmp	r3, #32
 8005202:	d178      	bne.n	80052f6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d002      	beq.n	8005210 <HAL_UART_Transmit+0x24>
 800520a:	88fb      	ldrh	r3, [r7, #6]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d101      	bne.n	8005214 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e071      	b.n	80052f8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2221      	movs	r2, #33	; 0x21
 8005220:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005222:	f7fc fb7f 	bl	8001924 <HAL_GetTick>
 8005226:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	88fa      	ldrh	r2, [r7, #6]
 800522c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	88fa      	ldrh	r2, [r7, #6]
 8005234:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005240:	d108      	bne.n	8005254 <HAL_UART_Transmit+0x68>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d104      	bne.n	8005254 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800524a:	2300      	movs	r3, #0
 800524c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	61bb      	str	r3, [r7, #24]
 8005252:	e003      	b.n	800525c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005258:	2300      	movs	r3, #0
 800525a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800525c:	e030      	b.n	80052c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	2200      	movs	r2, #0
 8005266:	2180      	movs	r1, #128	; 0x80
 8005268:	68f8      	ldr	r0, [r7, #12]
 800526a:	f000 fbed 	bl	8005a48 <UART_WaitOnFlagUntilTimeout>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d004      	beq.n	800527e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2220      	movs	r2, #32
 8005278:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e03c      	b.n	80052f8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10b      	bne.n	800529c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	881a      	ldrh	r2, [r3, #0]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005290:	b292      	uxth	r2, r2
 8005292:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	3302      	adds	r3, #2
 8005298:	61bb      	str	r3, [r7, #24]
 800529a:	e008      	b.n	80052ae <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800529c:	69fb      	ldr	r3, [r7, #28]
 800529e:	781a      	ldrb	r2, [r3, #0]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	b292      	uxth	r2, r2
 80052a6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	3301      	adds	r3, #1
 80052ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	3b01      	subs	r3, #1
 80052b8:	b29a      	uxth	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1c8      	bne.n	800525e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	9300      	str	r3, [sp, #0]
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	2200      	movs	r2, #0
 80052d4:	2140      	movs	r1, #64	; 0x40
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f000 fbb6 	bl	8005a48 <UART_WaitOnFlagUntilTimeout>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d004      	beq.n	80052ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2220      	movs	r2, #32
 80052e6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e005      	b.n	80052f8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2220      	movs	r2, #32
 80052f0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80052f2:	2300      	movs	r3, #0
 80052f4:	e000      	b.n	80052f8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80052f6:	2302      	movs	r3, #2
  }
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3720      	adds	r7, #32
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005304:	b08a      	sub	sp, #40	; 0x28
 8005306:	af00      	add	r7, sp, #0
 8005308:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800530a:	2300      	movs	r3, #0
 800530c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	689a      	ldr	r2, [r3, #8]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	431a      	orrs	r2, r3
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	695b      	ldr	r3, [r3, #20]
 800531e:	431a      	orrs	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	4313      	orrs	r3, r2
 8005326:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	4b9e      	ldr	r3, [pc, #632]	; (80055a8 <UART_SetConfig+0x2a8>)
 8005330:	4013      	ands	r3, r2
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	6812      	ldr	r2, [r2, #0]
 8005336:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005338:	430b      	orrs	r3, r1
 800533a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	68da      	ldr	r2, [r3, #12]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	430a      	orrs	r2, r1
 8005350:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a93      	ldr	r2, [pc, #588]	; (80055ac <UART_SetConfig+0x2ac>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d004      	beq.n	800536c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6a1b      	ldr	r3, [r3, #32]
 8005366:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005368:	4313      	orrs	r3, r2
 800536a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800537c:	430a      	orrs	r2, r1
 800537e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a8a      	ldr	r2, [pc, #552]	; (80055b0 <UART_SetConfig+0x2b0>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d126      	bne.n	80053d8 <UART_SetConfig+0xd8>
 800538a:	4b8a      	ldr	r3, [pc, #552]	; (80055b4 <UART_SetConfig+0x2b4>)
 800538c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005390:	f003 0303 	and.w	r3, r3, #3
 8005394:	2b03      	cmp	r3, #3
 8005396:	d81b      	bhi.n	80053d0 <UART_SetConfig+0xd0>
 8005398:	a201      	add	r2, pc, #4	; (adr r2, 80053a0 <UART_SetConfig+0xa0>)
 800539a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800539e:	bf00      	nop
 80053a0:	080053b1 	.word	0x080053b1
 80053a4:	080053c1 	.word	0x080053c1
 80053a8:	080053b9 	.word	0x080053b9
 80053ac:	080053c9 	.word	0x080053c9
 80053b0:	2301      	movs	r3, #1
 80053b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053b6:	e0ab      	b.n	8005510 <UART_SetConfig+0x210>
 80053b8:	2302      	movs	r3, #2
 80053ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053be:	e0a7      	b.n	8005510 <UART_SetConfig+0x210>
 80053c0:	2304      	movs	r3, #4
 80053c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053c6:	e0a3      	b.n	8005510 <UART_SetConfig+0x210>
 80053c8:	2308      	movs	r3, #8
 80053ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053ce:	e09f      	b.n	8005510 <UART_SetConfig+0x210>
 80053d0:	2310      	movs	r3, #16
 80053d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053d6:	e09b      	b.n	8005510 <UART_SetConfig+0x210>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a76      	ldr	r2, [pc, #472]	; (80055b8 <UART_SetConfig+0x2b8>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d138      	bne.n	8005454 <UART_SetConfig+0x154>
 80053e2:	4b74      	ldr	r3, [pc, #464]	; (80055b4 <UART_SetConfig+0x2b4>)
 80053e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053e8:	f003 030c 	and.w	r3, r3, #12
 80053ec:	2b0c      	cmp	r3, #12
 80053ee:	d82d      	bhi.n	800544c <UART_SetConfig+0x14c>
 80053f0:	a201      	add	r2, pc, #4	; (adr r2, 80053f8 <UART_SetConfig+0xf8>)
 80053f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f6:	bf00      	nop
 80053f8:	0800542d 	.word	0x0800542d
 80053fc:	0800544d 	.word	0x0800544d
 8005400:	0800544d 	.word	0x0800544d
 8005404:	0800544d 	.word	0x0800544d
 8005408:	0800543d 	.word	0x0800543d
 800540c:	0800544d 	.word	0x0800544d
 8005410:	0800544d 	.word	0x0800544d
 8005414:	0800544d 	.word	0x0800544d
 8005418:	08005435 	.word	0x08005435
 800541c:	0800544d 	.word	0x0800544d
 8005420:	0800544d 	.word	0x0800544d
 8005424:	0800544d 	.word	0x0800544d
 8005428:	08005445 	.word	0x08005445
 800542c:	2300      	movs	r3, #0
 800542e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005432:	e06d      	b.n	8005510 <UART_SetConfig+0x210>
 8005434:	2302      	movs	r3, #2
 8005436:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800543a:	e069      	b.n	8005510 <UART_SetConfig+0x210>
 800543c:	2304      	movs	r3, #4
 800543e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005442:	e065      	b.n	8005510 <UART_SetConfig+0x210>
 8005444:	2308      	movs	r3, #8
 8005446:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800544a:	e061      	b.n	8005510 <UART_SetConfig+0x210>
 800544c:	2310      	movs	r3, #16
 800544e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005452:	e05d      	b.n	8005510 <UART_SetConfig+0x210>
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a58      	ldr	r2, [pc, #352]	; (80055bc <UART_SetConfig+0x2bc>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d125      	bne.n	80054aa <UART_SetConfig+0x1aa>
 800545e:	4b55      	ldr	r3, [pc, #340]	; (80055b4 <UART_SetConfig+0x2b4>)
 8005460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005464:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005468:	2b30      	cmp	r3, #48	; 0x30
 800546a:	d016      	beq.n	800549a <UART_SetConfig+0x19a>
 800546c:	2b30      	cmp	r3, #48	; 0x30
 800546e:	d818      	bhi.n	80054a2 <UART_SetConfig+0x1a2>
 8005470:	2b20      	cmp	r3, #32
 8005472:	d00a      	beq.n	800548a <UART_SetConfig+0x18a>
 8005474:	2b20      	cmp	r3, #32
 8005476:	d814      	bhi.n	80054a2 <UART_SetConfig+0x1a2>
 8005478:	2b00      	cmp	r3, #0
 800547a:	d002      	beq.n	8005482 <UART_SetConfig+0x182>
 800547c:	2b10      	cmp	r3, #16
 800547e:	d008      	beq.n	8005492 <UART_SetConfig+0x192>
 8005480:	e00f      	b.n	80054a2 <UART_SetConfig+0x1a2>
 8005482:	2300      	movs	r3, #0
 8005484:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005488:	e042      	b.n	8005510 <UART_SetConfig+0x210>
 800548a:	2302      	movs	r3, #2
 800548c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005490:	e03e      	b.n	8005510 <UART_SetConfig+0x210>
 8005492:	2304      	movs	r3, #4
 8005494:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005498:	e03a      	b.n	8005510 <UART_SetConfig+0x210>
 800549a:	2308      	movs	r3, #8
 800549c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054a0:	e036      	b.n	8005510 <UART_SetConfig+0x210>
 80054a2:	2310      	movs	r3, #16
 80054a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054a8:	e032      	b.n	8005510 <UART_SetConfig+0x210>
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a3f      	ldr	r2, [pc, #252]	; (80055ac <UART_SetConfig+0x2ac>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d12a      	bne.n	800550a <UART_SetConfig+0x20a>
 80054b4:	4b3f      	ldr	r3, [pc, #252]	; (80055b4 <UART_SetConfig+0x2b4>)
 80054b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ba:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80054be:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80054c2:	d01a      	beq.n	80054fa <UART_SetConfig+0x1fa>
 80054c4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80054c8:	d81b      	bhi.n	8005502 <UART_SetConfig+0x202>
 80054ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054ce:	d00c      	beq.n	80054ea <UART_SetConfig+0x1ea>
 80054d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054d4:	d815      	bhi.n	8005502 <UART_SetConfig+0x202>
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <UART_SetConfig+0x1e2>
 80054da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054de:	d008      	beq.n	80054f2 <UART_SetConfig+0x1f2>
 80054e0:	e00f      	b.n	8005502 <UART_SetConfig+0x202>
 80054e2:	2300      	movs	r3, #0
 80054e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054e8:	e012      	b.n	8005510 <UART_SetConfig+0x210>
 80054ea:	2302      	movs	r3, #2
 80054ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054f0:	e00e      	b.n	8005510 <UART_SetConfig+0x210>
 80054f2:	2304      	movs	r3, #4
 80054f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054f8:	e00a      	b.n	8005510 <UART_SetConfig+0x210>
 80054fa:	2308      	movs	r3, #8
 80054fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005500:	e006      	b.n	8005510 <UART_SetConfig+0x210>
 8005502:	2310      	movs	r3, #16
 8005504:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005508:	e002      	b.n	8005510 <UART_SetConfig+0x210>
 800550a:	2310      	movs	r3, #16
 800550c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a25      	ldr	r2, [pc, #148]	; (80055ac <UART_SetConfig+0x2ac>)
 8005516:	4293      	cmp	r3, r2
 8005518:	f040 808a 	bne.w	8005630 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800551c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005520:	2b08      	cmp	r3, #8
 8005522:	d824      	bhi.n	800556e <UART_SetConfig+0x26e>
 8005524:	a201      	add	r2, pc, #4	; (adr r2, 800552c <UART_SetConfig+0x22c>)
 8005526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800552a:	bf00      	nop
 800552c:	08005551 	.word	0x08005551
 8005530:	0800556f 	.word	0x0800556f
 8005534:	08005559 	.word	0x08005559
 8005538:	0800556f 	.word	0x0800556f
 800553c:	0800555f 	.word	0x0800555f
 8005540:	0800556f 	.word	0x0800556f
 8005544:	0800556f 	.word	0x0800556f
 8005548:	0800556f 	.word	0x0800556f
 800554c:	08005567 	.word	0x08005567
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005550:	f7ff f806 	bl	8004560 <HAL_RCC_GetPCLK1Freq>
 8005554:	61f8      	str	r0, [r7, #28]
        break;
 8005556:	e010      	b.n	800557a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005558:	4b19      	ldr	r3, [pc, #100]	; (80055c0 <UART_SetConfig+0x2c0>)
 800555a:	61fb      	str	r3, [r7, #28]
        break;
 800555c:	e00d      	b.n	800557a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800555e:	f7fe ff67 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 8005562:	61f8      	str	r0, [r7, #28]
        break;
 8005564:	e009      	b.n	800557a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005566:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800556a:	61fb      	str	r3, [r7, #28]
        break;
 800556c:	e005      	b.n	800557a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800556e:	2300      	movs	r3, #0
 8005570:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005578:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	2b00      	cmp	r3, #0
 800557e:	f000 8109 	beq.w	8005794 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	4613      	mov	r3, r2
 8005588:	005b      	lsls	r3, r3, #1
 800558a:	4413      	add	r3, r2
 800558c:	69fa      	ldr	r2, [r7, #28]
 800558e:	429a      	cmp	r2, r3
 8005590:	d305      	bcc.n	800559e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005598:	69fa      	ldr	r2, [r7, #28]
 800559a:	429a      	cmp	r2, r3
 800559c:	d912      	bls.n	80055c4 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80055a4:	e0f6      	b.n	8005794 <UART_SetConfig+0x494>
 80055a6:	bf00      	nop
 80055a8:	efff69f3 	.word	0xefff69f3
 80055ac:	40008000 	.word	0x40008000
 80055b0:	40013800 	.word	0x40013800
 80055b4:	40021000 	.word	0x40021000
 80055b8:	40004400 	.word	0x40004400
 80055bc:	40004800 	.word	0x40004800
 80055c0:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	2200      	movs	r2, #0
 80055c8:	461c      	mov	r4, r3
 80055ca:	4615      	mov	r5, r2
 80055cc:	f04f 0200 	mov.w	r2, #0
 80055d0:	f04f 0300 	mov.w	r3, #0
 80055d4:	022b      	lsls	r3, r5, #8
 80055d6:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80055da:	0222      	lsls	r2, r4, #8
 80055dc:	68f9      	ldr	r1, [r7, #12]
 80055de:	6849      	ldr	r1, [r1, #4]
 80055e0:	0849      	lsrs	r1, r1, #1
 80055e2:	2000      	movs	r0, #0
 80055e4:	4688      	mov	r8, r1
 80055e6:	4681      	mov	r9, r0
 80055e8:	eb12 0a08 	adds.w	sl, r2, r8
 80055ec:	eb43 0b09 	adc.w	fp, r3, r9
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	603b      	str	r3, [r7, #0]
 80055f8:	607a      	str	r2, [r7, #4]
 80055fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055fe:	4650      	mov	r0, sl
 8005600:	4659      	mov	r1, fp
 8005602:	f7fb fad1 	bl	8000ba8 <__aeabi_uldivmod>
 8005606:	4602      	mov	r2, r0
 8005608:	460b      	mov	r3, r1
 800560a:	4613      	mov	r3, r2
 800560c:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005614:	d308      	bcc.n	8005628 <UART_SetConfig+0x328>
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800561c:	d204      	bcs.n	8005628 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	69ba      	ldr	r2, [r7, #24]
 8005624:	60da      	str	r2, [r3, #12]
 8005626:	e0b5      	b.n	8005794 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800562e:	e0b1      	b.n	8005794 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	69db      	ldr	r3, [r3, #28]
 8005634:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005638:	d15d      	bne.n	80056f6 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800563a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800563e:	2b08      	cmp	r3, #8
 8005640:	d827      	bhi.n	8005692 <UART_SetConfig+0x392>
 8005642:	a201      	add	r2, pc, #4	; (adr r2, 8005648 <UART_SetConfig+0x348>)
 8005644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005648:	0800566d 	.word	0x0800566d
 800564c:	08005675 	.word	0x08005675
 8005650:	0800567d 	.word	0x0800567d
 8005654:	08005693 	.word	0x08005693
 8005658:	08005683 	.word	0x08005683
 800565c:	08005693 	.word	0x08005693
 8005660:	08005693 	.word	0x08005693
 8005664:	08005693 	.word	0x08005693
 8005668:	0800568b 	.word	0x0800568b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800566c:	f7fe ff78 	bl	8004560 <HAL_RCC_GetPCLK1Freq>
 8005670:	61f8      	str	r0, [r7, #28]
        break;
 8005672:	e014      	b.n	800569e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005674:	f7fe ff8a 	bl	800458c <HAL_RCC_GetPCLK2Freq>
 8005678:	61f8      	str	r0, [r7, #28]
        break;
 800567a:	e010      	b.n	800569e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800567c:	4b4c      	ldr	r3, [pc, #304]	; (80057b0 <UART_SetConfig+0x4b0>)
 800567e:	61fb      	str	r3, [r7, #28]
        break;
 8005680:	e00d      	b.n	800569e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005682:	f7fe fed5 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 8005686:	61f8      	str	r0, [r7, #28]
        break;
 8005688:	e009      	b.n	800569e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800568a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800568e:	61fb      	str	r3, [r7, #28]
        break;
 8005690:	e005      	b.n	800569e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8005692:	2300      	movs	r3, #0
 8005694:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800569c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d077      	beq.n	8005794 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	005a      	lsls	r2, r3, #1
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	085b      	lsrs	r3, r3, #1
 80056ae:	441a      	add	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056b8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	2b0f      	cmp	r3, #15
 80056be:	d916      	bls.n	80056ee <UART_SetConfig+0x3ee>
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056c6:	d212      	bcs.n	80056ee <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056c8:	69bb      	ldr	r3, [r7, #24]
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	f023 030f 	bic.w	r3, r3, #15
 80056d0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	085b      	lsrs	r3, r3, #1
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	f003 0307 	and.w	r3, r3, #7
 80056dc:	b29a      	uxth	r2, r3
 80056de:	8afb      	ldrh	r3, [r7, #22]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	8afa      	ldrh	r2, [r7, #22]
 80056ea:	60da      	str	r2, [r3, #12]
 80056ec:	e052      	b.n	8005794 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80056f4:	e04e      	b.n	8005794 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80056fa:	2b08      	cmp	r3, #8
 80056fc:	d827      	bhi.n	800574e <UART_SetConfig+0x44e>
 80056fe:	a201      	add	r2, pc, #4	; (adr r2, 8005704 <UART_SetConfig+0x404>)
 8005700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005704:	08005729 	.word	0x08005729
 8005708:	08005731 	.word	0x08005731
 800570c:	08005739 	.word	0x08005739
 8005710:	0800574f 	.word	0x0800574f
 8005714:	0800573f 	.word	0x0800573f
 8005718:	0800574f 	.word	0x0800574f
 800571c:	0800574f 	.word	0x0800574f
 8005720:	0800574f 	.word	0x0800574f
 8005724:	08005747 	.word	0x08005747
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005728:	f7fe ff1a 	bl	8004560 <HAL_RCC_GetPCLK1Freq>
 800572c:	61f8      	str	r0, [r7, #28]
        break;
 800572e:	e014      	b.n	800575a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005730:	f7fe ff2c 	bl	800458c <HAL_RCC_GetPCLK2Freq>
 8005734:	61f8      	str	r0, [r7, #28]
        break;
 8005736:	e010      	b.n	800575a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005738:	4b1d      	ldr	r3, [pc, #116]	; (80057b0 <UART_SetConfig+0x4b0>)
 800573a:	61fb      	str	r3, [r7, #28]
        break;
 800573c:	e00d      	b.n	800575a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800573e:	f7fe fe77 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 8005742:	61f8      	str	r0, [r7, #28]
        break;
 8005744:	e009      	b.n	800575a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005746:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800574a:	61fb      	str	r3, [r7, #28]
        break;
 800574c:	e005      	b.n	800575a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 800574e:	2300      	movs	r3, #0
 8005750:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005758:	bf00      	nop
    }

    if (pclk != 0U)
 800575a:	69fb      	ldr	r3, [r7, #28]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d019      	beq.n	8005794 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	085a      	lsrs	r2, r3, #1
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	441a      	add	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005772:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005774:	69bb      	ldr	r3, [r7, #24]
 8005776:	2b0f      	cmp	r3, #15
 8005778:	d909      	bls.n	800578e <UART_SetConfig+0x48e>
 800577a:	69bb      	ldr	r3, [r7, #24]
 800577c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005780:	d205      	bcs.n	800578e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005782:	69bb      	ldr	r3, [r7, #24]
 8005784:	b29a      	uxth	r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	60da      	str	r2, [r3, #12]
 800578c:	e002      	b.n	8005794 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80057a0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3728      	adds	r7, #40	; 0x28
 80057a8:	46bd      	mov	sp, r7
 80057aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057ae:	bf00      	nop
 80057b0:	00f42400 	.word	0x00f42400

080057b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b083      	sub	sp, #12
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c0:	f003 0308 	and.w	r3, r3, #8
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d00a      	beq.n	80057de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	430a      	orrs	r2, r1
 80057dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00a      	beq.n	8005800 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	430a      	orrs	r2, r1
 80057fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00a      	beq.n	8005822 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	430a      	orrs	r2, r1
 8005820:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005826:	f003 0304 	and.w	r3, r3, #4
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00a      	beq.n	8005844 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	430a      	orrs	r2, r1
 8005842:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005848:	f003 0310 	and.w	r3, r3, #16
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00a      	beq.n	8005866 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	430a      	orrs	r2, r1
 8005864:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586a:	f003 0320 	and.w	r3, r3, #32
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00a      	beq.n	8005888 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	430a      	orrs	r2, r1
 8005886:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005890:	2b00      	cmp	r3, #0
 8005892:	d01a      	beq.n	80058ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	430a      	orrs	r2, r1
 80058a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058b2:	d10a      	bne.n	80058ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	430a      	orrs	r2, r1
 80058c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d00a      	beq.n	80058ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	430a      	orrs	r2, r1
 80058ea:	605a      	str	r2, [r3, #4]
  }
}
 80058ec:	bf00      	nop
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b098      	sub	sp, #96	; 0x60
 80058fc:	af02      	add	r7, sp, #8
 80058fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005908:	f7fc f80c 	bl	8001924 <HAL_GetTick>
 800590c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0308 	and.w	r3, r3, #8
 8005918:	2b08      	cmp	r3, #8
 800591a:	d12e      	bne.n	800597a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800591c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005920:	9300      	str	r3, [sp, #0]
 8005922:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005924:	2200      	movs	r2, #0
 8005926:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f88c 	bl	8005a48 <UART_WaitOnFlagUntilTimeout>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d021      	beq.n	800597a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800593e:	e853 3f00 	ldrex	r3, [r3]
 8005942:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005946:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800594a:	653b      	str	r3, [r7, #80]	; 0x50
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	461a      	mov	r2, r3
 8005952:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005954:	647b      	str	r3, [r7, #68]	; 0x44
 8005956:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005958:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800595a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800595c:	e841 2300 	strex	r3, r2, [r1]
 8005960:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005962:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005964:	2b00      	cmp	r3, #0
 8005966:	d1e6      	bne.n	8005936 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2220      	movs	r2, #32
 800596c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e062      	b.n	8005a40 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 0304 	and.w	r3, r3, #4
 8005984:	2b04      	cmp	r3, #4
 8005986:	d149      	bne.n	8005a1c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005988:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800598c:	9300      	str	r3, [sp, #0]
 800598e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005990:	2200      	movs	r2, #0
 8005992:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f856 	bl	8005a48 <UART_WaitOnFlagUntilTimeout>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d03c      	beq.n	8005a1c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059aa:	e853 3f00 	ldrex	r3, [r3]
 80059ae:	623b      	str	r3, [r7, #32]
   return(result);
 80059b0:	6a3b      	ldr	r3, [r7, #32]
 80059b2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	461a      	mov	r2, r3
 80059be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059c0:	633b      	str	r3, [r7, #48]	; 0x30
 80059c2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059c8:	e841 2300 	strex	r3, r2, [r1]
 80059cc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d1e6      	bne.n	80059a2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	3308      	adds	r3, #8
 80059da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	e853 3f00 	ldrex	r3, [r3]
 80059e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f023 0301 	bic.w	r3, r3, #1
 80059ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	3308      	adds	r3, #8
 80059f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059f4:	61fa      	str	r2, [r7, #28]
 80059f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f8:	69b9      	ldr	r1, [r7, #24]
 80059fa:	69fa      	ldr	r2, [r7, #28]
 80059fc:	e841 2300 	strex	r3, r2, [r1]
 8005a00:	617b      	str	r3, [r7, #20]
   return(result);
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d1e5      	bne.n	80059d4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2220      	movs	r2, #32
 8005a0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a18:	2303      	movs	r3, #3
 8005a1a:	e011      	b.n	8005a40 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2220      	movs	r2, #32
 8005a20:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2220      	movs	r2, #32
 8005a26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3758      	adds	r7, #88	; 0x58
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	603b      	str	r3, [r7, #0]
 8005a54:	4613      	mov	r3, r2
 8005a56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a58:	e049      	b.n	8005aee <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a60:	d045      	beq.n	8005aee <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a62:	f7fb ff5f 	bl	8001924 <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	69ba      	ldr	r2, [r7, #24]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d302      	bcc.n	8005a78 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a72:	69bb      	ldr	r3, [r7, #24]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d101      	bne.n	8005a7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	e048      	b.n	8005b0e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0304 	and.w	r3, r3, #4
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d031      	beq.n	8005aee <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	69db      	ldr	r3, [r3, #28]
 8005a90:	f003 0308 	and.w	r3, r3, #8
 8005a94:	2b08      	cmp	r3, #8
 8005a96:	d110      	bne.n	8005aba <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	2208      	movs	r2, #8
 8005a9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005aa0:	68f8      	ldr	r0, [r7, #12]
 8005aa2:	f000 f838 	bl	8005b16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2208      	movs	r2, #8
 8005aaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e029      	b.n	8005b0e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	69db      	ldr	r3, [r3, #28]
 8005ac0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ac4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ac8:	d111      	bne.n	8005aee <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ad2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ad4:	68f8      	ldr	r0, [r7, #12]
 8005ad6:	f000 f81e 	bl	8005b16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2220      	movs	r2, #32
 8005ade:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005aea:	2303      	movs	r3, #3
 8005aec:	e00f      	b.n	8005b0e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	69da      	ldr	r2, [r3, #28]
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	4013      	ands	r3, r2
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	bf0c      	ite	eq
 8005afe:	2301      	moveq	r3, #1
 8005b00:	2300      	movne	r3, #0
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	461a      	mov	r2, r3
 8005b06:	79fb      	ldrb	r3, [r7, #7]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d0a6      	beq.n	8005a5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}

08005b16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b16:	b480      	push	{r7}
 8005b18:	b095      	sub	sp, #84	; 0x54
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b26:	e853 3f00 	ldrex	r3, [r3]
 8005b2a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	461a      	mov	r2, r3
 8005b3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b3c:	643b      	str	r3, [r7, #64]	; 0x40
 8005b3e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b40:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b42:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b44:	e841 2300 	strex	r3, r2, [r1]
 8005b48:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d1e6      	bne.n	8005b1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	3308      	adds	r3, #8
 8005b56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b58:	6a3b      	ldr	r3, [r7, #32]
 8005b5a:	e853 3f00 	ldrex	r3, [r3]
 8005b5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	f023 0301 	bic.w	r3, r3, #1
 8005b66:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	3308      	adds	r3, #8
 8005b6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b70:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b72:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b78:	e841 2300 	strex	r3, r2, [r1]
 8005b7c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1e5      	bne.n	8005b50 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d118      	bne.n	8005bbe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	e853 3f00 	ldrex	r3, [r3]
 8005b98:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	f023 0310 	bic.w	r3, r3, #16
 8005ba0:	647b      	str	r3, [r7, #68]	; 0x44
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005baa:	61bb      	str	r3, [r7, #24]
 8005bac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bae:	6979      	ldr	r1, [r7, #20]
 8005bb0:	69ba      	ldr	r2, [r7, #24]
 8005bb2:	e841 2300 	strex	r3, r2, [r1]
 8005bb6:	613b      	str	r3, [r7, #16]
   return(result);
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1e6      	bne.n	8005b8c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2220      	movs	r2, #32
 8005bc2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005bd2:	bf00      	nop
 8005bd4:	3754      	adds	r7, #84	; 0x54
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr

08005bde <__cvt>:
 8005bde:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005be2:	ec55 4b10 	vmov	r4, r5, d0
 8005be6:	2d00      	cmp	r5, #0
 8005be8:	460e      	mov	r6, r1
 8005bea:	4619      	mov	r1, r3
 8005bec:	462b      	mov	r3, r5
 8005bee:	bfbb      	ittet	lt
 8005bf0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005bf4:	461d      	movlt	r5, r3
 8005bf6:	2300      	movge	r3, #0
 8005bf8:	232d      	movlt	r3, #45	; 0x2d
 8005bfa:	700b      	strb	r3, [r1, #0]
 8005bfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bfe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005c02:	4691      	mov	r9, r2
 8005c04:	f023 0820 	bic.w	r8, r3, #32
 8005c08:	bfbc      	itt	lt
 8005c0a:	4622      	movlt	r2, r4
 8005c0c:	4614      	movlt	r4, r2
 8005c0e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c12:	d005      	beq.n	8005c20 <__cvt+0x42>
 8005c14:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005c18:	d100      	bne.n	8005c1c <__cvt+0x3e>
 8005c1a:	3601      	adds	r6, #1
 8005c1c:	2102      	movs	r1, #2
 8005c1e:	e000      	b.n	8005c22 <__cvt+0x44>
 8005c20:	2103      	movs	r1, #3
 8005c22:	ab03      	add	r3, sp, #12
 8005c24:	9301      	str	r3, [sp, #4]
 8005c26:	ab02      	add	r3, sp, #8
 8005c28:	9300      	str	r3, [sp, #0]
 8005c2a:	ec45 4b10 	vmov	d0, r4, r5
 8005c2e:	4653      	mov	r3, sl
 8005c30:	4632      	mov	r2, r6
 8005c32:	f000 fe5d 	bl	80068f0 <_dtoa_r>
 8005c36:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005c3a:	4607      	mov	r7, r0
 8005c3c:	d102      	bne.n	8005c44 <__cvt+0x66>
 8005c3e:	f019 0f01 	tst.w	r9, #1
 8005c42:	d022      	beq.n	8005c8a <__cvt+0xac>
 8005c44:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c48:	eb07 0906 	add.w	r9, r7, r6
 8005c4c:	d110      	bne.n	8005c70 <__cvt+0x92>
 8005c4e:	783b      	ldrb	r3, [r7, #0]
 8005c50:	2b30      	cmp	r3, #48	; 0x30
 8005c52:	d10a      	bne.n	8005c6a <__cvt+0x8c>
 8005c54:	2200      	movs	r2, #0
 8005c56:	2300      	movs	r3, #0
 8005c58:	4620      	mov	r0, r4
 8005c5a:	4629      	mov	r1, r5
 8005c5c:	f7fa ff34 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c60:	b918      	cbnz	r0, 8005c6a <__cvt+0x8c>
 8005c62:	f1c6 0601 	rsb	r6, r6, #1
 8005c66:	f8ca 6000 	str.w	r6, [sl]
 8005c6a:	f8da 3000 	ldr.w	r3, [sl]
 8005c6e:	4499      	add	r9, r3
 8005c70:	2200      	movs	r2, #0
 8005c72:	2300      	movs	r3, #0
 8005c74:	4620      	mov	r0, r4
 8005c76:	4629      	mov	r1, r5
 8005c78:	f7fa ff26 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c7c:	b108      	cbz	r0, 8005c82 <__cvt+0xa4>
 8005c7e:	f8cd 900c 	str.w	r9, [sp, #12]
 8005c82:	2230      	movs	r2, #48	; 0x30
 8005c84:	9b03      	ldr	r3, [sp, #12]
 8005c86:	454b      	cmp	r3, r9
 8005c88:	d307      	bcc.n	8005c9a <__cvt+0xbc>
 8005c8a:	9b03      	ldr	r3, [sp, #12]
 8005c8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c8e:	1bdb      	subs	r3, r3, r7
 8005c90:	4638      	mov	r0, r7
 8005c92:	6013      	str	r3, [r2, #0]
 8005c94:	b004      	add	sp, #16
 8005c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c9a:	1c59      	adds	r1, r3, #1
 8005c9c:	9103      	str	r1, [sp, #12]
 8005c9e:	701a      	strb	r2, [r3, #0]
 8005ca0:	e7f0      	b.n	8005c84 <__cvt+0xa6>

08005ca2 <__exponent>:
 8005ca2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2900      	cmp	r1, #0
 8005ca8:	bfb8      	it	lt
 8005caa:	4249      	neglt	r1, r1
 8005cac:	f803 2b02 	strb.w	r2, [r3], #2
 8005cb0:	bfb4      	ite	lt
 8005cb2:	222d      	movlt	r2, #45	; 0x2d
 8005cb4:	222b      	movge	r2, #43	; 0x2b
 8005cb6:	2909      	cmp	r1, #9
 8005cb8:	7042      	strb	r2, [r0, #1]
 8005cba:	dd2a      	ble.n	8005d12 <__exponent+0x70>
 8005cbc:	f10d 0207 	add.w	r2, sp, #7
 8005cc0:	4617      	mov	r7, r2
 8005cc2:	260a      	movs	r6, #10
 8005cc4:	4694      	mov	ip, r2
 8005cc6:	fb91 f5f6 	sdiv	r5, r1, r6
 8005cca:	fb06 1415 	mls	r4, r6, r5, r1
 8005cce:	3430      	adds	r4, #48	; 0x30
 8005cd0:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005cd4:	460c      	mov	r4, r1
 8005cd6:	2c63      	cmp	r4, #99	; 0x63
 8005cd8:	f102 32ff 	add.w	r2, r2, #4294967295
 8005cdc:	4629      	mov	r1, r5
 8005cde:	dcf1      	bgt.n	8005cc4 <__exponent+0x22>
 8005ce0:	3130      	adds	r1, #48	; 0x30
 8005ce2:	f1ac 0402 	sub.w	r4, ip, #2
 8005ce6:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005cea:	1c41      	adds	r1, r0, #1
 8005cec:	4622      	mov	r2, r4
 8005cee:	42ba      	cmp	r2, r7
 8005cf0:	d30a      	bcc.n	8005d08 <__exponent+0x66>
 8005cf2:	f10d 0209 	add.w	r2, sp, #9
 8005cf6:	eba2 020c 	sub.w	r2, r2, ip
 8005cfa:	42bc      	cmp	r4, r7
 8005cfc:	bf88      	it	hi
 8005cfe:	2200      	movhi	r2, #0
 8005d00:	4413      	add	r3, r2
 8005d02:	1a18      	subs	r0, r3, r0
 8005d04:	b003      	add	sp, #12
 8005d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d08:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005d0c:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005d10:	e7ed      	b.n	8005cee <__exponent+0x4c>
 8005d12:	2330      	movs	r3, #48	; 0x30
 8005d14:	3130      	adds	r1, #48	; 0x30
 8005d16:	7083      	strb	r3, [r0, #2]
 8005d18:	70c1      	strb	r1, [r0, #3]
 8005d1a:	1d03      	adds	r3, r0, #4
 8005d1c:	e7f1      	b.n	8005d02 <__exponent+0x60>
	...

08005d20 <_printf_float>:
 8005d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d24:	ed2d 8b02 	vpush	{d8}
 8005d28:	b08d      	sub	sp, #52	; 0x34
 8005d2a:	460c      	mov	r4, r1
 8005d2c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005d30:	4616      	mov	r6, r2
 8005d32:	461f      	mov	r7, r3
 8005d34:	4605      	mov	r5, r0
 8005d36:	f000 fcd9 	bl	80066ec <_localeconv_r>
 8005d3a:	f8d0 a000 	ldr.w	sl, [r0]
 8005d3e:	4650      	mov	r0, sl
 8005d40:	f7fa fa96 	bl	8000270 <strlen>
 8005d44:	2300      	movs	r3, #0
 8005d46:	930a      	str	r3, [sp, #40]	; 0x28
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	9305      	str	r3, [sp, #20]
 8005d4c:	f8d8 3000 	ldr.w	r3, [r8]
 8005d50:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005d54:	3307      	adds	r3, #7
 8005d56:	f023 0307 	bic.w	r3, r3, #7
 8005d5a:	f103 0208 	add.w	r2, r3, #8
 8005d5e:	f8c8 2000 	str.w	r2, [r8]
 8005d62:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d66:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005d6a:	9307      	str	r3, [sp, #28]
 8005d6c:	f8cd 8018 	str.w	r8, [sp, #24]
 8005d70:	ee08 0a10 	vmov	s16, r0
 8005d74:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005d78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d7c:	4b9e      	ldr	r3, [pc, #632]	; (8005ff8 <_printf_float+0x2d8>)
 8005d7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d82:	f7fa fed3 	bl	8000b2c <__aeabi_dcmpun>
 8005d86:	bb88      	cbnz	r0, 8005dec <_printf_float+0xcc>
 8005d88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d8c:	4b9a      	ldr	r3, [pc, #616]	; (8005ff8 <_printf_float+0x2d8>)
 8005d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d92:	f7fa fead 	bl	8000af0 <__aeabi_dcmple>
 8005d96:	bb48      	cbnz	r0, 8005dec <_printf_float+0xcc>
 8005d98:	2200      	movs	r2, #0
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	4640      	mov	r0, r8
 8005d9e:	4649      	mov	r1, r9
 8005da0:	f7fa fe9c 	bl	8000adc <__aeabi_dcmplt>
 8005da4:	b110      	cbz	r0, 8005dac <_printf_float+0x8c>
 8005da6:	232d      	movs	r3, #45	; 0x2d
 8005da8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dac:	4a93      	ldr	r2, [pc, #588]	; (8005ffc <_printf_float+0x2dc>)
 8005dae:	4b94      	ldr	r3, [pc, #592]	; (8006000 <_printf_float+0x2e0>)
 8005db0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005db4:	bf94      	ite	ls
 8005db6:	4690      	movls	r8, r2
 8005db8:	4698      	movhi	r8, r3
 8005dba:	2303      	movs	r3, #3
 8005dbc:	6123      	str	r3, [r4, #16]
 8005dbe:	9b05      	ldr	r3, [sp, #20]
 8005dc0:	f023 0304 	bic.w	r3, r3, #4
 8005dc4:	6023      	str	r3, [r4, #0]
 8005dc6:	f04f 0900 	mov.w	r9, #0
 8005dca:	9700      	str	r7, [sp, #0]
 8005dcc:	4633      	mov	r3, r6
 8005dce:	aa0b      	add	r2, sp, #44	; 0x2c
 8005dd0:	4621      	mov	r1, r4
 8005dd2:	4628      	mov	r0, r5
 8005dd4:	f000 f9da 	bl	800618c <_printf_common>
 8005dd8:	3001      	adds	r0, #1
 8005dda:	f040 8090 	bne.w	8005efe <_printf_float+0x1de>
 8005dde:	f04f 30ff 	mov.w	r0, #4294967295
 8005de2:	b00d      	add	sp, #52	; 0x34
 8005de4:	ecbd 8b02 	vpop	{d8}
 8005de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dec:	4642      	mov	r2, r8
 8005dee:	464b      	mov	r3, r9
 8005df0:	4640      	mov	r0, r8
 8005df2:	4649      	mov	r1, r9
 8005df4:	f7fa fe9a 	bl	8000b2c <__aeabi_dcmpun>
 8005df8:	b140      	cbz	r0, 8005e0c <_printf_float+0xec>
 8005dfa:	464b      	mov	r3, r9
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	bfbc      	itt	lt
 8005e00:	232d      	movlt	r3, #45	; 0x2d
 8005e02:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005e06:	4a7f      	ldr	r2, [pc, #508]	; (8006004 <_printf_float+0x2e4>)
 8005e08:	4b7f      	ldr	r3, [pc, #508]	; (8006008 <_printf_float+0x2e8>)
 8005e0a:	e7d1      	b.n	8005db0 <_printf_float+0x90>
 8005e0c:	6863      	ldr	r3, [r4, #4]
 8005e0e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005e12:	9206      	str	r2, [sp, #24]
 8005e14:	1c5a      	adds	r2, r3, #1
 8005e16:	d13f      	bne.n	8005e98 <_printf_float+0x178>
 8005e18:	2306      	movs	r3, #6
 8005e1a:	6063      	str	r3, [r4, #4]
 8005e1c:	9b05      	ldr	r3, [sp, #20]
 8005e1e:	6861      	ldr	r1, [r4, #4]
 8005e20:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005e24:	2300      	movs	r3, #0
 8005e26:	9303      	str	r3, [sp, #12]
 8005e28:	ab0a      	add	r3, sp, #40	; 0x28
 8005e2a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005e2e:	ab09      	add	r3, sp, #36	; 0x24
 8005e30:	ec49 8b10 	vmov	d0, r8, r9
 8005e34:	9300      	str	r3, [sp, #0]
 8005e36:	6022      	str	r2, [r4, #0]
 8005e38:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	f7ff fece 	bl	8005bde <__cvt>
 8005e42:	9b06      	ldr	r3, [sp, #24]
 8005e44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e46:	2b47      	cmp	r3, #71	; 0x47
 8005e48:	4680      	mov	r8, r0
 8005e4a:	d108      	bne.n	8005e5e <_printf_float+0x13e>
 8005e4c:	1cc8      	adds	r0, r1, #3
 8005e4e:	db02      	blt.n	8005e56 <_printf_float+0x136>
 8005e50:	6863      	ldr	r3, [r4, #4]
 8005e52:	4299      	cmp	r1, r3
 8005e54:	dd41      	ble.n	8005eda <_printf_float+0x1ba>
 8005e56:	f1ab 0302 	sub.w	r3, fp, #2
 8005e5a:	fa5f fb83 	uxtb.w	fp, r3
 8005e5e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005e62:	d820      	bhi.n	8005ea6 <_printf_float+0x186>
 8005e64:	3901      	subs	r1, #1
 8005e66:	465a      	mov	r2, fp
 8005e68:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005e6c:	9109      	str	r1, [sp, #36]	; 0x24
 8005e6e:	f7ff ff18 	bl	8005ca2 <__exponent>
 8005e72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e74:	1813      	adds	r3, r2, r0
 8005e76:	2a01      	cmp	r2, #1
 8005e78:	4681      	mov	r9, r0
 8005e7a:	6123      	str	r3, [r4, #16]
 8005e7c:	dc02      	bgt.n	8005e84 <_printf_float+0x164>
 8005e7e:	6822      	ldr	r2, [r4, #0]
 8005e80:	07d2      	lsls	r2, r2, #31
 8005e82:	d501      	bpl.n	8005e88 <_printf_float+0x168>
 8005e84:	3301      	adds	r3, #1
 8005e86:	6123      	str	r3, [r4, #16]
 8005e88:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d09c      	beq.n	8005dca <_printf_float+0xaa>
 8005e90:	232d      	movs	r3, #45	; 0x2d
 8005e92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e96:	e798      	b.n	8005dca <_printf_float+0xaa>
 8005e98:	9a06      	ldr	r2, [sp, #24]
 8005e9a:	2a47      	cmp	r2, #71	; 0x47
 8005e9c:	d1be      	bne.n	8005e1c <_printf_float+0xfc>
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1bc      	bne.n	8005e1c <_printf_float+0xfc>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e7b9      	b.n	8005e1a <_printf_float+0xfa>
 8005ea6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005eaa:	d118      	bne.n	8005ede <_printf_float+0x1be>
 8005eac:	2900      	cmp	r1, #0
 8005eae:	6863      	ldr	r3, [r4, #4]
 8005eb0:	dd0b      	ble.n	8005eca <_printf_float+0x1aa>
 8005eb2:	6121      	str	r1, [r4, #16]
 8005eb4:	b913      	cbnz	r3, 8005ebc <_printf_float+0x19c>
 8005eb6:	6822      	ldr	r2, [r4, #0]
 8005eb8:	07d0      	lsls	r0, r2, #31
 8005eba:	d502      	bpl.n	8005ec2 <_printf_float+0x1a2>
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	440b      	add	r3, r1
 8005ec0:	6123      	str	r3, [r4, #16]
 8005ec2:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ec4:	f04f 0900 	mov.w	r9, #0
 8005ec8:	e7de      	b.n	8005e88 <_printf_float+0x168>
 8005eca:	b913      	cbnz	r3, 8005ed2 <_printf_float+0x1b2>
 8005ecc:	6822      	ldr	r2, [r4, #0]
 8005ece:	07d2      	lsls	r2, r2, #31
 8005ed0:	d501      	bpl.n	8005ed6 <_printf_float+0x1b6>
 8005ed2:	3302      	adds	r3, #2
 8005ed4:	e7f4      	b.n	8005ec0 <_printf_float+0x1a0>
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e7f2      	b.n	8005ec0 <_printf_float+0x1a0>
 8005eda:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005ede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ee0:	4299      	cmp	r1, r3
 8005ee2:	db05      	blt.n	8005ef0 <_printf_float+0x1d0>
 8005ee4:	6823      	ldr	r3, [r4, #0]
 8005ee6:	6121      	str	r1, [r4, #16]
 8005ee8:	07d8      	lsls	r0, r3, #31
 8005eea:	d5ea      	bpl.n	8005ec2 <_printf_float+0x1a2>
 8005eec:	1c4b      	adds	r3, r1, #1
 8005eee:	e7e7      	b.n	8005ec0 <_printf_float+0x1a0>
 8005ef0:	2900      	cmp	r1, #0
 8005ef2:	bfd4      	ite	le
 8005ef4:	f1c1 0202 	rsble	r2, r1, #2
 8005ef8:	2201      	movgt	r2, #1
 8005efa:	4413      	add	r3, r2
 8005efc:	e7e0      	b.n	8005ec0 <_printf_float+0x1a0>
 8005efe:	6823      	ldr	r3, [r4, #0]
 8005f00:	055a      	lsls	r2, r3, #21
 8005f02:	d407      	bmi.n	8005f14 <_printf_float+0x1f4>
 8005f04:	6923      	ldr	r3, [r4, #16]
 8005f06:	4642      	mov	r2, r8
 8005f08:	4631      	mov	r1, r6
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	47b8      	blx	r7
 8005f0e:	3001      	adds	r0, #1
 8005f10:	d12c      	bne.n	8005f6c <_printf_float+0x24c>
 8005f12:	e764      	b.n	8005dde <_printf_float+0xbe>
 8005f14:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f18:	f240 80e0 	bls.w	80060dc <_printf_float+0x3bc>
 8005f1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f20:	2200      	movs	r2, #0
 8005f22:	2300      	movs	r3, #0
 8005f24:	f7fa fdd0 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f28:	2800      	cmp	r0, #0
 8005f2a:	d034      	beq.n	8005f96 <_printf_float+0x276>
 8005f2c:	4a37      	ldr	r2, [pc, #220]	; (800600c <_printf_float+0x2ec>)
 8005f2e:	2301      	movs	r3, #1
 8005f30:	4631      	mov	r1, r6
 8005f32:	4628      	mov	r0, r5
 8005f34:	47b8      	blx	r7
 8005f36:	3001      	adds	r0, #1
 8005f38:	f43f af51 	beq.w	8005dde <_printf_float+0xbe>
 8005f3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f40:	429a      	cmp	r2, r3
 8005f42:	db02      	blt.n	8005f4a <_printf_float+0x22a>
 8005f44:	6823      	ldr	r3, [r4, #0]
 8005f46:	07d8      	lsls	r0, r3, #31
 8005f48:	d510      	bpl.n	8005f6c <_printf_float+0x24c>
 8005f4a:	ee18 3a10 	vmov	r3, s16
 8005f4e:	4652      	mov	r2, sl
 8005f50:	4631      	mov	r1, r6
 8005f52:	4628      	mov	r0, r5
 8005f54:	47b8      	blx	r7
 8005f56:	3001      	adds	r0, #1
 8005f58:	f43f af41 	beq.w	8005dde <_printf_float+0xbe>
 8005f5c:	f04f 0800 	mov.w	r8, #0
 8005f60:	f104 091a 	add.w	r9, r4, #26
 8005f64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f66:	3b01      	subs	r3, #1
 8005f68:	4543      	cmp	r3, r8
 8005f6a:	dc09      	bgt.n	8005f80 <_printf_float+0x260>
 8005f6c:	6823      	ldr	r3, [r4, #0]
 8005f6e:	079b      	lsls	r3, r3, #30
 8005f70:	f100 8107 	bmi.w	8006182 <_printf_float+0x462>
 8005f74:	68e0      	ldr	r0, [r4, #12]
 8005f76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f78:	4298      	cmp	r0, r3
 8005f7a:	bfb8      	it	lt
 8005f7c:	4618      	movlt	r0, r3
 8005f7e:	e730      	b.n	8005de2 <_printf_float+0xc2>
 8005f80:	2301      	movs	r3, #1
 8005f82:	464a      	mov	r2, r9
 8005f84:	4631      	mov	r1, r6
 8005f86:	4628      	mov	r0, r5
 8005f88:	47b8      	blx	r7
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	f43f af27 	beq.w	8005dde <_printf_float+0xbe>
 8005f90:	f108 0801 	add.w	r8, r8, #1
 8005f94:	e7e6      	b.n	8005f64 <_printf_float+0x244>
 8005f96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	dc39      	bgt.n	8006010 <_printf_float+0x2f0>
 8005f9c:	4a1b      	ldr	r2, [pc, #108]	; (800600c <_printf_float+0x2ec>)
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	4631      	mov	r1, r6
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	47b8      	blx	r7
 8005fa6:	3001      	adds	r0, #1
 8005fa8:	f43f af19 	beq.w	8005dde <_printf_float+0xbe>
 8005fac:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	d102      	bne.n	8005fba <_printf_float+0x29a>
 8005fb4:	6823      	ldr	r3, [r4, #0]
 8005fb6:	07d9      	lsls	r1, r3, #31
 8005fb8:	d5d8      	bpl.n	8005f6c <_printf_float+0x24c>
 8005fba:	ee18 3a10 	vmov	r3, s16
 8005fbe:	4652      	mov	r2, sl
 8005fc0:	4631      	mov	r1, r6
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	47b8      	blx	r7
 8005fc6:	3001      	adds	r0, #1
 8005fc8:	f43f af09 	beq.w	8005dde <_printf_float+0xbe>
 8005fcc:	f04f 0900 	mov.w	r9, #0
 8005fd0:	f104 0a1a 	add.w	sl, r4, #26
 8005fd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fd6:	425b      	negs	r3, r3
 8005fd8:	454b      	cmp	r3, r9
 8005fda:	dc01      	bgt.n	8005fe0 <_printf_float+0x2c0>
 8005fdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fde:	e792      	b.n	8005f06 <_printf_float+0x1e6>
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	4652      	mov	r2, sl
 8005fe4:	4631      	mov	r1, r6
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	47b8      	blx	r7
 8005fea:	3001      	adds	r0, #1
 8005fec:	f43f aef7 	beq.w	8005dde <_printf_float+0xbe>
 8005ff0:	f109 0901 	add.w	r9, r9, #1
 8005ff4:	e7ee      	b.n	8005fd4 <_printf_float+0x2b4>
 8005ff6:	bf00      	nop
 8005ff8:	7fefffff 	.word	0x7fefffff
 8005ffc:	08008604 	.word	0x08008604
 8006000:	08008608 	.word	0x08008608
 8006004:	0800860c 	.word	0x0800860c
 8006008:	08008610 	.word	0x08008610
 800600c:	08008614 	.word	0x08008614
 8006010:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006012:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006014:	429a      	cmp	r2, r3
 8006016:	bfa8      	it	ge
 8006018:	461a      	movge	r2, r3
 800601a:	2a00      	cmp	r2, #0
 800601c:	4691      	mov	r9, r2
 800601e:	dc37      	bgt.n	8006090 <_printf_float+0x370>
 8006020:	f04f 0b00 	mov.w	fp, #0
 8006024:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006028:	f104 021a 	add.w	r2, r4, #26
 800602c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800602e:	9305      	str	r3, [sp, #20]
 8006030:	eba3 0309 	sub.w	r3, r3, r9
 8006034:	455b      	cmp	r3, fp
 8006036:	dc33      	bgt.n	80060a0 <_printf_float+0x380>
 8006038:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800603c:	429a      	cmp	r2, r3
 800603e:	db3b      	blt.n	80060b8 <_printf_float+0x398>
 8006040:	6823      	ldr	r3, [r4, #0]
 8006042:	07da      	lsls	r2, r3, #31
 8006044:	d438      	bmi.n	80060b8 <_printf_float+0x398>
 8006046:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800604a:	eba2 0903 	sub.w	r9, r2, r3
 800604e:	9b05      	ldr	r3, [sp, #20]
 8006050:	1ad2      	subs	r2, r2, r3
 8006052:	4591      	cmp	r9, r2
 8006054:	bfa8      	it	ge
 8006056:	4691      	movge	r9, r2
 8006058:	f1b9 0f00 	cmp.w	r9, #0
 800605c:	dc35      	bgt.n	80060ca <_printf_float+0x3aa>
 800605e:	f04f 0800 	mov.w	r8, #0
 8006062:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006066:	f104 0a1a 	add.w	sl, r4, #26
 800606a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800606e:	1a9b      	subs	r3, r3, r2
 8006070:	eba3 0309 	sub.w	r3, r3, r9
 8006074:	4543      	cmp	r3, r8
 8006076:	f77f af79 	ble.w	8005f6c <_printf_float+0x24c>
 800607a:	2301      	movs	r3, #1
 800607c:	4652      	mov	r2, sl
 800607e:	4631      	mov	r1, r6
 8006080:	4628      	mov	r0, r5
 8006082:	47b8      	blx	r7
 8006084:	3001      	adds	r0, #1
 8006086:	f43f aeaa 	beq.w	8005dde <_printf_float+0xbe>
 800608a:	f108 0801 	add.w	r8, r8, #1
 800608e:	e7ec      	b.n	800606a <_printf_float+0x34a>
 8006090:	4613      	mov	r3, r2
 8006092:	4631      	mov	r1, r6
 8006094:	4642      	mov	r2, r8
 8006096:	4628      	mov	r0, r5
 8006098:	47b8      	blx	r7
 800609a:	3001      	adds	r0, #1
 800609c:	d1c0      	bne.n	8006020 <_printf_float+0x300>
 800609e:	e69e      	b.n	8005dde <_printf_float+0xbe>
 80060a0:	2301      	movs	r3, #1
 80060a2:	4631      	mov	r1, r6
 80060a4:	4628      	mov	r0, r5
 80060a6:	9205      	str	r2, [sp, #20]
 80060a8:	47b8      	blx	r7
 80060aa:	3001      	adds	r0, #1
 80060ac:	f43f ae97 	beq.w	8005dde <_printf_float+0xbe>
 80060b0:	9a05      	ldr	r2, [sp, #20]
 80060b2:	f10b 0b01 	add.w	fp, fp, #1
 80060b6:	e7b9      	b.n	800602c <_printf_float+0x30c>
 80060b8:	ee18 3a10 	vmov	r3, s16
 80060bc:	4652      	mov	r2, sl
 80060be:	4631      	mov	r1, r6
 80060c0:	4628      	mov	r0, r5
 80060c2:	47b8      	blx	r7
 80060c4:	3001      	adds	r0, #1
 80060c6:	d1be      	bne.n	8006046 <_printf_float+0x326>
 80060c8:	e689      	b.n	8005dde <_printf_float+0xbe>
 80060ca:	9a05      	ldr	r2, [sp, #20]
 80060cc:	464b      	mov	r3, r9
 80060ce:	4442      	add	r2, r8
 80060d0:	4631      	mov	r1, r6
 80060d2:	4628      	mov	r0, r5
 80060d4:	47b8      	blx	r7
 80060d6:	3001      	adds	r0, #1
 80060d8:	d1c1      	bne.n	800605e <_printf_float+0x33e>
 80060da:	e680      	b.n	8005dde <_printf_float+0xbe>
 80060dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060de:	2a01      	cmp	r2, #1
 80060e0:	dc01      	bgt.n	80060e6 <_printf_float+0x3c6>
 80060e2:	07db      	lsls	r3, r3, #31
 80060e4:	d53a      	bpl.n	800615c <_printf_float+0x43c>
 80060e6:	2301      	movs	r3, #1
 80060e8:	4642      	mov	r2, r8
 80060ea:	4631      	mov	r1, r6
 80060ec:	4628      	mov	r0, r5
 80060ee:	47b8      	blx	r7
 80060f0:	3001      	adds	r0, #1
 80060f2:	f43f ae74 	beq.w	8005dde <_printf_float+0xbe>
 80060f6:	ee18 3a10 	vmov	r3, s16
 80060fa:	4652      	mov	r2, sl
 80060fc:	4631      	mov	r1, r6
 80060fe:	4628      	mov	r0, r5
 8006100:	47b8      	blx	r7
 8006102:	3001      	adds	r0, #1
 8006104:	f43f ae6b 	beq.w	8005dde <_printf_float+0xbe>
 8006108:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800610c:	2200      	movs	r2, #0
 800610e:	2300      	movs	r3, #0
 8006110:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006114:	f7fa fcd8 	bl	8000ac8 <__aeabi_dcmpeq>
 8006118:	b9d8      	cbnz	r0, 8006152 <_printf_float+0x432>
 800611a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800611e:	f108 0201 	add.w	r2, r8, #1
 8006122:	4631      	mov	r1, r6
 8006124:	4628      	mov	r0, r5
 8006126:	47b8      	blx	r7
 8006128:	3001      	adds	r0, #1
 800612a:	d10e      	bne.n	800614a <_printf_float+0x42a>
 800612c:	e657      	b.n	8005dde <_printf_float+0xbe>
 800612e:	2301      	movs	r3, #1
 8006130:	4652      	mov	r2, sl
 8006132:	4631      	mov	r1, r6
 8006134:	4628      	mov	r0, r5
 8006136:	47b8      	blx	r7
 8006138:	3001      	adds	r0, #1
 800613a:	f43f ae50 	beq.w	8005dde <_printf_float+0xbe>
 800613e:	f108 0801 	add.w	r8, r8, #1
 8006142:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006144:	3b01      	subs	r3, #1
 8006146:	4543      	cmp	r3, r8
 8006148:	dcf1      	bgt.n	800612e <_printf_float+0x40e>
 800614a:	464b      	mov	r3, r9
 800614c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006150:	e6da      	b.n	8005f08 <_printf_float+0x1e8>
 8006152:	f04f 0800 	mov.w	r8, #0
 8006156:	f104 0a1a 	add.w	sl, r4, #26
 800615a:	e7f2      	b.n	8006142 <_printf_float+0x422>
 800615c:	2301      	movs	r3, #1
 800615e:	4642      	mov	r2, r8
 8006160:	e7df      	b.n	8006122 <_printf_float+0x402>
 8006162:	2301      	movs	r3, #1
 8006164:	464a      	mov	r2, r9
 8006166:	4631      	mov	r1, r6
 8006168:	4628      	mov	r0, r5
 800616a:	47b8      	blx	r7
 800616c:	3001      	adds	r0, #1
 800616e:	f43f ae36 	beq.w	8005dde <_printf_float+0xbe>
 8006172:	f108 0801 	add.w	r8, r8, #1
 8006176:	68e3      	ldr	r3, [r4, #12]
 8006178:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800617a:	1a5b      	subs	r3, r3, r1
 800617c:	4543      	cmp	r3, r8
 800617e:	dcf0      	bgt.n	8006162 <_printf_float+0x442>
 8006180:	e6f8      	b.n	8005f74 <_printf_float+0x254>
 8006182:	f04f 0800 	mov.w	r8, #0
 8006186:	f104 0919 	add.w	r9, r4, #25
 800618a:	e7f4      	b.n	8006176 <_printf_float+0x456>

0800618c <_printf_common>:
 800618c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006190:	4616      	mov	r6, r2
 8006192:	4699      	mov	r9, r3
 8006194:	688a      	ldr	r2, [r1, #8]
 8006196:	690b      	ldr	r3, [r1, #16]
 8006198:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800619c:	4293      	cmp	r3, r2
 800619e:	bfb8      	it	lt
 80061a0:	4613      	movlt	r3, r2
 80061a2:	6033      	str	r3, [r6, #0]
 80061a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80061a8:	4607      	mov	r7, r0
 80061aa:	460c      	mov	r4, r1
 80061ac:	b10a      	cbz	r2, 80061b2 <_printf_common+0x26>
 80061ae:	3301      	adds	r3, #1
 80061b0:	6033      	str	r3, [r6, #0]
 80061b2:	6823      	ldr	r3, [r4, #0]
 80061b4:	0699      	lsls	r1, r3, #26
 80061b6:	bf42      	ittt	mi
 80061b8:	6833      	ldrmi	r3, [r6, #0]
 80061ba:	3302      	addmi	r3, #2
 80061bc:	6033      	strmi	r3, [r6, #0]
 80061be:	6825      	ldr	r5, [r4, #0]
 80061c0:	f015 0506 	ands.w	r5, r5, #6
 80061c4:	d106      	bne.n	80061d4 <_printf_common+0x48>
 80061c6:	f104 0a19 	add.w	sl, r4, #25
 80061ca:	68e3      	ldr	r3, [r4, #12]
 80061cc:	6832      	ldr	r2, [r6, #0]
 80061ce:	1a9b      	subs	r3, r3, r2
 80061d0:	42ab      	cmp	r3, r5
 80061d2:	dc26      	bgt.n	8006222 <_printf_common+0x96>
 80061d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80061d8:	1e13      	subs	r3, r2, #0
 80061da:	6822      	ldr	r2, [r4, #0]
 80061dc:	bf18      	it	ne
 80061de:	2301      	movne	r3, #1
 80061e0:	0692      	lsls	r2, r2, #26
 80061e2:	d42b      	bmi.n	800623c <_printf_common+0xb0>
 80061e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061e8:	4649      	mov	r1, r9
 80061ea:	4638      	mov	r0, r7
 80061ec:	47c0      	blx	r8
 80061ee:	3001      	adds	r0, #1
 80061f0:	d01e      	beq.n	8006230 <_printf_common+0xa4>
 80061f2:	6823      	ldr	r3, [r4, #0]
 80061f4:	6922      	ldr	r2, [r4, #16]
 80061f6:	f003 0306 	and.w	r3, r3, #6
 80061fa:	2b04      	cmp	r3, #4
 80061fc:	bf02      	ittt	eq
 80061fe:	68e5      	ldreq	r5, [r4, #12]
 8006200:	6833      	ldreq	r3, [r6, #0]
 8006202:	1aed      	subeq	r5, r5, r3
 8006204:	68a3      	ldr	r3, [r4, #8]
 8006206:	bf0c      	ite	eq
 8006208:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800620c:	2500      	movne	r5, #0
 800620e:	4293      	cmp	r3, r2
 8006210:	bfc4      	itt	gt
 8006212:	1a9b      	subgt	r3, r3, r2
 8006214:	18ed      	addgt	r5, r5, r3
 8006216:	2600      	movs	r6, #0
 8006218:	341a      	adds	r4, #26
 800621a:	42b5      	cmp	r5, r6
 800621c:	d11a      	bne.n	8006254 <_printf_common+0xc8>
 800621e:	2000      	movs	r0, #0
 8006220:	e008      	b.n	8006234 <_printf_common+0xa8>
 8006222:	2301      	movs	r3, #1
 8006224:	4652      	mov	r2, sl
 8006226:	4649      	mov	r1, r9
 8006228:	4638      	mov	r0, r7
 800622a:	47c0      	blx	r8
 800622c:	3001      	adds	r0, #1
 800622e:	d103      	bne.n	8006238 <_printf_common+0xac>
 8006230:	f04f 30ff 	mov.w	r0, #4294967295
 8006234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006238:	3501      	adds	r5, #1
 800623a:	e7c6      	b.n	80061ca <_printf_common+0x3e>
 800623c:	18e1      	adds	r1, r4, r3
 800623e:	1c5a      	adds	r2, r3, #1
 8006240:	2030      	movs	r0, #48	; 0x30
 8006242:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006246:	4422      	add	r2, r4
 8006248:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800624c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006250:	3302      	adds	r3, #2
 8006252:	e7c7      	b.n	80061e4 <_printf_common+0x58>
 8006254:	2301      	movs	r3, #1
 8006256:	4622      	mov	r2, r4
 8006258:	4649      	mov	r1, r9
 800625a:	4638      	mov	r0, r7
 800625c:	47c0      	blx	r8
 800625e:	3001      	adds	r0, #1
 8006260:	d0e6      	beq.n	8006230 <_printf_common+0xa4>
 8006262:	3601      	adds	r6, #1
 8006264:	e7d9      	b.n	800621a <_printf_common+0x8e>
	...

08006268 <_printf_i>:
 8006268:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800626c:	7e0f      	ldrb	r7, [r1, #24]
 800626e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006270:	2f78      	cmp	r7, #120	; 0x78
 8006272:	4691      	mov	r9, r2
 8006274:	4680      	mov	r8, r0
 8006276:	460c      	mov	r4, r1
 8006278:	469a      	mov	sl, r3
 800627a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800627e:	d807      	bhi.n	8006290 <_printf_i+0x28>
 8006280:	2f62      	cmp	r7, #98	; 0x62
 8006282:	d80a      	bhi.n	800629a <_printf_i+0x32>
 8006284:	2f00      	cmp	r7, #0
 8006286:	f000 80d4 	beq.w	8006432 <_printf_i+0x1ca>
 800628a:	2f58      	cmp	r7, #88	; 0x58
 800628c:	f000 80c0 	beq.w	8006410 <_printf_i+0x1a8>
 8006290:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006294:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006298:	e03a      	b.n	8006310 <_printf_i+0xa8>
 800629a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800629e:	2b15      	cmp	r3, #21
 80062a0:	d8f6      	bhi.n	8006290 <_printf_i+0x28>
 80062a2:	a101      	add	r1, pc, #4	; (adr r1, 80062a8 <_printf_i+0x40>)
 80062a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80062a8:	08006301 	.word	0x08006301
 80062ac:	08006315 	.word	0x08006315
 80062b0:	08006291 	.word	0x08006291
 80062b4:	08006291 	.word	0x08006291
 80062b8:	08006291 	.word	0x08006291
 80062bc:	08006291 	.word	0x08006291
 80062c0:	08006315 	.word	0x08006315
 80062c4:	08006291 	.word	0x08006291
 80062c8:	08006291 	.word	0x08006291
 80062cc:	08006291 	.word	0x08006291
 80062d0:	08006291 	.word	0x08006291
 80062d4:	08006419 	.word	0x08006419
 80062d8:	08006341 	.word	0x08006341
 80062dc:	080063d3 	.word	0x080063d3
 80062e0:	08006291 	.word	0x08006291
 80062e4:	08006291 	.word	0x08006291
 80062e8:	0800643b 	.word	0x0800643b
 80062ec:	08006291 	.word	0x08006291
 80062f0:	08006341 	.word	0x08006341
 80062f4:	08006291 	.word	0x08006291
 80062f8:	08006291 	.word	0x08006291
 80062fc:	080063db 	.word	0x080063db
 8006300:	682b      	ldr	r3, [r5, #0]
 8006302:	1d1a      	adds	r2, r3, #4
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	602a      	str	r2, [r5, #0]
 8006308:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800630c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006310:	2301      	movs	r3, #1
 8006312:	e09f      	b.n	8006454 <_printf_i+0x1ec>
 8006314:	6820      	ldr	r0, [r4, #0]
 8006316:	682b      	ldr	r3, [r5, #0]
 8006318:	0607      	lsls	r7, r0, #24
 800631a:	f103 0104 	add.w	r1, r3, #4
 800631e:	6029      	str	r1, [r5, #0]
 8006320:	d501      	bpl.n	8006326 <_printf_i+0xbe>
 8006322:	681e      	ldr	r6, [r3, #0]
 8006324:	e003      	b.n	800632e <_printf_i+0xc6>
 8006326:	0646      	lsls	r6, r0, #25
 8006328:	d5fb      	bpl.n	8006322 <_printf_i+0xba>
 800632a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800632e:	2e00      	cmp	r6, #0
 8006330:	da03      	bge.n	800633a <_printf_i+0xd2>
 8006332:	232d      	movs	r3, #45	; 0x2d
 8006334:	4276      	negs	r6, r6
 8006336:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800633a:	485a      	ldr	r0, [pc, #360]	; (80064a4 <_printf_i+0x23c>)
 800633c:	230a      	movs	r3, #10
 800633e:	e012      	b.n	8006366 <_printf_i+0xfe>
 8006340:	682b      	ldr	r3, [r5, #0]
 8006342:	6820      	ldr	r0, [r4, #0]
 8006344:	1d19      	adds	r1, r3, #4
 8006346:	6029      	str	r1, [r5, #0]
 8006348:	0605      	lsls	r5, r0, #24
 800634a:	d501      	bpl.n	8006350 <_printf_i+0xe8>
 800634c:	681e      	ldr	r6, [r3, #0]
 800634e:	e002      	b.n	8006356 <_printf_i+0xee>
 8006350:	0641      	lsls	r1, r0, #25
 8006352:	d5fb      	bpl.n	800634c <_printf_i+0xe4>
 8006354:	881e      	ldrh	r6, [r3, #0]
 8006356:	4853      	ldr	r0, [pc, #332]	; (80064a4 <_printf_i+0x23c>)
 8006358:	2f6f      	cmp	r7, #111	; 0x6f
 800635a:	bf0c      	ite	eq
 800635c:	2308      	moveq	r3, #8
 800635e:	230a      	movne	r3, #10
 8006360:	2100      	movs	r1, #0
 8006362:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006366:	6865      	ldr	r5, [r4, #4]
 8006368:	60a5      	str	r5, [r4, #8]
 800636a:	2d00      	cmp	r5, #0
 800636c:	bfa2      	ittt	ge
 800636e:	6821      	ldrge	r1, [r4, #0]
 8006370:	f021 0104 	bicge.w	r1, r1, #4
 8006374:	6021      	strge	r1, [r4, #0]
 8006376:	b90e      	cbnz	r6, 800637c <_printf_i+0x114>
 8006378:	2d00      	cmp	r5, #0
 800637a:	d04b      	beq.n	8006414 <_printf_i+0x1ac>
 800637c:	4615      	mov	r5, r2
 800637e:	fbb6 f1f3 	udiv	r1, r6, r3
 8006382:	fb03 6711 	mls	r7, r3, r1, r6
 8006386:	5dc7      	ldrb	r7, [r0, r7]
 8006388:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800638c:	4637      	mov	r7, r6
 800638e:	42bb      	cmp	r3, r7
 8006390:	460e      	mov	r6, r1
 8006392:	d9f4      	bls.n	800637e <_printf_i+0x116>
 8006394:	2b08      	cmp	r3, #8
 8006396:	d10b      	bne.n	80063b0 <_printf_i+0x148>
 8006398:	6823      	ldr	r3, [r4, #0]
 800639a:	07de      	lsls	r6, r3, #31
 800639c:	d508      	bpl.n	80063b0 <_printf_i+0x148>
 800639e:	6923      	ldr	r3, [r4, #16]
 80063a0:	6861      	ldr	r1, [r4, #4]
 80063a2:	4299      	cmp	r1, r3
 80063a4:	bfde      	ittt	le
 80063a6:	2330      	movle	r3, #48	; 0x30
 80063a8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80063ac:	f105 35ff 	addle.w	r5, r5, #4294967295
 80063b0:	1b52      	subs	r2, r2, r5
 80063b2:	6122      	str	r2, [r4, #16]
 80063b4:	f8cd a000 	str.w	sl, [sp]
 80063b8:	464b      	mov	r3, r9
 80063ba:	aa03      	add	r2, sp, #12
 80063bc:	4621      	mov	r1, r4
 80063be:	4640      	mov	r0, r8
 80063c0:	f7ff fee4 	bl	800618c <_printf_common>
 80063c4:	3001      	adds	r0, #1
 80063c6:	d14a      	bne.n	800645e <_printf_i+0x1f6>
 80063c8:	f04f 30ff 	mov.w	r0, #4294967295
 80063cc:	b004      	add	sp, #16
 80063ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063d2:	6823      	ldr	r3, [r4, #0]
 80063d4:	f043 0320 	orr.w	r3, r3, #32
 80063d8:	6023      	str	r3, [r4, #0]
 80063da:	4833      	ldr	r0, [pc, #204]	; (80064a8 <_printf_i+0x240>)
 80063dc:	2778      	movs	r7, #120	; 0x78
 80063de:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80063e2:	6823      	ldr	r3, [r4, #0]
 80063e4:	6829      	ldr	r1, [r5, #0]
 80063e6:	061f      	lsls	r7, r3, #24
 80063e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80063ec:	d402      	bmi.n	80063f4 <_printf_i+0x18c>
 80063ee:	065f      	lsls	r7, r3, #25
 80063f0:	bf48      	it	mi
 80063f2:	b2b6      	uxthmi	r6, r6
 80063f4:	07df      	lsls	r7, r3, #31
 80063f6:	bf48      	it	mi
 80063f8:	f043 0320 	orrmi.w	r3, r3, #32
 80063fc:	6029      	str	r1, [r5, #0]
 80063fe:	bf48      	it	mi
 8006400:	6023      	strmi	r3, [r4, #0]
 8006402:	b91e      	cbnz	r6, 800640c <_printf_i+0x1a4>
 8006404:	6823      	ldr	r3, [r4, #0]
 8006406:	f023 0320 	bic.w	r3, r3, #32
 800640a:	6023      	str	r3, [r4, #0]
 800640c:	2310      	movs	r3, #16
 800640e:	e7a7      	b.n	8006360 <_printf_i+0xf8>
 8006410:	4824      	ldr	r0, [pc, #144]	; (80064a4 <_printf_i+0x23c>)
 8006412:	e7e4      	b.n	80063de <_printf_i+0x176>
 8006414:	4615      	mov	r5, r2
 8006416:	e7bd      	b.n	8006394 <_printf_i+0x12c>
 8006418:	682b      	ldr	r3, [r5, #0]
 800641a:	6826      	ldr	r6, [r4, #0]
 800641c:	6961      	ldr	r1, [r4, #20]
 800641e:	1d18      	adds	r0, r3, #4
 8006420:	6028      	str	r0, [r5, #0]
 8006422:	0635      	lsls	r5, r6, #24
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	d501      	bpl.n	800642c <_printf_i+0x1c4>
 8006428:	6019      	str	r1, [r3, #0]
 800642a:	e002      	b.n	8006432 <_printf_i+0x1ca>
 800642c:	0670      	lsls	r0, r6, #25
 800642e:	d5fb      	bpl.n	8006428 <_printf_i+0x1c0>
 8006430:	8019      	strh	r1, [r3, #0]
 8006432:	2300      	movs	r3, #0
 8006434:	6123      	str	r3, [r4, #16]
 8006436:	4615      	mov	r5, r2
 8006438:	e7bc      	b.n	80063b4 <_printf_i+0x14c>
 800643a:	682b      	ldr	r3, [r5, #0]
 800643c:	1d1a      	adds	r2, r3, #4
 800643e:	602a      	str	r2, [r5, #0]
 8006440:	681d      	ldr	r5, [r3, #0]
 8006442:	6862      	ldr	r2, [r4, #4]
 8006444:	2100      	movs	r1, #0
 8006446:	4628      	mov	r0, r5
 8006448:	f7f9 fec2 	bl	80001d0 <memchr>
 800644c:	b108      	cbz	r0, 8006452 <_printf_i+0x1ea>
 800644e:	1b40      	subs	r0, r0, r5
 8006450:	6060      	str	r0, [r4, #4]
 8006452:	6863      	ldr	r3, [r4, #4]
 8006454:	6123      	str	r3, [r4, #16]
 8006456:	2300      	movs	r3, #0
 8006458:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800645c:	e7aa      	b.n	80063b4 <_printf_i+0x14c>
 800645e:	6923      	ldr	r3, [r4, #16]
 8006460:	462a      	mov	r2, r5
 8006462:	4649      	mov	r1, r9
 8006464:	4640      	mov	r0, r8
 8006466:	47d0      	blx	sl
 8006468:	3001      	adds	r0, #1
 800646a:	d0ad      	beq.n	80063c8 <_printf_i+0x160>
 800646c:	6823      	ldr	r3, [r4, #0]
 800646e:	079b      	lsls	r3, r3, #30
 8006470:	d413      	bmi.n	800649a <_printf_i+0x232>
 8006472:	68e0      	ldr	r0, [r4, #12]
 8006474:	9b03      	ldr	r3, [sp, #12]
 8006476:	4298      	cmp	r0, r3
 8006478:	bfb8      	it	lt
 800647a:	4618      	movlt	r0, r3
 800647c:	e7a6      	b.n	80063cc <_printf_i+0x164>
 800647e:	2301      	movs	r3, #1
 8006480:	4632      	mov	r2, r6
 8006482:	4649      	mov	r1, r9
 8006484:	4640      	mov	r0, r8
 8006486:	47d0      	blx	sl
 8006488:	3001      	adds	r0, #1
 800648a:	d09d      	beq.n	80063c8 <_printf_i+0x160>
 800648c:	3501      	adds	r5, #1
 800648e:	68e3      	ldr	r3, [r4, #12]
 8006490:	9903      	ldr	r1, [sp, #12]
 8006492:	1a5b      	subs	r3, r3, r1
 8006494:	42ab      	cmp	r3, r5
 8006496:	dcf2      	bgt.n	800647e <_printf_i+0x216>
 8006498:	e7eb      	b.n	8006472 <_printf_i+0x20a>
 800649a:	2500      	movs	r5, #0
 800649c:	f104 0619 	add.w	r6, r4, #25
 80064a0:	e7f5      	b.n	800648e <_printf_i+0x226>
 80064a2:	bf00      	nop
 80064a4:	08008616 	.word	0x08008616
 80064a8:	08008627 	.word	0x08008627

080064ac <std>:
 80064ac:	2300      	movs	r3, #0
 80064ae:	b510      	push	{r4, lr}
 80064b0:	4604      	mov	r4, r0
 80064b2:	e9c0 3300 	strd	r3, r3, [r0]
 80064b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064ba:	6083      	str	r3, [r0, #8]
 80064bc:	8181      	strh	r1, [r0, #12]
 80064be:	6643      	str	r3, [r0, #100]	; 0x64
 80064c0:	81c2      	strh	r2, [r0, #14]
 80064c2:	6183      	str	r3, [r0, #24]
 80064c4:	4619      	mov	r1, r3
 80064c6:	2208      	movs	r2, #8
 80064c8:	305c      	adds	r0, #92	; 0x5c
 80064ca:	f000 f906 	bl	80066da <memset>
 80064ce:	4b0d      	ldr	r3, [pc, #52]	; (8006504 <std+0x58>)
 80064d0:	6263      	str	r3, [r4, #36]	; 0x24
 80064d2:	4b0d      	ldr	r3, [pc, #52]	; (8006508 <std+0x5c>)
 80064d4:	62a3      	str	r3, [r4, #40]	; 0x28
 80064d6:	4b0d      	ldr	r3, [pc, #52]	; (800650c <std+0x60>)
 80064d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80064da:	4b0d      	ldr	r3, [pc, #52]	; (8006510 <std+0x64>)
 80064dc:	6323      	str	r3, [r4, #48]	; 0x30
 80064de:	4b0d      	ldr	r3, [pc, #52]	; (8006514 <std+0x68>)
 80064e0:	6224      	str	r4, [r4, #32]
 80064e2:	429c      	cmp	r4, r3
 80064e4:	d006      	beq.n	80064f4 <std+0x48>
 80064e6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80064ea:	4294      	cmp	r4, r2
 80064ec:	d002      	beq.n	80064f4 <std+0x48>
 80064ee:	33d0      	adds	r3, #208	; 0xd0
 80064f0:	429c      	cmp	r4, r3
 80064f2:	d105      	bne.n	8006500 <std+0x54>
 80064f4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80064f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064fc:	f000 b96a 	b.w	80067d4 <__retarget_lock_init_recursive>
 8006500:	bd10      	pop	{r4, pc}
 8006502:	bf00      	nop
 8006504:	08006655 	.word	0x08006655
 8006508:	08006677 	.word	0x08006677
 800650c:	080066af 	.word	0x080066af
 8006510:	080066d3 	.word	0x080066d3
 8006514:	20000388 	.word	0x20000388

08006518 <stdio_exit_handler>:
 8006518:	4a02      	ldr	r2, [pc, #8]	; (8006524 <stdio_exit_handler+0xc>)
 800651a:	4903      	ldr	r1, [pc, #12]	; (8006528 <stdio_exit_handler+0x10>)
 800651c:	4803      	ldr	r0, [pc, #12]	; (800652c <stdio_exit_handler+0x14>)
 800651e:	f000 b869 	b.w	80065f4 <_fwalk_sglue>
 8006522:	bf00      	nop
 8006524:	2000000c 	.word	0x2000000c
 8006528:	08008161 	.word	0x08008161
 800652c:	20000018 	.word	0x20000018

08006530 <cleanup_stdio>:
 8006530:	6841      	ldr	r1, [r0, #4]
 8006532:	4b0c      	ldr	r3, [pc, #48]	; (8006564 <cleanup_stdio+0x34>)
 8006534:	4299      	cmp	r1, r3
 8006536:	b510      	push	{r4, lr}
 8006538:	4604      	mov	r4, r0
 800653a:	d001      	beq.n	8006540 <cleanup_stdio+0x10>
 800653c:	f001 fe10 	bl	8008160 <_fflush_r>
 8006540:	68a1      	ldr	r1, [r4, #8]
 8006542:	4b09      	ldr	r3, [pc, #36]	; (8006568 <cleanup_stdio+0x38>)
 8006544:	4299      	cmp	r1, r3
 8006546:	d002      	beq.n	800654e <cleanup_stdio+0x1e>
 8006548:	4620      	mov	r0, r4
 800654a:	f001 fe09 	bl	8008160 <_fflush_r>
 800654e:	68e1      	ldr	r1, [r4, #12]
 8006550:	4b06      	ldr	r3, [pc, #24]	; (800656c <cleanup_stdio+0x3c>)
 8006552:	4299      	cmp	r1, r3
 8006554:	d004      	beq.n	8006560 <cleanup_stdio+0x30>
 8006556:	4620      	mov	r0, r4
 8006558:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800655c:	f001 be00 	b.w	8008160 <_fflush_r>
 8006560:	bd10      	pop	{r4, pc}
 8006562:	bf00      	nop
 8006564:	20000388 	.word	0x20000388
 8006568:	200003f0 	.word	0x200003f0
 800656c:	20000458 	.word	0x20000458

08006570 <global_stdio_init.part.0>:
 8006570:	b510      	push	{r4, lr}
 8006572:	4b0b      	ldr	r3, [pc, #44]	; (80065a0 <global_stdio_init.part.0+0x30>)
 8006574:	4c0b      	ldr	r4, [pc, #44]	; (80065a4 <global_stdio_init.part.0+0x34>)
 8006576:	4a0c      	ldr	r2, [pc, #48]	; (80065a8 <global_stdio_init.part.0+0x38>)
 8006578:	601a      	str	r2, [r3, #0]
 800657a:	4620      	mov	r0, r4
 800657c:	2200      	movs	r2, #0
 800657e:	2104      	movs	r1, #4
 8006580:	f7ff ff94 	bl	80064ac <std>
 8006584:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006588:	2201      	movs	r2, #1
 800658a:	2109      	movs	r1, #9
 800658c:	f7ff ff8e 	bl	80064ac <std>
 8006590:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006594:	2202      	movs	r2, #2
 8006596:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800659a:	2112      	movs	r1, #18
 800659c:	f7ff bf86 	b.w	80064ac <std>
 80065a0:	200004c0 	.word	0x200004c0
 80065a4:	20000388 	.word	0x20000388
 80065a8:	08006519 	.word	0x08006519

080065ac <__sfp_lock_acquire>:
 80065ac:	4801      	ldr	r0, [pc, #4]	; (80065b4 <__sfp_lock_acquire+0x8>)
 80065ae:	f000 b912 	b.w	80067d6 <__retarget_lock_acquire_recursive>
 80065b2:	bf00      	nop
 80065b4:	200004c9 	.word	0x200004c9

080065b8 <__sfp_lock_release>:
 80065b8:	4801      	ldr	r0, [pc, #4]	; (80065c0 <__sfp_lock_release+0x8>)
 80065ba:	f000 b90d 	b.w	80067d8 <__retarget_lock_release_recursive>
 80065be:	bf00      	nop
 80065c0:	200004c9 	.word	0x200004c9

080065c4 <__sinit>:
 80065c4:	b510      	push	{r4, lr}
 80065c6:	4604      	mov	r4, r0
 80065c8:	f7ff fff0 	bl	80065ac <__sfp_lock_acquire>
 80065cc:	6a23      	ldr	r3, [r4, #32]
 80065ce:	b11b      	cbz	r3, 80065d8 <__sinit+0x14>
 80065d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065d4:	f7ff bff0 	b.w	80065b8 <__sfp_lock_release>
 80065d8:	4b04      	ldr	r3, [pc, #16]	; (80065ec <__sinit+0x28>)
 80065da:	6223      	str	r3, [r4, #32]
 80065dc:	4b04      	ldr	r3, [pc, #16]	; (80065f0 <__sinit+0x2c>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d1f5      	bne.n	80065d0 <__sinit+0xc>
 80065e4:	f7ff ffc4 	bl	8006570 <global_stdio_init.part.0>
 80065e8:	e7f2      	b.n	80065d0 <__sinit+0xc>
 80065ea:	bf00      	nop
 80065ec:	08006531 	.word	0x08006531
 80065f0:	200004c0 	.word	0x200004c0

080065f4 <_fwalk_sglue>:
 80065f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065f8:	4607      	mov	r7, r0
 80065fa:	4688      	mov	r8, r1
 80065fc:	4614      	mov	r4, r2
 80065fe:	2600      	movs	r6, #0
 8006600:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006604:	f1b9 0901 	subs.w	r9, r9, #1
 8006608:	d505      	bpl.n	8006616 <_fwalk_sglue+0x22>
 800660a:	6824      	ldr	r4, [r4, #0]
 800660c:	2c00      	cmp	r4, #0
 800660e:	d1f7      	bne.n	8006600 <_fwalk_sglue+0xc>
 8006610:	4630      	mov	r0, r6
 8006612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006616:	89ab      	ldrh	r3, [r5, #12]
 8006618:	2b01      	cmp	r3, #1
 800661a:	d907      	bls.n	800662c <_fwalk_sglue+0x38>
 800661c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006620:	3301      	adds	r3, #1
 8006622:	d003      	beq.n	800662c <_fwalk_sglue+0x38>
 8006624:	4629      	mov	r1, r5
 8006626:	4638      	mov	r0, r7
 8006628:	47c0      	blx	r8
 800662a:	4306      	orrs	r6, r0
 800662c:	3568      	adds	r5, #104	; 0x68
 800662e:	e7e9      	b.n	8006604 <_fwalk_sglue+0x10>

08006630 <iprintf>:
 8006630:	b40f      	push	{r0, r1, r2, r3}
 8006632:	b507      	push	{r0, r1, r2, lr}
 8006634:	4906      	ldr	r1, [pc, #24]	; (8006650 <iprintf+0x20>)
 8006636:	ab04      	add	r3, sp, #16
 8006638:	6808      	ldr	r0, [r1, #0]
 800663a:	f853 2b04 	ldr.w	r2, [r3], #4
 800663e:	6881      	ldr	r1, [r0, #8]
 8006640:	9301      	str	r3, [sp, #4]
 8006642:	f001 fbed 	bl	8007e20 <_vfiprintf_r>
 8006646:	b003      	add	sp, #12
 8006648:	f85d eb04 	ldr.w	lr, [sp], #4
 800664c:	b004      	add	sp, #16
 800664e:	4770      	bx	lr
 8006650:	20000064 	.word	0x20000064

08006654 <__sread>:
 8006654:	b510      	push	{r4, lr}
 8006656:	460c      	mov	r4, r1
 8006658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800665c:	f000 f86c 	bl	8006738 <_read_r>
 8006660:	2800      	cmp	r0, #0
 8006662:	bfab      	itete	ge
 8006664:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006666:	89a3      	ldrhlt	r3, [r4, #12]
 8006668:	181b      	addge	r3, r3, r0
 800666a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800666e:	bfac      	ite	ge
 8006670:	6563      	strge	r3, [r4, #84]	; 0x54
 8006672:	81a3      	strhlt	r3, [r4, #12]
 8006674:	bd10      	pop	{r4, pc}

08006676 <__swrite>:
 8006676:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800667a:	461f      	mov	r7, r3
 800667c:	898b      	ldrh	r3, [r1, #12]
 800667e:	05db      	lsls	r3, r3, #23
 8006680:	4605      	mov	r5, r0
 8006682:	460c      	mov	r4, r1
 8006684:	4616      	mov	r6, r2
 8006686:	d505      	bpl.n	8006694 <__swrite+0x1e>
 8006688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800668c:	2302      	movs	r3, #2
 800668e:	2200      	movs	r2, #0
 8006690:	f000 f840 	bl	8006714 <_lseek_r>
 8006694:	89a3      	ldrh	r3, [r4, #12]
 8006696:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800669a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800669e:	81a3      	strh	r3, [r4, #12]
 80066a0:	4632      	mov	r2, r6
 80066a2:	463b      	mov	r3, r7
 80066a4:	4628      	mov	r0, r5
 80066a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066aa:	f000 b857 	b.w	800675c <_write_r>

080066ae <__sseek>:
 80066ae:	b510      	push	{r4, lr}
 80066b0:	460c      	mov	r4, r1
 80066b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066b6:	f000 f82d 	bl	8006714 <_lseek_r>
 80066ba:	1c43      	adds	r3, r0, #1
 80066bc:	89a3      	ldrh	r3, [r4, #12]
 80066be:	bf15      	itete	ne
 80066c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80066c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80066c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80066ca:	81a3      	strheq	r3, [r4, #12]
 80066cc:	bf18      	it	ne
 80066ce:	81a3      	strhne	r3, [r4, #12]
 80066d0:	bd10      	pop	{r4, pc}

080066d2 <__sclose>:
 80066d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066d6:	f000 b80d 	b.w	80066f4 <_close_r>

080066da <memset>:
 80066da:	4402      	add	r2, r0
 80066dc:	4603      	mov	r3, r0
 80066de:	4293      	cmp	r3, r2
 80066e0:	d100      	bne.n	80066e4 <memset+0xa>
 80066e2:	4770      	bx	lr
 80066e4:	f803 1b01 	strb.w	r1, [r3], #1
 80066e8:	e7f9      	b.n	80066de <memset+0x4>
	...

080066ec <_localeconv_r>:
 80066ec:	4800      	ldr	r0, [pc, #0]	; (80066f0 <_localeconv_r+0x4>)
 80066ee:	4770      	bx	lr
 80066f0:	20000158 	.word	0x20000158

080066f4 <_close_r>:
 80066f4:	b538      	push	{r3, r4, r5, lr}
 80066f6:	4d06      	ldr	r5, [pc, #24]	; (8006710 <_close_r+0x1c>)
 80066f8:	2300      	movs	r3, #0
 80066fa:	4604      	mov	r4, r0
 80066fc:	4608      	mov	r0, r1
 80066fe:	602b      	str	r3, [r5, #0]
 8006700:	f7fa fef5 	bl	80014ee <_close>
 8006704:	1c43      	adds	r3, r0, #1
 8006706:	d102      	bne.n	800670e <_close_r+0x1a>
 8006708:	682b      	ldr	r3, [r5, #0]
 800670a:	b103      	cbz	r3, 800670e <_close_r+0x1a>
 800670c:	6023      	str	r3, [r4, #0]
 800670e:	bd38      	pop	{r3, r4, r5, pc}
 8006710:	200004c4 	.word	0x200004c4

08006714 <_lseek_r>:
 8006714:	b538      	push	{r3, r4, r5, lr}
 8006716:	4d07      	ldr	r5, [pc, #28]	; (8006734 <_lseek_r+0x20>)
 8006718:	4604      	mov	r4, r0
 800671a:	4608      	mov	r0, r1
 800671c:	4611      	mov	r1, r2
 800671e:	2200      	movs	r2, #0
 8006720:	602a      	str	r2, [r5, #0]
 8006722:	461a      	mov	r2, r3
 8006724:	f7fa ff0a 	bl	800153c <_lseek>
 8006728:	1c43      	adds	r3, r0, #1
 800672a:	d102      	bne.n	8006732 <_lseek_r+0x1e>
 800672c:	682b      	ldr	r3, [r5, #0]
 800672e:	b103      	cbz	r3, 8006732 <_lseek_r+0x1e>
 8006730:	6023      	str	r3, [r4, #0]
 8006732:	bd38      	pop	{r3, r4, r5, pc}
 8006734:	200004c4 	.word	0x200004c4

08006738 <_read_r>:
 8006738:	b538      	push	{r3, r4, r5, lr}
 800673a:	4d07      	ldr	r5, [pc, #28]	; (8006758 <_read_r+0x20>)
 800673c:	4604      	mov	r4, r0
 800673e:	4608      	mov	r0, r1
 8006740:	4611      	mov	r1, r2
 8006742:	2200      	movs	r2, #0
 8006744:	602a      	str	r2, [r5, #0]
 8006746:	461a      	mov	r2, r3
 8006748:	f7fa fe98 	bl	800147c <_read>
 800674c:	1c43      	adds	r3, r0, #1
 800674e:	d102      	bne.n	8006756 <_read_r+0x1e>
 8006750:	682b      	ldr	r3, [r5, #0]
 8006752:	b103      	cbz	r3, 8006756 <_read_r+0x1e>
 8006754:	6023      	str	r3, [r4, #0]
 8006756:	bd38      	pop	{r3, r4, r5, pc}
 8006758:	200004c4 	.word	0x200004c4

0800675c <_write_r>:
 800675c:	b538      	push	{r3, r4, r5, lr}
 800675e:	4d07      	ldr	r5, [pc, #28]	; (800677c <_write_r+0x20>)
 8006760:	4604      	mov	r4, r0
 8006762:	4608      	mov	r0, r1
 8006764:	4611      	mov	r1, r2
 8006766:	2200      	movs	r2, #0
 8006768:	602a      	str	r2, [r5, #0]
 800676a:	461a      	mov	r2, r3
 800676c:	f7fa fea3 	bl	80014b6 <_write>
 8006770:	1c43      	adds	r3, r0, #1
 8006772:	d102      	bne.n	800677a <_write_r+0x1e>
 8006774:	682b      	ldr	r3, [r5, #0]
 8006776:	b103      	cbz	r3, 800677a <_write_r+0x1e>
 8006778:	6023      	str	r3, [r4, #0]
 800677a:	bd38      	pop	{r3, r4, r5, pc}
 800677c:	200004c4 	.word	0x200004c4

08006780 <__errno>:
 8006780:	4b01      	ldr	r3, [pc, #4]	; (8006788 <__errno+0x8>)
 8006782:	6818      	ldr	r0, [r3, #0]
 8006784:	4770      	bx	lr
 8006786:	bf00      	nop
 8006788:	20000064 	.word	0x20000064

0800678c <__libc_init_array>:
 800678c:	b570      	push	{r4, r5, r6, lr}
 800678e:	4d0d      	ldr	r5, [pc, #52]	; (80067c4 <__libc_init_array+0x38>)
 8006790:	4c0d      	ldr	r4, [pc, #52]	; (80067c8 <__libc_init_array+0x3c>)
 8006792:	1b64      	subs	r4, r4, r5
 8006794:	10a4      	asrs	r4, r4, #2
 8006796:	2600      	movs	r6, #0
 8006798:	42a6      	cmp	r6, r4
 800679a:	d109      	bne.n	80067b0 <__libc_init_array+0x24>
 800679c:	4d0b      	ldr	r5, [pc, #44]	; (80067cc <__libc_init_array+0x40>)
 800679e:	4c0c      	ldr	r4, [pc, #48]	; (80067d0 <__libc_init_array+0x44>)
 80067a0:	f001 fef0 	bl	8008584 <_init>
 80067a4:	1b64      	subs	r4, r4, r5
 80067a6:	10a4      	asrs	r4, r4, #2
 80067a8:	2600      	movs	r6, #0
 80067aa:	42a6      	cmp	r6, r4
 80067ac:	d105      	bne.n	80067ba <__libc_init_array+0x2e>
 80067ae:	bd70      	pop	{r4, r5, r6, pc}
 80067b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80067b4:	4798      	blx	r3
 80067b6:	3601      	adds	r6, #1
 80067b8:	e7ee      	b.n	8006798 <__libc_init_array+0xc>
 80067ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80067be:	4798      	blx	r3
 80067c0:	3601      	adds	r6, #1
 80067c2:	e7f2      	b.n	80067aa <__libc_init_array+0x1e>
 80067c4:	0800897c 	.word	0x0800897c
 80067c8:	0800897c 	.word	0x0800897c
 80067cc:	0800897c 	.word	0x0800897c
 80067d0:	08008980 	.word	0x08008980

080067d4 <__retarget_lock_init_recursive>:
 80067d4:	4770      	bx	lr

080067d6 <__retarget_lock_acquire_recursive>:
 80067d6:	4770      	bx	lr

080067d8 <__retarget_lock_release_recursive>:
 80067d8:	4770      	bx	lr

080067da <quorem>:
 80067da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067de:	6903      	ldr	r3, [r0, #16]
 80067e0:	690c      	ldr	r4, [r1, #16]
 80067e2:	42a3      	cmp	r3, r4
 80067e4:	4607      	mov	r7, r0
 80067e6:	db7e      	blt.n	80068e6 <quorem+0x10c>
 80067e8:	3c01      	subs	r4, #1
 80067ea:	f101 0814 	add.w	r8, r1, #20
 80067ee:	f100 0514 	add.w	r5, r0, #20
 80067f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067f6:	9301      	str	r3, [sp, #4]
 80067f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80067fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006800:	3301      	adds	r3, #1
 8006802:	429a      	cmp	r2, r3
 8006804:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006808:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800680c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006810:	d331      	bcc.n	8006876 <quorem+0x9c>
 8006812:	f04f 0e00 	mov.w	lr, #0
 8006816:	4640      	mov	r0, r8
 8006818:	46ac      	mov	ip, r5
 800681a:	46f2      	mov	sl, lr
 800681c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006820:	b293      	uxth	r3, r2
 8006822:	fb06 e303 	mla	r3, r6, r3, lr
 8006826:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800682a:	0c1a      	lsrs	r2, r3, #16
 800682c:	b29b      	uxth	r3, r3
 800682e:	ebaa 0303 	sub.w	r3, sl, r3
 8006832:	f8dc a000 	ldr.w	sl, [ip]
 8006836:	fa13 f38a 	uxtah	r3, r3, sl
 800683a:	fb06 220e 	mla	r2, r6, lr, r2
 800683e:	9300      	str	r3, [sp, #0]
 8006840:	9b00      	ldr	r3, [sp, #0]
 8006842:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006846:	b292      	uxth	r2, r2
 8006848:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800684c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006850:	f8bd 3000 	ldrh.w	r3, [sp]
 8006854:	4581      	cmp	r9, r0
 8006856:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800685a:	f84c 3b04 	str.w	r3, [ip], #4
 800685e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006862:	d2db      	bcs.n	800681c <quorem+0x42>
 8006864:	f855 300b 	ldr.w	r3, [r5, fp]
 8006868:	b92b      	cbnz	r3, 8006876 <quorem+0x9c>
 800686a:	9b01      	ldr	r3, [sp, #4]
 800686c:	3b04      	subs	r3, #4
 800686e:	429d      	cmp	r5, r3
 8006870:	461a      	mov	r2, r3
 8006872:	d32c      	bcc.n	80068ce <quorem+0xf4>
 8006874:	613c      	str	r4, [r7, #16]
 8006876:	4638      	mov	r0, r7
 8006878:	f001 f9a8 	bl	8007bcc <__mcmp>
 800687c:	2800      	cmp	r0, #0
 800687e:	db22      	blt.n	80068c6 <quorem+0xec>
 8006880:	3601      	adds	r6, #1
 8006882:	4629      	mov	r1, r5
 8006884:	2000      	movs	r0, #0
 8006886:	f858 2b04 	ldr.w	r2, [r8], #4
 800688a:	f8d1 c000 	ldr.w	ip, [r1]
 800688e:	b293      	uxth	r3, r2
 8006890:	1ac3      	subs	r3, r0, r3
 8006892:	0c12      	lsrs	r2, r2, #16
 8006894:	fa13 f38c 	uxtah	r3, r3, ip
 8006898:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800689c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068a6:	45c1      	cmp	r9, r8
 80068a8:	f841 3b04 	str.w	r3, [r1], #4
 80068ac:	ea4f 4022 	mov.w	r0, r2, asr #16
 80068b0:	d2e9      	bcs.n	8006886 <quorem+0xac>
 80068b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068ba:	b922      	cbnz	r2, 80068c6 <quorem+0xec>
 80068bc:	3b04      	subs	r3, #4
 80068be:	429d      	cmp	r5, r3
 80068c0:	461a      	mov	r2, r3
 80068c2:	d30a      	bcc.n	80068da <quorem+0x100>
 80068c4:	613c      	str	r4, [r7, #16]
 80068c6:	4630      	mov	r0, r6
 80068c8:	b003      	add	sp, #12
 80068ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ce:	6812      	ldr	r2, [r2, #0]
 80068d0:	3b04      	subs	r3, #4
 80068d2:	2a00      	cmp	r2, #0
 80068d4:	d1ce      	bne.n	8006874 <quorem+0x9a>
 80068d6:	3c01      	subs	r4, #1
 80068d8:	e7c9      	b.n	800686e <quorem+0x94>
 80068da:	6812      	ldr	r2, [r2, #0]
 80068dc:	3b04      	subs	r3, #4
 80068de:	2a00      	cmp	r2, #0
 80068e0:	d1f0      	bne.n	80068c4 <quorem+0xea>
 80068e2:	3c01      	subs	r4, #1
 80068e4:	e7eb      	b.n	80068be <quorem+0xe4>
 80068e6:	2000      	movs	r0, #0
 80068e8:	e7ee      	b.n	80068c8 <quorem+0xee>
 80068ea:	0000      	movs	r0, r0
 80068ec:	0000      	movs	r0, r0
	...

080068f0 <_dtoa_r>:
 80068f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f4:	ed2d 8b04 	vpush	{d8-d9}
 80068f8:	69c5      	ldr	r5, [r0, #28]
 80068fa:	b093      	sub	sp, #76	; 0x4c
 80068fc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006900:	ec57 6b10 	vmov	r6, r7, d0
 8006904:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006908:	9107      	str	r1, [sp, #28]
 800690a:	4604      	mov	r4, r0
 800690c:	920a      	str	r2, [sp, #40]	; 0x28
 800690e:	930d      	str	r3, [sp, #52]	; 0x34
 8006910:	b975      	cbnz	r5, 8006930 <_dtoa_r+0x40>
 8006912:	2010      	movs	r0, #16
 8006914:	f000 fe2a 	bl	800756c <malloc>
 8006918:	4602      	mov	r2, r0
 800691a:	61e0      	str	r0, [r4, #28]
 800691c:	b920      	cbnz	r0, 8006928 <_dtoa_r+0x38>
 800691e:	4bae      	ldr	r3, [pc, #696]	; (8006bd8 <_dtoa_r+0x2e8>)
 8006920:	21ef      	movs	r1, #239	; 0xef
 8006922:	48ae      	ldr	r0, [pc, #696]	; (8006bdc <_dtoa_r+0x2ec>)
 8006924:	f001 fcf8 	bl	8008318 <__assert_func>
 8006928:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800692c:	6005      	str	r5, [r0, #0]
 800692e:	60c5      	str	r5, [r0, #12]
 8006930:	69e3      	ldr	r3, [r4, #28]
 8006932:	6819      	ldr	r1, [r3, #0]
 8006934:	b151      	cbz	r1, 800694c <_dtoa_r+0x5c>
 8006936:	685a      	ldr	r2, [r3, #4]
 8006938:	604a      	str	r2, [r1, #4]
 800693a:	2301      	movs	r3, #1
 800693c:	4093      	lsls	r3, r2
 800693e:	608b      	str	r3, [r1, #8]
 8006940:	4620      	mov	r0, r4
 8006942:	f000 ff07 	bl	8007754 <_Bfree>
 8006946:	69e3      	ldr	r3, [r4, #28]
 8006948:	2200      	movs	r2, #0
 800694a:	601a      	str	r2, [r3, #0]
 800694c:	1e3b      	subs	r3, r7, #0
 800694e:	bfbb      	ittet	lt
 8006950:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006954:	9303      	strlt	r3, [sp, #12]
 8006956:	2300      	movge	r3, #0
 8006958:	2201      	movlt	r2, #1
 800695a:	bfac      	ite	ge
 800695c:	f8c8 3000 	strge.w	r3, [r8]
 8006960:	f8c8 2000 	strlt.w	r2, [r8]
 8006964:	4b9e      	ldr	r3, [pc, #632]	; (8006be0 <_dtoa_r+0x2f0>)
 8006966:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800696a:	ea33 0308 	bics.w	r3, r3, r8
 800696e:	d11b      	bne.n	80069a8 <_dtoa_r+0xb8>
 8006970:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006972:	f242 730f 	movw	r3, #9999	; 0x270f
 8006976:	6013      	str	r3, [r2, #0]
 8006978:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800697c:	4333      	orrs	r3, r6
 800697e:	f000 8593 	beq.w	80074a8 <_dtoa_r+0xbb8>
 8006982:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006984:	b963      	cbnz	r3, 80069a0 <_dtoa_r+0xb0>
 8006986:	4b97      	ldr	r3, [pc, #604]	; (8006be4 <_dtoa_r+0x2f4>)
 8006988:	e027      	b.n	80069da <_dtoa_r+0xea>
 800698a:	4b97      	ldr	r3, [pc, #604]	; (8006be8 <_dtoa_r+0x2f8>)
 800698c:	9300      	str	r3, [sp, #0]
 800698e:	3308      	adds	r3, #8
 8006990:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006992:	6013      	str	r3, [r2, #0]
 8006994:	9800      	ldr	r0, [sp, #0]
 8006996:	b013      	add	sp, #76	; 0x4c
 8006998:	ecbd 8b04 	vpop	{d8-d9}
 800699c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069a0:	4b90      	ldr	r3, [pc, #576]	; (8006be4 <_dtoa_r+0x2f4>)
 80069a2:	9300      	str	r3, [sp, #0]
 80069a4:	3303      	adds	r3, #3
 80069a6:	e7f3      	b.n	8006990 <_dtoa_r+0xa0>
 80069a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80069ac:	2200      	movs	r2, #0
 80069ae:	ec51 0b17 	vmov	r0, r1, d7
 80069b2:	eeb0 8a47 	vmov.f32	s16, s14
 80069b6:	eef0 8a67 	vmov.f32	s17, s15
 80069ba:	2300      	movs	r3, #0
 80069bc:	f7fa f884 	bl	8000ac8 <__aeabi_dcmpeq>
 80069c0:	4681      	mov	r9, r0
 80069c2:	b160      	cbz	r0, 80069de <_dtoa_r+0xee>
 80069c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80069c6:	2301      	movs	r3, #1
 80069c8:	6013      	str	r3, [r2, #0]
 80069ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f000 8568 	beq.w	80074a2 <_dtoa_r+0xbb2>
 80069d2:	4b86      	ldr	r3, [pc, #536]	; (8006bec <_dtoa_r+0x2fc>)
 80069d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80069d6:	6013      	str	r3, [r2, #0]
 80069d8:	3b01      	subs	r3, #1
 80069da:	9300      	str	r3, [sp, #0]
 80069dc:	e7da      	b.n	8006994 <_dtoa_r+0xa4>
 80069de:	aa10      	add	r2, sp, #64	; 0x40
 80069e0:	a911      	add	r1, sp, #68	; 0x44
 80069e2:	4620      	mov	r0, r4
 80069e4:	eeb0 0a48 	vmov.f32	s0, s16
 80069e8:	eef0 0a68 	vmov.f32	s1, s17
 80069ec:	f001 f994 	bl	8007d18 <__d2b>
 80069f0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80069f4:	4682      	mov	sl, r0
 80069f6:	2d00      	cmp	r5, #0
 80069f8:	d07f      	beq.n	8006afa <_dtoa_r+0x20a>
 80069fa:	ee18 3a90 	vmov	r3, s17
 80069fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a02:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006a06:	ec51 0b18 	vmov	r0, r1, d8
 8006a0a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006a0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006a12:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006a16:	4619      	mov	r1, r3
 8006a18:	2200      	movs	r2, #0
 8006a1a:	4b75      	ldr	r3, [pc, #468]	; (8006bf0 <_dtoa_r+0x300>)
 8006a1c:	f7f9 fc34 	bl	8000288 <__aeabi_dsub>
 8006a20:	a367      	add	r3, pc, #412	; (adr r3, 8006bc0 <_dtoa_r+0x2d0>)
 8006a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a26:	f7f9 fde7 	bl	80005f8 <__aeabi_dmul>
 8006a2a:	a367      	add	r3, pc, #412	; (adr r3, 8006bc8 <_dtoa_r+0x2d8>)
 8006a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a30:	f7f9 fc2c 	bl	800028c <__adddf3>
 8006a34:	4606      	mov	r6, r0
 8006a36:	4628      	mov	r0, r5
 8006a38:	460f      	mov	r7, r1
 8006a3a:	f7f9 fd73 	bl	8000524 <__aeabi_i2d>
 8006a3e:	a364      	add	r3, pc, #400	; (adr r3, 8006bd0 <_dtoa_r+0x2e0>)
 8006a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a44:	f7f9 fdd8 	bl	80005f8 <__aeabi_dmul>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	4630      	mov	r0, r6
 8006a4e:	4639      	mov	r1, r7
 8006a50:	f7f9 fc1c 	bl	800028c <__adddf3>
 8006a54:	4606      	mov	r6, r0
 8006a56:	460f      	mov	r7, r1
 8006a58:	f7fa f87e 	bl	8000b58 <__aeabi_d2iz>
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	4683      	mov	fp, r0
 8006a60:	2300      	movs	r3, #0
 8006a62:	4630      	mov	r0, r6
 8006a64:	4639      	mov	r1, r7
 8006a66:	f7fa f839 	bl	8000adc <__aeabi_dcmplt>
 8006a6a:	b148      	cbz	r0, 8006a80 <_dtoa_r+0x190>
 8006a6c:	4658      	mov	r0, fp
 8006a6e:	f7f9 fd59 	bl	8000524 <__aeabi_i2d>
 8006a72:	4632      	mov	r2, r6
 8006a74:	463b      	mov	r3, r7
 8006a76:	f7fa f827 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a7a:	b908      	cbnz	r0, 8006a80 <_dtoa_r+0x190>
 8006a7c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006a80:	f1bb 0f16 	cmp.w	fp, #22
 8006a84:	d857      	bhi.n	8006b36 <_dtoa_r+0x246>
 8006a86:	4b5b      	ldr	r3, [pc, #364]	; (8006bf4 <_dtoa_r+0x304>)
 8006a88:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a90:	ec51 0b18 	vmov	r0, r1, d8
 8006a94:	f7fa f822 	bl	8000adc <__aeabi_dcmplt>
 8006a98:	2800      	cmp	r0, #0
 8006a9a:	d04e      	beq.n	8006b3a <_dtoa_r+0x24a>
 8006a9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	930c      	str	r3, [sp, #48]	; 0x30
 8006aa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006aa6:	1b5b      	subs	r3, r3, r5
 8006aa8:	1e5a      	subs	r2, r3, #1
 8006aaa:	bf45      	ittet	mi
 8006aac:	f1c3 0301 	rsbmi	r3, r3, #1
 8006ab0:	9305      	strmi	r3, [sp, #20]
 8006ab2:	2300      	movpl	r3, #0
 8006ab4:	2300      	movmi	r3, #0
 8006ab6:	9206      	str	r2, [sp, #24]
 8006ab8:	bf54      	ite	pl
 8006aba:	9305      	strpl	r3, [sp, #20]
 8006abc:	9306      	strmi	r3, [sp, #24]
 8006abe:	f1bb 0f00 	cmp.w	fp, #0
 8006ac2:	db3c      	blt.n	8006b3e <_dtoa_r+0x24e>
 8006ac4:	9b06      	ldr	r3, [sp, #24]
 8006ac6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006aca:	445b      	add	r3, fp
 8006acc:	9306      	str	r3, [sp, #24]
 8006ace:	2300      	movs	r3, #0
 8006ad0:	9308      	str	r3, [sp, #32]
 8006ad2:	9b07      	ldr	r3, [sp, #28]
 8006ad4:	2b09      	cmp	r3, #9
 8006ad6:	d868      	bhi.n	8006baa <_dtoa_r+0x2ba>
 8006ad8:	2b05      	cmp	r3, #5
 8006ada:	bfc4      	itt	gt
 8006adc:	3b04      	subgt	r3, #4
 8006ade:	9307      	strgt	r3, [sp, #28]
 8006ae0:	9b07      	ldr	r3, [sp, #28]
 8006ae2:	f1a3 0302 	sub.w	r3, r3, #2
 8006ae6:	bfcc      	ite	gt
 8006ae8:	2500      	movgt	r5, #0
 8006aea:	2501      	movle	r5, #1
 8006aec:	2b03      	cmp	r3, #3
 8006aee:	f200 8085 	bhi.w	8006bfc <_dtoa_r+0x30c>
 8006af2:	e8df f003 	tbb	[pc, r3]
 8006af6:	3b2e      	.short	0x3b2e
 8006af8:	5839      	.short	0x5839
 8006afa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006afe:	441d      	add	r5, r3
 8006b00:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006b04:	2b20      	cmp	r3, #32
 8006b06:	bfc1      	itttt	gt
 8006b08:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006b0c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006b10:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006b14:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006b18:	bfd6      	itet	le
 8006b1a:	f1c3 0320 	rsble	r3, r3, #32
 8006b1e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006b22:	fa06 f003 	lslle.w	r0, r6, r3
 8006b26:	f7f9 fced 	bl	8000504 <__aeabi_ui2d>
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006b30:	3d01      	subs	r5, #1
 8006b32:	920e      	str	r2, [sp, #56]	; 0x38
 8006b34:	e76f      	b.n	8006a16 <_dtoa_r+0x126>
 8006b36:	2301      	movs	r3, #1
 8006b38:	e7b3      	b.n	8006aa2 <_dtoa_r+0x1b2>
 8006b3a:	900c      	str	r0, [sp, #48]	; 0x30
 8006b3c:	e7b2      	b.n	8006aa4 <_dtoa_r+0x1b4>
 8006b3e:	9b05      	ldr	r3, [sp, #20]
 8006b40:	eba3 030b 	sub.w	r3, r3, fp
 8006b44:	9305      	str	r3, [sp, #20]
 8006b46:	f1cb 0300 	rsb	r3, fp, #0
 8006b4a:	9308      	str	r3, [sp, #32]
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b50:	e7bf      	b.n	8006ad2 <_dtoa_r+0x1e2>
 8006b52:	2300      	movs	r3, #0
 8006b54:	9309      	str	r3, [sp, #36]	; 0x24
 8006b56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	dc52      	bgt.n	8006c02 <_dtoa_r+0x312>
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	9301      	str	r3, [sp, #4]
 8006b60:	9304      	str	r3, [sp, #16]
 8006b62:	461a      	mov	r2, r3
 8006b64:	920a      	str	r2, [sp, #40]	; 0x28
 8006b66:	e00b      	b.n	8006b80 <_dtoa_r+0x290>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e7f3      	b.n	8006b54 <_dtoa_r+0x264>
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b72:	445b      	add	r3, fp
 8006b74:	9301      	str	r3, [sp, #4]
 8006b76:	3301      	adds	r3, #1
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	9304      	str	r3, [sp, #16]
 8006b7c:	bfb8      	it	lt
 8006b7e:	2301      	movlt	r3, #1
 8006b80:	69e0      	ldr	r0, [r4, #28]
 8006b82:	2100      	movs	r1, #0
 8006b84:	2204      	movs	r2, #4
 8006b86:	f102 0614 	add.w	r6, r2, #20
 8006b8a:	429e      	cmp	r6, r3
 8006b8c:	d93d      	bls.n	8006c0a <_dtoa_r+0x31a>
 8006b8e:	6041      	str	r1, [r0, #4]
 8006b90:	4620      	mov	r0, r4
 8006b92:	f000 fd9f 	bl	80076d4 <_Balloc>
 8006b96:	9000      	str	r0, [sp, #0]
 8006b98:	2800      	cmp	r0, #0
 8006b9a:	d139      	bne.n	8006c10 <_dtoa_r+0x320>
 8006b9c:	4b16      	ldr	r3, [pc, #88]	; (8006bf8 <_dtoa_r+0x308>)
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	f240 11af 	movw	r1, #431	; 0x1af
 8006ba4:	e6bd      	b.n	8006922 <_dtoa_r+0x32>
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e7e1      	b.n	8006b6e <_dtoa_r+0x27e>
 8006baa:	2501      	movs	r5, #1
 8006bac:	2300      	movs	r3, #0
 8006bae:	9307      	str	r3, [sp, #28]
 8006bb0:	9509      	str	r5, [sp, #36]	; 0x24
 8006bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8006bb6:	9301      	str	r3, [sp, #4]
 8006bb8:	9304      	str	r3, [sp, #16]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	2312      	movs	r3, #18
 8006bbe:	e7d1      	b.n	8006b64 <_dtoa_r+0x274>
 8006bc0:	636f4361 	.word	0x636f4361
 8006bc4:	3fd287a7 	.word	0x3fd287a7
 8006bc8:	8b60c8b3 	.word	0x8b60c8b3
 8006bcc:	3fc68a28 	.word	0x3fc68a28
 8006bd0:	509f79fb 	.word	0x509f79fb
 8006bd4:	3fd34413 	.word	0x3fd34413
 8006bd8:	08008645 	.word	0x08008645
 8006bdc:	0800865c 	.word	0x0800865c
 8006be0:	7ff00000 	.word	0x7ff00000
 8006be4:	08008641 	.word	0x08008641
 8006be8:	08008638 	.word	0x08008638
 8006bec:	08008615 	.word	0x08008615
 8006bf0:	3ff80000 	.word	0x3ff80000
 8006bf4:	08008748 	.word	0x08008748
 8006bf8:	080086b4 	.word	0x080086b4
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	9309      	str	r3, [sp, #36]	; 0x24
 8006c00:	e7d7      	b.n	8006bb2 <_dtoa_r+0x2c2>
 8006c02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c04:	9301      	str	r3, [sp, #4]
 8006c06:	9304      	str	r3, [sp, #16]
 8006c08:	e7ba      	b.n	8006b80 <_dtoa_r+0x290>
 8006c0a:	3101      	adds	r1, #1
 8006c0c:	0052      	lsls	r2, r2, #1
 8006c0e:	e7ba      	b.n	8006b86 <_dtoa_r+0x296>
 8006c10:	69e3      	ldr	r3, [r4, #28]
 8006c12:	9a00      	ldr	r2, [sp, #0]
 8006c14:	601a      	str	r2, [r3, #0]
 8006c16:	9b04      	ldr	r3, [sp, #16]
 8006c18:	2b0e      	cmp	r3, #14
 8006c1a:	f200 80a8 	bhi.w	8006d6e <_dtoa_r+0x47e>
 8006c1e:	2d00      	cmp	r5, #0
 8006c20:	f000 80a5 	beq.w	8006d6e <_dtoa_r+0x47e>
 8006c24:	f1bb 0f00 	cmp.w	fp, #0
 8006c28:	dd38      	ble.n	8006c9c <_dtoa_r+0x3ac>
 8006c2a:	4bc0      	ldr	r3, [pc, #768]	; (8006f2c <_dtoa_r+0x63c>)
 8006c2c:	f00b 020f 	and.w	r2, fp, #15
 8006c30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c34:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006c38:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006c3c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006c40:	d019      	beq.n	8006c76 <_dtoa_r+0x386>
 8006c42:	4bbb      	ldr	r3, [pc, #748]	; (8006f30 <_dtoa_r+0x640>)
 8006c44:	ec51 0b18 	vmov	r0, r1, d8
 8006c48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c4c:	f7f9 fdfe 	bl	800084c <__aeabi_ddiv>
 8006c50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c54:	f008 080f 	and.w	r8, r8, #15
 8006c58:	2503      	movs	r5, #3
 8006c5a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006f30 <_dtoa_r+0x640>
 8006c5e:	f1b8 0f00 	cmp.w	r8, #0
 8006c62:	d10a      	bne.n	8006c7a <_dtoa_r+0x38a>
 8006c64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c68:	4632      	mov	r2, r6
 8006c6a:	463b      	mov	r3, r7
 8006c6c:	f7f9 fdee 	bl	800084c <__aeabi_ddiv>
 8006c70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c74:	e02b      	b.n	8006cce <_dtoa_r+0x3de>
 8006c76:	2502      	movs	r5, #2
 8006c78:	e7ef      	b.n	8006c5a <_dtoa_r+0x36a>
 8006c7a:	f018 0f01 	tst.w	r8, #1
 8006c7e:	d008      	beq.n	8006c92 <_dtoa_r+0x3a2>
 8006c80:	4630      	mov	r0, r6
 8006c82:	4639      	mov	r1, r7
 8006c84:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006c88:	f7f9 fcb6 	bl	80005f8 <__aeabi_dmul>
 8006c8c:	3501      	adds	r5, #1
 8006c8e:	4606      	mov	r6, r0
 8006c90:	460f      	mov	r7, r1
 8006c92:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006c96:	f109 0908 	add.w	r9, r9, #8
 8006c9a:	e7e0      	b.n	8006c5e <_dtoa_r+0x36e>
 8006c9c:	f000 809f 	beq.w	8006dde <_dtoa_r+0x4ee>
 8006ca0:	f1cb 0600 	rsb	r6, fp, #0
 8006ca4:	4ba1      	ldr	r3, [pc, #644]	; (8006f2c <_dtoa_r+0x63c>)
 8006ca6:	4fa2      	ldr	r7, [pc, #648]	; (8006f30 <_dtoa_r+0x640>)
 8006ca8:	f006 020f 	and.w	r2, r6, #15
 8006cac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb4:	ec51 0b18 	vmov	r0, r1, d8
 8006cb8:	f7f9 fc9e 	bl	80005f8 <__aeabi_dmul>
 8006cbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cc0:	1136      	asrs	r6, r6, #4
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	2502      	movs	r5, #2
 8006cc6:	2e00      	cmp	r6, #0
 8006cc8:	d17e      	bne.n	8006dc8 <_dtoa_r+0x4d8>
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d1d0      	bne.n	8006c70 <_dtoa_r+0x380>
 8006cce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006cd0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	f000 8084 	beq.w	8006de2 <_dtoa_r+0x4f2>
 8006cda:	4b96      	ldr	r3, [pc, #600]	; (8006f34 <_dtoa_r+0x644>)
 8006cdc:	2200      	movs	r2, #0
 8006cde:	4640      	mov	r0, r8
 8006ce0:	4649      	mov	r1, r9
 8006ce2:	f7f9 fefb 	bl	8000adc <__aeabi_dcmplt>
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	d07b      	beq.n	8006de2 <_dtoa_r+0x4f2>
 8006cea:	9b04      	ldr	r3, [sp, #16]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d078      	beq.n	8006de2 <_dtoa_r+0x4f2>
 8006cf0:	9b01      	ldr	r3, [sp, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	dd39      	ble.n	8006d6a <_dtoa_r+0x47a>
 8006cf6:	4b90      	ldr	r3, [pc, #576]	; (8006f38 <_dtoa_r+0x648>)
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	4640      	mov	r0, r8
 8006cfc:	4649      	mov	r1, r9
 8006cfe:	f7f9 fc7b 	bl	80005f8 <__aeabi_dmul>
 8006d02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d06:	9e01      	ldr	r6, [sp, #4]
 8006d08:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006d0c:	3501      	adds	r5, #1
 8006d0e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006d12:	4628      	mov	r0, r5
 8006d14:	f7f9 fc06 	bl	8000524 <__aeabi_i2d>
 8006d18:	4642      	mov	r2, r8
 8006d1a:	464b      	mov	r3, r9
 8006d1c:	f7f9 fc6c 	bl	80005f8 <__aeabi_dmul>
 8006d20:	4b86      	ldr	r3, [pc, #536]	; (8006f3c <_dtoa_r+0x64c>)
 8006d22:	2200      	movs	r2, #0
 8006d24:	f7f9 fab2 	bl	800028c <__adddf3>
 8006d28:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006d2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d30:	9303      	str	r3, [sp, #12]
 8006d32:	2e00      	cmp	r6, #0
 8006d34:	d158      	bne.n	8006de8 <_dtoa_r+0x4f8>
 8006d36:	4b82      	ldr	r3, [pc, #520]	; (8006f40 <_dtoa_r+0x650>)
 8006d38:	2200      	movs	r2, #0
 8006d3a:	4640      	mov	r0, r8
 8006d3c:	4649      	mov	r1, r9
 8006d3e:	f7f9 faa3 	bl	8000288 <__aeabi_dsub>
 8006d42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d46:	4680      	mov	r8, r0
 8006d48:	4689      	mov	r9, r1
 8006d4a:	f7f9 fee5 	bl	8000b18 <__aeabi_dcmpgt>
 8006d4e:	2800      	cmp	r0, #0
 8006d50:	f040 8296 	bne.w	8007280 <_dtoa_r+0x990>
 8006d54:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006d58:	4640      	mov	r0, r8
 8006d5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d5e:	4649      	mov	r1, r9
 8006d60:	f7f9 febc 	bl	8000adc <__aeabi_dcmplt>
 8006d64:	2800      	cmp	r0, #0
 8006d66:	f040 8289 	bne.w	800727c <_dtoa_r+0x98c>
 8006d6a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006d6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f2c0 814e 	blt.w	8007012 <_dtoa_r+0x722>
 8006d76:	f1bb 0f0e 	cmp.w	fp, #14
 8006d7a:	f300 814a 	bgt.w	8007012 <_dtoa_r+0x722>
 8006d7e:	4b6b      	ldr	r3, [pc, #428]	; (8006f2c <_dtoa_r+0x63c>)
 8006d80:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006d84:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	f280 80dc 	bge.w	8006f48 <_dtoa_r+0x658>
 8006d90:	9b04      	ldr	r3, [sp, #16]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	f300 80d8 	bgt.w	8006f48 <_dtoa_r+0x658>
 8006d98:	f040 826f 	bne.w	800727a <_dtoa_r+0x98a>
 8006d9c:	4b68      	ldr	r3, [pc, #416]	; (8006f40 <_dtoa_r+0x650>)
 8006d9e:	2200      	movs	r2, #0
 8006da0:	4640      	mov	r0, r8
 8006da2:	4649      	mov	r1, r9
 8006da4:	f7f9 fc28 	bl	80005f8 <__aeabi_dmul>
 8006da8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006dac:	f7f9 feaa 	bl	8000b04 <__aeabi_dcmpge>
 8006db0:	9e04      	ldr	r6, [sp, #16]
 8006db2:	4637      	mov	r7, r6
 8006db4:	2800      	cmp	r0, #0
 8006db6:	f040 8245 	bne.w	8007244 <_dtoa_r+0x954>
 8006dba:	9d00      	ldr	r5, [sp, #0]
 8006dbc:	2331      	movs	r3, #49	; 0x31
 8006dbe:	f805 3b01 	strb.w	r3, [r5], #1
 8006dc2:	f10b 0b01 	add.w	fp, fp, #1
 8006dc6:	e241      	b.n	800724c <_dtoa_r+0x95c>
 8006dc8:	07f2      	lsls	r2, r6, #31
 8006dca:	d505      	bpl.n	8006dd8 <_dtoa_r+0x4e8>
 8006dcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dd0:	f7f9 fc12 	bl	80005f8 <__aeabi_dmul>
 8006dd4:	3501      	adds	r5, #1
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	1076      	asrs	r6, r6, #1
 8006dda:	3708      	adds	r7, #8
 8006ddc:	e773      	b.n	8006cc6 <_dtoa_r+0x3d6>
 8006dde:	2502      	movs	r5, #2
 8006de0:	e775      	b.n	8006cce <_dtoa_r+0x3de>
 8006de2:	9e04      	ldr	r6, [sp, #16]
 8006de4:	465f      	mov	r7, fp
 8006de6:	e792      	b.n	8006d0e <_dtoa_r+0x41e>
 8006de8:	9900      	ldr	r1, [sp, #0]
 8006dea:	4b50      	ldr	r3, [pc, #320]	; (8006f2c <_dtoa_r+0x63c>)
 8006dec:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006df0:	4431      	add	r1, r6
 8006df2:	9102      	str	r1, [sp, #8]
 8006df4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006df6:	eeb0 9a47 	vmov.f32	s18, s14
 8006dfa:	eef0 9a67 	vmov.f32	s19, s15
 8006dfe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006e02:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e06:	2900      	cmp	r1, #0
 8006e08:	d044      	beq.n	8006e94 <_dtoa_r+0x5a4>
 8006e0a:	494e      	ldr	r1, [pc, #312]	; (8006f44 <_dtoa_r+0x654>)
 8006e0c:	2000      	movs	r0, #0
 8006e0e:	f7f9 fd1d 	bl	800084c <__aeabi_ddiv>
 8006e12:	ec53 2b19 	vmov	r2, r3, d9
 8006e16:	f7f9 fa37 	bl	8000288 <__aeabi_dsub>
 8006e1a:	9d00      	ldr	r5, [sp, #0]
 8006e1c:	ec41 0b19 	vmov	d9, r0, r1
 8006e20:	4649      	mov	r1, r9
 8006e22:	4640      	mov	r0, r8
 8006e24:	f7f9 fe98 	bl	8000b58 <__aeabi_d2iz>
 8006e28:	4606      	mov	r6, r0
 8006e2a:	f7f9 fb7b 	bl	8000524 <__aeabi_i2d>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	460b      	mov	r3, r1
 8006e32:	4640      	mov	r0, r8
 8006e34:	4649      	mov	r1, r9
 8006e36:	f7f9 fa27 	bl	8000288 <__aeabi_dsub>
 8006e3a:	3630      	adds	r6, #48	; 0x30
 8006e3c:	f805 6b01 	strb.w	r6, [r5], #1
 8006e40:	ec53 2b19 	vmov	r2, r3, d9
 8006e44:	4680      	mov	r8, r0
 8006e46:	4689      	mov	r9, r1
 8006e48:	f7f9 fe48 	bl	8000adc <__aeabi_dcmplt>
 8006e4c:	2800      	cmp	r0, #0
 8006e4e:	d164      	bne.n	8006f1a <_dtoa_r+0x62a>
 8006e50:	4642      	mov	r2, r8
 8006e52:	464b      	mov	r3, r9
 8006e54:	4937      	ldr	r1, [pc, #220]	; (8006f34 <_dtoa_r+0x644>)
 8006e56:	2000      	movs	r0, #0
 8006e58:	f7f9 fa16 	bl	8000288 <__aeabi_dsub>
 8006e5c:	ec53 2b19 	vmov	r2, r3, d9
 8006e60:	f7f9 fe3c 	bl	8000adc <__aeabi_dcmplt>
 8006e64:	2800      	cmp	r0, #0
 8006e66:	f040 80b6 	bne.w	8006fd6 <_dtoa_r+0x6e6>
 8006e6a:	9b02      	ldr	r3, [sp, #8]
 8006e6c:	429d      	cmp	r5, r3
 8006e6e:	f43f af7c 	beq.w	8006d6a <_dtoa_r+0x47a>
 8006e72:	4b31      	ldr	r3, [pc, #196]	; (8006f38 <_dtoa_r+0x648>)
 8006e74:	ec51 0b19 	vmov	r0, r1, d9
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f7f9 fbbd 	bl	80005f8 <__aeabi_dmul>
 8006e7e:	4b2e      	ldr	r3, [pc, #184]	; (8006f38 <_dtoa_r+0x648>)
 8006e80:	ec41 0b19 	vmov	d9, r0, r1
 8006e84:	2200      	movs	r2, #0
 8006e86:	4640      	mov	r0, r8
 8006e88:	4649      	mov	r1, r9
 8006e8a:	f7f9 fbb5 	bl	80005f8 <__aeabi_dmul>
 8006e8e:	4680      	mov	r8, r0
 8006e90:	4689      	mov	r9, r1
 8006e92:	e7c5      	b.n	8006e20 <_dtoa_r+0x530>
 8006e94:	ec51 0b17 	vmov	r0, r1, d7
 8006e98:	f7f9 fbae 	bl	80005f8 <__aeabi_dmul>
 8006e9c:	9b02      	ldr	r3, [sp, #8]
 8006e9e:	9d00      	ldr	r5, [sp, #0]
 8006ea0:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ea2:	ec41 0b19 	vmov	d9, r0, r1
 8006ea6:	4649      	mov	r1, r9
 8006ea8:	4640      	mov	r0, r8
 8006eaa:	f7f9 fe55 	bl	8000b58 <__aeabi_d2iz>
 8006eae:	4606      	mov	r6, r0
 8006eb0:	f7f9 fb38 	bl	8000524 <__aeabi_i2d>
 8006eb4:	3630      	adds	r6, #48	; 0x30
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	460b      	mov	r3, r1
 8006eba:	4640      	mov	r0, r8
 8006ebc:	4649      	mov	r1, r9
 8006ebe:	f7f9 f9e3 	bl	8000288 <__aeabi_dsub>
 8006ec2:	f805 6b01 	strb.w	r6, [r5], #1
 8006ec6:	9b02      	ldr	r3, [sp, #8]
 8006ec8:	429d      	cmp	r5, r3
 8006eca:	4680      	mov	r8, r0
 8006ecc:	4689      	mov	r9, r1
 8006ece:	f04f 0200 	mov.w	r2, #0
 8006ed2:	d124      	bne.n	8006f1e <_dtoa_r+0x62e>
 8006ed4:	4b1b      	ldr	r3, [pc, #108]	; (8006f44 <_dtoa_r+0x654>)
 8006ed6:	ec51 0b19 	vmov	r0, r1, d9
 8006eda:	f7f9 f9d7 	bl	800028c <__adddf3>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	4640      	mov	r0, r8
 8006ee4:	4649      	mov	r1, r9
 8006ee6:	f7f9 fe17 	bl	8000b18 <__aeabi_dcmpgt>
 8006eea:	2800      	cmp	r0, #0
 8006eec:	d173      	bne.n	8006fd6 <_dtoa_r+0x6e6>
 8006eee:	ec53 2b19 	vmov	r2, r3, d9
 8006ef2:	4914      	ldr	r1, [pc, #80]	; (8006f44 <_dtoa_r+0x654>)
 8006ef4:	2000      	movs	r0, #0
 8006ef6:	f7f9 f9c7 	bl	8000288 <__aeabi_dsub>
 8006efa:	4602      	mov	r2, r0
 8006efc:	460b      	mov	r3, r1
 8006efe:	4640      	mov	r0, r8
 8006f00:	4649      	mov	r1, r9
 8006f02:	f7f9 fdeb 	bl	8000adc <__aeabi_dcmplt>
 8006f06:	2800      	cmp	r0, #0
 8006f08:	f43f af2f 	beq.w	8006d6a <_dtoa_r+0x47a>
 8006f0c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006f0e:	1e6b      	subs	r3, r5, #1
 8006f10:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f12:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006f16:	2b30      	cmp	r3, #48	; 0x30
 8006f18:	d0f8      	beq.n	8006f0c <_dtoa_r+0x61c>
 8006f1a:	46bb      	mov	fp, r7
 8006f1c:	e04a      	b.n	8006fb4 <_dtoa_r+0x6c4>
 8006f1e:	4b06      	ldr	r3, [pc, #24]	; (8006f38 <_dtoa_r+0x648>)
 8006f20:	f7f9 fb6a 	bl	80005f8 <__aeabi_dmul>
 8006f24:	4680      	mov	r8, r0
 8006f26:	4689      	mov	r9, r1
 8006f28:	e7bd      	b.n	8006ea6 <_dtoa_r+0x5b6>
 8006f2a:	bf00      	nop
 8006f2c:	08008748 	.word	0x08008748
 8006f30:	08008720 	.word	0x08008720
 8006f34:	3ff00000 	.word	0x3ff00000
 8006f38:	40240000 	.word	0x40240000
 8006f3c:	401c0000 	.word	0x401c0000
 8006f40:	40140000 	.word	0x40140000
 8006f44:	3fe00000 	.word	0x3fe00000
 8006f48:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006f4c:	9d00      	ldr	r5, [sp, #0]
 8006f4e:	4642      	mov	r2, r8
 8006f50:	464b      	mov	r3, r9
 8006f52:	4630      	mov	r0, r6
 8006f54:	4639      	mov	r1, r7
 8006f56:	f7f9 fc79 	bl	800084c <__aeabi_ddiv>
 8006f5a:	f7f9 fdfd 	bl	8000b58 <__aeabi_d2iz>
 8006f5e:	9001      	str	r0, [sp, #4]
 8006f60:	f7f9 fae0 	bl	8000524 <__aeabi_i2d>
 8006f64:	4642      	mov	r2, r8
 8006f66:	464b      	mov	r3, r9
 8006f68:	f7f9 fb46 	bl	80005f8 <__aeabi_dmul>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	460b      	mov	r3, r1
 8006f70:	4630      	mov	r0, r6
 8006f72:	4639      	mov	r1, r7
 8006f74:	f7f9 f988 	bl	8000288 <__aeabi_dsub>
 8006f78:	9e01      	ldr	r6, [sp, #4]
 8006f7a:	9f04      	ldr	r7, [sp, #16]
 8006f7c:	3630      	adds	r6, #48	; 0x30
 8006f7e:	f805 6b01 	strb.w	r6, [r5], #1
 8006f82:	9e00      	ldr	r6, [sp, #0]
 8006f84:	1bae      	subs	r6, r5, r6
 8006f86:	42b7      	cmp	r7, r6
 8006f88:	4602      	mov	r2, r0
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	d134      	bne.n	8006ff8 <_dtoa_r+0x708>
 8006f8e:	f7f9 f97d 	bl	800028c <__adddf3>
 8006f92:	4642      	mov	r2, r8
 8006f94:	464b      	mov	r3, r9
 8006f96:	4606      	mov	r6, r0
 8006f98:	460f      	mov	r7, r1
 8006f9a:	f7f9 fdbd 	bl	8000b18 <__aeabi_dcmpgt>
 8006f9e:	b9c8      	cbnz	r0, 8006fd4 <_dtoa_r+0x6e4>
 8006fa0:	4642      	mov	r2, r8
 8006fa2:	464b      	mov	r3, r9
 8006fa4:	4630      	mov	r0, r6
 8006fa6:	4639      	mov	r1, r7
 8006fa8:	f7f9 fd8e 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fac:	b110      	cbz	r0, 8006fb4 <_dtoa_r+0x6c4>
 8006fae:	9b01      	ldr	r3, [sp, #4]
 8006fb0:	07db      	lsls	r3, r3, #31
 8006fb2:	d40f      	bmi.n	8006fd4 <_dtoa_r+0x6e4>
 8006fb4:	4651      	mov	r1, sl
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	f000 fbcc 	bl	8007754 <_Bfree>
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fc0:	702b      	strb	r3, [r5, #0]
 8006fc2:	f10b 0301 	add.w	r3, fp, #1
 8006fc6:	6013      	str	r3, [r2, #0]
 8006fc8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f43f ace2 	beq.w	8006994 <_dtoa_r+0xa4>
 8006fd0:	601d      	str	r5, [r3, #0]
 8006fd2:	e4df      	b.n	8006994 <_dtoa_r+0xa4>
 8006fd4:	465f      	mov	r7, fp
 8006fd6:	462b      	mov	r3, r5
 8006fd8:	461d      	mov	r5, r3
 8006fda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fde:	2a39      	cmp	r2, #57	; 0x39
 8006fe0:	d106      	bne.n	8006ff0 <_dtoa_r+0x700>
 8006fe2:	9a00      	ldr	r2, [sp, #0]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d1f7      	bne.n	8006fd8 <_dtoa_r+0x6e8>
 8006fe8:	9900      	ldr	r1, [sp, #0]
 8006fea:	2230      	movs	r2, #48	; 0x30
 8006fec:	3701      	adds	r7, #1
 8006fee:	700a      	strb	r2, [r1, #0]
 8006ff0:	781a      	ldrb	r2, [r3, #0]
 8006ff2:	3201      	adds	r2, #1
 8006ff4:	701a      	strb	r2, [r3, #0]
 8006ff6:	e790      	b.n	8006f1a <_dtoa_r+0x62a>
 8006ff8:	4ba3      	ldr	r3, [pc, #652]	; (8007288 <_dtoa_r+0x998>)
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f7f9 fafc 	bl	80005f8 <__aeabi_dmul>
 8007000:	2200      	movs	r2, #0
 8007002:	2300      	movs	r3, #0
 8007004:	4606      	mov	r6, r0
 8007006:	460f      	mov	r7, r1
 8007008:	f7f9 fd5e 	bl	8000ac8 <__aeabi_dcmpeq>
 800700c:	2800      	cmp	r0, #0
 800700e:	d09e      	beq.n	8006f4e <_dtoa_r+0x65e>
 8007010:	e7d0      	b.n	8006fb4 <_dtoa_r+0x6c4>
 8007012:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007014:	2a00      	cmp	r2, #0
 8007016:	f000 80ca 	beq.w	80071ae <_dtoa_r+0x8be>
 800701a:	9a07      	ldr	r2, [sp, #28]
 800701c:	2a01      	cmp	r2, #1
 800701e:	f300 80ad 	bgt.w	800717c <_dtoa_r+0x88c>
 8007022:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007024:	2a00      	cmp	r2, #0
 8007026:	f000 80a5 	beq.w	8007174 <_dtoa_r+0x884>
 800702a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800702e:	9e08      	ldr	r6, [sp, #32]
 8007030:	9d05      	ldr	r5, [sp, #20]
 8007032:	9a05      	ldr	r2, [sp, #20]
 8007034:	441a      	add	r2, r3
 8007036:	9205      	str	r2, [sp, #20]
 8007038:	9a06      	ldr	r2, [sp, #24]
 800703a:	2101      	movs	r1, #1
 800703c:	441a      	add	r2, r3
 800703e:	4620      	mov	r0, r4
 8007040:	9206      	str	r2, [sp, #24]
 8007042:	f000 fc3d 	bl	80078c0 <__i2b>
 8007046:	4607      	mov	r7, r0
 8007048:	b165      	cbz	r5, 8007064 <_dtoa_r+0x774>
 800704a:	9b06      	ldr	r3, [sp, #24]
 800704c:	2b00      	cmp	r3, #0
 800704e:	dd09      	ble.n	8007064 <_dtoa_r+0x774>
 8007050:	42ab      	cmp	r3, r5
 8007052:	9a05      	ldr	r2, [sp, #20]
 8007054:	bfa8      	it	ge
 8007056:	462b      	movge	r3, r5
 8007058:	1ad2      	subs	r2, r2, r3
 800705a:	9205      	str	r2, [sp, #20]
 800705c:	9a06      	ldr	r2, [sp, #24]
 800705e:	1aed      	subs	r5, r5, r3
 8007060:	1ad3      	subs	r3, r2, r3
 8007062:	9306      	str	r3, [sp, #24]
 8007064:	9b08      	ldr	r3, [sp, #32]
 8007066:	b1f3      	cbz	r3, 80070a6 <_dtoa_r+0x7b6>
 8007068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800706a:	2b00      	cmp	r3, #0
 800706c:	f000 80a3 	beq.w	80071b6 <_dtoa_r+0x8c6>
 8007070:	2e00      	cmp	r6, #0
 8007072:	dd10      	ble.n	8007096 <_dtoa_r+0x7a6>
 8007074:	4639      	mov	r1, r7
 8007076:	4632      	mov	r2, r6
 8007078:	4620      	mov	r0, r4
 800707a:	f000 fce1 	bl	8007a40 <__pow5mult>
 800707e:	4652      	mov	r2, sl
 8007080:	4601      	mov	r1, r0
 8007082:	4607      	mov	r7, r0
 8007084:	4620      	mov	r0, r4
 8007086:	f000 fc31 	bl	80078ec <__multiply>
 800708a:	4651      	mov	r1, sl
 800708c:	4680      	mov	r8, r0
 800708e:	4620      	mov	r0, r4
 8007090:	f000 fb60 	bl	8007754 <_Bfree>
 8007094:	46c2      	mov	sl, r8
 8007096:	9b08      	ldr	r3, [sp, #32]
 8007098:	1b9a      	subs	r2, r3, r6
 800709a:	d004      	beq.n	80070a6 <_dtoa_r+0x7b6>
 800709c:	4651      	mov	r1, sl
 800709e:	4620      	mov	r0, r4
 80070a0:	f000 fcce 	bl	8007a40 <__pow5mult>
 80070a4:	4682      	mov	sl, r0
 80070a6:	2101      	movs	r1, #1
 80070a8:	4620      	mov	r0, r4
 80070aa:	f000 fc09 	bl	80078c0 <__i2b>
 80070ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	4606      	mov	r6, r0
 80070b4:	f340 8081 	ble.w	80071ba <_dtoa_r+0x8ca>
 80070b8:	461a      	mov	r2, r3
 80070ba:	4601      	mov	r1, r0
 80070bc:	4620      	mov	r0, r4
 80070be:	f000 fcbf 	bl	8007a40 <__pow5mult>
 80070c2:	9b07      	ldr	r3, [sp, #28]
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	4606      	mov	r6, r0
 80070c8:	dd7a      	ble.n	80071c0 <_dtoa_r+0x8d0>
 80070ca:	f04f 0800 	mov.w	r8, #0
 80070ce:	6933      	ldr	r3, [r6, #16]
 80070d0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80070d4:	6918      	ldr	r0, [r3, #16]
 80070d6:	f000 fba5 	bl	8007824 <__hi0bits>
 80070da:	f1c0 0020 	rsb	r0, r0, #32
 80070de:	9b06      	ldr	r3, [sp, #24]
 80070e0:	4418      	add	r0, r3
 80070e2:	f010 001f 	ands.w	r0, r0, #31
 80070e6:	f000 8094 	beq.w	8007212 <_dtoa_r+0x922>
 80070ea:	f1c0 0320 	rsb	r3, r0, #32
 80070ee:	2b04      	cmp	r3, #4
 80070f0:	f340 8085 	ble.w	80071fe <_dtoa_r+0x90e>
 80070f4:	9b05      	ldr	r3, [sp, #20]
 80070f6:	f1c0 001c 	rsb	r0, r0, #28
 80070fa:	4403      	add	r3, r0
 80070fc:	9305      	str	r3, [sp, #20]
 80070fe:	9b06      	ldr	r3, [sp, #24]
 8007100:	4403      	add	r3, r0
 8007102:	4405      	add	r5, r0
 8007104:	9306      	str	r3, [sp, #24]
 8007106:	9b05      	ldr	r3, [sp, #20]
 8007108:	2b00      	cmp	r3, #0
 800710a:	dd05      	ble.n	8007118 <_dtoa_r+0x828>
 800710c:	4651      	mov	r1, sl
 800710e:	461a      	mov	r2, r3
 8007110:	4620      	mov	r0, r4
 8007112:	f000 fcef 	bl	8007af4 <__lshift>
 8007116:	4682      	mov	sl, r0
 8007118:	9b06      	ldr	r3, [sp, #24]
 800711a:	2b00      	cmp	r3, #0
 800711c:	dd05      	ble.n	800712a <_dtoa_r+0x83a>
 800711e:	4631      	mov	r1, r6
 8007120:	461a      	mov	r2, r3
 8007122:	4620      	mov	r0, r4
 8007124:	f000 fce6 	bl	8007af4 <__lshift>
 8007128:	4606      	mov	r6, r0
 800712a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800712c:	2b00      	cmp	r3, #0
 800712e:	d072      	beq.n	8007216 <_dtoa_r+0x926>
 8007130:	4631      	mov	r1, r6
 8007132:	4650      	mov	r0, sl
 8007134:	f000 fd4a 	bl	8007bcc <__mcmp>
 8007138:	2800      	cmp	r0, #0
 800713a:	da6c      	bge.n	8007216 <_dtoa_r+0x926>
 800713c:	2300      	movs	r3, #0
 800713e:	4651      	mov	r1, sl
 8007140:	220a      	movs	r2, #10
 8007142:	4620      	mov	r0, r4
 8007144:	f000 fb28 	bl	8007798 <__multadd>
 8007148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800714a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800714e:	4682      	mov	sl, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	f000 81b0 	beq.w	80074b6 <_dtoa_r+0xbc6>
 8007156:	2300      	movs	r3, #0
 8007158:	4639      	mov	r1, r7
 800715a:	220a      	movs	r2, #10
 800715c:	4620      	mov	r0, r4
 800715e:	f000 fb1b 	bl	8007798 <__multadd>
 8007162:	9b01      	ldr	r3, [sp, #4]
 8007164:	2b00      	cmp	r3, #0
 8007166:	4607      	mov	r7, r0
 8007168:	f300 8096 	bgt.w	8007298 <_dtoa_r+0x9a8>
 800716c:	9b07      	ldr	r3, [sp, #28]
 800716e:	2b02      	cmp	r3, #2
 8007170:	dc59      	bgt.n	8007226 <_dtoa_r+0x936>
 8007172:	e091      	b.n	8007298 <_dtoa_r+0x9a8>
 8007174:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007176:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800717a:	e758      	b.n	800702e <_dtoa_r+0x73e>
 800717c:	9b04      	ldr	r3, [sp, #16]
 800717e:	1e5e      	subs	r6, r3, #1
 8007180:	9b08      	ldr	r3, [sp, #32]
 8007182:	42b3      	cmp	r3, r6
 8007184:	bfbf      	itttt	lt
 8007186:	9b08      	ldrlt	r3, [sp, #32]
 8007188:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800718a:	9608      	strlt	r6, [sp, #32]
 800718c:	1af3      	sublt	r3, r6, r3
 800718e:	bfb4      	ite	lt
 8007190:	18d2      	addlt	r2, r2, r3
 8007192:	1b9e      	subge	r6, r3, r6
 8007194:	9b04      	ldr	r3, [sp, #16]
 8007196:	bfbc      	itt	lt
 8007198:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800719a:	2600      	movlt	r6, #0
 800719c:	2b00      	cmp	r3, #0
 800719e:	bfb7      	itett	lt
 80071a0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80071a4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80071a8:	1a9d      	sublt	r5, r3, r2
 80071aa:	2300      	movlt	r3, #0
 80071ac:	e741      	b.n	8007032 <_dtoa_r+0x742>
 80071ae:	9e08      	ldr	r6, [sp, #32]
 80071b0:	9d05      	ldr	r5, [sp, #20]
 80071b2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80071b4:	e748      	b.n	8007048 <_dtoa_r+0x758>
 80071b6:	9a08      	ldr	r2, [sp, #32]
 80071b8:	e770      	b.n	800709c <_dtoa_r+0x7ac>
 80071ba:	9b07      	ldr	r3, [sp, #28]
 80071bc:	2b01      	cmp	r3, #1
 80071be:	dc19      	bgt.n	80071f4 <_dtoa_r+0x904>
 80071c0:	9b02      	ldr	r3, [sp, #8]
 80071c2:	b9bb      	cbnz	r3, 80071f4 <_dtoa_r+0x904>
 80071c4:	9b03      	ldr	r3, [sp, #12]
 80071c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80071ca:	b99b      	cbnz	r3, 80071f4 <_dtoa_r+0x904>
 80071cc:	9b03      	ldr	r3, [sp, #12]
 80071ce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80071d2:	0d1b      	lsrs	r3, r3, #20
 80071d4:	051b      	lsls	r3, r3, #20
 80071d6:	b183      	cbz	r3, 80071fa <_dtoa_r+0x90a>
 80071d8:	9b05      	ldr	r3, [sp, #20]
 80071da:	3301      	adds	r3, #1
 80071dc:	9305      	str	r3, [sp, #20]
 80071de:	9b06      	ldr	r3, [sp, #24]
 80071e0:	3301      	adds	r3, #1
 80071e2:	9306      	str	r3, [sp, #24]
 80071e4:	f04f 0801 	mov.w	r8, #1
 80071e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	f47f af6f 	bne.w	80070ce <_dtoa_r+0x7de>
 80071f0:	2001      	movs	r0, #1
 80071f2:	e774      	b.n	80070de <_dtoa_r+0x7ee>
 80071f4:	f04f 0800 	mov.w	r8, #0
 80071f8:	e7f6      	b.n	80071e8 <_dtoa_r+0x8f8>
 80071fa:	4698      	mov	r8, r3
 80071fc:	e7f4      	b.n	80071e8 <_dtoa_r+0x8f8>
 80071fe:	d082      	beq.n	8007106 <_dtoa_r+0x816>
 8007200:	9a05      	ldr	r2, [sp, #20]
 8007202:	331c      	adds	r3, #28
 8007204:	441a      	add	r2, r3
 8007206:	9205      	str	r2, [sp, #20]
 8007208:	9a06      	ldr	r2, [sp, #24]
 800720a:	441a      	add	r2, r3
 800720c:	441d      	add	r5, r3
 800720e:	9206      	str	r2, [sp, #24]
 8007210:	e779      	b.n	8007106 <_dtoa_r+0x816>
 8007212:	4603      	mov	r3, r0
 8007214:	e7f4      	b.n	8007200 <_dtoa_r+0x910>
 8007216:	9b04      	ldr	r3, [sp, #16]
 8007218:	2b00      	cmp	r3, #0
 800721a:	dc37      	bgt.n	800728c <_dtoa_r+0x99c>
 800721c:	9b07      	ldr	r3, [sp, #28]
 800721e:	2b02      	cmp	r3, #2
 8007220:	dd34      	ble.n	800728c <_dtoa_r+0x99c>
 8007222:	9b04      	ldr	r3, [sp, #16]
 8007224:	9301      	str	r3, [sp, #4]
 8007226:	9b01      	ldr	r3, [sp, #4]
 8007228:	b963      	cbnz	r3, 8007244 <_dtoa_r+0x954>
 800722a:	4631      	mov	r1, r6
 800722c:	2205      	movs	r2, #5
 800722e:	4620      	mov	r0, r4
 8007230:	f000 fab2 	bl	8007798 <__multadd>
 8007234:	4601      	mov	r1, r0
 8007236:	4606      	mov	r6, r0
 8007238:	4650      	mov	r0, sl
 800723a:	f000 fcc7 	bl	8007bcc <__mcmp>
 800723e:	2800      	cmp	r0, #0
 8007240:	f73f adbb 	bgt.w	8006dba <_dtoa_r+0x4ca>
 8007244:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007246:	9d00      	ldr	r5, [sp, #0]
 8007248:	ea6f 0b03 	mvn.w	fp, r3
 800724c:	f04f 0800 	mov.w	r8, #0
 8007250:	4631      	mov	r1, r6
 8007252:	4620      	mov	r0, r4
 8007254:	f000 fa7e 	bl	8007754 <_Bfree>
 8007258:	2f00      	cmp	r7, #0
 800725a:	f43f aeab 	beq.w	8006fb4 <_dtoa_r+0x6c4>
 800725e:	f1b8 0f00 	cmp.w	r8, #0
 8007262:	d005      	beq.n	8007270 <_dtoa_r+0x980>
 8007264:	45b8      	cmp	r8, r7
 8007266:	d003      	beq.n	8007270 <_dtoa_r+0x980>
 8007268:	4641      	mov	r1, r8
 800726a:	4620      	mov	r0, r4
 800726c:	f000 fa72 	bl	8007754 <_Bfree>
 8007270:	4639      	mov	r1, r7
 8007272:	4620      	mov	r0, r4
 8007274:	f000 fa6e 	bl	8007754 <_Bfree>
 8007278:	e69c      	b.n	8006fb4 <_dtoa_r+0x6c4>
 800727a:	2600      	movs	r6, #0
 800727c:	4637      	mov	r7, r6
 800727e:	e7e1      	b.n	8007244 <_dtoa_r+0x954>
 8007280:	46bb      	mov	fp, r7
 8007282:	4637      	mov	r7, r6
 8007284:	e599      	b.n	8006dba <_dtoa_r+0x4ca>
 8007286:	bf00      	nop
 8007288:	40240000 	.word	0x40240000
 800728c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800728e:	2b00      	cmp	r3, #0
 8007290:	f000 80c8 	beq.w	8007424 <_dtoa_r+0xb34>
 8007294:	9b04      	ldr	r3, [sp, #16]
 8007296:	9301      	str	r3, [sp, #4]
 8007298:	2d00      	cmp	r5, #0
 800729a:	dd05      	ble.n	80072a8 <_dtoa_r+0x9b8>
 800729c:	4639      	mov	r1, r7
 800729e:	462a      	mov	r2, r5
 80072a0:	4620      	mov	r0, r4
 80072a2:	f000 fc27 	bl	8007af4 <__lshift>
 80072a6:	4607      	mov	r7, r0
 80072a8:	f1b8 0f00 	cmp.w	r8, #0
 80072ac:	d05b      	beq.n	8007366 <_dtoa_r+0xa76>
 80072ae:	6879      	ldr	r1, [r7, #4]
 80072b0:	4620      	mov	r0, r4
 80072b2:	f000 fa0f 	bl	80076d4 <_Balloc>
 80072b6:	4605      	mov	r5, r0
 80072b8:	b928      	cbnz	r0, 80072c6 <_dtoa_r+0x9d6>
 80072ba:	4b83      	ldr	r3, [pc, #524]	; (80074c8 <_dtoa_r+0xbd8>)
 80072bc:	4602      	mov	r2, r0
 80072be:	f240 21ef 	movw	r1, #751	; 0x2ef
 80072c2:	f7ff bb2e 	b.w	8006922 <_dtoa_r+0x32>
 80072c6:	693a      	ldr	r2, [r7, #16]
 80072c8:	3202      	adds	r2, #2
 80072ca:	0092      	lsls	r2, r2, #2
 80072cc:	f107 010c 	add.w	r1, r7, #12
 80072d0:	300c      	adds	r0, #12
 80072d2:	f001 f813 	bl	80082fc <memcpy>
 80072d6:	2201      	movs	r2, #1
 80072d8:	4629      	mov	r1, r5
 80072da:	4620      	mov	r0, r4
 80072dc:	f000 fc0a 	bl	8007af4 <__lshift>
 80072e0:	9b00      	ldr	r3, [sp, #0]
 80072e2:	3301      	adds	r3, #1
 80072e4:	9304      	str	r3, [sp, #16]
 80072e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072ea:	4413      	add	r3, r2
 80072ec:	9308      	str	r3, [sp, #32]
 80072ee:	9b02      	ldr	r3, [sp, #8]
 80072f0:	f003 0301 	and.w	r3, r3, #1
 80072f4:	46b8      	mov	r8, r7
 80072f6:	9306      	str	r3, [sp, #24]
 80072f8:	4607      	mov	r7, r0
 80072fa:	9b04      	ldr	r3, [sp, #16]
 80072fc:	4631      	mov	r1, r6
 80072fe:	3b01      	subs	r3, #1
 8007300:	4650      	mov	r0, sl
 8007302:	9301      	str	r3, [sp, #4]
 8007304:	f7ff fa69 	bl	80067da <quorem>
 8007308:	4641      	mov	r1, r8
 800730a:	9002      	str	r0, [sp, #8]
 800730c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007310:	4650      	mov	r0, sl
 8007312:	f000 fc5b 	bl	8007bcc <__mcmp>
 8007316:	463a      	mov	r2, r7
 8007318:	9005      	str	r0, [sp, #20]
 800731a:	4631      	mov	r1, r6
 800731c:	4620      	mov	r0, r4
 800731e:	f000 fc71 	bl	8007c04 <__mdiff>
 8007322:	68c2      	ldr	r2, [r0, #12]
 8007324:	4605      	mov	r5, r0
 8007326:	bb02      	cbnz	r2, 800736a <_dtoa_r+0xa7a>
 8007328:	4601      	mov	r1, r0
 800732a:	4650      	mov	r0, sl
 800732c:	f000 fc4e 	bl	8007bcc <__mcmp>
 8007330:	4602      	mov	r2, r0
 8007332:	4629      	mov	r1, r5
 8007334:	4620      	mov	r0, r4
 8007336:	9209      	str	r2, [sp, #36]	; 0x24
 8007338:	f000 fa0c 	bl	8007754 <_Bfree>
 800733c:	9b07      	ldr	r3, [sp, #28]
 800733e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007340:	9d04      	ldr	r5, [sp, #16]
 8007342:	ea43 0102 	orr.w	r1, r3, r2
 8007346:	9b06      	ldr	r3, [sp, #24]
 8007348:	4319      	orrs	r1, r3
 800734a:	d110      	bne.n	800736e <_dtoa_r+0xa7e>
 800734c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007350:	d029      	beq.n	80073a6 <_dtoa_r+0xab6>
 8007352:	9b05      	ldr	r3, [sp, #20]
 8007354:	2b00      	cmp	r3, #0
 8007356:	dd02      	ble.n	800735e <_dtoa_r+0xa6e>
 8007358:	9b02      	ldr	r3, [sp, #8]
 800735a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800735e:	9b01      	ldr	r3, [sp, #4]
 8007360:	f883 9000 	strb.w	r9, [r3]
 8007364:	e774      	b.n	8007250 <_dtoa_r+0x960>
 8007366:	4638      	mov	r0, r7
 8007368:	e7ba      	b.n	80072e0 <_dtoa_r+0x9f0>
 800736a:	2201      	movs	r2, #1
 800736c:	e7e1      	b.n	8007332 <_dtoa_r+0xa42>
 800736e:	9b05      	ldr	r3, [sp, #20]
 8007370:	2b00      	cmp	r3, #0
 8007372:	db04      	blt.n	800737e <_dtoa_r+0xa8e>
 8007374:	9907      	ldr	r1, [sp, #28]
 8007376:	430b      	orrs	r3, r1
 8007378:	9906      	ldr	r1, [sp, #24]
 800737a:	430b      	orrs	r3, r1
 800737c:	d120      	bne.n	80073c0 <_dtoa_r+0xad0>
 800737e:	2a00      	cmp	r2, #0
 8007380:	dded      	ble.n	800735e <_dtoa_r+0xa6e>
 8007382:	4651      	mov	r1, sl
 8007384:	2201      	movs	r2, #1
 8007386:	4620      	mov	r0, r4
 8007388:	f000 fbb4 	bl	8007af4 <__lshift>
 800738c:	4631      	mov	r1, r6
 800738e:	4682      	mov	sl, r0
 8007390:	f000 fc1c 	bl	8007bcc <__mcmp>
 8007394:	2800      	cmp	r0, #0
 8007396:	dc03      	bgt.n	80073a0 <_dtoa_r+0xab0>
 8007398:	d1e1      	bne.n	800735e <_dtoa_r+0xa6e>
 800739a:	f019 0f01 	tst.w	r9, #1
 800739e:	d0de      	beq.n	800735e <_dtoa_r+0xa6e>
 80073a0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80073a4:	d1d8      	bne.n	8007358 <_dtoa_r+0xa68>
 80073a6:	9a01      	ldr	r2, [sp, #4]
 80073a8:	2339      	movs	r3, #57	; 0x39
 80073aa:	7013      	strb	r3, [r2, #0]
 80073ac:	462b      	mov	r3, r5
 80073ae:	461d      	mov	r5, r3
 80073b0:	3b01      	subs	r3, #1
 80073b2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80073b6:	2a39      	cmp	r2, #57	; 0x39
 80073b8:	d06c      	beq.n	8007494 <_dtoa_r+0xba4>
 80073ba:	3201      	adds	r2, #1
 80073bc:	701a      	strb	r2, [r3, #0]
 80073be:	e747      	b.n	8007250 <_dtoa_r+0x960>
 80073c0:	2a00      	cmp	r2, #0
 80073c2:	dd07      	ble.n	80073d4 <_dtoa_r+0xae4>
 80073c4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80073c8:	d0ed      	beq.n	80073a6 <_dtoa_r+0xab6>
 80073ca:	9a01      	ldr	r2, [sp, #4]
 80073cc:	f109 0301 	add.w	r3, r9, #1
 80073d0:	7013      	strb	r3, [r2, #0]
 80073d2:	e73d      	b.n	8007250 <_dtoa_r+0x960>
 80073d4:	9b04      	ldr	r3, [sp, #16]
 80073d6:	9a08      	ldr	r2, [sp, #32]
 80073d8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80073dc:	4293      	cmp	r3, r2
 80073de:	d043      	beq.n	8007468 <_dtoa_r+0xb78>
 80073e0:	4651      	mov	r1, sl
 80073e2:	2300      	movs	r3, #0
 80073e4:	220a      	movs	r2, #10
 80073e6:	4620      	mov	r0, r4
 80073e8:	f000 f9d6 	bl	8007798 <__multadd>
 80073ec:	45b8      	cmp	r8, r7
 80073ee:	4682      	mov	sl, r0
 80073f0:	f04f 0300 	mov.w	r3, #0
 80073f4:	f04f 020a 	mov.w	r2, #10
 80073f8:	4641      	mov	r1, r8
 80073fa:	4620      	mov	r0, r4
 80073fc:	d107      	bne.n	800740e <_dtoa_r+0xb1e>
 80073fe:	f000 f9cb 	bl	8007798 <__multadd>
 8007402:	4680      	mov	r8, r0
 8007404:	4607      	mov	r7, r0
 8007406:	9b04      	ldr	r3, [sp, #16]
 8007408:	3301      	adds	r3, #1
 800740a:	9304      	str	r3, [sp, #16]
 800740c:	e775      	b.n	80072fa <_dtoa_r+0xa0a>
 800740e:	f000 f9c3 	bl	8007798 <__multadd>
 8007412:	4639      	mov	r1, r7
 8007414:	4680      	mov	r8, r0
 8007416:	2300      	movs	r3, #0
 8007418:	220a      	movs	r2, #10
 800741a:	4620      	mov	r0, r4
 800741c:	f000 f9bc 	bl	8007798 <__multadd>
 8007420:	4607      	mov	r7, r0
 8007422:	e7f0      	b.n	8007406 <_dtoa_r+0xb16>
 8007424:	9b04      	ldr	r3, [sp, #16]
 8007426:	9301      	str	r3, [sp, #4]
 8007428:	9d00      	ldr	r5, [sp, #0]
 800742a:	4631      	mov	r1, r6
 800742c:	4650      	mov	r0, sl
 800742e:	f7ff f9d4 	bl	80067da <quorem>
 8007432:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007436:	9b00      	ldr	r3, [sp, #0]
 8007438:	f805 9b01 	strb.w	r9, [r5], #1
 800743c:	1aea      	subs	r2, r5, r3
 800743e:	9b01      	ldr	r3, [sp, #4]
 8007440:	4293      	cmp	r3, r2
 8007442:	dd07      	ble.n	8007454 <_dtoa_r+0xb64>
 8007444:	4651      	mov	r1, sl
 8007446:	2300      	movs	r3, #0
 8007448:	220a      	movs	r2, #10
 800744a:	4620      	mov	r0, r4
 800744c:	f000 f9a4 	bl	8007798 <__multadd>
 8007450:	4682      	mov	sl, r0
 8007452:	e7ea      	b.n	800742a <_dtoa_r+0xb3a>
 8007454:	9b01      	ldr	r3, [sp, #4]
 8007456:	2b00      	cmp	r3, #0
 8007458:	bfc8      	it	gt
 800745a:	461d      	movgt	r5, r3
 800745c:	9b00      	ldr	r3, [sp, #0]
 800745e:	bfd8      	it	le
 8007460:	2501      	movle	r5, #1
 8007462:	441d      	add	r5, r3
 8007464:	f04f 0800 	mov.w	r8, #0
 8007468:	4651      	mov	r1, sl
 800746a:	2201      	movs	r2, #1
 800746c:	4620      	mov	r0, r4
 800746e:	f000 fb41 	bl	8007af4 <__lshift>
 8007472:	4631      	mov	r1, r6
 8007474:	4682      	mov	sl, r0
 8007476:	f000 fba9 	bl	8007bcc <__mcmp>
 800747a:	2800      	cmp	r0, #0
 800747c:	dc96      	bgt.n	80073ac <_dtoa_r+0xabc>
 800747e:	d102      	bne.n	8007486 <_dtoa_r+0xb96>
 8007480:	f019 0f01 	tst.w	r9, #1
 8007484:	d192      	bne.n	80073ac <_dtoa_r+0xabc>
 8007486:	462b      	mov	r3, r5
 8007488:	461d      	mov	r5, r3
 800748a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800748e:	2a30      	cmp	r2, #48	; 0x30
 8007490:	d0fa      	beq.n	8007488 <_dtoa_r+0xb98>
 8007492:	e6dd      	b.n	8007250 <_dtoa_r+0x960>
 8007494:	9a00      	ldr	r2, [sp, #0]
 8007496:	429a      	cmp	r2, r3
 8007498:	d189      	bne.n	80073ae <_dtoa_r+0xabe>
 800749a:	f10b 0b01 	add.w	fp, fp, #1
 800749e:	2331      	movs	r3, #49	; 0x31
 80074a0:	e796      	b.n	80073d0 <_dtoa_r+0xae0>
 80074a2:	4b0a      	ldr	r3, [pc, #40]	; (80074cc <_dtoa_r+0xbdc>)
 80074a4:	f7ff ba99 	b.w	80069da <_dtoa_r+0xea>
 80074a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	f47f aa6d 	bne.w	800698a <_dtoa_r+0x9a>
 80074b0:	4b07      	ldr	r3, [pc, #28]	; (80074d0 <_dtoa_r+0xbe0>)
 80074b2:	f7ff ba92 	b.w	80069da <_dtoa_r+0xea>
 80074b6:	9b01      	ldr	r3, [sp, #4]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	dcb5      	bgt.n	8007428 <_dtoa_r+0xb38>
 80074bc:	9b07      	ldr	r3, [sp, #28]
 80074be:	2b02      	cmp	r3, #2
 80074c0:	f73f aeb1 	bgt.w	8007226 <_dtoa_r+0x936>
 80074c4:	e7b0      	b.n	8007428 <_dtoa_r+0xb38>
 80074c6:	bf00      	nop
 80074c8:	080086b4 	.word	0x080086b4
 80074cc:	08008614 	.word	0x08008614
 80074d0:	08008638 	.word	0x08008638

080074d4 <_free_r>:
 80074d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074d6:	2900      	cmp	r1, #0
 80074d8:	d044      	beq.n	8007564 <_free_r+0x90>
 80074da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074de:	9001      	str	r0, [sp, #4]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	f1a1 0404 	sub.w	r4, r1, #4
 80074e6:	bfb8      	it	lt
 80074e8:	18e4      	addlt	r4, r4, r3
 80074ea:	f000 f8e7 	bl	80076bc <__malloc_lock>
 80074ee:	4a1e      	ldr	r2, [pc, #120]	; (8007568 <_free_r+0x94>)
 80074f0:	9801      	ldr	r0, [sp, #4]
 80074f2:	6813      	ldr	r3, [r2, #0]
 80074f4:	b933      	cbnz	r3, 8007504 <_free_r+0x30>
 80074f6:	6063      	str	r3, [r4, #4]
 80074f8:	6014      	str	r4, [r2, #0]
 80074fa:	b003      	add	sp, #12
 80074fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007500:	f000 b8e2 	b.w	80076c8 <__malloc_unlock>
 8007504:	42a3      	cmp	r3, r4
 8007506:	d908      	bls.n	800751a <_free_r+0x46>
 8007508:	6825      	ldr	r5, [r4, #0]
 800750a:	1961      	adds	r1, r4, r5
 800750c:	428b      	cmp	r3, r1
 800750e:	bf01      	itttt	eq
 8007510:	6819      	ldreq	r1, [r3, #0]
 8007512:	685b      	ldreq	r3, [r3, #4]
 8007514:	1949      	addeq	r1, r1, r5
 8007516:	6021      	streq	r1, [r4, #0]
 8007518:	e7ed      	b.n	80074f6 <_free_r+0x22>
 800751a:	461a      	mov	r2, r3
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	b10b      	cbz	r3, 8007524 <_free_r+0x50>
 8007520:	42a3      	cmp	r3, r4
 8007522:	d9fa      	bls.n	800751a <_free_r+0x46>
 8007524:	6811      	ldr	r1, [r2, #0]
 8007526:	1855      	adds	r5, r2, r1
 8007528:	42a5      	cmp	r5, r4
 800752a:	d10b      	bne.n	8007544 <_free_r+0x70>
 800752c:	6824      	ldr	r4, [r4, #0]
 800752e:	4421      	add	r1, r4
 8007530:	1854      	adds	r4, r2, r1
 8007532:	42a3      	cmp	r3, r4
 8007534:	6011      	str	r1, [r2, #0]
 8007536:	d1e0      	bne.n	80074fa <_free_r+0x26>
 8007538:	681c      	ldr	r4, [r3, #0]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	6053      	str	r3, [r2, #4]
 800753e:	440c      	add	r4, r1
 8007540:	6014      	str	r4, [r2, #0]
 8007542:	e7da      	b.n	80074fa <_free_r+0x26>
 8007544:	d902      	bls.n	800754c <_free_r+0x78>
 8007546:	230c      	movs	r3, #12
 8007548:	6003      	str	r3, [r0, #0]
 800754a:	e7d6      	b.n	80074fa <_free_r+0x26>
 800754c:	6825      	ldr	r5, [r4, #0]
 800754e:	1961      	adds	r1, r4, r5
 8007550:	428b      	cmp	r3, r1
 8007552:	bf04      	itt	eq
 8007554:	6819      	ldreq	r1, [r3, #0]
 8007556:	685b      	ldreq	r3, [r3, #4]
 8007558:	6063      	str	r3, [r4, #4]
 800755a:	bf04      	itt	eq
 800755c:	1949      	addeq	r1, r1, r5
 800755e:	6021      	streq	r1, [r4, #0]
 8007560:	6054      	str	r4, [r2, #4]
 8007562:	e7ca      	b.n	80074fa <_free_r+0x26>
 8007564:	b003      	add	sp, #12
 8007566:	bd30      	pop	{r4, r5, pc}
 8007568:	200004cc 	.word	0x200004cc

0800756c <malloc>:
 800756c:	4b02      	ldr	r3, [pc, #8]	; (8007578 <malloc+0xc>)
 800756e:	4601      	mov	r1, r0
 8007570:	6818      	ldr	r0, [r3, #0]
 8007572:	f000 b823 	b.w	80075bc <_malloc_r>
 8007576:	bf00      	nop
 8007578:	20000064 	.word	0x20000064

0800757c <sbrk_aligned>:
 800757c:	b570      	push	{r4, r5, r6, lr}
 800757e:	4e0e      	ldr	r6, [pc, #56]	; (80075b8 <sbrk_aligned+0x3c>)
 8007580:	460c      	mov	r4, r1
 8007582:	6831      	ldr	r1, [r6, #0]
 8007584:	4605      	mov	r5, r0
 8007586:	b911      	cbnz	r1, 800758e <sbrk_aligned+0x12>
 8007588:	f000 fea8 	bl	80082dc <_sbrk_r>
 800758c:	6030      	str	r0, [r6, #0]
 800758e:	4621      	mov	r1, r4
 8007590:	4628      	mov	r0, r5
 8007592:	f000 fea3 	bl	80082dc <_sbrk_r>
 8007596:	1c43      	adds	r3, r0, #1
 8007598:	d00a      	beq.n	80075b0 <sbrk_aligned+0x34>
 800759a:	1cc4      	adds	r4, r0, #3
 800759c:	f024 0403 	bic.w	r4, r4, #3
 80075a0:	42a0      	cmp	r0, r4
 80075a2:	d007      	beq.n	80075b4 <sbrk_aligned+0x38>
 80075a4:	1a21      	subs	r1, r4, r0
 80075a6:	4628      	mov	r0, r5
 80075a8:	f000 fe98 	bl	80082dc <_sbrk_r>
 80075ac:	3001      	adds	r0, #1
 80075ae:	d101      	bne.n	80075b4 <sbrk_aligned+0x38>
 80075b0:	f04f 34ff 	mov.w	r4, #4294967295
 80075b4:	4620      	mov	r0, r4
 80075b6:	bd70      	pop	{r4, r5, r6, pc}
 80075b8:	200004d0 	.word	0x200004d0

080075bc <_malloc_r>:
 80075bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075c0:	1ccd      	adds	r5, r1, #3
 80075c2:	f025 0503 	bic.w	r5, r5, #3
 80075c6:	3508      	adds	r5, #8
 80075c8:	2d0c      	cmp	r5, #12
 80075ca:	bf38      	it	cc
 80075cc:	250c      	movcc	r5, #12
 80075ce:	2d00      	cmp	r5, #0
 80075d0:	4607      	mov	r7, r0
 80075d2:	db01      	blt.n	80075d8 <_malloc_r+0x1c>
 80075d4:	42a9      	cmp	r1, r5
 80075d6:	d905      	bls.n	80075e4 <_malloc_r+0x28>
 80075d8:	230c      	movs	r3, #12
 80075da:	603b      	str	r3, [r7, #0]
 80075dc:	2600      	movs	r6, #0
 80075de:	4630      	mov	r0, r6
 80075e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075e4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80076b8 <_malloc_r+0xfc>
 80075e8:	f000 f868 	bl	80076bc <__malloc_lock>
 80075ec:	f8d8 3000 	ldr.w	r3, [r8]
 80075f0:	461c      	mov	r4, r3
 80075f2:	bb5c      	cbnz	r4, 800764c <_malloc_r+0x90>
 80075f4:	4629      	mov	r1, r5
 80075f6:	4638      	mov	r0, r7
 80075f8:	f7ff ffc0 	bl	800757c <sbrk_aligned>
 80075fc:	1c43      	adds	r3, r0, #1
 80075fe:	4604      	mov	r4, r0
 8007600:	d155      	bne.n	80076ae <_malloc_r+0xf2>
 8007602:	f8d8 4000 	ldr.w	r4, [r8]
 8007606:	4626      	mov	r6, r4
 8007608:	2e00      	cmp	r6, #0
 800760a:	d145      	bne.n	8007698 <_malloc_r+0xdc>
 800760c:	2c00      	cmp	r4, #0
 800760e:	d048      	beq.n	80076a2 <_malloc_r+0xe6>
 8007610:	6823      	ldr	r3, [r4, #0]
 8007612:	4631      	mov	r1, r6
 8007614:	4638      	mov	r0, r7
 8007616:	eb04 0903 	add.w	r9, r4, r3
 800761a:	f000 fe5f 	bl	80082dc <_sbrk_r>
 800761e:	4581      	cmp	r9, r0
 8007620:	d13f      	bne.n	80076a2 <_malloc_r+0xe6>
 8007622:	6821      	ldr	r1, [r4, #0]
 8007624:	1a6d      	subs	r5, r5, r1
 8007626:	4629      	mov	r1, r5
 8007628:	4638      	mov	r0, r7
 800762a:	f7ff ffa7 	bl	800757c <sbrk_aligned>
 800762e:	3001      	adds	r0, #1
 8007630:	d037      	beq.n	80076a2 <_malloc_r+0xe6>
 8007632:	6823      	ldr	r3, [r4, #0]
 8007634:	442b      	add	r3, r5
 8007636:	6023      	str	r3, [r4, #0]
 8007638:	f8d8 3000 	ldr.w	r3, [r8]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d038      	beq.n	80076b2 <_malloc_r+0xf6>
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	42a2      	cmp	r2, r4
 8007644:	d12b      	bne.n	800769e <_malloc_r+0xe2>
 8007646:	2200      	movs	r2, #0
 8007648:	605a      	str	r2, [r3, #4]
 800764a:	e00f      	b.n	800766c <_malloc_r+0xb0>
 800764c:	6822      	ldr	r2, [r4, #0]
 800764e:	1b52      	subs	r2, r2, r5
 8007650:	d41f      	bmi.n	8007692 <_malloc_r+0xd6>
 8007652:	2a0b      	cmp	r2, #11
 8007654:	d917      	bls.n	8007686 <_malloc_r+0xca>
 8007656:	1961      	adds	r1, r4, r5
 8007658:	42a3      	cmp	r3, r4
 800765a:	6025      	str	r5, [r4, #0]
 800765c:	bf18      	it	ne
 800765e:	6059      	strne	r1, [r3, #4]
 8007660:	6863      	ldr	r3, [r4, #4]
 8007662:	bf08      	it	eq
 8007664:	f8c8 1000 	streq.w	r1, [r8]
 8007668:	5162      	str	r2, [r4, r5]
 800766a:	604b      	str	r3, [r1, #4]
 800766c:	4638      	mov	r0, r7
 800766e:	f104 060b 	add.w	r6, r4, #11
 8007672:	f000 f829 	bl	80076c8 <__malloc_unlock>
 8007676:	f026 0607 	bic.w	r6, r6, #7
 800767a:	1d23      	adds	r3, r4, #4
 800767c:	1af2      	subs	r2, r6, r3
 800767e:	d0ae      	beq.n	80075de <_malloc_r+0x22>
 8007680:	1b9b      	subs	r3, r3, r6
 8007682:	50a3      	str	r3, [r4, r2]
 8007684:	e7ab      	b.n	80075de <_malloc_r+0x22>
 8007686:	42a3      	cmp	r3, r4
 8007688:	6862      	ldr	r2, [r4, #4]
 800768a:	d1dd      	bne.n	8007648 <_malloc_r+0x8c>
 800768c:	f8c8 2000 	str.w	r2, [r8]
 8007690:	e7ec      	b.n	800766c <_malloc_r+0xb0>
 8007692:	4623      	mov	r3, r4
 8007694:	6864      	ldr	r4, [r4, #4]
 8007696:	e7ac      	b.n	80075f2 <_malloc_r+0x36>
 8007698:	4634      	mov	r4, r6
 800769a:	6876      	ldr	r6, [r6, #4]
 800769c:	e7b4      	b.n	8007608 <_malloc_r+0x4c>
 800769e:	4613      	mov	r3, r2
 80076a0:	e7cc      	b.n	800763c <_malloc_r+0x80>
 80076a2:	230c      	movs	r3, #12
 80076a4:	603b      	str	r3, [r7, #0]
 80076a6:	4638      	mov	r0, r7
 80076a8:	f000 f80e 	bl	80076c8 <__malloc_unlock>
 80076ac:	e797      	b.n	80075de <_malloc_r+0x22>
 80076ae:	6025      	str	r5, [r4, #0]
 80076b0:	e7dc      	b.n	800766c <_malloc_r+0xb0>
 80076b2:	605b      	str	r3, [r3, #4]
 80076b4:	deff      	udf	#255	; 0xff
 80076b6:	bf00      	nop
 80076b8:	200004cc 	.word	0x200004cc

080076bc <__malloc_lock>:
 80076bc:	4801      	ldr	r0, [pc, #4]	; (80076c4 <__malloc_lock+0x8>)
 80076be:	f7ff b88a 	b.w	80067d6 <__retarget_lock_acquire_recursive>
 80076c2:	bf00      	nop
 80076c4:	200004c8 	.word	0x200004c8

080076c8 <__malloc_unlock>:
 80076c8:	4801      	ldr	r0, [pc, #4]	; (80076d0 <__malloc_unlock+0x8>)
 80076ca:	f7ff b885 	b.w	80067d8 <__retarget_lock_release_recursive>
 80076ce:	bf00      	nop
 80076d0:	200004c8 	.word	0x200004c8

080076d4 <_Balloc>:
 80076d4:	b570      	push	{r4, r5, r6, lr}
 80076d6:	69c6      	ldr	r6, [r0, #28]
 80076d8:	4604      	mov	r4, r0
 80076da:	460d      	mov	r5, r1
 80076dc:	b976      	cbnz	r6, 80076fc <_Balloc+0x28>
 80076de:	2010      	movs	r0, #16
 80076e0:	f7ff ff44 	bl	800756c <malloc>
 80076e4:	4602      	mov	r2, r0
 80076e6:	61e0      	str	r0, [r4, #28]
 80076e8:	b920      	cbnz	r0, 80076f4 <_Balloc+0x20>
 80076ea:	4b18      	ldr	r3, [pc, #96]	; (800774c <_Balloc+0x78>)
 80076ec:	4818      	ldr	r0, [pc, #96]	; (8007750 <_Balloc+0x7c>)
 80076ee:	216b      	movs	r1, #107	; 0x6b
 80076f0:	f000 fe12 	bl	8008318 <__assert_func>
 80076f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076f8:	6006      	str	r6, [r0, #0]
 80076fa:	60c6      	str	r6, [r0, #12]
 80076fc:	69e6      	ldr	r6, [r4, #28]
 80076fe:	68f3      	ldr	r3, [r6, #12]
 8007700:	b183      	cbz	r3, 8007724 <_Balloc+0x50>
 8007702:	69e3      	ldr	r3, [r4, #28]
 8007704:	68db      	ldr	r3, [r3, #12]
 8007706:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800770a:	b9b8      	cbnz	r0, 800773c <_Balloc+0x68>
 800770c:	2101      	movs	r1, #1
 800770e:	fa01 f605 	lsl.w	r6, r1, r5
 8007712:	1d72      	adds	r2, r6, #5
 8007714:	0092      	lsls	r2, r2, #2
 8007716:	4620      	mov	r0, r4
 8007718:	f000 fe1c 	bl	8008354 <_calloc_r>
 800771c:	b160      	cbz	r0, 8007738 <_Balloc+0x64>
 800771e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007722:	e00e      	b.n	8007742 <_Balloc+0x6e>
 8007724:	2221      	movs	r2, #33	; 0x21
 8007726:	2104      	movs	r1, #4
 8007728:	4620      	mov	r0, r4
 800772a:	f000 fe13 	bl	8008354 <_calloc_r>
 800772e:	69e3      	ldr	r3, [r4, #28]
 8007730:	60f0      	str	r0, [r6, #12]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1e4      	bne.n	8007702 <_Balloc+0x2e>
 8007738:	2000      	movs	r0, #0
 800773a:	bd70      	pop	{r4, r5, r6, pc}
 800773c:	6802      	ldr	r2, [r0, #0]
 800773e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007742:	2300      	movs	r3, #0
 8007744:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007748:	e7f7      	b.n	800773a <_Balloc+0x66>
 800774a:	bf00      	nop
 800774c:	08008645 	.word	0x08008645
 8007750:	080086c5 	.word	0x080086c5

08007754 <_Bfree>:
 8007754:	b570      	push	{r4, r5, r6, lr}
 8007756:	69c6      	ldr	r6, [r0, #28]
 8007758:	4605      	mov	r5, r0
 800775a:	460c      	mov	r4, r1
 800775c:	b976      	cbnz	r6, 800777c <_Bfree+0x28>
 800775e:	2010      	movs	r0, #16
 8007760:	f7ff ff04 	bl	800756c <malloc>
 8007764:	4602      	mov	r2, r0
 8007766:	61e8      	str	r0, [r5, #28]
 8007768:	b920      	cbnz	r0, 8007774 <_Bfree+0x20>
 800776a:	4b09      	ldr	r3, [pc, #36]	; (8007790 <_Bfree+0x3c>)
 800776c:	4809      	ldr	r0, [pc, #36]	; (8007794 <_Bfree+0x40>)
 800776e:	218f      	movs	r1, #143	; 0x8f
 8007770:	f000 fdd2 	bl	8008318 <__assert_func>
 8007774:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007778:	6006      	str	r6, [r0, #0]
 800777a:	60c6      	str	r6, [r0, #12]
 800777c:	b13c      	cbz	r4, 800778e <_Bfree+0x3a>
 800777e:	69eb      	ldr	r3, [r5, #28]
 8007780:	6862      	ldr	r2, [r4, #4]
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007788:	6021      	str	r1, [r4, #0]
 800778a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800778e:	bd70      	pop	{r4, r5, r6, pc}
 8007790:	08008645 	.word	0x08008645
 8007794:	080086c5 	.word	0x080086c5

08007798 <__multadd>:
 8007798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800779c:	690d      	ldr	r5, [r1, #16]
 800779e:	4607      	mov	r7, r0
 80077a0:	460c      	mov	r4, r1
 80077a2:	461e      	mov	r6, r3
 80077a4:	f101 0c14 	add.w	ip, r1, #20
 80077a8:	2000      	movs	r0, #0
 80077aa:	f8dc 3000 	ldr.w	r3, [ip]
 80077ae:	b299      	uxth	r1, r3
 80077b0:	fb02 6101 	mla	r1, r2, r1, r6
 80077b4:	0c1e      	lsrs	r6, r3, #16
 80077b6:	0c0b      	lsrs	r3, r1, #16
 80077b8:	fb02 3306 	mla	r3, r2, r6, r3
 80077bc:	b289      	uxth	r1, r1
 80077be:	3001      	adds	r0, #1
 80077c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80077c4:	4285      	cmp	r5, r0
 80077c6:	f84c 1b04 	str.w	r1, [ip], #4
 80077ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80077ce:	dcec      	bgt.n	80077aa <__multadd+0x12>
 80077d0:	b30e      	cbz	r6, 8007816 <__multadd+0x7e>
 80077d2:	68a3      	ldr	r3, [r4, #8]
 80077d4:	42ab      	cmp	r3, r5
 80077d6:	dc19      	bgt.n	800780c <__multadd+0x74>
 80077d8:	6861      	ldr	r1, [r4, #4]
 80077da:	4638      	mov	r0, r7
 80077dc:	3101      	adds	r1, #1
 80077de:	f7ff ff79 	bl	80076d4 <_Balloc>
 80077e2:	4680      	mov	r8, r0
 80077e4:	b928      	cbnz	r0, 80077f2 <__multadd+0x5a>
 80077e6:	4602      	mov	r2, r0
 80077e8:	4b0c      	ldr	r3, [pc, #48]	; (800781c <__multadd+0x84>)
 80077ea:	480d      	ldr	r0, [pc, #52]	; (8007820 <__multadd+0x88>)
 80077ec:	21ba      	movs	r1, #186	; 0xba
 80077ee:	f000 fd93 	bl	8008318 <__assert_func>
 80077f2:	6922      	ldr	r2, [r4, #16]
 80077f4:	3202      	adds	r2, #2
 80077f6:	f104 010c 	add.w	r1, r4, #12
 80077fa:	0092      	lsls	r2, r2, #2
 80077fc:	300c      	adds	r0, #12
 80077fe:	f000 fd7d 	bl	80082fc <memcpy>
 8007802:	4621      	mov	r1, r4
 8007804:	4638      	mov	r0, r7
 8007806:	f7ff ffa5 	bl	8007754 <_Bfree>
 800780a:	4644      	mov	r4, r8
 800780c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007810:	3501      	adds	r5, #1
 8007812:	615e      	str	r6, [r3, #20]
 8007814:	6125      	str	r5, [r4, #16]
 8007816:	4620      	mov	r0, r4
 8007818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800781c:	080086b4 	.word	0x080086b4
 8007820:	080086c5 	.word	0x080086c5

08007824 <__hi0bits>:
 8007824:	0c03      	lsrs	r3, r0, #16
 8007826:	041b      	lsls	r3, r3, #16
 8007828:	b9d3      	cbnz	r3, 8007860 <__hi0bits+0x3c>
 800782a:	0400      	lsls	r0, r0, #16
 800782c:	2310      	movs	r3, #16
 800782e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007832:	bf04      	itt	eq
 8007834:	0200      	lsleq	r0, r0, #8
 8007836:	3308      	addeq	r3, #8
 8007838:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800783c:	bf04      	itt	eq
 800783e:	0100      	lsleq	r0, r0, #4
 8007840:	3304      	addeq	r3, #4
 8007842:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007846:	bf04      	itt	eq
 8007848:	0080      	lsleq	r0, r0, #2
 800784a:	3302      	addeq	r3, #2
 800784c:	2800      	cmp	r0, #0
 800784e:	db05      	blt.n	800785c <__hi0bits+0x38>
 8007850:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007854:	f103 0301 	add.w	r3, r3, #1
 8007858:	bf08      	it	eq
 800785a:	2320      	moveq	r3, #32
 800785c:	4618      	mov	r0, r3
 800785e:	4770      	bx	lr
 8007860:	2300      	movs	r3, #0
 8007862:	e7e4      	b.n	800782e <__hi0bits+0xa>

08007864 <__lo0bits>:
 8007864:	6803      	ldr	r3, [r0, #0]
 8007866:	f013 0207 	ands.w	r2, r3, #7
 800786a:	d00c      	beq.n	8007886 <__lo0bits+0x22>
 800786c:	07d9      	lsls	r1, r3, #31
 800786e:	d422      	bmi.n	80078b6 <__lo0bits+0x52>
 8007870:	079a      	lsls	r2, r3, #30
 8007872:	bf49      	itett	mi
 8007874:	085b      	lsrmi	r3, r3, #1
 8007876:	089b      	lsrpl	r3, r3, #2
 8007878:	6003      	strmi	r3, [r0, #0]
 800787a:	2201      	movmi	r2, #1
 800787c:	bf5c      	itt	pl
 800787e:	6003      	strpl	r3, [r0, #0]
 8007880:	2202      	movpl	r2, #2
 8007882:	4610      	mov	r0, r2
 8007884:	4770      	bx	lr
 8007886:	b299      	uxth	r1, r3
 8007888:	b909      	cbnz	r1, 800788e <__lo0bits+0x2a>
 800788a:	0c1b      	lsrs	r3, r3, #16
 800788c:	2210      	movs	r2, #16
 800788e:	b2d9      	uxtb	r1, r3
 8007890:	b909      	cbnz	r1, 8007896 <__lo0bits+0x32>
 8007892:	3208      	adds	r2, #8
 8007894:	0a1b      	lsrs	r3, r3, #8
 8007896:	0719      	lsls	r1, r3, #28
 8007898:	bf04      	itt	eq
 800789a:	091b      	lsreq	r3, r3, #4
 800789c:	3204      	addeq	r2, #4
 800789e:	0799      	lsls	r1, r3, #30
 80078a0:	bf04      	itt	eq
 80078a2:	089b      	lsreq	r3, r3, #2
 80078a4:	3202      	addeq	r2, #2
 80078a6:	07d9      	lsls	r1, r3, #31
 80078a8:	d403      	bmi.n	80078b2 <__lo0bits+0x4e>
 80078aa:	085b      	lsrs	r3, r3, #1
 80078ac:	f102 0201 	add.w	r2, r2, #1
 80078b0:	d003      	beq.n	80078ba <__lo0bits+0x56>
 80078b2:	6003      	str	r3, [r0, #0]
 80078b4:	e7e5      	b.n	8007882 <__lo0bits+0x1e>
 80078b6:	2200      	movs	r2, #0
 80078b8:	e7e3      	b.n	8007882 <__lo0bits+0x1e>
 80078ba:	2220      	movs	r2, #32
 80078bc:	e7e1      	b.n	8007882 <__lo0bits+0x1e>
	...

080078c0 <__i2b>:
 80078c0:	b510      	push	{r4, lr}
 80078c2:	460c      	mov	r4, r1
 80078c4:	2101      	movs	r1, #1
 80078c6:	f7ff ff05 	bl	80076d4 <_Balloc>
 80078ca:	4602      	mov	r2, r0
 80078cc:	b928      	cbnz	r0, 80078da <__i2b+0x1a>
 80078ce:	4b05      	ldr	r3, [pc, #20]	; (80078e4 <__i2b+0x24>)
 80078d0:	4805      	ldr	r0, [pc, #20]	; (80078e8 <__i2b+0x28>)
 80078d2:	f240 1145 	movw	r1, #325	; 0x145
 80078d6:	f000 fd1f 	bl	8008318 <__assert_func>
 80078da:	2301      	movs	r3, #1
 80078dc:	6144      	str	r4, [r0, #20]
 80078de:	6103      	str	r3, [r0, #16]
 80078e0:	bd10      	pop	{r4, pc}
 80078e2:	bf00      	nop
 80078e4:	080086b4 	.word	0x080086b4
 80078e8:	080086c5 	.word	0x080086c5

080078ec <__multiply>:
 80078ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f0:	4691      	mov	r9, r2
 80078f2:	690a      	ldr	r2, [r1, #16]
 80078f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80078f8:	429a      	cmp	r2, r3
 80078fa:	bfb8      	it	lt
 80078fc:	460b      	movlt	r3, r1
 80078fe:	460c      	mov	r4, r1
 8007900:	bfbc      	itt	lt
 8007902:	464c      	movlt	r4, r9
 8007904:	4699      	movlt	r9, r3
 8007906:	6927      	ldr	r7, [r4, #16]
 8007908:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800790c:	68a3      	ldr	r3, [r4, #8]
 800790e:	6861      	ldr	r1, [r4, #4]
 8007910:	eb07 060a 	add.w	r6, r7, sl
 8007914:	42b3      	cmp	r3, r6
 8007916:	b085      	sub	sp, #20
 8007918:	bfb8      	it	lt
 800791a:	3101      	addlt	r1, #1
 800791c:	f7ff feda 	bl	80076d4 <_Balloc>
 8007920:	b930      	cbnz	r0, 8007930 <__multiply+0x44>
 8007922:	4602      	mov	r2, r0
 8007924:	4b44      	ldr	r3, [pc, #272]	; (8007a38 <__multiply+0x14c>)
 8007926:	4845      	ldr	r0, [pc, #276]	; (8007a3c <__multiply+0x150>)
 8007928:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800792c:	f000 fcf4 	bl	8008318 <__assert_func>
 8007930:	f100 0514 	add.w	r5, r0, #20
 8007934:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007938:	462b      	mov	r3, r5
 800793a:	2200      	movs	r2, #0
 800793c:	4543      	cmp	r3, r8
 800793e:	d321      	bcc.n	8007984 <__multiply+0x98>
 8007940:	f104 0314 	add.w	r3, r4, #20
 8007944:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007948:	f109 0314 	add.w	r3, r9, #20
 800794c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007950:	9202      	str	r2, [sp, #8]
 8007952:	1b3a      	subs	r2, r7, r4
 8007954:	3a15      	subs	r2, #21
 8007956:	f022 0203 	bic.w	r2, r2, #3
 800795a:	3204      	adds	r2, #4
 800795c:	f104 0115 	add.w	r1, r4, #21
 8007960:	428f      	cmp	r7, r1
 8007962:	bf38      	it	cc
 8007964:	2204      	movcc	r2, #4
 8007966:	9201      	str	r2, [sp, #4]
 8007968:	9a02      	ldr	r2, [sp, #8]
 800796a:	9303      	str	r3, [sp, #12]
 800796c:	429a      	cmp	r2, r3
 800796e:	d80c      	bhi.n	800798a <__multiply+0x9e>
 8007970:	2e00      	cmp	r6, #0
 8007972:	dd03      	ble.n	800797c <__multiply+0x90>
 8007974:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007978:	2b00      	cmp	r3, #0
 800797a:	d05b      	beq.n	8007a34 <__multiply+0x148>
 800797c:	6106      	str	r6, [r0, #16]
 800797e:	b005      	add	sp, #20
 8007980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007984:	f843 2b04 	str.w	r2, [r3], #4
 8007988:	e7d8      	b.n	800793c <__multiply+0x50>
 800798a:	f8b3 a000 	ldrh.w	sl, [r3]
 800798e:	f1ba 0f00 	cmp.w	sl, #0
 8007992:	d024      	beq.n	80079de <__multiply+0xf2>
 8007994:	f104 0e14 	add.w	lr, r4, #20
 8007998:	46a9      	mov	r9, r5
 800799a:	f04f 0c00 	mov.w	ip, #0
 800799e:	f85e 2b04 	ldr.w	r2, [lr], #4
 80079a2:	f8d9 1000 	ldr.w	r1, [r9]
 80079a6:	fa1f fb82 	uxth.w	fp, r2
 80079aa:	b289      	uxth	r1, r1
 80079ac:	fb0a 110b 	mla	r1, sl, fp, r1
 80079b0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80079b4:	f8d9 2000 	ldr.w	r2, [r9]
 80079b8:	4461      	add	r1, ip
 80079ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80079be:	fb0a c20b 	mla	r2, sl, fp, ip
 80079c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80079c6:	b289      	uxth	r1, r1
 80079c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80079cc:	4577      	cmp	r7, lr
 80079ce:	f849 1b04 	str.w	r1, [r9], #4
 80079d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80079d6:	d8e2      	bhi.n	800799e <__multiply+0xb2>
 80079d8:	9a01      	ldr	r2, [sp, #4]
 80079da:	f845 c002 	str.w	ip, [r5, r2]
 80079de:	9a03      	ldr	r2, [sp, #12]
 80079e0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80079e4:	3304      	adds	r3, #4
 80079e6:	f1b9 0f00 	cmp.w	r9, #0
 80079ea:	d021      	beq.n	8007a30 <__multiply+0x144>
 80079ec:	6829      	ldr	r1, [r5, #0]
 80079ee:	f104 0c14 	add.w	ip, r4, #20
 80079f2:	46ae      	mov	lr, r5
 80079f4:	f04f 0a00 	mov.w	sl, #0
 80079f8:	f8bc b000 	ldrh.w	fp, [ip]
 80079fc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007a00:	fb09 220b 	mla	r2, r9, fp, r2
 8007a04:	4452      	add	r2, sl
 8007a06:	b289      	uxth	r1, r1
 8007a08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a0c:	f84e 1b04 	str.w	r1, [lr], #4
 8007a10:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007a14:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a18:	f8be 1000 	ldrh.w	r1, [lr]
 8007a1c:	fb09 110a 	mla	r1, r9, sl, r1
 8007a20:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007a24:	4567      	cmp	r7, ip
 8007a26:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007a2a:	d8e5      	bhi.n	80079f8 <__multiply+0x10c>
 8007a2c:	9a01      	ldr	r2, [sp, #4]
 8007a2e:	50a9      	str	r1, [r5, r2]
 8007a30:	3504      	adds	r5, #4
 8007a32:	e799      	b.n	8007968 <__multiply+0x7c>
 8007a34:	3e01      	subs	r6, #1
 8007a36:	e79b      	b.n	8007970 <__multiply+0x84>
 8007a38:	080086b4 	.word	0x080086b4
 8007a3c:	080086c5 	.word	0x080086c5

08007a40 <__pow5mult>:
 8007a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a44:	4615      	mov	r5, r2
 8007a46:	f012 0203 	ands.w	r2, r2, #3
 8007a4a:	4606      	mov	r6, r0
 8007a4c:	460f      	mov	r7, r1
 8007a4e:	d007      	beq.n	8007a60 <__pow5mult+0x20>
 8007a50:	4c25      	ldr	r4, [pc, #148]	; (8007ae8 <__pow5mult+0xa8>)
 8007a52:	3a01      	subs	r2, #1
 8007a54:	2300      	movs	r3, #0
 8007a56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a5a:	f7ff fe9d 	bl	8007798 <__multadd>
 8007a5e:	4607      	mov	r7, r0
 8007a60:	10ad      	asrs	r5, r5, #2
 8007a62:	d03d      	beq.n	8007ae0 <__pow5mult+0xa0>
 8007a64:	69f4      	ldr	r4, [r6, #28]
 8007a66:	b97c      	cbnz	r4, 8007a88 <__pow5mult+0x48>
 8007a68:	2010      	movs	r0, #16
 8007a6a:	f7ff fd7f 	bl	800756c <malloc>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	61f0      	str	r0, [r6, #28]
 8007a72:	b928      	cbnz	r0, 8007a80 <__pow5mult+0x40>
 8007a74:	4b1d      	ldr	r3, [pc, #116]	; (8007aec <__pow5mult+0xac>)
 8007a76:	481e      	ldr	r0, [pc, #120]	; (8007af0 <__pow5mult+0xb0>)
 8007a78:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007a7c:	f000 fc4c 	bl	8008318 <__assert_func>
 8007a80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007a84:	6004      	str	r4, [r0, #0]
 8007a86:	60c4      	str	r4, [r0, #12]
 8007a88:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007a8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007a90:	b94c      	cbnz	r4, 8007aa6 <__pow5mult+0x66>
 8007a92:	f240 2171 	movw	r1, #625	; 0x271
 8007a96:	4630      	mov	r0, r6
 8007a98:	f7ff ff12 	bl	80078c0 <__i2b>
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007aa2:	4604      	mov	r4, r0
 8007aa4:	6003      	str	r3, [r0, #0]
 8007aa6:	f04f 0900 	mov.w	r9, #0
 8007aaa:	07eb      	lsls	r3, r5, #31
 8007aac:	d50a      	bpl.n	8007ac4 <__pow5mult+0x84>
 8007aae:	4639      	mov	r1, r7
 8007ab0:	4622      	mov	r2, r4
 8007ab2:	4630      	mov	r0, r6
 8007ab4:	f7ff ff1a 	bl	80078ec <__multiply>
 8007ab8:	4639      	mov	r1, r7
 8007aba:	4680      	mov	r8, r0
 8007abc:	4630      	mov	r0, r6
 8007abe:	f7ff fe49 	bl	8007754 <_Bfree>
 8007ac2:	4647      	mov	r7, r8
 8007ac4:	106d      	asrs	r5, r5, #1
 8007ac6:	d00b      	beq.n	8007ae0 <__pow5mult+0xa0>
 8007ac8:	6820      	ldr	r0, [r4, #0]
 8007aca:	b938      	cbnz	r0, 8007adc <__pow5mult+0x9c>
 8007acc:	4622      	mov	r2, r4
 8007ace:	4621      	mov	r1, r4
 8007ad0:	4630      	mov	r0, r6
 8007ad2:	f7ff ff0b 	bl	80078ec <__multiply>
 8007ad6:	6020      	str	r0, [r4, #0]
 8007ad8:	f8c0 9000 	str.w	r9, [r0]
 8007adc:	4604      	mov	r4, r0
 8007ade:	e7e4      	b.n	8007aaa <__pow5mult+0x6a>
 8007ae0:	4638      	mov	r0, r7
 8007ae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ae6:	bf00      	nop
 8007ae8:	08008810 	.word	0x08008810
 8007aec:	08008645 	.word	0x08008645
 8007af0:	080086c5 	.word	0x080086c5

08007af4 <__lshift>:
 8007af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007af8:	460c      	mov	r4, r1
 8007afa:	6849      	ldr	r1, [r1, #4]
 8007afc:	6923      	ldr	r3, [r4, #16]
 8007afe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b02:	68a3      	ldr	r3, [r4, #8]
 8007b04:	4607      	mov	r7, r0
 8007b06:	4691      	mov	r9, r2
 8007b08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b0c:	f108 0601 	add.w	r6, r8, #1
 8007b10:	42b3      	cmp	r3, r6
 8007b12:	db0b      	blt.n	8007b2c <__lshift+0x38>
 8007b14:	4638      	mov	r0, r7
 8007b16:	f7ff fddd 	bl	80076d4 <_Balloc>
 8007b1a:	4605      	mov	r5, r0
 8007b1c:	b948      	cbnz	r0, 8007b32 <__lshift+0x3e>
 8007b1e:	4602      	mov	r2, r0
 8007b20:	4b28      	ldr	r3, [pc, #160]	; (8007bc4 <__lshift+0xd0>)
 8007b22:	4829      	ldr	r0, [pc, #164]	; (8007bc8 <__lshift+0xd4>)
 8007b24:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007b28:	f000 fbf6 	bl	8008318 <__assert_func>
 8007b2c:	3101      	adds	r1, #1
 8007b2e:	005b      	lsls	r3, r3, #1
 8007b30:	e7ee      	b.n	8007b10 <__lshift+0x1c>
 8007b32:	2300      	movs	r3, #0
 8007b34:	f100 0114 	add.w	r1, r0, #20
 8007b38:	f100 0210 	add.w	r2, r0, #16
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	4553      	cmp	r3, sl
 8007b40:	db33      	blt.n	8007baa <__lshift+0xb6>
 8007b42:	6920      	ldr	r0, [r4, #16]
 8007b44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b48:	f104 0314 	add.w	r3, r4, #20
 8007b4c:	f019 091f 	ands.w	r9, r9, #31
 8007b50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007b54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007b58:	d02b      	beq.n	8007bb2 <__lshift+0xbe>
 8007b5a:	f1c9 0e20 	rsb	lr, r9, #32
 8007b5e:	468a      	mov	sl, r1
 8007b60:	2200      	movs	r2, #0
 8007b62:	6818      	ldr	r0, [r3, #0]
 8007b64:	fa00 f009 	lsl.w	r0, r0, r9
 8007b68:	4310      	orrs	r0, r2
 8007b6a:	f84a 0b04 	str.w	r0, [sl], #4
 8007b6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b72:	459c      	cmp	ip, r3
 8007b74:	fa22 f20e 	lsr.w	r2, r2, lr
 8007b78:	d8f3      	bhi.n	8007b62 <__lshift+0x6e>
 8007b7a:	ebac 0304 	sub.w	r3, ip, r4
 8007b7e:	3b15      	subs	r3, #21
 8007b80:	f023 0303 	bic.w	r3, r3, #3
 8007b84:	3304      	adds	r3, #4
 8007b86:	f104 0015 	add.w	r0, r4, #21
 8007b8a:	4584      	cmp	ip, r0
 8007b8c:	bf38      	it	cc
 8007b8e:	2304      	movcc	r3, #4
 8007b90:	50ca      	str	r2, [r1, r3]
 8007b92:	b10a      	cbz	r2, 8007b98 <__lshift+0xa4>
 8007b94:	f108 0602 	add.w	r6, r8, #2
 8007b98:	3e01      	subs	r6, #1
 8007b9a:	4638      	mov	r0, r7
 8007b9c:	612e      	str	r6, [r5, #16]
 8007b9e:	4621      	mov	r1, r4
 8007ba0:	f7ff fdd8 	bl	8007754 <_Bfree>
 8007ba4:	4628      	mov	r0, r5
 8007ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007baa:	f842 0f04 	str.w	r0, [r2, #4]!
 8007bae:	3301      	adds	r3, #1
 8007bb0:	e7c5      	b.n	8007b3e <__lshift+0x4a>
 8007bb2:	3904      	subs	r1, #4
 8007bb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bb8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007bbc:	459c      	cmp	ip, r3
 8007bbe:	d8f9      	bhi.n	8007bb4 <__lshift+0xc0>
 8007bc0:	e7ea      	b.n	8007b98 <__lshift+0xa4>
 8007bc2:	bf00      	nop
 8007bc4:	080086b4 	.word	0x080086b4
 8007bc8:	080086c5 	.word	0x080086c5

08007bcc <__mcmp>:
 8007bcc:	b530      	push	{r4, r5, lr}
 8007bce:	6902      	ldr	r2, [r0, #16]
 8007bd0:	690c      	ldr	r4, [r1, #16]
 8007bd2:	1b12      	subs	r2, r2, r4
 8007bd4:	d10e      	bne.n	8007bf4 <__mcmp+0x28>
 8007bd6:	f100 0314 	add.w	r3, r0, #20
 8007bda:	3114      	adds	r1, #20
 8007bdc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007be0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007be4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007be8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007bec:	42a5      	cmp	r5, r4
 8007bee:	d003      	beq.n	8007bf8 <__mcmp+0x2c>
 8007bf0:	d305      	bcc.n	8007bfe <__mcmp+0x32>
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	4610      	mov	r0, r2
 8007bf6:	bd30      	pop	{r4, r5, pc}
 8007bf8:	4283      	cmp	r3, r0
 8007bfa:	d3f3      	bcc.n	8007be4 <__mcmp+0x18>
 8007bfc:	e7fa      	b.n	8007bf4 <__mcmp+0x28>
 8007bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8007c02:	e7f7      	b.n	8007bf4 <__mcmp+0x28>

08007c04 <__mdiff>:
 8007c04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c08:	460c      	mov	r4, r1
 8007c0a:	4606      	mov	r6, r0
 8007c0c:	4611      	mov	r1, r2
 8007c0e:	4620      	mov	r0, r4
 8007c10:	4690      	mov	r8, r2
 8007c12:	f7ff ffdb 	bl	8007bcc <__mcmp>
 8007c16:	1e05      	subs	r5, r0, #0
 8007c18:	d110      	bne.n	8007c3c <__mdiff+0x38>
 8007c1a:	4629      	mov	r1, r5
 8007c1c:	4630      	mov	r0, r6
 8007c1e:	f7ff fd59 	bl	80076d4 <_Balloc>
 8007c22:	b930      	cbnz	r0, 8007c32 <__mdiff+0x2e>
 8007c24:	4b3a      	ldr	r3, [pc, #232]	; (8007d10 <__mdiff+0x10c>)
 8007c26:	4602      	mov	r2, r0
 8007c28:	f240 2137 	movw	r1, #567	; 0x237
 8007c2c:	4839      	ldr	r0, [pc, #228]	; (8007d14 <__mdiff+0x110>)
 8007c2e:	f000 fb73 	bl	8008318 <__assert_func>
 8007c32:	2301      	movs	r3, #1
 8007c34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c38:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c3c:	bfa4      	itt	ge
 8007c3e:	4643      	movge	r3, r8
 8007c40:	46a0      	movge	r8, r4
 8007c42:	4630      	mov	r0, r6
 8007c44:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007c48:	bfa6      	itte	ge
 8007c4a:	461c      	movge	r4, r3
 8007c4c:	2500      	movge	r5, #0
 8007c4e:	2501      	movlt	r5, #1
 8007c50:	f7ff fd40 	bl	80076d4 <_Balloc>
 8007c54:	b920      	cbnz	r0, 8007c60 <__mdiff+0x5c>
 8007c56:	4b2e      	ldr	r3, [pc, #184]	; (8007d10 <__mdiff+0x10c>)
 8007c58:	4602      	mov	r2, r0
 8007c5a:	f240 2145 	movw	r1, #581	; 0x245
 8007c5e:	e7e5      	b.n	8007c2c <__mdiff+0x28>
 8007c60:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007c64:	6926      	ldr	r6, [r4, #16]
 8007c66:	60c5      	str	r5, [r0, #12]
 8007c68:	f104 0914 	add.w	r9, r4, #20
 8007c6c:	f108 0514 	add.w	r5, r8, #20
 8007c70:	f100 0e14 	add.w	lr, r0, #20
 8007c74:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007c78:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007c7c:	f108 0210 	add.w	r2, r8, #16
 8007c80:	46f2      	mov	sl, lr
 8007c82:	2100      	movs	r1, #0
 8007c84:	f859 3b04 	ldr.w	r3, [r9], #4
 8007c88:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007c8c:	fa11 f88b 	uxtah	r8, r1, fp
 8007c90:	b299      	uxth	r1, r3
 8007c92:	0c1b      	lsrs	r3, r3, #16
 8007c94:	eba8 0801 	sub.w	r8, r8, r1
 8007c98:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007c9c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007ca0:	fa1f f888 	uxth.w	r8, r8
 8007ca4:	1419      	asrs	r1, r3, #16
 8007ca6:	454e      	cmp	r6, r9
 8007ca8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007cac:	f84a 3b04 	str.w	r3, [sl], #4
 8007cb0:	d8e8      	bhi.n	8007c84 <__mdiff+0x80>
 8007cb2:	1b33      	subs	r3, r6, r4
 8007cb4:	3b15      	subs	r3, #21
 8007cb6:	f023 0303 	bic.w	r3, r3, #3
 8007cba:	3304      	adds	r3, #4
 8007cbc:	3415      	adds	r4, #21
 8007cbe:	42a6      	cmp	r6, r4
 8007cc0:	bf38      	it	cc
 8007cc2:	2304      	movcc	r3, #4
 8007cc4:	441d      	add	r5, r3
 8007cc6:	4473      	add	r3, lr
 8007cc8:	469e      	mov	lr, r3
 8007cca:	462e      	mov	r6, r5
 8007ccc:	4566      	cmp	r6, ip
 8007cce:	d30e      	bcc.n	8007cee <__mdiff+0xea>
 8007cd0:	f10c 0203 	add.w	r2, ip, #3
 8007cd4:	1b52      	subs	r2, r2, r5
 8007cd6:	f022 0203 	bic.w	r2, r2, #3
 8007cda:	3d03      	subs	r5, #3
 8007cdc:	45ac      	cmp	ip, r5
 8007cde:	bf38      	it	cc
 8007ce0:	2200      	movcc	r2, #0
 8007ce2:	4413      	add	r3, r2
 8007ce4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007ce8:	b17a      	cbz	r2, 8007d0a <__mdiff+0x106>
 8007cea:	6107      	str	r7, [r0, #16]
 8007cec:	e7a4      	b.n	8007c38 <__mdiff+0x34>
 8007cee:	f856 8b04 	ldr.w	r8, [r6], #4
 8007cf2:	fa11 f288 	uxtah	r2, r1, r8
 8007cf6:	1414      	asrs	r4, r2, #16
 8007cf8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007cfc:	b292      	uxth	r2, r2
 8007cfe:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007d02:	f84e 2b04 	str.w	r2, [lr], #4
 8007d06:	1421      	asrs	r1, r4, #16
 8007d08:	e7e0      	b.n	8007ccc <__mdiff+0xc8>
 8007d0a:	3f01      	subs	r7, #1
 8007d0c:	e7ea      	b.n	8007ce4 <__mdiff+0xe0>
 8007d0e:	bf00      	nop
 8007d10:	080086b4 	.word	0x080086b4
 8007d14:	080086c5 	.word	0x080086c5

08007d18 <__d2b>:
 8007d18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d1c:	460f      	mov	r7, r1
 8007d1e:	2101      	movs	r1, #1
 8007d20:	ec59 8b10 	vmov	r8, r9, d0
 8007d24:	4616      	mov	r6, r2
 8007d26:	f7ff fcd5 	bl	80076d4 <_Balloc>
 8007d2a:	4604      	mov	r4, r0
 8007d2c:	b930      	cbnz	r0, 8007d3c <__d2b+0x24>
 8007d2e:	4602      	mov	r2, r0
 8007d30:	4b24      	ldr	r3, [pc, #144]	; (8007dc4 <__d2b+0xac>)
 8007d32:	4825      	ldr	r0, [pc, #148]	; (8007dc8 <__d2b+0xb0>)
 8007d34:	f240 310f 	movw	r1, #783	; 0x30f
 8007d38:	f000 faee 	bl	8008318 <__assert_func>
 8007d3c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d44:	bb2d      	cbnz	r5, 8007d92 <__d2b+0x7a>
 8007d46:	9301      	str	r3, [sp, #4]
 8007d48:	f1b8 0300 	subs.w	r3, r8, #0
 8007d4c:	d026      	beq.n	8007d9c <__d2b+0x84>
 8007d4e:	4668      	mov	r0, sp
 8007d50:	9300      	str	r3, [sp, #0]
 8007d52:	f7ff fd87 	bl	8007864 <__lo0bits>
 8007d56:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007d5a:	b1e8      	cbz	r0, 8007d98 <__d2b+0x80>
 8007d5c:	f1c0 0320 	rsb	r3, r0, #32
 8007d60:	fa02 f303 	lsl.w	r3, r2, r3
 8007d64:	430b      	orrs	r3, r1
 8007d66:	40c2      	lsrs	r2, r0
 8007d68:	6163      	str	r3, [r4, #20]
 8007d6a:	9201      	str	r2, [sp, #4]
 8007d6c:	9b01      	ldr	r3, [sp, #4]
 8007d6e:	61a3      	str	r3, [r4, #24]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	bf14      	ite	ne
 8007d74:	2202      	movne	r2, #2
 8007d76:	2201      	moveq	r2, #1
 8007d78:	6122      	str	r2, [r4, #16]
 8007d7a:	b1bd      	cbz	r5, 8007dac <__d2b+0x94>
 8007d7c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007d80:	4405      	add	r5, r0
 8007d82:	603d      	str	r5, [r7, #0]
 8007d84:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007d88:	6030      	str	r0, [r6, #0]
 8007d8a:	4620      	mov	r0, r4
 8007d8c:	b003      	add	sp, #12
 8007d8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d96:	e7d6      	b.n	8007d46 <__d2b+0x2e>
 8007d98:	6161      	str	r1, [r4, #20]
 8007d9a:	e7e7      	b.n	8007d6c <__d2b+0x54>
 8007d9c:	a801      	add	r0, sp, #4
 8007d9e:	f7ff fd61 	bl	8007864 <__lo0bits>
 8007da2:	9b01      	ldr	r3, [sp, #4]
 8007da4:	6163      	str	r3, [r4, #20]
 8007da6:	3020      	adds	r0, #32
 8007da8:	2201      	movs	r2, #1
 8007daa:	e7e5      	b.n	8007d78 <__d2b+0x60>
 8007dac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007db0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007db4:	6038      	str	r0, [r7, #0]
 8007db6:	6918      	ldr	r0, [r3, #16]
 8007db8:	f7ff fd34 	bl	8007824 <__hi0bits>
 8007dbc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007dc0:	e7e2      	b.n	8007d88 <__d2b+0x70>
 8007dc2:	bf00      	nop
 8007dc4:	080086b4 	.word	0x080086b4
 8007dc8:	080086c5 	.word	0x080086c5

08007dcc <__sfputc_r>:
 8007dcc:	6893      	ldr	r3, [r2, #8]
 8007dce:	3b01      	subs	r3, #1
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	b410      	push	{r4}
 8007dd4:	6093      	str	r3, [r2, #8]
 8007dd6:	da08      	bge.n	8007dea <__sfputc_r+0x1e>
 8007dd8:	6994      	ldr	r4, [r2, #24]
 8007dda:	42a3      	cmp	r3, r4
 8007ddc:	db01      	blt.n	8007de2 <__sfputc_r+0x16>
 8007dde:	290a      	cmp	r1, #10
 8007de0:	d103      	bne.n	8007dea <__sfputc_r+0x1e>
 8007de2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007de6:	f000 b9e3 	b.w	80081b0 <__swbuf_r>
 8007dea:	6813      	ldr	r3, [r2, #0]
 8007dec:	1c58      	adds	r0, r3, #1
 8007dee:	6010      	str	r0, [r2, #0]
 8007df0:	7019      	strb	r1, [r3, #0]
 8007df2:	4608      	mov	r0, r1
 8007df4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007df8:	4770      	bx	lr

08007dfa <__sfputs_r>:
 8007dfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dfc:	4606      	mov	r6, r0
 8007dfe:	460f      	mov	r7, r1
 8007e00:	4614      	mov	r4, r2
 8007e02:	18d5      	adds	r5, r2, r3
 8007e04:	42ac      	cmp	r4, r5
 8007e06:	d101      	bne.n	8007e0c <__sfputs_r+0x12>
 8007e08:	2000      	movs	r0, #0
 8007e0a:	e007      	b.n	8007e1c <__sfputs_r+0x22>
 8007e0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e10:	463a      	mov	r2, r7
 8007e12:	4630      	mov	r0, r6
 8007e14:	f7ff ffda 	bl	8007dcc <__sfputc_r>
 8007e18:	1c43      	adds	r3, r0, #1
 8007e1a:	d1f3      	bne.n	8007e04 <__sfputs_r+0xa>
 8007e1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007e20 <_vfiprintf_r>:
 8007e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e24:	460d      	mov	r5, r1
 8007e26:	b09d      	sub	sp, #116	; 0x74
 8007e28:	4614      	mov	r4, r2
 8007e2a:	4698      	mov	r8, r3
 8007e2c:	4606      	mov	r6, r0
 8007e2e:	b118      	cbz	r0, 8007e38 <_vfiprintf_r+0x18>
 8007e30:	6a03      	ldr	r3, [r0, #32]
 8007e32:	b90b      	cbnz	r3, 8007e38 <_vfiprintf_r+0x18>
 8007e34:	f7fe fbc6 	bl	80065c4 <__sinit>
 8007e38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e3a:	07d9      	lsls	r1, r3, #31
 8007e3c:	d405      	bmi.n	8007e4a <_vfiprintf_r+0x2a>
 8007e3e:	89ab      	ldrh	r3, [r5, #12]
 8007e40:	059a      	lsls	r2, r3, #22
 8007e42:	d402      	bmi.n	8007e4a <_vfiprintf_r+0x2a>
 8007e44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e46:	f7fe fcc6 	bl	80067d6 <__retarget_lock_acquire_recursive>
 8007e4a:	89ab      	ldrh	r3, [r5, #12]
 8007e4c:	071b      	lsls	r3, r3, #28
 8007e4e:	d501      	bpl.n	8007e54 <_vfiprintf_r+0x34>
 8007e50:	692b      	ldr	r3, [r5, #16]
 8007e52:	b99b      	cbnz	r3, 8007e7c <_vfiprintf_r+0x5c>
 8007e54:	4629      	mov	r1, r5
 8007e56:	4630      	mov	r0, r6
 8007e58:	f000 f9e8 	bl	800822c <__swsetup_r>
 8007e5c:	b170      	cbz	r0, 8007e7c <_vfiprintf_r+0x5c>
 8007e5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e60:	07dc      	lsls	r4, r3, #31
 8007e62:	d504      	bpl.n	8007e6e <_vfiprintf_r+0x4e>
 8007e64:	f04f 30ff 	mov.w	r0, #4294967295
 8007e68:	b01d      	add	sp, #116	; 0x74
 8007e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e6e:	89ab      	ldrh	r3, [r5, #12]
 8007e70:	0598      	lsls	r0, r3, #22
 8007e72:	d4f7      	bmi.n	8007e64 <_vfiprintf_r+0x44>
 8007e74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e76:	f7fe fcaf 	bl	80067d8 <__retarget_lock_release_recursive>
 8007e7a:	e7f3      	b.n	8007e64 <_vfiprintf_r+0x44>
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	9309      	str	r3, [sp, #36]	; 0x24
 8007e80:	2320      	movs	r3, #32
 8007e82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e86:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e8a:	2330      	movs	r3, #48	; 0x30
 8007e8c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008040 <_vfiprintf_r+0x220>
 8007e90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e94:	f04f 0901 	mov.w	r9, #1
 8007e98:	4623      	mov	r3, r4
 8007e9a:	469a      	mov	sl, r3
 8007e9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ea0:	b10a      	cbz	r2, 8007ea6 <_vfiprintf_r+0x86>
 8007ea2:	2a25      	cmp	r2, #37	; 0x25
 8007ea4:	d1f9      	bne.n	8007e9a <_vfiprintf_r+0x7a>
 8007ea6:	ebba 0b04 	subs.w	fp, sl, r4
 8007eaa:	d00b      	beq.n	8007ec4 <_vfiprintf_r+0xa4>
 8007eac:	465b      	mov	r3, fp
 8007eae:	4622      	mov	r2, r4
 8007eb0:	4629      	mov	r1, r5
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	f7ff ffa1 	bl	8007dfa <__sfputs_r>
 8007eb8:	3001      	adds	r0, #1
 8007eba:	f000 80a9 	beq.w	8008010 <_vfiprintf_r+0x1f0>
 8007ebe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ec0:	445a      	add	r2, fp
 8007ec2:	9209      	str	r2, [sp, #36]	; 0x24
 8007ec4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	f000 80a1 	beq.w	8008010 <_vfiprintf_r+0x1f0>
 8007ece:	2300      	movs	r3, #0
 8007ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ed4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ed8:	f10a 0a01 	add.w	sl, sl, #1
 8007edc:	9304      	str	r3, [sp, #16]
 8007ede:	9307      	str	r3, [sp, #28]
 8007ee0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ee4:	931a      	str	r3, [sp, #104]	; 0x68
 8007ee6:	4654      	mov	r4, sl
 8007ee8:	2205      	movs	r2, #5
 8007eea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eee:	4854      	ldr	r0, [pc, #336]	; (8008040 <_vfiprintf_r+0x220>)
 8007ef0:	f7f8 f96e 	bl	80001d0 <memchr>
 8007ef4:	9a04      	ldr	r2, [sp, #16]
 8007ef6:	b9d8      	cbnz	r0, 8007f30 <_vfiprintf_r+0x110>
 8007ef8:	06d1      	lsls	r1, r2, #27
 8007efa:	bf44      	itt	mi
 8007efc:	2320      	movmi	r3, #32
 8007efe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f02:	0713      	lsls	r3, r2, #28
 8007f04:	bf44      	itt	mi
 8007f06:	232b      	movmi	r3, #43	; 0x2b
 8007f08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f0c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f10:	2b2a      	cmp	r3, #42	; 0x2a
 8007f12:	d015      	beq.n	8007f40 <_vfiprintf_r+0x120>
 8007f14:	9a07      	ldr	r2, [sp, #28]
 8007f16:	4654      	mov	r4, sl
 8007f18:	2000      	movs	r0, #0
 8007f1a:	f04f 0c0a 	mov.w	ip, #10
 8007f1e:	4621      	mov	r1, r4
 8007f20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f24:	3b30      	subs	r3, #48	; 0x30
 8007f26:	2b09      	cmp	r3, #9
 8007f28:	d94d      	bls.n	8007fc6 <_vfiprintf_r+0x1a6>
 8007f2a:	b1b0      	cbz	r0, 8007f5a <_vfiprintf_r+0x13a>
 8007f2c:	9207      	str	r2, [sp, #28]
 8007f2e:	e014      	b.n	8007f5a <_vfiprintf_r+0x13a>
 8007f30:	eba0 0308 	sub.w	r3, r0, r8
 8007f34:	fa09 f303 	lsl.w	r3, r9, r3
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	9304      	str	r3, [sp, #16]
 8007f3c:	46a2      	mov	sl, r4
 8007f3e:	e7d2      	b.n	8007ee6 <_vfiprintf_r+0xc6>
 8007f40:	9b03      	ldr	r3, [sp, #12]
 8007f42:	1d19      	adds	r1, r3, #4
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	9103      	str	r1, [sp, #12]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	bfbb      	ittet	lt
 8007f4c:	425b      	neglt	r3, r3
 8007f4e:	f042 0202 	orrlt.w	r2, r2, #2
 8007f52:	9307      	strge	r3, [sp, #28]
 8007f54:	9307      	strlt	r3, [sp, #28]
 8007f56:	bfb8      	it	lt
 8007f58:	9204      	strlt	r2, [sp, #16]
 8007f5a:	7823      	ldrb	r3, [r4, #0]
 8007f5c:	2b2e      	cmp	r3, #46	; 0x2e
 8007f5e:	d10c      	bne.n	8007f7a <_vfiprintf_r+0x15a>
 8007f60:	7863      	ldrb	r3, [r4, #1]
 8007f62:	2b2a      	cmp	r3, #42	; 0x2a
 8007f64:	d134      	bne.n	8007fd0 <_vfiprintf_r+0x1b0>
 8007f66:	9b03      	ldr	r3, [sp, #12]
 8007f68:	1d1a      	adds	r2, r3, #4
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	9203      	str	r2, [sp, #12]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	bfb8      	it	lt
 8007f72:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f76:	3402      	adds	r4, #2
 8007f78:	9305      	str	r3, [sp, #20]
 8007f7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008050 <_vfiprintf_r+0x230>
 8007f7e:	7821      	ldrb	r1, [r4, #0]
 8007f80:	2203      	movs	r2, #3
 8007f82:	4650      	mov	r0, sl
 8007f84:	f7f8 f924 	bl	80001d0 <memchr>
 8007f88:	b138      	cbz	r0, 8007f9a <_vfiprintf_r+0x17a>
 8007f8a:	9b04      	ldr	r3, [sp, #16]
 8007f8c:	eba0 000a 	sub.w	r0, r0, sl
 8007f90:	2240      	movs	r2, #64	; 0x40
 8007f92:	4082      	lsls	r2, r0
 8007f94:	4313      	orrs	r3, r2
 8007f96:	3401      	adds	r4, #1
 8007f98:	9304      	str	r3, [sp, #16]
 8007f9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f9e:	4829      	ldr	r0, [pc, #164]	; (8008044 <_vfiprintf_r+0x224>)
 8007fa0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007fa4:	2206      	movs	r2, #6
 8007fa6:	f7f8 f913 	bl	80001d0 <memchr>
 8007faa:	2800      	cmp	r0, #0
 8007fac:	d03f      	beq.n	800802e <_vfiprintf_r+0x20e>
 8007fae:	4b26      	ldr	r3, [pc, #152]	; (8008048 <_vfiprintf_r+0x228>)
 8007fb0:	bb1b      	cbnz	r3, 8007ffa <_vfiprintf_r+0x1da>
 8007fb2:	9b03      	ldr	r3, [sp, #12]
 8007fb4:	3307      	adds	r3, #7
 8007fb6:	f023 0307 	bic.w	r3, r3, #7
 8007fba:	3308      	adds	r3, #8
 8007fbc:	9303      	str	r3, [sp, #12]
 8007fbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fc0:	443b      	add	r3, r7
 8007fc2:	9309      	str	r3, [sp, #36]	; 0x24
 8007fc4:	e768      	b.n	8007e98 <_vfiprintf_r+0x78>
 8007fc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fca:	460c      	mov	r4, r1
 8007fcc:	2001      	movs	r0, #1
 8007fce:	e7a6      	b.n	8007f1e <_vfiprintf_r+0xfe>
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	3401      	adds	r4, #1
 8007fd4:	9305      	str	r3, [sp, #20]
 8007fd6:	4619      	mov	r1, r3
 8007fd8:	f04f 0c0a 	mov.w	ip, #10
 8007fdc:	4620      	mov	r0, r4
 8007fde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fe2:	3a30      	subs	r2, #48	; 0x30
 8007fe4:	2a09      	cmp	r2, #9
 8007fe6:	d903      	bls.n	8007ff0 <_vfiprintf_r+0x1d0>
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d0c6      	beq.n	8007f7a <_vfiprintf_r+0x15a>
 8007fec:	9105      	str	r1, [sp, #20]
 8007fee:	e7c4      	b.n	8007f7a <_vfiprintf_r+0x15a>
 8007ff0:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ff4:	4604      	mov	r4, r0
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e7f0      	b.n	8007fdc <_vfiprintf_r+0x1bc>
 8007ffa:	ab03      	add	r3, sp, #12
 8007ffc:	9300      	str	r3, [sp, #0]
 8007ffe:	462a      	mov	r2, r5
 8008000:	4b12      	ldr	r3, [pc, #72]	; (800804c <_vfiprintf_r+0x22c>)
 8008002:	a904      	add	r1, sp, #16
 8008004:	4630      	mov	r0, r6
 8008006:	f7fd fe8b 	bl	8005d20 <_printf_float>
 800800a:	4607      	mov	r7, r0
 800800c:	1c78      	adds	r0, r7, #1
 800800e:	d1d6      	bne.n	8007fbe <_vfiprintf_r+0x19e>
 8008010:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008012:	07d9      	lsls	r1, r3, #31
 8008014:	d405      	bmi.n	8008022 <_vfiprintf_r+0x202>
 8008016:	89ab      	ldrh	r3, [r5, #12]
 8008018:	059a      	lsls	r2, r3, #22
 800801a:	d402      	bmi.n	8008022 <_vfiprintf_r+0x202>
 800801c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800801e:	f7fe fbdb 	bl	80067d8 <__retarget_lock_release_recursive>
 8008022:	89ab      	ldrh	r3, [r5, #12]
 8008024:	065b      	lsls	r3, r3, #25
 8008026:	f53f af1d 	bmi.w	8007e64 <_vfiprintf_r+0x44>
 800802a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800802c:	e71c      	b.n	8007e68 <_vfiprintf_r+0x48>
 800802e:	ab03      	add	r3, sp, #12
 8008030:	9300      	str	r3, [sp, #0]
 8008032:	462a      	mov	r2, r5
 8008034:	4b05      	ldr	r3, [pc, #20]	; (800804c <_vfiprintf_r+0x22c>)
 8008036:	a904      	add	r1, sp, #16
 8008038:	4630      	mov	r0, r6
 800803a:	f7fe f915 	bl	8006268 <_printf_i>
 800803e:	e7e4      	b.n	800800a <_vfiprintf_r+0x1ea>
 8008040:	0800881c 	.word	0x0800881c
 8008044:	08008826 	.word	0x08008826
 8008048:	08005d21 	.word	0x08005d21
 800804c:	08007dfb 	.word	0x08007dfb
 8008050:	08008822 	.word	0x08008822

08008054 <__sflush_r>:
 8008054:	898a      	ldrh	r2, [r1, #12]
 8008056:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800805a:	4605      	mov	r5, r0
 800805c:	0710      	lsls	r0, r2, #28
 800805e:	460c      	mov	r4, r1
 8008060:	d458      	bmi.n	8008114 <__sflush_r+0xc0>
 8008062:	684b      	ldr	r3, [r1, #4]
 8008064:	2b00      	cmp	r3, #0
 8008066:	dc05      	bgt.n	8008074 <__sflush_r+0x20>
 8008068:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800806a:	2b00      	cmp	r3, #0
 800806c:	dc02      	bgt.n	8008074 <__sflush_r+0x20>
 800806e:	2000      	movs	r0, #0
 8008070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008074:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008076:	2e00      	cmp	r6, #0
 8008078:	d0f9      	beq.n	800806e <__sflush_r+0x1a>
 800807a:	2300      	movs	r3, #0
 800807c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008080:	682f      	ldr	r7, [r5, #0]
 8008082:	6a21      	ldr	r1, [r4, #32]
 8008084:	602b      	str	r3, [r5, #0]
 8008086:	d032      	beq.n	80080ee <__sflush_r+0x9a>
 8008088:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800808a:	89a3      	ldrh	r3, [r4, #12]
 800808c:	075a      	lsls	r2, r3, #29
 800808e:	d505      	bpl.n	800809c <__sflush_r+0x48>
 8008090:	6863      	ldr	r3, [r4, #4]
 8008092:	1ac0      	subs	r0, r0, r3
 8008094:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008096:	b10b      	cbz	r3, 800809c <__sflush_r+0x48>
 8008098:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800809a:	1ac0      	subs	r0, r0, r3
 800809c:	2300      	movs	r3, #0
 800809e:	4602      	mov	r2, r0
 80080a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080a2:	6a21      	ldr	r1, [r4, #32]
 80080a4:	4628      	mov	r0, r5
 80080a6:	47b0      	blx	r6
 80080a8:	1c43      	adds	r3, r0, #1
 80080aa:	89a3      	ldrh	r3, [r4, #12]
 80080ac:	d106      	bne.n	80080bc <__sflush_r+0x68>
 80080ae:	6829      	ldr	r1, [r5, #0]
 80080b0:	291d      	cmp	r1, #29
 80080b2:	d82b      	bhi.n	800810c <__sflush_r+0xb8>
 80080b4:	4a29      	ldr	r2, [pc, #164]	; (800815c <__sflush_r+0x108>)
 80080b6:	410a      	asrs	r2, r1
 80080b8:	07d6      	lsls	r6, r2, #31
 80080ba:	d427      	bmi.n	800810c <__sflush_r+0xb8>
 80080bc:	2200      	movs	r2, #0
 80080be:	6062      	str	r2, [r4, #4]
 80080c0:	04d9      	lsls	r1, r3, #19
 80080c2:	6922      	ldr	r2, [r4, #16]
 80080c4:	6022      	str	r2, [r4, #0]
 80080c6:	d504      	bpl.n	80080d2 <__sflush_r+0x7e>
 80080c8:	1c42      	adds	r2, r0, #1
 80080ca:	d101      	bne.n	80080d0 <__sflush_r+0x7c>
 80080cc:	682b      	ldr	r3, [r5, #0]
 80080ce:	b903      	cbnz	r3, 80080d2 <__sflush_r+0x7e>
 80080d0:	6560      	str	r0, [r4, #84]	; 0x54
 80080d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080d4:	602f      	str	r7, [r5, #0]
 80080d6:	2900      	cmp	r1, #0
 80080d8:	d0c9      	beq.n	800806e <__sflush_r+0x1a>
 80080da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080de:	4299      	cmp	r1, r3
 80080e0:	d002      	beq.n	80080e8 <__sflush_r+0x94>
 80080e2:	4628      	mov	r0, r5
 80080e4:	f7ff f9f6 	bl	80074d4 <_free_r>
 80080e8:	2000      	movs	r0, #0
 80080ea:	6360      	str	r0, [r4, #52]	; 0x34
 80080ec:	e7c0      	b.n	8008070 <__sflush_r+0x1c>
 80080ee:	2301      	movs	r3, #1
 80080f0:	4628      	mov	r0, r5
 80080f2:	47b0      	blx	r6
 80080f4:	1c41      	adds	r1, r0, #1
 80080f6:	d1c8      	bne.n	800808a <__sflush_r+0x36>
 80080f8:	682b      	ldr	r3, [r5, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d0c5      	beq.n	800808a <__sflush_r+0x36>
 80080fe:	2b1d      	cmp	r3, #29
 8008100:	d001      	beq.n	8008106 <__sflush_r+0xb2>
 8008102:	2b16      	cmp	r3, #22
 8008104:	d101      	bne.n	800810a <__sflush_r+0xb6>
 8008106:	602f      	str	r7, [r5, #0]
 8008108:	e7b1      	b.n	800806e <__sflush_r+0x1a>
 800810a:	89a3      	ldrh	r3, [r4, #12]
 800810c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008110:	81a3      	strh	r3, [r4, #12]
 8008112:	e7ad      	b.n	8008070 <__sflush_r+0x1c>
 8008114:	690f      	ldr	r7, [r1, #16]
 8008116:	2f00      	cmp	r7, #0
 8008118:	d0a9      	beq.n	800806e <__sflush_r+0x1a>
 800811a:	0793      	lsls	r3, r2, #30
 800811c:	680e      	ldr	r6, [r1, #0]
 800811e:	bf08      	it	eq
 8008120:	694b      	ldreq	r3, [r1, #20]
 8008122:	600f      	str	r7, [r1, #0]
 8008124:	bf18      	it	ne
 8008126:	2300      	movne	r3, #0
 8008128:	eba6 0807 	sub.w	r8, r6, r7
 800812c:	608b      	str	r3, [r1, #8]
 800812e:	f1b8 0f00 	cmp.w	r8, #0
 8008132:	dd9c      	ble.n	800806e <__sflush_r+0x1a>
 8008134:	6a21      	ldr	r1, [r4, #32]
 8008136:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008138:	4643      	mov	r3, r8
 800813a:	463a      	mov	r2, r7
 800813c:	4628      	mov	r0, r5
 800813e:	47b0      	blx	r6
 8008140:	2800      	cmp	r0, #0
 8008142:	dc06      	bgt.n	8008152 <__sflush_r+0xfe>
 8008144:	89a3      	ldrh	r3, [r4, #12]
 8008146:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800814a:	81a3      	strh	r3, [r4, #12]
 800814c:	f04f 30ff 	mov.w	r0, #4294967295
 8008150:	e78e      	b.n	8008070 <__sflush_r+0x1c>
 8008152:	4407      	add	r7, r0
 8008154:	eba8 0800 	sub.w	r8, r8, r0
 8008158:	e7e9      	b.n	800812e <__sflush_r+0xda>
 800815a:	bf00      	nop
 800815c:	dfbffffe 	.word	0xdfbffffe

08008160 <_fflush_r>:
 8008160:	b538      	push	{r3, r4, r5, lr}
 8008162:	690b      	ldr	r3, [r1, #16]
 8008164:	4605      	mov	r5, r0
 8008166:	460c      	mov	r4, r1
 8008168:	b913      	cbnz	r3, 8008170 <_fflush_r+0x10>
 800816a:	2500      	movs	r5, #0
 800816c:	4628      	mov	r0, r5
 800816e:	bd38      	pop	{r3, r4, r5, pc}
 8008170:	b118      	cbz	r0, 800817a <_fflush_r+0x1a>
 8008172:	6a03      	ldr	r3, [r0, #32]
 8008174:	b90b      	cbnz	r3, 800817a <_fflush_r+0x1a>
 8008176:	f7fe fa25 	bl	80065c4 <__sinit>
 800817a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d0f3      	beq.n	800816a <_fflush_r+0xa>
 8008182:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008184:	07d0      	lsls	r0, r2, #31
 8008186:	d404      	bmi.n	8008192 <_fflush_r+0x32>
 8008188:	0599      	lsls	r1, r3, #22
 800818a:	d402      	bmi.n	8008192 <_fflush_r+0x32>
 800818c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800818e:	f7fe fb22 	bl	80067d6 <__retarget_lock_acquire_recursive>
 8008192:	4628      	mov	r0, r5
 8008194:	4621      	mov	r1, r4
 8008196:	f7ff ff5d 	bl	8008054 <__sflush_r>
 800819a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800819c:	07da      	lsls	r2, r3, #31
 800819e:	4605      	mov	r5, r0
 80081a0:	d4e4      	bmi.n	800816c <_fflush_r+0xc>
 80081a2:	89a3      	ldrh	r3, [r4, #12]
 80081a4:	059b      	lsls	r3, r3, #22
 80081a6:	d4e1      	bmi.n	800816c <_fflush_r+0xc>
 80081a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081aa:	f7fe fb15 	bl	80067d8 <__retarget_lock_release_recursive>
 80081ae:	e7dd      	b.n	800816c <_fflush_r+0xc>

080081b0 <__swbuf_r>:
 80081b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081b2:	460e      	mov	r6, r1
 80081b4:	4614      	mov	r4, r2
 80081b6:	4605      	mov	r5, r0
 80081b8:	b118      	cbz	r0, 80081c2 <__swbuf_r+0x12>
 80081ba:	6a03      	ldr	r3, [r0, #32]
 80081bc:	b90b      	cbnz	r3, 80081c2 <__swbuf_r+0x12>
 80081be:	f7fe fa01 	bl	80065c4 <__sinit>
 80081c2:	69a3      	ldr	r3, [r4, #24]
 80081c4:	60a3      	str	r3, [r4, #8]
 80081c6:	89a3      	ldrh	r3, [r4, #12]
 80081c8:	071a      	lsls	r2, r3, #28
 80081ca:	d525      	bpl.n	8008218 <__swbuf_r+0x68>
 80081cc:	6923      	ldr	r3, [r4, #16]
 80081ce:	b31b      	cbz	r3, 8008218 <__swbuf_r+0x68>
 80081d0:	6823      	ldr	r3, [r4, #0]
 80081d2:	6922      	ldr	r2, [r4, #16]
 80081d4:	1a98      	subs	r0, r3, r2
 80081d6:	6963      	ldr	r3, [r4, #20]
 80081d8:	b2f6      	uxtb	r6, r6
 80081da:	4283      	cmp	r3, r0
 80081dc:	4637      	mov	r7, r6
 80081de:	dc04      	bgt.n	80081ea <__swbuf_r+0x3a>
 80081e0:	4621      	mov	r1, r4
 80081e2:	4628      	mov	r0, r5
 80081e4:	f7ff ffbc 	bl	8008160 <_fflush_r>
 80081e8:	b9e0      	cbnz	r0, 8008224 <__swbuf_r+0x74>
 80081ea:	68a3      	ldr	r3, [r4, #8]
 80081ec:	3b01      	subs	r3, #1
 80081ee:	60a3      	str	r3, [r4, #8]
 80081f0:	6823      	ldr	r3, [r4, #0]
 80081f2:	1c5a      	adds	r2, r3, #1
 80081f4:	6022      	str	r2, [r4, #0]
 80081f6:	701e      	strb	r6, [r3, #0]
 80081f8:	6962      	ldr	r2, [r4, #20]
 80081fa:	1c43      	adds	r3, r0, #1
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d004      	beq.n	800820a <__swbuf_r+0x5a>
 8008200:	89a3      	ldrh	r3, [r4, #12]
 8008202:	07db      	lsls	r3, r3, #31
 8008204:	d506      	bpl.n	8008214 <__swbuf_r+0x64>
 8008206:	2e0a      	cmp	r6, #10
 8008208:	d104      	bne.n	8008214 <__swbuf_r+0x64>
 800820a:	4621      	mov	r1, r4
 800820c:	4628      	mov	r0, r5
 800820e:	f7ff ffa7 	bl	8008160 <_fflush_r>
 8008212:	b938      	cbnz	r0, 8008224 <__swbuf_r+0x74>
 8008214:	4638      	mov	r0, r7
 8008216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008218:	4621      	mov	r1, r4
 800821a:	4628      	mov	r0, r5
 800821c:	f000 f806 	bl	800822c <__swsetup_r>
 8008220:	2800      	cmp	r0, #0
 8008222:	d0d5      	beq.n	80081d0 <__swbuf_r+0x20>
 8008224:	f04f 37ff 	mov.w	r7, #4294967295
 8008228:	e7f4      	b.n	8008214 <__swbuf_r+0x64>
	...

0800822c <__swsetup_r>:
 800822c:	b538      	push	{r3, r4, r5, lr}
 800822e:	4b2a      	ldr	r3, [pc, #168]	; (80082d8 <__swsetup_r+0xac>)
 8008230:	4605      	mov	r5, r0
 8008232:	6818      	ldr	r0, [r3, #0]
 8008234:	460c      	mov	r4, r1
 8008236:	b118      	cbz	r0, 8008240 <__swsetup_r+0x14>
 8008238:	6a03      	ldr	r3, [r0, #32]
 800823a:	b90b      	cbnz	r3, 8008240 <__swsetup_r+0x14>
 800823c:	f7fe f9c2 	bl	80065c4 <__sinit>
 8008240:	89a3      	ldrh	r3, [r4, #12]
 8008242:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008246:	0718      	lsls	r0, r3, #28
 8008248:	d422      	bmi.n	8008290 <__swsetup_r+0x64>
 800824a:	06d9      	lsls	r1, r3, #27
 800824c:	d407      	bmi.n	800825e <__swsetup_r+0x32>
 800824e:	2309      	movs	r3, #9
 8008250:	602b      	str	r3, [r5, #0]
 8008252:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008256:	81a3      	strh	r3, [r4, #12]
 8008258:	f04f 30ff 	mov.w	r0, #4294967295
 800825c:	e034      	b.n	80082c8 <__swsetup_r+0x9c>
 800825e:	0758      	lsls	r0, r3, #29
 8008260:	d512      	bpl.n	8008288 <__swsetup_r+0x5c>
 8008262:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008264:	b141      	cbz	r1, 8008278 <__swsetup_r+0x4c>
 8008266:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800826a:	4299      	cmp	r1, r3
 800826c:	d002      	beq.n	8008274 <__swsetup_r+0x48>
 800826e:	4628      	mov	r0, r5
 8008270:	f7ff f930 	bl	80074d4 <_free_r>
 8008274:	2300      	movs	r3, #0
 8008276:	6363      	str	r3, [r4, #52]	; 0x34
 8008278:	89a3      	ldrh	r3, [r4, #12]
 800827a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800827e:	81a3      	strh	r3, [r4, #12]
 8008280:	2300      	movs	r3, #0
 8008282:	6063      	str	r3, [r4, #4]
 8008284:	6923      	ldr	r3, [r4, #16]
 8008286:	6023      	str	r3, [r4, #0]
 8008288:	89a3      	ldrh	r3, [r4, #12]
 800828a:	f043 0308 	orr.w	r3, r3, #8
 800828e:	81a3      	strh	r3, [r4, #12]
 8008290:	6923      	ldr	r3, [r4, #16]
 8008292:	b94b      	cbnz	r3, 80082a8 <__swsetup_r+0x7c>
 8008294:	89a3      	ldrh	r3, [r4, #12]
 8008296:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800829a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800829e:	d003      	beq.n	80082a8 <__swsetup_r+0x7c>
 80082a0:	4621      	mov	r1, r4
 80082a2:	4628      	mov	r0, r5
 80082a4:	f000 f8c4 	bl	8008430 <__smakebuf_r>
 80082a8:	89a0      	ldrh	r0, [r4, #12]
 80082aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80082ae:	f010 0301 	ands.w	r3, r0, #1
 80082b2:	d00a      	beq.n	80082ca <__swsetup_r+0x9e>
 80082b4:	2300      	movs	r3, #0
 80082b6:	60a3      	str	r3, [r4, #8]
 80082b8:	6963      	ldr	r3, [r4, #20]
 80082ba:	425b      	negs	r3, r3
 80082bc:	61a3      	str	r3, [r4, #24]
 80082be:	6923      	ldr	r3, [r4, #16]
 80082c0:	b943      	cbnz	r3, 80082d4 <__swsetup_r+0xa8>
 80082c2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80082c6:	d1c4      	bne.n	8008252 <__swsetup_r+0x26>
 80082c8:	bd38      	pop	{r3, r4, r5, pc}
 80082ca:	0781      	lsls	r1, r0, #30
 80082cc:	bf58      	it	pl
 80082ce:	6963      	ldrpl	r3, [r4, #20]
 80082d0:	60a3      	str	r3, [r4, #8]
 80082d2:	e7f4      	b.n	80082be <__swsetup_r+0x92>
 80082d4:	2000      	movs	r0, #0
 80082d6:	e7f7      	b.n	80082c8 <__swsetup_r+0x9c>
 80082d8:	20000064 	.word	0x20000064

080082dc <_sbrk_r>:
 80082dc:	b538      	push	{r3, r4, r5, lr}
 80082de:	4d06      	ldr	r5, [pc, #24]	; (80082f8 <_sbrk_r+0x1c>)
 80082e0:	2300      	movs	r3, #0
 80082e2:	4604      	mov	r4, r0
 80082e4:	4608      	mov	r0, r1
 80082e6:	602b      	str	r3, [r5, #0]
 80082e8:	f7f9 f936 	bl	8001558 <_sbrk>
 80082ec:	1c43      	adds	r3, r0, #1
 80082ee:	d102      	bne.n	80082f6 <_sbrk_r+0x1a>
 80082f0:	682b      	ldr	r3, [r5, #0]
 80082f2:	b103      	cbz	r3, 80082f6 <_sbrk_r+0x1a>
 80082f4:	6023      	str	r3, [r4, #0]
 80082f6:	bd38      	pop	{r3, r4, r5, pc}
 80082f8:	200004c4 	.word	0x200004c4

080082fc <memcpy>:
 80082fc:	440a      	add	r2, r1
 80082fe:	4291      	cmp	r1, r2
 8008300:	f100 33ff 	add.w	r3, r0, #4294967295
 8008304:	d100      	bne.n	8008308 <memcpy+0xc>
 8008306:	4770      	bx	lr
 8008308:	b510      	push	{r4, lr}
 800830a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800830e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008312:	4291      	cmp	r1, r2
 8008314:	d1f9      	bne.n	800830a <memcpy+0xe>
 8008316:	bd10      	pop	{r4, pc}

08008318 <__assert_func>:
 8008318:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800831a:	4614      	mov	r4, r2
 800831c:	461a      	mov	r2, r3
 800831e:	4b09      	ldr	r3, [pc, #36]	; (8008344 <__assert_func+0x2c>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4605      	mov	r5, r0
 8008324:	68d8      	ldr	r0, [r3, #12]
 8008326:	b14c      	cbz	r4, 800833c <__assert_func+0x24>
 8008328:	4b07      	ldr	r3, [pc, #28]	; (8008348 <__assert_func+0x30>)
 800832a:	9100      	str	r1, [sp, #0]
 800832c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008330:	4906      	ldr	r1, [pc, #24]	; (800834c <__assert_func+0x34>)
 8008332:	462b      	mov	r3, r5
 8008334:	f000 f844 	bl	80083c0 <fiprintf>
 8008338:	f000 f8d8 	bl	80084ec <abort>
 800833c:	4b04      	ldr	r3, [pc, #16]	; (8008350 <__assert_func+0x38>)
 800833e:	461c      	mov	r4, r3
 8008340:	e7f3      	b.n	800832a <__assert_func+0x12>
 8008342:	bf00      	nop
 8008344:	20000064 	.word	0x20000064
 8008348:	08008837 	.word	0x08008837
 800834c:	08008844 	.word	0x08008844
 8008350:	08008872 	.word	0x08008872

08008354 <_calloc_r>:
 8008354:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008356:	fba1 2402 	umull	r2, r4, r1, r2
 800835a:	b94c      	cbnz	r4, 8008370 <_calloc_r+0x1c>
 800835c:	4611      	mov	r1, r2
 800835e:	9201      	str	r2, [sp, #4]
 8008360:	f7ff f92c 	bl	80075bc <_malloc_r>
 8008364:	9a01      	ldr	r2, [sp, #4]
 8008366:	4605      	mov	r5, r0
 8008368:	b930      	cbnz	r0, 8008378 <_calloc_r+0x24>
 800836a:	4628      	mov	r0, r5
 800836c:	b003      	add	sp, #12
 800836e:	bd30      	pop	{r4, r5, pc}
 8008370:	220c      	movs	r2, #12
 8008372:	6002      	str	r2, [r0, #0]
 8008374:	2500      	movs	r5, #0
 8008376:	e7f8      	b.n	800836a <_calloc_r+0x16>
 8008378:	4621      	mov	r1, r4
 800837a:	f7fe f9ae 	bl	80066da <memset>
 800837e:	e7f4      	b.n	800836a <_calloc_r+0x16>

08008380 <__ascii_mbtowc>:
 8008380:	b082      	sub	sp, #8
 8008382:	b901      	cbnz	r1, 8008386 <__ascii_mbtowc+0x6>
 8008384:	a901      	add	r1, sp, #4
 8008386:	b142      	cbz	r2, 800839a <__ascii_mbtowc+0x1a>
 8008388:	b14b      	cbz	r3, 800839e <__ascii_mbtowc+0x1e>
 800838a:	7813      	ldrb	r3, [r2, #0]
 800838c:	600b      	str	r3, [r1, #0]
 800838e:	7812      	ldrb	r2, [r2, #0]
 8008390:	1e10      	subs	r0, r2, #0
 8008392:	bf18      	it	ne
 8008394:	2001      	movne	r0, #1
 8008396:	b002      	add	sp, #8
 8008398:	4770      	bx	lr
 800839a:	4610      	mov	r0, r2
 800839c:	e7fb      	b.n	8008396 <__ascii_mbtowc+0x16>
 800839e:	f06f 0001 	mvn.w	r0, #1
 80083a2:	e7f8      	b.n	8008396 <__ascii_mbtowc+0x16>

080083a4 <__ascii_wctomb>:
 80083a4:	b149      	cbz	r1, 80083ba <__ascii_wctomb+0x16>
 80083a6:	2aff      	cmp	r2, #255	; 0xff
 80083a8:	bf85      	ittet	hi
 80083aa:	238a      	movhi	r3, #138	; 0x8a
 80083ac:	6003      	strhi	r3, [r0, #0]
 80083ae:	700a      	strbls	r2, [r1, #0]
 80083b0:	f04f 30ff 	movhi.w	r0, #4294967295
 80083b4:	bf98      	it	ls
 80083b6:	2001      	movls	r0, #1
 80083b8:	4770      	bx	lr
 80083ba:	4608      	mov	r0, r1
 80083bc:	4770      	bx	lr
	...

080083c0 <fiprintf>:
 80083c0:	b40e      	push	{r1, r2, r3}
 80083c2:	b503      	push	{r0, r1, lr}
 80083c4:	4601      	mov	r1, r0
 80083c6:	ab03      	add	r3, sp, #12
 80083c8:	4805      	ldr	r0, [pc, #20]	; (80083e0 <fiprintf+0x20>)
 80083ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80083ce:	6800      	ldr	r0, [r0, #0]
 80083d0:	9301      	str	r3, [sp, #4]
 80083d2:	f7ff fd25 	bl	8007e20 <_vfiprintf_r>
 80083d6:	b002      	add	sp, #8
 80083d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80083dc:	b003      	add	sp, #12
 80083de:	4770      	bx	lr
 80083e0:	20000064 	.word	0x20000064

080083e4 <__swhatbuf_r>:
 80083e4:	b570      	push	{r4, r5, r6, lr}
 80083e6:	460c      	mov	r4, r1
 80083e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083ec:	2900      	cmp	r1, #0
 80083ee:	b096      	sub	sp, #88	; 0x58
 80083f0:	4615      	mov	r5, r2
 80083f2:	461e      	mov	r6, r3
 80083f4:	da0d      	bge.n	8008412 <__swhatbuf_r+0x2e>
 80083f6:	89a3      	ldrh	r3, [r4, #12]
 80083f8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80083fc:	f04f 0100 	mov.w	r1, #0
 8008400:	bf0c      	ite	eq
 8008402:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008406:	2340      	movne	r3, #64	; 0x40
 8008408:	2000      	movs	r0, #0
 800840a:	6031      	str	r1, [r6, #0]
 800840c:	602b      	str	r3, [r5, #0]
 800840e:	b016      	add	sp, #88	; 0x58
 8008410:	bd70      	pop	{r4, r5, r6, pc}
 8008412:	466a      	mov	r2, sp
 8008414:	f000 f848 	bl	80084a8 <_fstat_r>
 8008418:	2800      	cmp	r0, #0
 800841a:	dbec      	blt.n	80083f6 <__swhatbuf_r+0x12>
 800841c:	9901      	ldr	r1, [sp, #4]
 800841e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008422:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008426:	4259      	negs	r1, r3
 8008428:	4159      	adcs	r1, r3
 800842a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800842e:	e7eb      	b.n	8008408 <__swhatbuf_r+0x24>

08008430 <__smakebuf_r>:
 8008430:	898b      	ldrh	r3, [r1, #12]
 8008432:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008434:	079d      	lsls	r5, r3, #30
 8008436:	4606      	mov	r6, r0
 8008438:	460c      	mov	r4, r1
 800843a:	d507      	bpl.n	800844c <__smakebuf_r+0x1c>
 800843c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008440:	6023      	str	r3, [r4, #0]
 8008442:	6123      	str	r3, [r4, #16]
 8008444:	2301      	movs	r3, #1
 8008446:	6163      	str	r3, [r4, #20]
 8008448:	b002      	add	sp, #8
 800844a:	bd70      	pop	{r4, r5, r6, pc}
 800844c:	ab01      	add	r3, sp, #4
 800844e:	466a      	mov	r2, sp
 8008450:	f7ff ffc8 	bl	80083e4 <__swhatbuf_r>
 8008454:	9900      	ldr	r1, [sp, #0]
 8008456:	4605      	mov	r5, r0
 8008458:	4630      	mov	r0, r6
 800845a:	f7ff f8af 	bl	80075bc <_malloc_r>
 800845e:	b948      	cbnz	r0, 8008474 <__smakebuf_r+0x44>
 8008460:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008464:	059a      	lsls	r2, r3, #22
 8008466:	d4ef      	bmi.n	8008448 <__smakebuf_r+0x18>
 8008468:	f023 0303 	bic.w	r3, r3, #3
 800846c:	f043 0302 	orr.w	r3, r3, #2
 8008470:	81a3      	strh	r3, [r4, #12]
 8008472:	e7e3      	b.n	800843c <__smakebuf_r+0xc>
 8008474:	89a3      	ldrh	r3, [r4, #12]
 8008476:	6020      	str	r0, [r4, #0]
 8008478:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800847c:	81a3      	strh	r3, [r4, #12]
 800847e:	9b00      	ldr	r3, [sp, #0]
 8008480:	6163      	str	r3, [r4, #20]
 8008482:	9b01      	ldr	r3, [sp, #4]
 8008484:	6120      	str	r0, [r4, #16]
 8008486:	b15b      	cbz	r3, 80084a0 <__smakebuf_r+0x70>
 8008488:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800848c:	4630      	mov	r0, r6
 800848e:	f000 f81d 	bl	80084cc <_isatty_r>
 8008492:	b128      	cbz	r0, 80084a0 <__smakebuf_r+0x70>
 8008494:	89a3      	ldrh	r3, [r4, #12]
 8008496:	f023 0303 	bic.w	r3, r3, #3
 800849a:	f043 0301 	orr.w	r3, r3, #1
 800849e:	81a3      	strh	r3, [r4, #12]
 80084a0:	89a3      	ldrh	r3, [r4, #12]
 80084a2:	431d      	orrs	r5, r3
 80084a4:	81a5      	strh	r5, [r4, #12]
 80084a6:	e7cf      	b.n	8008448 <__smakebuf_r+0x18>

080084a8 <_fstat_r>:
 80084a8:	b538      	push	{r3, r4, r5, lr}
 80084aa:	4d07      	ldr	r5, [pc, #28]	; (80084c8 <_fstat_r+0x20>)
 80084ac:	2300      	movs	r3, #0
 80084ae:	4604      	mov	r4, r0
 80084b0:	4608      	mov	r0, r1
 80084b2:	4611      	mov	r1, r2
 80084b4:	602b      	str	r3, [r5, #0]
 80084b6:	f7f9 f826 	bl	8001506 <_fstat>
 80084ba:	1c43      	adds	r3, r0, #1
 80084bc:	d102      	bne.n	80084c4 <_fstat_r+0x1c>
 80084be:	682b      	ldr	r3, [r5, #0]
 80084c0:	b103      	cbz	r3, 80084c4 <_fstat_r+0x1c>
 80084c2:	6023      	str	r3, [r4, #0]
 80084c4:	bd38      	pop	{r3, r4, r5, pc}
 80084c6:	bf00      	nop
 80084c8:	200004c4 	.word	0x200004c4

080084cc <_isatty_r>:
 80084cc:	b538      	push	{r3, r4, r5, lr}
 80084ce:	4d06      	ldr	r5, [pc, #24]	; (80084e8 <_isatty_r+0x1c>)
 80084d0:	2300      	movs	r3, #0
 80084d2:	4604      	mov	r4, r0
 80084d4:	4608      	mov	r0, r1
 80084d6:	602b      	str	r3, [r5, #0]
 80084d8:	f7f9 f825 	bl	8001526 <_isatty>
 80084dc:	1c43      	adds	r3, r0, #1
 80084de:	d102      	bne.n	80084e6 <_isatty_r+0x1a>
 80084e0:	682b      	ldr	r3, [r5, #0]
 80084e2:	b103      	cbz	r3, 80084e6 <_isatty_r+0x1a>
 80084e4:	6023      	str	r3, [r4, #0]
 80084e6:	bd38      	pop	{r3, r4, r5, pc}
 80084e8:	200004c4 	.word	0x200004c4

080084ec <abort>:
 80084ec:	b508      	push	{r3, lr}
 80084ee:	2006      	movs	r0, #6
 80084f0:	f000 f82c 	bl	800854c <raise>
 80084f4:	2001      	movs	r0, #1
 80084f6:	f7f8 ffb7 	bl	8001468 <_exit>

080084fa <_raise_r>:
 80084fa:	291f      	cmp	r1, #31
 80084fc:	b538      	push	{r3, r4, r5, lr}
 80084fe:	4604      	mov	r4, r0
 8008500:	460d      	mov	r5, r1
 8008502:	d904      	bls.n	800850e <_raise_r+0x14>
 8008504:	2316      	movs	r3, #22
 8008506:	6003      	str	r3, [r0, #0]
 8008508:	f04f 30ff 	mov.w	r0, #4294967295
 800850c:	bd38      	pop	{r3, r4, r5, pc}
 800850e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008510:	b112      	cbz	r2, 8008518 <_raise_r+0x1e>
 8008512:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008516:	b94b      	cbnz	r3, 800852c <_raise_r+0x32>
 8008518:	4620      	mov	r0, r4
 800851a:	f000 f831 	bl	8008580 <_getpid_r>
 800851e:	462a      	mov	r2, r5
 8008520:	4601      	mov	r1, r0
 8008522:	4620      	mov	r0, r4
 8008524:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008528:	f000 b818 	b.w	800855c <_kill_r>
 800852c:	2b01      	cmp	r3, #1
 800852e:	d00a      	beq.n	8008546 <_raise_r+0x4c>
 8008530:	1c59      	adds	r1, r3, #1
 8008532:	d103      	bne.n	800853c <_raise_r+0x42>
 8008534:	2316      	movs	r3, #22
 8008536:	6003      	str	r3, [r0, #0]
 8008538:	2001      	movs	r0, #1
 800853a:	e7e7      	b.n	800850c <_raise_r+0x12>
 800853c:	2400      	movs	r4, #0
 800853e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008542:	4628      	mov	r0, r5
 8008544:	4798      	blx	r3
 8008546:	2000      	movs	r0, #0
 8008548:	e7e0      	b.n	800850c <_raise_r+0x12>
	...

0800854c <raise>:
 800854c:	4b02      	ldr	r3, [pc, #8]	; (8008558 <raise+0xc>)
 800854e:	4601      	mov	r1, r0
 8008550:	6818      	ldr	r0, [r3, #0]
 8008552:	f7ff bfd2 	b.w	80084fa <_raise_r>
 8008556:	bf00      	nop
 8008558:	20000064 	.word	0x20000064

0800855c <_kill_r>:
 800855c:	b538      	push	{r3, r4, r5, lr}
 800855e:	4d07      	ldr	r5, [pc, #28]	; (800857c <_kill_r+0x20>)
 8008560:	2300      	movs	r3, #0
 8008562:	4604      	mov	r4, r0
 8008564:	4608      	mov	r0, r1
 8008566:	4611      	mov	r1, r2
 8008568:	602b      	str	r3, [r5, #0]
 800856a:	f7f8 ff6d 	bl	8001448 <_kill>
 800856e:	1c43      	adds	r3, r0, #1
 8008570:	d102      	bne.n	8008578 <_kill_r+0x1c>
 8008572:	682b      	ldr	r3, [r5, #0]
 8008574:	b103      	cbz	r3, 8008578 <_kill_r+0x1c>
 8008576:	6023      	str	r3, [r4, #0]
 8008578:	bd38      	pop	{r3, r4, r5, pc}
 800857a:	bf00      	nop
 800857c:	200004c4 	.word	0x200004c4

08008580 <_getpid_r>:
 8008580:	f7f8 bf5a 	b.w	8001438 <_getpid>

08008584 <_init>:
 8008584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008586:	bf00      	nop
 8008588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800858a:	bc08      	pop	{r3}
 800858c:	469e      	mov	lr, r3
 800858e:	4770      	bx	lr

08008590 <_fini>:
 8008590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008592:	bf00      	nop
 8008594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008596:	bc08      	pop	{r3}
 8008598:	469e      	mov	lr, r3
 800859a:	4770      	bx	lr
