<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL: stm32_registry.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">4.0.5</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32__registry_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">stm32_registry.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>STM32F4xx capabilities registry.  
<a href="#details">More...</a></p>

<p><a href="stm32__registry_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">STM32F4xx/STM32F2xx capabilities</div></td></tr>
<tr class="memitem:ga7a6eae73e4939d26e59263e7c2db9b90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_HANDLER</b>&#160;&#160;&#160;Vector88</td></tr>
<tr class="separator:ga7a6eae73e4939d26e59263e7c2db9b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbf36326707ec464267df0493791366"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC_NUMBER</b>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga9fbf36326707ec464267df0493791366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1208eea17089173b70faf472a88dd3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gab1208eea17089173b70faf472a88dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71edded710fc37bc21a31886e1add746"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_MSK</b></td></tr>
<tr class="separator:ga71edded710fc37bc21a31886e1add746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43377444c1617389fd821f235dcbb30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad43377444c1617389fd821f235dcbb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548f9c7f195691c289796d89744cdd38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga548f9c7f195691c289796d89744cdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_MSK</b></td></tr>
<tr class="separator:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_CHN</b>&#160;&#160;&#160;0x00001100</td></tr>
<tr class="separator:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7588866df4628b66577f758fe81b6e76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_MSK</b></td></tr>
<tr class="separator:ga7588866df4628b66577f758fe81b6e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89aad4a9419df350b58f5df05604526"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_CHN</b>&#160;&#160;&#160;0x00000022</td></tr>
<tr class="separator:gac89aad4a9419df350b58f5df05604526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC4</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410165fc089792c6bc93b6ed283e7871"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga410165fc089792c6bc93b6ed283e7871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1fa2a5fa7a25d508c2c324c7fa0636"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga6c1fa2a5fa7a25d508c2c324c7fa0636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf04b0427e726216057cc4f2cf45f61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga0cf04b0427e726216057cc4f2cf45f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f61b246ab3263225f86401203802c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_MAX_FILTERS</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga085f61b246ab3263225f86401203802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e556e2ee966c917fb2c76e8ed022b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC1_CH1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga83e556e2ee966c917fb2c76e8ed022b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b94350ab2ac7aecce8ec31448110934"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC1_CH1_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5))</td></tr>
<tr class="separator:ga4b94350ab2ac7aecce8ec31448110934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa7d7ba197c8a5e134155e7260cfb50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC1_CH1_DMA_CHN</b>&#160;&#160;&#160;0x00700000</td></tr>
<tr class="separator:ga6fa7d7ba197c8a5e134155e7260cfb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33ed95cd1c291eb807ffbbc2bbbb070"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC1_CH2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaf33ed95cd1c291eb807ffbbc2bbbb070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e49018279b702570cb7d73fc21e3303"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC1_CH2_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6))</td></tr>
<tr class="separator:ga2e49018279b702570cb7d73fc21e3303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376de1e410f31f20ba7c857b78cec41c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC1_CH2_DMA_CHN</b>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ga376de1e410f31f20ba7c857b78cec41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812746594f41644599dc6cb5f103fa81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC2_CH1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga812746594f41644599dc6cb5f103fa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2331b5f2a317537d508ba97e57c618d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC2_CH2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2331b5f2a317537d508ba97e57c618d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5809d7497340794caa195dbaa3b16825"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADVANCED_DMA</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga5809d7497340794caa195dbaa3b16825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17407577063a9f30fe4f87d12e2e1ac6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_CACHE_HANDLING</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga17407577063a9f30fe4f87d12e2e1ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaa4f4745d468d39770f1c9e0f7bc14da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c87569efa50851357d53cff6645048e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH0_HANDLER</b>&#160;&#160;&#160;Vector6C</td></tr>
<tr class="separator:ga5c87569efa50851357d53cff6645048e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e24a922c7c186c89274e7bd1884eb06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH1_HANDLER</b>&#160;&#160;&#160;Vector70</td></tr>
<tr class="separator:ga0e24a922c7c186c89274e7bd1884eb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae083a581a3e737c6aef639fd82a4d711"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH2_HANDLER</b>&#160;&#160;&#160;Vector74</td></tr>
<tr class="separator:gae083a581a3e737c6aef639fd82a4d711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4d89d8eb7be04699ad94c2ef5d97de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH3_HANDLER</b>&#160;&#160;&#160;Vector78</td></tr>
<tr class="separator:ga4d4d89d8eb7be04699ad94c2ef5d97de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34942c92bbf949169acab348d62a648"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH4_HANDLER</b>&#160;&#160;&#160;Vector7C</td></tr>
<tr class="separator:gaa34942c92bbf949169acab348d62a648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d19c345488a89b319e738d63cdc1030"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH5_HANDLER</b>&#160;&#160;&#160;Vector80</td></tr>
<tr class="separator:ga1d19c345488a89b319e738d63cdc1030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35903e28eb6dc88b8419d5537be67a33"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH6_HANDLER</b>&#160;&#160;&#160;Vector84</td></tr>
<tr class="separator:ga35903e28eb6dc88b8419d5537be67a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9568380622137f26f3baf3ce541b2b49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH7_HANDLER</b>&#160;&#160;&#160;VectorFC</td></tr>
<tr class="separator:ga9568380622137f26f3baf3ce541b2b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73242184620c1f9279399b3909775b91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH0_NUMBER</b>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga73242184620c1f9279399b3909775b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf23886a7f01c632f4181b8b2eb3f3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH1_NUMBER</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga2cf23886a7f01c632f4181b8b2eb3f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0486dd031b365f9fb17365abae90a1c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH2_NUMBER</b>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga0486dd031b365f9fb17365abae90a1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0297e0c9d5eb46b26ceeca1c7158a38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH3_NUMBER</b>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaa0297e0c9d5eb46b26ceeca1c7158a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f4f70eac1cc4c18be7902bc5ea2a84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH4_NUMBER</b>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga88f4f70eac1cc4c18be7902bc5ea2a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7165963b4b2c03842461b88a2e45bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH5_NUMBER</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga9f7165963b4b2c03842461b88a2e45bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada963c4febb08b722ee916336e716683"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH6_NUMBER</b>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gada963c4febb08b722ee916336e716683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b31590d269be996ac38315fdf3a78a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH7_NUMBER</b>&#160;&#160;&#160;47</td></tr>
<tr class="separator:ga48b31590d269be996ac38315fdf3a78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gabbf382c9c2ad7fb7d6e7403a3bf2beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf05352c76ee0328305451dbc450607eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH0_HANDLER</b>&#160;&#160;&#160;Vector120</td></tr>
<tr class="separator:gaf05352c76ee0328305451dbc450607eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaafe8732e50e22a99a179543ef3c6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH1_HANDLER</b>&#160;&#160;&#160;Vector124</td></tr>
<tr class="separator:gaeaaafe8732e50e22a99a179543ef3c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e61c9231006be8709a66d879e3cd48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH2_HANDLER</b>&#160;&#160;&#160;Vector128</td></tr>
<tr class="separator:ga83e61c9231006be8709a66d879e3cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga123f9b18532f70d4a439fa6100f70f2c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH3_HANDLER</b>&#160;&#160;&#160;Vector12C</td></tr>
<tr class="separator:ga123f9b18532f70d4a439fa6100f70f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975baf308e4ccfb42dbb48adac7c8d8f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH4_HANDLER</b>&#160;&#160;&#160;Vector130</td></tr>
<tr class="separator:ga975baf308e4ccfb42dbb48adac7c8d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2089848e17dd42c7a76fa9c26690f703"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH5_HANDLER</b>&#160;&#160;&#160;Vector150</td></tr>
<tr class="separator:ga2089848e17dd42c7a76fa9c26690f703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcc7b96c1f5e813c14271d7eba1f10d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH6_HANDLER</b>&#160;&#160;&#160;Vector154</td></tr>
<tr class="separator:ga5dcc7b96c1f5e813c14271d7eba1f10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92606b2743c1c0ab5d325e49d66f3686"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH7_HANDLER</b>&#160;&#160;&#160;Vector158</td></tr>
<tr class="separator:ga92606b2743c1c0ab5d325e49d66f3686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4ab87ea53e0dec0cad41855a67e7e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH0_NUMBER</b>&#160;&#160;&#160;56</td></tr>
<tr class="separator:ga9c4ab87ea53e0dec0cad41855a67e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f78558f4decedc94e7901fa3838e442"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH1_NUMBER</b>&#160;&#160;&#160;57</td></tr>
<tr class="separator:ga8f78558f4decedc94e7901fa3838e442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427997d57da2325e7d16834f1a9e18d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH2_NUMBER</b>&#160;&#160;&#160;58</td></tr>
<tr class="separator:ga427997d57da2325e7d16834f1a9e18d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2057f3812cbdafb6274e61f5f93b404"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH3_NUMBER</b>&#160;&#160;&#160;59</td></tr>
<tr class="separator:gae2057f3812cbdafb6274e61f5f93b404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a52f5b93cd129eec18233ac2aae90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH4_NUMBER</b>&#160;&#160;&#160;60</td></tr>
<tr class="separator:gae45a52f5b93cd129eec18233ac2aae90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa813ea728281220c254698a27e92e169"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH5_NUMBER</b>&#160;&#160;&#160;68</td></tr>
<tr class="separator:gaa813ea728281220c254698a27e92e169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a06dca03779cdfb86da657c28b8dd48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH6_NUMBER</b>&#160;&#160;&#160;69</td></tr>
<tr class="separator:ga3a06dca03779cdfb86da657c28b8dd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0ffc78d28ebc41a8c398937cbd1207"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH7_NUMBER</b>&#160;&#160;&#160;70</td></tr>
<tr class="separator:gaee0ffc78d28ebc41a8c398937cbd1207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587c3ada668c63f20e960a15add23a0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ETH</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga587c3ada668c63f20e960a15add23a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4fe26c3298d8b1084b9ee887a8e7a8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ETH_HANDLER</b>&#160;&#160;&#160;Vector134</td></tr>
<tr class="separator:gae4fe26c3298d8b1084b9ee887a8e7a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93772fbb80901e97a690c16963feb8c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ETH_NUMBER</b>&#160;&#160;&#160;61</td></tr>
<tr class="separator:ga93772fbb80901e97a690c16963feb8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef635dbfdd2761d8ca83e8b346fffb3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_NUM_LINES</b>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gabef635dbfdd2761d8ca83e8b346fffb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d8ad4b14ed0c6517f768d3445dbd22"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_IMR_MASK</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga89d8ad4b14ed0c6517f768d3445dbd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e41072d3c01179c395d21024a4f98c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOA</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga89e41072d3c01179c395d21024a4f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOB</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c4983515bc851e0d64c645922db14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga545c4983515bc851e0d64c645922db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067361045c6793814ee04a161349d2f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOD</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga067361045c6793814ee04a161349d2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOE</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOH</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOF</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOG</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOI</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf829dd884e40ece89f7fcbbffec87f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOJ</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gadcf829dd884e40ece89f7fcbbffec87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49705c57a81452c6d291f7267d017a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOK</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gab49705c57a81452c6d291f7267d017a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3ea40cd076143afeca541d1716a699"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPIO_EN_MASK</b></td></tr>
<tr class="separator:ga9b3ea40cd076143afeca541d1716a699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_MSK</b></td></tr>
<tr class="separator:gaae8d1ff8b6e5bbfb8392bf8a7ff08d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a62c8317fb8afaccfedbe051347e719"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00100001</td></tr>
<tr class="separator:ga7a62c8317fb8afaccfedbe051347e719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac379bea085da73baeee21f5dca18a78e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_MSK</b></td></tr>
<tr class="separator:gac379bea085da73baeee21f5dca18a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae747a12c05543c3dac86453c4c0faf6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C1_TX_DMA_CHN</b>&#160;&#160;&#160;0x11000000</td></tr>
<tr class="separator:gae747a12c05543c3dac86453c4c0faf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga027aa3e63cb3329ebeca6d169e53c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00007700</td></tr>
<tr class="separator:ga2157ab83a984d5f982e79e1f630f74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7)</td></tr>
<tr class="separator:ga3f49cd2843fafa2d314c0b23ebe505c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C2_TX_DMA_CHN</b>&#160;&#160;&#160;0x70000000</td></tr>
<tr class="separator:ga03d2a4149fd25cdd9e5cc4401796f144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e29988ca4e9912527e6e230d94845fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga9e29988ca4e9912527e6e230d94845fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2)</td></tr>
<tr class="separator:ga442030b5ca73c1de5fc805a7bb154ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:gaff983ff1e79b8a8e728c7ab7b2e8c655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:ga02f2af9d76decaca0fea5fcacec42f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedd78077a50085638a94ea604b69739"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00030000</td></tr>
<tr class="separator:gafedd78077a50085638a94ea604b69739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e4cc55a268d41a6e2c7c9718940982"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C4</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga16e4cc55a268d41a6e2c7c9718940982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_RTC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_SUBSECONDS</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f133c33352d6bc30844d4bce9f97b40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_PERIODIC_WAKEUPS</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga8f133c33352d6bc30844d4bce9f97b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461d09e64eb635505dc5b88a400ac338"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_NUM_ALARMS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga461d09e64eb635505dc5b88a400ac338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d7db384642867bec184e6a377d704d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_INTERRUPTS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gac5d7db384642867bec184e6a377d704d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30017168af7fc40f77935cd27b7b5081"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDIO</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga30017168af7fc40f77935cd27b7b5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9d73599b535befafb7c6b3fd0c6f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_DMA_MSK</b></td></tr>
<tr class="separator:ga39c9d73599b535befafb7c6b3fd0c6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666b3fcfabc1562ea49daaaf903de4ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SDC_SDIO_DMA_CHN</b>&#160;&#160;&#160;0x04004000</td></tr>
<tr class="separator:ga666b3fcfabc1562ea49daaaf903de4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbab079fdabbdb0862c8645a329b2ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_SUPPORTS_I2S</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaedbab079fdabbdb0862c8645a329b2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c3bda637d50d5af455c251795fc01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga663c3bda637d50d5af455c251795fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000303</td></tr>
<tr class="separator:ga6bf52d5f0cfeb2e43879a2c4bef5f8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_MSK</b></td></tr>
<tr class="separator:gaa4abfab19432ae21d2eaf5ef95cda390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebccffc66bad32e658bdd39e91f1504a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_TX_DMA_CHN</b>&#160;&#160;&#160;0x00303000</td></tr>
<tr class="separator:gaebccffc66bad32e658bdd39e91f1504a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea4e6f2063db683a0116de7f8a01226"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_SUPPORTS_I2S</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga4ea4e6f2063db683a0116de7f8a01226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ef8480897907d0a7879a897f1ded16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_I2S_FULLDUPLEX</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga13ef8480897907d0a7879a897f1ded16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3)</td></tr>
<tr class="separator:gad683aa4cbe32fc8cdba780cc35ba5562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9be22a3e33db62cc63edf43eef3f45cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:ga220e99f5ed71b0e46fb7f32c4c6948c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaf6ce95d5bc89a6b76c8703fe37a22b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b316103a0b5a297f1da42d1705eb151"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga1b316103a0b5a297f1da42d1705eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8883481e32c93cf75e835298ad793685"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_SUPPORTS_I2S</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga8883481e32c93cf75e835298ad793685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498bfdb81e26363369d79a73f91838e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_I2S_FULLDUPLEX</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga498bfdb81e26363369d79a73f91838e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b102f1e4f079d0781681226dc97144"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_MSK</b></td></tr>
<tr class="separator:gab8b102f1e4f079d0781681226dc97144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b153a0f6496cb029a61fa172e0b436"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga18b153a0f6496cb029a61fa172e0b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dba2cb110becee61dca6d73693bc328"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga9dba2cb110becee61dca6d73693bc328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga35beb58af69ca5fb1ea466adcb84e1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae92edb94559d32045c67229c49bbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI4</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga7bae92edb94559d32045c67229c49bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d1d82262e142e73d1739596ab169e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI4_SUPPORTS_I2S</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga94d1d82262e142e73d1739596ab169e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4862a4c58feaeb625dc10224a9595b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI4_RX_DMA_MSK</b></td></tr>
<tr class="separator:gaf4862a4c58feaeb625dc10224a9595b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad92fbb623752b33e3cb19eb6040064b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI4_RX_DMA_CHN</b>&#160;&#160;&#160;0x00005004</td></tr>
<tr class="separator:gaad92fbb623752b33e3cb19eb6040064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd1bfa6d7fadda9c5e0bb3070f838dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI4_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga5dd1bfa6d7fadda9c5e0bb3070f838dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d4fc149705f8eafee66f079a69f463"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI4_TX_DMA_CHN</b>&#160;&#160;&#160;0x00050040</td></tr>
<tr class="separator:ga98d4fc149705f8eafee66f079a69f463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad087396a6fe09aa836f879260417caff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI5</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gad087396a6fe09aa836f879260417caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264b040b9cdc5a0046feb914101d554f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI5_SUPPORTS_I2S</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga264b040b9cdc5a0046feb914101d554f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0fadceb721dccfd7c45de482baf66c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI5_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga8c0fadceb721dccfd7c45de482baf66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60256f76066f69691b5324321f74b51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI5_RX_DMA_CHN</b>&#160;&#160;&#160;0x00702000</td></tr>
<tr class="separator:gaa60256f76066f69691b5324321f74b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26aeb3bb05b605e722af256e08b87e51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI5_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga26aeb3bb05b605e722af256e08b87e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949ef2b7e9e094181845abb18378bef9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI5_TX_DMA_CHN</b>&#160;&#160;&#160;0x07020000</td></tr>
<tr class="separator:ga949ef2b7e9e094181845abb18378bef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dbb4b73fccda662f4bec251936e545"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI6</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga42dbb4b73fccda662f4bec251936e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1cf7958b3df09cb22a5d070a84be86"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI6_SUPPORTS_I2S</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2b1cf7958b3df09cb22a5d070a84be86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee0edbadecac12c4730e569e4ecc5ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI6_RX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 6))</td></tr>
<tr class="separator:gabee0edbadecac12c4730e569e4ecc5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e49adca8e036581a0d5649ad951227"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI6_RX_DMA_CHN</b>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gae3e49adca8e036581a0d5649ad951227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02639407612a3357c8d0f0c77417944"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI6_TX_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 5))</td></tr>
<tr class="separator:gad02639407612a3357c8d0f0c77417944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862cb437bbe1448441070ee14868fba8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI6_TX_DMA_CHN</b>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ga862cb437bbe1448441070ee14868fba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d2075e55f79276f0bcef79baead086"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_MAX_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga24d2075e55f79276f0bcef79baead086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a977e78d2306e9a92fb9cc67accd90e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM1_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga4a977e78d2306e9a92fb9cc67accd90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e525dd96364fba315f3b5528965cf5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM1_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gac3e525dd96364fba315f3b5528965cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5730d7617e5221b6664d2794c88a9a49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga5730d7617e5221b6664d2794c88a9a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06eb2fc2c2a2c569579e390a5eb779be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM2_IS_32BITS</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga06eb2fc2c2a2c569579e390a5eb779be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3088eb09381310eeb9612643997372a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM2_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3088eb09381310eeb9612643997372a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ba8616c264dbe72c4db07505389edf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM3_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad0ba8616c264dbe72c4db07505389edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cafc0623b3f98161af3d15fb6f85fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM3_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga06cafc0623b3f98161af3d15fb6f85fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM4</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db730e72e4515e5f14e364c279dabce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM4_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga8db730e72e4515e5f14e364c279dabce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd3b9497bdfedfe83b7770b879e6420"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM4_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga4cd3b9497bdfedfe83b7770b879e6420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f37e513c7e70c3d13433baed017117"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM5</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga61f37e513c7e70c3d13433baed017117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c10420704a40cfd5f5c6426d4dc94c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM5_IS_32BITS</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga40c10420704a40cfd5f5c6426d4dc94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c66c9682a400ed242f9e83383cec8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM5_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga46c66c9682a400ed242f9e83383cec8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM6</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47dc13f98ea3e378f2b9b5df7e88d06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM6_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaf47dc13f98ea3e378f2b9b5df7e88d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2fa3d9551a41d18bf20a3e9bc3cf99"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM6_CHANNELS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8c2fa3d9551a41d18bf20a3e9bc3cf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM7</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb897fcc9f3445f5882380a5206ce5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM7_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga5cb897fcc9f3445f5882380a5206ce5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e06e192ab52fadb9b1154f8472c7822"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM7_CHANNELS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0e06e192ab52fadb9b1154f8472c7822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece2e572899caba11b0988732ee9e68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM8</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga6ece2e572899caba11b0988732ee9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74936d97f98854026eef08d2c624fbde"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM8_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga74936d97f98854026eef08d2c624fbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9d330140473f1e3833c4a7941ac5b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM8_CHANNELS</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0f9d330140473f1e3833c4a7941ac5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8832314ee03b0f03c2a15bd589bae97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM9</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gae8832314ee03b0f03c2a15bd589bae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4d62e52e902b45fb965e96c210470f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM9_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga7e4d62e52e902b45fb965e96c210470f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264d58265ab447a98da2a6e8713517e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM9_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga264d58265ab447a98da2a6e8713517e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM10</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20cd8e83cbf8c98f78a4c14eaea69b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM10_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad20cd8e83cbf8c98f78a4c14eaea69b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c085edd246abbf9920469bead47e3a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM10_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9c085edd246abbf9920469bead47e3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM11</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c82bf5974b8a625424d59465321cd13"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM11_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga1c82bf5974b8a625424d59465321cd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b700402472558f694003af8dfa4411"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM11_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga65b700402472558f694003af8dfa4411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b5a5586a42484dfc5180018c8c022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM12</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaa14b5a5586a42484dfc5180018c8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c3dad8cd5f4ef12415a69abde8a4cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM12_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gab6c3dad8cd5f4ef12415a69abde8a4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba16f1fd96f72dbccfa16464f0c412b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM12_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gacba16f1fd96f72dbccfa16464f0c412b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM13</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f27f00829af17806bd5e7f793df3869"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM13_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga4f27f00829af17806bd5e7f793df3869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2aae611e0162ee1c09089f98b529f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM13_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2e2aae611e0162ee1c09089f98b529f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM14</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d70af1bbdd120a8ab91119f1e043dfd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM14_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga3d70af1bbdd120a8ab91119f1e043dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d87856d3a3e52b193c31397ab057c61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM14_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga5d87856d3a3e52b193c31397ab057c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358eedb54dc26f152d8ca599634fc06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM15</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga5358eedb54dc26f152d8ca599634fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM16</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784aa9494d9396be6585e00e44e08853"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM17</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga784aa9494d9396be6585e00e44e08853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM18</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274016852d7a478b673dfa3f6dfe5559"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM19</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga274016852d7a478b673dfa3f6dfe5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b764f441f820b9108577a555b170cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM20</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gae0b764f441f820b9108577a555b170cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43632480289896c84c5822c902873f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM21</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaf43632480289896c84c5822c902873f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6cd0193323f953b15a82901b6c9523"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM22</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga5a6cd0193323f953b15a82901b6c9523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a56c9f5435e7980b5111b685a78779"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga39a56c9f5435e7980b5111b685a78779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab909f23048f130c70e80b773f54b3805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_RX_DMA_CHN</b>&#160;&#160;&#160;0x00400400</td></tr>
<tr class="separator:gab909f23048f130c70e80b773f54b3805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 7)</td></tr>
<tr class="separator:ga2caebd3a548ec85c73f8a6e24367374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART1_TX_DMA_CHN</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ga066b3e0d184e42aa4b22cca89ea7db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40928ddc737f15b23a924fc38e306b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaf40928ddc737f15b23a924fc38e306b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 5)</td></tr>
<tr class="separator:ga34838904e4bf63f0b5f8cb24b512ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_RX_DMA_CHN</b>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:gaee6a53e3f863c0affce6a2a0550c8b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831d5543d7031b698e3894a87931873e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6)</td></tr>
<tr class="separator:ga831d5543d7031b698e3894a87931873e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART2_TX_DMA_CHN</b>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ga61630c4c5692e027a5191d14ccf0ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a96873b0f6cb24422948d48c64a504"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gac9a96873b0f6cb24422948d48c64a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4631f38326719157de788b0e2560e4ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 1)</td></tr>
<tr class="separator:ga4631f38326719157de788b0e2560e4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b9c02ce01f019c4633b715ef580d12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gac4b9c02ce01f019c4633b715ef580d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_MSK</b></td></tr>
<tr class="separator:gae4aaf0f7c2d398f3610139459f3a52ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART3_TX_DMA_CHN</b>&#160;&#160;&#160;0x00074000</td></tr>
<tr class="separator:ga8458f6b7b1e69a3fd95e421c8eb75f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45291ff040d8522822a7345b1e8ed7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART4</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gad45291ff040d8522822a7345b1e8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 2)</td></tr>
<tr class="separator:ga1ddfaed404af3993a2be4a20d24a45bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3358af975ee36f0018329e9f7a03b229"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga3358af975ee36f0018329e9f7a03b229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 4)</td></tr>
<tr class="separator:ga73253091d2dde782cbe2672e7d9f3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d18be0534bf3f48e19342aa05eb340"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART4_TX_DMA_CHN</b>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ga99d18be0534bf3f48e19342aa05eb340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART5</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab128266614662fa05717f9b236284ed6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 0)</td></tr>
<tr class="separator:gab128266614662fa05717f9b236284ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gafdbb74bdb9d807c65b280cc0ad69c05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 7)</td></tr>
<tr class="separator:gae1f4ef7a2e3db0f3f73a3c4838e78bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART5_TX_DMA_CHN</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:gad6e99b8e6901f3ccd968cf753d22d53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART6</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_MSK</b></td></tr>
<tr class="separator:ga1cc52c0fd7808a662b8ffafb42b7a233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_RX_DMA_CHN</b>&#160;&#160;&#160;0x00000550</td></tr>
<tr class="separator:ga2131e8b6ae1e76632b0c02e61bd3f7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_MSK</b></td></tr>
<tr class="separator:ga0b062a5cfb7ecf7b76827b3848e57b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USART6_TX_DMA_CHN</b>&#160;&#160;&#160;0x55000000</td></tr>
<tr class="separator:ga47a8c8c02136d59883832f5e1d6a0a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef907e9e4ccf56f06bfded210eae939"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART7</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaeef907e9e4ccf56f06bfded210eae939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a13dfd9d7f6f7e011e07338bceec536"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART7_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 3)</td></tr>
<tr class="separator:ga0a13dfd9d7f6f7e011e07338bceec536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ac1bcb0e5843b3d8b9eeae943d1ca8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART7_RX_DMA_CHN</b>&#160;&#160;&#160;0x00005000</td></tr>
<tr class="separator:gab9ac1bcb0e5843b3d8b9eeae943d1ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ce67a22eb46cfe0c0c0196e110875c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART7_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 1)</td></tr>
<tr class="separator:ga20ce67a22eb46cfe0c0c0196e110875c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791dffe9237388fafdf4548083bbf356"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART7_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000050</td></tr>
<tr class="separator:ga791dffe9237388fafdf4548083bbf356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb5239bf89f378c6f300f6a02ce9da9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART8</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga2fb5239bf89f378c6f300f6a02ce9da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765dd01b152db829f3c74aec77025de4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART8_RX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 6)</td></tr>
<tr class="separator:ga765dd01b152db829f3c74aec77025de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec171a1b0d718508cad9f2ddceed195"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART8_RX_DMA_CHN</b>&#160;&#160;&#160;0x05000000</td></tr>
<tr class="separator:gaeec171a1b0d718508cad9f2ddceed195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a3464a115cd7274de08bd0024a1bac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART8_TX_DMA_MSK</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 0)</td></tr>
<tr class="separator:gac1a3464a115cd7274de08bd0024a1bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034afc7489f06d36bf6def87343fb8e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART8_TX_DMA_CHN</b>&#160;&#160;&#160;0x00000005</td></tr>
<tr class="separator:ga034afc7489f06d36bf6def87343fb8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc79149ebf3d10a06cbd59319a7b23d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_LPUART1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gabc79149ebf3d10a06cbd59319a7b23d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USB</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2176486794a698378192501db505965"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaa2176486794a698378192501db505965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d789e131b5baa5329ab6b74fb8cb965"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_IWDG</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga0d789e131b5baa5329ab6b74fb8cb965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce93a81072d31ec91bcb21ee28cbf0b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IWDG_IS_WINDOWED</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga4ce93a81072d31ec91bcb21ee28cbf0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddba2e842f3a35539ea152904e2ae8fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_LTDC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaddba2e842f3a35539ea152904e2ae8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bbde0bb5e8e7828774ca5f3c9c8e71"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2D</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga88bbde0bb5e8e7828774ca5f3c9c8e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4384cee3d48d0d8351ebe997852d2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_FSMC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga8f4384cee3d48d0d8351ebe997852d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571192f4967b37ef24629292da50cb33"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_FSMC_IS_FMC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga571192f4967b37ef24629292da50cb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc1d72be9aeaf9763208fc71f34bbff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_FSMC_HANDLER</b>&#160;&#160;&#160;Vector100</td></tr>
<tr class="separator:ga1fc1d72be9aeaf9763208fc71f34bbff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90dd65e929f5722a81f534a8971c7c73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_FSMC_NUMBER</b>&#160;&#160;&#160;48</td></tr>
<tr class="separator:ga90dd65e929f5722a81f534a8971c7c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a152ccb3dd0eaddeb1f2a7038a37572"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CRC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga3a152ccb3dd0eaddeb1f2a7038a37572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c4e7f2ee0d2acabb45327af792dde4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CRC_PROGRAMMABLE</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga28c4e7f2ee0d2acabb45327af792dde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>STM32F4xx capabilities registry. </p>

<p>Definition in file <a class="el" href="stm32__registry_8h_source.html">stm32_registry.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_fcf8a3f15c8d5f50174806c5588fa2b9.html">sylvain</a></li><li class="navelem"><a class="el" href="dir_5ddfe5efd067633154511b6e294dc018.html">Documents</a></li><li class="navelem"><a class="el" href="dir_4170d7d592d1eecce4f2e2d8848e1673.html">SE</a></li><li class="navelem"><a class="el" href="dir_540fb538977cb42ea665d14592400a5b.html">SE302</a></li><li class="navelem"><a class="el" href="dir_1a1b6853fa51368d9888da06dd45452a.html">sylvain-le-roux</a></li><li class="navelem"><a class="el" href="dir_54e824ecef2f914ab36b90e497197daa.html">ChibiOS_16.1.5</a></li><li class="navelem"><a class="el" href="dir_23c3e7e2dbd1af1d0eb18131fe6d5066.html">os</a></li><li class="navelem"><a class="el" href="dir_052a3bf391a4269b3b709fe29e2196e3.html">hal</a></li><li class="navelem"><a class="el" href="dir_e659076929392eddd36683c65c451fa2.html">ports</a></li><li class="navelem"><a class="el" href="dir_20892380b55c3fe3ebf18a17807aa465.html">STM32</a></li><li class="navelem"><a class="el" href="dir_aba18dd45ad01151c31ea45cf69865ff.html">STM32F4xx</a></li><li class="navelem"><a class="el" href="stm32__registry_8h.html">stm32_registry.h</a></li>
    <li class="footer">Generated on Thu Nov 3 2016 09:43:52 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
