/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [8:0] _03_;
  reg [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[54] | in_data[47]);
  assign celloutsig_1_10z = ~(celloutsig_1_2z | in_data[169]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z | celloutsig_0_3z);
  assign celloutsig_0_6z = ~(_00_ | celloutsig_0_3z);
  assign celloutsig_1_15z = ~_01_;
  assign celloutsig_0_24z = ~celloutsig_0_6z;
  reg [8:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 9'h000;
    else _11_ <= { in_data[120], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z };
  assign { _01_, _02_[7:0] } = _11_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 4'h0;
    else _04_ <= { _00_, _03_[5], celloutsig_0_6z, celloutsig_0_6z };
  reg [8:0] _13_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 9'h000;
    else _13_ <= { in_data[34:33], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _03_[8:7], _00_, _03_[5:0] } = _13_;
  assign celloutsig_0_4z = in_data[58:50] & { _00_, _03_[5:0], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_1z } === { celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_9z = celloutsig_0_4z[8:6] === { _03_[7], _00_, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[34:32] === in_data[47:45];
  assign celloutsig_1_4z = { in_data[104:99], celloutsig_1_2z } === { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z } <= in_data[16:13];
  assign celloutsig_1_2z = { in_data[150:148], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } <= { in_data[158:153], celloutsig_1_1z };
  assign celloutsig_1_11z = in_data[119:117] && { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_12z = _02_[6:2] && { _02_[5:2], celloutsig_1_6z };
  assign celloutsig_1_13z = { _02_[1], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_6z } && { _02_[6:0], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_4z[6:4], celloutsig_0_6z, celloutsig_0_4z, _03_[8:7], _00_, _03_[5:0], celloutsig_0_5z, celloutsig_0_3z } && in_data[82:59];
  assign celloutsig_0_8z = { celloutsig_0_4z[7:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z } && { _03_[4], _03_[8:7], _00_, _03_[5:0], celloutsig_0_3z };
  assign celloutsig_0_25z = { _04_[0], celloutsig_0_5z, celloutsig_0_17z } && { _00_, _03_[5:4] };
  assign celloutsig_1_0z = in_data[105:97] && in_data[111:103];
  assign celloutsig_1_1z = in_data[180:178] && in_data[169:167];
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z } && { in_data[167], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_16z = celloutsig_1_2z & ~(in_data[146]);
  assign celloutsig_1_17z = & { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_9z, _02_[6:5], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_17z = & { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_3z = & { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_5z[13], celloutsig_1_5z[15], celloutsig_1_2z };
  assign celloutsig_0_3z = ~^ in_data[63:56];
  assign celloutsig_1_19z = ~^ { in_data[117:102], celloutsig_1_6z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = { in_data[178:173], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_12z } >> { in_data[182:172], celloutsig_1_10z, celloutsig_1_9z };
  assign { celloutsig_1_5z[5], celloutsig_1_5z[13], celloutsig_1_5z[15], celloutsig_1_5z[11], celloutsig_1_5z[14] } = ~ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign _02_[8] = _01_;
  assign _03_[6] = _00_;
  assign { celloutsig_1_5z[12], celloutsig_1_5z[10:6], celloutsig_1_5z[4:0] } = { celloutsig_1_5z[15:13], celloutsig_1_5z[11], celloutsig_1_5z[15], celloutsig_1_5z[15], celloutsig_1_5z[15:14], celloutsig_1_5z[5], celloutsig_1_5z[13], celloutsig_1_5z[13] };
  assign { out_data[140:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
