{
  "Top": "rdc_mont",
  "RtlTop": "rdc_mont",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "ma": {
      "index": "0",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "896",
        "interfaceRef": "ma_V"
      }
    },
    "mc": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_uint",
        "dataWidth": "448",
        "interfaceRef": "mc_V"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "67",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "rdc_mont",
    "Version": "1.0",
    "DisplayName": "Rdc_mont",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/ec_isogeny.cpp",
      "..\/fpx.cpp",
      "..\/mult.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/bc_mult_448.vhd",
      "impl\/vhdl\/rdc_mont_add_451nfYi.vhd",
      "impl\/vhdl\/rdc_mont_add_515ng8j.vhd",
      "impl\/vhdl\/rdc_mont_add_579nhbi.vhd",
      "impl\/vhdl\/rdc_mont_add_643nibs.vhd",
      "impl\/vhdl\/rdc_mont_add_707njbC.vhd",
      "impl\/vhdl\/rdc_mont_add_771nkbM.vhd",
      "impl\/vhdl\/rdc_mont_add_835nlbW.vhd",
      "impl\/vhdl\/rdc_mont_add_896nmb6.vhd",
      "impl\/vhdl\/rdc_mont_mul_64nscud.vhd",
      "impl\/vhdl\/rdc_mont_mul_64s_dEe.vhd",
      "impl\/vhdl\/rdc_mont_mux_73_4eOg.vhd",
      "impl\/vhdl\/rdc_mont_mux_73_6bkb.vhd",
      "impl\/vhdl\/rdc_mont.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/bc_mult_448.v",
      "impl\/verilog\/rdc_mont_add_451nfYi.v",
      "impl\/verilog\/rdc_mont_add_515ng8j.v",
      "impl\/verilog\/rdc_mont_add_579nhbi.v",
      "impl\/verilog\/rdc_mont_add_643nibs.v",
      "impl\/verilog\/rdc_mont_add_707njbC.v",
      "impl\/verilog\/rdc_mont_add_771nkbM.v",
      "impl\/verilog\/rdc_mont_add_835nlbW.v",
      "impl\/verilog\/rdc_mont_add_896nmb6.v",
      "impl\/verilog\/rdc_mont_mul_64nscud.v",
      "impl\/verilog\/rdc_mont_mul_64s_dEe.v",
      "impl\/verilog\/rdc_mont_mux_73_4eOg.v",
      "impl\/verilog\/rdc_mont_mux_73_6bkb.v",
      "impl\/verilog\/rdc_mont.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.autopilot\/db\/rdc_mont.design.xml",
    "DebugDir": "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug",
    "ProtoInst": [
      "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug\/bc_mult.protoinst",
      "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug\/eval_4_isog.protoinst",
      "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug\/fpmul_mont.protoinst",
      "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug\/get_4_isog.protoinst",
      "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug\/koa_mult.protoinst",
      "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug\/koa_mult_h.protoinst",
      "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug\/koa_mult_h1.protoinst",
      "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug\/mp_mul.protoinst",
      "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug\/rdc_mont.protoinst",
      "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug\/xDBL.protoinst",
      "C:\/Users\/namra\/Documents\/Documents\/ece527\/project\/sikehls\/solution1\/.debug\/xDBLe.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "ma_V": {
      "type": "data",
      "dir": "in",
      "width": "896",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "896"
        }},
      "bundle_name": "ma_V",
      "bundle_role": "default"
    },
    "mc_V": {
      "type": "data",
      "dir": "out",
      "width": "448",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "448"
        }},
      "bundle_name": "mc_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ma_V": {
      "dir": "in",
      "width": "896"
    },
    "mc_V": {
      "dir": "out",
      "width": "448"
    },
    "mc_V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "rdc_mont",
      "Instances": [{
          "ModuleName": "bc_mult_448",
          "InstanceName": "grp_bc_mult_448_fu_47"
        }]
    },
    "Info": {
      "bc_mult_448": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rdc_mont": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "bc_mult_448": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "32",
          "LatencyWorst": "32",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.978"
        },
        "Loops": [
          {
            "Name": "loopb22",
            "TripCount": "7",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "6"
          },
          {
            "Name": "loop3",
            "TripCount": "7",
            "Latency": "14",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "70",
          "FF": "23673",
          "LUT": "4067",
          "URAM": "0"
        }
      },
      "rdc_mont": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "68",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.978"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "70",
          "FF": "24707",
          "LUT": "4256",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "rdc_mont",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-12-16 17:28:01 -0600",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
