

================================================================
== Vitis HLS Report for 'merge_sort_Pipeline_VITIS_LOOP_6_1'
================================================================
* Date:           Thu May 22 09:31:37 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        merge_sort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.348 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_6_1  |        ?|        ?|         5|          2|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%f1 = alloca i32 1"   --->   Operation 9 'alloca' 'f1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%f2 = alloca i32 1"   --->   Operation 10 'alloca' 'f2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i3_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %i3_1"   --->   Operation 11 'read' 'i3_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln6_2_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %zext_ln6_2"   --->   Operation 12 'read' 'zext_ln6_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i1_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %i1_1"   --->   Operation 13 'read' 'i1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i2_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %i2_2"   --->   Operation 14 'read' 'i2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %indvars_iv"   --->   Operation 15 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln6_2_cast = zext i63 %zext_ln6_2_read"   --->   Operation 16 'zext' 'zext_ln6_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %i2_2_read, i32 %f2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %i1_1_read, i32 %f1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %indvars_iv_read, i64 %idx"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%idx_1 = load i64 %idx" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 22 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%f1_1 = load i32 %f1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:8]   --->   Operation 23 'load' 'f1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%f2_1 = load i32 %f2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:10]   --->   Operation 24 'load' 'f2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.06ns)   --->   "%icmp_ln6 = icmp_slt  i64 %idx_1, i64 %zext_ln6_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 26 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %merge.exit.loopexit.exitStub, void %for.body.i.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 27 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:5]   --->   Operation 28 'specloopname' 'specloopname_ln5' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.85ns)   --->   "%icmp_ln7 = icmp_slt  i32 %f1_1, i32 %i2_2_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 29 'icmp' 'icmp_ln7' <Predicate = (icmp_ln6)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %if.else.i, void %land.lhs.true.i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 30 'br' 'br_ln7' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%icmp_ln7_1 = icmp_sgt  i32 %i3_1_read, i32 %f2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 31 'icmp' 'icmp_ln7_1' <Predicate = (icmp_ln6 & icmp_ln7)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i32 %f1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:8]   --->   Operation 32 'zext' 'zext_ln8' <Predicate = (icmp_ln6 & icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:8]   --->   Operation 33 'getelementptr' 'A_addr' <Predicate = (icmp_ln6 & icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.69ns)   --->   "%A_load = load i4 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:8]   --->   Operation 34 'load' 'A_load' <Predicate = (icmp_ln6 & icmp_ln7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7_1, void %if.then.i, void %lor.lhs.false.i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 35 'br' 'br_ln7' <Predicate = (icmp_ln6 & icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i32 %f2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 36 'zext' 'zext_ln7' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 37 'getelementptr' 'A_addr_1' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.69ns)   --->   "%A_load_1 = load i4 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 38 'load' 'A_load_1' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/1] (1.14ns)   --->   "%add_ln6 = add i64 %idx_1, i64 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 39 'add' 'add_ln6' <Predicate = (icmp_ln6)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln6 = store i64 %add_ln6, i64 %idx" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 40 'store' 'store_ln6' <Predicate = (icmp_ln6)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln6 = br void %for.body.i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:6]   --->   Operation 41 'br' 'br_ln6' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 42 [1/2] (0.69ns)   --->   "%A_load = load i4 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:8]   --->   Operation 42 'load' 'A_load' <Predicate = (icmp_ln6 & icmp_ln7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln8 = bitcast i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:8]   --->   Operation 43 'bitcast' 'bitcast_ln8' <Predicate = (icmp_ln6 & icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (0.69ns)   --->   "%A_load_1 = load i4 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 44 'load' 'A_load_1' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 45 'bitcast' 'bitcast_ln7' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %A_load, i32 23, i32 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 46 'partselect' 'tmp' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 47 'trunc' 'trunc_ln7' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %A_load_1, i32 23, i32 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 48 'partselect' 'tmp_1' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 49 'trunc' 'trunc_ln7_1' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.58ns)   --->   "%icmp_ln7_2 = icmp_ne  i8 %tmp, i8 255" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 50 'icmp' 'icmp_ln7_2' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.75ns)   --->   "%icmp_ln7_3 = icmp_eq  i23 %trunc_ln7, i23 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 51 'icmp' 'icmp_ln7_3' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln7_4 = icmp_ne  i8 %tmp_1, i8 255" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 52 'icmp' 'icmp_ln7_4' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.75ns)   --->   "%icmp_ln7_5 = icmp_eq  i23 %trunc_ln7_1, i23 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 53 'icmp' 'icmp_ln7_5' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (1.64ns)   --->   "%tmp_2 = fcmp_ole  i32 %bitcast_ln8, i32 %bitcast_ln7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 54 'fcmp' 'tmp_2' <Predicate = (icmp_ln6 & icmp_ln7 & icmp_ln7_1)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln7_1)   --->   "%or_ln7 = or i1 %icmp_ln7_3, i1 %icmp_ln7_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 55 'or' 'or_ln7' <Predicate = (icmp_ln7 & icmp_ln7_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln7_1)   --->   "%or_ln7_1 = or i1 %icmp_ln7_5, i1 %icmp_ln7_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 56 'or' 'or_ln7_1' <Predicate = (icmp_ln7 & icmp_ln7_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/2] (1.64ns)   --->   "%tmp_2 = fcmp_ole  i32 %bitcast_ln8, i32 %bitcast_ln7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 57 'fcmp' 'tmp_2' <Predicate = (icmp_ln7 & icmp_ln7_1)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln7_1)   --->   "%and_ln7 = and i1 %tmp_2, i1 %or_ln7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 58 'and' 'and_ln7' <Predicate = (icmp_ln7 & icmp_ln7_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln7_1 = and i1 %and_ln7, i1 %or_ln7_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 59 'and' 'and_ln7_1' <Predicate = (icmp_ln7 & icmp_ln7_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %and_ln7_1, void %if.else.i, void %if.then.i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:7]   --->   Operation 60 'br' 'br_ln7' <Predicate = (icmp_ln7 & icmp_ln7_1)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.88ns)   --->   "%f2_2 = add i32 %f2_1, i32 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:10]   --->   Operation 61 'add' 'f2_2' <Predicate = (icmp_ln7_1 & !and_ln7_1) | (!icmp_ln7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln10 = store i32 %f2_2, i32 %f2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:10]   --->   Operation 62 'store' 'store_ln10' <Predicate = (icmp_ln7_1 & !and_ln7_1) | (!icmp_ln7)> <Delay = 0.38>
ST_4 : Operation 63 [1/1] (0.88ns)   --->   "%f1_2 = add i32 %f1_1, i32 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:8]   --->   Operation 63 'add' 'f1_2' <Predicate = (icmp_ln7 & and_ln7_1) | (icmp_ln7 & !icmp_ln7_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln9 = store i32 %f1_2, i32 %f1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:9]   --->   Operation 64 'store' 'store_ln9' <Predicate = (icmp_ln7 & and_ln7_1) | (icmp_ln7 & !icmp_ln7_1)> <Delay = 0.38>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i32 %f2_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:10]   --->   Operation 65 'zext' 'zext_ln10' <Predicate = (icmp_ln7_1 & !and_ln7_1) | (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:10]   --->   Operation 66 'getelementptr' 'A_addr_2' <Predicate = (icmp_ln7_1 & !and_ln7_1) | (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (0.69ns)   --->   "%A_load_2 = load i4 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:10]   --->   Operation 67 'load' 'A_load_2' <Predicate = (icmp_ln7_1 & !and_ln7_1) | (!icmp_ln7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %idx_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:8]   --->   Operation 68 'getelementptr' 'temp_addr' <Predicate = (icmp_ln7 & and_ln7_1) | (icmp_ln7 & !icmp_ln7_1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln8 = store i32 %bitcast_ln8, i4 %temp_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:8]   --->   Operation 69 'store' 'store_ln8' <Predicate = (icmp_ln7 & and_ln7_1) | (icmp_ln7 & !icmp_ln7_1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.inc.i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:9]   --->   Operation 70 'br' 'br_ln9' <Predicate = (icmp_ln7 & and_ln7_1) | (icmp_ln7 & !icmp_ln7_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.39>
ST_6 : Operation 71 [1/2] (0.69ns)   --->   "%A_load_2 = load i4 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:10]   --->   Operation 71 'load' 'A_load_2' <Predicate = (icmp_ln7_1 & !and_ln7_1) | (!icmp_ln7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln10 = bitcast i32 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:10]   --->   Operation 72 'bitcast' 'bitcast_ln10' <Predicate = (icmp_ln7_1 & !and_ln7_1) | (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr i32 %temp, i64 0, i64 %idx_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:10]   --->   Operation 73 'getelementptr' 'temp_addr_1' <Predicate = (icmp_ln7_1 & !and_ln7_1) | (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.69ns)   --->   "%store_ln10 = store i32 %bitcast_ln10, i4 %temp_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/merge_sort/merge_sort_slow.c:10]   --->   Operation 74 'store' 'store_ln10' <Predicate = (icmp_ln7_1 & !and_ln7_1) | (!icmp_ln7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln7_1 & !and_ln7_1) | (!icmp_ln7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln6_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ i3_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx               (alloca       ) [ 0110000]
f1                (alloca       ) [ 0111100]
f2                (alloca       ) [ 0111100]
i3_1_read         (read         ) [ 0010000]
zext_ln6_2_read   (read         ) [ 0000000]
i1_1_read         (read         ) [ 0000000]
i2_2_read         (read         ) [ 0010000]
indvars_iv_read   (read         ) [ 0000000]
zext_ln6_2_cast   (zext         ) [ 0010000]
specinterface_ln0 (specinterface) [ 0000000]
store_ln0         (store        ) [ 0000000]
store_ln0         (store        ) [ 0000000]
store_ln0         (store        ) [ 0000000]
br_ln0            (br           ) [ 0000000]
idx_1             (load         ) [ 0111111]
f1_1              (load         ) [ 0111100]
f2_1              (load         ) [ 0111110]
specpipeline_ln0  (specpipeline ) [ 0000000]
icmp_ln6          (icmp         ) [ 0111100]
br_ln6            (br           ) [ 0000000]
specloopname_ln5  (specloopname ) [ 0000000]
icmp_ln7          (icmp         ) [ 0111111]
br_ln7            (br           ) [ 0000000]
icmp_ln7_1        (icmp         ) [ 0111111]
zext_ln8          (zext         ) [ 0000000]
A_addr            (getelementptr) [ 0101000]
br_ln7            (br           ) [ 0000000]
zext_ln7          (zext         ) [ 0000000]
A_addr_1          (getelementptr) [ 0101000]
add_ln6           (add          ) [ 0000000]
store_ln6         (store        ) [ 0000000]
br_ln6            (br           ) [ 0000000]
A_load            (load         ) [ 0000000]
bitcast_ln8       (bitcast      ) [ 0110110]
A_load_1          (load         ) [ 0000000]
bitcast_ln7       (bitcast      ) [ 0010100]
tmp               (partselect   ) [ 0000000]
trunc_ln7         (trunc        ) [ 0000000]
tmp_1             (partselect   ) [ 0000000]
trunc_ln7_1       (trunc        ) [ 0000000]
icmp_ln7_2        (icmp         ) [ 0010100]
icmp_ln7_3        (icmp         ) [ 0010100]
icmp_ln7_4        (icmp         ) [ 0010100]
icmp_ln7_5        (icmp         ) [ 0010100]
or_ln7            (or           ) [ 0000000]
or_ln7_1          (or           ) [ 0000000]
tmp_2             (fcmp         ) [ 0000000]
and_ln7           (and          ) [ 0000000]
and_ln7_1         (and          ) [ 0110111]
br_ln7            (br           ) [ 0000000]
f2_2              (add          ) [ 0000000]
store_ln10        (store        ) [ 0000000]
f1_2              (add          ) [ 0000000]
store_ln9         (store        ) [ 0000000]
zext_ln10         (zext         ) [ 0000000]
A_addr_2          (getelementptr) [ 0010001]
temp_addr         (getelementptr) [ 0000000]
store_ln8         (store        ) [ 0000000]
br_ln9            (br           ) [ 0000000]
A_load_2          (load         ) [ 0000000]
bitcast_ln10      (bitcast      ) [ 0000000]
temp_addr_1       (getelementptr) [ 0000000]
store_ln10        (store        ) [ 0000000]
br_ln0            (br           ) [ 0000000]
ret_ln0           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i2_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i1_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln6_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln6_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i3_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="idx_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="f1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="f2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i3_1_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_1_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln6_2_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="63" slack="0"/>
<pin id="74" dir="0" index="1" bw="63" slack="0"/>
<pin id="75" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln6_2_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i1_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i2_2_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i2_2_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvars_iv_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="A_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
<pin id="111" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 A_load_1/2 A_load_2/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="A_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="A_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="temp_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="64" slack="3"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/5 store_ln10/6 "/>
</bind>
</comp>

<comp id="142" class="1004" name="temp_addr_1_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="4"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_1/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln6_2_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="63" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6_2_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="idx_1_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="f1_1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f1_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="f2_1_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f2_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln6_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="63" slack="1"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln7_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln7_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln8_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln7_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln6_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln6_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="1"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="bitcast_ln8_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln8/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="bitcast_ln7_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln7_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln7_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln7_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_2/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln7_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="23" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_3/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln7_4_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_4/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln7_5_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="23" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_5/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="or_ln7_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="1" slack="1"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln7_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="1" slack="1"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_1/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="and_ln7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln7_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_1/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="f2_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f2_2/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln10_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="3"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="f1_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f1_2/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln9_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="3"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln10_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="3"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bitcast_ln10_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln10/6 "/>
</bind>
</comp>

<comp id="329" class="1005" name="idx_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="336" class="1005" name="f1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="f2_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i3_1_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_1_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="i2_2_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_2_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="zext_ln6_2_cast_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6_2_cast "/>
</bind>
</comp>

<comp id="365" class="1005" name="idx_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="3"/>
<pin id="367" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="f1_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2"/>
<pin id="373" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="f1_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="f2_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2"/>
<pin id="378" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="f2_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="icmp_ln6_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln7_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln7_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="A_addr_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="399" class="1005" name="A_addr_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="bitcast_ln8_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln8 "/>
</bind>
</comp>

<comp id="410" class="1005" name="bitcast_ln7_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln7 "/>
</bind>
</comp>

<comp id="415" class="1005" name="icmp_ln7_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln7_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln7_3_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln7_3 "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln7_4_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln7_4 "/>
</bind>
</comp>

<comp id="430" class="1005" name="icmp_ln7_5_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln7_5 "/>
</bind>
</comp>

<comp id="435" class="1005" name="and_ln7_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln7_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="A_addr_2_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="96" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="142" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="157"><net_src comp="72" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="84" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="78" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="90" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="176" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="179" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="176" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="205"><net_src comp="179" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="211"><net_src comp="173" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="103" pin="7"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="226"><net_src comp="103" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="103" pin="7"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="103" pin="7"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="103" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="103" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="228" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="238" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="52" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="242" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="252" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="292"><net_src comp="150" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="280" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="284" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="14" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="14" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="320" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="327"><net_src comp="103" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="332"><net_src comp="54" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="339"><net_src comp="58" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="346"><net_src comp="62" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="353"><net_src comp="66" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="358"><net_src comp="84" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="363"><net_src comp="154" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="368"><net_src comp="173" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="374"><net_src comp="176" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="379"><net_src comp="179" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="385"><net_src comp="182" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="187" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="192" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="96" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="402"><net_src comp="113" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="407"><net_src comp="218" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="413"><net_src comp="223" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="418"><net_src comp="256" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="423"><net_src comp="262" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="428"><net_src comp="268" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="433"><net_src comp="274" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="438"><net_src comp="294" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="121" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp | {5 6 }
 - Input state : 
	Port: merge_sort_Pipeline_VITIS_LOOP_6_1 : indvars_iv | {1 }
	Port: merge_sort_Pipeline_VITIS_LOOP_6_1 : i2_2 | {1 }
	Port: merge_sort_Pipeline_VITIS_LOOP_6_1 : i1_1 | {1 }
	Port: merge_sort_Pipeline_VITIS_LOOP_6_1 : zext_ln6_2 | {1 }
	Port: merge_sort_Pipeline_VITIS_LOOP_6_1 : i3_1 | {1 }
	Port: merge_sort_Pipeline_VITIS_LOOP_6_1 : A | {2 3 5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		br_ln6 : 2
		icmp_ln7 : 1
		br_ln7 : 2
		icmp_ln7_1 : 1
		zext_ln8 : 1
		A_addr : 2
		A_load : 3
		br_ln7 : 2
		zext_ln7 : 1
		A_addr_1 : 2
		A_load_1 : 3
		add_ln6 : 1
		store_ln6 : 2
	State 3
		bitcast_ln8 : 1
		bitcast_ln7 : 1
		tmp : 1
		trunc_ln7 : 1
		tmp_1 : 1
		trunc_ln7_1 : 1
		icmp_ln7_2 : 2
		icmp_ln7_3 : 2
		icmp_ln7_4 : 2
		icmp_ln7_5 : 2
		tmp_2 : 2
	State 4
		and_ln7 : 1
		and_ln7_1 : 1
		br_ln7 : 1
		store_ln10 : 1
		store_ln9 : 1
	State 5
		A_addr_2 : 1
		A_load_2 : 2
		store_ln8 : 1
	State 6
		bitcast_ln10 : 1
		store_ln10 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln6_fu_207       |    0    |    71   |
|    add   |         f2_2_fu_300        |    0    |    39   |
|          |         f1_2_fu_310        |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |       icmp_ln6_fu_182      |    0    |    29   |
|          |       icmp_ln7_fu_187      |    0    |    20   |
|          |      icmp_ln7_1_fu_192     |    0    |    20   |
|   icmp   |      icmp_ln7_2_fu_256     |    0    |    11   |
|          |      icmp_ln7_3_fu_262     |    0    |    16   |
|          |      icmp_ln7_4_fu_268     |    0    |    11   |
|          |      icmp_ln7_5_fu_274     |    0    |    16   |
|----------|----------------------------|---------|---------|
|    or    |        or_ln7_fu_280       |    0    |    2    |
|          |       or_ln7_1_fu_284      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |       and_ln7_fu_288       |    0    |    2    |
|          |      and_ln7_1_fu_294      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |    i3_1_read_read_fu_66    |    0    |    0    |
|          | zext_ln6_2_read_read_fu_72 |    0    |    0    |
|   read   |    i1_1_read_read_fu_78    |    0    |    0    |
|          |    i2_2_read_read_fu_84    |    0    |    0    |
|          | indvars_iv_read_read_fu_90 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fcmp   |         grp_fu_150         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   zext_ln6_2_cast_fu_154   |    0    |    0    |
|   zext   |       zext_ln8_fu_197      |    0    |    0    |
|          |       zext_ln7_fu_202      |    0    |    0    |
|          |      zext_ln10_fu_320      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|         tmp_fu_228         |    0    |    0    |
|          |        tmp_1_fu_242        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln7_fu_238      |    0    |    0    |
|          |     trunc_ln7_1_fu_252     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   280   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    A_addr_1_reg_399   |    4   |
|    A_addr_2_reg_439   |    4   |
|     A_addr_reg_394    |    4   |
|   and_ln7_1_reg_435   |    1   |
|  bitcast_ln7_reg_410  |   32   |
|  bitcast_ln8_reg_404  |   32   |
|      f1_1_reg_371     |   32   |
|       f1_reg_336      |   32   |
|      f2_1_reg_376     |   32   |
|       f2_reg_343      |   32   |
|   i2_2_read_reg_355   |   32   |
|   i3_1_read_reg_350   |   32   |
|    icmp_ln6_reg_382   |    1   |
|   icmp_ln7_1_reg_390  |    1   |
|   icmp_ln7_2_reg_415  |    1   |
|   icmp_ln7_3_reg_420  |    1   |
|   icmp_ln7_4_reg_425  |    1   |
|   icmp_ln7_5_reg_430  |    1   |
|    icmp_ln7_reg_386   |    1   |
|     idx_1_reg_365     |   64   |
|      idx_reg_329      |   64   |
|zext_ln6_2_cast_reg_360|   64   |
+-----------------------+--------+
|         Total         |   468  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_103 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_136 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_150    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_150    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   216  || 2.38771 ||    65   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   280  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   65   |
|  Register |    -   |   468  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   468  |   345  |
+-----------+--------+--------+--------+
