# RISC-V_Project
### Within the scope of this project, we are going to design ALU and Instruction decoder blocks of a RISC-V processor by using the basic SystemVerilog language features.
#### Turkish Presentation: https://youtu.be/S0RCmj7MAG0
