TimeQuest Timing Analyzer report for modulador-pwm
Thu Mar 24 02:33:29 2022
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Setup Times
 12. Hold Times
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; modulador-pwm                                      ;
; Device Family      ; MAX 10                                             ;
; Device Name        ; 10M08DAF484C8GES                                   ;
; Timing Models      ; Preliminary                                        ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clock                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clock }                                           ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 2.500 ; 12.500 ; 50.00      ; 1         ; 1           ; 45.0  ;        ;           ;            ; false    ; clock  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 5.000 ; 15.000 ; 50.00      ; 1         ; 1           ; 90.0  ;        ;           ;            ; false    ; clock  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 20.000 ; 50.0 MHz  ; 7.500 ; 17.500 ; 50.00      ; 1         ; 1           ; 135.0 ;        ;           ;            ; false    ; clock  ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[3] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 308.93 MHz ; 308.93 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.898 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 3.345 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 6.203 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.497 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.509 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 3.628 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 6.181 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 8.516 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 9.725 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 9.726 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 9.726 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.727 ; 0.000         ;
; clock                                           ; 9.932 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; m[*]      ; clock      ; 6.336 ; 6.371 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[3]     ; clock      ; 5.060 ; 5.038 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[4]     ; clock      ; 4.599 ; 4.593 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[5]     ; clock      ; 5.351 ; 5.331 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[6]     ; clock      ; 6.336 ; 6.371 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[7]     ; clock      ; 5.031 ; 4.980 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[8]     ; clock      ; 4.910 ; 4.940 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; m[*]      ; clock      ; -3.644 ; -3.669 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[3]     ; clock      ; -4.036 ; -3.985 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[4]     ; clock      ; -3.644 ; -3.669 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[5]     ; clock      ; -4.316 ; -4.309 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[6]     ; clock      ; -5.264 ; -5.281 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[7]     ; clock      ; -4.082 ; -4.044 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[8]     ; clock      ; -3.962 ; -3.952 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; cnt[*]    ; clock      ; 6.078 ; 5.948 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clock      ; 6.046 ; 5.943 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clock      ; 4.834 ; 4.736 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[2]   ; clock      ; 4.794 ; 4.697 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[3]   ; clock      ; 6.078 ; 5.948 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[4]   ; clock      ; 4.804 ; 4.712 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[5]   ; clock      ; 5.908 ; 5.706 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[6]   ; clock      ; 4.801 ; 4.712 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; cnt[*]    ; clock      ; 4.107 ; 4.012 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clock      ; 5.309 ; 5.207 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clock      ; 4.146 ; 4.049 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[2]   ; clock      ; 4.107 ; 4.012 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[3]   ; clock      ; 5.340 ; 5.212 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[4]   ; clock      ; 4.117 ; 4.026 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[5]   ; clock      ; 5.177 ; 4.980 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[6]   ; clock      ; 4.114 ; 4.026 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 337.27 MHz ; 337.27 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.028 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 3.440 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 6.304 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 8.612 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.477 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 3.523 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 6.077 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 8.412 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 9.735 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 9.735 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 9.735 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.738 ; 0.000         ;
; clock                                           ; 9.944 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; m[*]      ; clock      ; 5.785 ; 5.713 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[3]     ; clock      ; 4.600 ; 4.476 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[4]     ; clock      ; 4.167 ; 4.080 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[5]     ; clock      ; 4.879 ; 4.787 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[6]     ; clock      ; 5.785 ; 5.713 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[7]     ; clock      ; 4.576 ; 4.422 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[8]     ; clock      ; 4.435 ; 4.377 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; m[*]      ; clock      ; -3.295 ; -3.251 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[3]     ; clock      ; -3.694 ; -3.521 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[4]     ; clock      ; -3.295 ; -3.251 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[5]     ; clock      ; -3.923 ; -3.803 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[6]     ; clock      ; -4.880 ; -4.671 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[7]     ; clock      ; -3.724 ; -3.575 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[8]     ; clock      ; -3.591 ; -3.525 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; cnt[*]    ; clock      ; 5.686 ; 5.439 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clock      ; 5.662 ; 5.422 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clock      ; 4.502 ; 4.343 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[2]   ; clock      ; 4.462 ; 4.312 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[3]   ; clock      ; 5.686 ; 5.439 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[4]   ; clock      ; 4.474 ; 4.323 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[5]   ; clock      ; 5.543 ; 5.216 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[6]   ; clock      ; 4.471 ; 4.325 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; cnt[*]    ; clock      ; 3.839 ; 3.693 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clock      ; 4.992 ; 4.758 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clock      ; 3.877 ; 3.722 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[2]   ; clock      ; 3.839 ; 3.693 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[3]   ; clock      ; 5.014 ; 4.774 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[4]   ; clock      ; 3.851 ; 3.703 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[5]   ; clock      ; 4.877 ; 4.560 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[6]   ; clock      ; 3.848 ; 3.704 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.900 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 4.330 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 6.991 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 9.477 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 2.817 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 5.348 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 7.777 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; clock                                           ; 9.628 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.759 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 9.760 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 9.760 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[3] ; 9.760 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; m[*]      ; clock      ; 2.590 ; 3.059 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[3]     ; clock      ; 2.051 ; 2.444 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[4]     ; clock      ; 1.872 ; 2.268 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[5]     ; clock      ; 2.170 ; 2.550 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[6]     ; clock      ; 2.590 ; 3.059 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[7]     ; clock      ; 2.053 ; 2.453 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[8]     ; clock      ; 2.000 ; 2.405 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; m[*]      ; clock      ; -1.480 ; -1.862 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[3]     ; clock      ; -1.614 ; -2.034 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[4]     ; clock      ; -1.480 ; -1.862 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[5]     ; clock      ; -1.696 ; -2.118 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[6]     ; clock      ; -2.097 ; -2.611 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[7]     ; clock      ; -1.625 ; -2.031 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[8]     ; clock      ; -1.574 ; -1.965 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; cnt[*]    ; clock      ; 2.473 ; 2.590 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clock      ; 2.425 ; 2.547 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clock      ; 1.932 ; 1.972 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[2]   ; clock      ; 1.919 ; 1.957 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[3]   ; clock      ; 2.473 ; 2.590 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[4]   ; clock      ; 1.923 ; 1.965 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[5]   ; clock      ; 2.370 ; 2.462 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[6]   ; clock      ; 1.923 ; 1.963 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; cnt[*]    ; clock      ; 1.633 ; 1.670 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clock      ; 2.119 ; 2.235 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clock      ; 1.646 ; 1.683 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[2]   ; clock      ; 1.633 ; 1.670 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[3]   ; clock      ; 2.164 ; 2.277 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[4]   ; clock      ; 1.637 ; 1.677 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[5]   ; clock      ; 2.066 ; 2.154 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[6]   ; clock      ; 1.637 ; 1.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 0.898 ; 0.182 ; N/A      ; N/A     ; 9.628               ;
;  clock                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 9.628               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 8.497 ; 0.182 ; N/A      ; N/A     ; 9.726               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.898 ; 7.777 ; N/A      ; N/A     ; 9.725               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 3.345 ; 5.348 ; N/A      ; N/A     ; 9.727               ;
;  pll|altpll_component|auto_generated|pll1|clk[3] ; 6.203 ; 2.817 ; N/A      ; N/A     ; 9.726               ;
; Design-wide TNS                                  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; m[*]      ; clock      ; 6.336 ; 6.371 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[3]     ; clock      ; 5.060 ; 5.038 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[4]     ; clock      ; 4.599 ; 4.593 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[5]     ; clock      ; 5.351 ; 5.331 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[6]     ; clock      ; 6.336 ; 6.371 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[7]     ; clock      ; 5.031 ; 4.980 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[8]     ; clock      ; 4.910 ; 4.940 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+
; m[*]      ; clock      ; -1.480 ; -1.862 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[3]     ; clock      ; -1.614 ; -2.034 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[4]     ; clock      ; -1.480 ; -1.862 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[5]     ; clock      ; -1.696 ; -2.118 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[6]     ; clock      ; -2.097 ; -2.611 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[7]     ; clock      ; -1.625 ; -2.031 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  m[8]     ; clock      ; -1.574 ; -1.965 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; cnt[*]    ; clock      ; 6.078 ; 5.948 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clock      ; 6.046 ; 5.943 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clock      ; 4.834 ; 4.736 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[2]   ; clock      ; 4.794 ; 4.697 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[3]   ; clock      ; 6.078 ; 5.948 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[4]   ; clock      ; 4.804 ; 4.712 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[5]   ; clock      ; 5.908 ; 5.706 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[6]   ; clock      ; 4.801 ; 4.712 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+
; cnt[*]    ; clock      ; 1.633 ; 1.670 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[0]   ; clock      ; 2.119 ; 2.235 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[1]   ; clock      ; 1.646 ; 1.683 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[2]   ; clock      ; 1.633 ; 1.670 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[3]   ; clock      ; 2.164 ; 2.277 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[4]   ; clock      ; 1.637 ; 1.677 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[5]   ; clock      ; 2.066 ; 2.154 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  cnt[6]   ; clock      ; 1.637 ; 1.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; s            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cnt[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cnt[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cnt[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cnt[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cnt[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cnt[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cnt[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------+
; Input Transition Times                                                ;
+--------------------+--------------+-----------------+-----------------+
; Pin                ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------+--------------+-----------------+-----------------+
; m[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; m[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; m[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; m[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; m[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; m[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; m[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; m[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; m[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TMS~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TCK~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_TDI~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_BOOT_SEL~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nCONFIG~   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_nSTATUS~   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_CONF_DONE~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+--------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.14e-09 V                   ; 2.38 V              ; -0.0512 V           ; 0.139 V                              ; 0.173 V                              ; 6.45e-10 s                  ; 8.56e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 7.14e-09 V                  ; 2.38 V             ; -0.0512 V          ; 0.139 V                             ; 0.173 V                             ; 6.45e-10 s                 ; 8.56e-10 s                 ; No                        ; No                        ;
; cnt[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.14e-09 V                   ; 2.38 V              ; -0.0512 V           ; 0.139 V                              ; 0.173 V                              ; 6.45e-10 s                  ; 8.56e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 7.14e-09 V                  ; 2.38 V             ; -0.0512 V          ; 0.139 V                             ; 0.173 V                             ; 6.45e-10 s                 ; 8.56e-10 s                 ; No                        ; No                        ;
; cnt[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.14e-09 V                   ; 2.38 V              ; -0.0512 V           ; 0.139 V                              ; 0.173 V                              ; 6.45e-10 s                  ; 8.56e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 7.14e-09 V                  ; 2.38 V             ; -0.0512 V          ; 0.139 V                             ; 0.173 V                             ; 6.45e-10 s                 ; 8.56e-10 s                 ; No                        ; No                        ;
; cnt[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.14e-09 V                   ; 2.38 V              ; -0.0512 V           ; 0.139 V                              ; 0.173 V                              ; 6.45e-10 s                  ; 8.56e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 7.14e-09 V                  ; 2.38 V             ; -0.0512 V          ; 0.139 V                             ; 0.173 V                             ; 6.45e-10 s                 ; 8.56e-10 s                 ; No                        ; No                        ;
; cnt[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.14e-09 V                   ; 2.38 V              ; -0.0512 V           ; 0.139 V                              ; 0.173 V                              ; 6.45e-10 s                  ; 8.56e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 7.14e-09 V                  ; 2.38 V             ; -0.0512 V          ; 0.139 V                             ; 0.173 V                             ; 6.45e-10 s                 ; 8.56e-10 s                 ; No                        ; No                        ;
; cnt[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.14e-09 V                   ; 2.38 V              ; -0.0512 V           ; 0.139 V                              ; 0.173 V                              ; 6.45e-10 s                  ; 8.56e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 7.14e-09 V                  ; 2.38 V             ; -0.0512 V          ; 0.139 V                             ; 0.173 V                             ; 6.45e-10 s                 ; 8.56e-10 s                 ; No                        ; No                        ;
; cnt[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.14e-09 V                   ; 2.38 V              ; -0.0512 V           ; 0.139 V                              ; 0.173 V                              ; 6.45e-10 s                  ; 8.56e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 7.14e-09 V                  ; 2.38 V             ; -0.0512 V          ; 0.139 V                             ; 0.173 V                             ; 6.45e-10 s                 ; 8.56e-10 s                 ; No                        ; No                        ;
; cnt[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.14e-09 V                   ; 2.38 V              ; -0.0512 V           ; 0.139 V                              ; 0.173 V                              ; 6.45e-10 s                  ; 8.56e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 7.14e-09 V                  ; 2.38 V             ; -0.0512 V          ; 0.139 V                             ; 0.173 V                             ; 6.45e-10 s                 ; 8.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.97e-09 V                   ; 2.36 V              ; -0.0426 V           ; 0.231 V                              ; 0.219 V                              ; 6.9e-10 s                   ; 8.54e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 8.97e-09 V                  ; 2.36 V             ; -0.0426 V          ; 0.231 V                             ; 0.219 V                             ; 6.9e-10 s                  ; 8.54e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.88e-07 V                   ; 2.35 V              ; -0.0328 V           ; 0.211 V                              ; 0.138 V                              ; 6.95e-10 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 2.32 V                      ; 7.88e-07 V                  ; 2.35 V             ; -0.0328 V          ; 0.211 V                             ; 0.138 V                             ; 6.95e-10 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; cnt[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.88e-07 V                   ; 2.35 V              ; -0.0328 V           ; 0.211 V                              ; 0.138 V                              ; 6.95e-10 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 2.32 V                      ; 7.88e-07 V                  ; 2.35 V             ; -0.0328 V          ; 0.211 V                             ; 0.138 V                             ; 6.95e-10 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; cnt[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.88e-07 V                   ; 2.35 V              ; -0.0328 V           ; 0.211 V                              ; 0.138 V                              ; 6.95e-10 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 2.32 V                      ; 7.88e-07 V                  ; 2.35 V             ; -0.0328 V          ; 0.211 V                             ; 0.138 V                             ; 6.95e-10 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; cnt[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.88e-07 V                   ; 2.35 V              ; -0.0328 V           ; 0.211 V                              ; 0.138 V                              ; 6.95e-10 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 2.32 V                      ; 7.88e-07 V                  ; 2.35 V             ; -0.0328 V          ; 0.211 V                             ; 0.138 V                             ; 6.95e-10 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; cnt[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.88e-07 V                   ; 2.35 V              ; -0.0328 V           ; 0.211 V                              ; 0.138 V                              ; 6.95e-10 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 2.32 V                      ; 7.88e-07 V                  ; 2.35 V             ; -0.0328 V          ; 0.211 V                             ; 0.138 V                             ; 6.95e-10 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; cnt[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.88e-07 V                   ; 2.35 V              ; -0.0328 V           ; 0.211 V                              ; 0.138 V                              ; 6.95e-10 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 2.32 V                      ; 7.88e-07 V                  ; 2.35 V             ; -0.0328 V          ; 0.211 V                             ; 0.138 V                             ; 6.95e-10 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; cnt[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.88e-07 V                   ; 2.35 V              ; -0.0328 V           ; 0.211 V                              ; 0.138 V                              ; 6.95e-10 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 2.32 V                      ; 7.88e-07 V                  ; 2.35 V             ; -0.0328 V          ; 0.211 V                             ; 0.138 V                             ; 6.95e-10 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; cnt[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.88e-07 V                   ; 2.35 V              ; -0.0328 V           ; 0.211 V                              ; 0.138 V                              ; 6.95e-10 s                  ; 1.02e-09 s                  ; Yes                        ; No                         ; 2.32 V                      ; 7.88e-07 V                  ; 2.35 V             ; -0.0328 V          ; 0.211 V                             ; 0.138 V                             ; 6.95e-10 s                 ; 1.02e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.02e-06 V                   ; 2.35 V              ; -0.0202 V           ; 0.196 V                              ; 0.191 V                              ; 8.8e-10 s                   ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.02e-06 V                  ; 2.35 V             ; -0.0202 V          ; 0.196 V                             ; 0.191 V                             ; 8.8e-10 s                  ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.4e-07 V                    ; 2.75 V              ; -0.0216 V           ; 0.338 V                              ; 0.041 V                              ; 2.94e-10 s                  ; 4.52e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.4e-07 V                   ; 2.75 V             ; -0.0216 V          ; 0.338 V                             ; 0.041 V                             ; 2.94e-10 s                 ; 4.52e-10 s                 ; No                        ; Yes                       ;
; cnt[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.4e-07 V                    ; 2.75 V              ; -0.0216 V           ; 0.338 V                              ; 0.041 V                              ; 2.94e-10 s                  ; 4.52e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.4e-07 V                   ; 2.75 V             ; -0.0216 V          ; 0.338 V                             ; 0.041 V                             ; 2.94e-10 s                 ; 4.52e-10 s                 ; No                        ; Yes                       ;
; cnt[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.4e-07 V                    ; 2.75 V              ; -0.0216 V           ; 0.338 V                              ; 0.041 V                              ; 2.94e-10 s                  ; 4.52e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.4e-07 V                   ; 2.75 V             ; -0.0216 V          ; 0.338 V                             ; 0.041 V                             ; 2.94e-10 s                 ; 4.52e-10 s                 ; No                        ; Yes                       ;
; cnt[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.4e-07 V                    ; 2.75 V              ; -0.0216 V           ; 0.338 V                              ; 0.041 V                              ; 2.94e-10 s                  ; 4.52e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.4e-07 V                   ; 2.75 V             ; -0.0216 V          ; 0.338 V                             ; 0.041 V                             ; 2.94e-10 s                 ; 4.52e-10 s                 ; No                        ; Yes                       ;
; cnt[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.4e-07 V                    ; 2.75 V              ; -0.0216 V           ; 0.338 V                              ; 0.041 V                              ; 2.94e-10 s                  ; 4.52e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.4e-07 V                   ; 2.75 V             ; -0.0216 V          ; 0.338 V                             ; 0.041 V                             ; 2.94e-10 s                 ; 4.52e-10 s                 ; No                        ; Yes                       ;
; cnt[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.4e-07 V                    ; 2.75 V              ; -0.0216 V           ; 0.338 V                              ; 0.041 V                              ; 2.94e-10 s                  ; 4.52e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.4e-07 V                   ; 2.75 V             ; -0.0216 V          ; 0.338 V                             ; 0.041 V                             ; 2.94e-10 s                 ; 4.52e-10 s                 ; No                        ; Yes                       ;
; cnt[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.4e-07 V                    ; 2.75 V              ; -0.0216 V           ; 0.338 V                              ; 0.041 V                              ; 2.94e-10 s                  ; 4.52e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.4e-07 V                   ; 2.75 V             ; -0.0216 V          ; 0.338 V                             ; 0.041 V                             ; 2.94e-10 s                 ; 4.52e-10 s                 ; No                        ; Yes                       ;
; cnt[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.4e-07 V                    ; 2.75 V              ; -0.0216 V           ; 0.338 V                              ; 0.041 V                              ; 2.94e-10 s                  ; 4.52e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.4e-07 V                   ; 2.75 V             ; -0.0216 V          ; 0.338 V                             ; 0.041 V                             ; 2.94e-10 s                 ; 4.52e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_TDO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.94e-07 V                   ; 2.71 V              ; -0.0266 V           ; 0.222 V                              ; 0.078 V                              ; 4.6e-10 s                   ; 5e-10 s                     ; No                         ; Yes                        ; 2.62 V                      ; 1.94e-07 V                  ; 2.71 V             ; -0.0266 V          ; 0.222 V                             ; 0.078 V                             ; 4.6e-10 s                  ; 5e-10 s                    ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 77       ; 0        ; 1        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 1        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 1        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 1        ; 0        ; 1        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 77       ; 0        ; 1        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 1        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 0        ; 1        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[3] ; 1        ; 0        ; 1        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Mar 24 02:33:21 2022
Info: Command: quartus_sta modulador-pwm -c modulador-pwm
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'modulador-pwm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock clock
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -phase 45.00 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -phase 135.00 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[3]} {pll|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332146): Worst-case setup slack is 0.898
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.898               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.345               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.203               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     8.497               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.509
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.509               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.628               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.181               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.516               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.725               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.726               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.726               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.727               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.932               0.000 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M08DAF484C8GES are preliminary
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.028               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.440               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.304               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     8.612               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.477               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.523               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     6.077               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.412               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.735               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.735               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.735               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.738               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.944               0.000 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.900               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.330               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.991               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.477               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.817               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.348               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.777               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.628               0.000 clock 
    Info (332119):     9.759               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.760               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.760               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.760               0.000 pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Thu Mar 24 02:33:29 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


