$date
  Sun Sep 18 20:07:42 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_componentex7 $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # f $end
$scope module instancia_componentex7 $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
#10000000
#20000000
1!
1#
1$
1&
#30000000
#40000000
#50000000
#60000000
