Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jul 18 14:49:52 2020
| Host         : DESKTOP-JP4319F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.177        0.000                      0                   41        0.177        0.000                      0                   41        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              7.177        0.000                      0                   41        0.177        0.000                      0                   41        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/res_load_reg_100_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.668ns (33.286%)  route 1.339ns (66.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=9, routed)           1.041     2.532    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X35Y71         LUT4 (Prop_lut4_I3_O)        0.150     2.682 r  bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_1/O
                         net (fo=1, routed)           0.298     2.980    bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_1_n_1
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.732    10.157    bd_0_i/hls_inst/inst/res_load_reg_100_reg
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  7.177    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.642ns (27.213%)  route 1.717ns (72.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           1.130     2.621    bd_0_i/hls_inst/inst/ap_CS_fsm_state2
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.124     2.745 r  bd_0_i/hls_inst/inst/sub_ln81_reg_262[3]_i_1/O
                         net (fo=4, routed)           0.587     3.332    bd_0_i/hls_inst/inst/j_0_reg_890
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.642ns (27.213%)  route 1.717ns (72.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           1.130     2.621    bd_0_i/hls_inst/inst/ap_CS_fsm_state2
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.124     2.745 r  bd_0_i/hls_inst/inst/sub_ln81_reg_262[3]_i_1/O
                         net (fo=4, routed)           0.587     3.332    bd_0_i/hls_inst/inst/j_0_reg_890
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.642ns (27.213%)  route 1.717ns (72.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           1.130     2.621    bd_0_i/hls_inst/inst/ap_CS_fsm_state2
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.124     2.745 r  bd_0_i/hls_inst/inst/sub_ln81_reg_262[3]_i_1/O
                         net (fo=4, routed)           0.587     3.332    bd_0_i/hls_inst/inst/j_0_reg_890
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[2]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.642ns (27.213%)  route 1.717ns (72.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=8, routed)           1.130     2.621    bd_0_i/hls_inst/inst/ap_CS_fsm_state2
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.124     2.745 r  bd_0_i/hls_inst/inst/sub_ln81_reg_262[3]_i_1/O
                         net (fo=4, routed)           0.587     3.332    bd_0_i/hls_inst/inst/j_0_reg_890
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y73         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[3]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_0_reg_89_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.940ns (36.476%)  route 1.637ns (63.524%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/Q
                         net (fo=14, routed)          0.902     2.331    bd_0_i/hls_inst/inst/zext_ln81_3_fu_218_p1[2]
    SLICE_X32Y71         LUT3 (Prop_lut3_I1_O)        0.153     2.484 r  bd_0_i/hls_inst/inst/j_0_reg_89[1]_i_2/O
                         net (fo=2, routed)           0.735     3.219    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X35Y71         LUT6 (Prop_lut6_I2_O)        0.331     3.550 r  bd_0_i/hls_inst/inst/j_0_reg_89[0]_i_1/O
                         net (fo=1, routed)           0.000     3.550    bd_0_i/hls_inst/inst/j_0_reg_89[0]_i_1_n_1
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_89_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_89_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X35Y71         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/j_0_reg_89_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -3.550    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.195%)  route 1.477ns (71.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/Q
                         net (fo=14, routed)          0.921     2.350    bd_0_i/hls_inst/inst/zext_ln81_3_fu_218_p1[2]
    SLICE_X32Y71         LUT3 (Prop_lut3_I1_O)        0.124     2.474 r  bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2/O
                         net (fo=4, routed)           0.557     3.030    bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2_n_1
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.449    10.440    bd_0_i/hls_inst/inst/res_load_reg_100_reg
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.195%)  route 1.477ns (71.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/Q
                         net (fo=14, routed)          0.921     2.350    bd_0_i/hls_inst/inst/zext_ln81_3_fu_218_p1[2]
    SLICE_X32Y71         LUT3 (Prop_lut3_I1_O)        0.124     2.474 r  bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2/O
                         net (fo=4, routed)           0.557     3.030    bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2_n_1
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[2])
                                                     -0.449    10.440    bd_0_i/hls_inst/inst/res_load_reg_100_reg
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.580ns (28.195%)  route 1.477ns (71.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/Q
                         net (fo=14, routed)          0.921     2.350    bd_0_i/hls_inst/inst/zext_ln81_3_fu_218_p1[2]
    SLICE_X32Y71         LUT3 (Prop_lut3_I1_O)        0.124     2.474 r  bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2/O
                         net (fo=4, routed)           0.557     3.030    bd_0_i/hls_inst/inst/res_load_reg_100_reg_i_2_n_1
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/res_load_reg_100_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.449    10.440    bd_0_i/hls_inst/inst/res_load_reg_100_reg
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/res_addr_reg_281_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.642ns (28.872%)  route 1.582ns (71.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=9, routed)           1.041     2.532    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X35Y71         LUT3 (Prop_lut3_I0_O)        0.124     2.656 r  bd_0_i/hls_inst/inst/res_addr_reg_281[3]_i_1/O
                         net (fo=6, routed)           0.541     3.197    bd_0_i/hls_inst/inst/k_0_reg_1130
    SLICE_X33Y71         FDRE                                         r  bd_0_i/hls_inst/inst/res_addr_reg_281_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y71         FDRE                                         r  bd_0_i/hls_inst/inst/res_addr_reg_281_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X33Y71         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/res_addr_reg_281_reg[0]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -3.197    
  -------------------------------------------------------------------
                         slack                                  7.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_271_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_0_reg_89_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.053%)  route 0.073ns (22.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_271_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/j_reg_271_reg[1]/Q
                         net (fo=2, routed)           0.073     0.631    bd_0_i/hls_inst/inst/j_reg_271[1]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.098     0.729 r  bd_0_i/hls_inst/inst/j_0_reg_89[1]_i_1/O
                         net (fo=1, routed)           0.000     0.729    bd_0_i/hls_inst/inst/j_0_reg_89[1]_i_1_n_1
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_89_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_89_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/j_0_reg_89_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=4, routed)           0.088     0.647    bd_0_i/hls_inst/inst/ap_CS_fsm_state5
    SLICE_X32Y71         LUT4 (Prop_lut4_I3_O)        0.098     0.745 r  bd_0_i/hls_inst/inst/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     0.745    bd_0_i/hls_inst/inst/ap_NS_fsm[3]
    SLICE_X32Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/j_0_reg_89_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.983%)  route 0.108ns (34.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_89_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/j_0_reg_89_reg[1]/Q
                         net (fo=13, routed)          0.108     0.682    bd_0_i/hls_inst/inst/j_0_reg_89_reg_n_1_[1]
    SLICE_X35Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.727 r  bd_0_i/hls_inst/inst/k_0_reg_113[0]_i_1/O
                         net (fo=1, routed)           0.000     0.727    bd_0_i/hls_inst/inst/k_0_reg_113[0]_i_1_n_1
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/k_0_reg_113_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/k_reg_289_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_113_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.247ns (71.184%)  route 0.100ns (28.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_289_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/k_reg_289_reg[1]/Q
                         net (fo=2, routed)           0.100     0.658    bd_0_i/hls_inst/inst/k_reg_289[1]
    SLICE_X32Y72         LUT6 (Prop_lut6_I1_O)        0.099     0.757 r  bd_0_i/hls_inst/inst/k_0_reg_113[1]_i_1/O
                         net (fo=1, routed)           0.000     0.757    bd_0_i/hls_inst/inst/k_0_reg_113[1]_i_1_n_1
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_113_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/k_0_reg_113_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_271_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_271_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_271_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/j_reg_271_reg[0]/Q
                         net (fo=2, routed)           0.148     0.722    bd_0_i/hls_inst/inst/j_reg_271[0]
    SLICE_X34Y71         LUT3 (Prop_lut3_I2_O)        0.045     0.767 r  bd_0_i/hls_inst/inst/j_reg_271[0]_i_1/O
                         net (fo=1, routed)           0.000     0.767    bd_0_i/hls_inst/inst/j_reg_271[0]_i_1_n_1
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_271_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_271_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/j_reg_271_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.968%)  route 0.152ns (42.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=5, routed)           0.152     0.726    bd_0_i/hls_inst/inst/res_we0
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.045     0.771 r  bd_0_i/hls_inst/inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     0.771    bd_0_i/hls_inst/inst/ap_NS_fsm[2]
    SLICE_X32Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.820%)  route 0.165ns (50.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/Q
                         net (fo=13, routed)          0.165     0.739    bd_0_i/hls_inst/inst/zext_ln81_1_fu_148_p1[2]
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.543%)  route 0.174ns (45.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y73         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDSE (Prop_fdse_C_Q)         0.164     0.574 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.174     0.748    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X32Y72         LUT5 (Prop_lut5_I3_O)        0.045     0.793 r  bd_0_i/hls_inst/inst/i_0_reg_78[0]_i_1/O
                         net (fo=1, routed)           0.000     0.793    bd_0_i/hls_inst/inst/i_0_reg_78[0]_i_1_n_1
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y72         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y72         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y73         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDSE (Prop_fdse_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.175     0.749    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X32Y73         LUT5 (Prop_lut5_I0_O)        0.045     0.794 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.794    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X32Y73         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y73         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y73         FDSE (Hold_fdse_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_271_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_271_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.250ns (62.143%)  route 0.152ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_271_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/j_reg_271_reg[1]/Q
                         net (fo=2, routed)           0.152     0.710    bd_0_i/hls_inst/inst/j_reg_271[1]
    SLICE_X34Y71         LUT4 (Prop_lut4_I3_O)        0.102     0.812 r  bd_0_i/hls_inst/inst/j_reg_271[1]_i_1/O
                         net (fo=1, routed)           0.000     0.812    bd_0_i/hls_inst/inst/j_reg_271[1]_i_1_n_1
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_271_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=27, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X34Y71         FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_271_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/j_reg_271_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y28   bd_0_i/hls_inst/inst/res_load_reg_100_reg/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y73  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y73  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y73  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y73  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[3]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X32Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y73  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y73  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y73  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y73  bd_0_i/hls_inst/inst/sub_ln81_reg_262_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y71  bd_0_i/hls_inst/inst/zext_ln79_reg_276_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X32Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X32Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y71  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C



