
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105007                       # Number of seconds simulated
sim_ticks                                105007411500                       # Number of ticks simulated
final_tick                               16549409324500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71342                       # Simulator instruction rate (inst/s)
host_op_rate                                    93801                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               74914000                       # Simulator tick rate (ticks/s)
host_mem_usage                                2862032                       # Number of bytes of host memory used
host_seconds                                  1401.71                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     131480909                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         172243392                       # Number of bytes read from this memory
system.physmem.bytes_read::total            172244352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             960                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     82519552                       # Number of bytes written to this memory
system.physmem.bytes_written::total          82519552                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 15                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2691303                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2691318                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1289368                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1289368                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 9142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1640297476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1640306618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            9142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               9142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         785845026                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              785845026                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         785845026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                9142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1640297476                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2426151644                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2691919                       # number of replacements
system.l2.tagsinuse                       4090.338770                       # Cycle average of tags in use
system.l2.total_refs                          1695991                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2696014                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.629074                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16444890988000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.585290                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.030589                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            4077.722891                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003073                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.995538                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998618                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               221113                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  221113                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1479667                       # number of Writeback hits
system.l2.Writeback_hits::total               1479667                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               4879                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4879                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                225992                       # number of demand (read+write) hits
system.l2.demand_hits::total                   225992                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               225992                       # number of overall hits
system.l2.overall_hits::total                  225992                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            2691212                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2691227                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  92                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2691304                       # number of demand (read+write) misses
system.l2.demand_misses::total                2691319                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 15                       # number of overall misses
system.l2.overall_misses::cpu.data            2691304                       # number of overall misses
system.l2.overall_misses::total               2691319                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst       956500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 154562549000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    154563505500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      5024000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5024000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst        956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  154567573000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     154568529500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst       956500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 154567573000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    154568529500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2912325                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2912340                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1479667                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1479667                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           4971                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4971                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2917296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2917311                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2917296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2917311                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.924077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.924077                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018507                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.922534                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922534                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.922534                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922534                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 63766.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57432.320085                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57432.355390                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 54608.695652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54608.695652                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 63766.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 57432.223562                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57432.258866                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 63766.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 57432.223562                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57432.258866                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1289368                       # number of writebacks
system.l2.writebacks::total                   1289368                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       2691212                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2691227                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             92                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2691304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2691319                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2691304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2691319                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst       776000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 121783229500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 121784005500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3895000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3895000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst       776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 121787124500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121787900500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst       776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 121787124500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121787900500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.924077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.924077                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.018507                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018507                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.922534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.922534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.922534                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 51733.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 45252.187304                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45252.223428                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 42336.956522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 42336.956522                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 51733.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 45252.087650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45252.123773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 51733.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 45252.087650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45252.123773                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                10184552                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10184552                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            201351                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3512796                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3485404                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.220222                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        210014823                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11151729                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      112952335                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    10184552                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3485404                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23507761                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2473278                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               78052963                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  11042469                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7688                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          114968993                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.307728                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.699551                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 91461380     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   211038      0.18%     79.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   193246      0.17%     79.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30069      0.03%     79.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2878080      2.50%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  7483806      6.51%     88.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   480834      0.42%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      288      0.00%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12230252     10.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            114968993                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.048494                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.537830                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 15840741                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              73463873                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  19620040                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3787791                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2256540                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              149758762                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2256540                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21100355                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                46537260                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17909955                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              27164876                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              148944321                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                440958                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               10757201                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              14693074                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           179410271                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             452971232                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        452971232                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             158232972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 21177203                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  60102889                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             27760025                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            26720922                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               165                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               16                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  148429489                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 138564635                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             35691                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        16946969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     36535935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     114968993                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.205235                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.595191                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            58238498     50.66%     50.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17279870     15.03%     65.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16930115     14.73%     80.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12257184     10.66%     91.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5434233      4.73%     95.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2103762      1.83%     97.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              680076      0.59%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2045255      1.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       114968993                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3726376     41.49%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2902495     32.32%     73.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2352744     26.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                87      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              87972129     63.49%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25419396     18.34%     81.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            25173023     18.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              138564635                       # Type of FU issued
system.cpu.iq.rate                           0.659785                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8981615                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.064819                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          401115569                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         165376486                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    138076608                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              147546163                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              342                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3662227                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2365615                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         17065                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2256540                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                33048430                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2441806                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           148429489                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4812                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              27760025                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             26720922                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1597898                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1632                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             28                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          50567                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       169820                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               220387                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             138382856                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25316820                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            181779                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     50483131                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8874840                       # Number of branches executed
system.cpu.iew.exec_stores                   25166311                       # Number of stores executed
system.cpu.iew.exec_rate                     0.658919                       # Inst execution rate
system.cpu.iew.wb_sent                      138079826                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     138076608                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 101104035                       # num instructions producing a value
system.cpu.iew.wb_consumers                 206805514                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.657461                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.488885                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        16948624                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            201351                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    112712453                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.166516                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.091376                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     63939776     56.73%     56.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26260627     23.30%     80.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3774747      3.35%     83.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8314758      7.38%     90.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1087393      0.96%     91.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1223042      1.09%     92.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1273952      1.13%     93.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        87244      0.08%     94.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6750914      5.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    112712453                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000004                       # Number of instructions committed
system.cpu.commit.committedOps              131480909                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       48453084                       # Number of memory references committed
system.cpu.commit.loads                      24097787                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8581311                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 131480908                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               6750914                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    254391072                       # The number of ROB reads
system.cpu.rob.rob_writes                   299115678                       # The number of ROB writes
system.cpu.timesIdled                         1929474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        95045830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000004                       # Number of Instructions Simulated
system.cpu.committedOps                     131480909                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000004                       # Number of Instructions Simulated
system.cpu.cpi                               2.100148                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.100148                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.476157                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.476157                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                346162676                       # number of integer regfile reads
system.cpu.int_regfile_writes               165165015                       # number of integer regfile writes
system.cpu.misc_regfile_reads                69287738                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 14.999919                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11042442                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     15                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               736162.800000                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      14.999919                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.029297                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.029297                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     11042442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11042442                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      11042442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11042442                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     11042442                       # number of overall hits
system.cpu.icache.overall_hits::total        11042442                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           27                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            27                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           27                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             27                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           27                       # number of overall misses
system.cpu.icache.overall_misses::total            27                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      1419500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1419500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      1419500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1419500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      1419500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1419500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     11042469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11042469                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     11042469                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11042469                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     11042469                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11042469                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52574.074074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52574.074074                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52574.074074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52574.074074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52574.074074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52574.074074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst       972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       972000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst       972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       972000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst       972000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       972000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        64800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        64800                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        64800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        64800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        64800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        64800                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2916783                       # number of replacements
system.cpu.dcache.tagsinuse                511.911285                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 45555066                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2917295                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  15.615516                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16444493682000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.911285                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999827                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999827                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21204750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21204750                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24350316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24350316                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      45555066                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45555066                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45555066                       # number of overall hits
system.cpu.dcache.overall_hits::total        45555066                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4093157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4093157                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4972                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4972                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4098129                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4098129                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4098129                       # number of overall misses
system.cpu.dcache.overall_misses::total       4098129                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 222143429000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 222143429000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     69097880                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69097880                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 222212526880                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 222212526880                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 222212526880                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 222212526880                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     25297907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25297907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24355288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24355288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     49653195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49653195                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     49653195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49653195                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.161798                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.161798                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.082535                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082535                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.082535                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082535                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54271.905280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54271.905280                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13897.401448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13897.401448                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54222.921455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54222.921455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54222.921455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54222.921455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       827576                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             84577                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.784882                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1479667                       # number of writebacks
system.cpu.dcache.writebacks::total           1479667                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1180831                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1180831                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1180832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1180832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1180832                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1180832                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2912326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2912326                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4971                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4971                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2917297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2917297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2917297                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2917297                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 159936403000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 159936403000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     59144880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     59144880                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 159995547880                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 159995547880                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 159995547880                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 159995547880                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.115121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.115121                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.058753                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058753                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.058753                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058753                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54917.067320                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54917.067320                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11897.984309                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11897.984309                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54843.763895                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54843.763895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54843.763895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54843.763895                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
