# Reading pref.tcl
# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/EE214_Experiments/Week3/2to4_Decoder/Gates.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:29 on Aug 11,2021
# vcom -reportprogress 300 -93 -work work E:/EE214_Experiments/Week3/2to4_Decoder/Gates.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# -- Compiling entity Full_Adder
# -- Compiling architecture Equations of Full_Adder
# -- Compiling entity AND_3
# -- Compiling architecture Equations of AND_3
# End time: 15:15:30 on Aug 11,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/EE214_Experiments/Week3/2to4_Decoder/DUT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:30 on Aug 11,2021
# vcom -reportprogress 300 -93 -work work E:/EE214_Experiments/Week3/2to4_Decoder/DUT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 15:15:30 on Aug 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/EE214_Experiments/Week3/2to4_Decoder/Decoder_2to4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:30 on Aug 11,2021
# vcom -reportprogress 300 -93 -work work E:/EE214_Experiments/Week3/2to4_Decoder/Decoder_2to4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity decoder_2to4
# -- Compiling architecture Struct of decoder_2to4
# End time: 15:15:30 on Aug 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/EE214_Experiments/Week3/2to4_Decoder/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:15:30 on Aug 11,2021
# vcom -reportprogress 300 -93 -work work E:/EE214_Experiments/Week3/2to4_Decoder/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 15:15:30 on Aug 11,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 15:15:30 on Aug 11,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# ** Warning: (vsim-7) Failed to open VHDL file "TRACEFILE.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# Loading work.dut(dutwrap)
# Loading work.gates
# Loading work.decoder_2to4(struct)
# Loading work.inverter(equations)
# Loading work.and_3(equations)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-7) Failed to open VHDL file "TRACEFILE.txt" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /testbench/line__71 File: E:/EE214_Experiments/Week3/2to4_Decoder/Testbench.vhd
# Fatal error in Process line__71 at E:/EE214_Experiments/Week3/2to4_Decoder/Testbench.vhd line 91
# 
# HDL call sequence:
# Stopped at E:/EE214_Experiments/Week3/2to4_Decoder/Testbench.vhd 91 Process line__71
# 
# End time: 15:15:54 on Aug 11,2021, Elapsed time: 0:00:24
# Errors: 1, Warnings: 1
