<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<title>gem5</title>


<link rel="stylesheet" type="text/css" href="/htmlize.css"/>
<link rel="stylesheet" type="text/css" href="./htmlize.css"/>
<link rel="stylesheet" type="text/css" href="../htmlize.css"/>
<link rel="stylesheet" type="text/css" href="/readtheorg.css"/>
<link rel="stylesheet" type="text/css" href="./readtheorg.css"/>
<link rel="stylesheet" type="text/css" href="../readtheorg.css"/>
<script src="https://ajax.googleapis.com/ajax/libs/jquery/2.1.3/jquery.min.js"></script>
<script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.4/js/bootstrap.min.js"></script>
<script type="text/javascript" src="https://fniessen.github.io/org-html-themes/src/lib/js/jquery.stickytableheaders.min.js"></script>
<script type="text/javascript" src="https://fniessen.github.io/org-html-themes/src/readtheorg_theme/js/readtheorg.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-AMS_HTML"></script>
<link rel="stylesheet" type="text/css" href="/main.css" media="screen" />
<link rel="stylesheet" type="text/css" href="../main.css" media="screen" />
<link rel="stylesheet" type="text/css" href="./main.css" media="screen" />
<link rel = "icon" href = "/icon.png"  type = "image/x-icon">
</head>
<body>
<div id="content" class="content">
<h1 class="title">gem5</h1>
<div id="table-of-contents" role="doc-toc">
<h2>Table of Contents</h2>
<div id="text-table-of-contents" role="doc-toc">
<ul>
<li><a href="#org0000039">1. gem5</a>
<ul>
<li><a href="#org0000001">1.1. cpu model</a></li>
<li><a href="#org0000004">1.2. O3PipeView</a></li>
<li><a href="#org0000015">1.3. memory model</a>
<ul>
<li><a href="#org0000012">1.3.1. contention</a></li>
</ul>
</li>
<li><a href="#org000001e">1.4. checkpoint</a>
<ul>
<li><a href="#org0000018">1.4.1. 创建 checkpoint</a></li>
<li><a href="#org000001b">1.4.2. 使用 checkpoint</a></li>
</ul>
</li>
<li><a href="#org000002c">1.5. simpoint</a>
<ul>
<li><a href="#org0000023">1.5.1. 产生 simpoint 数据</a></li>
<li><a href="#org0000026">1.5.2. 使用 simpoint 产生 checkpoint</a></li>
<li><a href="#org0000029">1.5.3. 使用 checkpoint</a></li>
</ul>
</li>
<li><a href="#org0000036">1.6. 其它</a>
<ul>
<li><a href="#org000002f">1.6.1. tick/cycle</a></li>
<li><a href="#org0000033">1.6.2. insn decoder</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
</div>

<div id="outline-container-org0000039" class="outline-2">
<h2 id="org0000039"><span class="section-number-2">1.</span> gem5</h2>
<div class="outline-text-2" id="text-1">
</div>
<div id="outline-container-org0000001" class="outline-3">
<h3 id="org0000001"><span class="section-number-3">1.1.</span> cpu model</h3>
<div class="outline-text-3" id="text-1-1">
<p>
<a href="https://www.gem5.org/documentation/general_docs/cpu_models/O3CPU">https://www.gem5.org/documentation/general_docs/cpu_models/O3CPU</a>
</p>

<p>
<a href="https://carrv.github.io/2017/papers/roelke-risc5-carrv2017.pdf">https://carrv.github.io/2017/papers/roelke-risc5-carrv2017.pdf</a>
</p>

<p>
gem5 的 cpu 分为几种:
</p>

<ol class="org-ol">
<li><p>
atomic
</p>

<p>
每条指令一个 cycle, 访存时没有时间的概念
</p></li>

<li><p>
timing
</p>

<p>
atomic 的基础上访存时有时间的概念
</p></li>

<li><p>
minor
</p>

<p>
timing 的基础上每条指令的 cycle 和 FU 有关, 有流水线, 但是 in-order
</p></li>

<li><p>
o3
</p>

<p>
在 minor 的基础上支持 out-of-order
</p></li>
</ol>

<p>
一个不太准确的模拟速度的对比:
</p>

<pre class="example" id="org0000000">
+------+    -&gt;20    +--------+ -&gt;3 +--------+  -&gt;10 +---------+ -&gt;10 +--------+
|  rtl |------------|   o3   |-----| atomic |-------+  fpga   |------|  qemu  |
+------+            +--------+     +--------+       +---------+      +--------+
</pre>

<p>
其中 `A -&gt;n B` 指 B 比 A 快 n 倍
</p>
</div>
</div>

<div id="outline-container-org0000004" class="outline-3">
<h3 id="org0000004"><span class="section-number-3">1.2.</span> O3PipeView</h3>
<div class="outline-text-3" id="text-1-2">
<p>
<a href="https://www.gem5.org/documentation/general_docs/cpu_models/visualization/">https://www.gem5.org/documentation/general_docs/cpu_models/visualization/</a>
</p>

<p>
<a href="https://github.com/shioyadan/Konata">https://github.com/shioyadan/Konata</a>
</p>

<p>
通过 O3PipeView, 可以看到:
</p>

<ul class="org-ul">
<li>O3 cpu 支持超标量</li>

<li>分支预测失败导致的指令 flush</li>

<li>icache 对指令 fetch 的影响</li>

<li>dcache 对 load/store 的影响</li>

<li>数据依赖对流水线的影响</li>

<li>ROB 对流水线的影响</li>
</ul>
</div>
</div>

<div id="outline-container-org0000015" class="outline-3">
<h3 id="org0000015"><span class="section-number-3">1.3.</span> memory model</h3>
<div class="outline-text-3" id="text-1-3">
<p>
<a href="https://www.gem5.org/documentation/general_docs/memory_system/">https://www.gem5.org/documentation/general_docs/memory_system/</a>
</p>

<p>
<a href="https://github.com/sunwayforever/gem5">https://github.com/sunwayforever/gem5</a>
</p>

<pre class="example" id="org0000007">
$&gt; gh repo clone sunwayforever/gem5
$&gt; cd &lt;path_to_gem5&gt;/configs/toy
$&gt; make gem5
$&gt; make hello_cache
</pre>

<p>
有几种不同的 memory 工作模式:
</p>

<ol class="org-ol">
<li>atomic</li>

<li>functional</li>

<li>timing</li>
</ol>

<p>
其中前两者没有时间的概念, 例如 slave port 的 `recvFunctional(pkt)` 会直接以
nested function call 的形式调用到底层的 membus, 通过参数的直接 pkt 返回结果.
</p>

<p>
而 timing 有时间的概念, slave port 收到 `recvTimingReq(pkt)` 后需要在收到底层回复后通过 `sendTimingResp` 返回结果
</p>

<p>
functional 可以用来做一些和模拟本身无关的一些访存动作, 例如 load elf
</p>

<p>
hello_cache 的代码展示了一个简单的 cache 的工作过程:
</p>

<ol class="org-ol">
<li>cpu_side 通过 `recvTimingReq` 收到来自 cpu 的请求</li>

<li>cpu_side 通过 simple_cache 把请求通过 mem_side 的 `sendTimingReq` 发送给
membus</li>

<li>过一段时间后 mem_side 的 `recvTimingResp` 收到 membus 的回复</li>

<li>mem_side 通过 simple_cache 把回复通过 cpu_side 的 `sendTimingResp` 把回复发送经 cpu</li>
</ol>

<p>
对于 slave port (cpu_side), 函数的命名为 `recv..Req`, `send..Resp`
</p>

<p>
对于 master port (mem_side), 函数的命名为 `send..Req`, `recv..Resp`
</p>
</div>

<div id="outline-container-org0000012" class="outline-4">
<h4 id="org0000012"><span class="section-number-4">1.3.1.</span> contention</h4>
<div class="outline-text-4" id="text-1-3-1">
<p>
另外, 在 timing 模式下, port 与外界的交互需要处理有 contention 的情况
</p>
</div>

<div id="outline-container-org0000008" class="outline-5">
<h5 id="org0000008"><span class="section-number-5">1.3.1.1.</span> cpu_side</h5>
<div class="outline-text-5" id="text-1-3-1-1">
<p>
cpu_side 收到 `recvTimingReq` 时, 可以返回 false 表示暂时无法处理该请求. 但 cpu
并不会自动重发请求: 需要 cpu_side 通过 `sendRetryReq` 通过 cpu 重新发送
`recvTimingReq`
</p>

<p>
cpu_side 通过 `sendTimingResq` 时, cpu 可以返回 false 表示无法处理, 同样的,
cpu_side 不会主动重发 `sendTimingResq`, 而是需要通过 cpu 发送的 `recvRespRetry`
</p>
</div>
</div>

<div id="outline-container-org000000b" class="outline-5">
<h5 id="org000000b"><span class="section-number-5">1.3.1.2.</span> mem_side</h5>
<div class="outline-text-5" id="text-1-3-1-2">
<p>
mem_side 通过 `sendTimingReq` 时, membus 返回 false, mem_side 需要等待 membus 的
`recvReqRetry`
</p>

<p>
membus 通过 `recvTimingResq` 时, mem_side 返回 false, mem_side 需要发送
`sendRetryResp` 给 membus
</p>
</div>
</div>

<div id="outline-container-org000000f" class="outline-5">
<h5 id="org000000f"><span class="section-number-5">1.3.1.3.</span> 总结</h5>
<div class="outline-text-5" id="text-1-3-1-3">
<pre class="example" id="org000000e">
        +-----------------------+             +-----------------------+
        | cpu_side              |             | mem_side              |
        |  +------------------+ |             |  +------------------+ |
+-----+ |  |  recvTimingReq   | |  +--------+ |  |  sendTimingReq   | |  +--------+
|     | |  |  --------------&gt; | |  |        | |  |  -------------&gt;  | |  |        |
|     |-+-&gt;|  sendRetryReq    +-+-&gt;|        +-+-&gt;|  recvReqRetry    |-+-&gt;|        |
| cpu | |  |  &lt;-------------  | |  | simple | |  |  &lt;-------------  | |  |        |
|     | |  +------------------+ |  | cache  | |  +------------------+ |  | membus |
|     | |  +------------------+ |  |        | |  +------------------+ |  |        |
|     |&lt;+--|  sendTimingResp  | |  |        |&lt;+--|  recvTimingResp  |&lt;+--|        |
+-----+ |  |  &lt;-------------- +&lt;+--|        | |  |  &lt;-------------  | |  |        |
        |  |  recvRespRetry   | |  +--------+ |  |  sendRetryResp   | |  +--------+
        |  |  --------------&gt; | |             |  |  -------------&gt;  | |
        |  +------------------+ |             |  +------------------+ |
        +-----------------------+             +-----------------------+

</pre>
</div>
</div>
</div>
</div>

<div id="outline-container-org000001e" class="outline-3">
<h3 id="org000001e"><span class="section-number-3">1.4.</span> checkpoint</h3>
<div class="outline-text-3" id="text-1-4">
<p>
gem5 可以在执行过程中产生 checkpoint, 后续可以从 checkout 恢复执行. checkpoint
会包含系统状态(例如寄存器值) 和内存映像.
</p>

<p>
一个典型的使用 checkpoint 的场景是: gem5 使用较快的 atomic cpu 启动 linux, 然后保存 checkpoint. 后续可以直接使用 checkpoint 启动 gem5, 避免漫长的 linux 启动过程.
</p>

<p>
还有一个场景通过采样的方式加快 benchmark 的执行: 先完整执行一次 benchmark, 但每隔一段 tick N 保存一次 checkpoint. 后续再次执行 benchmark 时并行的从这些
benchmark 启动, 但可以只执行 N/2 个 tick (或者每隔一段 tick N 执行一次?), 达到均匀采样 (uniform sampling) 执行的效果. 后面提到的simpoint 也需要配置 checkpoint
工作
</p>
</div>

<div id="outline-container-org0000018" class="outline-4">
<h4 id="org0000018"><span class="section-number-4">1.4.1.</span> 创建 checkpoint</h4>
<div class="outline-text-4" id="text-1-4-1">
<div class="org-src-container">
<pre class="src src-python">m5.instantiate<span class="org-parenthesis">()</span>
<span class="org-variable-name">exit_event</span> <span class="org-operator">=</span> m5.simulate<span class="org-parenthesis">(</span>10000000<span class="org-parenthesis">)</span>
m5.checkpoint<span class="org-parenthesis">(</span><span class="org-string">"/tmp/1.ckpt"</span><span class="org-parenthesis">)</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-org000001b" class="outline-4">
<h4 id="org000001b"><span class="section-number-4">1.4.2.</span> 使用 checkpoint</h4>
<div class="outline-text-4" id="text-1-4-2">
<div class="org-src-container">
<pre class="src src-python">m5.instantiate<span class="org-parenthesis">(</span><span class="org-string">"/tmp/1.ckpt"</span><span class="org-parenthesis">)</span>
<span class="org-variable-name">exit_event</span> <span class="org-operator">=</span> m5.simulate<span class="org-parenthesis">()</span>
</pre>
</div>
</div>
</div>
</div>

<div id="outline-container-org000002c" class="outline-3">
<h3 id="org000002c"><span class="section-number-3">1.5.</span> simpoint</h3>
<div class="outline-text-3" id="text-1-5">
<p>
<a href="https://cseweb.ucsd.edu/~calder/papers/ASPLOS-02-SimPoint.pdf">Automatically Characterizing Large Scale Program Behavior</a>
</p>

<p>
<a href="https://cseweb.ucsd.edu/~calder/simpoint/">https://cseweb.ucsd.edu/~calder/simpoint/</a>
</p>

<p>
<a href="https://xiangshan-doc.readthedocs.io/zh_CN/latest/tools/simpoint/">https://xiangshan-doc.readthedocs.io/zh_CN/latest/tools/simpoint/</a>
</p>

<p>
simpoint 不是均匀采样: 每一段 tick 根据其执行的代码 (根据 BBV 来判断) 被赋予不同的 cluster, 根据每个 cluster 的大小做为权重来采样执行.
</p>

<p>
simpoint 的基本作法是:
</p>

<ol class="org-ol">
<li>先用模拟器完整执行一次 workload, 假设一共执行了 N 条指令, 平均分为 K 份, 每份
N/K 条指令, 记为 T_i</li>

<li>统计 T_i 的 BBV (basic block vector), 即程序的 M 个 basic block 在执行 T_i 时分别进入了多少次, 是一个长度为 M 的向量</li>

<li>对 BBV_i 降维后, 使用 BBV_i 的欧氏距离对 T_i 进行 k-means 聚类. BBV_i 与
BBV_j 相似意味着 T_i 和 T_j 在执行类似的代码</li>

<li>使用最终得到的 k 个聚类中心 (C_i) 加权后 (每个聚类的大小做为权重) 理论上可以代表原始的 T, 例如原始 T 为 `T1,T2,T3,T4,T5,&#x2026;.`, 现在变成
`T2,T2,T3,T4,T3,&#x2026;`, 其中 T2, T3, T4 是聚类中心</li>

<li>生成聚类中心对应的 checkpoint ckpt_i</li>

<li>后续需要重复模拟时, 只需要加载 ckpt_i 后执行 C_i, 再配合 C_i 的权重即可估计模拟的结果</li>
</ol>
</div>

<div id="outline-container-org0000023" class="outline-4">
<h4 id="org0000023"><span class="section-number-4">1.5.1.</span> 产生 simpoint 数据</h4>
<div class="outline-text-4" id="text-1-5-1">
<div class="org-src-container">
<pre class="src src-python"><span class="org-comment-delimiter"># </span><span class="org-comment">NOTE: gem5 &#21482;&#26377; atomic cpu &#25903;&#25345; simport</span>
system.<span class="org-variable-name">cpu</span> <span class="org-operator">=</span> RiscvAtomicSimpleCPU<span class="org-parenthesis">()</span>
<span class="org-comment-delimiter"># </span><span class="org-comment">NOTE: 20 &#26159;&#25351; sample &#38388;&#38548;&#26159;&#27599; 20 &#26465; inst</span>
system.cpu.addSimPointProbe<span class="org-parenthesis">(</span>20<span class="org-parenthesis">)</span>
<span class="org-comment-delimiter"># </span><span class="org-comment">NOTE: memory &#20063;&#24517;&#39035;&#26159; atomic &#27169;&#24335; (&#32780;&#19981;&#26159; timing &#27169;&#24335;)</span>
system.<span class="org-variable-name">mem_mode</span> <span class="org-operator">=</span> <span class="org-string">"atomic"</span>
</pre>
</div>

<p>
通过 `make simple_simport` 产生 `m5out/simpoint.bb.gz`, 其内容为:
</p>

<pre class="example" id="org0000021">
# NOTE: 格式为 T[:BB_id:count]*
T:1:1 :2:3 :3:12 :4:15
T:5:12
T:6:1 :7:4 :8:63
T:9:4
T:10:3
T:11:2
...
</pre>

<p>
使用 <a href="https://cseweb.ucsd.edu/~calder/simpoint/simpoint-3-0.htm">SimPoint3.2</a> 产生 sim points 和 weights (SimPoint 3.2 年代久远, 需要修改一些编译错误)
</p>

<pre class="example" id="org0000022">
$&gt; &lt;path_to_simpoint&gt;/bin/simpoint -maxK 5 -loadFVFile m5out/simpoint.bb.gz -inputVectorsGzipped \
   -saveSimpoints m5out/simpoints.txt -saveSimpointWeights m5out/weights.txt

$&gt; cat m5out/simpoints.txt
43 0
10 1
173 2
87 3
187 4

$&gt; cat m5out/weights.txt
0.0803859 0
0.472669 1
0.0321543 2
0.144695 3
0.270096 4
</pre>

<p>
`43 0` 是指第 0 个 cluster 的聚类中心是第 43 次 sample, 即第 43x20 条指令处, 权重为 0.0803859
</p>
</div>
</div>

<div id="outline-container-org0000026" class="outline-4">
<h4 id="org0000026"><span class="section-number-4">1.5.2.</span> 使用 simpoint 产生 checkpoint</h4>
<div class="outline-text-4" id="text-1-5-2">
<p>
最后使用 simpoints.txt 让 gem5 产生 checkpoint:
</p>

<div class="org-src-container">
<pre class="src src-python"><span class="org-comment-delimiter"># </span><span class="org-comment">NOTE: x20 &#26159;&#22240;&#20026; sample &#38388;&#38548;&#26159; 20 &#26465;&#25351;&#20196;</span>
<span class="org-variable-name">start_insts</span> <span class="org-operator">=</span> [x <span class="org-operator">*</span> 20 <span class="org-keyword">for</span> x <span class="org-keyword">in</span> [10<span class="org-parenthesis">,</span> 43<span class="org-parenthesis">,</span> 87<span class="org-parenthesis">,</span> 173<span class="org-parenthesis">,</span> 187]]
system.cpu.<span class="org-variable-name">simpoint_start_insts</span> <span class="org-operator">=</span> start_insts
<span class="org-comment-delimiter"># </span><span class="org-comment">...</span>
<span class="org-keyword">for</span> i<span class="org-parenthesis">,</span> _ <span class="org-keyword">in</span> <span class="org-builtin">enumerate</span><span class="org-parenthesis">(</span>start_insts<span class="org-parenthesis">)</span>:
    <span class="org-comment-delimiter"># </span><span class="org-comment">NOTE: &#26080;&#27861;&#30452;&#25509;&#22312; m5.simulate &#25351;&#23450; tick &#26469; exit , &#22240;&#20026;&#19981;&#30693;&#36947; inst &#23545;&#24212;&#30340;</span>
    <span class="org-comment-delimiter"># </span><span class="org-comment">tick, &#21482;&#33021;&#20381;&#36182;&#35774;&#32622; system.cpu.simpoint_start_insts &#35753;&#23427;&#22312; start inst &#22788;</span>
    <span class="org-comment-delimiter"># </span><span class="org-comment">exit</span>
    <span class="org-variable-name">exit_event</span> <span class="org-operator">=</span> m5.simulate<span class="org-parenthesis">()</span>

    <span class="org-keyword">if</span> exit_event.getCause<span class="org-parenthesis">()</span> <span class="org-operator">==</span> <span class="org-string">"simpoint starting point found"</span>:
        <span class="org-variable-name">ckpt_dir</span> <span class="org-operator">=</span> f<span class="org-string">"m5out/ckpt.</span>{i}<span class="org-string">"</span>
        m5.checkpoint<span class="org-parenthesis">(</span>ckpt_dir<span class="org-parenthesis">)</span>
</pre>
</div>
</div>
</div>

<div id="outline-container-org0000029" class="outline-4">
<h4 id="org0000029"><span class="section-number-4">1.5.3.</span> 使用 checkpoint</h4>
<div class="outline-text-4" id="text-1-5-3">
<div class="org-src-container">
<pre class="src src-python"><span class="org-comment-delimiter"># </span><span class="org-comment">NOTE: &#25191;&#34892; 20 &#26465; inst &#21518;&#36864;&#20986;</span>
system.cpu.<span class="org-variable-name">simpoint_start_insts</span> <span class="org-operator">=</span> [20]
m5.instantiate<span class="org-parenthesis">(</span><span class="org-string">"m5out/ckpt.0"</span><span class="org-parenthesis">)</span>
<span class="org-variable-name">exit_event</span> <span class="org-operator">=</span> m5.simulate<span class="org-parenthesis">()</span>
</pre>
</div>
</div>
</div>
</div>

<div id="outline-container-org0000036" class="outline-3">
<h3 id="org0000036"><span class="section-number-3">1.6.</span> 其它</h3>
<div class="outline-text-3" id="text-1-6">
</div>
<div id="outline-container-org000002f" class="outline-4">
<h4 id="org000002f"><span class="section-number-4">1.6.1.</span> tick/cycle</h4>
<div class="outline-text-4" id="text-1-6-1">
<p>
gem5 默认的 simFreq 是 1x10^12 tick/s, 即每个 tick 相当于 1ps 模拟时间 (而非实现时间). 所以 system.clk_domain.clock=`1GHz` 时每个 cycle 等于 1000 个 tick,
system.clk_domain.clock=`2GHz` 时每个 cycle 等于 500 个 tick. 以上信息通过
m5out/stats.txt 可以看到
</p>
</div>
</div>

<div id="outline-container-org0000033" class="outline-4">
<h4 id="org0000033"><span class="section-number-4">1.6.2.</span> insn decoder</h4>
<div class="outline-text-4" id="text-1-6-2">
<p>
gem5 使用自定义的 DSL 来生成指令的 decoder 代码, 例如 decoder.isa 中关于 addi 的定义:
</p>

<pre class="example" id="org0000032">
...
decode OPCODE {
0x03: decode FUNCT3 {
   format IOp {
       0x0: addi({{
           Rd_sd = Rs1_sd + imm;
       }});
       0x2: slti({{
           Rd = (Rs1_sd &lt; imm) ? 1 : 0;
       }});
       ...
   }
}
...
</pre>

<p>
表示 addi 的 opcode 为 0x03, FUNCT3 为 0x0
</p>

<p>
这个 isa 编译后会生成几个相关的 inc 文件给 c 代码使用:
</p>

<p>
decode-method.cc.inc
</p>

<div class="org-src-container">
<pre class="src src-c"><span class="org-keyword">case</span> 0x0:
    <span class="org-comment-delimiter">// </span><span class="org-comment">IOp::addi(['\n                    Rd_sd = Rs1_sd + imm;\n '],{})</span>
    <span class="org-keyword">return</span> new Addi<span class="org-parenthesis">(</span>machInst<span class="org-parenthesis">)</span>;
    <span class="org-keyword">break</span>;
</pre>
</div>

<p>
exec-ns.cc.inc
</p>

<div class="org-src-container">
<pre class="src src-c"><span class="org-comment-delimiter">// </span><span class="org-comment">IOp::addi(['\n                    Rd_sd = Rs1_sd + imm;\n                '],</span>
<span class="org-comment-delimiter">// </span><span class="org-comment">{})</span>
Fault <span class="org-type">Addi</span>::execute<span class="org-parenthesis">(</span><span class="org-type">ExecContext</span> *<span class="org-variable-name">xc</span><span class="org-parenthesis">,</span> trace::InstRecord *traceData<span class="org-parenthesis">)</span> <span class="org-keyword">const</span> <span class="org-parenthesis">{</span>
    <span class="org-type">int64_t</span> <span class="org-variable-name">Rd</span> = 0;
    <span class="org-type">int64_t</span> <span class="org-variable-name">Rs1</span> = 0;

    Rs1 = xc-&gt;getRegOperand<span class="org-parenthesis">(</span>this<span class="org-parenthesis">,</span> 0<span class="org-parenthesis">)</span>;

    Rd = Rs1 + imm;

    <span class="org-parenthesis">{</span>
        <span class="org-type">RegVal</span> <span class="org-variable-name">final_val</span> = Rd;
        xc-&gt;setRegOperand<span class="org-parenthesis">(</span>this<span class="org-parenthesis">,</span> 0<span class="org-parenthesis">,</span> final_val<span class="org-parenthesis">)</span>;
        <span class="org-keyword">if</span> <span class="org-parenthesis">(</span>traceData<span class="org-parenthesis">)</span> <span class="org-parenthesis">{</span>
            traceData-&gt;setData<span class="org-parenthesis">(</span>intRegClass<span class="org-parenthesis">,</span> final_val<span class="org-parenthesis">)</span>;
        <span class="org-parenthesis">}</span>
    <span class="org-parenthesis">}</span>;
    <span class="org-keyword">return</span> NoFault;
<span class="org-parenthesis">}</span>
</pre>
</div>

<p>
另外, isa 中还包含了 functional unit 信息, 例如 IntDivOp, 在模拟时 minor 和o3cpu
会选择 fu 并插入对应的 latency (opLat)
</p>
</div>
</div>
</div>
</div>


<div id="outline-container-org000003c" class="outline-2 references">
<h2 id="org000003c">Backlinks</h2>
<div class="outline-text-2" id="text-org000003c">
<p>
<a href="toolchain/binutils.html#ID-e78f85b3-7a6b-4ce8-aecc-665873d8b6ad">opcodes</a>
(<i>binutils &gt; opcodes &gt; riscv_opcodes</i>):  as/objdump/gdb 都使用了 opcodes, <a href="toolchain/qemu_tcg.html#ID-fedb153b-c9a7-4ad1-a66e-e08b91173dd3">qemu</a>/<a href="toolchain/spike.html#ID-3985c93c-c7ba-4aa5-abbc-565d8f32155c">spike</a>/<a href="gem5.html#ID-1cac4f31-b11d-4648-941c-5e8f4ec82725">gem5</a> 则定义了它们自己的一套类似的机制
</p>
</div>
</div>
</div>
<div id="postamble" class="status">

<p class="author">Author: sunway@dogdog.run<br />
Date: 2023-09-06 Wed 16:48<br />
Last updated: 2024-01-31 Wed 17:35</p>
<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/4.0/"><img alt="知识共享许可协议" style="border-width:0" src="https://i.creativecommons.org/l/by-nc-sa/4.0/88x31.png" /></a>
</div>
</body>
</html>