cocci_test_suite() {
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 545 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 544 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 539 */;
	const struct adreno_gpu_funcs cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 518 */;
	uint64_t *cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 510 */;
	int cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 510 */;
	const unsigned int cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 458 */[REG_ADRENO_REGISTER_MAX];
	struct msm_gpu_state *cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 443 */;
	const unsigned int cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 361 */[];
	uint32_t cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 342 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 340 */;
	bool cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 323 */;
	unsigned int cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 32 */;
	struct a4xx_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 312 */;
	struct adreno_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 311 */;
	struct msm_gpu *cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 309 */;
	void cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 309 */;
	bool cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 23 */(struct msm_gpu *gpu);
	void cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 22 */(struct msm_gpu *gpu);
	uint32_t *cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 137 */;
	struct msm_ringbuffer *cocci_id/* drivers/gpu/drm/msm/adreno/a4xx_gpu.c 108 */;
}
