<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>kintex7</ProductFamily>
        <Part>xc7k160t-fbg484-1</Part>
        <TopModelName>atax</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.349</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>693</Best-caseLatency>
            <Average-caseLatency>693</Average-caseLatency>
            <Worst-caseLatency>693</Worst-caseLatency>
            <Best-caseRealTimeLatency>3.465 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>3.465 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>3.465 us</Worst-caseRealTimeLatency>
            <Interval-min>694</Interval-min>
            <Interval-max>694</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>120</DSP>
            <FF>12361</FF>
            <LUT>2411</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>650</BRAM_18K>
            <DSP>600</DSP>
            <FF>202800</FF>
            <LUT>101400</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_address0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_ce0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_q0</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_address1</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_ce1</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x_q1</name>
            <Object>x</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_address0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_ce0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_we0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_d0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_q0</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_address1</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_ce1</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_we1</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_d1</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_q1</name>
            <Object>y</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_address0</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_ce0</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_we0</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_d0</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tmp_q0</name>
            <Object>tmp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>atax</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_atax_Pipeline_VITIS_LOOP_14_1_fu_257</InstName>
                    <ModuleName>atax_Pipeline_VITIS_LOOP_14_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>257</ID>
                    <BindInstances>add_ln14_fu_655_p2 add_ln18_20_fu_686_p2 add_ln18_21_fu_871_p2 add_ln18_22_fu_745_p2 add_ln18_23_fu_771_p2 add_ln18_24_fu_776_p2 add_ln18_25_fu_726_p2 add_ln18_26_fu_801_p2 add_ln18_27_fu_876_p2 add_ln18_28_fu_806_p2 add_ln18_29_fu_711_p2 add_ln18_30_fu_827_p2 add_ln18_31_fu_905_p2 add_ln18_32_fu_832_p2 add_ln18_33_fu_853_p2 add_ln18_34_fu_910_p2 add_ln18_35_fu_858_p2 add_ln18_36_fu_754_p2 mul_32s_32s_32_5_1_U1 mul_32s_32s_32_5_1_U3 mul_32s_32s_32_5_1_U5 mul_32s_32s_32_5_1_U2 mul_32s_32s_32_5_1_U17 mul_32s_32s_32_5_1_U7 mul_32s_32s_32_5_1_U9 mul_32s_32s_32_5_1_U10 mul_32s_32s_32_5_1_U6 mul_32s_32s_32_5_1_U11 mul_32s_32s_32_5_1_U18 mul_32s_32s_32_5_1_U12 mul_32s_32s_32_5_1_U4 mul_32s_32s_32_5_1_U13 mul_32s_32s_32_5_1_U19 mul_32s_32s_32_5_1_U14 mul_32s_32s_32_5_1_U15 mul_32s_32s_32_5_1_U20 mul_32s_32s_32_5_1_U16 mul_32s_32s_32_5_1_U8 add_ln18_13_fu_977_p2 add_ln18_15_fu_965_p2 mul_32s_32s_32_5_1_U21 add_ln20_fu_1084_p2 mul_32s_32s_32_5_1_U22 add_ln20_1_fu_1089_p2 mul_32s_32s_32_5_1_U23 add_ln20_2_fu_1102_p2 mul_32s_32s_32_5_1_U24 add_ln20_3_fu_1107_p2 mul_32s_32s_32_5_1_U25 add_ln20_4_fu_1120_p2 mul_32s_32s_32_5_1_U26 add_ln20_5_fu_1125_p2 mul_32s_32s_32_5_1_U27 add_ln20_6_fu_1138_p2 mul_32s_32s_32_5_1_U28 add_ln20_7_fu_1143_p2 mul_32s_32s_32_5_1_U29 add_ln20_8_fu_1156_p2 mul_32s_32s_32_5_1_U30 add_ln20_9_fu_1161_p2 mul_32s_32s_32_5_1_U31 add_ln20_10_fu_1174_p2 mul_32s_32s_32_5_1_U32 add_ln20_11_fu_1179_p2 mul_32s_32s_32_5_1_U33 add_ln20_12_fu_1184_p2 mul_32s_32s_32_5_1_U34 add_ln20_13_fu_1189_p2 mul_32s_32s_32_5_1_U35 add_ln20_14_fu_1194_p2 mul_32s_32s_32_5_1_U36 add_ln20_15_fu_1199_p2 mul_32s_32s_32_5_1_U37 add_ln20_16_fu_1204_p2 mul_32s_32s_32_5_1_U38 add_ln20_17_fu_1209_p2 mul_32s_32s_32_5_1_U39 add_ln20_18_fu_1214_p2 mul_32s_32s_32_5_1_U40 add_ln20_19_fu_1219_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>atax_Pipeline_VITIS_LOOP_14_1</Name>
            <Loops>
                <VITIS_LOOP_14_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>682</Best-caseLatency>
                    <Average-caseLatency>682</Average-caseLatency>
                    <Worst-caseLatency>682</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>682</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_14_1>
                        <Name>VITIS_LOOP_14_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>20</TripCount>
                        <Latency>680</Latency>
                        <AbsoluteTimeLatency>3.400 us</AbsoluteTimeLatency>
                        <PipelineII>34</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_14_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>120</DSP>
                    <AVAIL_DSP>600</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>11708</FF>
                    <AVAIL_FF>202800</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>2268</LUT>
                    <AVAIL_LUT>101400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>650</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_655_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_20_fu_686_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_21_fu_871_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_22_fu_745_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_23_fu_771_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_24_fu_776_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_25_fu_726_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_26_fu_801_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_27_fu_876_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_28_fu_806_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_29_fu_711_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_30_fu_827_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_31_fu_905_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_32_fu_832_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_33_fu_853_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_34_fu_910_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_35_fu_858_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_36_fu_754_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U17" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U7" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U9" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U10" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U11" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U18" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U12" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U13" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U19" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U14" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U15" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U20" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U16" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U8" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="mul_ln18_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_13_fu_977_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_15_fu_965_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:18" URAM="0" VARIABLE="add_ln18_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U21" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_1084_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U22" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_1089_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U23" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_1102_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U24" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_3_fu_1107_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U25" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_4_fu_1120_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U26" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_5_fu_1125_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U27" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_6_fu_1138_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U28" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_7_fu_1143_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U29" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_8_fu_1156_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U30" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_9_fu_1161_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U31" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_10_fu_1174_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U32" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_11_fu_1179_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U33" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_12_fu_1184_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U34" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_13_fu_1189_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U35" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_14_fu_1194_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U36" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_15_fu_1199_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U37" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_16_fu_1204_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U38" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_17_fu_1209_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U39" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_18_fu_1214_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="4" LOOP="VITIS_LOOP_14_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U40" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="mul_ln20_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_19_fu_1219_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/atax/src/atax.cpp:20" URAM="0" VARIABLE="add_ln20_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>atax</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.349</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>693</Best-caseLatency>
                    <Average-caseLatency>693</Average-caseLatency>
                    <Worst-caseLatency>693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.465 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.465 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.465 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>694</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>120</DSP>
                    <AVAIL_DSP>600</AVAIL_DSP>
                    <UTIL_DSP>20</UTIL_DSP>
                    <FF>12361</FF>
                    <AVAIL_FF>202800</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>2411</LUT>
                    <AVAIL_LUT>101400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>650</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_address1" name="A_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce1" name="A_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q1" name="A_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x_address0" name="x_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="x_ce0" name="x_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="x_q0" name="x_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="x_address1" name="x_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="x_ce1" name="x_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="x_q1" name="x_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="y_address0" name="y_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="y_ce0" name="y_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="y_we0" name="y_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="y_d0" name="y_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="y_q0" name="y_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="y_address1" name="y_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="y_ce1" name="y_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="y_we1" name="y_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="y_d1" name="y_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="y_q1" name="y_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tmp" index="3" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="tmp_address0" name="tmp_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="tmp_ce0" name="tmp_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="tmp_we0" name="tmp_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="tmp_d0" name="tmp_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="tmp_q0" name="tmp_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="A_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="x_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="x_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>x_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="y_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="y_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="y_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="y_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="y_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="y_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="y_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>y_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tmp_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="tmp_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>tmp_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="tmp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tmp_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="tmp_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>tmp_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="tmp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tmp_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="tmp_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>tmp_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="tmp"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">9, , </column>
                    <column name="A_address1">9, , </column>
                    <column name="A_q0">32, , </column>
                    <column name="A_q1">32, , </column>
                    <column name="tmp_address0">5, , </column>
                    <column name="tmp_d0">32, , </column>
                    <column name="tmp_q0">32, , </column>
                    <column name="x_address0">5, , </column>
                    <column name="x_address1">5, , </column>
                    <column name="x_q0">32, , </column>
                    <column name="x_q1">32, , </column>
                    <column name="y_address0">5, , </column>
                    <column name="y_address1">5, , </column>
                    <column name="y_d0">32, , </column>
                    <column name="y_d1">32, , </column>
                    <column name="y_q0">32, , </column>
                    <column name="y_q1">32, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="ap_return">32, , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, int*</column>
                    <column name="x">in, int*</column>
                    <column name="y">inout, int*</column>
                    <column name="tmp">inout, int*</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset, </column>
                    <column name="A">A_ce0, port, , </column>
                    <column name="A">A_q0, port, , </column>
                    <column name="A">A_address1, port, offset, </column>
                    <column name="A">A_ce1, port, , </column>
                    <column name="A">A_q1, port, , </column>
                    <column name="x">x_address0, port, offset, </column>
                    <column name="x">x_ce0, port, , </column>
                    <column name="x">x_q0, port, , </column>
                    <column name="x">x_address1, port, offset, </column>
                    <column name="x">x_ce1, port, , </column>
                    <column name="x">x_q1, port, , </column>
                    <column name="y">y_address0, port, offset, </column>
                    <column name="y">y_ce0, port, , </column>
                    <column name="y">y_we0, port, , </column>
                    <column name="y">y_d0, port, , </column>
                    <column name="y">y_q0, port, , </column>
                    <column name="y">y_address1, port, offset, </column>
                    <column name="y">y_ce1, port, , </column>
                    <column name="y">y_we1, port, , </column>
                    <column name="y">y_d1, port, , </column>
                    <column name="y">y_q1, port, , </column>
                    <column name="tmp">tmp_address0, port, offset, </column>
                    <column name="tmp">tmp_ce0, port, , </column>
                    <column name="tmp">tmp_we0, port, , </column>
                    <column name="tmp">tmp_d0, port, , </column>
                    <column name="tmp">tmp_q0, port, , </column>
                    <column name="return">ap_return, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

