// Seed: 1742936177
module module_0 (
    output tri id_0,
    output tri0 id_1,
    output wand id_2,
    output tri id_3#(
        .id_16(1),
        .id_17(1'b0),
        .id_18((1))
    ),
    input tri0 id_4,
    output tri0 id_5,
    input wire id_6,
    input tri id_7,
    input supply0 id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    input tri0 id_12,
    output tri0 void id_13,
    input supply0 id_14
);
  id_19(
      id_6
  );
  wire id_20, id_21;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  tri0 id_3
);
  parameter id_5 = -1;
  parameter id_6 = id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_0,
      id_2,
      id_1,
      id_3
  );
  logic id_7[-1 : -1];
  ;
  initial id_7 = id_3;
endmodule
