// Seed: 1951270856
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    output tri0 id_2
);
  supply0 id_4 = id_0;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output uwire id_3,
    input wire id_4,
    output supply0 id_5,
    input wire id_6,
    input uwire id_7,
    output wor id_8,
    output supply1 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply0 id_12,
    output uwire id_13,
    input tri id_14,
    input tri1 id_15,
    output tri id_16,
    input supply0 id_17,
    input wand id_18,
    input wand id_19
);
  uwire id_21;
  module_0(
      id_19, id_13, id_0
  );
  assign id_21 = 1 == id_6 - 1;
endmodule
