<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ADV_Capture.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ADV_Capture.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="ADV_Capture.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ADV_Capture.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ADV_Capture.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ADV_Capture.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ADV_Capture.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ADV_Capture.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADV_Capture.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ADV_Capture.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ADV_Capture.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ADV_Capture.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ADV_Capture.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ADV_Capture.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ADV_Capture.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADV_Capture.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ADV_Capture.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADV_Capture.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ADV_Capture.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ADV_Capture.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ADV_Capture.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ADV_Capture.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ADV_Capture.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ADV_Capture.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ADV_Capture.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADV_Capture_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ADV_Capture_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADV_Capture_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADV_Capture_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADV_Capture_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ADV_Capture_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADV_Capture_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADV_Capture_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ADV_Capture_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ADV_Capture_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADV_Capture_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADV_Capture_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ADV_Capture_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ADV_Capture_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADV_Capture_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Input_Stage_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Output_Stage_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1560958322" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4631749752317413085" xil_pn:start_ts="1560958322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560958322" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4766949889829863890" xil_pn:start_ts="1560958322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560958322" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1560958322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560958322" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1520207237447633947" xil_pn:start_ts="1560958322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560958322" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1560958322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1560958322" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-444091268106876580" xil_pn:start_ts="1560958322">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561371621" xil_pn:in_ck="-5515151521498273375" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5104882150283779873" xil_pn:start_ts="1561371609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADV_Capture.lso"/>
      <outfile xil_pn:name="ADV_Capture.ngc"/>
      <outfile xil_pn:name="ADV_Capture.ngr"/>
      <outfile xil_pn:name="ADV_Capture.prj"/>
      <outfile xil_pn:name="ADV_Capture.stx"/>
      <outfile xil_pn:name="ADV_Capture.syr"/>
      <outfile xil_pn:name="ADV_Capture.xst"/>
      <outfile xil_pn:name="ADV_Capture_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1561371254" xil_pn:in_ck="-5112636623969871371" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5884369552895857904" xil_pn:start_ts="1561371254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1561371625" xil_pn:in_ck="1012318913194448329" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6982948907347184147" xil_pn:start_ts="1561371621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ADV_Capture.bld"/>
      <outfile xil_pn:name="ADV_Capture.ngd"/>
      <outfile xil_pn:name="ADV_Capture_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1561371643" xil_pn:in_ck="-5208117427122574070" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1561371625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADV_Capture.pcf"/>
      <outfile xil_pn:name="ADV_Capture_map.map"/>
      <outfile xil_pn:name="ADV_Capture_map.mrp"/>
      <outfile xil_pn:name="ADV_Capture_map.ncd"/>
      <outfile xil_pn:name="ADV_Capture_map.ngm"/>
      <outfile xil_pn:name="ADV_Capture_map.xrpt"/>
      <outfile xil_pn:name="ADV_Capture_summary.xml"/>
      <outfile xil_pn:name="ADV_Capture_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1561371679" xil_pn:in_ck="5818841391198421987" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1561371643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ADV_Capture.ncd"/>
      <outfile xil_pn:name="ADV_Capture.pad"/>
      <outfile xil_pn:name="ADV_Capture.par"/>
      <outfile xil_pn:name="ADV_Capture.ptwx"/>
      <outfile xil_pn:name="ADV_Capture.unroutes"/>
      <outfile xil_pn:name="ADV_Capture.xpi"/>
      <outfile xil_pn:name="ADV_Capture_pad.csv"/>
      <outfile xil_pn:name="ADV_Capture_pad.txt"/>
      <outfile xil_pn:name="ADV_Capture_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1561371717" xil_pn:in_ck="1225594935642815057" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-6650204435272967731" xil_pn:start_ts="1561371708">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ADV_Capture.bgn"/>
      <outfile xil_pn:name="ADV_Capture.bin"/>
      <outfile xil_pn:name="ADV_Capture.bit"/>
      <outfile xil_pn:name="ADV_Capture.drc"/>
      <outfile xil_pn:name="ADV_Capture.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1561371679" xil_pn:in_ck="4232740251504111494" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1561371674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ADV_Capture.twr"/>
      <outfile xil_pn:name="ADV_Capture.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
