// Seed: 3240108299
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wire id_5
);
  logic id_7;
  logic id_8;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    output wor id_2,
    input supply0 id_3,
    input wand id_4,
    input tri1 id_5,
    input wor id_6,
    output wand id_7,
    input wand id_8,
    input tri0 id_9,
    input wand id_10,
    input tri1 id_11,
    input tri1 id_12,
    output wor id_13,
    input supply0 id_14,
    input supply0 id_15,
    input uwire id_16,
    input wor id_17,
    output wor id_18,
    input supply0 id_19,
    input supply1 id_20,
    output supply0 id_21,
    output supply0 id_22,
    output logic id_23,
    output wor id_24,
    input wand id_25,
    output wor id_26,
    input supply0 id_27,
    input wor id_28
    , id_37,
    output uwire id_29,
    input wand id_30,
    output tri id_31,
    input wand id_32,
    input tri1 id_33,
    input tri1 id_34,
    input tri id_35
);
  wire id_38;
  assign id_31 = (id_25);
  assign id_31 = id_15 * 1;
  wire id_39;
  always repeat (-1) id_0 = new;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_35,
      id_21,
      id_3,
      id_12
  );
  assign id_0 = 1;
  always id_23 = id_15 <= 1'b0;
endmodule
