$date
	Mon Jul 10 13:03:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! value [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module cl $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
0#
0"
bx !
$end
#17
b0 &
b0 !
1#
1%
#28
0#
0%
#57
b0 &
1#
1%
#62
0#
0%
#575
