   1              	 .cpu cortex-m3
   2              	 .eabi_attribute 20,1
   3              	 .eabi_attribute 21,1
   4              	 .eabi_attribute 23,3
   5              	 .eabi_attribute 24,1
   6              	 .eabi_attribute 25,1
   7              	 .eabi_attribute 26,1
   8              	 .eabi_attribute 30,6
   9              	 .eabi_attribute 34,1
  10              	 .eabi_attribute 18,4
  11              	 .file "udphs_device.c"
  12              	 .text
  13              	.Ltext0:
  14              	 .cfi_sections .debug_frame
  15              	 .section .text.NVIC_EnableIRQ,"ax",%progbits
  16              	 .align 1
  17              	 .syntax unified
  18              	 .thumb
  19              	 .thumb_func
  20              	 .fpu softvfp
  22              	NVIC_EnableIRQ:
  23              	.LFB41:
  24              	 .file 1 ".././hal/sam3u1c/inc/core_cm3.h"
   1:.././hal/sam3u1c/inc/core_cm3.h **** /**************************************************************************//**
   2:.././hal/sam3u1c/inc/core_cm3.h ****  * @file     core_cm3.h
   3:.././hal/sam3u1c/inc/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:.././hal/sam3u1c/inc/core_cm3.h ****  * @version  V3.00
   5:.././hal/sam3u1c/inc/core_cm3.h ****  * @date     03. February 2012
   6:.././hal/sam3u1c/inc/core_cm3.h ****  *
   7:.././hal/sam3u1c/inc/core_cm3.h ****  * @note
   8:.././hal/sam3u1c/inc/core_cm3.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:.././hal/sam3u1c/inc/core_cm3.h ****  *
  10:.././hal/sam3u1c/inc/core_cm3.h ****  * @par
  11:.././hal/sam3u1c/inc/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:.././hal/sam3u1c/inc/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:.././hal/sam3u1c/inc/core_cm3.h ****  * within development tools that are supporting such ARM based processors.
  14:.././hal/sam3u1c/inc/core_cm3.h ****  *
  15:.././hal/sam3u1c/inc/core_cm3.h ****  * @par
  16:.././hal/sam3u1c/inc/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:.././hal/sam3u1c/inc/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:.././hal/sam3u1c/inc/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:.././hal/sam3u1c/inc/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:.././hal/sam3u1c/inc/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:.././hal/sam3u1c/inc/core_cm3.h ****  *
  22:.././hal/sam3u1c/inc/core_cm3.h ****  ******************************************************************************/
  23:.././hal/sam3u1c/inc/core_cm3.h **** #if defined ( __ICCARM__ )
  24:.././hal/sam3u1c/inc/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:.././hal/sam3u1c/inc/core_cm3.h **** #endif
  26:.././hal/sam3u1c/inc/core_cm3.h **** 
  27:.././hal/sam3u1c/inc/core_cm3.h **** #ifdef __cplusplus
  28:.././hal/sam3u1c/inc/core_cm3.h ****  extern "C" {
  29:.././hal/sam3u1c/inc/core_cm3.h **** #endif
  30:.././hal/sam3u1c/inc/core_cm3.h **** 
  31:.././hal/sam3u1c/inc/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:.././hal/sam3u1c/inc/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:.././hal/sam3u1c/inc/core_cm3.h **** 
  34:.././hal/sam3u1c/inc/core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  35:.././hal/sam3u1c/inc/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  36:.././hal/sam3u1c/inc/core_cm3.h ****   
  37:.././hal/sam3u1c/inc/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  38:.././hal/sam3u1c/inc/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'. 
  39:.././hal/sam3u1c/inc/core_cm3.h **** 
  40:.././hal/sam3u1c/inc/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  41:.././hal/sam3u1c/inc/core_cm3.h ****      Unions are used for effective representation of core registers.
  42:.././hal/sam3u1c/inc/core_cm3.h ****    
  43:.././hal/sam3u1c/inc/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  44:.././hal/sam3u1c/inc/core_cm3.h ****      Function-like macros are used to allow more efficient code. 
  45:.././hal/sam3u1c/inc/core_cm3.h ****  */
  46:.././hal/sam3u1c/inc/core_cm3.h **** 
  47:.././hal/sam3u1c/inc/core_cm3.h **** 
  48:.././hal/sam3u1c/inc/core_cm3.h **** /*******************************************************************************
  49:.././hal/sam3u1c/inc/core_cm3.h ****  *                 CMSIS definitions
  50:.././hal/sam3u1c/inc/core_cm3.h ****  ******************************************************************************/
  51:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup Cortex_M3
  52:.././hal/sam3u1c/inc/core_cm3.h ****   @{
  53:.././hal/sam3u1c/inc/core_cm3.h ****  */
  54:.././hal/sam3u1c/inc/core_cm3.h **** 
  55:.././hal/sam3u1c/inc/core_cm3.h **** /*  CMSIS CM3 definitions */
  56:.././hal/sam3u1c/inc/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  57:.././hal/sam3u1c/inc/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  58:.././hal/sam3u1c/inc/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  59:.././hal/sam3u1c/inc/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  60:.././hal/sam3u1c/inc/core_cm3.h **** 
  61:.././hal/sam3u1c/inc/core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  62:.././hal/sam3u1c/inc/core_cm3.h **** 
  63:.././hal/sam3u1c/inc/core_cm3.h **** 
  64:.././hal/sam3u1c/inc/core_cm3.h **** #if   defined ( __CC_ARM )
  65:.././hal/sam3u1c/inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  66:.././hal/sam3u1c/inc/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  67:.././hal/sam3u1c/inc/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  68:.././hal/sam3u1c/inc/core_cm3.h **** 
  69:.././hal/sam3u1c/inc/core_cm3.h **** #elif defined ( __ICCARM__ )
  70:.././hal/sam3u1c/inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  71:.././hal/sam3u1c/inc/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  72:.././hal/sam3u1c/inc/core_cm3.h ****   #define __STATIC_INLINE  static inline
  73:.././hal/sam3u1c/inc/core_cm3.h **** 
  74:.././hal/sam3u1c/inc/core_cm3.h **** #elif defined ( __TMS470__ )
  75:.././hal/sam3u1c/inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  76:.././hal/sam3u1c/inc/core_cm3.h ****   #define __STATIC_INLINE  static inline
  77:.././hal/sam3u1c/inc/core_cm3.h **** 
  78:.././hal/sam3u1c/inc/core_cm3.h **** #elif defined ( __GNUC__ )
  79:.././hal/sam3u1c/inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  80:.././hal/sam3u1c/inc/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  81:.././hal/sam3u1c/inc/core_cm3.h ****   #define __STATIC_INLINE  static inline
  82:.././hal/sam3u1c/inc/core_cm3.h **** 
  83:.././hal/sam3u1c/inc/core_cm3.h **** #elif defined ( __TASKING__ )
  84:.././hal/sam3u1c/inc/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  85:.././hal/sam3u1c/inc/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  86:.././hal/sam3u1c/inc/core_cm3.h ****   #define __STATIC_INLINE  static inline
  87:.././hal/sam3u1c/inc/core_cm3.h **** 
  88:.././hal/sam3u1c/inc/core_cm3.h **** #endif
  89:.././hal/sam3u1c/inc/core_cm3.h **** 
  90:.././hal/sam3u1c/inc/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
  91:.././hal/sam3u1c/inc/core_cm3.h **** */
  92:.././hal/sam3u1c/inc/core_cm3.h **** #define __FPU_USED       0
  93:.././hal/sam3u1c/inc/core_cm3.h **** 
  94:.././hal/sam3u1c/inc/core_cm3.h **** #if defined ( __CC_ARM )
  95:.././hal/sam3u1c/inc/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  96:.././hal/sam3u1c/inc/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  97:.././hal/sam3u1c/inc/core_cm3.h ****   #endif
  98:.././hal/sam3u1c/inc/core_cm3.h **** 
  99:.././hal/sam3u1c/inc/core_cm3.h **** #elif defined ( __ICCARM__ )
 100:.././hal/sam3u1c/inc/core_cm3.h ****   #if defined __ARMVFP__
 101:.././hal/sam3u1c/inc/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 102:.././hal/sam3u1c/inc/core_cm3.h ****   #endif
 103:.././hal/sam3u1c/inc/core_cm3.h **** 
 104:.././hal/sam3u1c/inc/core_cm3.h **** #elif defined ( __TMS470__ )
 105:.././hal/sam3u1c/inc/core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 106:.././hal/sam3u1c/inc/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 107:.././hal/sam3u1c/inc/core_cm3.h ****   #endif
 108:.././hal/sam3u1c/inc/core_cm3.h **** 
 109:.././hal/sam3u1c/inc/core_cm3.h **** #elif defined ( __GNUC__ )
 110:.././hal/sam3u1c/inc/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 111:.././hal/sam3u1c/inc/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 112:.././hal/sam3u1c/inc/core_cm3.h ****   #endif
 113:.././hal/sam3u1c/inc/core_cm3.h **** 
 114:.././hal/sam3u1c/inc/core_cm3.h **** #elif defined ( __TASKING__ )
 115:.././hal/sam3u1c/inc/core_cm3.h ****     /* add preprocessor checks */
 116:.././hal/sam3u1c/inc/core_cm3.h **** #endif
 117:.././hal/sam3u1c/inc/core_cm3.h **** 
 118:.././hal/sam3u1c/inc/core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 119:.././hal/sam3u1c/inc/core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 120:.././hal/sam3u1c/inc/core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 121:.././hal/sam3u1c/inc/core_cm3.h **** 
 122:.././hal/sam3u1c/inc/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:.././hal/sam3u1c/inc/core_cm3.h **** 
 124:.././hal/sam3u1c/inc/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:.././hal/sam3u1c/inc/core_cm3.h **** 
 126:.././hal/sam3u1c/inc/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:.././hal/sam3u1c/inc/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:.././hal/sam3u1c/inc/core_cm3.h **** 
 129:.././hal/sam3u1c/inc/core_cm3.h **** /* check device defines and use defaults */
 130:.././hal/sam3u1c/inc/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 131:.././hal/sam3u1c/inc/core_cm3.h ****   #ifndef __CM3_REV
 132:.././hal/sam3u1c/inc/core_cm3.h ****     #define __CM3_REV               0x0200
 133:.././hal/sam3u1c/inc/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 134:.././hal/sam3u1c/inc/core_cm3.h ****   #endif
 135:.././hal/sam3u1c/inc/core_cm3.h **** 
 136:.././hal/sam3u1c/inc/core_cm3.h ****   #ifndef __MPU_PRESENT
 137:.././hal/sam3u1c/inc/core_cm3.h ****     #define __MPU_PRESENT             0
 138:.././hal/sam3u1c/inc/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 139:.././hal/sam3u1c/inc/core_cm3.h ****   #endif
 140:.././hal/sam3u1c/inc/core_cm3.h **** 
 141:.././hal/sam3u1c/inc/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 142:.././hal/sam3u1c/inc/core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 143:.././hal/sam3u1c/inc/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 144:.././hal/sam3u1c/inc/core_cm3.h ****   #endif
 145:.././hal/sam3u1c/inc/core_cm3.h **** 
 146:.././hal/sam3u1c/inc/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 147:.././hal/sam3u1c/inc/core_cm3.h ****     #define __Vendor_SysTickConfig    0
 148:.././hal/sam3u1c/inc/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 149:.././hal/sam3u1c/inc/core_cm3.h ****   #endif
 150:.././hal/sam3u1c/inc/core_cm3.h **** #endif
 151:.././hal/sam3u1c/inc/core_cm3.h **** 
 152:.././hal/sam3u1c/inc/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 153:.././hal/sam3u1c/inc/core_cm3.h **** /**
 154:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 155:.././hal/sam3u1c/inc/core_cm3.h ****  
 156:.././hal/sam3u1c/inc/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 157:.././hal/sam3u1c/inc/core_cm3.h ****     \li to specify the access to peripheral variables.
 158:.././hal/sam3u1c/inc/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 159:.././hal/sam3u1c/inc/core_cm3.h **** */
 160:.././hal/sam3u1c/inc/core_cm3.h **** #ifdef __cplusplus
 161:.././hal/sam3u1c/inc/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 162:.././hal/sam3u1c/inc/core_cm3.h **** #else
 163:.././hal/sam3u1c/inc/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 164:.././hal/sam3u1c/inc/core_cm3.h **** #endif
 165:.././hal/sam3u1c/inc/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 166:.././hal/sam3u1c/inc/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 167:.././hal/sam3u1c/inc/core_cm3.h **** 
 168:.././hal/sam3u1c/inc/core_cm3.h **** /*@} end of group Cortex_M3 */
 169:.././hal/sam3u1c/inc/core_cm3.h **** 
 170:.././hal/sam3u1c/inc/core_cm3.h **** 
 171:.././hal/sam3u1c/inc/core_cm3.h **** 
 172:.././hal/sam3u1c/inc/core_cm3.h **** /*******************************************************************************
 173:.././hal/sam3u1c/inc/core_cm3.h ****  *                 Register Abstraction
 174:.././hal/sam3u1c/inc/core_cm3.h ****   Core Register contain:
 175:.././hal/sam3u1c/inc/core_cm3.h ****   - Core Register
 176:.././hal/sam3u1c/inc/core_cm3.h ****   - Core NVIC Register
 177:.././hal/sam3u1c/inc/core_cm3.h ****   - Core SCB Register
 178:.././hal/sam3u1c/inc/core_cm3.h ****   - Core SysTick Register
 179:.././hal/sam3u1c/inc/core_cm3.h ****   - Core Debug Register
 180:.././hal/sam3u1c/inc/core_cm3.h ****   - Core MPU Register
 181:.././hal/sam3u1c/inc/core_cm3.h ****  ******************************************************************************/
 182:.././hal/sam3u1c/inc/core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 183:.././hal/sam3u1c/inc/core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 184:.././hal/sam3u1c/inc/core_cm3.h **** */
 185:.././hal/sam3u1c/inc/core_cm3.h **** 
 186:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup    CMSIS_core_register
 187:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 188:.././hal/sam3u1c/inc/core_cm3.h ****     \brief  Core Register type definitions.
 189:.././hal/sam3u1c/inc/core_cm3.h ****   @{
 190:.././hal/sam3u1c/inc/core_cm3.h ****  */
 191:.././hal/sam3u1c/inc/core_cm3.h **** 
 192:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 193:.././hal/sam3u1c/inc/core_cm3.h ****  */
 194:.././hal/sam3u1c/inc/core_cm3.h **** typedef union
 195:.././hal/sam3u1c/inc/core_cm3.h **** {
 196:.././hal/sam3u1c/inc/core_cm3.h ****   struct
 197:.././hal/sam3u1c/inc/core_cm3.h ****   {
 198:.././hal/sam3u1c/inc/core_cm3.h **** #if (__CORTEX_M != 0x04)
 199:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 200:.././hal/sam3u1c/inc/core_cm3.h **** #else
 201:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 202:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 203:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 204:.././hal/sam3u1c/inc/core_cm3.h **** #endif
 205:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 206:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 207:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 208:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 209:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 210:.././hal/sam3u1c/inc/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 211:.././hal/sam3u1c/inc/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 212:.././hal/sam3u1c/inc/core_cm3.h **** } APSR_Type;
 213:.././hal/sam3u1c/inc/core_cm3.h **** 
 214:.././hal/sam3u1c/inc/core_cm3.h **** 
 215:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 216:.././hal/sam3u1c/inc/core_cm3.h ****  */
 217:.././hal/sam3u1c/inc/core_cm3.h **** typedef union
 218:.././hal/sam3u1c/inc/core_cm3.h **** {
 219:.././hal/sam3u1c/inc/core_cm3.h ****   struct
 220:.././hal/sam3u1c/inc/core_cm3.h ****   {
 221:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 222:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 223:.././hal/sam3u1c/inc/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 224:.././hal/sam3u1c/inc/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 225:.././hal/sam3u1c/inc/core_cm3.h **** } IPSR_Type;
 226:.././hal/sam3u1c/inc/core_cm3.h **** 
 227:.././hal/sam3u1c/inc/core_cm3.h **** 
 228:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 229:.././hal/sam3u1c/inc/core_cm3.h ****  */
 230:.././hal/sam3u1c/inc/core_cm3.h **** typedef union
 231:.././hal/sam3u1c/inc/core_cm3.h **** {
 232:.././hal/sam3u1c/inc/core_cm3.h ****   struct
 233:.././hal/sam3u1c/inc/core_cm3.h ****   {
 234:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 235:.././hal/sam3u1c/inc/core_cm3.h **** #if (__CORTEX_M != 0x04)
 236:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 237:.././hal/sam3u1c/inc/core_cm3.h **** #else
 238:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 239:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 240:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 241:.././hal/sam3u1c/inc/core_cm3.h **** #endif
 242:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 243:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 244:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 245:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 246:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 247:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 248:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 249:.././hal/sam3u1c/inc/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 250:.././hal/sam3u1c/inc/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 251:.././hal/sam3u1c/inc/core_cm3.h **** } xPSR_Type;
 252:.././hal/sam3u1c/inc/core_cm3.h **** 
 253:.././hal/sam3u1c/inc/core_cm3.h **** 
 254:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 255:.././hal/sam3u1c/inc/core_cm3.h ****  */
 256:.././hal/sam3u1c/inc/core_cm3.h **** typedef union
 257:.././hal/sam3u1c/inc/core_cm3.h **** {
 258:.././hal/sam3u1c/inc/core_cm3.h ****   struct
 259:.././hal/sam3u1c/inc/core_cm3.h ****   {
 260:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 261:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 262:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 263:.././hal/sam3u1c/inc/core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 264:.././hal/sam3u1c/inc/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 265:.././hal/sam3u1c/inc/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 266:.././hal/sam3u1c/inc/core_cm3.h **** } CONTROL_Type;
 267:.././hal/sam3u1c/inc/core_cm3.h **** 
 268:.././hal/sam3u1c/inc/core_cm3.h **** /*@} end of group CMSIS_CORE */
 269:.././hal/sam3u1c/inc/core_cm3.h **** 
 270:.././hal/sam3u1c/inc/core_cm3.h **** 
 271:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup    CMSIS_core_register
 272:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 273:.././hal/sam3u1c/inc/core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 274:.././hal/sam3u1c/inc/core_cm3.h ****   @{
 275:.././hal/sam3u1c/inc/core_cm3.h ****  */
 276:.././hal/sam3u1c/inc/core_cm3.h **** 
 277:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 278:.././hal/sam3u1c/inc/core_cm3.h ****  */
 279:.././hal/sam3u1c/inc/core_cm3.h **** typedef struct
 280:.././hal/sam3u1c/inc/core_cm3.h **** {
 281:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 282:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED0[24];
 283:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 284:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RSERVED1[24];
 285:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 286:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED2[24];
 287:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 288:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED3[24];
 289:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 290:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED4[56];
 291:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 292:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED5[644];
 293:.././hal/sam3u1c/inc/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 294:.././hal/sam3u1c/inc/core_cm3.h **** }  NVIC_Type;
 295:.././hal/sam3u1c/inc/core_cm3.h **** 
 296:.././hal/sam3u1c/inc/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 297:.././hal/sam3u1c/inc/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 298:.././hal/sam3u1c/inc/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 299:.././hal/sam3u1c/inc/core_cm3.h **** 
 300:.././hal/sam3u1c/inc/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 301:.././hal/sam3u1c/inc/core_cm3.h **** 
 302:.././hal/sam3u1c/inc/core_cm3.h **** 
 303:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup  CMSIS_core_register
 304:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 305:.././hal/sam3u1c/inc/core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 306:.././hal/sam3u1c/inc/core_cm3.h ****   @{
 307:.././hal/sam3u1c/inc/core_cm3.h ****  */
 308:.././hal/sam3u1c/inc/core_cm3.h **** 
 309:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 310:.././hal/sam3u1c/inc/core_cm3.h ****  */
 311:.././hal/sam3u1c/inc/core_cm3.h **** typedef struct
 312:.././hal/sam3u1c/inc/core_cm3.h **** {
 313:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 314:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 315:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 316:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 317:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 318:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 319:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 320:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 321:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 322:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 323:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 324:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 325:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 326:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 327:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 328:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 329:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 330:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 331:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 332:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED0[5];
 333:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 334:.././hal/sam3u1c/inc/core_cm3.h **** } SCB_Type;
 335:.././hal/sam3u1c/inc/core_cm3.h **** 
 336:.././hal/sam3u1c/inc/core_cm3.h **** /* SCB CPUID Register Definitions */
 337:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 338:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 339:.././hal/sam3u1c/inc/core_cm3.h **** 
 340:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 341:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 342:.././hal/sam3u1c/inc/core_cm3.h **** 
 343:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 344:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 345:.././hal/sam3u1c/inc/core_cm3.h **** 
 346:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 347:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 348:.././hal/sam3u1c/inc/core_cm3.h **** 
 349:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 350:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 351:.././hal/sam3u1c/inc/core_cm3.h **** 
 352:.././hal/sam3u1c/inc/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 353:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 354:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 355:.././hal/sam3u1c/inc/core_cm3.h **** 
 356:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 357:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 358:.././hal/sam3u1c/inc/core_cm3.h **** 
 359:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 360:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 361:.././hal/sam3u1c/inc/core_cm3.h **** 
 362:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 363:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 364:.././hal/sam3u1c/inc/core_cm3.h **** 
 365:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 366:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 367:.././hal/sam3u1c/inc/core_cm3.h **** 
 368:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 369:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 370:.././hal/sam3u1c/inc/core_cm3.h **** 
 371:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 372:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 373:.././hal/sam3u1c/inc/core_cm3.h **** 
 374:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 375:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 376:.././hal/sam3u1c/inc/core_cm3.h **** 
 377:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 378:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 379:.././hal/sam3u1c/inc/core_cm3.h **** 
 380:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 381:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 382:.././hal/sam3u1c/inc/core_cm3.h **** 
 383:.././hal/sam3u1c/inc/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 384:.././hal/sam3u1c/inc/core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 385:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 386:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 387:.././hal/sam3u1c/inc/core_cm3.h **** 
 388:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 389:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 390:.././hal/sam3u1c/inc/core_cm3.h **** #else
 391:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 392:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 393:.././hal/sam3u1c/inc/core_cm3.h **** #endif
 394:.././hal/sam3u1c/inc/core_cm3.h **** 
 395:.././hal/sam3u1c/inc/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 396:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 397:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 398:.././hal/sam3u1c/inc/core_cm3.h **** 
 399:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 400:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 401:.././hal/sam3u1c/inc/core_cm3.h **** 
 402:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 403:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 404:.././hal/sam3u1c/inc/core_cm3.h **** 
 405:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 406:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 407:.././hal/sam3u1c/inc/core_cm3.h **** 
 408:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 409:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 410:.././hal/sam3u1c/inc/core_cm3.h **** 
 411:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 412:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 413:.././hal/sam3u1c/inc/core_cm3.h **** 
 414:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 415:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 416:.././hal/sam3u1c/inc/core_cm3.h **** 
 417:.././hal/sam3u1c/inc/core_cm3.h **** /* SCB System Control Register Definitions */
 418:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 419:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 420:.././hal/sam3u1c/inc/core_cm3.h **** 
 421:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 422:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 423:.././hal/sam3u1c/inc/core_cm3.h **** 
 424:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 425:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 426:.././hal/sam3u1c/inc/core_cm3.h **** 
 427:.././hal/sam3u1c/inc/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 428:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 429:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 430:.././hal/sam3u1c/inc/core_cm3.h **** 
 431:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 432:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 433:.././hal/sam3u1c/inc/core_cm3.h **** 
 434:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 435:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 436:.././hal/sam3u1c/inc/core_cm3.h **** 
 437:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 438:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 439:.././hal/sam3u1c/inc/core_cm3.h **** 
 440:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 441:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 442:.././hal/sam3u1c/inc/core_cm3.h **** 
 443:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 444:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 445:.././hal/sam3u1c/inc/core_cm3.h **** 
 446:.././hal/sam3u1c/inc/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 447:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 448:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 449:.././hal/sam3u1c/inc/core_cm3.h **** 
 450:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 451:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 452:.././hal/sam3u1c/inc/core_cm3.h **** 
 453:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 454:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 455:.././hal/sam3u1c/inc/core_cm3.h **** 
 456:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 457:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 458:.././hal/sam3u1c/inc/core_cm3.h **** 
 459:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 460:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 461:.././hal/sam3u1c/inc/core_cm3.h **** 
 462:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 463:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 464:.././hal/sam3u1c/inc/core_cm3.h **** 
 465:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 466:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 467:.././hal/sam3u1c/inc/core_cm3.h **** 
 468:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 469:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 470:.././hal/sam3u1c/inc/core_cm3.h **** 
 471:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 472:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 473:.././hal/sam3u1c/inc/core_cm3.h **** 
 474:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 475:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 476:.././hal/sam3u1c/inc/core_cm3.h **** 
 477:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 478:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 479:.././hal/sam3u1c/inc/core_cm3.h **** 
 480:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 481:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 482:.././hal/sam3u1c/inc/core_cm3.h **** 
 483:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 484:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 485:.././hal/sam3u1c/inc/core_cm3.h **** 
 486:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 487:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 488:.././hal/sam3u1c/inc/core_cm3.h **** 
 489:.././hal/sam3u1c/inc/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 490:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 491:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 492:.././hal/sam3u1c/inc/core_cm3.h **** 
 493:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 494:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 495:.././hal/sam3u1c/inc/core_cm3.h **** 
 496:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 497:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 498:.././hal/sam3u1c/inc/core_cm3.h **** 
 499:.././hal/sam3u1c/inc/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 500:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 501:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 502:.././hal/sam3u1c/inc/core_cm3.h **** 
 503:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 504:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 505:.././hal/sam3u1c/inc/core_cm3.h **** 
 506:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 507:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 508:.././hal/sam3u1c/inc/core_cm3.h **** 
 509:.././hal/sam3u1c/inc/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 510:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 511:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 512:.././hal/sam3u1c/inc/core_cm3.h **** 
 513:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 514:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 515:.././hal/sam3u1c/inc/core_cm3.h **** 
 516:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 517:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 518:.././hal/sam3u1c/inc/core_cm3.h **** 
 519:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 520:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 521:.././hal/sam3u1c/inc/core_cm3.h **** 
 522:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 523:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 524:.././hal/sam3u1c/inc/core_cm3.h **** 
 525:.././hal/sam3u1c/inc/core_cm3.h **** /*@} end of group CMSIS_SCB */
 526:.././hal/sam3u1c/inc/core_cm3.h **** 
 527:.././hal/sam3u1c/inc/core_cm3.h **** 
 528:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup  CMSIS_core_register
 529:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 530:.././hal/sam3u1c/inc/core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 531:.././hal/sam3u1c/inc/core_cm3.h ****   @{
 532:.././hal/sam3u1c/inc/core_cm3.h ****  */
 533:.././hal/sam3u1c/inc/core_cm3.h **** 
 534:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 535:.././hal/sam3u1c/inc/core_cm3.h ****  */
 536:.././hal/sam3u1c/inc/core_cm3.h **** typedef struct
 537:.././hal/sam3u1c/inc/core_cm3.h **** {
 538:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED0[1];
 539:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 540:.././hal/sam3u1c/inc/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 541:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 542:.././hal/sam3u1c/inc/core_cm3.h **** #else
 543:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED1[1];
 544:.././hal/sam3u1c/inc/core_cm3.h **** #endif
 545:.././hal/sam3u1c/inc/core_cm3.h **** } SCnSCB_Type;
 546:.././hal/sam3u1c/inc/core_cm3.h **** 
 547:.././hal/sam3u1c/inc/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 548:.././hal/sam3u1c/inc/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 549:.././hal/sam3u1c/inc/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 550:.././hal/sam3u1c/inc/core_cm3.h **** 
 551:.././hal/sam3u1c/inc/core_cm3.h **** /* Auxiliary Control Register Definitions */
 552:.././hal/sam3u1c/inc/core_cm3.h **** 
 553:.././hal/sam3u1c/inc/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 554:.././hal/sam3u1c/inc/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 555:.././hal/sam3u1c/inc/core_cm3.h **** 
 556:.././hal/sam3u1c/inc/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 557:.././hal/sam3u1c/inc/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 558:.././hal/sam3u1c/inc/core_cm3.h **** 
 559:.././hal/sam3u1c/inc/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 560:.././hal/sam3u1c/inc/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 561:.././hal/sam3u1c/inc/core_cm3.h **** 
 562:.././hal/sam3u1c/inc/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 563:.././hal/sam3u1c/inc/core_cm3.h **** 
 564:.././hal/sam3u1c/inc/core_cm3.h **** 
 565:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup  CMSIS_core_register
 566:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 567:.././hal/sam3u1c/inc/core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 568:.././hal/sam3u1c/inc/core_cm3.h ****   @{
 569:.././hal/sam3u1c/inc/core_cm3.h ****  */
 570:.././hal/sam3u1c/inc/core_cm3.h **** 
 571:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 572:.././hal/sam3u1c/inc/core_cm3.h ****  */
 573:.././hal/sam3u1c/inc/core_cm3.h **** typedef struct
 574:.././hal/sam3u1c/inc/core_cm3.h **** {
 575:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 576:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 577:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 578:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 579:.././hal/sam3u1c/inc/core_cm3.h **** } SysTick_Type;
 580:.././hal/sam3u1c/inc/core_cm3.h **** 
 581:.././hal/sam3u1c/inc/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 582:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 583:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 584:.././hal/sam3u1c/inc/core_cm3.h **** 
 585:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 586:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 587:.././hal/sam3u1c/inc/core_cm3.h **** 
 588:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 589:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 590:.././hal/sam3u1c/inc/core_cm3.h **** 
 591:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 592:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 593:.././hal/sam3u1c/inc/core_cm3.h **** 
 594:.././hal/sam3u1c/inc/core_cm3.h **** /* SysTick Reload Register Definitions */
 595:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 596:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 597:.././hal/sam3u1c/inc/core_cm3.h **** 
 598:.././hal/sam3u1c/inc/core_cm3.h **** /* SysTick Current Register Definitions */
 599:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 600:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 601:.././hal/sam3u1c/inc/core_cm3.h **** 
 602:.././hal/sam3u1c/inc/core_cm3.h **** /* SysTick Calibration Register Definitions */
 603:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 604:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 605:.././hal/sam3u1c/inc/core_cm3.h **** 
 606:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 607:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 608:.././hal/sam3u1c/inc/core_cm3.h **** 
 609:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 610:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 611:.././hal/sam3u1c/inc/core_cm3.h **** 
 612:.././hal/sam3u1c/inc/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 613:.././hal/sam3u1c/inc/core_cm3.h **** 
 614:.././hal/sam3u1c/inc/core_cm3.h **** 
 615:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup  CMSIS_core_register
 616:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 617:.././hal/sam3u1c/inc/core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 618:.././hal/sam3u1c/inc/core_cm3.h ****   @{
 619:.././hal/sam3u1c/inc/core_cm3.h ****  */
 620:.././hal/sam3u1c/inc/core_cm3.h **** 
 621:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 622:.././hal/sam3u1c/inc/core_cm3.h ****  */
 623:.././hal/sam3u1c/inc/core_cm3.h **** typedef struct
 624:.././hal/sam3u1c/inc/core_cm3.h **** {
 625:.././hal/sam3u1c/inc/core_cm3.h ****   __O  union
 626:.././hal/sam3u1c/inc/core_cm3.h ****   {
 627:.././hal/sam3u1c/inc/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 628:.././hal/sam3u1c/inc/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 629:.././hal/sam3u1c/inc/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 630:.././hal/sam3u1c/inc/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 631:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED0[864];
 632:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 633:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED1[15];
 634:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 635:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED2[15];
 636:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 637:.././hal/sam3u1c/inc/core_cm3.h **** } ITM_Type;
 638:.././hal/sam3u1c/inc/core_cm3.h **** 
 639:.././hal/sam3u1c/inc/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 640:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 641:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 642:.././hal/sam3u1c/inc/core_cm3.h **** 
 643:.././hal/sam3u1c/inc/core_cm3.h **** /* ITM Trace Control Register Definitions */
 644:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 645:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 646:.././hal/sam3u1c/inc/core_cm3.h **** 
 647:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 648:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 649:.././hal/sam3u1c/inc/core_cm3.h **** 
 650:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 651:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 652:.././hal/sam3u1c/inc/core_cm3.h **** 
 653:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 654:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 655:.././hal/sam3u1c/inc/core_cm3.h **** 
 656:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 657:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 658:.././hal/sam3u1c/inc/core_cm3.h **** 
 659:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 660:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 661:.././hal/sam3u1c/inc/core_cm3.h **** 
 662:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 663:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 664:.././hal/sam3u1c/inc/core_cm3.h **** 
 665:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 666:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 667:.././hal/sam3u1c/inc/core_cm3.h **** 
 668:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 669:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 670:.././hal/sam3u1c/inc/core_cm3.h **** 
 671:.././hal/sam3u1c/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 672:.././hal/sam3u1c/inc/core_cm3.h **** 
 673:.././hal/sam3u1c/inc/core_cm3.h **** 
 674:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup  CMSIS_core_register
 675:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 676:.././hal/sam3u1c/inc/core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 677:.././hal/sam3u1c/inc/core_cm3.h ****   @{
 678:.././hal/sam3u1c/inc/core_cm3.h ****  */
 679:.././hal/sam3u1c/inc/core_cm3.h **** 
 680:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 681:.././hal/sam3u1c/inc/core_cm3.h ****  */
 682:.././hal/sam3u1c/inc/core_cm3.h **** typedef struct
 683:.././hal/sam3u1c/inc/core_cm3.h **** {
 684:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 685:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 686:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 687:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 688:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 689:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 690:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 691:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 692:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 693:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 694:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 695:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED0[1];
 696:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 697:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 698:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 699:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED1[1];
 700:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 701:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 702:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 703:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED2[1];
 704:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 705:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 706:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 707:.././hal/sam3u1c/inc/core_cm3.h **** } DWT_Type;
 708:.././hal/sam3u1c/inc/core_cm3.h **** 
 709:.././hal/sam3u1c/inc/core_cm3.h **** /* DWT Control Register Definitions */
 710:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 711:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 712:.././hal/sam3u1c/inc/core_cm3.h **** 
 713:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 714:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 715:.././hal/sam3u1c/inc/core_cm3.h **** 
 716:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 717:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 718:.././hal/sam3u1c/inc/core_cm3.h **** 
 719:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 720:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 721:.././hal/sam3u1c/inc/core_cm3.h **** 
 722:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 723:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 724:.././hal/sam3u1c/inc/core_cm3.h **** 
 725:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 726:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 727:.././hal/sam3u1c/inc/core_cm3.h **** 
 728:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 729:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 730:.././hal/sam3u1c/inc/core_cm3.h **** 
 731:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 732:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 733:.././hal/sam3u1c/inc/core_cm3.h **** 
 734:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 735:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 736:.././hal/sam3u1c/inc/core_cm3.h **** 
 737:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 738:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 739:.././hal/sam3u1c/inc/core_cm3.h **** 
 740:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 741:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 742:.././hal/sam3u1c/inc/core_cm3.h **** 
 743:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 744:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 745:.././hal/sam3u1c/inc/core_cm3.h **** 
 746:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 747:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 748:.././hal/sam3u1c/inc/core_cm3.h **** 
 749:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 750:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 751:.././hal/sam3u1c/inc/core_cm3.h **** 
 752:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 753:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 754:.././hal/sam3u1c/inc/core_cm3.h **** 
 755:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 756:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 757:.././hal/sam3u1c/inc/core_cm3.h **** 
 758:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 759:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 760:.././hal/sam3u1c/inc/core_cm3.h **** 
 761:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 762:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 763:.././hal/sam3u1c/inc/core_cm3.h **** 
 764:.././hal/sam3u1c/inc/core_cm3.h **** /* DWT CPI Count Register Definitions */
 765:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 766:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 767:.././hal/sam3u1c/inc/core_cm3.h **** 
 768:.././hal/sam3u1c/inc/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 769:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 770:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 771:.././hal/sam3u1c/inc/core_cm3.h **** 
 772:.././hal/sam3u1c/inc/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 773:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 774:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 775:.././hal/sam3u1c/inc/core_cm3.h **** 
 776:.././hal/sam3u1c/inc/core_cm3.h **** /* DWT LSU Count Register Definitions */
 777:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 778:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 779:.././hal/sam3u1c/inc/core_cm3.h **** 
 780:.././hal/sam3u1c/inc/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 781:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 782:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 783:.././hal/sam3u1c/inc/core_cm3.h **** 
 784:.././hal/sam3u1c/inc/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 785:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 786:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 787:.././hal/sam3u1c/inc/core_cm3.h **** 
 788:.././hal/sam3u1c/inc/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 789:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 790:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 791:.././hal/sam3u1c/inc/core_cm3.h **** 
 792:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 793:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 794:.././hal/sam3u1c/inc/core_cm3.h **** 
 795:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 796:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 797:.././hal/sam3u1c/inc/core_cm3.h **** 
 798:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 799:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 800:.././hal/sam3u1c/inc/core_cm3.h **** 
 801:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 802:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 803:.././hal/sam3u1c/inc/core_cm3.h **** 
 804:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 805:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 806:.././hal/sam3u1c/inc/core_cm3.h **** 
 807:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 808:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 809:.././hal/sam3u1c/inc/core_cm3.h **** 
 810:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 811:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 812:.././hal/sam3u1c/inc/core_cm3.h **** 
 813:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 814:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 815:.././hal/sam3u1c/inc/core_cm3.h **** 
 816:.././hal/sam3u1c/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 817:.././hal/sam3u1c/inc/core_cm3.h **** 
 818:.././hal/sam3u1c/inc/core_cm3.h **** 
 819:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup  CMSIS_core_register
 820:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 821:.././hal/sam3u1c/inc/core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 822:.././hal/sam3u1c/inc/core_cm3.h ****   @{
 823:.././hal/sam3u1c/inc/core_cm3.h ****  */
 824:.././hal/sam3u1c/inc/core_cm3.h **** 
 825:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 826:.././hal/sam3u1c/inc/core_cm3.h ****  */
 827:.././hal/sam3u1c/inc/core_cm3.h **** typedef struct
 828:.././hal/sam3u1c/inc/core_cm3.h **** {
 829:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 830:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 831:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED0[2];
 832:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 833:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED1[55];
 834:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 835:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED2[131];
 836:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 837:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 838:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 839:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED3[759];
 840:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 841:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 842:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 843:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED4[1];
 844:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 845:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 846:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 847:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED5[39];
 848:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 849:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 850:.././hal/sam3u1c/inc/core_cm3.h ****        uint32_t RESERVED7[8];
 851:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 852:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 853:.././hal/sam3u1c/inc/core_cm3.h **** } TPI_Type;
 854:.././hal/sam3u1c/inc/core_cm3.h **** 
 855:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 856:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 857:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 858:.././hal/sam3u1c/inc/core_cm3.h **** 
 859:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 860:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 861:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 862:.././hal/sam3u1c/inc/core_cm3.h **** 
 863:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 864:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 865:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 866:.././hal/sam3u1c/inc/core_cm3.h **** 
 867:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 868:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 869:.././hal/sam3u1c/inc/core_cm3.h **** 
 870:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 871:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 872:.././hal/sam3u1c/inc/core_cm3.h **** 
 873:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 874:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 875:.././hal/sam3u1c/inc/core_cm3.h **** 
 876:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 877:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 878:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 879:.././hal/sam3u1c/inc/core_cm3.h **** 
 880:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 881:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 882:.././hal/sam3u1c/inc/core_cm3.h **** 
 883:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI TRIGGER Register Definitions */
 884:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 885:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 886:.././hal/sam3u1c/inc/core_cm3.h **** 
 887:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 888:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 889:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 890:.././hal/sam3u1c/inc/core_cm3.h **** 
 891:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 892:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 893:.././hal/sam3u1c/inc/core_cm3.h **** 
 894:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 895:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 896:.././hal/sam3u1c/inc/core_cm3.h **** 
 897:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 898:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 899:.././hal/sam3u1c/inc/core_cm3.h **** 
 900:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 901:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 902:.././hal/sam3u1c/inc/core_cm3.h **** 
 903:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 904:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 905:.././hal/sam3u1c/inc/core_cm3.h **** 
 906:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 907:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 908:.././hal/sam3u1c/inc/core_cm3.h **** 
 909:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
 910:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 911:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 912:.././hal/sam3u1c/inc/core_cm3.h **** 
 913:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 914:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 915:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 916:.././hal/sam3u1c/inc/core_cm3.h **** 
 917:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 918:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 919:.././hal/sam3u1c/inc/core_cm3.h **** 
 920:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 921:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 922:.././hal/sam3u1c/inc/core_cm3.h **** 
 923:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 924:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
 925:.././hal/sam3u1c/inc/core_cm3.h **** 
 926:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
 927:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
 928:.././hal/sam3u1c/inc/core_cm3.h **** 
 929:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
 930:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
 931:.././hal/sam3u1c/inc/core_cm3.h **** 
 932:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
 933:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
 934:.././hal/sam3u1c/inc/core_cm3.h **** 
 935:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
 936:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
 937:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
 938:.././hal/sam3u1c/inc/core_cm3.h **** 
 939:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
 940:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
 941:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
 942:.././hal/sam3u1c/inc/core_cm3.h **** 
 943:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI DEVID Register Definitions */
 944:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
 945:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
 946:.././hal/sam3u1c/inc/core_cm3.h **** 
 947:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
 948:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
 949:.././hal/sam3u1c/inc/core_cm3.h **** 
 950:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
 951:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
 952:.././hal/sam3u1c/inc/core_cm3.h **** 
 953:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
 954:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
 955:.././hal/sam3u1c/inc/core_cm3.h **** 
 956:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
 957:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
 958:.././hal/sam3u1c/inc/core_cm3.h **** 
 959:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
 960:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
 961:.././hal/sam3u1c/inc/core_cm3.h **** 
 962:.././hal/sam3u1c/inc/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
 963:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
 964:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
 965:.././hal/sam3u1c/inc/core_cm3.h **** 
 966:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
 967:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
 968:.././hal/sam3u1c/inc/core_cm3.h **** 
 969:.././hal/sam3u1c/inc/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
 970:.././hal/sam3u1c/inc/core_cm3.h **** 
 971:.././hal/sam3u1c/inc/core_cm3.h **** 
 972:.././hal/sam3u1c/inc/core_cm3.h **** #if (__MPU_PRESENT == 1)
 973:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup  CMSIS_core_register
 974:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 975:.././hal/sam3u1c/inc/core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
 976:.././hal/sam3u1c/inc/core_cm3.h ****   @{
 977:.././hal/sam3u1c/inc/core_cm3.h ****  */
 978:.././hal/sam3u1c/inc/core_cm3.h **** 
 979:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 980:.././hal/sam3u1c/inc/core_cm3.h ****  */
 981:.././hal/sam3u1c/inc/core_cm3.h **** typedef struct
 982:.././hal/sam3u1c/inc/core_cm3.h **** {
 983:.././hal/sam3u1c/inc/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 984:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 985:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 986:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 987:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 988:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 989:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 990:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 991:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 992:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 993:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 994:.././hal/sam3u1c/inc/core_cm3.h **** } MPU_Type;
 995:.././hal/sam3u1c/inc/core_cm3.h **** 
 996:.././hal/sam3u1c/inc/core_cm3.h **** /* MPU Type Register */
 997:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 998:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 999:.././hal/sam3u1c/inc/core_cm3.h **** 
1000:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1001:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1002:.././hal/sam3u1c/inc/core_cm3.h **** 
1003:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1004:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1005:.././hal/sam3u1c/inc/core_cm3.h **** 
1006:.././hal/sam3u1c/inc/core_cm3.h **** /* MPU Control Register */
1007:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1008:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1009:.././hal/sam3u1c/inc/core_cm3.h **** 
1010:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1011:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1012:.././hal/sam3u1c/inc/core_cm3.h **** 
1013:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1014:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1015:.././hal/sam3u1c/inc/core_cm3.h **** 
1016:.././hal/sam3u1c/inc/core_cm3.h **** /* MPU Region Number Register */
1017:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1018:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1019:.././hal/sam3u1c/inc/core_cm3.h **** 
1020:.././hal/sam3u1c/inc/core_cm3.h **** /* MPU Region Base Address Register */
1021:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1022:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1023:.././hal/sam3u1c/inc/core_cm3.h **** 
1024:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1025:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1026:.././hal/sam3u1c/inc/core_cm3.h **** 
1027:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1028:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1029:.././hal/sam3u1c/inc/core_cm3.h **** 
1030:.././hal/sam3u1c/inc/core_cm3.h **** /* MPU Region Attribute and Size Register */
1031:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1032:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1033:.././hal/sam3u1c/inc/core_cm3.h **** 
1034:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1035:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1036:.././hal/sam3u1c/inc/core_cm3.h **** 
1037:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1038:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1039:.././hal/sam3u1c/inc/core_cm3.h **** 
1040:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1041:.././hal/sam3u1c/inc/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1042:.././hal/sam3u1c/inc/core_cm3.h **** 
1043:.././hal/sam3u1c/inc/core_cm3.h **** /*@} end of group CMSIS_MPU */
1044:.././hal/sam3u1c/inc/core_cm3.h **** #endif
1045:.././hal/sam3u1c/inc/core_cm3.h **** 
1046:.././hal/sam3u1c/inc/core_cm3.h **** 
1047:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup  CMSIS_core_register
1048:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1049:.././hal/sam3u1c/inc/core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1050:.././hal/sam3u1c/inc/core_cm3.h ****   @{
1051:.././hal/sam3u1c/inc/core_cm3.h ****  */
1052:.././hal/sam3u1c/inc/core_cm3.h **** 
1053:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1054:.././hal/sam3u1c/inc/core_cm3.h ****  */
1055:.././hal/sam3u1c/inc/core_cm3.h **** typedef struct
1056:.././hal/sam3u1c/inc/core_cm3.h **** {
1057:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1058:.././hal/sam3u1c/inc/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1059:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1060:.././hal/sam3u1c/inc/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1061:.././hal/sam3u1c/inc/core_cm3.h **** } CoreDebug_Type;
1062:.././hal/sam3u1c/inc/core_cm3.h **** 
1063:.././hal/sam3u1c/inc/core_cm3.h **** /* Debug Halting Control and Status Register */
1064:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1065:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1066:.././hal/sam3u1c/inc/core_cm3.h **** 
1067:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1068:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1069:.././hal/sam3u1c/inc/core_cm3.h **** 
1070:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1071:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1072:.././hal/sam3u1c/inc/core_cm3.h **** 
1073:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1074:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1075:.././hal/sam3u1c/inc/core_cm3.h **** 
1076:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1077:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1078:.././hal/sam3u1c/inc/core_cm3.h **** 
1079:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1080:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1081:.././hal/sam3u1c/inc/core_cm3.h **** 
1082:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1083:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1084:.././hal/sam3u1c/inc/core_cm3.h **** 
1085:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1086:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1087:.././hal/sam3u1c/inc/core_cm3.h **** 
1088:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1089:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1090:.././hal/sam3u1c/inc/core_cm3.h **** 
1091:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1092:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1093:.././hal/sam3u1c/inc/core_cm3.h **** 
1094:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1095:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1096:.././hal/sam3u1c/inc/core_cm3.h **** 
1097:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1098:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1099:.././hal/sam3u1c/inc/core_cm3.h **** 
1100:.././hal/sam3u1c/inc/core_cm3.h **** /* Debug Core Register Selector Register */
1101:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1102:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1103:.././hal/sam3u1c/inc/core_cm3.h **** 
1104:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1105:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1106:.././hal/sam3u1c/inc/core_cm3.h **** 
1107:.././hal/sam3u1c/inc/core_cm3.h **** /* Debug Exception and Monitor Control Register */
1108:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1109:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1110:.././hal/sam3u1c/inc/core_cm3.h **** 
1111:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1112:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1113:.././hal/sam3u1c/inc/core_cm3.h **** 
1114:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1115:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1116:.././hal/sam3u1c/inc/core_cm3.h **** 
1117:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1118:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1119:.././hal/sam3u1c/inc/core_cm3.h **** 
1120:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1121:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1122:.././hal/sam3u1c/inc/core_cm3.h **** 
1123:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1124:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1125:.././hal/sam3u1c/inc/core_cm3.h **** 
1126:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1127:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1128:.././hal/sam3u1c/inc/core_cm3.h **** 
1129:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1130:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1131:.././hal/sam3u1c/inc/core_cm3.h **** 
1132:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1133:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1134:.././hal/sam3u1c/inc/core_cm3.h **** 
1135:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1136:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1137:.././hal/sam3u1c/inc/core_cm3.h **** 
1138:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1139:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1140:.././hal/sam3u1c/inc/core_cm3.h **** 
1141:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1142:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1143:.././hal/sam3u1c/inc/core_cm3.h **** 
1144:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1145:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1146:.././hal/sam3u1c/inc/core_cm3.h **** 
1147:.././hal/sam3u1c/inc/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1148:.././hal/sam3u1c/inc/core_cm3.h **** 
1149:.././hal/sam3u1c/inc/core_cm3.h **** 
1150:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup    CMSIS_core_register
1151:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1152:.././hal/sam3u1c/inc/core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1153:.././hal/sam3u1c/inc/core_cm3.h ****   @{
1154:.././hal/sam3u1c/inc/core_cm3.h ****  */
1155:.././hal/sam3u1c/inc/core_cm3.h **** 
1156:.././hal/sam3u1c/inc/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1157:.././hal/sam3u1c/inc/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1158:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1159:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1160:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1161:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1162:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1163:.././hal/sam3u1c/inc/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1164:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1165:.././hal/sam3u1c/inc/core_cm3.h **** 
1166:.././hal/sam3u1c/inc/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1167:.././hal/sam3u1c/inc/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1168:.././hal/sam3u1c/inc/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1169:.././hal/sam3u1c/inc/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1170:.././hal/sam3u1c/inc/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1171:.././hal/sam3u1c/inc/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1172:.././hal/sam3u1c/inc/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1173:.././hal/sam3u1c/inc/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1174:.././hal/sam3u1c/inc/core_cm3.h **** 
1175:.././hal/sam3u1c/inc/core_cm3.h **** #if (__MPU_PRESENT == 1)
1176:.././hal/sam3u1c/inc/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1177:.././hal/sam3u1c/inc/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1178:.././hal/sam3u1c/inc/core_cm3.h **** #endif
1179:.././hal/sam3u1c/inc/core_cm3.h **** 
1180:.././hal/sam3u1c/inc/core_cm3.h **** /*@} */
1181:.././hal/sam3u1c/inc/core_cm3.h **** 
1182:.././hal/sam3u1c/inc/core_cm3.h **** 
1183:.././hal/sam3u1c/inc/core_cm3.h **** 
1184:.././hal/sam3u1c/inc/core_cm3.h **** /*******************************************************************************
1185:.././hal/sam3u1c/inc/core_cm3.h ****  *                Hardware Abstraction Layer
1186:.././hal/sam3u1c/inc/core_cm3.h ****   Core Function Interface contains:
1187:.././hal/sam3u1c/inc/core_cm3.h ****   - Core NVIC Functions
1188:.././hal/sam3u1c/inc/core_cm3.h ****   - Core SysTick Functions
1189:.././hal/sam3u1c/inc/core_cm3.h ****   - Core Debug Functions
1190:.././hal/sam3u1c/inc/core_cm3.h ****   - Core Register Access Functions
1191:.././hal/sam3u1c/inc/core_cm3.h ****  ******************************************************************************/
1192:.././hal/sam3u1c/inc/core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1193:.././hal/sam3u1c/inc/core_cm3.h **** */
1194:.././hal/sam3u1c/inc/core_cm3.h **** 
1195:.././hal/sam3u1c/inc/core_cm3.h **** 
1196:.././hal/sam3u1c/inc/core_cm3.h **** 
1197:.././hal/sam3u1c/inc/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1198:.././hal/sam3u1c/inc/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1199:.././hal/sam3u1c/inc/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1200:.././hal/sam3u1c/inc/core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1201:.././hal/sam3u1c/inc/core_cm3.h ****     @{
1202:.././hal/sam3u1c/inc/core_cm3.h ****  */
1203:.././hal/sam3u1c/inc/core_cm3.h **** 
1204:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Set Priority Grouping
1205:.././hal/sam3u1c/inc/core_cm3.h **** 
1206:.././hal/sam3u1c/inc/core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1207:.././hal/sam3u1c/inc/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1208:.././hal/sam3u1c/inc/core_cm3.h ****   Only values from 0..7 are used.
1209:.././hal/sam3u1c/inc/core_cm3.h ****   In case of a conflict between priority grouping and available
1210:.././hal/sam3u1c/inc/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1211:.././hal/sam3u1c/inc/core_cm3.h **** 
1212:.././hal/sam3u1c/inc/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1213:.././hal/sam3u1c/inc/core_cm3.h ****  */
1214:.././hal/sam3u1c/inc/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1215:.././hal/sam3u1c/inc/core_cm3.h **** {
1216:.././hal/sam3u1c/inc/core_cm3.h ****   uint32_t reg_value;
1217:.././hal/sam3u1c/inc/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1218:.././hal/sam3u1c/inc/core_cm3.h **** 
1219:.././hal/sam3u1c/inc/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1220:.././hal/sam3u1c/inc/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1221:.././hal/sam3u1c/inc/core_cm3.h ****   reg_value  =  (reg_value                                 |
1222:.././hal/sam3u1c/inc/core_cm3.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1223:.././hal/sam3u1c/inc/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1224:.././hal/sam3u1c/inc/core_cm3.h ****   SCB->AIRCR =  reg_value;
1225:.././hal/sam3u1c/inc/core_cm3.h **** }
1226:.././hal/sam3u1c/inc/core_cm3.h **** 
1227:.././hal/sam3u1c/inc/core_cm3.h **** 
1228:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Get Priority Grouping
1229:.././hal/sam3u1c/inc/core_cm3.h **** 
1230:.././hal/sam3u1c/inc/core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1231:.././hal/sam3u1c/inc/core_cm3.h **** 
1232:.././hal/sam3u1c/inc/core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1233:.././hal/sam3u1c/inc/core_cm3.h ****  */
1234:.././hal/sam3u1c/inc/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1235:.././hal/sam3u1c/inc/core_cm3.h **** {
1236:.././hal/sam3u1c/inc/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1237:.././hal/sam3u1c/inc/core_cm3.h **** }
1238:.././hal/sam3u1c/inc/core_cm3.h **** 
1239:.././hal/sam3u1c/inc/core_cm3.h **** 
1240:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Enable External Interrupt
1241:.././hal/sam3u1c/inc/core_cm3.h **** 
1242:.././hal/sam3u1c/inc/core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1243:.././hal/sam3u1c/inc/core_cm3.h **** 
1244:.././hal/sam3u1c/inc/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1245:.././hal/sam3u1c/inc/core_cm3.h ****  */
1246:.././hal/sam3u1c/inc/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1247:.././hal/sam3u1c/inc/core_cm3.h **** {
  25              	 .loc 1 1247 0
  26              	 .cfi_startproc
  27              	 
  28              	 
  29              	 
  30 0000 80B4     	 push {r7}
  31              	.LCFI0:
  32              	 .cfi_def_cfa_offset 4
  33              	 .cfi_offset 7,-4
  34 0002 83B0     	 sub sp,sp,#12
  35              	.LCFI1:
  36              	 .cfi_def_cfa_offset 16
  37 0004 00AF     	 add r7,sp,#0
  38              	.LCFI2:
  39              	 .cfi_def_cfa_register 7
  40 0006 0346     	 mov r3,r0
  41 0008 FB71     	 strb r3,[r7,#7]
1248:.././hal/sam3u1c/inc/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  42              	 .loc 1 1248 0
  43 000a 0849     	 ldr r1,.L2
  44 000c 97F90730 	 ldrsb r3,[r7,#7]
  45 0010 5B09     	 lsrs r3,r3,#5
  46 0012 FA79     	 ldrb r2,[r7,#7]
  47 0014 02F01F02 	 and r2,r2,#31
  48 0018 0120     	 movs r0,#1
  49 001a 00FA02F2 	 lsl r2,r0,r2
  50 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1249:.././hal/sam3u1c/inc/core_cm3.h **** }
  51              	 .loc 1 1249 0
  52 0022 00BF     	 nop
  53 0024 0C37     	 adds r7,r7,#12
  54              	.LCFI3:
  55              	 .cfi_def_cfa_offset 4
  56 0026 BD46     	 mov sp,r7
  57              	.LCFI4:
  58              	 .cfi_def_cfa_register 13
  59              	 
  60 0028 80BC     	 pop {r7}
  61              	.LCFI5:
  62              	 .cfi_restore 7
  63              	 .cfi_def_cfa_offset 0
  64 002a 7047     	 bx lr
  65              	.L3:
  66              	 .align 2
  67              	.L2:
  68 002c 00E100E0 	 .word -536813312
  69              	 .cfi_endproc
  70              	.LFE41:
  72              	 .section .text.NVIC_SetPriority,"ax",%progbits
  73              	 .align 1
  74              	 .syntax unified
  75              	 .thumb
  76              	 .thumb_func
  77              	 .fpu softvfp
  79              	NVIC_SetPriority:
  80              	.LFB47:
1250:.././hal/sam3u1c/inc/core_cm3.h **** 
1251:.././hal/sam3u1c/inc/core_cm3.h **** 
1252:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Disable External Interrupt
1253:.././hal/sam3u1c/inc/core_cm3.h **** 
1254:.././hal/sam3u1c/inc/core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1255:.././hal/sam3u1c/inc/core_cm3.h **** 
1256:.././hal/sam3u1c/inc/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1257:.././hal/sam3u1c/inc/core_cm3.h ****  */
1258:.././hal/sam3u1c/inc/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1259:.././hal/sam3u1c/inc/core_cm3.h **** {
1260:.././hal/sam3u1c/inc/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1261:.././hal/sam3u1c/inc/core_cm3.h **** }
1262:.././hal/sam3u1c/inc/core_cm3.h **** 
1263:.././hal/sam3u1c/inc/core_cm3.h **** 
1264:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Get Pending Interrupt
1265:.././hal/sam3u1c/inc/core_cm3.h **** 
1266:.././hal/sam3u1c/inc/core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1267:.././hal/sam3u1c/inc/core_cm3.h ****     for the specified interrupt.
1268:.././hal/sam3u1c/inc/core_cm3.h **** 
1269:.././hal/sam3u1c/inc/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1270:.././hal/sam3u1c/inc/core_cm3.h ****     
1271:.././hal/sam3u1c/inc/core_cm3.h ****     \return             0  Interrupt status is not pending.
1272:.././hal/sam3u1c/inc/core_cm3.h ****     \return             1  Interrupt status is pending.
1273:.././hal/sam3u1c/inc/core_cm3.h ****  */
1274:.././hal/sam3u1c/inc/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1275:.././hal/sam3u1c/inc/core_cm3.h **** {
1276:.././hal/sam3u1c/inc/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1277:.././hal/sam3u1c/inc/core_cm3.h **** }
1278:.././hal/sam3u1c/inc/core_cm3.h **** 
1279:.././hal/sam3u1c/inc/core_cm3.h **** 
1280:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Set Pending Interrupt
1281:.././hal/sam3u1c/inc/core_cm3.h **** 
1282:.././hal/sam3u1c/inc/core_cm3.h ****     The function sets the pending bit of an external interrupt.
1283:.././hal/sam3u1c/inc/core_cm3.h **** 
1284:.././hal/sam3u1c/inc/core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1285:.././hal/sam3u1c/inc/core_cm3.h ****  */
1286:.././hal/sam3u1c/inc/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1287:.././hal/sam3u1c/inc/core_cm3.h **** {
1288:.././hal/sam3u1c/inc/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1289:.././hal/sam3u1c/inc/core_cm3.h **** }
1290:.././hal/sam3u1c/inc/core_cm3.h **** 
1291:.././hal/sam3u1c/inc/core_cm3.h **** 
1292:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Clear Pending Interrupt
1293:.././hal/sam3u1c/inc/core_cm3.h **** 
1294:.././hal/sam3u1c/inc/core_cm3.h ****     The function clears the pending bit of an external interrupt.
1295:.././hal/sam3u1c/inc/core_cm3.h **** 
1296:.././hal/sam3u1c/inc/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1297:.././hal/sam3u1c/inc/core_cm3.h ****  */
1298:.././hal/sam3u1c/inc/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1299:.././hal/sam3u1c/inc/core_cm3.h **** {
1300:.././hal/sam3u1c/inc/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1301:.././hal/sam3u1c/inc/core_cm3.h **** }
1302:.././hal/sam3u1c/inc/core_cm3.h **** 
1303:.././hal/sam3u1c/inc/core_cm3.h **** 
1304:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Get Active Interrupt
1305:.././hal/sam3u1c/inc/core_cm3.h **** 
1306:.././hal/sam3u1c/inc/core_cm3.h ****     The function reads the active register in NVIC and returns the active bit.
1307:.././hal/sam3u1c/inc/core_cm3.h ****     
1308:.././hal/sam3u1c/inc/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1309:.././hal/sam3u1c/inc/core_cm3.h ****     
1310:.././hal/sam3u1c/inc/core_cm3.h ****     \return             0  Interrupt status is not active.
1311:.././hal/sam3u1c/inc/core_cm3.h ****     \return             1  Interrupt status is active.
1312:.././hal/sam3u1c/inc/core_cm3.h ****  */
1313:.././hal/sam3u1c/inc/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1314:.././hal/sam3u1c/inc/core_cm3.h **** {
1315:.././hal/sam3u1c/inc/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1316:.././hal/sam3u1c/inc/core_cm3.h **** }
1317:.././hal/sam3u1c/inc/core_cm3.h **** 
1318:.././hal/sam3u1c/inc/core_cm3.h **** 
1319:.././hal/sam3u1c/inc/core_cm3.h **** /** \brief  Set Interrupt Priority
1320:.././hal/sam3u1c/inc/core_cm3.h **** 
1321:.././hal/sam3u1c/inc/core_cm3.h ****     The function sets the priority of an interrupt. 
1322:.././hal/sam3u1c/inc/core_cm3.h **** 
1323:.././hal/sam3u1c/inc/core_cm3.h ****     \note The priority cannot be set for every core interrupt.
1324:.././hal/sam3u1c/inc/core_cm3.h **** 
1325:.././hal/sam3u1c/inc/core_cm3.h ****     \param [in]      IRQn  Interrupt number. 
1326:.././hal/sam3u1c/inc/core_cm3.h ****     \param [in]  priority  Priority to set.
1327:.././hal/sam3u1c/inc/core_cm3.h ****  */
1328:.././hal/sam3u1c/inc/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1329:.././hal/sam3u1c/inc/core_cm3.h **** {
  81              	 .loc 1 1329 0
  82              	 .cfi_startproc
  83              	 
  84              	 
  85              	 
  86 0000 80B4     	 push {r7}
  87              	.LCFI6:
  88              	 .cfi_def_cfa_offset 4
  89              	 .cfi_offset 7,-4
  90 0002 83B0     	 sub sp,sp,#12
  91              	.LCFI7:
  92              	 .cfi_def_cfa_offset 16
  93 0004 00AF     	 add r7,sp,#0
  94              	.LCFI8:
  95              	 .cfi_def_cfa_register 7
  96 0006 0346     	 mov r3,r0
  97 0008 3960     	 str r1,[r7]
  98 000a FB71     	 strb r3,[r7,#7]
1330:.././hal/sam3u1c/inc/core_cm3.h ****   if(IRQn < 0) {
  99              	 .loc 1 1330 0
 100 000c 97F90730 	 ldrsb r3,[r7,#7]
 101 0010 002B     	 cmp r3,#0
 102 0012 0BDA     	 bge .L5
1331:.././hal/sam3u1c/inc/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 103              	 .loc 1 1331 0
 104 0014 0D49     	 ldr r1,.L8
 105 0016 FB79     	 ldrb r3,[r7,#7]
 106 0018 03F00F03 	 and r3,r3,#15
 107 001c 043B     	 subs r3,r3,#4
 108 001e 3A68     	 ldr r2,[r7]
 109 0020 D2B2     	 uxtb r2,r2
 110 0022 1201     	 lsls r2,r2,#4
 111 0024 D2B2     	 uxtb r2,r2
 112 0026 0B44     	 add r3,r3,r1
 113 0028 1A76     	 strb r2,[r3,#24]
1332:.././hal/sam3u1c/inc/core_cm3.h ****   else {
1333:.././hal/sam3u1c/inc/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1334:.././hal/sam3u1c/inc/core_cm3.h **** }
 114              	 .loc 1 1334 0
 115 002a 09E0     	 b .L7
 116              	.L5:
1333:.././hal/sam3u1c/inc/core_cm3.h **** }
 117              	 .loc 1 1333 0
 118 002c 0849     	 ldr r1,.L8+4
 119 002e 97F90730 	 ldrsb r3,[r7,#7]
 120 0032 3A68     	 ldr r2,[r7]
 121 0034 D2B2     	 uxtb r2,r2
 122 0036 1201     	 lsls r2,r2,#4
 123 0038 D2B2     	 uxtb r2,r2
 124 003a 0B44     	 add r3,r3,r1
 125 003c 83F80023 	 strb r2,[r3,#768]
 126              	.L7:
 127              	 .loc 1 1334 0
 128 0040 00BF     	 nop
 129 0042 0C37     	 adds r7,r7,#12
 130              	.LCFI9:
 131              	 .cfi_def_cfa_offset 4
 132 0044 BD46     	 mov sp,r7
 133              	.LCFI10:
 134              	 .cfi_def_cfa_register 13
 135              	 
 136 0046 80BC     	 pop {r7}
 137              	.LCFI11:
 138              	 .cfi_restore 7
 139              	 .cfi_def_cfa_offset 0
 140 0048 7047     	 bx lr
 141              	.L9:
 142 004a 00BF     	 .align 2
 143              	.L8:
 144 004c 00ED00E0 	 .word -536810240
 145 0050 00E100E0 	 .word -536813312
 146              	 .cfi_endproc
 147              	.LFE47:
 149              	 .section .bss.cpu_irq_critical_section_counter,"aw",%nobits
 150              	 .align 2
 153              	cpu_irq_critical_section_counter:
 154 0000 00000000 	 .space 4
 155              	 .section .bss.cpu_irq_prev_interrupt_state,"aw",%nobits
 158              	cpu_irq_prev_interrupt_state:
 159 0000 00       	 .space 1
 160              	 .section .text.cpu_irq_save,"ax",%progbits
 161              	 .align 1
 162              	 .syntax unified
 163              	 .thumb
 164              	 .thumb_func
 165              	 .fpu softvfp
 167              	cpu_irq_save:
 168              	.LFB57:
 169              	 .file 2 ".././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h"
   1:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** /**
   2:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \file
   3:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
   4:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \brief Global interrupt management for SAM D20, SAM3 and SAM4 (NVIC based)
   5:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
   6:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * Copyright (c) 2012-2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
   8:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  10:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \page License
  11:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  12:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  15:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  18:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  22:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  25:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  28:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  40:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  42:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  */
  43:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
  44:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #ifndef UTILS_INTERRUPT_INTERRUPT_H
  45:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #define UTILS_INTERRUPT_INTERRUPT_H
  46:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
  47:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #include <compiler.h>
  48:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #include <parts.h>
  49:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
  50:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #ifdef __cplusplus
  51:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** extern "C" {
  52:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #endif
  53:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
  54:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** /**
  55:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \weakgroup interrupt_group
  56:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  57:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * @{
  58:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  */
  59:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
  60:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** /**
  61:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \name Interrupt Service Routine definition
  62:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  63:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * @{
  64:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  */
  65:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
  66:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** /**
  67:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \brief Define service routine
  68:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  69:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \note For NVIC devices the interrupt service routines are predefined to
  70:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *       add to vector table in binary generation, so there is no service
  71:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *       register at run time. The routine collections are in exceptions.h.
  72:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  73:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * Usage:
  74:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \code
  75:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	ISR(foo_irq_handler)
  76:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	{
  77:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	     // Function definition
  78:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	     ...
  79:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	}
  80:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** \endcode
  81:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  82:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \param func Name for the function.
  83:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  */
  84:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #  define ISR(func)   \
  85:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	void func (void)
  86:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
  87:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** /**
  88:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \brief Initialize interrupt vectors
  89:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  90:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * For NVIC the interrupt vectors are put in vector table. So nothing
  91:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * to do to initialize them, except defined the vector function with
  92:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * right name.
  93:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
  94:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * This must be called prior to \ref irq_register_handler.
  95:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  */
  96:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #  define irq_initialize_vectors()   \
  97:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	do {                             \
  98:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	} while(0)
  99:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
 100:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** /**
 101:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \brief Register handler for interrupt
 102:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
 103:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * For NVIC the interrupt vectors are put in vector table. So nothing
 104:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * to do to register them, except defined the vector function with
 105:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * right name.
 106:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
 107:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * Usage:
 108:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \code
 109:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	irq_initialize_vectors();
 110:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	irq_register_handler(foo_irq_handler);
 111:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** \endcode
 112:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *
 113:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \note The function \a func must be defined with the \ref ISR macro.
 114:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  * \note The functions prototypes can be found in the device exception header
 115:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  *       files (exceptions.h).
 116:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h ****  */
 117:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #  define irq_register_handler(int_num, int_prio)                      \
 118:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	NVIC_ClearPendingIRQ(    (IRQn_Type)int_num);                      \
 119:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	NVIC_SetPriority(    (IRQn_Type)int_num, int_prio);                \
 120:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	NVIC_EnableIRQ(      (IRQn_Type)int_num);                          \
 121:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
 122:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** //@}
 123:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
 124:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #  define cpu_irq_enable()                     \
 125:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	do {                                       \
 126:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 		g_interrupt_enabled = true;            \
 127:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 		__DMB();                               \
 128:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 		__enable_irq();                        \
 129:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	} while (0)
 130:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #  define cpu_irq_disable()                    \
 131:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	do {                                       \
 132:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 		__disable_irq();                       \
 133:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 		__DMB();                               \
 134:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 		g_interrupt_enabled = false;           \
 135:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	} while (0)
 136:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
 137:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** typedef uint32_t irqflags_t;
 138:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
 139:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #if !defined(__DOXYGEN__)
 140:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** extern volatile bool g_interrupt_enabled;
 141:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #endif
 142:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
 143:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** #define cpu_irq_is_enabled()    (__get_PRIMASK() == 0)
 144:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
 145:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** static volatile uint32_t cpu_irq_critical_section_counter;
 146:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** static volatile bool     cpu_irq_prev_interrupt_state;
 147:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
 148:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** static inline irqflags_t cpu_irq_save(void)
 149:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** {
 170              	 .loc 2 149 0
 171              	 .cfi_startproc
 172              	 
 173              	 
 174              	 
 175 0000 80B4     	 push {r7}
 176              	.LCFI12:
 177              	 .cfi_def_cfa_offset 4
 178              	 .cfi_offset 7,-4
 179 0002 83B0     	 sub sp,sp,#12
 180              	.LCFI13:
 181              	 .cfi_def_cfa_offset 16
 182 0004 00AF     	 add r7,sp,#0
 183              	.LCFI14:
 184              	 .cfi_def_cfa_register 7
 185              	.LBB16:
 186              	.LBB17:
 187              	 .file 3 ".././hal/sam3u1c/inc/core_cmFunc.h"
   1:.././hal/sam3u1c/inc/core_cmFunc.h **** /**************************************************************************//**
   2:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @file     core_cmFunc.h
   3:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @brief    CMSIS Cortex-M Core Function Access Header File
   4:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @version  V3.00
   5:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @date     19. January 2012
   6:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
   7:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @note
   8:.././hal/sam3u1c/inc/core_cmFunc.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
  10:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @par
  11:.././hal/sam3u1c/inc/core_cmFunc.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:.././hal/sam3u1c/inc/core_cmFunc.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:.././hal/sam3u1c/inc/core_cmFunc.h ****  * within development tools that are supporting such ARM based processors. 
  14:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
  15:.././hal/sam3u1c/inc/core_cmFunc.h ****  * @par
  16:.././hal/sam3u1c/inc/core_cmFunc.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:.././hal/sam3u1c/inc/core_cmFunc.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:.././hal/sam3u1c/inc/core_cmFunc.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:.././hal/sam3u1c/inc/core_cmFunc.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:.././hal/sam3u1c/inc/core_cmFunc.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:.././hal/sam3u1c/inc/core_cmFunc.h ****  *
  22:.././hal/sam3u1c/inc/core_cmFunc.h ****  ******************************************************************************/
  23:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  24:.././hal/sam3u1c/inc/core_cmFunc.h **** #ifndef __CORE_CMFUNC_H
  25:.././hal/sam3u1c/inc/core_cmFunc.h **** #define __CORE_CMFUNC_H
  26:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  27:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  28:.././hal/sam3u1c/inc/core_cmFunc.h **** /* ###########################  Core Function Access  ########################### */
  29:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \ingroup  CMSIS_Core_FunctionInterface   
  30:.././hal/sam3u1c/inc/core_cmFunc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  31:.././hal/sam3u1c/inc/core_cmFunc.h ****   @{
  32:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  33:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  34:.././hal/sam3u1c/inc/core_cmFunc.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:.././hal/sam3u1c/inc/core_cmFunc.h **** /* ARM armcc specific functions */
  36:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  37:.././hal/sam3u1c/inc/core_cmFunc.h **** #if (__ARMCC_VERSION < 400677)
  38:.././hal/sam3u1c/inc/core_cmFunc.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif
  40:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  41:.././hal/sam3u1c/inc/core_cmFunc.h **** /* intrinsic void __enable_irq();     */
  42:.././hal/sam3u1c/inc/core_cmFunc.h **** /* intrinsic void __disable_irq();    */
  43:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  44:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Control Register
  45:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  46:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the Control Register.
  47:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  48:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Control Register value
  49:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  50:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_CONTROL(void)
  51:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  52:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  53:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regControl);
  54:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  55:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  56:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  57:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Control Register
  58:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  59:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function writes the given value to the Control Register.
  60:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  61:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    control  Control Register value to set
  62:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  63:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_CONTROL(uint32_t control)
  64:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  65:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  66:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regControl = control;
  67:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  68:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  69:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  70:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get IPSR Register
  71:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  72:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the IPSR Register.
  73:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  74:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               IPSR Register value
  75:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  76:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_IPSR(void)
  77:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  78:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regIPSR          __ASM("ipsr");
  79:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regIPSR);
  80:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  81:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  82:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  83:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get APSR Register
  84:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  85:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the APSR Register.
  86:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  87:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               APSR Register value
  88:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
  89:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_APSR(void)
  90:.././hal/sam3u1c/inc/core_cmFunc.h **** {
  91:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regAPSR          __ASM("apsr");
  92:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regAPSR);
  93:.././hal/sam3u1c/inc/core_cmFunc.h **** }
  94:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  95:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  96:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get xPSR Register
  97:.././hal/sam3u1c/inc/core_cmFunc.h **** 
  98:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the xPSR Register.
  99:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 100:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               xPSR Register value
 101:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 102:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_xPSR(void)
 103:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 104:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regXPSR          __ASM("xpsr");
 105:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regXPSR);
 106:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 107:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 108:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 109:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 110:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 111:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 112:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 113:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               PSP Register value
 114:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 115:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PSP(void)
 116:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 117:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 118:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regProcessStackPointer);
 119:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 120:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 121:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 122:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 123:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 124:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 125:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 126:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 127:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 128:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 129:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 130:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 131:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regProcessStackPointer = topOfProcStack;
 132:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 133:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 134:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 135:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 136:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 137:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 138:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 139:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               MSP Register value
 140:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 141:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_MSP(void)
 142:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 143:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 144:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regMainStackPointer);
 145:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 146:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 147:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 148:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 149:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 150:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 151:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 152:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 153:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 154:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 155:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 156:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 157:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regMainStackPointer = topOfMainStack;
 158:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 159:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 160:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 161:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Priority Mask
 162:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 163:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 164:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 165:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Priority Mask value
 166:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 167:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PRIMASK(void)
 168:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 169:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 170:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regPriMask);
 171:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 172:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 173:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 174:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Priority Mask
 175:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 176:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 177:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 178:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 179:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 180:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 181:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 182:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 183:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regPriMask = (priMask);
 184:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 185:.././hal/sam3u1c/inc/core_cmFunc.h ****  
 186:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 187:.././hal/sam3u1c/inc/core_cmFunc.h **** #if       (__CORTEX_M >= 0x03)
 188:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 189:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Enable FIQ
 190:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 191:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 192:.././hal/sam3u1c/inc/core_cmFunc.h ****     Can only be executed in Privileged modes.
 193:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 194:.././hal/sam3u1c/inc/core_cmFunc.h **** #define __enable_fault_irq                __enable_fiq
 195:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 196:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 197:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Disable FIQ
 198:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 199:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 200:.././hal/sam3u1c/inc/core_cmFunc.h ****     Can only be executed in Privileged modes.
 201:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 202:.././hal/sam3u1c/inc/core_cmFunc.h **** #define __disable_fault_irq               __disable_fiq
 203:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 204:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 205:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Base Priority
 206:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 207:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 208:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 209:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Base Priority register value
 210:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 211:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t  __get_BASEPRI(void)
 212:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 213:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 214:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regBasePri);
 215:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 216:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 217:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 218:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Base Priority
 219:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 220:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 221:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 222:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 223:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 224:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 225:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 226:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 227:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regBasePri = (basePri & 0xff);
 228:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 229:.././hal/sam3u1c/inc/core_cmFunc.h ****  
 230:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 231:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Fault Mask
 232:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 233:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 234:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 235:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Fault Mask register value
 236:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 237:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 238:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 239:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 240:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regFaultMask);
 241:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 242:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 243:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 244:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Fault Mask
 245:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 246:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 247:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 248:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 249:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 250:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 251:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 252:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 253:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regFaultMask = (faultMask & (uint32_t)1);
 254:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 255:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 256:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif /* (__CORTEX_M >= 0x03) */
 257:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 258:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 259:.././hal/sam3u1c/inc/core_cmFunc.h **** #if       (__CORTEX_M == 0x04)
 260:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 261:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get FPSCR
 262:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 263:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Floating Point Status/Control register.
 264:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 265:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Floating Point Status/Control register value
 266:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 267:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FPSCR(void)
 268:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 269:.././hal/sam3u1c/inc/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 270:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 271:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(__regfpscr);
 272:.././hal/sam3u1c/inc/core_cmFunc.h **** #else
 273:.././hal/sam3u1c/inc/core_cmFunc.h ****    return(0);
 274:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif
 275:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 276:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 277:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 278:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set FPSCR
 279:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 280:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 281:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 282:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 283:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 284:.././hal/sam3u1c/inc/core_cmFunc.h **** __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 285:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 286:.././hal/sam3u1c/inc/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 287:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 288:.././hal/sam3u1c/inc/core_cmFunc.h ****   __regfpscr = (fpscr);
 289:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif
 290:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 291:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 292:.././hal/sam3u1c/inc/core_cmFunc.h **** #endif /* (__CORTEX_M == 0x04) */
 293:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 294:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 295:.././hal/sam3u1c/inc/core_cmFunc.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 296:.././hal/sam3u1c/inc/core_cmFunc.h **** /* IAR iccarm specific functions */
 297:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 298:.././hal/sam3u1c/inc/core_cmFunc.h **** #include <cmsis_iar.h>
 299:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 300:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 301:.././hal/sam3u1c/inc/core_cmFunc.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 302:.././hal/sam3u1c/inc/core_cmFunc.h **** /* TI CCS specific functions */
 303:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 304:.././hal/sam3u1c/inc/core_cmFunc.h **** #include <cmsis_ccs.h>
 305:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 306:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 307:.././hal/sam3u1c/inc/core_cmFunc.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 308:.././hal/sam3u1c/inc/core_cmFunc.h **** /* GNU gcc specific functions */
 309:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 310:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Enable IRQ Interrupts
 311:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 312:.././hal/sam3u1c/inc/core_cmFunc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 313:.././hal/sam3u1c/inc/core_cmFunc.h ****   Can only be executed in Privileged modes.
 314:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 315:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 316:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 317:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("cpsie i");
 318:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 319:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 320:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 321:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Disable IRQ Interrupts
 322:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 323:.././hal/sam3u1c/inc/core_cmFunc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
 324:.././hal/sam3u1c/inc/core_cmFunc.h ****   Can only be executed in Privileged modes.
 325:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 326:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
 327:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 328:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("cpsid i");
 329:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 330:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 331:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 332:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Control Register
 333:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 334:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the Control Register.
 335:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 336:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Control Register value
 337:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 338:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
 339:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 340:.././hal/sam3u1c/inc/core_cmFunc.h ****   uint32_t result;
 341:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 342:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 343:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(result);
 344:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 345:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 346:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 347:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Control Register
 348:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 349:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function writes the given value to the Control Register.
 350:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 351:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    control  Control Register value to set
 352:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 353:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 354:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 355:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) );
 356:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 357:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 358:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 359:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get IPSR Register
 360:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 361:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the IPSR Register.
 362:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 363:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               IPSR Register value
 364:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 365:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 366:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 367:.././hal/sam3u1c/inc/core_cmFunc.h ****   uint32_t result;
 368:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 369:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 370:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(result);
 371:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 372:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 373:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 374:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get APSR Register
 375:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 376:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the APSR Register.
 377:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 378:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               APSR Register value
 379:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 380:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 381:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 382:.././hal/sam3u1c/inc/core_cmFunc.h ****   uint32_t result;
 383:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 384:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 385:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(result);
 386:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 387:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 388:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 389:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get xPSR Register
 390:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 391:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the content of the xPSR Register.
 392:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 393:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               xPSR Register value
 394:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 395:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 396:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 397:.././hal/sam3u1c/inc/core_cmFunc.h ****   uint32_t result;
 398:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 399:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 400:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(result);
 401:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 402:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 403:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 404:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 405:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 406:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 407:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 408:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               PSP Register value
 409:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 410:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 411:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 412:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t result;
 413:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 414:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 415:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(result);
 416:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 417:.././hal/sam3u1c/inc/core_cmFunc.h ****  
 418:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 419:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 420:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 421:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 422:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 423:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 424:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 425:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 426:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 427:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) );
 428:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 429:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 430:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 431:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 432:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 433:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 434:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 435:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               MSP Register value
 436:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 437:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 438:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 439:.././hal/sam3u1c/inc/core_cmFunc.h ****   register uint32_t result;
 440:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 441:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 442:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(result);
 443:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 444:.././hal/sam3u1c/inc/core_cmFunc.h ****  
 445:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 446:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 447:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 448:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 449:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 450:.././hal/sam3u1c/inc/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 451:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 452:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 453:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 454:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) );
 455:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 456:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 457:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 458:.././hal/sam3u1c/inc/core_cmFunc.h **** /** \brief  Get Priority Mask
 459:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 460:.././hal/sam3u1c/inc/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 461:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 462:.././hal/sam3u1c/inc/core_cmFunc.h ****     \return               Priority Mask value
 463:.././hal/sam3u1c/inc/core_cmFunc.h ****  */
 464:.././hal/sam3u1c/inc/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 465:.././hal/sam3u1c/inc/core_cmFunc.h **** {
 466:.././hal/sam3u1c/inc/core_cmFunc.h ****   uint32_t result;
 467:.././hal/sam3u1c/inc/core_cmFunc.h **** 
 468:.././hal/sam3u1c/inc/core_cmFunc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 188              	 .loc 3 468 0
 189              	 .syntax unified
 190              	
 191 0006 EFF31083 	 MRS r3,primask
 192              	
 193              	 .thumb
 194              	 .syntax unified
 195 000a 3B60     	 str r3,[r7]
 469:.././hal/sam3u1c/inc/core_cmFunc.h ****   return(result);
 196              	 .loc 3 469 0
 197 000c 3B68     	 ldr r3,[r7]
 198              	.LBE17:
 199              	.LBE16:
 150:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	irqflags_t flags = cpu_irq_is_enabled();
 200              	 .loc 2 150 0
 201 000e 002B     	 cmp r3,#0
 202 0010 0CBF     	 ite eq
 203 0012 0123     	 moveq r3,#1
 204 0014 0023     	 movne r3,#0
 205 0016 DBB2     	 uxtb r3,r3
 206 0018 7B60     	 str r3,[r7,#4]
 207              	.LBB18:
 208              	.LBB19:
 328:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 209              	 .loc 3 328 0
 210              	 .syntax unified
 211              	
 212 001a 72B6     	 cpsid i
 213              	
 214              	 .thumb
 215              	 .syntax unified
 216              	.LBE19:
 217              	.LBE18:
 218              	.LBB20:
 219              	.LBB21:
 220              	 .file 4 ".././hal/sam3u1c/inc/core_cmInstr.h"
   1:.././hal/sam3u1c/inc/core_cmInstr.h **** /**************************************************************************//**
   2:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @version  V3.00
   5:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @date     07. February 2012
   6:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
   7:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @note
   8:.././hal/sam3u1c/inc/core_cmInstr.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
  10:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @par
  11:.././hal/sam3u1c/inc/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:.././hal/sam3u1c/inc/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:.././hal/sam3u1c/inc/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors.
  14:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
  15:.././hal/sam3u1c/inc/core_cmInstr.h ****  * @par
  16:.././hal/sam3u1c/inc/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:.././hal/sam3u1c/inc/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:.././hal/sam3u1c/inc/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:.././hal/sam3u1c/inc/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:.././hal/sam3u1c/inc/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:.././hal/sam3u1c/inc/core_cmInstr.h ****  *
  22:.././hal/sam3u1c/inc/core_cmInstr.h ****  ******************************************************************************/
  23:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  24:.././hal/sam3u1c/inc/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  27:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  28:.././hal/sam3u1c/inc/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:.././hal/sam3u1c/inc/core_cmInstr.h ****   Access to dedicated instructions
  31:.././hal/sam3u1c/inc/core_cmInstr.h ****   @{
  32:.././hal/sam3u1c/inc/core_cmInstr.h **** */
  33:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  34:.././hal/sam3u1c/inc/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:.././hal/sam3u1c/inc/core_cmInstr.h **** /* ARM armcc specific functions */
  36:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  37:.././hal/sam3u1c/inc/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:.././hal/sam3u1c/inc/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:.././hal/sam3u1c/inc/core_cmInstr.h **** #endif
  40:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  41:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  42:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  No Operation
  43:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  44:.././hal/sam3u1c/inc/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  46:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __NOP                             __nop
  47:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  48:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  49:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  51:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:.././hal/sam3u1c/inc/core_cmInstr.h ****     until one of a number of events occurs.
  53:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  54:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __WFI                             __wfi
  55:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  56:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  57:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Event
  58:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  59:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:.././hal/sam3u1c/inc/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  62:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __WFE                             __wfe
  63:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  64:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  65:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Send Event
  66:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  67:.././hal/sam3u1c/inc/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  69:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __SEV                             __sev
  70:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  71:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  72:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  74:.././hal/sam3u1c/inc/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  75:.././hal/sam3u1c/inc/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  76:.././hal/sam3u1c/inc/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  78:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  80:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  81:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  83:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  84:.././hal/sam3u1c/inc/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  86:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  88:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  89:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  91:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
  92:.././hal/sam3u1c/inc/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
  94:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  96:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  97:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:.././hal/sam3u1c/inc/core_cmInstr.h **** 
  99:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 101:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 103:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 104:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __REV                             __rev
 105:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 106:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 107:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 109:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 111:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 113:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 114:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 115:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 116:.././hal/sam3u1c/inc/core_cmInstr.h ****   rev16 r0, r0
 117:.././hal/sam3u1c/inc/core_cmInstr.h ****   bx lr
 118:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 119:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 120:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 121:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 123:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 125:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 127:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 128:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 129:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 130:.././hal/sam3u1c/inc/core_cmInstr.h ****   revsh r0, r0
 131:.././hal/sam3u1c/inc/core_cmInstr.h ****   bx lr
 132:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 133:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 134:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 135:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 136:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 137:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 138:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 139:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to rotate
 140:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 141:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Rotated value
 142:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 143:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __ROR                             __ror
 144:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 145:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 146:.././hal/sam3u1c/inc/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 147:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 148:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Reverse bit order of value
 149:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 150:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function reverses the bit order of the given value.
 151:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 152:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    value  Value to reverse
 153:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return               Reversed value
 154:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 155:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __RBIT                            __rbit
 156:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 157:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 158:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 159:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 160:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 161:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 162:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 163:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 164:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 165:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 166:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 167:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 168:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 169:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 170:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 171:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 172:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 173:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 174:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 175:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 176:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 177:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 178:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 179:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 180:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 181:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 182:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 183:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 184:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 185:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 186:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 187:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 188:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 189:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 190:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 191:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 192:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 193:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 194:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          0  Function succeeded
 195:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          1  Function failed
 196:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 197:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 198:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 199:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 200:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 201:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 202:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 203:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 204:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 205:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 206:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          0  Function succeeded
 207:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          1  Function failed
 208:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 209:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 210:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 211:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 212:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 213:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 214:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 215:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 216:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to store
 217:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 218:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          0  Function succeeded
 219:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return          1  Function failed
 220:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 221:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 222:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 223:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 224:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 225:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 226:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 227:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 228:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 229:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __CLREX                           __clrex
 230:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 231:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 232:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Signed Saturate
 233:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 234:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function saturates a signed value.
 235:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 236:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 238:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             Saturated value
 239:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 240:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __SSAT                            __ssat
 241:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 242:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 243:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Unsigned Saturate
 244:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 245:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function saturates an unsigned value.
 246:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 247:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 248:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 249:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             Saturated value
 250:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 251:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __USAT                            __usat
 252:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 253:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 254:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Count leading zeros
 255:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 256:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 257:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 258:.././hal/sam3u1c/inc/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 259:.././hal/sam3u1c/inc/core_cmInstr.h ****     \return             number of leading zeros in value
 260:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 261:.././hal/sam3u1c/inc/core_cmInstr.h **** #define __CLZ                             __clz
 262:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 263:.././hal/sam3u1c/inc/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 264:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 265:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 266:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 267:.././hal/sam3u1c/inc/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 268:.././hal/sam3u1c/inc/core_cmInstr.h **** /* IAR iccarm specific functions */
 269:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 270:.././hal/sam3u1c/inc/core_cmInstr.h **** #include <cmsis_iar.h>
 271:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 272:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 273:.././hal/sam3u1c/inc/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 274:.././hal/sam3u1c/inc/core_cmInstr.h **** /* TI CCS specific functions */
 275:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 276:.././hal/sam3u1c/inc/core_cmInstr.h **** #include <cmsis_ccs.h>
 277:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 278:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 279:.././hal/sam3u1c/inc/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 280:.././hal/sam3u1c/inc/core_cmInstr.h **** /* GNU gcc specific functions */
 281:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 282:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  No Operation
 283:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 284:.././hal/sam3u1c/inc/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 285:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 286:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 287:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 288:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("nop");
 289:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 290:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 291:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 292:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Interrupt
 293:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 294:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 295:.././hal/sam3u1c/inc/core_cmInstr.h ****     until one of a number of events occurs.
 296:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 297:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 298:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 299:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("wfi");
 300:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 301:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 302:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 303:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Wait For Event
 304:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 305:.././hal/sam3u1c/inc/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 306:.././hal/sam3u1c/inc/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 307:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 308:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 309:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 310:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("wfe");
 311:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 312:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 313:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 314:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Send Event
 315:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 316:.././hal/sam3u1c/inc/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 317:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 318:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 319:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 320:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("sev");
 321:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 322:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 323:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 324:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 325:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 326:.././hal/sam3u1c/inc/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 327:.././hal/sam3u1c/inc/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 328:.././hal/sam3u1c/inc/core_cmInstr.h ****     memory, after the instruction has been completed.
 329:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 330:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 331:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 332:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("isb");
 333:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 334:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 335:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 336:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 337:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 338:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 339:.././hal/sam3u1c/inc/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 340:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 341:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
 342:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 343:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("dsb");
 344:.././hal/sam3u1c/inc/core_cmInstr.h **** }
 345:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 346:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 347:.././hal/sam3u1c/inc/core_cmInstr.h **** /** \brief  Data Memory Barrier
 348:.././hal/sam3u1c/inc/core_cmInstr.h **** 
 349:.././hal/sam3u1c/inc/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 350:.././hal/sam3u1c/inc/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 351:.././hal/sam3u1c/inc/core_cmInstr.h ****  */
 352:.././hal/sam3u1c/inc/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
 353:.././hal/sam3u1c/inc/core_cmInstr.h **** {
 354:.././hal/sam3u1c/inc/core_cmInstr.h ****   __ASM volatile ("dmb");
 221              	 .loc 4 354 0
 222              	 .syntax unified
 223              	
 224 001c BFF35F8F 	 dmb
 225              	
 226              	 .thumb
 227              	 .syntax unified
 228              	.LBE21:
 229              	.LBE20:
 151:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	cpu_irq_disable();
 230              	 .loc 2 151 0
 231 0020 044B     	 ldr r3,.L13
 232 0022 0022     	 movs r2,#0
 233 0024 1A70     	 strb r2,[r3]
 152:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	return flags;
 234              	 .loc 2 152 0
 235 0026 7B68     	 ldr r3,[r7,#4]
 153:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** }
 236              	 .loc 2 153 0
 237 0028 1846     	 mov r0,r3
 238 002a 0C37     	 adds r7,r7,#12
 239              	.LCFI15:
 240              	 .cfi_def_cfa_offset 4
 241 002c BD46     	 mov sp,r7
 242              	.LCFI16:
 243              	 .cfi_def_cfa_register 13
 244              	 
 245 002e 80BC     	 pop {r7}
 246              	.LCFI17:
 247              	 .cfi_restore 7
 248              	 .cfi_def_cfa_offset 0
 249 0030 7047     	 bx lr
 250              	.L14:
 251 0032 00BF     	 .align 2
 252              	.L13:
 253 0034 00000000 	 .word g_interrupt_enabled
 254              	 .cfi_endproc
 255              	.LFE57:
 257              	 .section .text.cpu_irq_is_enabled_flags,"ax",%progbits
 258              	 .align 1
 259              	 .syntax unified
 260              	 .thumb
 261              	 .thumb_func
 262              	 .fpu softvfp
 264              	cpu_irq_is_enabled_flags:
 265              	.LFB58:
 154:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
 155:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
 156:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** {
 266              	 .loc 2 156 0
 267              	 .cfi_startproc
 268              	 
 269              	 
 270              	 
 271 0000 80B4     	 push {r7}
 272              	.LCFI18:
 273              	 .cfi_def_cfa_offset 4
 274              	 .cfi_offset 7,-4
 275 0002 83B0     	 sub sp,sp,#12
 276              	.LCFI19:
 277              	 .cfi_def_cfa_offset 16
 278 0004 00AF     	 add r7,sp,#0
 279              	.LCFI20:
 280              	 .cfi_def_cfa_register 7
 281 0006 7860     	 str r0,[r7,#4]
 157:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	return (flags);
 282              	 .loc 2 157 0
 283 0008 7B68     	 ldr r3,[r7,#4]
 284 000a 002B     	 cmp r3,#0
 285 000c 14BF     	 ite ne
 286 000e 0123     	 movne r3,#1
 287 0010 0023     	 moveq r3,#0
 288 0012 DBB2     	 uxtb r3,r3
 158:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** }
 289              	 .loc 2 158 0
 290 0014 1846     	 mov r0,r3
 291 0016 0C37     	 adds r7,r7,#12
 292              	.LCFI21:
 293              	 .cfi_def_cfa_offset 4
 294 0018 BD46     	 mov sp,r7
 295              	.LCFI22:
 296              	 .cfi_def_cfa_register 13
 297              	 
 298 001a 80BC     	 pop {r7}
 299              	.LCFI23:
 300              	 .cfi_restore 7
 301              	 .cfi_def_cfa_offset 0
 302 001c 7047     	 bx lr
 303              	 .cfi_endproc
 304              	.LFE58:
 306              	 .section .text.cpu_irq_restore,"ax",%progbits
 307              	 .align 1
 308              	 .syntax unified
 309              	 .thumb
 310              	 .thumb_func
 311              	 .fpu softvfp
 313              	cpu_irq_restore:
 314              	.LFB59:
 159:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 
 160:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** static inline void cpu_irq_restore(irqflags_t flags)
 161:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** {
 315              	 .loc 2 161 0
 316              	 .cfi_startproc
 317              	 
 318              	 
 319 0000 80B5     	 push {r7,lr}
 320              	.LCFI24:
 321              	 .cfi_def_cfa_offset 8
 322              	 .cfi_offset 7,-8
 323              	 .cfi_offset 14,-4
 324 0002 82B0     	 sub sp,sp,#8
 325              	.LCFI25:
 326              	 .cfi_def_cfa_offset 16
 327 0004 00AF     	 add r7,sp,#0
 328              	.LCFI26:
 329              	 .cfi_def_cfa_register 7
 330 0006 7860     	 str r0,[r7,#4]
 162:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 	if (cpu_irq_is_enabled_flags(flags))
 331              	 .loc 2 162 0
 332 0008 7868     	 ldr r0,[r7,#4]
 333 000a 074B     	 ldr r3,.L20
 334 000c 9847     	 blx r3
 335              	.LVL0:
 336 000e 0346     	 mov r3,r0
 337 0010 002B     	 cmp r3,#0
 338 0012 05D0     	 beq .L19
 163:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** 		cpu_irq_enable();
 339              	 .loc 2 163 0
 340 0014 054B     	 ldr r3,.L20+4
 341 0016 0122     	 movs r2,#1
 342 0018 1A70     	 strb r2,[r3]
 343              	.LBB22:
 344              	.LBB23:
 345              	 .loc 4 354 0
 346              	 .syntax unified
 347              	
 348 001a BFF35F8F 	 dmb
 349              	
 350              	 .thumb
 351              	 .syntax unified
 352              	.LBE23:
 353              	.LBE22:
 354              	.LBB24:
 355              	.LBB25:
 317:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 356              	 .loc 3 317 0
 357              	 .syntax unified
 358              	
 359 001e 62B6     	 cpsie i
 360              	
 361              	 .thumb
 362              	 .syntax unified
 363              	.L19:
 364              	.LBE25:
 365              	.LBE24:
 164:.././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h **** }
 366              	 .loc 2 164 0
 367 0020 00BF     	 nop
 368 0022 0837     	 adds r7,r7,#8
 369              	.LCFI27:
 370              	 .cfi_def_cfa_offset 8
 371 0024 BD46     	 mov sp,r7
 372              	.LCFI28:
 373              	 .cfi_def_cfa_register 13
 374              	 
 375 0026 80BD     	 pop {r7,pc}
 376              	.L21:
 377              	 .align 2
 378              	.L20:
 379 0028 00000000 	 .word cpu_irq_is_enabled_flags
 380 002c 00000000 	 .word g_interrupt_enabled
 381              	 .cfi_endproc
 382              	.LFE59:
 384              	 .section .text.sleepmgr_lock_mode,"ax",%progbits
 385              	 .align 1
 386              	 .syntax unified
 387              	 .thumb
 388              	 .thumb_func
 389              	 .fpu softvfp
 391              	sleepmgr_lock_mode:
 392              	.LFB132:
 393              	 .file 5 ".././hal/sam3u1c/inc/sleepmgr.h"
   1:.././hal/sam3u1c/inc/sleepmgr.h **** /**
   2:.././hal/sam3u1c/inc/sleepmgr.h ****  * \file
   3:.././hal/sam3u1c/inc/sleepmgr.h ****  *
   4:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Sleep manager
   5:.././hal/sam3u1c/inc/sleepmgr.h ****  *
   6:.././hal/sam3u1c/inc/sleepmgr.h ****  * Copyright (c) 2010 - 2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/inc/sleepmgr.h ****  *
   8:.././hal/sam3u1c/inc/sleepmgr.h ****  * \asf_license_start
   9:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  10:.././hal/sam3u1c/inc/sleepmgr.h ****  * \page License
  11:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  12:.././hal/sam3u1c/inc/sleepmgr.h ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/inc/sleepmgr.h ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  15:.././hal/sam3u1c/inc/sleepmgr.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/inc/sleepmgr.h ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  18:.././hal/sam3u1c/inc/sleepmgr.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/inc/sleepmgr.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/inc/sleepmgr.h ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  22:.././hal/sam3u1c/inc/sleepmgr.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/inc/sleepmgr.h ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  25:.././hal/sam3u1c/inc/sleepmgr.h ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/inc/sleepmgr.h ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  28:.././hal/sam3u1c/inc/sleepmgr.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/inc/sleepmgr.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/inc/sleepmgr.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/inc/sleepmgr.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/inc/sleepmgr.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/inc/sleepmgr.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/inc/sleepmgr.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/inc/sleepmgr.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/inc/sleepmgr.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/inc/sleepmgr.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/inc/sleepmgr.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  40:.././hal/sam3u1c/inc/sleepmgr.h ****  * \asf_license_stop
  41:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  42:.././hal/sam3u1c/inc/sleepmgr.h ****  */
  43:.././hal/sam3u1c/inc/sleepmgr.h **** #ifndef SLEEPMGR_H
  44:.././hal/sam3u1c/inc/sleepmgr.h **** #define SLEEPMGR_H
  45:.././hal/sam3u1c/inc/sleepmgr.h **** 
  46:.././hal/sam3u1c/inc/sleepmgr.h **** #include <compiler.h>
  47:.././hal/sam3u1c/inc/sleepmgr.h **** #include <parts.h>
  48:.././hal/sam3u1c/inc/sleepmgr.h **** 
  49:.././hal/sam3u1c/inc/sleepmgr.h **** #if (SAM3S || SAM3U || SAM3N || SAM3XA || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM
  50:.././hal/sam3u1c/inc/sleepmgr.h **** # include "sam/sleepmgr.h"
  51:.././hal/sam3u1c/inc/sleepmgr.h **** #elif XMEGA
  52:.././hal/sam3u1c/inc/sleepmgr.h **** # include "xmega/sleepmgr.h"
  53:.././hal/sam3u1c/inc/sleepmgr.h **** #elif UC3
  54:.././hal/sam3u1c/inc/sleepmgr.h **** # include "uc3/sleepmgr.h"
  55:.././hal/sam3u1c/inc/sleepmgr.h **** #elif SAM4L
  56:.././hal/sam3u1c/inc/sleepmgr.h **** # include "sam4l/sleepmgr.h"
  57:.././hal/sam3u1c/inc/sleepmgr.h **** #elif MEGA
  58:.././hal/sam3u1c/inc/sleepmgr.h **** # include "mega/sleepmgr.h"
  59:.././hal/sam3u1c/inc/sleepmgr.h **** #elif (SAMD20 || SAMD21 || SAMR21 || SAMD11)
  60:.././hal/sam3u1c/inc/sleepmgr.h **** # include "samd/sleepmgr.h"
  61:.././hal/sam3u1c/inc/sleepmgr.h **** #else
  62:.././hal/sam3u1c/inc/sleepmgr.h **** # error Unsupported device.
  63:.././hal/sam3u1c/inc/sleepmgr.h **** #endif
  64:.././hal/sam3u1c/inc/sleepmgr.h **** 
  65:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef __cplusplus
  66:.././hal/sam3u1c/inc/sleepmgr.h **** extern "C" {
  67:.././hal/sam3u1c/inc/sleepmgr.h **** #endif
  68:.././hal/sam3u1c/inc/sleepmgr.h **** 
  69:.././hal/sam3u1c/inc/sleepmgr.h **** /**
  70:.././hal/sam3u1c/inc/sleepmgr.h ****  * \defgroup sleepmgr_group Sleep manager
  71:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  72:.././hal/sam3u1c/inc/sleepmgr.h ****  * The sleep manager is a service for ensuring that the device is not put to
  73:.././hal/sam3u1c/inc/sleepmgr.h ****  * sleep in deeper sleep modes than the system (e.g., peripheral drivers,
  74:.././hal/sam3u1c/inc/sleepmgr.h ****  * services or the application) allows at any given time.
  75:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  76:.././hal/sam3u1c/inc/sleepmgr.h ****  * It is based on the use of lock counting for the individual sleep modes, and
  77:.././hal/sam3u1c/inc/sleepmgr.h ****  * will put the device to sleep in the shallowest sleep mode that has a non-zero
  78:.././hal/sam3u1c/inc/sleepmgr.h ****  * lock count. The drivers/services/application can change these counts by use
  79:.././hal/sam3u1c/inc/sleepmgr.h ****  * of \ref sleepmgr_lock_mode and \ref sleepmgr_unlock_mode.
  80:.././hal/sam3u1c/inc/sleepmgr.h ****  * Refer to \ref sleepmgr_mode for a list of the sleep modes available for
  81:.././hal/sam3u1c/inc/sleepmgr.h ****  * locking, and the device datasheet for information on their effect.
  82:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  83:.././hal/sam3u1c/inc/sleepmgr.h ****  * The application must supply the file \ref conf_sleepmgr.h.
  84:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  85:.././hal/sam3u1c/inc/sleepmgr.h ****  * For the sleep manager to be enabled, the symbol \ref CONFIG_SLEEPMGR_ENABLE
  86:.././hal/sam3u1c/inc/sleepmgr.h ****  * must be defined, e.g., in \ref conf_sleepmgr.h. If this symbol is not
  87:.././hal/sam3u1c/inc/sleepmgr.h ****  * defined, the functions are replaced with dummy functions and no RAM is used.
  88:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  89:.././hal/sam3u1c/inc/sleepmgr.h ****  * @{
  90:.././hal/sam3u1c/inc/sleepmgr.h ****  */
  91:.././hal/sam3u1c/inc/sleepmgr.h **** 
  92:.././hal/sam3u1c/inc/sleepmgr.h **** /**
  93:.././hal/sam3u1c/inc/sleepmgr.h ****  * \def CONFIG_SLEEPMGR_ENABLE
  94:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Configuration symbol for enabling the sleep manager
  95:.././hal/sam3u1c/inc/sleepmgr.h ****  *
  96:.././hal/sam3u1c/inc/sleepmgr.h ****  * If this symbol is not defined, the functions of this service are replaced
  97:.././hal/sam3u1c/inc/sleepmgr.h ****  * with dummy functions. This is useful for reducing code size and execution
  98:.././hal/sam3u1c/inc/sleepmgr.h ****  * time if the sleep manager is not needed in the application.
  99:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 100:.././hal/sam3u1c/inc/sleepmgr.h ****  * This symbol may be defined in \ref conf_sleepmgr.h.
 101:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 102:.././hal/sam3u1c/inc/sleepmgr.h **** #if defined(__DOXYGEN__) && !defined(CONFIG_SLEEPMGR_ENABLE)
 103:.././hal/sam3u1c/inc/sleepmgr.h **** #  define CONFIG_SLEEPMGR_ENABLE
 104:.././hal/sam3u1c/inc/sleepmgr.h **** #endif
 105:.././hal/sam3u1c/inc/sleepmgr.h **** 
 106:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 107:.././hal/sam3u1c/inc/sleepmgr.h ****  * \enum sleepmgr_mode
 108:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Sleep mode locks
 109:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 110:.././hal/sam3u1c/inc/sleepmgr.h ****  * Identifiers for the different sleep mode locks.
 111:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 112:.././hal/sam3u1c/inc/sleepmgr.h **** 
 113:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 114:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Initialize the lock counts
 115:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 116:.././hal/sam3u1c/inc/sleepmgr.h ****  * Sets all lock counts to 0, except the very last one, which is set to 1. This
 117:.././hal/sam3u1c/inc/sleepmgr.h ****  * is done to simplify the algorithm for finding the deepest allowable sleep
 118:.././hal/sam3u1c/inc/sleepmgr.h ****  * mode in \ref sleepmgr_enter_sleep.
 119:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 120:.././hal/sam3u1c/inc/sleepmgr.h **** static inline void sleepmgr_init(void)
 121:.././hal/sam3u1c/inc/sleepmgr.h **** {
 122:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 123:.././hal/sam3u1c/inc/sleepmgr.h **** 	uint8_t i;
 124:.././hal/sam3u1c/inc/sleepmgr.h **** 
 125:.././hal/sam3u1c/inc/sleepmgr.h **** 	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
 126:.././hal/sam3u1c/inc/sleepmgr.h **** 		sleepmgr_locks[i] = 0;
 127:.././hal/sam3u1c/inc/sleepmgr.h **** 	}
 128:.././hal/sam3u1c/inc/sleepmgr.h **** 	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
 129:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 130:.././hal/sam3u1c/inc/sleepmgr.h **** }
 131:.././hal/sam3u1c/inc/sleepmgr.h **** 
 132:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 133:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Increase lock count for a sleep mode
 134:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 135:.././hal/sam3u1c/inc/sleepmgr.h ****  * Increases the lock count for \a mode to ensure that the sleep manager does
 136:.././hal/sam3u1c/inc/sleepmgr.h ****  * not put the device to sleep in the deeper sleep modes.
 137:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 138:.././hal/sam3u1c/inc/sleepmgr.h ****  * \param mode Sleep mode to lock.
 139:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 140:.././hal/sam3u1c/inc/sleepmgr.h **** static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
 141:.././hal/sam3u1c/inc/sleepmgr.h **** {
 394              	 .loc 5 141 0
 395              	 .cfi_startproc
 396              	 
 397              	 
 398 0000 80B5     	 push {r7,lr}
 399              	.LCFI29:
 400              	 .cfi_def_cfa_offset 8
 401              	 .cfi_offset 7,-8
 402              	 .cfi_offset 14,-4
 403 0002 84B0     	 sub sp,sp,#16
 404              	.LCFI30:
 405              	 .cfi_def_cfa_offset 24
 406 0004 00AF     	 add r7,sp,#0
 407              	.LCFI31:
 408              	 .cfi_def_cfa_register 7
 409 0006 0346     	 mov r3,r0
 410 0008 FB71     	 strb r3,[r7,#7]
 142:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 143:.././hal/sam3u1c/inc/sleepmgr.h **** 	irqflags_t flags;
 144:.././hal/sam3u1c/inc/sleepmgr.h **** 
 145:.././hal/sam3u1c/inc/sleepmgr.h **** 	Assert(sleepmgr_locks[mode] < 0xff);
 146:.././hal/sam3u1c/inc/sleepmgr.h **** 
 147:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Enter a critical section
 148:.././hal/sam3u1c/inc/sleepmgr.h **** 	flags = cpu_irq_save();
 411              	 .loc 5 148 0
 412 000a 084B     	 ldr r3,.L23
 413 000c 9847     	 blx r3
 414              	.LVL1:
 415 000e F860     	 str r0,[r7,#12]
 149:.././hal/sam3u1c/inc/sleepmgr.h **** 
 150:.././hal/sam3u1c/inc/sleepmgr.h **** 	++sleepmgr_locks[mode];
 416              	 .loc 5 150 0
 417 0010 FB79     	 ldrb r3,[r7,#7]
 418 0012 074A     	 ldr r2,.L23+4
 419 0014 D25C     	 ldrb r2,[r2,r3]
 420 0016 0132     	 adds r2,r2,#1
 421 0018 D1B2     	 uxtb r1,r2
 422 001a 054A     	 ldr r2,.L23+4
 423 001c D154     	 strb r1,[r2,r3]
 151:.././hal/sam3u1c/inc/sleepmgr.h **** 
 152:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Leave the critical section
 153:.././hal/sam3u1c/inc/sleepmgr.h **** 	cpu_irq_restore(flags);
 424              	 .loc 5 153 0
 425 001e F868     	 ldr r0,[r7,#12]
 426 0020 044B     	 ldr r3,.L23+8
 427 0022 9847     	 blx r3
 428              	.LVL2:
 154:.././hal/sam3u1c/inc/sleepmgr.h **** #else
 155:.././hal/sam3u1c/inc/sleepmgr.h **** 	UNUSED(mode);
 156:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 157:.././hal/sam3u1c/inc/sleepmgr.h **** }
 429              	 .loc 5 157 0
 430 0024 00BF     	 nop
 431 0026 1037     	 adds r7,r7,#16
 432              	.LCFI32:
 433              	 .cfi_def_cfa_offset 8
 434 0028 BD46     	 mov sp,r7
 435              	.LCFI33:
 436              	 .cfi_def_cfa_register 13
 437              	 
 438 002a 80BD     	 pop {r7,pc}
 439              	.L24:
 440              	 .align 2
 441              	.L23:
 442 002c 00000000 	 .word cpu_irq_save
 443 0030 00000000 	 .word sleepmgr_locks
 444 0034 00000000 	 .word cpu_irq_restore
 445              	 .cfi_endproc
 446              	.LFE132:
 448              	 .section .text.sleepmgr_unlock_mode,"ax",%progbits
 449              	 .align 1
 450              	 .syntax unified
 451              	 .thumb
 452              	 .thumb_func
 453              	 .fpu softvfp
 455              	sleepmgr_unlock_mode:
 456              	.LFB133:
 158:.././hal/sam3u1c/inc/sleepmgr.h **** 
 159:.././hal/sam3u1c/inc/sleepmgr.h **** /**
 160:.././hal/sam3u1c/inc/sleepmgr.h ****  * \brief Decrease lock count for a sleep mode
 161:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 162:.././hal/sam3u1c/inc/sleepmgr.h ****  * Decreases the lock count for \a mode. If the lock count reaches 0, the sleep
 163:.././hal/sam3u1c/inc/sleepmgr.h ****  * manager can put the device to sleep in the deeper sleep modes.
 164:.././hal/sam3u1c/inc/sleepmgr.h ****  *
 165:.././hal/sam3u1c/inc/sleepmgr.h ****  * \param mode Sleep mode to unlock.
 166:.././hal/sam3u1c/inc/sleepmgr.h ****  */
 167:.././hal/sam3u1c/inc/sleepmgr.h **** static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
 168:.././hal/sam3u1c/inc/sleepmgr.h **** {
 457              	 .loc 5 168 0
 458              	 .cfi_startproc
 459              	 
 460              	 
 461 0000 80B5     	 push {r7,lr}
 462              	.LCFI34:
 463              	 .cfi_def_cfa_offset 8
 464              	 .cfi_offset 7,-8
 465              	 .cfi_offset 14,-4
 466 0002 84B0     	 sub sp,sp,#16
 467              	.LCFI35:
 468              	 .cfi_def_cfa_offset 24
 469 0004 00AF     	 add r7,sp,#0
 470              	.LCFI36:
 471              	 .cfi_def_cfa_register 7
 472 0006 0346     	 mov r3,r0
 473 0008 FB71     	 strb r3,[r7,#7]
 169:.././hal/sam3u1c/inc/sleepmgr.h **** #ifdef CONFIG_SLEEPMGR_ENABLE
 170:.././hal/sam3u1c/inc/sleepmgr.h **** 	irqflags_t flags;
 171:.././hal/sam3u1c/inc/sleepmgr.h **** 
 172:.././hal/sam3u1c/inc/sleepmgr.h **** 	Assert(sleepmgr_locks[mode]);
 173:.././hal/sam3u1c/inc/sleepmgr.h **** 
 174:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Enter a critical section
 175:.././hal/sam3u1c/inc/sleepmgr.h **** 	flags = cpu_irq_save();
 474              	 .loc 5 175 0
 475 000a 084B     	 ldr r3,.L26
 476 000c 9847     	 blx r3
 477              	.LVL3:
 478 000e F860     	 str r0,[r7,#12]
 176:.././hal/sam3u1c/inc/sleepmgr.h **** 
 177:.././hal/sam3u1c/inc/sleepmgr.h **** 	--sleepmgr_locks[mode];
 479              	 .loc 5 177 0
 480 0010 FB79     	 ldrb r3,[r7,#7]
 481 0012 074A     	 ldr r2,.L26+4
 482 0014 D25C     	 ldrb r2,[r2,r3]
 483 0016 013A     	 subs r2,r2,#1
 484 0018 D1B2     	 uxtb r1,r2
 485 001a 054A     	 ldr r2,.L26+4
 486 001c D154     	 strb r1,[r2,r3]
 178:.././hal/sam3u1c/inc/sleepmgr.h **** 
 179:.././hal/sam3u1c/inc/sleepmgr.h **** 	// Leave the critical section
 180:.././hal/sam3u1c/inc/sleepmgr.h **** 	cpu_irq_restore(flags);
 487              	 .loc 5 180 0
 488 001e F868     	 ldr r0,[r7,#12]
 489 0020 044B     	 ldr r3,.L26+8
 490 0022 9847     	 blx r3
 491              	.LVL4:
 181:.././hal/sam3u1c/inc/sleepmgr.h **** #else
 182:.././hal/sam3u1c/inc/sleepmgr.h **** 	UNUSED(mode);
 183:.././hal/sam3u1c/inc/sleepmgr.h **** #endif /* CONFIG_SLEEPMGR_ENABLE */
 184:.././hal/sam3u1c/inc/sleepmgr.h **** }
 492              	 .loc 5 184 0
 493 0024 00BF     	 nop
 494 0026 1037     	 adds r7,r7,#16
 495              	.LCFI37:
 496              	 .cfi_def_cfa_offset 8
 497 0028 BD46     	 mov sp,r7
 498              	.LCFI38:
 499              	 .cfi_def_cfa_register 13
 500              	 
 501 002a 80BD     	 pop {r7,pc}
 502              	.L27:
 503              	 .align 2
 504              	.L26:
 505 002c 00000000 	 .word cpu_irq_save
 506 0030 00000000 	 .word sleepmgr_locks
 507 0034 00000000 	 .word cpu_irq_restore
 508              	 .cfi_endproc
 509              	.LFE133:
 511              	 .section .bss.udd_b_idle,"aw",%nobits
 514              	udd_b_idle:
 515 0000 00       	 .space 1
 516              	 .section .text.udd_sleep_mode,"ax",%progbits
 517              	 .align 1
 518              	 .syntax unified
 519              	 .thumb
 520              	 .thumb_func
 521              	 .fpu softvfp
 523              	udd_sleep_mode:
 524              	.LFB136:
 525              	 .file 6 ".././hal/sam3u1c/udphs_device.c"
   1:.././hal/sam3u1c/udphs_device.c **** /**
   2:.././hal/sam3u1c/udphs_device.c ****  * \file
   3:.././hal/sam3u1c/udphs_device.c ****  *
   4:.././hal/sam3u1c/udphs_device.c ****  * \brief USB Device Driver for UDPHS. Compliant with common UDD driver.
   5:.././hal/sam3u1c/udphs_device.c ****  *
   6:.././hal/sam3u1c/udphs_device.c ****  * Copyright (c) 2012 - 2013 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/udphs_device.c ****  *
   8:.././hal/sam3u1c/udphs_device.c ****  * \asf_license_start
   9:.././hal/sam3u1c/udphs_device.c ****  *
  10:.././hal/sam3u1c/udphs_device.c ****  * \page License
  11:.././hal/sam3u1c/udphs_device.c ****  *
  12:.././hal/sam3u1c/udphs_device.c ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/udphs_device.c ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/udphs_device.c ****  *
  15:.././hal/sam3u1c/udphs_device.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/udphs_device.c ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/udphs_device.c ****  *
  18:.././hal/sam3u1c/udphs_device.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/udphs_device.c ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/udphs_device.c ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/udphs_device.c ****  *
  22:.././hal/sam3u1c/udphs_device.c ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/udphs_device.c ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/udphs_device.c ****  *
  25:.././hal/sam3u1c/udphs_device.c ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/udphs_device.c ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/udphs_device.c ****  *
  28:.././hal/sam3u1c/udphs_device.c ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/udphs_device.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/udphs_device.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/udphs_device.c ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/udphs_device.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/udphs_device.c ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/udphs_device.c ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/udphs_device.c ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/udphs_device.c ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/udphs_device.c ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/udphs_device.c ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/udphs_device.c ****  *
  40:.././hal/sam3u1c/udphs_device.c ****  * \asf_license_stop
  41:.././hal/sam3u1c/udphs_device.c ****  *
  42:.././hal/sam3u1c/udphs_device.c ****  */
  43:.././hal/sam3u1c/udphs_device.c **** 
  44:.././hal/sam3u1c/udphs_device.c **** #include "conf_usb.h"
  45:.././hal/sam3u1c/udphs_device.c **** #include "sysclk.h"
  46:.././hal/sam3u1c/udphs_device.c **** #include "udd.h"
  47:.././hal/sam3u1c/udphs_device.c **** #include "udphs_device.h"
  48:.././hal/sam3u1c/udphs_device.c **** #include <string.h>
  49:.././hal/sam3u1c/udphs_device.c **** 
  50:.././hal/sam3u1c/udphs_device.c **** #ifndef UDD_NO_SLEEP_MGR
  51:.././hal/sam3u1c/udphs_device.c **** #  include "sleep.h"
  52:.././hal/sam3u1c/udphs_device.c **** #  include "sleepmgr.h"
  53:.././hal/sam3u1c/udphs_device.c **** #endif
  54:.././hal/sam3u1c/udphs_device.c **** 
  55:.././hal/sam3u1c/udphs_device.c **** #if !(SAM3U)
  56:.././hal/sam3u1c/udphs_device.c **** #  error The current UDPHS Device Driver supports only SAM3U.
  57:.././hal/sam3u1c/udphs_device.c **** #endif
  58:.././hal/sam3u1c/udphs_device.c **** 
  59:.././hal/sam3u1c/udphs_device.c **** #ifdef USB_DEVICE_LOW_SPEED
  60:.././hal/sam3u1c/udphs_device.c **** #  error The Low speed mode is not supported on this part, please remove USB_DEVICE_LOW_SPEED in co
  61:.././hal/sam3u1c/udphs_device.c **** #endif
  62:.././hal/sam3u1c/udphs_device.c **** 
  63:.././hal/sam3u1c/udphs_device.c **** #ifndef UDD_USB_INT_FUN
  64:.././hal/sam3u1c/udphs_device.c **** #  define UDD_USB_INT_FUN UDPHS_Handler
  65:.././hal/sam3u1c/udphs_device.c **** #endif
  66:.././hal/sam3u1c/udphs_device.c **** 
  67:.././hal/sam3u1c/udphs_device.c **** #ifndef UDD_USB_INT_LEVEL
  68:.././hal/sam3u1c/udphs_device.c **** #  define UDD_USB_INT_LEVEL 5 // By default USB interrupt have low priority
  69:.././hal/sam3u1c/udphs_device.c **** #endif
  70:.././hal/sam3u1c/udphs_device.c **** 
  71:.././hal/sam3u1c/udphs_device.c **** #ifndef UDC_VBUS_EVENT
  72:.././hal/sam3u1c/udphs_device.c **** #  define UDC_VBUS_EVENT(present)
  73:.././hal/sam3u1c/udphs_device.c **** #endif
  74:.././hal/sam3u1c/udphs_device.c **** 
  75:.././hal/sam3u1c/udphs_device.c **** #define UDD_EP_USED(ep)      (USB_DEVICE_MAX_EP >= ep)
  76:.././hal/sam3u1c/udphs_device.c **** 
  77:.././hal/sam3u1c/udphs_device.c **** // for debug text
  78:.././hal/sam3u1c/udphs_device.c **** //#define dbg_print printf
  79:.././hal/sam3u1c/udphs_device.c **** #define dbg_print(...)
  80:.././hal/sam3u1c/udphs_device.c **** 
  81:.././hal/sam3u1c/udphs_device.c **** /**
  82:.././hal/sam3u1c/udphs_device.c ****  * \ingroup udd_group
  83:.././hal/sam3u1c/udphs_device.c ****  * \defgroup udd_udphs_group USB Device High-Speed Port (UDPHS)
  84:.././hal/sam3u1c/udphs_device.c ****  *
  85:.././hal/sam3u1c/udphs_device.c ****  * \section UDPHS_CONF UDPHS Custom configuration
  86:.././hal/sam3u1c/udphs_device.c ****  * The following UDPHS driver configuration must be included in the conf_usb.h
  87:.././hal/sam3u1c/udphs_device.c ****  * file of the application.
  88:.././hal/sam3u1c/udphs_device.c ****  *
  89:.././hal/sam3u1c/udphs_device.c ****  * UDD_USB_INT_LEVEL<br>
  90:.././hal/sam3u1c/udphs_device.c ****  * Option to change the interrupt priority (0 to 15) by default 5 (recommended).
  91:.././hal/sam3u1c/udphs_device.c ****  *
  92:.././hal/sam3u1c/udphs_device.c ****  * UDD_USB_INT_FUN<br>
  93:.././hal/sam3u1c/udphs_device.c ****  * Option to fit interrupt function to what defined in exception table.
  94:.././hal/sam3u1c/udphs_device.c ****  *
  95:.././hal/sam3u1c/udphs_device.c ****  * UDD_ISOCHRONOUS_NB_BANK(ep)<br>
  96:.././hal/sam3u1c/udphs_device.c ****  * Feature to reduce or increase isochronous endpoints buffering (1 to 3).
  97:.././hal/sam3u1c/udphs_device.c ****  * Default value 2.
  98:.././hal/sam3u1c/udphs_device.c ****  *
  99:.././hal/sam3u1c/udphs_device.c ****  * UDD_BULK_NB_BANK(ep)<br>
 100:.././hal/sam3u1c/udphs_device.c ****  * Feature to reduce or increase bulk endpoints buffering (1 to 2).
 101:.././hal/sam3u1c/udphs_device.c ****  * Default value 2.
 102:.././hal/sam3u1c/udphs_device.c ****  *
 103:.././hal/sam3u1c/udphs_device.c ****  * UDD_INTERRUPT_NB_BANK(ep)<br>
 104:.././hal/sam3u1c/udphs_device.c ****  * Feature to reduce or increase interrupt endpoints buffering (1 to 2).
 105:.././hal/sam3u1c/udphs_device.c ****  * Default value 1.
 106:.././hal/sam3u1c/udphs_device.c ****  *
 107:.././hal/sam3u1c/udphs_device.c ****  * \section Callbacks management
 108:.././hal/sam3u1c/udphs_device.c ****  * The USB driver is fully managed by interrupt and does not request periodic
 109:.././hal/sam3u1c/udphs_device.c ****  * task. Thereby, the USB events use callbacks to transfer the information.
 110:.././hal/sam3u1c/udphs_device.c ****  * The callbacks are declared in static during compilation or in variable during
 111:.././hal/sam3u1c/udphs_device.c ****  * code execution.
 112:.././hal/sam3u1c/udphs_device.c ****  *
 113:.././hal/sam3u1c/udphs_device.c ****  * Static declarations defined in conf_usb.h:
 114:.././hal/sam3u1c/udphs_device.c ****  * - UDC_VBUS_EVENT(bool b_present)<br>
 115:.././hal/sam3u1c/udphs_device.c ****  *   To signal Vbus level change
 116:.././hal/sam3u1c/udphs_device.c ****  * - UDC_SUSPEND_EVENT()<br>
 117:.././hal/sam3u1c/udphs_device.c ****  *   Called when USB bus enter in suspend mode
 118:.././hal/sam3u1c/udphs_device.c ****  * - UDC_RESUME_EVENT()<br>
 119:.././hal/sam3u1c/udphs_device.c ****  *   Called when USB bus is wakeup
 120:.././hal/sam3u1c/udphs_device.c ****  * - UDC_SOF_EVENT()<br>
 121:.././hal/sam3u1c/udphs_device.c ****  *   Called for each received SOF, Note: Each 1ms in HS/FS mode only.
 122:.././hal/sam3u1c/udphs_device.c ****  *
 123:.././hal/sam3u1c/udphs_device.c ****  * Dynamic callbacks, called "endpoint job" , are registered
 124:.././hal/sam3u1c/udphs_device.c ****  * in udd_ep_job_t structure via the following functions:
 125:.././hal/sam3u1c/udphs_device.c ****  * - udd_ep_run()<br>
 126:.././hal/sam3u1c/udphs_device.c ****  *   To call it when a transfer is finish
 127:.././hal/sam3u1c/udphs_device.c ****  * - udd_ep_wait_stall_clear()<br>
 128:.././hal/sam3u1c/udphs_device.c ****  *   To call it when a endpoint halt is disabled
 129:.././hal/sam3u1c/udphs_device.c ****  *
 130:.././hal/sam3u1c/udphs_device.c ****  * \section Power mode management
 131:.././hal/sam3u1c/udphs_device.c ****  * The Sleep modes authorized :
 132:.././hal/sam3u1c/udphs_device.c ****  * - in USB IDLE state, the UDPHS needs of USB clock and authorizes up to sleep mode WFI.
 133:.././hal/sam3u1c/udphs_device.c ****  * - in USB SUSPEND state, the UDPHS no needs USB clock and authorizes up to sleep mode WAIT.
 134:.././hal/sam3u1c/udphs_device.c ****  * @{
 135:.././hal/sam3u1c/udphs_device.c ****  */
 136:.././hal/sam3u1c/udphs_device.c **** 
 137:.././hal/sam3u1c/udphs_device.c **** // Check USB Device configuration
 138:.././hal/sam3u1c/udphs_device.c **** #ifndef USB_DEVICE_EP_CTRL_SIZE
 139:.././hal/sam3u1c/udphs_device.c **** #  error USB_DEVICE_EP_CTRL_SIZE not defined
 140:.././hal/sam3u1c/udphs_device.c **** #endif
 141:.././hal/sam3u1c/udphs_device.c **** #ifndef USB_DEVICE_MAX_EP
 142:.././hal/sam3u1c/udphs_device.c **** #  error USB_DEVICE_MAX_EP not defined
 143:.././hal/sam3u1c/udphs_device.c **** #endif
 144:.././hal/sam3u1c/udphs_device.c **** #if USB_DEVICE_MAX_EP > (UDD_MAX_PEP_NB-1) // USB_DEVICE_MAX_EP does not include control endpoint
 145:.././hal/sam3u1c/udphs_device.c **** #  error USB_DEVICE_MAX_EP is too high and not supported by this part
 146:.././hal/sam3u1c/udphs_device.c **** #endif
 147:.././hal/sam3u1c/udphs_device.c **** 
 148:.././hal/sam3u1c/udphs_device.c **** #define UDD_EP_ISO_NBANK_ERROR(ep)            \
 149:.././hal/sam3u1c/udphs_device.c **** 	( (UDD_ISOCHRONOUS_NB_BANK(ep) < 1)   \
 150:.././hal/sam3u1c/udphs_device.c **** 		|| (UDD_ISOCHRONOUS_NB_BANK(ep) > 3) )
 151:.././hal/sam3u1c/udphs_device.c **** #define UDD_EP_BULK_NBANK_ERROR(ep)           \
 152:.././hal/sam3u1c/udphs_device.c **** 	( (UDD_BULK_NB_BANK(ep) < 1) || (UDD_BULK_NB_BANK(ep) > 2) )
 153:.././hal/sam3u1c/udphs_device.c **** #define UDD_EP_INT_NBANK_ERROR(ep)            \
 154:.././hal/sam3u1c/udphs_device.c **** 	( (UDD_INTERRUPT_NB_BANK(ep) < 1) || (UDD_INTERRUPT_NB_BANK(ep) > 2) )
 155:.././hal/sam3u1c/udphs_device.c **** 
 156:.././hal/sam3u1c/udphs_device.c **** #define UDD_EP_ISO_NB_BANK_ERROR(ep)          \
 157:.././hal/sam3u1c/udphs_device.c **** 	(UDD_EP_USED(ep) && UDD_EP_ISO_NBANK_ERROR(ep))
 158:.././hal/sam3u1c/udphs_device.c **** #define UDD_EP_BULK_NB_BANK_ERROR(ep)         \
 159:.././hal/sam3u1c/udphs_device.c **** 	(UDD_EP_USED(ep) && UDD_EP_ISO_NBANK_ERROR(ep))
 160:.././hal/sam3u1c/udphs_device.c **** #define UDD_EP_INT_NB_BANK_ERROR(ep)          \
 161:.././hal/sam3u1c/udphs_device.c **** 	(UDD_EP_USED(ep) && UDD_EP_ISO_NBANK_ERROR(ep))
 162:.././hal/sam3u1c/udphs_device.c **** 
 163:.././hal/sam3u1c/udphs_device.c **** #define UDD_EP_NB_BANK_ERROR(ep, type)        \
 164:.././hal/sam3u1c/udphs_device.c **** 	(ATPASTE3(UDD_EP_, type, _NB_BANK_ERROR(ep)))
 165:.././hal/sam3u1c/udphs_device.c **** 
 166:.././hal/sam3u1c/udphs_device.c **** #define UDD_ISO_NB_BANK_ERROR \
 167:.././hal/sam3u1c/udphs_device.c **** 	(          UDD_EP_NB_BANK_ERROR( 1, ISO) \
 168:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 2, ISO) \
 169:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 3, ISO) \
 170:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 4, ISO) \
 171:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 5, ISO) \
 172:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 6, ISO) \
 173:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 7, ISO) \
 174:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 8, ISO) \
 175:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 9, ISO) \
 176:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(10, ISO) \
 177:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(11, ISO) \
 178:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(12, ISO) \
 179:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(13, ISO) \
 180:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(14, ISO) \
 181:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(15, ISO) )
 182:.././hal/sam3u1c/udphs_device.c **** #define UDD_BULK_NB_BANK_ERROR \
 183:.././hal/sam3u1c/udphs_device.c **** 	(          UDD_EP_NB_BANK_ERROR( 1, BULK) \
 184:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 2, BULK) \
 185:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 3, BULK) \
 186:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 4, BULK) \
 187:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 5, BULK) \
 188:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 6, BULK) \
 189:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 7, BULK) \
 190:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 8, BULK) \
 191:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 9, BULK) \
 192:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(10, BULK) \
 193:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(11, BULK) \
 194:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(12, BULK) \
 195:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(13, BULK) \
 196:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(14, BULK) \
 197:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(15, BULK) )
 198:.././hal/sam3u1c/udphs_device.c **** #define UDD_INTERRUPT_NB_BANK_ERROR \
 199:.././hal/sam3u1c/udphs_device.c **** 	(          UDD_EP_NB_BANK_ERROR( 1, INT) \
 200:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 2, INT) \
 201:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 3, INT) \
 202:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 4, INT) \
 203:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 5, INT) \
 204:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 6, INT) \
 205:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 7, INT) \
 206:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 8, INT) \
 207:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR( 9, INT) \
 208:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(10, INT) \
 209:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(11, INT) \
 210:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(12, INT) \
 211:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(13, INT) \
 212:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(14, INT) \
 213:.././hal/sam3u1c/udphs_device.c **** 		|| UDD_EP_NB_BANK_ERROR(15, INT) )
 214:.././hal/sam3u1c/udphs_device.c **** 
 215:.././hal/sam3u1c/udphs_device.c **** #ifndef UDD_ISOCHRONOUS_NB_BANK
 216:.././hal/sam3u1c/udphs_device.c **** # define UDD_ISOCHRONOUS_NB_BANK(ep) 2
 217:.././hal/sam3u1c/udphs_device.c **** #else
 218:.././hal/sam3u1c/udphs_device.c **** # if UDD_ISO_NB_BANK_ERROR
 219:.././hal/sam3u1c/udphs_device.c **** #  error UDD_ISOCHRONOUS_NB_BANK(ep) must be define within 1 to 3.
 220:.././hal/sam3u1c/udphs_device.c **** # endif
 221:.././hal/sam3u1c/udphs_device.c **** #endif
 222:.././hal/sam3u1c/udphs_device.c **** 
 223:.././hal/sam3u1c/udphs_device.c **** #ifndef UDD_BULK_NB_BANK
 224:.././hal/sam3u1c/udphs_device.c **** # define UDD_BULK_NB_BANK(ep) 2
 225:.././hal/sam3u1c/udphs_device.c **** #else
 226:.././hal/sam3u1c/udphs_device.c **** # if UDD_BULK_NB_BANK_ERROR
 227:.././hal/sam3u1c/udphs_device.c **** #  error UDD_BULK_NB_BANK must be define with 1 or 2.
 228:.././hal/sam3u1c/udphs_device.c **** # endif
 229:.././hal/sam3u1c/udphs_device.c **** #endif
 230:.././hal/sam3u1c/udphs_device.c **** 
 231:.././hal/sam3u1c/udphs_device.c **** #ifndef UDD_INTERRUPT_NB_BANK
 232:.././hal/sam3u1c/udphs_device.c **** # define UDD_INTERRUPT_NB_BANK(ep) 1
 233:.././hal/sam3u1c/udphs_device.c **** #else
 234:.././hal/sam3u1c/udphs_device.c **** # if UDD_INTERRUPT_NB_BANK_ERROR
 235:.././hal/sam3u1c/udphs_device.c **** #  error UDD_INTERRUPT_NB_BANK must be define with 1 or 2.
 236:.././hal/sam3u1c/udphs_device.c **** # endif
 237:.././hal/sam3u1c/udphs_device.c **** #endif
 238:.././hal/sam3u1c/udphs_device.c **** 
 239:.././hal/sam3u1c/udphs_device.c **** 
 240:.././hal/sam3u1c/udphs_device.c **** /**
 241:.././hal/sam3u1c/udphs_device.c ****  * \name Power management routine.
 242:.././hal/sam3u1c/udphs_device.c ****  */
 243:.././hal/sam3u1c/udphs_device.c **** //@{
 244:.././hal/sam3u1c/udphs_device.c **** 
 245:.././hal/sam3u1c/udphs_device.c **** #ifndef UDD_NO_SLEEP_MGR
 246:.././hal/sam3u1c/udphs_device.c **** 
 247:.././hal/sam3u1c/udphs_device.c **** //! Definition of sleep levels
 248:.././hal/sam3u1c/udphs_device.c **** #define UDPHS_SLEEP_MODE_USB_SUSPEND  SLEEPMGR_WAIT_FAST
 249:.././hal/sam3u1c/udphs_device.c **** #define UDPHS_SLEEP_MODE_USB_IDLE     SLEEPMGR_SLEEP_WFI
 250:.././hal/sam3u1c/udphs_device.c **** 
 251:.././hal/sam3u1c/udphs_device.c **** //! State of USB line
 252:.././hal/sam3u1c/udphs_device.c **** static bool udd_b_idle;
 253:.././hal/sam3u1c/udphs_device.c **** 
 254:.././hal/sam3u1c/udphs_device.c **** 
 255:.././hal/sam3u1c/udphs_device.c **** /*! \brief Authorize or not the CPU powerdown mode
 256:.././hal/sam3u1c/udphs_device.c ****  *
 257:.././hal/sam3u1c/udphs_device.c ****  * \param b_enable   true to authorize idle mode
 258:.././hal/sam3u1c/udphs_device.c ****  */
 259:.././hal/sam3u1c/udphs_device.c **** static void udd_sleep_mode(bool b_idle)
 260:.././hal/sam3u1c/udphs_device.c **** {
 526              	 .loc 6 260 0
 527              	 .cfi_startproc
 528              	 
 529              	 
 530 0000 80B5     	 push {r7,lr}
 531              	.LCFI39:
 532              	 .cfi_def_cfa_offset 8
 533              	 .cfi_offset 7,-8
 534              	 .cfi_offset 14,-4
 535 0002 82B0     	 sub sp,sp,#8
 536              	.LCFI40:
 537              	 .cfi_def_cfa_offset 16
 538 0004 00AF     	 add r7,sp,#0
 539              	.LCFI41:
 540              	 .cfi_def_cfa_register 7
 541 0006 0346     	 mov r3,r0
 542 0008 FB71     	 strb r3,[r7,#7]
 261:.././hal/sam3u1c/udphs_device.c **** 	if (!b_idle && udd_b_idle) {
 543              	 .loc 6 261 0
 544 000a FB79     	 ldrb r3,[r7,#7]
 545 000c 83F00103 	 eor r3,r3,#1
 546 0010 DBB2     	 uxtb r3,r3
 547 0012 002B     	 cmp r3,#0
 548 0014 06D0     	 beq .L29
 549              	 .loc 6 261 0 is_stmt 0 discriminator 1
 550 0016 0D4B     	 ldr r3,.L31
 551 0018 1B78     	 ldrb r3,[r3]
 552 001a 002B     	 cmp r3,#0
 553 001c 02D0     	 beq .L29
 262:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("_S ");
 263:.././hal/sam3u1c/udphs_device.c **** 		sleepmgr_unlock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
 554              	 .loc 6 263 0 is_stmt 1
 555 001e 0220     	 movs r0,#2
 556 0020 0B4B     	 ldr r3,.L31+4
 557 0022 9847     	 blx r3
 558              	.LVL5:
 559              	.L29:
 264:.././hal/sam3u1c/udphs_device.c **** 	}
 265:.././hal/sam3u1c/udphs_device.c **** 	if (b_idle && !udd_b_idle) {
 560              	 .loc 6 265 0
 561 0024 FB79     	 ldrb r3,[r7,#7]
 562 0026 002B     	 cmp r3,#0
 563 0028 09D0     	 beq .L30
 564              	 .loc 6 265 0 is_stmt 0 discriminator 1
 565 002a 084B     	 ldr r3,.L31
 566 002c 1B78     	 ldrb r3,[r3]
 567 002e 83F00103 	 eor r3,r3,#1
 568 0032 DBB2     	 uxtb r3,r3
 569 0034 002B     	 cmp r3,#0
 570 0036 02D0     	 beq .L30
 266:.././hal/sam3u1c/udphs_device.c **** 		sleepmgr_lock_mode(UDPHS_SLEEP_MODE_USB_IDLE);
 571              	 .loc 6 266 0 is_stmt 1
 572 0038 0220     	 movs r0,#2
 573 003a 064B     	 ldr r3,.L31+8
 574 003c 9847     	 blx r3
 575              	.LVL6:
 576              	.L30:
 267:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("_W ");
 268:.././hal/sam3u1c/udphs_device.c **** 	}
 269:.././hal/sam3u1c/udphs_device.c **** 	udd_b_idle = b_idle;
 577              	 .loc 6 269 0
 578 003e 034A     	 ldr r2,.L31
 579 0040 FB79     	 ldrb r3,[r7,#7]
 580 0042 1370     	 strb r3,[r2]
 270:.././hal/sam3u1c/udphs_device.c **** }
 581              	 .loc 6 270 0
 582 0044 00BF     	 nop
 583 0046 0837     	 adds r7,r7,#8
 584              	.LCFI42:
 585              	 .cfi_def_cfa_offset 8
 586 0048 BD46     	 mov sp,r7
 587              	.LCFI43:
 588              	 .cfi_def_cfa_register 13
 589              	 
 590 004a 80BD     	 pop {r7,pc}
 591              	.L32:
 592              	 .align 2
 593              	.L31:
 594 004c 00000000 	 .word udd_b_idle
 595 0050 00000000 	 .word sleepmgr_unlock_mode
 596 0054 00000000 	 .word sleepmgr_lock_mode
 597              	 .cfi_endproc
 598              	.LFE136:
 600              	 .comm udd_g_ctrlreq,24,4
 601              	 .section .bss.udd_ep_control_state,"aw",%nobits
 604              	udd_ep_control_state:
 605 0000 00       	 .space 1
 606              	 .section .bss.udd_ctrl_prev_payload_buf_cnt,"aw",%nobits
 607              	 .align 1
 610              	udd_ctrl_prev_payload_buf_cnt:
 611 0000 0000     	 .space 2
 612              	 .section .bss.udd_ctrl_payload_buf_cnt,"aw",%nobits
 613              	 .align 1
 616              	udd_ctrl_payload_buf_cnt:
 617 0000 0000     	 .space 2
 618              	 .section .bss.udd_ep_job,"aw",%nobits
 619              	 .align 2
 622              	udd_ep_job:
 623 0000 00000000 	 .space 48
 623      00000000 
 623      00000000 
 623      00000000 
 623      00000000 
 624              	 .section .text.UDPHS_Handler,"ax",%progbits
 625              	 .align 1
 626              	 .global UDPHS_Handler
 627              	 .syntax unified
 628              	 .thumb
 629              	 .thumb_func
 630              	 .fpu softvfp
 632              	UDPHS_Handler:
 633              	.LFB137:
 271:.././hal/sam3u1c/udphs_device.c **** #else
 272:.././hal/sam3u1c/udphs_device.c **** 
 273:.././hal/sam3u1c/udphs_device.c **** static void udd_sleep_mode(bool b_idle)
 274:.././hal/sam3u1c/udphs_device.c **** {
 275:.././hal/sam3u1c/udphs_device.c **** 	UNUSED(b_idle);
 276:.././hal/sam3u1c/udphs_device.c **** }
 277:.././hal/sam3u1c/udphs_device.c **** 
 278:.././hal/sam3u1c/udphs_device.c **** #endif // UDD_NO_SLEEP_MGR
 279:.././hal/sam3u1c/udphs_device.c **** 
 280:.././hal/sam3u1c/udphs_device.c **** //@}
 281:.././hal/sam3u1c/udphs_device.c **** 
 282:.././hal/sam3u1c/udphs_device.c **** /**
 283:.././hal/sam3u1c/udphs_device.c ****  * \name VBus monitor routine
 284:.././hal/sam3u1c/udphs_device.c ****  */
 285:.././hal/sam3u1c/udphs_device.c **** //@{
 286:.././hal/sam3u1c/udphs_device.c **** 
 287:.././hal/sam3u1c/udphs_device.c **** #if UDD_VBUS_IO
 288:.././hal/sam3u1c/udphs_device.c **** 
 289:.././hal/sam3u1c/udphs_device.c **** # if !defined(UDD_NO_SLEEP_MGR) && !defined(USB_VBUS_WKUP)
 290:.././hal/sam3u1c/udphs_device.c **** /* Lock to SLEEPMGR_SLEEP_WFI if VBus not connected */
 291:.././hal/sam3u1c/udphs_device.c **** static bool b_vbus_sleep_lock = false;
 292:.././hal/sam3u1c/udphs_device.c **** /**
 293:.././hal/sam3u1c/udphs_device.c ****  * Lock sleep mode for VBus PIO pin change detection
 294:.././hal/sam3u1c/udphs_device.c ****  */
 295:.././hal/sam3u1c/udphs_device.c **** static void udd_vbus_monitor_sleep_mode(bool b_lock)
 296:.././hal/sam3u1c/udphs_device.c **** {
 297:.././hal/sam3u1c/udphs_device.c **** 	if (b_lock && !b_vbus_sleep_lock) {
 298:.././hal/sam3u1c/udphs_device.c **** 		b_vbus_sleep_lock = true;
 299:.././hal/sam3u1c/udphs_device.c **** 		sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
 300:.././hal/sam3u1c/udphs_device.c **** 	}
 301:.././hal/sam3u1c/udphs_device.c **** 	if (!b_lock && b_vbus_sleep_lock) {
 302:.././hal/sam3u1c/udphs_device.c **** 		b_vbus_sleep_lock = false;
 303:.././hal/sam3u1c/udphs_device.c **** 		sleepmgr_unlock_mode(SLEEPMGR_SLEEP_WFI);
 304:.././hal/sam3u1c/udphs_device.c **** 	}
 305:.././hal/sam3u1c/udphs_device.c **** }
 306:.././hal/sam3u1c/udphs_device.c **** # else
 307:.././hal/sam3u1c/udphs_device.c **** #  define udd_vbus_monitor_sleep_mode(lock)
 308:.././hal/sam3u1c/udphs_device.c **** # endif
 309:.././hal/sam3u1c/udphs_device.c **** 
 310:.././hal/sam3u1c/udphs_device.c **** /**
 311:.././hal/sam3u1c/udphs_device.c ****  * USB VBus pin change handler
 312:.././hal/sam3u1c/udphs_device.c ****  */
 313:.././hal/sam3u1c/udphs_device.c **** static void udd_vbus_handler(uint32_t id, uint32_t mask)
 314:.././hal/sam3u1c/udphs_device.c **** {
 315:.././hal/sam3u1c/udphs_device.c **** 	if (USB_VBUS_PIO_ID != id || USB_VBUS_PIO_MASK != mask) {
 316:.././hal/sam3u1c/udphs_device.c **** 		return;
 317:.././hal/sam3u1c/udphs_device.c **** 	}
 318:.././hal/sam3u1c/udphs_device.c **** 	/* PIO interrupt status has been cleared, just detect level */
 319:.././hal/sam3u1c/udphs_device.c **** 	bool b_vbus_high = Is_udd_vbus_high();
 320:.././hal/sam3u1c/udphs_device.c **** 	if (b_vbus_high) {
 321:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_vbus_interrupt(true);
 322:.././hal/sam3u1c/udphs_device.c **** 		udd_vbus_monitor_sleep_mode(false);
 323:.././hal/sam3u1c/udphs_device.c **** 		udd_attach();
 324:.././hal/sam3u1c/udphs_device.c **** 	} else {
 325:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_vbus_interrupt(false);
 326:.././hal/sam3u1c/udphs_device.c **** 		udd_vbus_monitor_sleep_mode(true);
 327:.././hal/sam3u1c/udphs_device.c **** 		udd_detach();
 328:.././hal/sam3u1c/udphs_device.c **** 	}
 329:.././hal/sam3u1c/udphs_device.c **** 	UDC_VBUS_EVENT(b_vbus_high);
 330:.././hal/sam3u1c/udphs_device.c **** }
 331:.././hal/sam3u1c/udphs_device.c **** 
 332:.././hal/sam3u1c/udphs_device.c **** #endif
 333:.././hal/sam3u1c/udphs_device.c **** 
 334:.././hal/sam3u1c/udphs_device.c **** //@}
 335:.././hal/sam3u1c/udphs_device.c **** 
 336:.././hal/sam3u1c/udphs_device.c **** /**
 337:.././hal/sam3u1c/udphs_device.c ****  * \name Control endpoint low level management routine.
 338:.././hal/sam3u1c/udphs_device.c ****  *
 339:.././hal/sam3u1c/udphs_device.c ****  * This function performs control endpoint management.
 340:.././hal/sam3u1c/udphs_device.c ****  * It handle the SETUP/DATA/HANDSHAKE phases of a control transaction.
 341:.././hal/sam3u1c/udphs_device.c ****  */
 342:.././hal/sam3u1c/udphs_device.c **** //@{
 343:.././hal/sam3u1c/udphs_device.c **** 
 344:.././hal/sam3u1c/udphs_device.c **** //! Global variable to give and record information about setup request management
 345:.././hal/sam3u1c/udphs_device.c **** COMPILER_WORD_ALIGNED udd_ctrl_request_t udd_g_ctrlreq;
 346:.././hal/sam3u1c/udphs_device.c **** 
 347:.././hal/sam3u1c/udphs_device.c **** //! Bit definitions about endpoint control state machine for udd_ep_control_state
 348:.././hal/sam3u1c/udphs_device.c **** typedef enum {
 349:.././hal/sam3u1c/udphs_device.c **** 	UDD_EPCTRL_SETUP                  = 0, //!< Wait a SETUP packet
 350:.././hal/sam3u1c/udphs_device.c **** 	UDD_EPCTRL_DATA_OUT               = 1, //!< Wait a OUT data packet
 351:.././hal/sam3u1c/udphs_device.c **** 	UDD_EPCTRL_DATA_IN                = 2, //!< Wait a IN data packet
 352:.././hal/sam3u1c/udphs_device.c **** 	UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP  = 3, //!< Wait a IN ZLP packet
 353:.././hal/sam3u1c/udphs_device.c **** 	UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP = 4, //!< Wait a OUT ZLP packet
 354:.././hal/sam3u1c/udphs_device.c **** 	UDD_EPCTRL_STALL_REQ              = 5, //!< STALL enabled on IN & OUT packet
 355:.././hal/sam3u1c/udphs_device.c **** } udd_ctrl_ep_state_t;
 356:.././hal/sam3u1c/udphs_device.c **** 
 357:.././hal/sam3u1c/udphs_device.c **** //! State of the endpoint control management
 358:.././hal/sam3u1c/udphs_device.c **** static udd_ctrl_ep_state_t udd_ep_control_state;
 359:.././hal/sam3u1c/udphs_device.c **** 
 360:.././hal/sam3u1c/udphs_device.c **** //! Total number of data received/sent during data packet phase with previous payload buffers
 361:.././hal/sam3u1c/udphs_device.c **** static uint16_t udd_ctrl_prev_payload_buf_cnt;
 362:.././hal/sam3u1c/udphs_device.c **** 
 363:.././hal/sam3u1c/udphs_device.c **** //! Number of data received/sent to/from udd_g_ctrlreq.payload buffer
 364:.././hal/sam3u1c/udphs_device.c **** static uint16_t udd_ctrl_payload_buf_cnt;
 365:.././hal/sam3u1c/udphs_device.c **** 
 366:.././hal/sam3u1c/udphs_device.c **** /**
 367:.././hal/sam3u1c/udphs_device.c ****  * \brief Reset control endpoint
 368:.././hal/sam3u1c/udphs_device.c ****  *
 369:.././hal/sam3u1c/udphs_device.c ****  * Called after a USB line reset or when UDD is enabled
 370:.././hal/sam3u1c/udphs_device.c ****  */
 371:.././hal/sam3u1c/udphs_device.c **** static void udd_reset_ep_ctrl(void);
 372:.././hal/sam3u1c/udphs_device.c **** 
 373:.././hal/sam3u1c/udphs_device.c **** /**
 374:.././hal/sam3u1c/udphs_device.c ****  * \brief Reset control endpoint management
 375:.././hal/sam3u1c/udphs_device.c ****  *
 376:.././hal/sam3u1c/udphs_device.c ****  * Called after a USB line reset or at the end of SETUP request (after ZLP)
 377:.././hal/sam3u1c/udphs_device.c ****  */
 378:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_init(void);
 379:.././hal/sam3u1c/udphs_device.c **** 
 380:.././hal/sam3u1c/udphs_device.c **** //! \brief Managed reception of SETUP packet on control endpoint
 381:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_setup_received(void);
 382:.././hal/sam3u1c/udphs_device.c **** 
 383:.././hal/sam3u1c/udphs_device.c **** //! \brief Managed reception of IN packet on control endpoint
 384:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_in_sent(void);
 385:.././hal/sam3u1c/udphs_device.c **** 
 386:.././hal/sam3u1c/udphs_device.c **** //! \brief Managed reception of OUT packet on control endpoint
 387:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_out_received(void);
 388:.././hal/sam3u1c/udphs_device.c **** 
 389:.././hal/sam3u1c/udphs_device.c **** //! \brief Managed underflow event of IN packet on control endpoint
 390:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_underflow(void);
 391:.././hal/sam3u1c/udphs_device.c **** 
 392:.././hal/sam3u1c/udphs_device.c **** //! \brief Managed overflow event of OUT packet on control endpoint
 393:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_overflow(void);
 394:.././hal/sam3u1c/udphs_device.c **** 
 395:.././hal/sam3u1c/udphs_device.c **** //! \brief Managed stall event of IN/OUT packet on control endpoint
 396:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_stall_data(void);
 397:.././hal/sam3u1c/udphs_device.c **** 
 398:.././hal/sam3u1c/udphs_device.c **** //! \brief Send a ZLP IN on control endpoint
 399:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_send_zlp_in(void);
 400:.././hal/sam3u1c/udphs_device.c **** 
 401:.././hal/sam3u1c/udphs_device.c **** //! \brief Send a ZLP OUT on control endpoint
 402:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_send_zlp_out(void);
 403:.././hal/sam3u1c/udphs_device.c **** 
 404:.././hal/sam3u1c/udphs_device.c **** //! \brief Call callback associated to setup request
 405:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_endofrequest(void);
 406:.././hal/sam3u1c/udphs_device.c **** 
 407:.././hal/sam3u1c/udphs_device.c **** 
 408:.././hal/sam3u1c/udphs_device.c **** /**
 409:.././hal/sam3u1c/udphs_device.c ****  * \brief Main interrupt routine for control endpoint
 410:.././hal/sam3u1c/udphs_device.c ****  *
 411:.././hal/sam3u1c/udphs_device.c ****  * This switches control endpoint events to correct sub function.
 412:.././hal/sam3u1c/udphs_device.c ****  *
 413:.././hal/sam3u1c/udphs_device.c ****  * \return \c 1 if an event about control endpoint is occurred, otherwise \c 0.
 414:.././hal/sam3u1c/udphs_device.c ****  */
 415:.././hal/sam3u1c/udphs_device.c **** static bool udd_ctrl_interrupt(void);
 416:.././hal/sam3u1c/udphs_device.c **** 
 417:.././hal/sam3u1c/udphs_device.c **** //@}
 418:.././hal/sam3u1c/udphs_device.c **** 
 419:.././hal/sam3u1c/udphs_device.c **** 
 420:.././hal/sam3u1c/udphs_device.c **** /**
 421:.././hal/sam3u1c/udphs_device.c ****  * \name Management of bulk/interrupt/isochronous endpoints
 422:.././hal/sam3u1c/udphs_device.c ****  *
 423:.././hal/sam3u1c/udphs_device.c ****  * The UDD manages the data transfer on endpoints:
 424:.././hal/sam3u1c/udphs_device.c ****  * - Start data transfer on endpoint with USB Device DMA
 425:.././hal/sam3u1c/udphs_device.c ****  * - Send a ZLP packet if requested
 426:.././hal/sam3u1c/udphs_device.c ****  * - Call callback registered to signal end of transfer
 427:.././hal/sam3u1c/udphs_device.c ****  * The transfer abort and stall feature are supported.
 428:.././hal/sam3u1c/udphs_device.c ****  */
 429:.././hal/sam3u1c/udphs_device.c **** //@{
 430:.././hal/sam3u1c/udphs_device.c **** #if (0!=USB_DEVICE_MAX_EP)
 431:.././hal/sam3u1c/udphs_device.c **** 
 432:.././hal/sam3u1c/udphs_device.c **** //! Structure definition about job registered on an endpoint
 433:.././hal/sam3u1c/udphs_device.c **** typedef struct {
 434:.././hal/sam3u1c/udphs_device.c **** 	union {
 435:.././hal/sam3u1c/udphs_device.c **** 		//! Callback to call at the end of transfer
 436:.././hal/sam3u1c/udphs_device.c **** 		udd_callback_trans_t call_trans;
 437:.././hal/sam3u1c/udphs_device.c **** 
 438:.././hal/sam3u1c/udphs_device.c **** 		//! Callback to call when the endpoint halt is cleared
 439:.././hal/sam3u1c/udphs_device.c **** 		udd_callback_halt_cleared_t call_nohalt;
 440:.././hal/sam3u1c/udphs_device.c **** 	};
 441:.././hal/sam3u1c/udphs_device.c **** 	//! Buffer located in internal RAM to send or fill during job
 442:.././hal/sam3u1c/udphs_device.c **** 	uint8_t *buf;
 443:.././hal/sam3u1c/udphs_device.c **** 	//! Size of buffer to send or fill
 444:.././hal/sam3u1c/udphs_device.c **** 	iram_size_t buf_size;
 445:.././hal/sam3u1c/udphs_device.c **** 	//!< Size of data transfered
 446:.././hal/sam3u1c/udphs_device.c **** 	iram_size_t buf_cnt;
 447:.././hal/sam3u1c/udphs_device.c **** 	//!< Size of data prepared for DMA last time
 448:.././hal/sam3u1c/udphs_device.c **** 	iram_size_t buf_load;
 449:.././hal/sam3u1c/udphs_device.c **** 	//! A job is registered on this endpoint
 450:.././hal/sam3u1c/udphs_device.c **** 	uint8_t busy:1;
 451:.././hal/sam3u1c/udphs_device.c **** 	//! A short packet is requested for this job on endpoint IN
 452:.././hal/sam3u1c/udphs_device.c **** 	uint8_t b_shortpacket:1;
 453:.././hal/sam3u1c/udphs_device.c **** 	//! A stall has been requested but not executed
 454:.././hal/sam3u1c/udphs_device.c **** 	uint8_t stall_requested:1;
 455:.././hal/sam3u1c/udphs_device.c **** } udd_ep_job_t;
 456:.././hal/sam3u1c/udphs_device.c **** 
 457:.././hal/sam3u1c/udphs_device.c **** 
 458:.././hal/sam3u1c/udphs_device.c **** //! Array to register a job on bulk/interrupt/isochronous endpoint
 459:.././hal/sam3u1c/udphs_device.c **** static udd_ep_job_t udd_ep_job[USB_DEVICE_MAX_EP];
 460:.././hal/sam3u1c/udphs_device.c **** 
 461:.././hal/sam3u1c/udphs_device.c **** //! \brief Reset all job table
 462:.././hal/sam3u1c/udphs_device.c **** static void udd_ep_job_table_reset(void);
 463:.././hal/sam3u1c/udphs_device.c **** 
 464:.././hal/sam3u1c/udphs_device.c **** //! \brief Abort all endpoint jobs on going
 465:.././hal/sam3u1c/udphs_device.c **** static void udd_ep_job_table_kill(void);
 466:.././hal/sam3u1c/udphs_device.c **** 
 467:.././hal/sam3u1c/udphs_device.c **** /**
 468:.././hal/sam3u1c/udphs_device.c ****  * \brief Abort endpoint job on going
 469:.././hal/sam3u1c/udphs_device.c ****  *
 470:.././hal/sam3u1c/udphs_device.c ****  * \param ep         endpoint number of job to abort
 471:.././hal/sam3u1c/udphs_device.c ****  */
 472:.././hal/sam3u1c/udphs_device.c **** static void udd_ep_abort_job(udd_ep_id_t ep);
 473:.././hal/sam3u1c/udphs_device.c **** 
 474:.././hal/sam3u1c/udphs_device.c **** /**
 475:.././hal/sam3u1c/udphs_device.c ****  * \brief Call the callback associated to the job which is finished
 476:.././hal/sam3u1c/udphs_device.c ****  *
 477:.././hal/sam3u1c/udphs_device.c ****  * \param ptr_job  job to complete
 478:.././hal/sam3u1c/udphs_device.c ****  * \param b_abort  if true then the job has been aborted
 479:.././hal/sam3u1c/udphs_device.c ****  */
 480:.././hal/sam3u1c/udphs_device.c **** static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num);
 481:.././hal/sam3u1c/udphs_device.c **** 
 482:.././hal/sam3u1c/udphs_device.c **** /**
 483:.././hal/sam3u1c/udphs_device.c ****  * \brief Start the next transfer if necessary or complete the job associated.
 484:.././hal/sam3u1c/udphs_device.c ****  *
 485:.././hal/sam3u1c/udphs_device.c ****  * \param ep         endpoint number without direction flag
 486:.././hal/sam3u1c/udphs_device.c ****  */
 487:.././hal/sam3u1c/udphs_device.c **** static void udd_ep_trans_done(udd_ep_id_t ep);
 488:.././hal/sam3u1c/udphs_device.c **** 
 489:.././hal/sam3u1c/udphs_device.c **** /**
 490:.././hal/sam3u1c/udphs_device.c ****  * \brief Main interrupt routine for bulk/interrupt/isochronous endpoints
 491:.././hal/sam3u1c/udphs_device.c ****  *
 492:.././hal/sam3u1c/udphs_device.c ****  * This switches endpoint events to correct sub function.
 493:.././hal/sam3u1c/udphs_device.c ****  *
 494:.././hal/sam3u1c/udphs_device.c ****  * \return \c 1 if an event about bulk/interrupt/isochronous endpoints has occurred, otherwise \c 0
 495:.././hal/sam3u1c/udphs_device.c ****  */
 496:.././hal/sam3u1c/udphs_device.c **** static bool udd_ep_interrupt(void);
 497:.././hal/sam3u1c/udphs_device.c **** 
 498:.././hal/sam3u1c/udphs_device.c **** #endif // (0!=USB_DEVICE_MAX_EP)
 499:.././hal/sam3u1c/udphs_device.c **** //@}
 500:.././hal/sam3u1c/udphs_device.c **** 
 501:.././hal/sam3u1c/udphs_device.c **** 
 502:.././hal/sam3u1c/udphs_device.c **** //--------------------------------------------------------
 503:.././hal/sam3u1c/udphs_device.c **** //--- INTERNAL ROUTINES TO MANAGED GLOBAL EVENTS
 504:.././hal/sam3u1c/udphs_device.c **** /**
 505:.././hal/sam3u1c/udphs_device.c ****  * \internal
 506:.././hal/sam3u1c/udphs_device.c ****  * \brief Function called by UDPHS interrupt to manage USB Device interrupts
 507:.././hal/sam3u1c/udphs_device.c ****  *
 508:.././hal/sam3u1c/udphs_device.c ****  * USB Device interrupt events are split in three parts:
 509:.././hal/sam3u1c/udphs_device.c ****  * - USB line events (SOF, reset, suspend, resume, wakeup)
 510:.././hal/sam3u1c/udphs_device.c ****  * - control endpoint events (setup reception, end of data transfer, underflow, overflow, stall)
 511:.././hal/sam3u1c/udphs_device.c ****  * - bulk/interrupt/isochronous endpoints events (end of data transfer)
 512:.././hal/sam3u1c/udphs_device.c ****  *
 513:.././hal/sam3u1c/udphs_device.c ****  * Note:
 514:.././hal/sam3u1c/udphs_device.c ****  * Here, the global interrupt mask is not clear when an USB interrupt is enabled
 515:.././hal/sam3u1c/udphs_device.c ****  * because this one can not be occurred during the USB ISR (=during INTX is masked).
 516:.././hal/sam3u1c/udphs_device.c ****  * See Technical reference $3.8.3 Masking interrupt requests in peripheral modules.
 517:.././hal/sam3u1c/udphs_device.c ****  */
 518:.././hal/sam3u1c/udphs_device.c **** ISR(UDD_USB_INT_FUN)
 519:.././hal/sam3u1c/udphs_device.c **** {
 634              	 .loc 6 519 0
 635              	 .cfi_startproc
 636              	 
 637              	 
 638 0000 80B5     	 push {r7,lr}
 639              	.LCFI44:
 640              	 .cfi_def_cfa_offset 8
 641              	 .cfi_offset 7,-8
 642              	 .cfi_offset 14,-4
 643 0002 00AF     	 add r7,sp,#0
 644              	.LCFI45:
 645              	 .cfi_def_cfa_register 7
 520:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_periph_ck();
 646              	 .loc 6 520 0
 647 0004 1D20     	 movs r0,#29
 648 0006 5E4B     	 ldr r3,.L48
 649 0008 9847     	 blx r3
 650              	.LVL7:
 521:.././hal/sam3u1c/udphs_device.c **** 
 522:.././hal/sam3u1c/udphs_device.c **** 	/* For fast wakeup clocks restore
 523:.././hal/sam3u1c/udphs_device.c **** 	 * In WAIT mode, clocks are switched to FASTRC.
 524:.././hal/sam3u1c/udphs_device.c **** 	 * After wakeup clocks should be restored, before that ISR should not
 525:.././hal/sam3u1c/udphs_device.c **** 	 * be served.
 526:.././hal/sam3u1c/udphs_device.c **** 	 */
 527:.././hal/sam3u1c/udphs_device.c **** 	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
 651              	 .loc 6 527 0
 652 000a 5E4B     	 ldr r3,.L48+4
 653 000c 9847     	 blx r3
 654              	.LVL8:
 655 000e 0346     	 mov r3,r0
 656 0010 83F00103 	 eor r3,r3,#1
 657 0014 DBB2     	 uxtb r3,r3
 658 0016 002B     	 cmp r3,#0
 659 0018 0CD0     	 beq .L34
 660              	 .loc 6 527 0 is_stmt 0 discriminator 1
 661 001a 5B4B     	 ldr r3,.L48+8
 662 001c 5B69     	 ldr r3,[r3,#20]
 663 001e 03F00203 	 and r3,r3,#2
 664 0022 002B     	 cmp r3,#0
 665 0024 06D1     	 bne .L34
 666              	.LBB26:
 667              	.LBB27:
 328:.././hal/sam3u1c/inc/core_cmFunc.h **** }
 668              	 .loc 3 328 0 is_stmt 1
 669              	 .syntax unified
 670              	
 671 0026 72B6     	 cpsid i
 672              	
 673              	 .thumb
 674              	 .syntax unified
 675              	.LBE27:
 676              	.LBE26:
 677              	.LBB28:
 678              	.LBB29:
 679              	 .loc 4 354 0
 680              	 .syntax unified
 681              	
 682 0028 BFF35F8F 	 dmb
 683              	
 684              	 .thumb
 685              	 .syntax unified
 686              	.LBE29:
 687              	.LBE28:
 528:.././hal/sam3u1c/udphs_device.c **** 		cpu_irq_disable();
 688              	 .loc 6 528 0
 689 002c 574B     	 ldr r3,.L48+12
 690 002e 0022     	 movs r2,#0
 691 0030 1A70     	 strb r2,[r3]
 529:.././hal/sam3u1c/udphs_device.c **** 		return;
 692              	 .loc 6 529 0
 693 0032 A4E0     	 b .L33
 694              	.L34:
 530:.././hal/sam3u1c/udphs_device.c **** 	}
 531:.././hal/sam3u1c/udphs_device.c **** 
 532:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_sof()) {
 695              	 .loc 6 532 0
 696 0034 544B     	 ldr r3,.L48+8
 697 0036 5B69     	 ldr r3,[r3,#20]
 698 0038 03F00803 	 and r3,r3,#8
 699 003c 002B     	 cmp r3,#0
 700 003e 0DD0     	 beq .L36
 533:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_sof();
 701              	 .loc 6 533 0
 702 0040 514B     	 ldr r3,.L48+8
 703 0042 0822     	 movs r2,#8
 704 0044 9A61     	 str r2,[r3,#24]
 534:.././hal/sam3u1c/udphs_device.c **** 		if (Is_udd_full_speed_mode()) {
 705              	 .loc 6 534 0
 706 0046 504B     	 ldr r3,.L48+8
 707 0048 5B69     	 ldr r3,[r3,#20]
 708 004a 03F00103 	 and r3,r3,#1
 709 004e 002B     	 cmp r3,#0
 710 0050 01D1     	 bne .L37
 535:.././hal/sam3u1c/udphs_device.c **** 			udc_sof_notify();
 711              	 .loc 6 535 0
 712 0052 4F4B     	 ldr r3,.L48+16
 713 0054 9847     	 blx r3
 714              	.LVL9:
 715              	.L37:
 536:.././hal/sam3u1c/udphs_device.c **** 		}
 537:.././hal/sam3u1c/udphs_device.c **** #ifdef UDC_SOF_EVENT
 538:.././hal/sam3u1c/udphs_device.c **** 		UDC_SOF_EVENT();
 716              	 .loc 6 538 0
 717 0056 4F4B     	 ldr r3,.L48+20
 718 0058 9847     	 blx r3
 719              	.LVL10:
 539:.././hal/sam3u1c/udphs_device.c **** #endif
 540:.././hal/sam3u1c/udphs_device.c **** 		goto udd_interrupt_sof_end;
 720              	 .loc 6 540 0
 721 005a 8EE0     	 b .L44
 722              	.L36:
 541:.././hal/sam3u1c/udphs_device.c **** 	}
 542:.././hal/sam3u1c/udphs_device.c **** 
 543:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_msof()) {
 723              	 .loc 6 543 0
 724 005c 4A4B     	 ldr r3,.L48+8
 725 005e 5B69     	 ldr r3,[r3,#20]
 726 0060 03F00403 	 and r3,r3,#4
 727 0064 002B     	 cmp r3,#0
 728 0066 05D0     	 beq .L39
 544:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_msof();
 729              	 .loc 6 544 0
 730 0068 474B     	 ldr r3,.L48+8
 731 006a 0422     	 movs r2,#4
 732 006c 9A61     	 str r2,[r3,#24]
 545:.././hal/sam3u1c/udphs_device.c **** 		udc_sof_notify();
 733              	 .loc 6 545 0
 734 006e 484B     	 ldr r3,.L48+16
 735 0070 9847     	 blx r3
 736              	.LVL11:
 546:.././hal/sam3u1c/udphs_device.c **** 		goto udd_interrupt_sof_end;
 737              	 .loc 6 546 0
 738 0072 82E0     	 b .L44
 739              	.L39:
 547:.././hal/sam3u1c/udphs_device.c **** 	}
 548:.././hal/sam3u1c/udphs_device.c **** 	dbg_print("%c ", udd_is_high_speed() ? 'H' : 'F');
 549:.././hal/sam3u1c/udphs_device.c **** 
 550:.././hal/sam3u1c/udphs_device.c **** 	if (udd_ctrl_interrupt()) {
 740              	 .loc 6 550 0
 741 0074 484B     	 ldr r3,.L48+24
 742 0076 9847     	 blx r3
 743              	.LVL12:
 744 0078 0346     	 mov r3,r0
 745 007a 002B     	 cmp r3,#0
 746 007c 7AD1     	 bne .L45
 551:.././hal/sam3u1c/udphs_device.c **** 		goto udd_interrupt_end; // Interrupt acked by control endpoint managed
 552:.././hal/sam3u1c/udphs_device.c **** 	}
 553:.././hal/sam3u1c/udphs_device.c **** 
 554:.././hal/sam3u1c/udphs_device.c **** #if (0 != USB_DEVICE_MAX_EP)
 555:.././hal/sam3u1c/udphs_device.c **** 	if (udd_ep_interrupt()) {
 747              	 .loc 6 555 0
 748 007e 474B     	 ldr r3,.L48+28
 749 0080 9847     	 blx r3
 750              	.LVL13:
 751 0082 0346     	 mov r3,r0
 752 0084 002B     	 cmp r3,#0
 753 0086 77D1     	 bne .L46
 556:.././hal/sam3u1c/udphs_device.c **** 		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
 557:.././hal/sam3u1c/udphs_device.c **** 	}
 558:.././hal/sam3u1c/udphs_device.c **** #endif
 559:.././hal/sam3u1c/udphs_device.c **** 
 560:.././hal/sam3u1c/udphs_device.c **** 	// USB bus reset detection
 561:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_reset()) {
 754              	 .loc 6 561 0
 755 0088 3F4B     	 ldr r3,.L48+8
 756 008a 5B69     	 ldr r3,[r3,#20]
 757 008c 03F01003 	 and r3,r3,#16
 758 0090 002B     	 cmp r3,#0
 759 0092 1DD0     	 beq .L42
 562:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("EoR ");
 563:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_reset();
 760              	 .loc 6 563 0
 761 0094 3C4B     	 ldr r3,.L48+8
 762 0096 1022     	 movs r2,#16
 763 0098 9A61     	 str r2,[r3,#24]
 564:.././hal/sam3u1c/udphs_device.c **** 		// Abort all jobs on-going
 565:.././hal/sam3u1c/udphs_device.c **** #if (USB_DEVICE_MAX_EP != 0)
 566:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_job_table_kill();
 764              	 .loc 6 566 0
 765 009a 414B     	 ldr r3,.L48+32
 766 009c 9847     	 blx r3
 767              	.LVL14:
 567:.././hal/sam3u1c/udphs_device.c **** #endif
 568:.././hal/sam3u1c/udphs_device.c **** 		// Reset USB Device Stack Core
 569:.././hal/sam3u1c/udphs_device.c **** 		udc_reset();
 768              	 .loc 6 569 0
 769 009e 414B     	 ldr r3,.L48+36
 770 00a0 9847     	 blx r3
 771              	.LVL15:
 570:.././hal/sam3u1c/udphs_device.c **** 		// Reset endpoint control
 571:.././hal/sam3u1c/udphs_device.c **** 		udd_reset_ep_ctrl();
 772              	 .loc 6 571 0
 773 00a2 414B     	 ldr r3,.L48+40
 774 00a4 9847     	 blx r3
 775              	.LVL16:
 572:.././hal/sam3u1c/udphs_device.c **** 		// Reset endpoint control management
 573:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_init();
 776              	 .loc 6 573 0
 777 00a6 414B     	 ldr r3,.L48+44
 778 00a8 9847     	 blx r3
 779              	.LVL17:
 574:.././hal/sam3u1c/udphs_device.c **** 		// Enable SOF interrupts cleared by USB reset event
 575:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_sof_interrupt();
 780              	 .loc 6 575 0
 781 00aa 374A     	 ldr r2,.L48+8
 782 00ac 364B     	 ldr r3,.L48+8
 783 00ae 1B69     	 ldr r3,[r3,#16]
 784 00b0 43F00803 	 orr r3,r3,#8
 785 00b4 1361     	 str r3,[r2,#16]
 576:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_msof_interrupt();
 786              	 .loc 6 576 0
 787 00b6 344A     	 ldr r2,.L48+8
 788 00b8 334B     	 ldr r3,.L48+8
 789 00ba 1B69     	 ldr r3,[r3,#16]
 790 00bc 43F00403 	 orr r3,r3,#4
 791 00c0 1361     	 str r3,[r2,#16]
 577:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_suspend_interrupt();
 792              	 .loc 6 577 0
 793 00c2 314A     	 ldr r2,.L48+8
 794 00c4 304B     	 ldr r3,.L48+8
 795 00c6 1B69     	 ldr r3,[r3,#16]
 796 00c8 43F00203 	 orr r3,r3,#2
 797 00cc 1361     	 str r3,[r2,#16]
 578:.././hal/sam3u1c/udphs_device.c **** 		goto udd_interrupt_end;
 798              	 .loc 6 578 0
 799 00ce 54E0     	 b .L44
 800              	.L42:
 579:.././hal/sam3u1c/udphs_device.c **** 	}
 580:.././hal/sam3u1c/udphs_device.c **** 
 581:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
 801              	 .loc 6 581 0
 802 00d0 2D4B     	 ldr r3,.L48+8
 803 00d2 1B69     	 ldr r3,[r3,#16]
 804 00d4 03F00203 	 and r3,r3,#2
 805 00d8 002B     	 cmp r3,#0
 806 00da 20D0     	 beq .L43
 807              	 .loc 6 581 0 is_stmt 0 discriminator 1
 808 00dc 2A4B     	 ldr r3,.L48+8
 809 00de 5B69     	 ldr r3,[r3,#20]
 810 00e0 03F00203 	 and r3,r3,#2
 811 00e4 002B     	 cmp r3,#0
 812 00e6 1AD0     	 beq .L43
 582:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("Susp ");
 583:.././hal/sam3u1c/udphs_device.c **** 		// Remove old wakeup status
 584:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_wake_up();
 813              	 .loc 6 584 0 is_stmt 1
 814 00e8 274B     	 ldr r3,.L48+8
 815 00ea 2022     	 movs r2,#32
 816 00ec 9A61     	 str r2,[r3,#24]
 585:.././hal/sam3u1c/udphs_device.c **** 		// The suspend interrupt is automatic acked when a wakeup occur
 586:.././hal/sam3u1c/udphs_device.c **** 		udd_disable_suspend_interrupt();
 817              	 .loc 6 586 0
 818 00ee 264A     	 ldr r2,.L48+8
 819 00f0 254B     	 ldr r3,.L48+8
 820 00f2 1B69     	 ldr r3,[r3,#16]
 821 00f4 23F00203 	 bic r3,r3,#2
 822 00f8 1361     	 str r3,[r2,#16]
 587:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_wake_up_interrupt();
 823              	 .loc 6 587 0
 824 00fa 234A     	 ldr r2,.L48+8
 825 00fc 224B     	 ldr r3,.L48+8
 826 00fe 1B69     	 ldr r3,[r3,#16]
 827 0100 43F02003 	 orr r3,r3,#32
 828 0104 1361     	 str r3,[r2,#16]
 588:.././hal/sam3u1c/udphs_device.c **** 
 589:.././hal/sam3u1c/udphs_device.c **** 		// The wakeup interrupt is generated even if the device controller clock is disabled.
 590:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_suspend();
 829              	 .loc 6 590 0
 830 0106 204B     	 ldr r3,.L48+8
 831 0108 0222     	 movs r2,#2
 832 010a 9A61     	 str r2,[r3,#24]
 591:.././hal/sam3u1c/udphs_device.c **** 
 592:.././hal/sam3u1c/udphs_device.c **** 		udd_disable_periph_ck();
 833              	 .loc 6 592 0
 834 010c 1D20     	 movs r0,#29
 835 010e 284B     	 ldr r3,.L48+48
 836 0110 9847     	 blx r3
 837              	.LVL18:
 593:.././hal/sam3u1c/udphs_device.c **** 
 594:.././hal/sam3u1c/udphs_device.c **** #ifdef UDC_SUSPEND_EVENT
 595:.././hal/sam3u1c/udphs_device.c **** 		UDC_SUSPEND_EVENT();
 838              	 .loc 6 595 0
 839 0112 284B     	 ldr r3,.L48+52
 840 0114 9847     	 blx r3
 841              	.LVL19:
 596:.././hal/sam3u1c/udphs_device.c **** #endif
 597:.././hal/sam3u1c/udphs_device.c **** 		udd_sleep_mode(false); // Enter in SUSPEND mode
 842              	 .loc 6 597 0
 843 0116 0020     	 movs r0,#0
 844 0118 274B     	 ldr r3,.L48+56
 845 011a 9847     	 blx r3
 846              	.LVL20:
 598:.././hal/sam3u1c/udphs_device.c **** 		goto udd_interrupt_end;
 847              	 .loc 6 598 0
 848 011c 2DE0     	 b .L44
 849              	.L43:
 599:.././hal/sam3u1c/udphs_device.c **** 	}
 600:.././hal/sam3u1c/udphs_device.c **** 
 601:.././hal/sam3u1c/udphs_device.c **** 	// On wakeup, _IEN is reseted only with EoR enabled
 602:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_wake_up()) {
 850              	 .loc 6 602 0
 851 011e 1A4B     	 ldr r3,.L48+8
 852 0120 5B69     	 ldr r3,[r3,#20]
 853 0122 03F02003 	 and r3,r3,#32
 854 0126 002B     	 cmp r3,#0
 855 0128 28D0     	 beq .L47
 603:.././hal/sam3u1c/udphs_device.c **** 		udd_sleep_mode(true); // Enter in IDLE mode
 856              	 .loc 6 603 0
 857 012a 0120     	 movs r0,#1
 858 012c 224B     	 ldr r3,.L48+56
 859 012e 9847     	 blx r3
 860              	.LVL21:
 604:.././hal/sam3u1c/udphs_device.c **** 		// Remove old suspend status
 605:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_suspend();
 861              	 .loc 6 605 0
 862 0130 154B     	 ldr r3,.L48+8
 863 0132 0222     	 movs r2,#2
 864 0134 9A61     	 str r2,[r3,#24]
 606:.././hal/sam3u1c/udphs_device.c **** 		// Ack wakeup interrupt and enable suspend interrupt
 607:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_wake_up();
 865              	 .loc 6 607 0
 866 0136 144B     	 ldr r3,.L48+8
 867 0138 2022     	 movs r2,#32
 868 013a 9A61     	 str r2,[r3,#24]
 608:.././hal/sam3u1c/udphs_device.c **** 		// Ack wakeup interrupt and enable suspend interrupt
 609:.././hal/sam3u1c/udphs_device.c **** 		udd_disable_wake_up_interrupt();
 869              	 .loc 6 609 0
 870 013c 124A     	 ldr r2,.L48+8
 871 013e 124B     	 ldr r3,.L48+8
 872 0140 1B69     	 ldr r3,[r3,#16]
 873 0142 23F02003 	 bic r3,r3,#32
 874 0146 1361     	 str r3,[r2,#16]
 610:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_suspend_interrupt();
 875              	 .loc 6 610 0
 876 0148 0F4A     	 ldr r2,.L48+8
 877 014a 0F4B     	 ldr r3,.L48+8
 878 014c 1B69     	 ldr r3,[r3,#16]
 879 014e 43F00203 	 orr r3,r3,#2
 880 0152 1361     	 str r3,[r2,#16]
 611:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_sof_interrupt();
 881              	 .loc 6 611 0
 882 0154 0C4A     	 ldr r2,.L48+8
 883 0156 0C4B     	 ldr r3,.L48+8
 884 0158 1B69     	 ldr r3,[r3,#16]
 885 015a 43F00803 	 orr r3,r3,#8
 886 015e 1361     	 str r3,[r2,#16]
 612:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_msof_interrupt();
 887              	 .loc 6 612 0
 888 0160 094A     	 ldr r2,.L48+8
 889 0162 094B     	 ldr r3,.L48+8
 890 0164 1B69     	 ldr r3,[r3,#16]
 891 0166 43F00403 	 orr r3,r3,#4
 892 016a 1361     	 str r3,[r2,#16]
 613:.././hal/sam3u1c/udphs_device.c **** 
 614:.././hal/sam3u1c/udphs_device.c **** #ifdef UDC_RESUME_EVENT
 615:.././hal/sam3u1c/udphs_device.c **** 		UDC_RESUME_EVENT();
 893              	 .loc 6 615 0
 894 016c 134B     	 ldr r3,.L48+60
 895 016e 9847     	 blx r3
 896              	.LVL22:
 616:.././hal/sam3u1c/udphs_device.c **** #endif
 617:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("Wkup ");
 618:.././hal/sam3u1c/udphs_device.c **** 		goto udd_interrupt_end;
 897              	 .loc 6 618 0
 898 0170 00BF     	 nop
 899 0172 02E0     	 b .L44
 900              	.L38:
 901              	.L45:
 551:.././hal/sam3u1c/udphs_device.c **** 	}
 902              	 .loc 6 551 0
 903 0174 00BF     	 nop
 904 0176 00E0     	 b .L44
 905              	.L46:
 556:.././hal/sam3u1c/udphs_device.c **** 	}
 906              	 .loc 6 556 0
 907 0178 00BF     	 nop
 908              	.L44:
 619:.././hal/sam3u1c/udphs_device.c **** 	}
 620:.././hal/sam3u1c/udphs_device.c **** 	//dbg_print("i%08x ", UDPHS->UDPHS_INTSTA);
 621:.././hal/sam3u1c/udphs_device.c **** 
 622:.././hal/sam3u1c/udphs_device.c **** udd_interrupt_end:
 623:.././hal/sam3u1c/udphs_device.c **** 	//dbg_print("i%08x ", UDPHS->UDPHS_INTSTA);
 624:.././hal/sam3u1c/udphs_device.c **** 	//dbg_print("m%08x", UDPHS->UDPHS_IEN);
 625:.././hal/sam3u1c/udphs_device.c **** 	dbg_print("\n\r");
 626:.././hal/sam3u1c/udphs_device.c **** udd_interrupt_sof_end:
 627:.././hal/sam3u1c/udphs_device.c **** 	return;
 909              	 .loc 6 627 0 discriminator 1
 910 017a 00BF     	 nop
 911              	.L47:
 912              	 .loc 6 627 0 is_stmt 0
 913 017c 00BF     	 nop
 914              	.L33:
 628:.././hal/sam3u1c/udphs_device.c **** }
 915              	 .loc 6 628 0 is_stmt 1
 916 017e 80BD     	 pop {r7,pc}
 917              	.L49:
 918              	 .align 2
 919              	.L48:
 920 0180 00000000 	 .word pmc_enable_periph_clk
 921 0184 00000000 	 .word pmc_is_wakeup_clocks_restored
 922 0188 00400A40 	 .word 1074413568
 923 018c 00000000 	 .word g_interrupt_enabled
 924 0190 00000000 	 .word udc_sof_notify
 925 0194 00000000 	 .word main_sof_action
 926 0198 00000000 	 .word udd_ctrl_interrupt
 927 019c 00000000 	 .word udd_ep_interrupt
 928 01a0 00000000 	 .word udd_ep_job_table_kill
 929 01a4 00000000 	 .word udc_reset
 930 01a8 00000000 	 .word udd_reset_ep_ctrl
 931 01ac 00000000 	 .word udd_ctrl_init
 932 01b0 00000000 	 .word pmc_disable_periph_clk
 933 01b4 00000000 	 .word main_suspend_action
 934 01b8 00000000 	 .word udd_sleep_mode
 935 01bc 00000000 	 .word main_resume_action
 936              	 .cfi_endproc
 937              	.LFE137:
 939              	 .section .text.udd_include_vbus_monitoring,"ax",%progbits
 940              	 .align 1
 941              	 .global udd_include_vbus_monitoring
 942              	 .syntax unified
 943              	 .thumb
 944              	 .thumb_func
 945              	 .fpu softvfp
 947              	udd_include_vbus_monitoring:
 948              	.LFB138:
 629:.././hal/sam3u1c/udphs_device.c **** 
 630:.././hal/sam3u1c/udphs_device.c **** 
 631:.././hal/sam3u1c/udphs_device.c **** bool udd_include_vbus_monitoring(void)
 632:.././hal/sam3u1c/udphs_device.c **** {
 949              	 .loc 6 632 0
 950              	 .cfi_startproc
 951              	 
 952              	 
 953              	 
 954 0000 80B4     	 push {r7}
 955              	.LCFI46:
 956              	 .cfi_def_cfa_offset 4
 957              	 .cfi_offset 7,-4
 958 0002 00AF     	 add r7,sp,#0
 959              	.LCFI47:
 960              	 .cfi_def_cfa_register 7
 633:.././hal/sam3u1c/udphs_device.c **** #if UDD_VBUS_IO
 634:.././hal/sam3u1c/udphs_device.c **** 	return true;
 635:.././hal/sam3u1c/udphs_device.c **** #else
 636:.././hal/sam3u1c/udphs_device.c **** 	return false;
 961              	 .loc 6 636 0
 962 0004 0023     	 movs r3,#0
 637:.././hal/sam3u1c/udphs_device.c **** #endif
 638:.././hal/sam3u1c/udphs_device.c **** }
 963              	 .loc 6 638 0
 964 0006 1846     	 mov r0,r3
 965 0008 BD46     	 mov sp,r7
 966              	.LCFI48:
 967              	 .cfi_def_cfa_register 13
 968              	 
 969 000a 80BC     	 pop {r7}
 970              	.LCFI49:
 971              	 .cfi_restore 7
 972              	 .cfi_def_cfa_offset 0
 973 000c 7047     	 bx lr
 974              	 .cfi_endproc
 975              	.LFE138:
 977              	 .section .text.udd_enable,"ax",%progbits
 978              	 .align 1
 979              	 .global udd_enable
 980              	 .syntax unified
 981              	 .thumb
 982              	 .thumb_func
 983              	 .fpu softvfp
 985              	udd_enable:
 986              	.LFB139:
 639:.././hal/sam3u1c/udphs_device.c **** 
 640:.././hal/sam3u1c/udphs_device.c **** 
 641:.././hal/sam3u1c/udphs_device.c **** void udd_enable(void)
 642:.././hal/sam3u1c/udphs_device.c **** {
 987              	 .loc 6 642 0
 988              	 .cfi_startproc
 989              	 
 990              	 
 991 0000 80B5     	 push {r7,lr}
 992              	.LCFI50:
 993              	 .cfi_def_cfa_offset 8
 994              	 .cfi_offset 7,-8
 995              	 .cfi_offset 14,-4
 996 0002 82B0     	 sub sp,sp,#8
 997              	.LCFI51:
 998              	 .cfi_def_cfa_offset 16
 999 0004 00AF     	 add r7,sp,#0
 1000              	.LCFI52:
 1001              	 .cfi_def_cfa_register 7
 643:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
 644:.././hal/sam3u1c/udphs_device.c **** 	sysclk_enable_usb();
 1002              	 .loc 6 644 0
 1003 0006 194B     	 ldr r3,.L53
 1004 0008 9847     	 blx r3
 1005              	.LVL23:
 645:.././hal/sam3u1c/udphs_device.c **** 
 646:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_periph_ck();
 1006              	 .loc 6 646 0
 1007 000a 1D20     	 movs r0,#29
 1008 000c 184B     	 ldr r3,.L53+4
 1009 000e 9847     	 blx r3
 1010              	.LVL24:
 647:.././hal/sam3u1c/udphs_device.c **** 
 648:.././hal/sam3u1c/udphs_device.c **** 	flags = cpu_irq_save();
 1011              	 .loc 6 648 0
 1012 0010 184B     	 ldr r3,.L53+8
 1013 0012 9847     	 blx r3
 1014              	.LVL25:
 1015 0014 7860     	 str r0,[r7,#4]
 649:.././hal/sam3u1c/udphs_device.c **** 
 650:.././hal/sam3u1c/udphs_device.c **** 	//** Enable USB hardware
 651:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_periph();
 1016              	 .loc 6 651 0
 1017 0016 184A     	 ldr r2,.L53+12
 1018 0018 174B     	 ldr r3,.L53+12
 1019 001a 1B68     	 ldr r3,[r3]
 1020 001c 43F48073 	 orr r3,r3,#256
 1021 0020 1360     	 str r3,[r2]
 652:.././hal/sam3u1c/udphs_device.c **** 
 653:.././hal/sam3u1c/udphs_device.c **** 	// Cortex-M3, uses NVIC, no need to register IRQ handler
 654:.././hal/sam3u1c/udphs_device.c **** 	// Here, only the Device mode is possible,
 655:.././hal/sam3u1c/udphs_device.c **** 	// UDPHS interrupt is UDD interrupt
 656:.././hal/sam3u1c/udphs_device.c **** 	NVIC_SetPriority((IRQn_Type) ID_UDPHS, UDD_USB_INT_LEVEL);
 1022              	 .loc 6 656 0
 1023 0022 0521     	 movs r1,#5
 1024 0024 1D20     	 movs r0,#29
 1025 0026 154B     	 ldr r3,.L53+16
 1026 0028 9847     	 blx r3
 1027              	.LVL26:
 657:.././hal/sam3u1c/udphs_device.c **** 	NVIC_EnableIRQ((IRQn_Type) ID_UDPHS);
 1028              	 .loc 6 657 0
 1029 002a 1D20     	 movs r0,#29
 1030 002c 144B     	 ldr r3,.L53+20
 1031 002e 9847     	 blx r3
 1032              	.LVL27:
 658:.././hal/sam3u1c/udphs_device.c **** 
 659:.././hal/sam3u1c/udphs_device.c **** 	// Reset internal variables
 660:.././hal/sam3u1c/udphs_device.c **** #if (0!=USB_DEVICE_MAX_EP)
 661:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_job_table_reset();
 1033              	 .loc 6 661 0
 1034 0030 144B     	 ldr r3,.L53+24
 1035 0032 9847     	 blx r3
 1036              	.LVL28:
 662:.././hal/sam3u1c/udphs_device.c **** #endif
 663:.././hal/sam3u1c/udphs_device.c **** 
 664:.././hal/sam3u1c/udphs_device.c **** 	// Set the USB speed requested by configuration file
 665:.././hal/sam3u1c/udphs_device.c **** #ifdef USB_DEVICE_HS_SUPPORT
 666:.././hal/sam3u1c/udphs_device.c **** 	udd_high_speed_enable();
 1037              	 .loc 6 666 0
 1038 0034 104A     	 ldr r2,.L53+12
 1039 0036 104B     	 ldr r3,.L53+12
 1040 0038 D3F8E030 	 ldr r3,[r3,#224]
 1041 003c 23F00303 	 bic r3,r3,#3
 1042 0040 C2F8E030 	 str r3,[r2,#224]
 667:.././hal/sam3u1c/udphs_device.c **** #else
 668:.././hal/sam3u1c/udphs_device.c **** 	udd_high_speed_disable();
 669:.././hal/sam3u1c/udphs_device.c **** #endif
 670:.././hal/sam3u1c/udphs_device.c **** 
 671:.././hal/sam3u1c/udphs_device.c **** 	// Always authorize asynchronous USB interrupts to exit of sleep mode
 672:.././hal/sam3u1c/udphs_device.c **** 	pmc_set_fast_startup_input(PMC_FSMR_USBAL);
 1043              	 .loc 6 672 0
 1044 0044 4FF48020 	 mov r0,#262144
 1045 0048 0F4B     	 ldr r3,.L53+28
 1046 004a 9847     	 blx r3
 1047              	.LVL29:
 673:.././hal/sam3u1c/udphs_device.c **** 
 674:.././hal/sam3u1c/udphs_device.c **** #ifndef UDD_NO_SLEEP_MGR
 675:.././hal/sam3u1c/udphs_device.c **** 	// Initialize the sleep mode authorized for the USB suspend mode
 676:.././hal/sam3u1c/udphs_device.c **** 	udd_b_idle = false;
 1048              	 .loc 6 676 0
 1049 004c 0F4B     	 ldr r3,.L53+32
 1050 004e 0022     	 movs r2,#0
 1051 0050 1A70     	 strb r2,[r3]
 677:.././hal/sam3u1c/udphs_device.c **** 	sleepmgr_lock_mode(UDPHS_SLEEP_MODE_USB_SUSPEND);
 1052              	 .loc 6 677 0
 1053 0052 0320     	 movs r0,#3
 1054 0054 0E4B     	 ldr r3,.L53+36
 1055 0056 9847     	 blx r3
 1056              	.LVL30:
 678:.././hal/sam3u1c/udphs_device.c **** #endif
 679:.././hal/sam3u1c/udphs_device.c **** 
 680:.././hal/sam3u1c/udphs_device.c **** #if UDD_VBUS_IO
 681:.././hal/sam3u1c/udphs_device.c **** 	/* Initialize VBus monitor */
 682:.././hal/sam3u1c/udphs_device.c **** 	udd_vbus_init(udd_vbus_handler);
 683:.././hal/sam3u1c/udphs_device.c **** 	udd_vbus_monitor_sleep_mode(true);
 684:.././hal/sam3u1c/udphs_device.c **** 	/* Force Vbus interrupt when Vbus is always high
 685:.././hal/sam3u1c/udphs_device.c **** 	 * This is possible due to a short timing between a Host mode stop/start.
 686:.././hal/sam3u1c/udphs_device.c **** 	 */
 687:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_vbus_high()) {
 688:.././hal/sam3u1c/udphs_device.c **** 		udd_vbus_handler(USB_VBUS_PIO_ID, USB_VBUS_PIO_MASK);
 689:.././hal/sam3u1c/udphs_device.c **** 	}
 690:.././hal/sam3u1c/udphs_device.c **** #else
 691:.././hal/sam3u1c/udphs_device.c **** #  ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
 692:.././hal/sam3u1c/udphs_device.c **** 	udd_attach();
 1057              	 .loc 6 692 0
 1058 0058 0E4B     	 ldr r3,.L53+40
 1059 005a 9847     	 blx r3
 1060              	.LVL31:
 693:.././hal/sam3u1c/udphs_device.c **** #  endif
 694:.././hal/sam3u1c/udphs_device.c **** #endif
 695:.././hal/sam3u1c/udphs_device.c **** 
 696:.././hal/sam3u1c/udphs_device.c **** 	cpu_irq_restore(flags);
 1061              	 .loc 6 696 0
 1062 005c 7868     	 ldr r0,[r7,#4]
 1063 005e 0E4B     	 ldr r3,.L53+44
 1064 0060 9847     	 blx r3
 1065              	.LVL32:
 697:.././hal/sam3u1c/udphs_device.c **** }
 1066              	 .loc 6 697 0
 1067 0062 00BF     	 nop
 1068 0064 0837     	 adds r7,r7,#8
 1069              	.LCFI53:
 1070              	 .cfi_def_cfa_offset 8
 1071 0066 BD46     	 mov sp,r7
 1072              	.LCFI54:
 1073              	 .cfi_def_cfa_register 13
 1074              	 
 1075 0068 80BD     	 pop {r7,pc}
 1076              	.L54:
 1077 006a 00BF     	 .align 2
 1078              	.L53:
 1079 006c 00000000 	 .word sysclk_enable_usb
 1080 0070 00000000 	 .word pmc_enable_periph_clk
 1081 0074 00000000 	 .word cpu_irq_save
 1082 0078 00400A40 	 .word 1074413568
 1083 007c 00000000 	 .word NVIC_SetPriority
 1084 0080 00000000 	 .word NVIC_EnableIRQ
 1085 0084 00000000 	 .word udd_ep_job_table_reset
 1086 0088 00000000 	 .word pmc_set_fast_startup_input
 1087 008c 00000000 	 .word udd_b_idle
 1088 0090 00000000 	 .word sleepmgr_lock_mode
 1089 0094 00000000 	 .word udd_attach
 1090 0098 00000000 	 .word cpu_irq_restore
 1091              	 .cfi_endproc
 1092              	.LFE139:
 1094              	 .section .text.udd_disable,"ax",%progbits
 1095              	 .align 1
 1096              	 .global udd_disable
 1097              	 .syntax unified
 1098              	 .thumb
 1099              	 .thumb_func
 1100              	 .fpu softvfp
 1102              	udd_disable:
 1103              	.LFB140:
 698:.././hal/sam3u1c/udphs_device.c **** 
 699:.././hal/sam3u1c/udphs_device.c **** 
 700:.././hal/sam3u1c/udphs_device.c **** void udd_disable(void)
 701:.././hal/sam3u1c/udphs_device.c **** {
 1104              	 .loc 6 701 0
 1105              	 .cfi_startproc
 1106              	 
 1107              	 
 1108 0000 80B5     	 push {r7,lr}
 1109              	.LCFI55:
 1110              	 .cfi_def_cfa_offset 8
 1111              	 .cfi_offset 7,-8
 1112              	 .cfi_offset 14,-4
 1113 0002 82B0     	 sub sp,sp,#8
 1114              	.LCFI56:
 1115              	 .cfi_def_cfa_offset 16
 1116 0004 00AF     	 add r7,sp,#0
 1117              	.LCFI57:
 1118              	 .cfi_def_cfa_register 7
 702:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
 703:.././hal/sam3u1c/udphs_device.c **** 	flags = cpu_irq_save();
 1119              	 .loc 6 703 0
 1120 0006 0D4B     	 ldr r3,.L56
 1121 0008 9847     	 blx r3
 1122              	.LVL33:
 1123 000a 7860     	 str r0,[r7,#4]
 704:.././hal/sam3u1c/udphs_device.c **** 	// Disable USB
 705:.././hal/sam3u1c/udphs_device.c **** 	udd_reset_periph();
 1124              	 .loc 6 705 0
 1125 000c 0C4A     	 ldr r2,.L56+4
 1126 000e 0C4B     	 ldr r3,.L56+4
 1127 0010 1B68     	 ldr r3,[r3]
 1128 0012 23F48073 	 bic r3,r3,#256
 1129 0016 1360     	 str r3,[r2]
 706:.././hal/sam3u1c/udphs_device.c **** 	sysclk_disable_usb();
 1130              	 .loc 6 706 0
 1131 0018 0A4B     	 ldr r3,.L56+8
 1132 001a 9847     	 blx r3
 1133              	.LVL34:
 707:.././hal/sam3u1c/udphs_device.c **** 	pmc_disable_periph_clk(ID_UDPHS);
 1134              	 .loc 6 707 0
 1135 001c 1D20     	 movs r0,#29
 1136 001e 0A4B     	 ldr r3,.L56+12
 1137 0020 9847     	 blx r3
 1138              	.LVL35:
 708:.././hal/sam3u1c/udphs_device.c **** 	udd_sleep_mode(false);
 1139              	 .loc 6 708 0
 1140 0022 0020     	 movs r0,#0
 1141 0024 094B     	 ldr r3,.L56+16
 1142 0026 9847     	 blx r3
 1143              	.LVL36:
 709:.././hal/sam3u1c/udphs_device.c **** #ifndef UDD_NO_SLEEP_MGR
 710:.././hal/sam3u1c/udphs_device.c **** 	sleepmgr_unlock_mode(UDPHS_SLEEP_MODE_USB_SUSPEND);
 1144              	 .loc 6 710 0
 1145 0028 0320     	 movs r0,#3
 1146 002a 094B     	 ldr r3,.L56+20
 1147 002c 9847     	 blx r3
 1148              	.LVL37:
 711:.././hal/sam3u1c/udphs_device.c **** #endif
 712:.././hal/sam3u1c/udphs_device.c **** 
 713:.././hal/sam3u1c/udphs_device.c **** # if UDD_VBUS_IO
 714:.././hal/sam3u1c/udphs_device.c **** 	udd_vbus_monitor_sleep_mode(false);
 715:.././hal/sam3u1c/udphs_device.c **** # endif
 716:.././hal/sam3u1c/udphs_device.c **** 
 717:.././hal/sam3u1c/udphs_device.c **** 	cpu_irq_restore(flags);
 1149              	 .loc 6 717 0
 1150 002e 7868     	 ldr r0,[r7,#4]
 1151 0030 084B     	 ldr r3,.L56+24
 1152 0032 9847     	 blx r3
 1153              	.LVL38:
 718:.././hal/sam3u1c/udphs_device.c **** }
 1154              	 .loc 6 718 0
 1155 0034 00BF     	 nop
 1156 0036 0837     	 adds r7,r7,#8
 1157              	.LCFI58:
 1158              	 .cfi_def_cfa_offset 8
 1159 0038 BD46     	 mov sp,r7
 1160              	.LCFI59:
 1161              	 .cfi_def_cfa_register 13
 1162              	 
 1163 003a 80BD     	 pop {r7,pc}
 1164              	.L57:
 1165              	 .align 2
 1166              	.L56:
 1167 003c 00000000 	 .word cpu_irq_save
 1168 0040 00400A40 	 .word 1074413568
 1169 0044 00000000 	 .word sysclk_disable_usb
 1170 0048 00000000 	 .word pmc_disable_periph_clk
 1171 004c 00000000 	 .word udd_sleep_mode
 1172 0050 00000000 	 .word sleepmgr_unlock_mode
 1173 0054 00000000 	 .word cpu_irq_restore
 1174              	 .cfi_endproc
 1175              	.LFE140:
 1177              	 .section .text.udd_attach,"ax",%progbits
 1178              	 .align 1
 1179              	 .global udd_attach
 1180              	 .syntax unified
 1181              	 .thumb
 1182              	 .thumb_func
 1183              	 .fpu softvfp
 1185              	udd_attach:
 1186              	.LFB141:
 719:.././hal/sam3u1c/udphs_device.c **** 
 720:.././hal/sam3u1c/udphs_device.c **** 
 721:.././hal/sam3u1c/udphs_device.c **** void udd_attach(void)
 722:.././hal/sam3u1c/udphs_device.c **** {
 1187              	 .loc 6 722 0
 1188              	 .cfi_startproc
 1189              	 
 1190              	 
 1191 0000 80B5     	 push {r7,lr}
 1192              	.LCFI60:
 1193              	 .cfi_def_cfa_offset 8
 1194              	 .cfi_offset 7,-8
 1195              	 .cfi_offset 14,-4
 1196 0002 82B0     	 sub sp,sp,#8
 1197              	.LCFI61:
 1198              	 .cfi_def_cfa_offset 16
 1199 0004 00AF     	 add r7,sp,#0
 1200              	.LCFI62:
 1201              	 .cfi_def_cfa_register 7
 723:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
 724:.././hal/sam3u1c/udphs_device.c **** 	flags = cpu_irq_save();
 1202              	 .loc 6 724 0
 1203 0006 264B     	 ldr r3,.L59
 1204 0008 9847     	 blx r3
 1205              	.LVL39:
 1206 000a 7860     	 str r0,[r7,#4]
 725:.././hal/sam3u1c/udphs_device.c **** 
 726:.././hal/sam3u1c/udphs_device.c **** 	// At startup the USB bus state is unknown,
 727:.././hal/sam3u1c/udphs_device.c **** 	// therefore the state is considered IDLE to not miss any USB event
 728:.././hal/sam3u1c/udphs_device.c **** 	udd_sleep_mode(true);
 1207              	 .loc 6 728 0
 1208 000c 0120     	 movs r0,#1
 1209 000e 254B     	 ldr r3,.L59+4
 1210 0010 9847     	 blx r3
 1211              	.LVL40:
 729:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_periph_ck();
 1212              	 .loc 6 729 0
 1213 0012 1D20     	 movs r0,#29
 1214 0014 244B     	 ldr r3,.L59+8
 1215 0016 9847     	 blx r3
 1216              	.LVL41:
 730:.././hal/sam3u1c/udphs_device.c **** 
 731:.././hal/sam3u1c/udphs_device.c **** 	// Authorize attach if Vbus is present
 732:.././hal/sam3u1c/udphs_device.c **** 	udd_attach_device();
 1217              	 .loc 6 732 0
 1218 0018 244A     	 ldr r2,.L59+12
 1219 001a 244B     	 ldr r3,.L59+12
 1220 001c 1B68     	 ldr r3,[r3]
 1221 001e 43F40063 	 orr r3,r3,#2048
 1222 0022 1360     	 str r3,[r2]
 1223 0024 214A     	 ldr r2,.L59+12
 1224 0026 214B     	 ldr r3,.L59+12
 1225 0028 1B68     	 ldr r3,[r3]
 1226 002a 23F40073 	 bic r3,r3,#512
 1227 002e 1360     	 str r3,[r2]
 733:.././hal/sam3u1c/udphs_device.c **** 
 734:.././hal/sam3u1c/udphs_device.c **** 	// Enable USB line events
 735:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_reset_interrupt();
 1228              	 .loc 6 735 0
 1229 0030 1E4A     	 ldr r2,.L59+12
 1230 0032 1E4B     	 ldr r3,.L59+12
 1231 0034 1B69     	 ldr r3,[r3,#16]
 1232 0036 43F01003 	 orr r3,r3,#16
 1233 003a 1361     	 str r3,[r2,#16]
 736:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_suspend_interrupt();
 1234              	 .loc 6 736 0
 1235 003c 1B4A     	 ldr r2,.L59+12
 1236 003e 1B4B     	 ldr r3,.L59+12
 1237 0040 1B69     	 ldr r3,[r3,#16]
 1238 0042 43F00203 	 orr r3,r3,#2
 1239 0046 1361     	 str r3,[r2,#16]
 737:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_wake_up_interrupt();
 1240              	 .loc 6 737 0
 1241 0048 184A     	 ldr r2,.L59+12
 1242 004a 184B     	 ldr r3,.L59+12
 1243 004c 1B69     	 ldr r3,[r3,#16]
 1244 004e 43F02003 	 orr r3,r3,#32
 1245 0052 1361     	 str r3,[r2,#16]
 738:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_sof_interrupt();
 1246              	 .loc 6 738 0
 1247 0054 154A     	 ldr r2,.L59+12
 1248 0056 154B     	 ldr r3,.L59+12
 1249 0058 1B69     	 ldr r3,[r3,#16]
 1250 005a 43F00803 	 orr r3,r3,#8
 1251 005e 1361     	 str r3,[r2,#16]
 739:.././hal/sam3u1c/udphs_device.c **** #ifdef USB_DEVICE_HS_SUPPORT
 740:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_msof_interrupt();
 1252              	 .loc 6 740 0
 1253 0060 124A     	 ldr r2,.L59+12
 1254 0062 124B     	 ldr r3,.L59+12
 1255 0064 1B69     	 ldr r3,[r3,#16]
 1256 0066 43F00403 	 orr r3,r3,#4
 1257 006a 1361     	 str r3,[r2,#16]
 741:.././hal/sam3u1c/udphs_device.c **** #endif
 742:.././hal/sam3u1c/udphs_device.c **** 	// Reset following interrupts flag
 743:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_sof();
 1258              	 .loc 6 743 0
 1259 006c 0F4B     	 ldr r3,.L59+12
 1260 006e 0822     	 movs r2,#8
 1261 0070 9A61     	 str r2,[r3,#24]
 744:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_msof();
 1262              	 .loc 6 744 0
 1263 0072 0E4B     	 ldr r3,.L59+12
 1264 0074 0422     	 movs r2,#4
 1265 0076 9A61     	 str r2,[r3,#24]
 745:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_reset();
 1266              	 .loc 6 745 0
 1267 0078 0C4B     	 ldr r3,.L59+12
 1268 007a 1022     	 movs r2,#16
 1269 007c 9A61     	 str r2,[r3,#24]
 746:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_suspend();
 1270              	 .loc 6 746 0
 1271 007e 0B4B     	 ldr r3,.L59+12
 1272 0080 0222     	 movs r2,#2
 1273 0082 9A61     	 str r2,[r3,#24]
 747:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_wake_up();
 1274              	 .loc 6 747 0
 1275 0084 094B     	 ldr r3,.L59+12
 1276 0086 2022     	 movs r2,#32
 1277 0088 9A61     	 str r2,[r3,#24]
 748:.././hal/sam3u1c/udphs_device.c **** 
 749:.././hal/sam3u1c/udphs_device.c **** 	udd_disable_periph_ck();
 1278              	 .loc 6 749 0
 1279 008a 1D20     	 movs r0,#29
 1280 008c 084B     	 ldr r3,.L59+16
 1281 008e 9847     	 blx r3
 1282              	.LVL42:
 750:.././hal/sam3u1c/udphs_device.c **** 	cpu_irq_restore(flags);
 1283              	 .loc 6 750 0
 1284 0090 7868     	 ldr r0,[r7,#4]
 1285 0092 084B     	 ldr r3,.L59+20
 1286 0094 9847     	 blx r3
 1287              	.LVL43:
 751:.././hal/sam3u1c/udphs_device.c **** }
 1288              	 .loc 6 751 0
 1289 0096 00BF     	 nop
 1290 0098 0837     	 adds r7,r7,#8
 1291              	.LCFI63:
 1292              	 .cfi_def_cfa_offset 8
 1293 009a BD46     	 mov sp,r7
 1294              	.LCFI64:
 1295              	 .cfi_def_cfa_register 13
 1296              	 
 1297 009c 80BD     	 pop {r7,pc}
 1298              	.L60:
 1299 009e 00BF     	 .align 2
 1300              	.L59:
 1301 00a0 00000000 	 .word cpu_irq_save
 1302 00a4 00000000 	 .word udd_sleep_mode
 1303 00a8 00000000 	 .word pmc_enable_periph_clk
 1304 00ac 00400A40 	 .word 1074413568
 1305 00b0 00000000 	 .word pmc_disable_periph_clk
 1306 00b4 00000000 	 .word cpu_irq_restore
 1307              	 .cfi_endproc
 1308              	.LFE141:
 1310              	 .section .text.udd_detach,"ax",%progbits
 1311              	 .align 1
 1312              	 .global udd_detach
 1313              	 .syntax unified
 1314              	 .thumb
 1315              	 .thumb_func
 1316              	 .fpu softvfp
 1318              	udd_detach:
 1319              	.LFB142:
 752:.././hal/sam3u1c/udphs_device.c **** 
 753:.././hal/sam3u1c/udphs_device.c **** 
 754:.././hal/sam3u1c/udphs_device.c **** void udd_detach(void)
 755:.././hal/sam3u1c/udphs_device.c **** {
 1320              	 .loc 6 755 0
 1321              	 .cfi_startproc
 1322              	 
 1323              	 
 1324 0000 80B5     	 push {r7,lr}
 1325              	.LCFI65:
 1326              	 .cfi_def_cfa_offset 8
 1327              	 .cfi_offset 7,-8
 1328              	 .cfi_offset 14,-4
 1329 0002 00AF     	 add r7,sp,#0
 1330              	.LCFI66:
 1331              	 .cfi_def_cfa_register 7
 756:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_periph_ck();
 1332              	 .loc 6 756 0
 1333 0004 1D20     	 movs r0,#29
 1334 0006 0B4B     	 ldr r3,.L62
 1335 0008 9847     	 blx r3
 1336              	.LVL44:
 757:.././hal/sam3u1c/udphs_device.c **** 	// Detach device from the bus
 758:.././hal/sam3u1c/udphs_device.c **** 	udd_detach_device();
 1337              	 .loc 6 758 0
 1338 000a 0B4A     	 ldr r2,.L62+4
 1339 000c 0A4B     	 ldr r3,.L62+4
 1340 000e 1B68     	 ldr r3,[r3]
 1341 0010 43F40073 	 orr r3,r3,#512
 1342 0014 1360     	 str r3,[r2]
 1343 0016 084A     	 ldr r2,.L62+4
 1344 0018 074B     	 ldr r3,.L62+4
 1345 001a 1B68     	 ldr r3,[r3]
 1346 001c 23F40063 	 bic r3,r3,#2048
 1347 0020 1360     	 str r3,[r2]
 759:.././hal/sam3u1c/udphs_device.c **** 	udd_disable_periph_ck();
 1348              	 .loc 6 759 0
 1349 0022 1D20     	 movs r0,#29
 1350 0024 054B     	 ldr r3,.L62+8
 1351 0026 9847     	 blx r3
 1352              	.LVL45:
 760:.././hal/sam3u1c/udphs_device.c **** 	udd_sleep_mode(false);
 1353              	 .loc 6 760 0
 1354 0028 0020     	 movs r0,#0
 1355 002a 054B     	 ldr r3,.L62+12
 1356 002c 9847     	 blx r3
 1357              	.LVL46:
 761:.././hal/sam3u1c/udphs_device.c **** }
 1358              	 .loc 6 761 0
 1359 002e 00BF     	 nop
 1360 0030 80BD     	 pop {r7,pc}
 1361              	.L63:
 1362 0032 00BF     	 .align 2
 1363              	.L62:
 1364 0034 00000000 	 .word pmc_enable_periph_clk
 1365 0038 00400A40 	 .word 1074413568
 1366 003c 00000000 	 .word pmc_disable_periph_clk
 1367 0040 00000000 	 .word udd_sleep_mode
 1368              	 .cfi_endproc
 1369              	.LFE142:
 1371              	 .section .text.udd_is_high_speed,"ax",%progbits
 1372              	 .align 1
 1373              	 .global udd_is_high_speed
 1374              	 .syntax unified
 1375              	 .thumb
 1376              	 .thumb_func
 1377              	 .fpu softvfp
 1379              	udd_is_high_speed:
 1380              	.LFB143:
 762:.././hal/sam3u1c/udphs_device.c **** 
 763:.././hal/sam3u1c/udphs_device.c **** 
 764:.././hal/sam3u1c/udphs_device.c **** bool udd_is_high_speed(void)
 765:.././hal/sam3u1c/udphs_device.c **** {
 1381              	 .loc 6 765 0
 1382              	 .cfi_startproc
 1383              	 
 1384              	 
 1385              	 
 1386 0000 80B4     	 push {r7}
 1387              	.LCFI67:
 1388              	 .cfi_def_cfa_offset 4
 1389              	 .cfi_offset 7,-4
 1390 0002 00AF     	 add r7,sp,#0
 1391              	.LCFI68:
 1392              	 .cfi_def_cfa_register 7
 766:.././hal/sam3u1c/udphs_device.c **** #ifdef USB_DEVICE_HS_SUPPORT
 767:.././hal/sam3u1c/udphs_device.c **** 	return !Is_udd_full_speed_mode();
 1393              	 .loc 6 767 0
 1394 0004 064B     	 ldr r3,.L66
 1395 0006 5B69     	 ldr r3,[r3,#20]
 1396 0008 03F00103 	 and r3,r3,#1
 1397 000c 002B     	 cmp r3,#0
 1398 000e 14BF     	 ite ne
 1399 0010 0123     	 movne r3,#1
 1400 0012 0023     	 moveq r3,#0
 1401 0014 DBB2     	 uxtb r3,r3
 768:.././hal/sam3u1c/udphs_device.c **** #else
 769:.././hal/sam3u1c/udphs_device.c **** 	return false;
 770:.././hal/sam3u1c/udphs_device.c **** #endif
 771:.././hal/sam3u1c/udphs_device.c **** }
 1402              	 .loc 6 771 0
 1403 0016 1846     	 mov r0,r3
 1404 0018 BD46     	 mov sp,r7
 1405              	.LCFI69:
 1406              	 .cfi_def_cfa_register 13
 1407              	 
 1408 001a 80BC     	 pop {r7}
 1409              	.LCFI70:
 1410              	 .cfi_restore 7
 1411              	 .cfi_def_cfa_offset 0
 1412 001c 7047     	 bx lr
 1413              	.L67:
 1414 001e 00BF     	 .align 2
 1415              	.L66:
 1416 0020 00400A40 	 .word 1074413568
 1417              	 .cfi_endproc
 1418              	.LFE143:
 1420              	 .section .text.udd_set_address,"ax",%progbits
 1421              	 .align 1
 1422              	 .global udd_set_address
 1423              	 .syntax unified
 1424              	 .thumb
 1425              	 .thumb_func
 1426              	 .fpu softvfp
 1428              	udd_set_address:
 1429              	.LFB144:
 772:.././hal/sam3u1c/udphs_device.c **** 
 773:.././hal/sam3u1c/udphs_device.c **** 
 774:.././hal/sam3u1c/udphs_device.c **** void udd_set_address(uint8_t address)
 775:.././hal/sam3u1c/udphs_device.c **** {
 1430              	 .loc 6 775 0
 1431              	 .cfi_startproc
 1432              	 
 1433              	 
 1434              	 
 1435 0000 80B4     	 push {r7}
 1436              	.LCFI71:
 1437              	 .cfi_def_cfa_offset 4
 1438              	 .cfi_offset 7,-4
 1439 0002 83B0     	 sub sp,sp,#12
 1440              	.LCFI72:
 1441              	 .cfi_def_cfa_offset 16
 1442 0004 00AF     	 add r7,sp,#0
 1443              	.LCFI73:
 1444              	 .cfi_def_cfa_register 7
 1445 0006 0346     	 mov r3,r0
 1446 0008 FB71     	 strb r3,[r7,#7]
 776:.././hal/sam3u1c/udphs_device.c **** 	dbg_print("Addr%d ", address);
 777:.././hal/sam3u1c/udphs_device.c **** 	udd_disable_address();
 1447              	 .loc 6 777 0
 1448 000a 0D4A     	 ldr r2,.L69
 1449 000c 0C4B     	 ldr r3,.L69
 1450 000e 1B68     	 ldr r3,[r3]
 1451 0010 23F08003 	 bic r3,r3,#128
 1452 0014 1360     	 str r3,[r2]
 778:.././hal/sam3u1c/udphs_device.c **** 	udd_configure_address(address);
 1453              	 .loc 6 778 0
 1454 0016 0A49     	 ldr r1,.L69
 1455 0018 094B     	 ldr r3,.L69
 1456 001a 1B68     	 ldr r3,[r3]
 1457 001c 23F07F02 	 bic r2,r3,#127
 1458 0020 FB79     	 ldrb r3,[r7,#7]
 1459 0022 03F07F03 	 and r3,r3,#127
 1460 0026 1343     	 orrs r3,r3,r2
 1461 0028 0B60     	 str r3,[r1]
 779:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_address();
 1462              	 .loc 6 779 0
 1463 002a 054A     	 ldr r2,.L69
 1464 002c 044B     	 ldr r3,.L69
 1465 002e 1B68     	 ldr r3,[r3]
 1466 0030 43F08003 	 orr r3,r3,#128
 1467 0034 1360     	 str r3,[r2]
 780:.././hal/sam3u1c/udphs_device.c **** }
 1468              	 .loc 6 780 0
 1469 0036 00BF     	 nop
 1470 0038 0C37     	 adds r7,r7,#12
 1471              	.LCFI74:
 1472              	 .cfi_def_cfa_offset 4
 1473 003a BD46     	 mov sp,r7
 1474              	.LCFI75:
 1475              	 .cfi_def_cfa_register 13
 1476              	 
 1477 003c 80BC     	 pop {r7}
 1478              	.LCFI76:
 1479              	 .cfi_restore 7
 1480              	 .cfi_def_cfa_offset 0
 1481 003e 7047     	 bx lr
 1482              	.L70:
 1483              	 .align 2
 1484              	.L69:
 1485 0040 00400A40 	 .word 1074413568
 1486              	 .cfi_endproc
 1487              	.LFE144:
 1489              	 .section .text.udd_getaddress,"ax",%progbits
 1490              	 .align 1
 1491              	 .global udd_getaddress
 1492              	 .syntax unified
 1493              	 .thumb
 1494              	 .thumb_func
 1495              	 .fpu softvfp
 1497              	udd_getaddress:
 1498              	.LFB145:
 781:.././hal/sam3u1c/udphs_device.c **** 
 782:.././hal/sam3u1c/udphs_device.c **** 
 783:.././hal/sam3u1c/udphs_device.c **** uint8_t udd_getaddress(void)
 784:.././hal/sam3u1c/udphs_device.c **** {
 1499              	 .loc 6 784 0
 1500              	 .cfi_startproc
 1501              	 
 1502              	 
 1503              	 
 1504 0000 80B4     	 push {r7}
 1505              	.LCFI77:
 1506              	 .cfi_def_cfa_offset 4
 1507              	 .cfi_offset 7,-4
 1508 0002 00AF     	 add r7,sp,#0
 1509              	.LCFI78:
 1510              	 .cfi_def_cfa_register 7
 785:.././hal/sam3u1c/udphs_device.c **** 	return udd_get_configured_address();
 1511              	 .loc 6 785 0
 1512 0004 044B     	 ldr r3,.L73
 1513 0006 1B68     	 ldr r3,[r3]
 1514 0008 DBB2     	 uxtb r3,r3
 1515 000a 03F07F03 	 and r3,r3,#127
 1516 000e DBB2     	 uxtb r3,r3
 786:.././hal/sam3u1c/udphs_device.c **** }
 1517              	 .loc 6 786 0
 1518 0010 1846     	 mov r0,r3
 1519 0012 BD46     	 mov sp,r7
 1520              	.LCFI79:
 1521              	 .cfi_def_cfa_register 13
 1522              	 
 1523 0014 80BC     	 pop {r7}
 1524              	.LCFI80:
 1525              	 .cfi_restore 7
 1526              	 .cfi_def_cfa_offset 0
 1527 0016 7047     	 bx lr
 1528              	.L74:
 1529              	 .align 2
 1530              	.L73:
 1531 0018 00400A40 	 .word 1074413568
 1532              	 .cfi_endproc
 1533              	.LFE145:
 1535              	 .section .text.udd_get_frame_number,"ax",%progbits
 1536              	 .align 1
 1537              	 .global udd_get_frame_number
 1538              	 .syntax unified
 1539              	 .thumb
 1540              	 .thumb_func
 1541              	 .fpu softvfp
 1543              	udd_get_frame_number:
 1544              	.LFB146:
 787:.././hal/sam3u1c/udphs_device.c **** 
 788:.././hal/sam3u1c/udphs_device.c **** 
 789:.././hal/sam3u1c/udphs_device.c **** uint16_t udd_get_frame_number(void)
 790:.././hal/sam3u1c/udphs_device.c **** {
 1545              	 .loc 6 790 0
 1546              	 .cfi_startproc
 1547              	 
 1548              	 
 1549              	 
 1550 0000 80B4     	 push {r7}
 1551              	.LCFI81:
 1552              	 .cfi_def_cfa_offset 4
 1553              	 .cfi_offset 7,-4
 1554 0002 00AF     	 add r7,sp,#0
 1555              	.LCFI82:
 1556              	 .cfi_def_cfa_register 7
 791:.././hal/sam3u1c/udphs_device.c **** 	return udd_frame_number();
 1557              	 .loc 6 791 0
 1558 0004 054B     	 ldr r3,.L77
 1559 0006 5B68     	 ldr r3,[r3,#4]
 1560 0008 DB08     	 lsrs r3,r3,#3
 1561 000a 9BB2     	 uxth r3,r3
 1562 000c C3F30A03 	 ubfx r3,r3,#0,#11
 1563 0010 9BB2     	 uxth r3,r3
 792:.././hal/sam3u1c/udphs_device.c **** }
 1564              	 .loc 6 792 0
 1565 0012 1846     	 mov r0,r3
 1566 0014 BD46     	 mov sp,r7
 1567              	.LCFI83:
 1568              	 .cfi_def_cfa_register 13
 1569              	 
 1570 0016 80BC     	 pop {r7}
 1571              	.LCFI84:
 1572              	 .cfi_restore 7
 1573              	 .cfi_def_cfa_offset 0
 1574 0018 7047     	 bx lr
 1575              	.L78:
 1576 001a 00BF     	 .align 2
 1577              	.L77:
 1578 001c 00400A40 	 .word 1074413568
 1579              	 .cfi_endproc
 1580              	.LFE146:
 1582              	 .section .text.udd_get_micro_frame_number,"ax",%progbits
 1583              	 .align 1
 1584              	 .global udd_get_micro_frame_number
 1585              	 .syntax unified
 1586              	 .thumb
 1587              	 .thumb_func
 1588              	 .fpu softvfp
 1590              	udd_get_micro_frame_number:
 1591              	.LFB147:
 793:.././hal/sam3u1c/udphs_device.c **** 
 794:.././hal/sam3u1c/udphs_device.c **** uint16_t udd_get_micro_frame_number(void)
 795:.././hal/sam3u1c/udphs_device.c **** {
 1592              	 .loc 6 795 0
 1593              	 .cfi_startproc
 1594              	 
 1595              	 
 1596              	 
 1597 0000 80B4     	 push {r7}
 1598              	.LCFI85:
 1599              	 .cfi_def_cfa_offset 4
 1600              	 .cfi_offset 7,-4
 1601 0002 00AF     	 add r7,sp,#0
 1602              	.LCFI86:
 1603              	 .cfi_def_cfa_register 7
 796:.././hal/sam3u1c/udphs_device.c **** 	return udd_micro_frame_number();
 1604              	 .loc 6 796 0
 1605 0004 044B     	 ldr r3,.L81
 1606 0006 5B68     	 ldr r3,[r3,#4]
 1607 0008 9BB2     	 uxth r3,r3
 1608 000a 03F00703 	 and r3,r3,#7
 1609 000e 9BB2     	 uxth r3,r3
 797:.././hal/sam3u1c/udphs_device.c **** }
 1610              	 .loc 6 797 0
 1611 0010 1846     	 mov r0,r3
 1612 0012 BD46     	 mov sp,r7
 1613              	.LCFI87:
 1614              	 .cfi_def_cfa_register 13
 1615              	 
 1616 0014 80BC     	 pop {r7}
 1617              	.LCFI88:
 1618              	 .cfi_restore 7
 1619              	 .cfi_def_cfa_offset 0
 1620 0016 7047     	 bx lr
 1621              	.L82:
 1622              	 .align 2
 1623              	.L81:
 1624 0018 00400A40 	 .word 1074413568
 1625              	 .cfi_endproc
 1626              	.LFE147:
 1628              	 .section .text.udd_send_remotewakeup,"ax",%progbits
 1629              	 .align 1
 1630              	 .global udd_send_remotewakeup
 1631              	 .syntax unified
 1632              	 .thumb
 1633              	 .thumb_func
 1634              	 .fpu softvfp
 1636              	udd_send_remotewakeup:
 1637              	.LFB148:
 798:.././hal/sam3u1c/udphs_device.c **** 
 799:.././hal/sam3u1c/udphs_device.c **** void udd_send_remotewakeup(void)
 800:.././hal/sam3u1c/udphs_device.c **** {
 1638              	 .loc 6 800 0
 1639              	 .cfi_startproc
 1640              	 
 1641              	 
 1642 0000 80B5     	 push {r7,lr}
 1643              	.LCFI89:
 1644              	 .cfi_def_cfa_offset 8
 1645              	 .cfi_offset 7,-8
 1646              	 .cfi_offset 14,-4
 1647 0002 00AF     	 add r7,sp,#0
 1648              	.LCFI90:
 1649              	 .cfi_def_cfa_register 7
 801:.././hal/sam3u1c/udphs_device.c **** #ifndef UDD_NO_SLEEP_MGR
 802:.././hal/sam3u1c/udphs_device.c **** 	if (!udd_b_idle)
 1650              	 .loc 6 802 0
 1651 0004 0A4B     	 ldr r3,.L86
 1652 0006 1B78     	 ldrb r3,[r3]
 1653 0008 83F00103 	 eor r3,r3,#1
 1654 000c DBB2     	 uxtb r3,r3
 1655 000e 002B     	 cmp r3,#0
 1656 0010 0BD0     	 beq .L85
 803:.././hal/sam3u1c/udphs_device.c **** #endif
 804:.././hal/sam3u1c/udphs_device.c **** 	{
 805:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("SendWkup\n\r");
 806:.././hal/sam3u1c/udphs_device.c **** 		udd_sleep_mode(true); // Enter in IDLE mode
 1657              	 .loc 6 806 0
 1658 0012 0120     	 movs r0,#1
 1659 0014 074B     	 ldr r3,.L86+4
 1660 0016 9847     	 blx r3
 1661              	.LVL47:
 807:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_periph_ck();
 1662              	 .loc 6 807 0
 1663 0018 1D20     	 movs r0,#29
 1664 001a 074B     	 ldr r3,.L86+8
 1665 001c 9847     	 blx r3
 1666              	.LVL48:
 808:.././hal/sam3u1c/udphs_device.c **** 		udd_initiate_remote_wake_up();
 1667              	 .loc 6 808 0
 1668 001e 074A     	 ldr r2,.L86+12
 1669 0020 064B     	 ldr r3,.L86+12
 1670 0022 1B68     	 ldr r3,[r3]
 1671 0024 43F48063 	 orr r3,r3,#1024
 1672 0028 1360     	 str r3,[r2]
 1673              	.L85:
 809:.././hal/sam3u1c/udphs_device.c **** 	}
 810:.././hal/sam3u1c/udphs_device.c **** }
 1674              	 .loc 6 810 0
 1675 002a 00BF     	 nop
 1676 002c 80BD     	 pop {r7,pc}
 1677              	.L87:
 1678 002e 00BF     	 .align 2
 1679              	.L86:
 1680 0030 00000000 	 .word udd_b_idle
 1681 0034 00000000 	 .word udd_sleep_mode
 1682 0038 00000000 	 .word pmc_enable_periph_clk
 1683 003c 00400A40 	 .word 1074413568
 1684              	 .cfi_endproc
 1685              	.LFE148:
 1687              	 .section .text.udd_set_setup_payload,"ax",%progbits
 1688              	 .align 1
 1689              	 .global udd_set_setup_payload
 1690              	 .syntax unified
 1691              	 .thumb
 1692              	 .thumb_func
 1693              	 .fpu softvfp
 1695              	udd_set_setup_payload:
 1696              	.LFB149:
 811:.././hal/sam3u1c/udphs_device.c **** 
 812:.././hal/sam3u1c/udphs_device.c **** 
 813:.././hal/sam3u1c/udphs_device.c **** void udd_set_setup_payload(uint8_t *payload, uint16_t payload_size)
 814:.././hal/sam3u1c/udphs_device.c **** {
 1697              	 .loc 6 814 0
 1698              	 .cfi_startproc
 1699              	 
 1700              	 
 1701              	 
 1702 0000 80B4     	 push {r7}
 1703              	.LCFI91:
 1704              	 .cfi_def_cfa_offset 4
 1705              	 .cfi_offset 7,-4
 1706 0002 83B0     	 sub sp,sp,#12
 1707              	.LCFI92:
 1708              	 .cfi_def_cfa_offset 16
 1709 0004 00AF     	 add r7,sp,#0
 1710              	.LCFI93:
 1711              	 .cfi_def_cfa_register 7
 1712 0006 7860     	 str r0,[r7,#4]
 1713 0008 0B46     	 mov r3,r1
 1714 000a 7B80     	 strh r3,[r7,#2]
 815:.././hal/sam3u1c/udphs_device.c **** 	udd_g_ctrlreq.payload = payload;
 1715              	 .loc 6 815 0
 1716 000c 054A     	 ldr r2,.L89
 1717 000e 7B68     	 ldr r3,[r7,#4]
 1718 0010 9360     	 str r3,[r2,#8]
 816:.././hal/sam3u1c/udphs_device.c **** 	udd_g_ctrlreq.payload_size = payload_size;
 1719              	 .loc 6 816 0
 1720 0012 044A     	 ldr r2,.L89
 1721 0014 7B88     	 ldrh r3,[r7,#2]
 1722 0016 9381     	 strh r3,[r2,#12]
 817:.././hal/sam3u1c/udphs_device.c **** }
 1723              	 .loc 6 817 0
 1724 0018 00BF     	 nop
 1725 001a 0C37     	 adds r7,r7,#12
 1726              	.LCFI94:
 1727              	 .cfi_def_cfa_offset 4
 1728 001c BD46     	 mov sp,r7
 1729              	.LCFI95:
 1730              	 .cfi_def_cfa_register 13
 1731              	 
 1732 001e 80BC     	 pop {r7}
 1733              	.LCFI96:
 1734              	 .cfi_restore 7
 1735              	 .cfi_def_cfa_offset 0
 1736 0020 7047     	 bx lr
 1737              	.L90:
 1738 0022 00BF     	 .align 2
 1739              	.L89:
 1740 0024 00000000 	 .word udd_g_ctrlreq
 1741              	 .cfi_endproc
 1742              	.LFE149:
 1744              	 .section .text.udd_ep_alloc,"ax",%progbits
 1745              	 .align 1
 1746              	 .global udd_ep_alloc
 1747              	 .syntax unified
 1748              	 .thumb
 1749              	 .thumb_func
 1750              	 .fpu softvfp
 1752              	udd_ep_alloc:
 1753              	.LFB150:
 818:.././hal/sam3u1c/udphs_device.c **** 
 819:.././hal/sam3u1c/udphs_device.c **** 
 820:.././hal/sam3u1c/udphs_device.c **** #if (0!=USB_DEVICE_MAX_EP)
 821:.././hal/sam3u1c/udphs_device.c **** bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
 822:.././hal/sam3u1c/udphs_device.c **** 		uint16_t MaxEndpointSize)
 823:.././hal/sam3u1c/udphs_device.c **** {
 1754              	 .loc 6 823 0
 1755              	 .cfi_startproc
 1756              	 
 1757              	 
 1758 0000 90B5     	 push {r4,r7,lr}
 1759              	.LCFI97:
 1760              	 .cfi_def_cfa_offset 12
 1761              	 .cfi_offset 4,-12
 1762              	 .cfi_offset 7,-8
 1763              	 .cfi_offset 14,-4
 1764 0002 89B0     	 sub sp,sp,#36
 1765              	.LCFI98:
 1766              	 .cfi_def_cfa_offset 48
 1767 0004 02AF     	 add r7,sp,#8
 1768              	.LCFI99:
 1769              	 .cfi_def_cfa 7,40
 1770 0006 0346     	 mov r3,r0
 1771 0008 FB71     	 strb r3,[r7,#7]
 1772 000a 0B46     	 mov r3,r1
 1773 000c BB71     	 strb r3,[r7,#6]
 1774 000e 1346     	 mov r3,r2
 1775 0010 BB80     	 strh r3,[r7,#4]
 824:.././hal/sam3u1c/udphs_device.c **** 	bool b_dir_in;
 825:.././hal/sam3u1c/udphs_device.c **** 	uint16_t ep_allocated;
 826:.././hal/sam3u1c/udphs_device.c **** 	uint8_t nb_bank, bank, nb_tran = 0, i;
 1776              	 .loc 6 826 0
 1777 0012 0023     	 movs r3,#0
 1778 0014 FB74     	 strb r3,[r7,#19]
 827:.././hal/sam3u1c/udphs_device.c **** 	bool b_iso_hbw = false;
 1779              	 .loc 6 827 0
 1780 0016 0023     	 movs r3,#0
 1781 0018 7B74     	 strb r3,[r7,#17]
 828:.././hal/sam3u1c/udphs_device.c **** 
 829:.././hal/sam3u1c/udphs_device.c **** 	b_dir_in = ep & USB_EP_DIR_IN;
 1782              	 .loc 6 829 0
 1783 001a FB79     	 ldrb r3,[r7,#7]
 1784 001c 03F08003 	 and r3,r3,#128
 1785 0020 002B     	 cmp r3,#0
 1786 0022 14BF     	 ite ne
 1787 0024 0123     	 movne r3,#1
 1788 0026 0023     	 moveq r3,#0
 1789 0028 3B74     	 strb r3,[r7,#16]
 830:.././hal/sam3u1c/udphs_device.c **** 	ep = ep & USB_EP_ADDR_MASK;
 1790              	 .loc 6 830 0
 1791 002a FB79     	 ldrb r3,[r7,#7]
 1792 002c 03F00F03 	 and r3,r3,#15
 1793 0030 FB71     	 strb r3,[r7,#7]
 831:.././hal/sam3u1c/udphs_device.c **** 
 832:.././hal/sam3u1c/udphs_device.c **** 	if (ep > USB_DEVICE_MAX_EP) {
 1794              	 .loc 6 832 0
 1795 0032 FB79     	 ldrb r3,[r7,#7]
 1796 0034 022B     	 cmp r3,#2
 1797 0036 01D9     	 bls .L92
 833:.././hal/sam3u1c/udphs_device.c **** 		return false;
 1798              	 .loc 6 833 0
 1799 0038 0023     	 movs r3,#0
 1800 003a B2E1     	 b .L93
 1801              	.L92:
 834:.././hal/sam3u1c/udphs_device.c **** 	}
 835:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_enabled(ep)) {
 1802              	 .loc 6 835 0
 1803 003c B24A     	 ldr r2,.L137
 1804 003e FB79     	 ldrb r3,[r7,#7]
 1805 0040 5B01     	 lsls r3,r3,#5
 1806 0042 1344     	 add r3,r3,r2
 1807 0044 03F58673 	 add r3,r3,#268
 1808 0048 1B68     	 ldr r3,[r3]
 1809 004a 03F00103 	 and r3,r3,#1
 1810 004e 002B     	 cmp r3,#0
 1811 0050 01D0     	 beq .L94
 836:.././hal/sam3u1c/udphs_device.c **** 		return false;
 1812              	 .loc 6 836 0
 1813 0052 0023     	 movs r3,#0
 1814 0054 A5E1     	 b .L93
 1815              	.L94:
 837:.././hal/sam3u1c/udphs_device.c **** 	}
 838:.././hal/sam3u1c/udphs_device.c **** 
 839:.././hal/sam3u1c/udphs_device.c **** 	// Bank choice
 840:.././hal/sam3u1c/udphs_device.c **** 	switch (bmAttributes & USB_EP_TYPE_MASK) {
 1816              	 .loc 6 840 0
 1817 0056 BB79     	 ldrb r3,[r7,#6]
 1818 0058 03F00303 	 and r3,r3,#3
 1819 005c 022B     	 cmp r3,#2
 1820 005e 1AD0     	 beq .L96
 1821 0060 032B     	 cmp r3,#3
 1822 0062 15D0     	 beq .L97
 1823 0064 012B     	 cmp r3,#1
 1824 0066 19D1     	 bne .L133
 841:.././hal/sam3u1c/udphs_device.c **** 	case USB_EP_TYPE_ISOCHRONOUS:
 842:.././hal/sam3u1c/udphs_device.c **** 		b_iso_hbw = Is_udd_endpoint_high_bw_supported(ep);
 1825              	 .loc 6 842 0
 1826 0068 FB79     	 ldrb r3,[r7,#7]
 1827 006a 002B     	 cmp r3,#0
 1828 006c 07D0     	 beq .L99
 1829              	 .loc 6 842 0 is_stmt 0 discriminator 1
 1830 006e FB79     	 ldrb r3,[r7,#7]
 1831 0070 032B     	 cmp r3,#3
 1832 0072 04D0     	 beq .L99
 1833              	 .loc 6 842 0 discriminator 3
 1834 0074 FB79     	 ldrb r3,[r7,#7]
 1835 0076 042B     	 cmp r3,#4
 1836 0078 01D0     	 beq .L99
 1837              	 .loc 6 842 0 discriminator 5
 1838 007a 0123     	 movs r3,#1
 1839 007c 00E0     	 b .L100
 1840              	.L99:
 1841              	 .loc 6 842 0 discriminator 6
 1842 007e 0023     	 movs r3,#0
 1843              	.L100:
 1844              	 .loc 6 842 0 discriminator 8
 1845 0080 7B74     	 strb r3,[r7,#17]
 1846 0082 7B7C     	 ldrb r3,[r7,#17]
 1847 0084 03F00103 	 and r3,r3,#1
 1848 0088 7B74     	 strb r3,[r7,#17]
 843:.././hal/sam3u1c/udphs_device.c **** 		nb_bank = UDD_ISOCHRONOUS_NB_BANK(ep);
 1849              	 .loc 6 843 0 is_stmt 1 discriminator 8
 1850 008a 0123     	 movs r3,#1
 1851 008c 7B75     	 strb r3,[r7,#21]
 844:.././hal/sam3u1c/udphs_device.c **** 		break;
 1852              	 .loc 6 844 0 discriminator 8
 1853 008e 07E0     	 b .L101
 1854              	.L97:
 845:.././hal/sam3u1c/udphs_device.c **** 	case USB_EP_TYPE_INTERRUPT:
 846:.././hal/sam3u1c/udphs_device.c **** 		nb_bank = UDD_INTERRUPT_NB_BANK(ep);
 1855              	 .loc 6 846 0
 1856 0090 0123     	 movs r3,#1
 1857 0092 7B75     	 strb r3,[r7,#21]
 847:.././hal/sam3u1c/udphs_device.c **** 		break;
 1858              	 .loc 6 847 0
 1859 0094 04E0     	 b .L101
 1860              	.L96:
 848:.././hal/sam3u1c/udphs_device.c **** 	case USB_EP_TYPE_BULK:
 849:.././hal/sam3u1c/udphs_device.c **** 		nb_bank = UDD_BULK_NB_BANK(ep);
 1861              	 .loc 6 849 0
 1862 0096 0223     	 movs r3,#2
 1863 0098 7B75     	 strb r3,[r7,#21]
 850:.././hal/sam3u1c/udphs_device.c **** 		break;
 1864              	 .loc 6 850 0
 1865 009a 01E0     	 b .L101
 1866              	.L133:
 851:.././hal/sam3u1c/udphs_device.c **** 	default:
 852:.././hal/sam3u1c/udphs_device.c **** 		Assert(false);
 853:.././hal/sam3u1c/udphs_device.c **** 		return false;
 1867              	 .loc 6 853 0
 1868 009c 0023     	 movs r3,#0
 1869 009e 80E1     	 b .L93
 1870              	.L101:
 854:.././hal/sam3u1c/udphs_device.c **** 	}
 855:.././hal/sam3u1c/udphs_device.c **** 	switch (nb_bank) {
 1871              	 .loc 6 855 0
 1872 00a0 7B7D     	 ldrb r3,[r7,#21]
 1873 00a2 022B     	 cmp r3,#2
 1874 00a4 06D0     	 beq .L103
 1875 00a6 032B     	 cmp r3,#3
 1876 00a8 07D0     	 beq .L104
 1877 00aa 012B     	 cmp r3,#1
 1878 00ac 08D1     	 bne .L134
 856:.././hal/sam3u1c/udphs_device.c **** 	case 1:
 857:.././hal/sam3u1c/udphs_device.c **** 		bank = UDPHS_EPTCFG_BK_NUMBER_1 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
 1879              	 .loc 6 857 0
 1880 00ae 0123     	 movs r3,#1
 1881 00b0 3B75     	 strb r3,[r7,#20]
 858:.././hal/sam3u1c/udphs_device.c **** 		break;
 1882              	 .loc 6 858 0
 1883 00b2 07E0     	 b .L106
 1884              	.L103:
 859:.././hal/sam3u1c/udphs_device.c **** 	case 2:
 860:.././hal/sam3u1c/udphs_device.c **** 		bank = UDPHS_EPTCFG_BK_NUMBER_2 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
 1885              	 .loc 6 860 0
 1886 00b4 0223     	 movs r3,#2
 1887 00b6 3B75     	 strb r3,[r7,#20]
 861:.././hal/sam3u1c/udphs_device.c **** 		break;
 1888              	 .loc 6 861 0
 1889 00b8 04E0     	 b .L106
 1890              	.L104:
 862:.././hal/sam3u1c/udphs_device.c **** 	case 3:
 863:.././hal/sam3u1c/udphs_device.c **** 		bank = UDPHS_EPTCFG_BK_NUMBER_3 >> UDPHS_EPTCFG_BK_NUMBER_Pos;
 1891              	 .loc 6 863 0
 1892 00ba 0323     	 movs r3,#3
 1893 00bc 3B75     	 strb r3,[r7,#20]
 864:.././hal/sam3u1c/udphs_device.c **** 		break;
 1894              	 .loc 6 864 0
 1895 00be 01E0     	 b .L106
 1896              	.L134:
 865:.././hal/sam3u1c/udphs_device.c **** 	default:
 866:.././hal/sam3u1c/udphs_device.c **** 		Assert(false);
 867:.././hal/sam3u1c/udphs_device.c **** 		return false;
 1897              	 .loc 6 867 0
 1898 00c0 0023     	 movs r3,#0
 1899 00c2 6EE1     	 b .L93
 1900              	.L106:
 868:.././hal/sam3u1c/udphs_device.c **** 	}
 869:.././hal/sam3u1c/udphs_device.c **** 	if (b_iso_hbw) {
 1901              	 .loc 6 869 0
 1902 00c4 7B7C     	 ldrb r3,[r7,#17]
 1903 00c6 002B     	 cmp r3,#0
 1904 00c8 17D0     	 beq .L107
 870:.././hal/sam3u1c/udphs_device.c **** 		switch(MaxEndpointSize & (0x3u << 11)) {
 1905              	 .loc 6 870 0
 1906 00ca BB88     	 ldrh r3,[r7,#4]
 1907 00cc 03F4C053 	 and r3,r3,#6144
 1908 00d0 B3F5006F 	 cmp r3,#2048
 1909 00d4 03D0     	 beq .L109
 1910 00d6 B3F5805F 	 cmp r3,#4096
 1911 00da 03D0     	 beq .L110
 1912 00dc 05E0     	 b .L135
 1913              	.L109:
 871:.././hal/sam3u1c/udphs_device.c **** 		case (0x1u << 11):
 872:.././hal/sam3u1c/udphs_device.c **** 			nb_tran = 2;
 1914              	 .loc 6 872 0
 1915 00de 0223     	 movs r3,#2
 1916 00e0 FB74     	 strb r3,[r7,#19]
 873:.././hal/sam3u1c/udphs_device.c **** 			break;
 1917              	 .loc 6 873 0
 1918 00e2 05E0     	 b .L111
 1919              	.L110:
 874:.././hal/sam3u1c/udphs_device.c **** 		case (0x2u << 11):
 875:.././hal/sam3u1c/udphs_device.c **** 			nb_tran = 3;
 1920              	 .loc 6 875 0
 1921 00e4 0323     	 movs r3,#3
 1922 00e6 FB74     	 strb r3,[r7,#19]
 876:.././hal/sam3u1c/udphs_device.c **** 			break;
 1923              	 .loc 6 876 0
 1924 00e8 02E0     	 b .L111
 1925              	.L135:
 877:.././hal/sam3u1c/udphs_device.c **** 		default:
 878:.././hal/sam3u1c/udphs_device.c **** 			nb_tran = 1;
 1926              	 .loc 6 878 0
 1927 00ea 0123     	 movs r3,#1
 1928 00ec FB74     	 strb r3,[r7,#19]
 879:.././hal/sam3u1c/udphs_device.c **** 			break;
 1929              	 .loc 6 879 0
 1930 00ee 00BF     	 nop
 1931              	.L111:
 880:.././hal/sam3u1c/udphs_device.c **** 		}
 881:.././hal/sam3u1c/udphs_device.c **** 		MaxEndpointSize &= ~(0x3u << 11);
 1932              	 .loc 6 881 0
 1933 00f0 BB88     	 ldrh r3,[r7,#4]
 1934 00f2 23F4C053 	 bic r3,r3,#6144
 1935 00f6 BB80     	 strh r3,[r7,#4]
 1936 00f8 06E0     	 b .L112
 1937              	.L107:
 882:.././hal/sam3u1c/udphs_device.c **** 	} else if (MaxEndpointSize & (0x3u << 11)) {
 1938              	 .loc 6 882 0
 1939 00fa BB88     	 ldrh r3,[r7,#4]
 1940 00fc 03F4C053 	 and r3,r3,#6144
 1941 0100 002B     	 cmp r3,#0
 1942 0102 01D0     	 beq .L112
 883:.././hal/sam3u1c/udphs_device.c **** 		// High BW not supported
 884:.././hal/sam3u1c/udphs_device.c **** 		return false;
 1943              	 .loc 6 884 0
 1944 0104 0023     	 movs r3,#0
 1945 0106 4CE1     	 b .L93
 1946              	.L112:
 885:.././hal/sam3u1c/udphs_device.c **** 	}
 886:.././hal/sam3u1c/udphs_device.c **** 
 887:.././hal/sam3u1c/udphs_device.c **** 	Assert(MaxEndpointSize <= udd_get_endpoint_size_max(ep));
 888:.././hal/sam3u1c/udphs_device.c **** 	Assert(nb_bank <= udd_get_endpoint_bank_max_nbr(ep));
 889:.././hal/sam3u1c/udphs_device.c **** 
 890:.././hal/sam3u1c/udphs_device.c **** 	// Set configuration of new endpoint
 891:.././hal/sam3u1c/udphs_device.c **** 	// Note: NB_TRANS is at maximum for isochronous endpoint, else 0 (ignored).
 892:.././hal/sam3u1c/udphs_device.c **** 	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
 1947              	 .loc 6 892 0
 1948 0108 7F4C     	 ldr r4,.L137
 1949 010a F979     	 ldrb r1,[r7,#7]
 1950 010c 7E4A     	 ldr r2,.L137
 1951 010e FB79     	 ldrb r3,[r7,#7]
 1952 0110 0833     	 adds r3,r3,#8
 1953 0112 5B01     	 lsls r3,r3,#5
 1954 0114 1344     	 add r3,r3,r2
 1955 0116 1B68     	 ldr r3,[r3]
 1956 0118 23F47F73 	 bic r3,r3,#1020
 1957 011c 23F00303 	 bic r3,r3,#3
 1958 0120 BA79     	 ldrb r2,[r7,#6]
 1959 0122 1201     	 lsls r2,r2,#4
 1960 0124 02F03000 	 and r0,r2,#48
 1961 0128 3A7C     	 ldrb r2,[r7,#16]
 1962 012a 002A     	 cmp r2,#0
 1963 012c 01D0     	 beq .L113
 1964              	 .loc 6 892 0 is_stmt 0 discriminator 1
 1965 012e 0822     	 movs r2,#8
 1966 0130 00E0     	 b .L114
 1967              	.L113:
 1968              	 .loc 6 892 0 discriminator 2
 1969 0132 0022     	 movs r2,#0
 1970              	.L114:
 1971              	 .loc 6 892 0 discriminator 4
 1972 0134 1043     	 orrs r0,r0,r2
 1973 0136 BA88     	 ldrh r2,[r7,#4]
 1974 0138 082A     	 cmp r2,#8
 1975 013a 03D9     	 bls .L115
 1976              	 .loc 6 892 0 discriminator 6
 1977 013c BA88     	 ldrh r2,[r7,#4]
 1978 013e B2F5806F 	 cmp r2,#1024
 1979 0142 08DA     	 bge .L116
 1980              	.L115:
 1981              	 .loc 6 892 0 discriminator 7
 1982 0144 BA88     	 ldrh r2,[r7,#4]
 1983 0146 082A     	 cmp r2,#8
 1984 0148 03D9     	 bls .L117
 1985              	 .loc 6 892 0 discriminator 9
 1986 014a BA88     	 ldrh r2,[r7,#4]
 1987 014c 5200     	 lsls r2,r2,#1
 1988 014e 013A     	 subs r2,r2,#1
 1989 0150 03E0     	 b .L119
 1990              	.L117:
 1991              	 .loc 6 892 0 discriminator 10
 1992 0152 0F22     	 movs r2,#15
 1993 0154 01E0     	 b .L119
 1994              	.L116:
 1995              	 .loc 6 892 0 discriminator 8
 1996 0156 40F2FF72 	 movw r2,#2047
 1997              	.L119:
 1998              	 .loc 6 892 0 discriminator 14
 1999 015a B2FA82F2 	 clz r2,r2
 2000 015e C2F11C02 	 rsb r2,r2,#28
 2001 0162 1043     	 orrs r0,r0,r2
 2002 0164 3A7D     	 ldrb r2,[r7,#20]
 2003 0166 9201     	 lsls r2,r2,#6
 2004 0168 D2B2     	 uxtb r2,r2
 2005 016a 1043     	 orrs r0,r0,r2
 2006 016c 7A7C     	 ldrb r2,[r7,#17]
 2007 016e 002A     	 cmp r2,#0
 2008 0170 04D0     	 beq .L120
 2009              	 .loc 6 892 0 discriminator 15
 2010 0172 FA7C     	 ldrb r2,[r7,#19]
 2011 0174 1202     	 lsls r2,r2,#8
 2012 0176 02F44072 	 and r2,r2,#768
 2013 017a 00E0     	 b .L121
 2014              	.L120:
 2015              	 .loc 6 892 0 discriminator 16
 2016 017c 0022     	 movs r2,#0
 2017              	.L121:
 2018              	 .loc 6 892 0 discriminator 18
 2019 017e 0243     	 orrs r2,r2,r0
 2020 0180 C2F30902 	 ubfx r2,r2,#0,#10
 2021 0184 1A43     	 orrs r2,r2,r3
 2022 0186 01F10803 	 add r3,r1,#8
 2023 018a 5B01     	 lsls r3,r3,#5
 2024 018c 2344     	 add r3,r3,r4
 2025 018e 1A60     	 str r2,[r3]
 893:.././hal/sam3u1c/udphs_device.c **** 			MaxEndpointSize, bank, (b_iso_hbw)?nb_tran:0);
 894:.././hal/sam3u1c/udphs_device.c **** 	if (!Is_udd_endpoint_mapped(ep)) {
 2026              	 .loc 6 894 0 is_stmt 1 discriminator 18
 2027 0190 5D4A     	 ldr r2,.L137
 2028 0192 FB79     	 ldrb r3,[r7,#7]
 2029 0194 0833     	 adds r3,r3,#8
 2030 0196 5B01     	 lsls r3,r3,#5
 2031 0198 1344     	 add r3,r3,r2
 2032 019a 1B68     	 ldr r3,[r3]
 2033 019c 002B     	 cmp r3,#0
 2034 019e 01DB     	 blt .L122
 895:.././hal/sam3u1c/udphs_device.c **** 		return false;
 2035              	 .loc 6 895 0
 2036 01a0 0023     	 movs r3,#0
 2037 01a2 FEE0     	 b .L93
 2038              	.L122:
 896:.././hal/sam3u1c/udphs_device.c **** 	}
 897:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_endpoint(ep);
 2039              	 .loc 6 897 0
 2040 01a4 584A     	 ldr r2,.L137
 2041 01a6 FB79     	 ldrb r3,[r7,#7]
 2042 01a8 0833     	 adds r3,r3,#8
 2043 01aa 5B01     	 lsls r3,r3,#5
 2044 01ac 1344     	 add r3,r3,r2
 2045 01ae 0433     	 adds r3,r3,#4
 2046 01b0 0122     	 movs r2,#1
 2047 01b2 1A60     	 str r2,[r3]
 898:.././hal/sam3u1c/udphs_device.c **** 
 899:.././hal/sam3u1c/udphs_device.c **** 	// To avoid conflict during reorganization of the DPRAM
 900:.././hal/sam3u1c/udphs_device.c **** 	// the superior endpoint must be unallocated and reallocated
 901:.././hal/sam3u1c/udphs_device.c **** 	ep_allocated = 0;
 2048              	 .loc 6 901 0
 2049 01b4 0023     	 movs r3,#0
 2050 01b6 FB82     	 strh r3,[r7,#22]
 902:.././hal/sam3u1c/udphs_device.c **** 
 903:.././hal/sam3u1c/udphs_device.c **** 	// Unalloc endpoints superior
 904:.././hal/sam3u1c/udphs_device.c **** 	for (i = USB_DEVICE_MAX_EP; i >= ep; i--) {
 2051              	 .loc 6 904 0
 2052 01b8 0223     	 movs r3,#2
 2053 01ba BB74     	 strb r3,[r7,#18]
 2054 01bc 39E0     	 b .L123
 2055              	.L125:
 905:.././hal/sam3u1c/udphs_device.c **** 		if (Is_udd_endpoint_enabled(i)) {
 2056              	 .loc 6 905 0
 2057 01be 524A     	 ldr r2,.L137
 2058 01c0 BB7C     	 ldrb r3,[r7,#18]
 2059 01c2 5B01     	 lsls r3,r3,#5
 2060 01c4 1344     	 add r3,r3,r2
 2061 01c6 03F58673 	 add r3,r3,#268
 2062 01ca 1B68     	 ldr r3,[r3]
 2063 01cc 03F00103 	 and r3,r3,#1
 2064 01d0 002B     	 cmp r3,#0
 2065 01d2 2BD0     	 beq .L124
 906:.././hal/sam3u1c/udphs_device.c **** 			// Save number of bank value
 907:.././hal/sam3u1c/udphs_device.c **** 			bank = udd_get_endpoint_bank(i);
 2066              	 .loc 6 907 0
 2067 01d4 4C4A     	 ldr r2,.L137
 2068 01d6 BB7C     	 ldrb r3,[r7,#18]
 2069 01d8 0833     	 adds r3,r3,#8
 2070 01da 5B01     	 lsls r3,r3,#5
 2071 01dc 1344     	 add r3,r3,r2
 2072 01de 1B68     	 ldr r3,[r3]
 2073 01e0 9B09     	 lsrs r3,r3,#6
 2074 01e2 DBB2     	 uxtb r3,r3
 2075 01e4 03F00303 	 and r3,r3,#3
 2076 01e8 3B75     	 strb r3,[r7,#20]
 908:.././hal/sam3u1c/udphs_device.c **** 			ep_allocated |=  bank << (i * 2);
 2077              	 .loc 6 908 0
 2078 01ea 3A7D     	 ldrb r2,[r7,#20]
 2079 01ec BB7C     	 ldrb r3,[r7,#18]
 2080 01ee 5B00     	 lsls r3,r3,#1
 2081 01f0 02FA03F3 	 lsl r3,r2,r3
 2082 01f4 1AB2     	 sxth r2,r3
 2083 01f6 B7F91630 	 ldrsh r3,[r7,#22]
 2084 01fa 1343     	 orrs r3,r3,r2
 2085 01fc 1BB2     	 sxth r3,r3
 2086 01fe FB82     	 strh r3,[r7,#22]
 909:.././hal/sam3u1c/udphs_device.c **** 			// Disable and unallocate endpoint
 910:.././hal/sam3u1c/udphs_device.c **** 			udd_disable_endpoint(i);
 2087              	 .loc 6 910 0
 2088 0200 414A     	 ldr r2,.L137
 2089 0202 BB7C     	 ldrb r3,[r7,#18]
 2090 0204 5B01     	 lsls r3,r3,#5
 2091 0206 1344     	 add r3,r3,r2
 2092 0208 03F58473 	 add r3,r3,#264
 2093 020c 0122     	 movs r2,#1
 2094 020e 1A60     	 str r2,[r3]
 911:.././hal/sam3u1c/udphs_device.c **** 			udd_configure_endpoint_bank(i, 0);
 2095              	 .loc 6 911 0
 2096 0210 3D49     	 ldr r1,.L137
 2097 0212 BB7C     	 ldrb r3,[r7,#18]
 2098 0214 3C48     	 ldr r0,.L137
 2099 0216 BA7C     	 ldrb r2,[r7,#18]
 2100 0218 0832     	 adds r2,r2,#8
 2101 021a 5201     	 lsls r2,r2,#5
 2102 021c 0244     	 add r2,r2,r0
 2103 021e 1268     	 ldr r2,[r2]
 2104 0220 22F0C002 	 bic r2,r2,#192
 2105 0224 0833     	 adds r3,r3,#8
 2106 0226 5B01     	 lsls r3,r3,#5
 2107 0228 0B44     	 add r3,r3,r1
 2108 022a 1A60     	 str r2,[r3]
 2109              	.L124:
 904:.././hal/sam3u1c/udphs_device.c **** 		if (Is_udd_endpoint_enabled(i)) {
 2110              	 .loc 6 904 0 discriminator 2
 2111 022c BB7C     	 ldrb r3,[r7,#18]
 2112 022e 013B     	 subs r3,r3,#1
 2113 0230 BB74     	 strb r3,[r7,#18]
 2114              	.L123:
 904:.././hal/sam3u1c/udphs_device.c **** 		if (Is_udd_endpoint_enabled(i)) {
 2115              	 .loc 6 904 0 is_stmt 0 discriminator 1
 2116 0232 BA7C     	 ldrb r2,[r7,#18]
 2117 0234 FB79     	 ldrb r3,[r7,#7]
 2118 0236 9A42     	 cmp r2,r3
 2119 0238 C1D2     	 bcs .L125
 912:.././hal/sam3u1c/udphs_device.c **** 
 913:.././hal/sam3u1c/udphs_device.c **** 		}
 914:.././hal/sam3u1c/udphs_device.c **** 	}
 915:.././hal/sam3u1c/udphs_device.c **** 
 916:.././hal/sam3u1c/udphs_device.c **** 	// Realloc/Enable endpoints
 917:.././hal/sam3u1c/udphs_device.c **** 	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
 2120              	 .loc 6 917 0 is_stmt 1
 2121 023a FB79     	 ldrb r3,[r7,#7]
 2122 023c BB74     	 strb r3,[r7,#18]
 2123 023e ABE0     	 b .L126
 2124              	.L132:
 2125              	.LBB30:
 918:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
 2126              	 .loc 6 918 0
 2127 0240 BB7C     	 ldrb r3,[r7,#18]
 2128 0242 5A1E     	 subs r2,r3,#1
 2129 0244 1346     	 mov r3,r2
 2130 0246 5B00     	 lsls r3,r3,#1
 2131 0248 1344     	 add r3,r3,r2
 2132 024a DB00     	 lsls r3,r3,#3
 2133 024c 2F4A     	 ldr r2,.L137+4
 2134 024e 1344     	 add r3,r3,r2
 2135 0250 FB60     	 str r3,[r7,#12]
 919:.././hal/sam3u1c/udphs_device.c **** 		bool b_restart = ptr_job->busy;
 2136              	 .loc 6 919 0
 2137 0252 FB68     	 ldr r3,[r7,#12]
 2138 0254 1B7D     	 ldrb r3,[r3,#20]
 2139 0256 C3F30003 	 ubfx r3,r3,#0,#1
 2140 025a DBB2     	 uxtb r3,r3
 2141 025c 002B     	 cmp r3,#0
 2142 025e 14BF     	 ite ne
 2143 0260 0123     	 movne r3,#1
 2144 0262 0023     	 moveq r3,#0
 2145 0264 FB72     	 strb r3,[r7,#11]
 920:.././hal/sam3u1c/udphs_device.c **** 		// Unallocated banks?
 921:.././hal/sam3u1c/udphs_device.c **** 		bank = (ep_allocated >> (i * 2)) & 0x03;
 2146              	 .loc 6 921 0
 2147 0266 FA8A     	 ldrh r2,[r7,#22]
 2148 0268 BB7C     	 ldrb r3,[r7,#18]
 2149 026a 5B00     	 lsls r3,r3,#1
 2150 026c 42FA03F3 	 asr r3,r2,r3
 2151 0270 DBB2     	 uxtb r3,r3
 2152 0272 03F00303 	 and r3,r3,#3
 2153 0276 3B75     	 strb r3,[r7,#20]
 922:.././hal/sam3u1c/udphs_device.c **** 		if (bank == 0) {
 2154              	 .loc 6 922 0
 2155 0278 3B7D     	 ldrb r3,[r7,#20]
 2156 027a 002B     	 cmp r3,#0
 2157 027c 00F08880 	 beq .L136
 923:.././hal/sam3u1c/udphs_device.c **** 			continue;
 924:.././hal/sam3u1c/udphs_device.c **** 		}
 925:.././hal/sam3u1c/udphs_device.c **** 		// Restart running job because
 926:.././hal/sam3u1c/udphs_device.c **** 		// memory window slides up and its data is lost
 927:.././hal/sam3u1c/udphs_device.c **** 		ptr_job->busy = false;
 2158              	 .loc 6 927 0
 2159 0280 FA68     	 ldr r2,[r7,#12]
 2160 0282 137D     	 ldrb r3,[r2,#20]
 2161 0284 6FF30003 	 bfc r3,#0,#1
 2162 0288 1375     	 strb r3,[r2,#20]
 928:.././hal/sam3u1c/udphs_device.c **** 		// Re-allocate memory
 929:.././hal/sam3u1c/udphs_device.c **** 		udd_configure_endpoint_bank(i, bank);
 2163              	 .loc 6 929 0
 2164 028a 1F48     	 ldr r0,.L137
 2165 028c BB7C     	 ldrb r3,[r7,#18]
 2166 028e 1E49     	 ldr r1,.L137
 2167 0290 BA7C     	 ldrb r2,[r7,#18]
 2168 0292 0832     	 adds r2,r2,#8
 2169 0294 5201     	 lsls r2,r2,#5
 2170 0296 0A44     	 add r2,r2,r1
 2171 0298 1268     	 ldr r2,[r2]
 2172 029a 22F0C001 	 bic r1,r2,#192
 2173 029e 3A7D     	 ldrb r2,[r7,#20]
 2174 02a0 9201     	 lsls r2,r2,#6
 2175 02a2 D2B2     	 uxtb r2,r2
 2176 02a4 0A43     	 orrs r2,r2,r1
 2177 02a6 0833     	 adds r3,r3,#8
 2178 02a8 5B01     	 lsls r3,r3,#5
 2179 02aa 0344     	 add r3,r3,r0
 2180 02ac 1A60     	 str r2,[r3]
 930:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_endpoint(i);
 2181              	 .loc 6 930 0
 2182 02ae 164A     	 ldr r2,.L137
 2183 02b0 BB7C     	 ldrb r3,[r7,#18]
 2184 02b2 0833     	 adds r3,r3,#8
 2185 02b4 5B01     	 lsls r3,r3,#5
 2186 02b6 1344     	 add r3,r3,r2
 2187 02b8 0433     	 adds r3,r3,#4
 2188 02ba 0122     	 movs r2,#1
 2189 02bc 1A60     	 str r2,[r3]
 931:.././hal/sam3u1c/udphs_device.c **** 		if (!Is_udd_endpoint_mapped(i)) {
 2190              	 .loc 6 931 0
 2191 02be 124A     	 ldr r2,.L137
 2192 02c0 BB7C     	 ldrb r3,[r7,#18]
 2193 02c2 0833     	 adds r3,r3,#8
 2194 02c4 5B01     	 lsls r3,r3,#5
 2195 02c6 1344     	 add r3,r3,r2
 2196 02c8 1B68     	 ldr r3,[r3]
 2197 02ca 002B     	 cmp r3,#0
 2198 02cc 20DB     	 blt .L129
 932:.././hal/sam3u1c/udphs_device.c **** 			dbg_print("ErrRealloc%d-JobE ", i);
 933:.././hal/sam3u1c/udphs_device.c **** 			if (NULL == ptr_job->call_trans) {
 2199              	 .loc 6 933 0
 2200 02ce FB68     	 ldr r3,[r7,#12]
 2201 02d0 1B68     	 ldr r3,[r3]
 2202 02d2 002B     	 cmp r3,#0
 2203 02d4 01D1     	 bne .L130
 934:.././hal/sam3u1c/udphs_device.c **** 				return false;
 2204              	 .loc 6 934 0
 2205 02d6 0023     	 movs r3,#0
 2206 02d8 63E0     	 b .L93
 2207              	.L130:
 935:.././hal/sam3u1c/udphs_device.c **** 			}
 936:.././hal/sam3u1c/udphs_device.c **** 			if (Is_udd_endpoint_in(i)) {
 2208              	 .loc 6 936 0
 2209 02da 0B4A     	 ldr r2,.L137
 2210 02dc BB7C     	 ldrb r3,[r7,#18]
 2211 02de 0833     	 adds r3,r3,#8
 2212 02e0 5B01     	 lsls r3,r3,#5
 2213 02e2 1344     	 add r3,r3,r2
 2214 02e4 1B68     	 ldr r3,[r3]
 2215 02e6 03F00803 	 and r3,r3,#8
 2216 02ea 002B     	 cmp r3,#0
 2217 02ec 03D0     	 beq .L131
 937:.././hal/sam3u1c/udphs_device.c **** 				i |= USB_EP_DIR_IN;
 2218              	 .loc 6 937 0
 2219 02ee BB7C     	 ldrb r3,[r7,#18]
 2220 02f0 63F07F03 	 orn r3,r3,#127
 2221 02f4 BB74     	 strb r3,[r7,#18]
 2222              	.L131:
 938:.././hal/sam3u1c/udphs_device.c **** 			}
 939:.././hal/sam3u1c/udphs_device.c **** 			ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
 2223              	 .loc 6 939 0
 2224 02f6 FB68     	 ldr r3,[r7,#12]
 2225 02f8 1B68     	 ldr r3,[r3]
 2226 02fa FA68     	 ldr r2,[r7,#12]
 2227 02fc D168     	 ldr r1,[r2,#12]
 2228 02fe BA7C     	 ldrb r2,[r7,#18]
 2229 0300 0120     	 movs r0,#1
 2230 0302 9847     	 blx r3
 2231              	.LVL49:
 940:.././hal/sam3u1c/udphs_device.c **** 					ptr_job->buf_cnt, i);
 941:.././hal/sam3u1c/udphs_device.c **** 			return false;
 2232              	 .loc 6 941 0
 2233 0304 0023     	 movs r3,#0
 2234 0306 4CE0     	 b .L93
 2235              	.L138:
 2236              	 .align 2
 2237              	.L137:
 2238 0308 00400A40 	 .word 1074413568
 2239 030c 00000000 	 .word udd_ep_job
 2240              	.L129:
 942:.././hal/sam3u1c/udphs_device.c **** 		}
 943:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_endpoint_bank_autoswitch(i);
 2241              	 .loc 6 943 0
 2242 0310 2649     	 ldr r1,.L139
 2243 0312 BB7C     	 ldrb r3,[r7,#18]
 2244 0314 2548     	 ldr r0,.L139
 2245 0316 BA7C     	 ldrb r2,[r7,#18]
 2246 0318 0832     	 adds r2,r2,#8
 2247 031a 5201     	 lsls r2,r2,#5
 2248 031c 0244     	 add r2,r2,r0
 2249 031e 0432     	 adds r2,r2,#4
 2250 0320 1268     	 ldr r2,[r2]
 2251 0322 42F00202 	 orr r2,r2,#2
 2252 0326 0833     	 adds r3,r3,#8
 2253 0328 5B01     	 lsls r3,r3,#5
 2254 032a 0B44     	 add r3,r3,r1
 2255 032c 0433     	 adds r3,r3,#4
 2256 032e 1A60     	 str r2,[r3]
 944:.././hal/sam3u1c/udphs_device.c **** 		if (b_restart) {
 2257              	 .loc 6 944 0
 2258 0330 FB7A     	 ldrb r3,[r7,#11]
 2259 0332 002B     	 cmp r3,#0
 2260 0334 2DD0     	 beq .L128
 945:.././hal/sam3u1c/udphs_device.c **** 			// Re-run the job remaining part
 946:.././hal/sam3u1c/udphs_device.c **** 			ptr_job->buf_cnt -= ptr_job->buf_load;
 2261              	 .loc 6 946 0
 2262 0336 FB68     	 ldr r3,[r7,#12]
 2263 0338 DA68     	 ldr r2,[r3,#12]
 2264 033a FB68     	 ldr r3,[r7,#12]
 2265 033c 1B69     	 ldr r3,[r3,#16]
 2266 033e D21A     	 subs r2,r2,r3
 2267 0340 FB68     	 ldr r3,[r7,#12]
 2268 0342 DA60     	 str r2,[r3,#12]
 947:.././hal/sam3u1c/udphs_device.c **** 			b_restart = udd_ep_run(i,
 948:.././hal/sam3u1c/udphs_device.c **** 					ptr_job->b_shortpacket,
 2269              	 .loc 6 948 0
 2270 0344 FB68     	 ldr r3,[r7,#12]
 2271 0346 1B7D     	 ldrb r3,[r3,#20]
 2272 0348 C3F34003 	 ubfx r3,r3,#1,#1
 2273 034c DBB2     	 uxtb r3,r3
 947:.././hal/sam3u1c/udphs_device.c **** 			b_restart = udd_ep_run(i,
 2274              	 .loc 6 947 0
 2275 034e 002B     	 cmp r3,#0
 2276 0350 14BF     	 ite ne
 2277 0352 0123     	 movne r3,#1
 2278 0354 0023     	 moveq r3,#0
 2279 0356 D9B2     	 uxtb r1,r3
 949:.././hal/sam3u1c/udphs_device.c **** 					&ptr_job->buf[ptr_job->buf_cnt],
 2280              	 .loc 6 949 0
 2281 0358 FB68     	 ldr r3,[r7,#12]
 2282 035a 5A68     	 ldr r2,[r3,#4]
 2283 035c FB68     	 ldr r3,[r7,#12]
 2284 035e DB68     	 ldr r3,[r3,#12]
 947:.././hal/sam3u1c/udphs_device.c **** 			b_restart = udd_ep_run(i,
 2285              	 .loc 6 947 0
 2286 0360 D418     	 adds r4,r2,r3
 950:.././hal/sam3u1c/udphs_device.c **** 					ptr_job->buf_size
 2287              	 .loc 6 950 0
 2288 0362 FB68     	 ldr r3,[r7,#12]
 2289 0364 9A68     	 ldr r2,[r3,#8]
 951:.././hal/sam3u1c/udphs_device.c **** 						- ptr_job->buf_cnt,
 2290              	 .loc 6 951 0
 2291 0366 FB68     	 ldr r3,[r7,#12]
 2292 0368 DB68     	 ldr r3,[r3,#12]
 947:.././hal/sam3u1c/udphs_device.c **** 					ptr_job->b_shortpacket,
 2293              	 .loc 6 947 0
 2294 036a D21A     	 subs r2,r2,r3
 2295 036c FB68     	 ldr r3,[r7,#12]
 2296 036e 1B68     	 ldr r3,[r3]
 2297 0370 B87C     	 ldrb r0,[r7,#18]
 2298 0372 0093     	 str r3,[sp]
 2299 0374 1346     	 mov r3,r2
 2300 0376 2246     	 mov r2,r4
 2301 0378 0D4C     	 ldr r4,.L139+4
 2302 037a A047     	 blx r4
 2303              	.LVL50:
 2304 037c 0346     	 mov r3,r0
 2305 037e FB72     	 strb r3,[r7,#11]
 952:.././hal/sam3u1c/udphs_device.c **** 					ptr_job->call_trans);
 953:.././hal/sam3u1c/udphs_device.c **** 			if (!b_restart) {
 2306              	 .loc 6 953 0
 2307 0380 FB7A     	 ldrb r3,[r7,#11]
 2308 0382 83F00103 	 eor r3,r3,#1
 2309 0386 DBB2     	 uxtb r3,r3
 2310 0388 002B     	 cmp r3,#0
 2311 038a 02D0     	 beq .L128
 954:.././hal/sam3u1c/udphs_device.c **** 				dbg_print("ErrReRun%d ", i);
 955:.././hal/sam3u1c/udphs_device.c **** 				return false;
 2312              	 .loc 6 955 0
 2313 038c 0023     	 movs r3,#0
 2314 038e 08E0     	 b .L93
 2315              	.L136:
 923:.././hal/sam3u1c/udphs_device.c **** 		}
 2316              	 .loc 6 923 0
 2317 0390 00BF     	 nop
 2318              	.L128:
 2319              	.LBE30:
 917:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
 2320              	 .loc 6 917 0 discriminator 2
 2321 0392 BB7C     	 ldrb r3,[r7,#18]
 2322 0394 0133     	 adds r3,r3,#1
 2323 0396 BB74     	 strb r3,[r7,#18]
 2324              	.L126:
 917:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
 2325              	 .loc 6 917 0 is_stmt 0 discriminator 1
 2326 0398 BB7C     	 ldrb r3,[r7,#18]
 2327 039a 022B     	 cmp r3,#2
 2328 039c 7FF650AF 	 bls .L132
 956:.././hal/sam3u1c/udphs_device.c **** 			}
 957:.././hal/sam3u1c/udphs_device.c **** 		}
 958:.././hal/sam3u1c/udphs_device.c **** 	}
 959:.././hal/sam3u1c/udphs_device.c **** 	dbg_print("ep_alloc(%d:%08x) ", ep, UDPHS->UDPHS_EPT[ep].UDPHS_EPTCFG);
 960:.././hal/sam3u1c/udphs_device.c **** 	return true;
 2329              	 .loc 6 960 0 is_stmt 1
 2330 03a0 0123     	 movs r3,#1
 2331              	.L93:
 961:.././hal/sam3u1c/udphs_device.c **** }
 2332              	 .loc 6 961 0
 2333 03a2 1846     	 mov r0,r3
 2334 03a4 1C37     	 adds r7,r7,#28
 2335              	.LCFI100:
 2336              	 .cfi_def_cfa_offset 12
 2337 03a6 BD46     	 mov sp,r7
 2338              	.LCFI101:
 2339              	 .cfi_def_cfa_register 13
 2340              	 
 2341 03a8 90BD     	 pop {r4,r7,pc}
 2342              	.L140:
 2343 03aa 00BF     	 .align 2
 2344              	.L139:
 2345 03ac 00400A40 	 .word 1074413568
 2346 03b0 00000000 	 .word udd_ep_run
 2347              	 .cfi_endproc
 2348              	.LFE150:
 2350              	 .section .text.udd_ep_free,"ax",%progbits
 2351              	 .align 1
 2352              	 .global udd_ep_free
 2353              	 .syntax unified
 2354              	 .thumb
 2355              	 .thumb_func
 2356              	 .fpu softvfp
 2358              	udd_ep_free:
 2359              	.LFB151:
 962:.././hal/sam3u1c/udphs_device.c **** 
 963:.././hal/sam3u1c/udphs_device.c **** 
 964:.././hal/sam3u1c/udphs_device.c **** void udd_ep_free(udd_ep_id_t ep)
 965:.././hal/sam3u1c/udphs_device.c **** {
 2360              	 .loc 6 965 0
 2361              	 .cfi_startproc
 2362              	 
 2363              	 
 2364 0000 80B5     	 push {r7,lr}
 2365              	.LCFI102:
 2366              	 .cfi_def_cfa_offset 8
 2367              	 .cfi_offset 7,-8
 2368              	 .cfi_offset 14,-4
 2369 0002 84B0     	 sub sp,sp,#16
 2370              	.LCFI103:
 2371              	 .cfi_def_cfa_offset 24
 2372 0004 00AF     	 add r7,sp,#0
 2373              	.LCFI104:
 2374              	 .cfi_def_cfa_register 7
 2375 0006 0346     	 mov r3,r0
 2376 0008 FB71     	 strb r3,[r7,#7]
 966:.././hal/sam3u1c/udphs_device.c **** 	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
 2377              	 .loc 6 966 0
 2378 000a FB79     	 ldrb r3,[r7,#7]
 2379 000c 03F00F03 	 and r3,r3,#15
 2380 0010 FB73     	 strb r3,[r7,#15]
 967:.././hal/sam3u1c/udphs_device.c **** 
 968:.././hal/sam3u1c/udphs_device.c **** 	if (USB_DEVICE_MAX_EP < ep_index) {
 2381              	 .loc 6 968 0
 2382 0012 FB7B     	 ldrb r3,[r7,#15]
 2383 0014 022B     	 cmp r3,#2
 2384 0016 28D8     	 bhi .L144
 969:.././hal/sam3u1c/udphs_device.c **** 		return;
 970:.././hal/sam3u1c/udphs_device.c **** 	}
 971:.././hal/sam3u1c/udphs_device.c **** 	udd_disable_endpoint(ep_index);
 2385              	 .loc 6 971 0
 2386 0018 164A     	 ldr r2,.L145
 2387 001a FB7B     	 ldrb r3,[r7,#15]
 2388 001c 5B01     	 lsls r3,r3,#5
 2389 001e 1344     	 add r3,r3,r2
 2390 0020 03F58473 	 add r3,r3,#264
 2391 0024 0122     	 movs r2,#1
 2392 0026 1A60     	 str r2,[r3]
 972:.././hal/sam3u1c/udphs_device.c **** 	udd_configure_endpoint_bank(ep_index, 0);
 2393              	 .loc 6 972 0
 2394 0028 1249     	 ldr r1,.L145
 2395 002a FB7B     	 ldrb r3,[r7,#15]
 2396 002c 1148     	 ldr r0,.L145
 2397 002e FA7B     	 ldrb r2,[r7,#15]
 2398 0030 0832     	 adds r2,r2,#8
 2399 0032 5201     	 lsls r2,r2,#5
 2400 0034 0244     	 add r2,r2,r0
 2401 0036 1268     	 ldr r2,[r2]
 2402 0038 22F0C002 	 bic r2,r2,#192
 2403 003c 0833     	 adds r3,r3,#8
 2404 003e 5B01     	 lsls r3,r3,#5
 2405 0040 0B44     	 add r3,r3,r1
 2406 0042 1A60     	 str r2,[r3]
 973:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_abort_job(ep);
 2407              	 .loc 6 973 0
 2408 0044 FB79     	 ldrb r3,[r7,#7]
 2409 0046 1846     	 mov r0,r3
 2410 0048 0B4B     	 ldr r3,.L145+4
 2411 004a 9847     	 blx r3
 2412              	.LVL51:
 974:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_job[ep_index - 1].stall_requested = false;
 2413              	 .loc 6 974 0
 2414 004c FB7B     	 ldrb r3,[r7,#15]
 2415 004e 5A1E     	 subs r2,r3,#1
 2416 0050 0A49     	 ldr r1,.L145+8
 2417 0052 1346     	 mov r3,r2
 2418 0054 5B00     	 lsls r3,r3,#1
 2419 0056 1344     	 add r3,r3,r2
 2420 0058 DB00     	 lsls r3,r3,#3
 2421 005a 0B44     	 add r3,r3,r1
 2422 005c 03F11002 	 add r2,r3,#16
 2423 0060 1379     	 ldrb r3,[r2,#4]
 2424 0062 6FF38203 	 bfc r3,#2,#1
 2425 0066 1371     	 strb r3,[r2,#4]
 2426 0068 00E0     	 b .L141
 2427              	.L144:
 969:.././hal/sam3u1c/udphs_device.c **** 	}
 2428              	 .loc 6 969 0
 2429 006a 00BF     	 nop
 2430              	.L141:
 975:.././hal/sam3u1c/udphs_device.c **** }
 2431              	 .loc 6 975 0
 2432 006c 1037     	 adds r7,r7,#16
 2433              	.LCFI105:
 2434              	 .cfi_def_cfa_offset 8
 2435 006e BD46     	 mov sp,r7
 2436              	.LCFI106:
 2437              	 .cfi_def_cfa_register 13
 2438              	 
 2439 0070 80BD     	 pop {r7,pc}
 2440              	.L146:
 2441 0072 00BF     	 .align 2
 2442              	.L145:
 2443 0074 00400A40 	 .word 1074413568
 2444 0078 00000000 	 .word udd_ep_abort_job
 2445 007c 00000000 	 .word udd_ep_job
 2446              	 .cfi_endproc
 2447              	.LFE151:
 2449              	 .section .text.udd_ep_is_halted,"ax",%progbits
 2450              	 .align 1
 2451              	 .global udd_ep_is_halted
 2452              	 .syntax unified
 2453              	 .thumb
 2454              	 .thumb_func
 2455              	 .fpu softvfp
 2457              	udd_ep_is_halted:
 2458              	.LFB152:
 976:.././hal/sam3u1c/udphs_device.c **** 
 977:.././hal/sam3u1c/udphs_device.c **** 
 978:.././hal/sam3u1c/udphs_device.c **** bool udd_ep_is_halted(udd_ep_id_t ep)
 979:.././hal/sam3u1c/udphs_device.c **** {
 2459              	 .loc 6 979 0
 2460              	 .cfi_startproc
 2461              	 
 2462              	 
 2463              	 
 2464 0000 80B4     	 push {r7}
 2465              	.LCFI107:
 2466              	 .cfi_def_cfa_offset 4
 2467              	 .cfi_offset 7,-4
 2468 0002 85B0     	 sub sp,sp,#20
 2469              	.LCFI108:
 2470              	 .cfi_def_cfa_offset 24
 2471 0004 00AF     	 add r7,sp,#0
 2472              	.LCFI109:
 2473              	 .cfi_def_cfa_register 7
 2474 0006 0346     	 mov r3,r0
 2475 0008 FB71     	 strb r3,[r7,#7]
 980:.././hal/sam3u1c/udphs_device.c **** 	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
 2476              	 .loc 6 980 0
 2477 000a FB79     	 ldrb r3,[r7,#7]
 2478 000c 03F00F03 	 and r3,r3,#15
 2479 0010 FB73     	 strb r3,[r7,#15]
 981:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
 2480              	 .loc 6 981 0
 2481 0012 FB7B     	 ldrb r3,[r7,#15]
 2482 0014 5A1E     	 subs r2,r3,#1
 2483 0016 1346     	 mov r3,r2
 2484 0018 5B00     	 lsls r3,r3,#1
 2485 001a 1344     	 add r3,r3,r2
 2486 001c DB00     	 lsls r3,r3,#3
 2487 001e 104A     	 ldr r2,.L152
 2488 0020 1344     	 add r3,r3,r2
 2489 0022 BB60     	 str r3,[r7,#8]
 982:.././hal/sam3u1c/udphs_device.c **** 	return (Is_udd_endpoint_stall_requested(ep_index)
 2490              	 .loc 6 982 0
 2491 0024 0F4A     	 ldr r2,.L152+4
 2492 0026 FB7B     	 ldrb r3,[r7,#15]
 2493 0028 5B01     	 lsls r3,r3,#5
 2494 002a 1344     	 add r3,r3,r2
 2495 002c 03F58E73 	 add r3,r3,#284
 2496 0030 1B68     	 ldr r3,[r3]
 2497 0032 03F02003 	 and r3,r3,#32
 983:.././hal/sam3u1c/udphs_device.c **** 			|| ptr_job->stall_requested);
 2498              	 .loc 6 983 0
 2499 0036 002B     	 cmp r3,#0
 2500 0038 06D1     	 bne .L148
 2501              	 .loc 6 983 0 is_stmt 0 discriminator 2
 2502 003a BB68     	 ldr r3,[r7,#8]
 2503 003c 1B7D     	 ldrb r3,[r3,#20]
 2504 003e 03F00403 	 and r3,r3,#4
 2505 0042 DBB2     	 uxtb r3,r3
 2506 0044 002B     	 cmp r3,#0
 2507 0046 01D0     	 beq .L149
 2508              	.L148:
 2509              	 .loc 6 983 0 discriminator 3
 2510 0048 0123     	 movs r3,#1
 2511 004a 00E0     	 b .L150
 2512              	.L149:
 2513              	 .loc 6 983 0 discriminator 4
 2514 004c 0023     	 movs r3,#0
 2515              	.L150:
 2516              	 .loc 6 983 0 discriminator 6
 2517 004e 03F00103 	 and r3,r3,#1
 2518 0052 DBB2     	 uxtb r3,r3
 984:.././hal/sam3u1c/udphs_device.c **** }
 2519              	 .loc 6 984 0 is_stmt 1 discriminator 6
 2520 0054 1846     	 mov r0,r3
 2521 0056 1437     	 adds r7,r7,#20
 2522              	.LCFI110:
 2523              	 .cfi_def_cfa_offset 4
 2524 0058 BD46     	 mov sp,r7
 2525              	.LCFI111:
 2526              	 .cfi_def_cfa_register 13
 2527              	 
 2528 005a 80BC     	 pop {r7}
 2529              	.LCFI112:
 2530              	 .cfi_restore 7
 2531              	 .cfi_def_cfa_offset 0
 2532 005c 7047     	 bx lr
 2533              	.L153:
 2534 005e 00BF     	 .align 2
 2535              	.L152:
 2536 0060 00000000 	 .word udd_ep_job
 2537 0064 00400A40 	 .word 1074413568
 2538              	 .cfi_endproc
 2539              	.LFE152:
 2541              	 .section .text.udd_ep_set_halt,"ax",%progbits
 2542              	 .align 1
 2543              	 .global udd_ep_set_halt
 2544              	 .syntax unified
 2545              	 .thumb
 2546              	 .thumb_func
 2547              	 .fpu softvfp
 2549              	udd_ep_set_halt:
 2550              	.LFB153:
 985:.././hal/sam3u1c/udphs_device.c **** 
 986:.././hal/sam3u1c/udphs_device.c **** 
 987:.././hal/sam3u1c/udphs_device.c **** bool udd_ep_set_halt(udd_ep_id_t ep)
 988:.././hal/sam3u1c/udphs_device.c **** {
 2551              	 .loc 6 988 0
 2552              	 .cfi_startproc
 2553              	 
 2554              	 
 2555              	 
 2556 0000 80B4     	 push {r7}
 2557              	.LCFI113:
 2558              	 .cfi_def_cfa_offset 4
 2559              	 .cfi_offset 7,-4
 2560 0002 85B0     	 sub sp,sp,#20
 2561              	.LCFI114:
 2562              	 .cfi_def_cfa_offset 24
 2563 0004 00AF     	 add r7,sp,#0
 2564              	.LCFI115:
 2565              	 .cfi_def_cfa_register 7
 2566 0006 0346     	 mov r3,r0
 2567 0008 FB71     	 strb r3,[r7,#7]
 989:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_job_t *ptr_job;
 990:.././hal/sam3u1c/udphs_device.c **** 	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
 2568              	 .loc 6 990 0
 2569 000a FB79     	 ldrb r3,[r7,#7]
 2570 000c 03F00F03 	 and r3,r3,#15
 2571 0010 FB73     	 strb r3,[r7,#15]
 991:.././hal/sam3u1c/udphs_device.c **** 
 992:.././hal/sam3u1c/udphs_device.c **** 	if (USB_DEVICE_MAX_EP < ep_index) {
 2572              	 .loc 6 992 0
 2573 0012 FB7B     	 ldrb r3,[r7,#15]
 2574 0014 022B     	 cmp r3,#2
 2575 0016 01D9     	 bls .L155
 993:.././hal/sam3u1c/udphs_device.c **** 		return false;
 2576              	 .loc 6 993 0
 2577 0018 0023     	 movs r3,#0
 2578 001a 71E0     	 b .L156
 2579              	.L155:
 994:.././hal/sam3u1c/udphs_device.c **** 	}
 995:.././hal/sam3u1c/udphs_device.c **** 
 996:.././hal/sam3u1c/udphs_device.c **** 	ptr_job = &udd_ep_job[ep_index - 1];
 2580              	 .loc 6 996 0
 2581 001c FB7B     	 ldrb r3,[r7,#15]
 2582 001e 5A1E     	 subs r2,r3,#1
 2583 0020 1346     	 mov r3,r2
 2584 0022 5B00     	 lsls r3,r3,#1
 2585 0024 1344     	 add r3,r3,r2
 2586 0026 DB00     	 lsls r3,r3,#3
 2587 0028 384A     	 ldr r2,.L161
 2588 002a 1344     	 add r3,r3,r2
 2589 002c BB60     	 str r3,[r7,#8]
 997:.././hal/sam3u1c/udphs_device.c **** 
 998:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
 2590              	 .loc 6 998 0
 2591 002e 384A     	 ldr r2,.L161+4
 2592 0030 FB7B     	 ldrb r3,[r7,#15]
 2593 0032 5B01     	 lsls r3,r3,#5
 2594 0034 1344     	 add r3,r3,r2
 2595 0036 03F58E73 	 add r3,r3,#284
 2596 003a 1B68     	 ldr r3,[r3]
 2597 003c 03F02003 	 and r3,r3,#32
 2598 0040 002B     	 cmp r3,#0
 2599 0042 06D1     	 bne .L157
 999:.././hal/sam3u1c/udphs_device.c **** 			|| ptr_job->stall_requested) { // Endpoint stall is requested
 2600              	 .loc 6 999 0
 2601 0044 BB68     	 ldr r3,[r7,#8]
 2602 0046 1B7D     	 ldrb r3,[r3,#20]
 2603 0048 03F00403 	 and r3,r3,#4
 2604 004c DBB2     	 uxtb r3,r3
 2605 004e 002B     	 cmp r3,#0
 2606 0050 01D0     	 beq .L158
 2607              	.L157:
1000:.././hal/sam3u1c/udphs_device.c **** 		return true; // Already STALL
 2608              	 .loc 6 1000 0
 2609 0052 0123     	 movs r3,#1
 2610 0054 54E0     	 b .L156
 2611              	.L158:
1001:.././hal/sam3u1c/udphs_device.c **** 	}
1002:.././hal/sam3u1c/udphs_device.c **** 
1003:.././hal/sam3u1c/udphs_device.c **** 	if (ptr_job->busy == true) {
 2612              	 .loc 6 1003 0
 2613 0056 BB68     	 ldr r3,[r7,#8]
 2614 0058 1B7D     	 ldrb r3,[r3,#20]
 2615 005a 03F00103 	 and r3,r3,#1
 2616 005e DBB2     	 uxtb r3,r3
 2617 0060 002B     	 cmp r3,#0
 2618 0062 01D0     	 beq .L159
1004:.././hal/sam3u1c/udphs_device.c **** 		return false; // Job on going, stall impossible
 2619              	 .loc 6 1004 0
 2620 0064 0023     	 movs r3,#0
 2621 0066 4BE0     	 b .L156
 2622              	.L159:
1005:.././hal/sam3u1c/udphs_device.c **** 	}
1006:.././hal/sam3u1c/udphs_device.c **** 
1007:.././hal/sam3u1c/udphs_device.c **** 	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
 2623              	 .loc 6 1007 0
 2624 0068 97F90730 	 ldrsb r3,[r7,#7]
 2625 006c 002B     	 cmp r3,#0
 2626 006e 25DA     	 bge .L160
 2627              	 .loc 6 1007 0 is_stmt 0 discriminator 1
 2628 0070 274A     	 ldr r2,.L161+4
 2629 0072 FB7B     	 ldrb r3,[r7,#15]
 2630 0074 5B01     	 lsls r3,r3,#5
 2631 0076 1344     	 add r3,r3,r2
 2632 0078 03F58E73 	 add r3,r3,#284
 2633 007c 1B68     	 ldr r3,[r3]
 2634 007e 9B0C     	 lsrs r3,r3,#18
 2635 0080 03F00303 	 and r3,r3,#3
 2636 0084 002B     	 cmp r3,#0
 2637 0086 19D0     	 beq .L160
1008:.././hal/sam3u1c/udphs_device.c **** 			// Delay the stall after the end of IN transfer on USB line
1009:.././hal/sam3u1c/udphs_device.c **** 			ptr_job->stall_requested = true;
 2638              	 .loc 6 1009 0 is_stmt 1
 2639 0088 BA68     	 ldr r2,[r7,#8]
 2640 008a 137D     	 ldrb r3,[r2,#20]
 2641 008c 43F00403 	 orr r3,r3,#4
 2642 0090 1375     	 strb r3,[r2,#20]
1010:.././hal/sam3u1c/udphs_device.c **** 			udd_enable_bank_interrupt(ep_index);
 2643              	 .loc 6 1010 0
 2644 0092 1F4A     	 ldr r2,.L161+4
 2645 0094 FB7B     	 ldrb r3,[r7,#15]
 2646 0096 0833     	 adds r3,r3,#8
 2647 0098 5B01     	 lsls r3,r3,#5
 2648 009a 1344     	 add r3,r3,r2
 2649 009c 0433     	 adds r3,r3,#4
 2650 009e 4FF48022 	 mov r2,#262144
 2651 00a2 1A60     	 str r2,[r3]
1011:.././hal/sam3u1c/udphs_device.c **** 			udd_enable_endpoint_interrupt(ep_index);
 2652              	 .loc 6 1011 0
 2653 00a4 1A49     	 ldr r1,.L161+4
 2654 00a6 1A4B     	 ldr r3,.L161+4
 2655 00a8 1A69     	 ldr r2,[r3,#16]
 2656 00aa FB7B     	 ldrb r3,[r7,#15]
 2657 00ac 4FF48070 	 mov r0,#256
 2658 00b0 00FA03F3 	 lsl r3,r0,r3
 2659 00b4 1343     	 orrs r3,r3,r2
 2660 00b6 0B61     	 str r3,[r1,#16]
1012:.././hal/sam3u1c/udphs_device.c **** 			dbg_print("<reqHalt%x> ", ep);
1013:.././hal/sam3u1c/udphs_device.c **** 			return true;
 2661              	 .loc 6 1013 0
 2662 00b8 0123     	 movs r3,#1
 2663 00ba 21E0     	 b .L156
 2664              	.L160:
1014:.././hal/sam3u1c/udphs_device.c **** 	}
1015:.././hal/sam3u1c/udphs_device.c **** 
1016:.././hal/sam3u1c/udphs_device.c **** 	// Stall endpoint immediately
1017:.././hal/sam3u1c/udphs_device.c **** 	udd_disable_endpoint_bank_autoswitch(ep_index);
 2665              	 .loc 6 1017 0
 2666 00bc 1449     	 ldr r1,.L161+4
 2667 00be FB7B     	 ldrb r3,[r7,#15]
 2668 00c0 1348     	 ldr r0,.L161+4
 2669 00c2 FA7B     	 ldrb r2,[r7,#15]
 2670 00c4 5201     	 lsls r2,r2,#5
 2671 00c6 0244     	 add r2,r2,r0
 2672 00c8 02F58472 	 add r2,r2,#264
 2673 00cc 1268     	 ldr r2,[r2]
 2674 00ce 22F00202 	 bic r2,r2,#2
 2675 00d2 5B01     	 lsls r3,r3,#5
 2676 00d4 0B44     	 add r3,r3,r1
 2677 00d6 03F58473 	 add r3,r3,#264
 2678 00da 1A60     	 str r2,[r3]
1018:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_stall(ep_index);
 2679              	 .loc 6 1018 0
 2680 00dc 0C4A     	 ldr r2,.L161+4
 2681 00de FB7B     	 ldrb r3,[r7,#15]
 2682 00e0 5B01     	 lsls r3,r3,#5
 2683 00e2 1344     	 add r3,r3,r2
 2684 00e4 03F58C73 	 add r3,r3,#280
 2685 00e8 4FF40052 	 mov r2,#8192
 2686 00ec 1A60     	 str r2,[r3]
1019:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_stall_handshake(ep_index);
 2687              	 .loc 6 1019 0
 2688 00ee 084A     	 ldr r2,.L161+4
 2689 00f0 FB7B     	 ldrb r3,[r7,#15]
 2690 00f2 5B01     	 lsls r3,r3,#5
 2691 00f4 1344     	 add r3,r3,r2
 2692 00f6 03F58A73 	 add r3,r3,#276
 2693 00fa 2022     	 movs r2,#32
 2694 00fc 1A60     	 str r2,[r3]
1020:.././hal/sam3u1c/udphs_device.c **** 	dbg_print("<Halt%x> ", ep);
1021:.././hal/sam3u1c/udphs_device.c **** 	return true;
 2695              	 .loc 6 1021 0
 2696 00fe 0123     	 movs r3,#1
 2697              	.L156:
1022:.././hal/sam3u1c/udphs_device.c **** }
 2698              	 .loc 6 1022 0
 2699 0100 1846     	 mov r0,r3
 2700 0102 1437     	 adds r7,r7,#20
 2701              	.LCFI116:
 2702              	 .cfi_def_cfa_offset 4
 2703 0104 BD46     	 mov sp,r7
 2704              	.LCFI117:
 2705              	 .cfi_def_cfa_register 13
 2706              	 
 2707 0106 80BC     	 pop {r7}
 2708              	.LCFI118:
 2709              	 .cfi_restore 7
 2710              	 .cfi_def_cfa_offset 0
 2711 0108 7047     	 bx lr
 2712              	.L162:
 2713 010a 00BF     	 .align 2
 2714              	.L161:
 2715 010c 00000000 	 .word udd_ep_job
 2716 0110 00400A40 	 .word 1074413568
 2717              	 .cfi_endproc
 2718              	.LFE153:
 2720              	 .section .text.udd_ep_clear_halt,"ax",%progbits
 2721              	 .align 1
 2722              	 .global udd_ep_clear_halt
 2723              	 .syntax unified
 2724              	 .thumb
 2725              	 .thumb_func
 2726              	 .fpu softvfp
 2728              	udd_ep_clear_halt:
 2729              	.LFB154:
1023:.././hal/sam3u1c/udphs_device.c **** 
1024:.././hal/sam3u1c/udphs_device.c **** 
1025:.././hal/sam3u1c/udphs_device.c **** bool udd_ep_clear_halt(udd_ep_id_t ep)
1026:.././hal/sam3u1c/udphs_device.c **** {
 2730              	 .loc 6 1026 0
 2731              	 .cfi_startproc
 2732              	 
 2733              	 
 2734 0000 80B5     	 push {r7,lr}
 2735              	.LCFI119:
 2736              	 .cfi_def_cfa_offset 8
 2737              	 .cfi_offset 7,-8
 2738              	 .cfi_offset 14,-4
 2739 0002 84B0     	 sub sp,sp,#16
 2740              	.LCFI120:
 2741              	 .cfi_def_cfa_offset 24
 2742 0004 00AF     	 add r7,sp,#0
 2743              	.LCFI121:
 2744              	 .cfi_def_cfa_register 7
 2745 0006 0346     	 mov r3,r0
 2746 0008 FB71     	 strb r3,[r7,#7]
1027:.././hal/sam3u1c/udphs_device.c **** 	bool b_stall_cleared = false;
 2747              	 .loc 6 1027 0
 2748 000a 0023     	 movs r3,#0
 2749 000c FB73     	 strb r3,[r7,#15]
1028:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_job_t *ptr_job;
1029:.././hal/sam3u1c/udphs_device.c **** 
1030:.././hal/sam3u1c/udphs_device.c **** 	ep &= USB_EP_ADDR_MASK;
 2750              	 .loc 6 1030 0
 2751 000e FB79     	 ldrb r3,[r7,#7]
 2752 0010 03F00F03 	 and r3,r3,#15
 2753 0014 FB71     	 strb r3,[r7,#7]
1031:.././hal/sam3u1c/udphs_device.c **** 	if (USB_DEVICE_MAX_EP < ep)
 2754              	 .loc 6 1031 0
 2755 0016 FB79     	 ldrb r3,[r7,#7]
 2756 0018 022B     	 cmp r3,#2
 2757 001a 01D9     	 bls .L164
1032:.././hal/sam3u1c/udphs_device.c **** 		return false;
 2758              	 .loc 6 1032 0
 2759 001c 0023     	 movs r3,#0
 2760 001e 7EE0     	 b .L165
 2761              	.L164:
1033:.././hal/sam3u1c/udphs_device.c **** 	ptr_job = &udd_ep_job[ep - 1];
 2762              	 .loc 6 1033 0
 2763 0020 FB79     	 ldrb r3,[r7,#7]
 2764 0022 5A1E     	 subs r2,r3,#1
 2765 0024 1346     	 mov r3,r2
 2766 0026 5B00     	 lsls r3,r3,#1
 2767 0028 1344     	 add r3,r3,r2
 2768 002a DB00     	 lsls r3,r3,#3
 2769 002c 3E4A     	 ldr r2,.L170
 2770 002e 1344     	 add r3,r3,r2
 2771 0030 BB60     	 str r3,[r7,#8]
1034:.././hal/sam3u1c/udphs_device.c **** 
1035:.././hal/sam3u1c/udphs_device.c **** 	if (ptr_job->stall_requested) {
 2772              	 .loc 6 1035 0
 2773 0032 BB68     	 ldr r3,[r7,#8]
 2774 0034 1B7D     	 ldrb r3,[r3,#20]
 2775 0036 03F00403 	 and r3,r3,#4
 2776 003a DBB2     	 uxtb r3,r3
 2777 003c 002B     	 cmp r3,#0
 2778 003e 1AD0     	 beq .L166
1036:.././hal/sam3u1c/udphs_device.c **** 		// Endpoint stall has been requested but not done
1037:.././hal/sam3u1c/udphs_device.c **** 		// Remove stall request
1038:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("<unWHalt%x> ", ep);
1039:.././hal/sam3u1c/udphs_device.c **** 		ptr_job->stall_requested = false;
 2779              	 .loc 6 1039 0
 2780 0040 BA68     	 ldr r2,[r7,#8]
 2781 0042 137D     	 ldrb r3,[r2,#20]
 2782 0044 6FF38203 	 bfc r3,#2,#1
 2783 0048 1375     	 strb r3,[r2,#20]
1040:.././hal/sam3u1c/udphs_device.c **** 		udd_disable_bank_interrupt(ep);
 2784              	 .loc 6 1040 0
 2785 004a 384A     	 ldr r2,.L170+4
 2786 004c FB79     	 ldrb r3,[r7,#7]
 2787 004e 5B01     	 lsls r3,r3,#5
 2788 0050 1344     	 add r3,r3,r2
 2789 0052 03F58473 	 add r3,r3,#264
 2790 0056 4FF48022 	 mov r2,#262144
 2791 005a 1A60     	 str r2,[r3]
1041:.././hal/sam3u1c/udphs_device.c **** 		udd_disable_endpoint_interrupt(ep);
 2792              	 .loc 6 1041 0
 2793 005c 3349     	 ldr r1,.L170+4
 2794 005e 334B     	 ldr r3,.L170+4
 2795 0060 1A69     	 ldr r2,[r3,#16]
 2796 0062 FB79     	 ldrb r3,[r7,#7]
 2797 0064 4FF48070 	 mov r0,#256
 2798 0068 00FA03F3 	 lsl r3,r0,r3
 2799 006c DB43     	 mvns r3,r3
 2800 006e 1340     	 ands r3,r3,r2
 2801 0070 0B61     	 str r3,[r1,#16]
1042:.././hal/sam3u1c/udphs_device.c **** 		b_stall_cleared = true;
 2802              	 .loc 6 1042 0
 2803 0072 0123     	 movs r3,#1
 2804 0074 FB73     	 strb r3,[r7,#15]
 2805              	.L166:
1043:.././hal/sam3u1c/udphs_device.c **** 	}
1044:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_stall_requested(ep)) {
 2806              	 .loc 6 1044 0
 2807 0076 2D4A     	 ldr r2,.L170+4
 2808 0078 FB79     	 ldrb r3,[r7,#7]
 2809 007a 5B01     	 lsls r3,r3,#5
 2810 007c 1344     	 add r3,r3,r2
 2811 007e 03F58E73 	 add r3,r3,#284
 2812 0082 1B68     	 ldr r3,[r3]
 2813 0084 03F02003 	 and r3,r3,#32
 2814 0088 002B     	 cmp r3,#0
 2815 008a 35D0     	 beq .L167
1045:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("<unHalt%x> ", ep);
1046:.././hal/sam3u1c/udphs_device.c **** 		if (Is_udd_stall(ep)) {
 2816              	 .loc 6 1046 0
 2817 008c 274A     	 ldr r2,.L170+4
 2818 008e FB79     	 ldrb r3,[r7,#7]
 2819 0090 5B01     	 lsls r3,r3,#5
 2820 0092 1344     	 add r3,r3,r2
 2821 0094 03F58E73 	 add r3,r3,#284
 2822 0098 1B68     	 ldr r3,[r3]
 2823 009a 03F40053 	 and r3,r3,#8192
 2824 009e 002B     	 cmp r3,#0
 2825 00a0 10D0     	 beq .L168
1047:.././hal/sam3u1c/udphs_device.c **** 			udd_ack_stall(ep);
 2826              	 .loc 6 1047 0
 2827 00a2 224A     	 ldr r2,.L170+4
 2828 00a4 FB79     	 ldrb r3,[r7,#7]
 2829 00a6 5B01     	 lsls r3,r3,#5
 2830 00a8 1344     	 add r3,r3,r2
 2831 00aa 03F58C73 	 add r3,r3,#280
 2832 00ae 4FF40052 	 mov r2,#8192
 2833 00b2 1A60     	 str r2,[r3]
1048:.././hal/sam3u1c/udphs_device.c **** 			// A packet has been stalled
1049:.././hal/sam3u1c/udphs_device.c **** 			// then reset datatoggle
1050:.././hal/sam3u1c/udphs_device.c **** 			udd_reset_data_toggle(ep);
 2834              	 .loc 6 1050 0
 2835 00b4 1D4A     	 ldr r2,.L170+4
 2836 00b6 FB79     	 ldrb r3,[r7,#7]
 2837 00b8 5B01     	 lsls r3,r3,#5
 2838 00ba 1344     	 add r3,r3,r2
 2839 00bc 03F58C73 	 add r3,r3,#280
 2840 00c0 4022     	 movs r2,#64
 2841 00c2 1A60     	 str r2,[r3]
 2842              	.L168:
1051:.././hal/sam3u1c/udphs_device.c **** 		}
1052:.././hal/sam3u1c/udphs_device.c **** 		// Disable stall
1053:.././hal/sam3u1c/udphs_device.c **** 		udd_disable_stall_handshake(ep);
 2843              	 .loc 6 1053 0
 2844 00c4 194A     	 ldr r2,.L170+4
 2845 00c6 FB79     	 ldrb r3,[r7,#7]
 2846 00c8 5B01     	 lsls r3,r3,#5
 2847 00ca 1344     	 add r3,r3,r2
 2848 00cc 03F58C73 	 add r3,r3,#280
 2849 00d0 2022     	 movs r2,#32
 2850 00d2 1A60     	 str r2,[r3]
1054:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_endpoint_bank_autoswitch(ep);
 2851              	 .loc 6 1054 0
 2852 00d4 1549     	 ldr r1,.L170+4
 2853 00d6 FB79     	 ldrb r3,[r7,#7]
 2854 00d8 1448     	 ldr r0,.L170+4
 2855 00da FA79     	 ldrb r2,[r7,#7]
 2856 00dc 0832     	 adds r2,r2,#8
 2857 00de 5201     	 lsls r2,r2,#5
 2858 00e0 0244     	 add r2,r2,r0
 2859 00e2 0432     	 adds r2,r2,#4
 2860 00e4 1268     	 ldr r2,[r2]
 2861 00e6 42F00202 	 orr r2,r2,#2
 2862 00ea 0833     	 adds r3,r3,#8
 2863 00ec 5B01     	 lsls r3,r3,#5
 2864 00ee 0B44     	 add r3,r3,r1
 2865 00f0 0433     	 adds r3,r3,#4
 2866 00f2 1A60     	 str r2,[r3]
1055:.././hal/sam3u1c/udphs_device.c **** 		b_stall_cleared = true;
 2867              	 .loc 6 1055 0
 2868 00f4 0123     	 movs r3,#1
 2869 00f6 FB73     	 strb r3,[r7,#15]
 2870              	.L167:
1056:.././hal/sam3u1c/udphs_device.c **** 	}
1057:.././hal/sam3u1c/udphs_device.c **** 	if (b_stall_cleared) {
 2871              	 .loc 6 1057 0
 2872 00f8 FB7B     	 ldrb r3,[r7,#15]
 2873 00fa 002B     	 cmp r3,#0
 2874 00fc 0ED0     	 beq .L169
1058:.././hal/sam3u1c/udphs_device.c **** 		// If a job is register on clear halt action
1059:.././hal/sam3u1c/udphs_device.c **** 		// then execute callback
1060:.././hal/sam3u1c/udphs_device.c **** 		if (ptr_job->busy == true) {
 2875              	 .loc 6 1060 0
 2876 00fe BB68     	 ldr r3,[r7,#8]
 2877 0100 1B7D     	 ldrb r3,[r3,#20]
 2878 0102 03F00103 	 and r3,r3,#1
 2879 0106 DBB2     	 uxtb r3,r3
 2880 0108 002B     	 cmp r3,#0
 2881 010a 07D0     	 beq .L169
1061:.././hal/sam3u1c/udphs_device.c **** 			ptr_job->busy = false;
 2882              	 .loc 6 1061 0
 2883 010c BA68     	 ldr r2,[r7,#8]
 2884 010e 137D     	 ldrb r3,[r2,#20]
 2885 0110 6FF30003 	 bfc r3,#0,#1
 2886 0114 1375     	 strb r3,[r2,#20]
1062:.././hal/sam3u1c/udphs_device.c **** 			ptr_job->call_nohalt();
 2887              	 .loc 6 1062 0
 2888 0116 BB68     	 ldr r3,[r7,#8]
 2889 0118 1B68     	 ldr r3,[r3]
 2890 011a 9847     	 blx r3
 2891              	.LVL52:
 2892              	.L169:
1063:.././hal/sam3u1c/udphs_device.c **** 		}
1064:.././hal/sam3u1c/udphs_device.c **** 	}
1065:.././hal/sam3u1c/udphs_device.c **** 	return true;
 2893              	 .loc 6 1065 0
 2894 011c 0123     	 movs r3,#1
 2895              	.L165:
1066:.././hal/sam3u1c/udphs_device.c **** }
 2896              	 .loc 6 1066 0
 2897 011e 1846     	 mov r0,r3
 2898 0120 1037     	 adds r7,r7,#16
 2899              	.LCFI122:
 2900              	 .cfi_def_cfa_offset 8
 2901 0122 BD46     	 mov sp,r7
 2902              	.LCFI123:
 2903              	 .cfi_def_cfa_register 13
 2904              	 
 2905 0124 80BD     	 pop {r7,pc}
 2906              	.L171:
 2907 0126 00BF     	 .align 2
 2908              	.L170:
 2909 0128 00000000 	 .word udd_ep_job
 2910 012c 00400A40 	 .word 1074413568
 2911              	 .cfi_endproc
 2912              	.LFE154:
 2914              	 .section .text.udd_ep_run,"ax",%progbits
 2915              	 .align 1
 2916              	 .global udd_ep_run
 2917              	 .syntax unified
 2918              	 .thumb
 2919              	 .thumb_func
 2920              	 .fpu softvfp
 2922              	udd_ep_run:
 2923              	.LFB155:
1067:.././hal/sam3u1c/udphs_device.c **** 
1068:.././hal/sam3u1c/udphs_device.c **** 
1069:.././hal/sam3u1c/udphs_device.c **** bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
1070:.././hal/sam3u1c/udphs_device.c **** 		uint8_t * buf, iram_size_t buf_size,
1071:.././hal/sam3u1c/udphs_device.c **** 		udd_callback_trans_t callback)
1072:.././hal/sam3u1c/udphs_device.c **** {
 2924              	 .loc 6 1072 0
 2925              	 .cfi_startproc
 2926              	 
 2927              	 
 2928 0000 80B5     	 push {r7,lr}
 2929              	.LCFI124:
 2930              	 .cfi_def_cfa_offset 8
 2931              	 .cfi_offset 7,-8
 2932              	 .cfi_offset 14,-4
 2933 0002 86B0     	 sub sp,sp,#24
 2934              	.LCFI125:
 2935              	 .cfi_def_cfa_offset 32
 2936 0004 00AF     	 add r7,sp,#0
 2937              	.LCFI126:
 2938              	 .cfi_def_cfa_register 7
 2939 0006 BA60     	 str r2,[r7,#8]
 2940 0008 7B60     	 str r3,[r7,#4]
 2941 000a 0346     	 mov r3,r0
 2942 000c FB73     	 strb r3,[r7,#15]
 2943 000e 0B46     	 mov r3,r1
 2944 0010 BB73     	 strb r3,[r7,#14]
1073:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_job_t *ptr_job;
1074:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
1075:.././hal/sam3u1c/udphs_device.c **** 
1076:.././hal/sam3u1c/udphs_device.c **** 	ep &= USB_EP_ADDR_MASK;
 2945              	 .loc 6 1076 0
 2946 0012 FB7B     	 ldrb r3,[r7,#15]
 2947 0014 03F00F03 	 and r3,r3,#15
 2948 0018 FB73     	 strb r3,[r7,#15]
1077:.././hal/sam3u1c/udphs_device.c **** 	if (USB_DEVICE_MAX_EP < ep) {
 2949              	 .loc 6 1077 0
 2950 001a FB7B     	 ldrb r3,[r7,#15]
 2951 001c 022B     	 cmp r3,#2
 2952 001e 01D9     	 bls .L173
1078:.././hal/sam3u1c/udphs_device.c **** 		return false;
 2953              	 .loc 6 1078 0
 2954 0020 0023     	 movs r3,#0
 2955 0022 64E0     	 b .L174
 2956              	.L173:
1079:.././hal/sam3u1c/udphs_device.c **** 	}
1080:.././hal/sam3u1c/udphs_device.c **** 
1081:.././hal/sam3u1c/udphs_device.c **** 	// Get job about endpoint
1082:.././hal/sam3u1c/udphs_device.c **** 	ptr_job = &udd_ep_job[ep - 1];
 2957              	 .loc 6 1082 0
 2958 0024 FB7B     	 ldrb r3,[r7,#15]
 2959 0026 5A1E     	 subs r2,r3,#1
 2960 0028 1346     	 mov r3,r2
 2961 002a 5B00     	 lsls r3,r3,#1
 2962 002c 1344     	 add r3,r3,r2
 2963 002e DB00     	 lsls r3,r3,#3
 2964 0030 314A     	 ldr r2,.L181
 2965 0032 1344     	 add r3,r3,r2
 2966 0034 7B61     	 str r3,[r7,#20]
1083:.././hal/sam3u1c/udphs_device.c **** 
1084:.././hal/sam3u1c/udphs_device.c **** 	if ((!Is_udd_endpoint_enabled(ep))
 2967              	 .loc 6 1084 0
 2968 0036 314A     	 ldr r2,.L181+4
 2969 0038 FB7B     	 ldrb r3,[r7,#15]
 2970 003a 5B01     	 lsls r3,r3,#5
 2971 003c 1344     	 add r3,r3,r2
 2972 003e 03F58673 	 add r3,r3,#268
 2973 0042 1B68     	 ldr r3,[r3]
 2974 0044 03F00103 	 and r3,r3,#1
 2975 0048 002B     	 cmp r3,#0
 2976 004a 11D0     	 beq .L175
1085:.././hal/sam3u1c/udphs_device.c **** 			|| Is_udd_endpoint_stall_requested(ep)
 2977              	 .loc 6 1085 0
 2978 004c 2B4A     	 ldr r2,.L181+4
 2979 004e FB7B     	 ldrb r3,[r7,#15]
 2980 0050 5B01     	 lsls r3,r3,#5
 2981 0052 1344     	 add r3,r3,r2
 2982 0054 03F58E73 	 add r3,r3,#284
 2983 0058 1B68     	 ldr r3,[r3]
 2984 005a 03F02003 	 and r3,r3,#32
 2985 005e 002B     	 cmp r3,#0
 2986 0060 06D1     	 bne .L175
1086:.././hal/sam3u1c/udphs_device.c **** 			|| ptr_job->stall_requested) {
 2987              	 .loc 6 1086 0
 2988 0062 7B69     	 ldr r3,[r7,#20]
 2989 0064 1B7D     	 ldrb r3,[r3,#20]
 2990 0066 03F00403 	 and r3,r3,#4
 2991 006a DBB2     	 uxtb r3,r3
 2992 006c 002B     	 cmp r3,#0
 2993 006e 01D0     	 beq .L176
 2994              	.L175:
1087:.././hal/sam3u1c/udphs_device.c **** 		return false; // Endpoint is halted
 2995              	 .loc 6 1087 0
 2996 0070 0023     	 movs r3,#0
 2997 0072 3CE0     	 b .L174
 2998              	.L176:
1088:.././hal/sam3u1c/udphs_device.c **** 	}
1089:.././hal/sam3u1c/udphs_device.c **** 
1090:.././hal/sam3u1c/udphs_device.c **** 	flags = cpu_irq_save();
 2999              	 .loc 6 1090 0
 3000 0074 224B     	 ldr r3,.L181+8
 3001 0076 9847     	 blx r3
 3002              	.LVL53:
 3003 0078 3861     	 str r0,[r7,#16]
1091:.././hal/sam3u1c/udphs_device.c **** 	if (ptr_job->busy == true) {
 3004              	 .loc 6 1091 0
 3005 007a 7B69     	 ldr r3,[r7,#20]
 3006 007c 1B7D     	 ldrb r3,[r3,#20]
 3007 007e 03F00103 	 and r3,r3,#1
 3008 0082 DBB2     	 uxtb r3,r3
 3009 0084 002B     	 cmp r3,#0
 3010 0086 04D0     	 beq .L177
1092:.././hal/sam3u1c/udphs_device.c **** 		cpu_irq_restore(flags);
 3011              	 .loc 6 1092 0
 3012 0088 3869     	 ldr r0,[r7,#16]
 3013 008a 1E4B     	 ldr r3,.L181+12
 3014 008c 9847     	 blx r3
 3015              	.LVL54:
1093:.././hal/sam3u1c/udphs_device.c **** 		return false; // Job already on going
 3016              	 .loc 6 1093 0
 3017 008e 0023     	 movs r3,#0
 3018 0090 2DE0     	 b .L174
 3019              	.L177:
1094:.././hal/sam3u1c/udphs_device.c **** 	}
1095:.././hal/sam3u1c/udphs_device.c **** 	ptr_job->busy = true;
 3020              	 .loc 6 1095 0
 3021 0092 7A69     	 ldr r2,[r7,#20]
 3022 0094 137D     	 ldrb r3,[r2,#20]
 3023 0096 43F00103 	 orr r3,r3,#1
 3024 009a 1375     	 strb r3,[r2,#20]
1096:.././hal/sam3u1c/udphs_device.c **** 	cpu_irq_restore(flags);
 3025              	 .loc 6 1096 0
 3026 009c 3869     	 ldr r0,[r7,#16]
 3027 009e 194B     	 ldr r3,.L181+12
 3028 00a0 9847     	 blx r3
 3029              	.LVL55:
1097:.././hal/sam3u1c/udphs_device.c **** 
1098:.././hal/sam3u1c/udphs_device.c **** 	// No job running. Let's setup a new one.
1099:.././hal/sam3u1c/udphs_device.c **** 	ptr_job->buf = buf;
 3030              	 .loc 6 1099 0
 3031 00a2 7B69     	 ldr r3,[r7,#20]
 3032 00a4 BA68     	 ldr r2,[r7,#8]
 3033 00a6 5A60     	 str r2,[r3,#4]
1100:.././hal/sam3u1c/udphs_device.c **** 	ptr_job->buf_size = buf_size;
 3034              	 .loc 6 1100 0
 3035 00a8 7B69     	 ldr r3,[r7,#20]
 3036 00aa 7A68     	 ldr r2,[r7,#4]
 3037 00ac 9A60     	 str r2,[r3,#8]
1101:.././hal/sam3u1c/udphs_device.c **** 	ptr_job->buf_cnt = 0;
 3038              	 .loc 6 1101 0
 3039 00ae 7B69     	 ldr r3,[r7,#20]
 3040 00b0 0022     	 movs r2,#0
 3041 00b2 DA60     	 str r2,[r3,#12]
1102:.././hal/sam3u1c/udphs_device.c **** 	ptr_job->buf_load = 0;
 3042              	 .loc 6 1102 0
 3043 00b4 7B69     	 ldr r3,[r7,#20]
 3044 00b6 0022     	 movs r2,#0
 3045 00b8 1A61     	 str r2,[r3,#16]
1103:.././hal/sam3u1c/udphs_device.c **** 	ptr_job->call_trans = callback;
 3046              	 .loc 6 1103 0
 3047 00ba 7B69     	 ldr r3,[r7,#20]
 3048 00bc 3A6A     	 ldr r2,[r7,#32]
 3049 00be 1A60     	 str r2,[r3]
1104:.././hal/sam3u1c/udphs_device.c **** 	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
 3050              	 .loc 6 1104 0
 3051 00c0 BB7B     	 ldrb r3,[r7,#14]
 3052 00c2 002B     	 cmp r3,#0
 3053 00c4 02D1     	 bne .L178
 3054              	 .loc 6 1104 0 is_stmt 0 discriminator 2
 3055 00c6 7B68     	 ldr r3,[r7,#4]
 3056 00c8 002B     	 cmp r3,#0
 3057 00ca 01D1     	 bne .L179
 3058              	.L178:
 3059              	 .loc 6 1104 0 discriminator 3
 3060 00cc 0123     	 movs r3,#1
 3061 00ce 00E0     	 b .L180
 3062              	.L179:
 3063              	 .loc 6 1104 0 discriminator 4
 3064 00d0 0023     	 movs r3,#0
 3065              	.L180:
 3066              	 .loc 6 1104 0 discriminator 6
 3067 00d2 DBB2     	 uxtb r3,r3
 3068 00d4 03F00103 	 and r3,r3,#1
 3069 00d8 D9B2     	 uxtb r1,r3
 3070 00da 7A69     	 ldr r2,[r7,#20]
 3071 00dc 137D     	 ldrb r3,[r2,#20]
 3072 00de 61F34103 	 bfi r3,r1,#1,#1
 3073 00e2 1375     	 strb r3,[r2,#20]
1105:.././hal/sam3u1c/udphs_device.c **** 
1106:.././hal/sam3u1c/udphs_device.c **** 	// Request first DMA transfer
1107:.././hal/sam3u1c/udphs_device.c **** 	//dbg_print("runDMA%d\n\r", ep);
1108:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_trans_done(ep);
 3074              	 .loc 6 1108 0 is_stmt 1 discriminator 6
 3075 00e4 FB7B     	 ldrb r3,[r7,#15]
 3076 00e6 1846     	 mov r0,r3
 3077 00e8 074B     	 ldr r3,.L181+16
 3078 00ea 9847     	 blx r3
 3079              	.LVL56:
1109:.././hal/sam3u1c/udphs_device.c **** 	return true;
 3080              	 .loc 6 1109 0 discriminator 6
 3081 00ec 0123     	 movs r3,#1
 3082              	.L174:
1110:.././hal/sam3u1c/udphs_device.c **** }
 3083              	 .loc 6 1110 0
 3084 00ee 1846     	 mov r0,r3
 3085 00f0 1837     	 adds r7,r7,#24
 3086              	.LCFI127:
 3087              	 .cfi_def_cfa_offset 8
 3088 00f2 BD46     	 mov sp,r7
 3089              	.LCFI128:
 3090              	 .cfi_def_cfa_register 13
 3091              	 
 3092 00f4 80BD     	 pop {r7,pc}
 3093              	.L182:
 3094 00f6 00BF     	 .align 2
 3095              	.L181:
 3096 00f8 00000000 	 .word udd_ep_job
 3097 00fc 00400A40 	 .word 1074413568
 3098 0100 00000000 	 .word cpu_irq_save
 3099 0104 00000000 	 .word cpu_irq_restore
 3100 0108 00000000 	 .word udd_ep_trans_done
 3101              	 .cfi_endproc
 3102              	.LFE155:
 3104              	 .section .text.udd_ep_abort,"ax",%progbits
 3105              	 .align 1
 3106              	 .global udd_ep_abort
 3107              	 .syntax unified
 3108              	 .thumb
 3109              	 .thumb_func
 3110              	 .fpu softvfp
 3112              	udd_ep_abort:
 3113              	.LFB156:
1111:.././hal/sam3u1c/udphs_device.c **** 
1112:.././hal/sam3u1c/udphs_device.c **** 
1113:.././hal/sam3u1c/udphs_device.c **** void udd_ep_abort(udd_ep_id_t ep)
1114:.././hal/sam3u1c/udphs_device.c **** {
 3114              	 .loc 6 1114 0
 3115              	 .cfi_startproc
 3116              	 
 3117              	 
 3118 0000 80B5     	 push {r7,lr}
 3119              	.LCFI129:
 3120              	 .cfi_def_cfa_offset 8
 3121              	 .cfi_offset 7,-8
 3122              	 .cfi_offset 14,-4
 3123 0002 84B0     	 sub sp,sp,#16
 3124              	.LCFI130:
 3125              	 .cfi_def_cfa_offset 24
 3126 0004 00AF     	 add r7,sp,#0
 3127              	.LCFI131:
 3128              	 .cfi_def_cfa_register 7
 3129 0006 0346     	 mov r3,r0
 3130 0008 FB71     	 strb r3,[r7,#7]
1115:.././hal/sam3u1c/udphs_device.c **** 	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
 3131              	 .loc 6 1115 0
 3132 000a FB79     	 ldrb r3,[r7,#7]
 3133 000c 03F00F03 	 and r3,r3,#15
 3134 0010 FB73     	 strb r3,[r7,#15]
1116:.././hal/sam3u1c/udphs_device.c **** 	// Stop DMA transfer
1117:.././hal/sam3u1c/udphs_device.c **** 	udd_endpoint_dma_set_control(ep_index, 0);
 3135              	 .loc 6 1117 0
 3136 0012 FB7B     	 ldrb r3,[r7,#15]
 3137 0014 1A01     	 lsls r2,r3,#4
 3138 0016 194B     	 ldr r3,.L188
 3139 0018 1344     	 add r3,r3,r2
 3140 001a 0022     	 movs r2,#0
 3141 001c 9A60     	 str r2,[r3,#8]
1118:.././hal/sam3u1c/udphs_device.c **** 	// Kill banks for IN
1119:.././hal/sam3u1c/udphs_device.c **** 	if (ep & USB_EP_DIR_IN) {
 3142              	 .loc 6 1119 0
 3143 001e 97F90730 	 ldrsb r3,[r7,#7]
 3144 0022 002B     	 cmp r3,#0
 3145 0024 21DA     	 bge .L184
1120:.././hal/sam3u1c/udphs_device.c **** 		for(;udd_nb_busy_bank(ep_index);) {
 3146              	 .loc 6 1120 0
 3147 0026 14E0     	 b .L185
 3148              	.L187:
1121:.././hal/sam3u1c/udphs_device.c **** 			udd_kill_last_in_bank(ep_index);
 3149              	 .loc 6 1121 0
 3150 0028 154A     	 ldr r2,.L188+4
 3151 002a FB7B     	 ldrb r3,[r7,#15]
 3152 002c 5B01     	 lsls r3,r3,#5
 3153 002e 1344     	 add r3,r3,r2
 3154 0030 03F58A73 	 add r3,r3,#276
 3155 0034 4FF40072 	 mov r2,#512
 3156 0038 1A60     	 str r2,[r3]
1122:.././hal/sam3u1c/udphs_device.c **** 			while(Is_udd_kill_last(ep_index));
 3157              	 .loc 6 1122 0
 3158 003a 00BF     	 nop
 3159              	.L186:
 3160              	 .loc 6 1122 0 is_stmt 0 discriminator 1
 3161 003c 104A     	 ldr r2,.L188+4
 3162 003e FB7B     	 ldrb r3,[r7,#15]
 3163 0040 5B01     	 lsls r3,r3,#5
 3164 0042 1344     	 add r3,r3,r2
 3165 0044 03F58E73 	 add r3,r3,#284
 3166 0048 1B68     	 ldr r3,[r3]
 3167 004a 03F40073 	 and r3,r3,#512
 3168 004e 002B     	 cmp r3,#0
 3169 0050 F4D1     	 bne .L186
 3170              	.L185:
1120:.././hal/sam3u1c/udphs_device.c **** 		for(;udd_nb_busy_bank(ep_index);) {
 3171              	 .loc 6 1120 0 is_stmt 1
 3172 0052 0B4A     	 ldr r2,.L188+4
 3173 0054 FB7B     	 ldrb r3,[r7,#15]
 3174 0056 5B01     	 lsls r3,r3,#5
 3175 0058 1344     	 add r3,r3,r2
 3176 005a 03F58E73 	 add r3,r3,#284
 3177 005e 1B68     	 ldr r3,[r3]
 3178 0060 9B0C     	 lsrs r3,r3,#18
 3179 0062 03F00303 	 and r3,r3,#3
 3180 0066 002B     	 cmp r3,#0
 3181 0068 DED1     	 bne .L187
 3182              	.L184:
1123:.././hal/sam3u1c/udphs_device.c **** 		}
1124:.././hal/sam3u1c/udphs_device.c **** 	}
1125:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_abort_job(ep);
 3183              	 .loc 6 1125 0
 3184 006a FB79     	 ldrb r3,[r7,#7]
 3185 006c 1846     	 mov r0,r3
 3186 006e 054B     	 ldr r3,.L188+8
 3187 0070 9847     	 blx r3
 3188              	.LVL57:
1126:.././hal/sam3u1c/udphs_device.c **** }
 3189              	 .loc 6 1126 0
 3190 0072 00BF     	 nop
 3191 0074 1037     	 adds r7,r7,#16
 3192              	.LCFI132:
 3193              	 .cfi_def_cfa_offset 8
 3194 0076 BD46     	 mov sp,r7
 3195              	.LCFI133:
 3196              	 .cfi_def_cfa_register 13
 3197              	 
 3198 0078 80BD     	 pop {r7,pc}
 3199              	.L189:
 3200 007a 00BF     	 .align 2
 3201              	.L188:
 3202 007c 00430A40 	 .word 1074414336
 3203 0080 00400A40 	 .word 1074413568
 3204 0084 00000000 	 .word udd_ep_abort_job
 3205              	 .cfi_endproc
 3206              	.LFE156:
 3208              	 .section .text.udd_ep_wait_stall_clear,"ax",%progbits
 3209              	 .align 1
 3210              	 .global udd_ep_wait_stall_clear
 3211              	 .syntax unified
 3212              	 .thumb
 3213              	 .thumb_func
 3214              	 .fpu softvfp
 3216              	udd_ep_wait_stall_clear:
 3217              	.LFB157:
1127:.././hal/sam3u1c/udphs_device.c **** 
1128:.././hal/sam3u1c/udphs_device.c **** 
1129:.././hal/sam3u1c/udphs_device.c **** bool udd_ep_wait_stall_clear(udd_ep_id_t ep,
1130:.././hal/sam3u1c/udphs_device.c **** 		udd_callback_halt_cleared_t callback)
1131:.././hal/sam3u1c/udphs_device.c **** {
 3218              	 .loc 6 1131 0
 3219              	 .cfi_startproc
 3220              	 
 3221              	 
 3222 0000 80B5     	 push {r7,lr}
 3223              	.LCFI134:
 3224              	 .cfi_def_cfa_offset 8
 3225              	 .cfi_offset 7,-8
 3226              	 .cfi_offset 14,-4
 3227 0002 84B0     	 sub sp,sp,#16
 3228              	.LCFI135:
 3229              	 .cfi_def_cfa_offset 24
 3230 0004 00AF     	 add r7,sp,#0
 3231              	.LCFI136:
 3232              	 .cfi_def_cfa_register 7
 3233 0006 0346     	 mov r3,r0
 3234 0008 3960     	 str r1,[r7]
 3235 000a FB71     	 strb r3,[r7,#7]
1132:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_job_t *ptr_job;
1133:.././hal/sam3u1c/udphs_device.c **** 
1134:.././hal/sam3u1c/udphs_device.c **** 	ep &= USB_EP_ADDR_MASK;
 3236              	 .loc 6 1134 0
 3237 000c FB79     	 ldrb r3,[r7,#7]
 3238 000e 03F00F03 	 and r3,r3,#15
 3239 0012 FB71     	 strb r3,[r7,#7]
1135:.././hal/sam3u1c/udphs_device.c **** 	if (USB_DEVICE_MAX_EP < ep) {
 3240              	 .loc 6 1135 0
 3241 0014 FB79     	 ldrb r3,[r7,#7]
 3242 0016 022B     	 cmp r3,#2
 3243 0018 01D9     	 bls .L191
1136:.././hal/sam3u1c/udphs_device.c **** 		return false;
 3244              	 .loc 6 1136 0
 3245 001a 0023     	 movs r3,#0
 3246 001c 3CE0     	 b .L192
 3247              	.L191:
1137:.././hal/sam3u1c/udphs_device.c **** 	}
1138:.././hal/sam3u1c/udphs_device.c **** 
1139:.././hal/sam3u1c/udphs_device.c **** 	ptr_job = &udd_ep_job[ep - 1];
 3248              	 .loc 6 1139 0
 3249 001e FB79     	 ldrb r3,[r7,#7]
 3250 0020 5A1E     	 subs r2,r3,#1
 3251 0022 1346     	 mov r3,r2
 3252 0024 5B00     	 lsls r3,r3,#1
 3253 0026 1344     	 add r3,r3,r2
 3254 0028 DB00     	 lsls r3,r3,#3
 3255 002a 1D4A     	 ldr r2,.L198
 3256 002c 1344     	 add r3,r3,r2
 3257 002e FB60     	 str r3,[r7,#12]
1140:.././hal/sam3u1c/udphs_device.c **** 
1141:.././hal/sam3u1c/udphs_device.c **** 	if (!Is_udd_endpoint_enabled(ep)) {
 3258              	 .loc 6 1141 0
 3259 0030 1C4A     	 ldr r2,.L198+4
 3260 0032 FB79     	 ldrb r3,[r7,#7]
 3261 0034 5B01     	 lsls r3,r3,#5
 3262 0036 1344     	 add r3,r3,r2
 3263 0038 03F58673 	 add r3,r3,#268
 3264 003c 1B68     	 ldr r3,[r3]
 3265 003e 03F00103 	 and r3,r3,#1
 3266 0042 002B     	 cmp r3,#0
 3267 0044 01D1     	 bne .L193
1142:.././hal/sam3u1c/udphs_device.c **** 		return false; // Endpoint not enabled
 3268              	 .loc 6 1142 0
 3269 0046 0023     	 movs r3,#0
 3270 0048 26E0     	 b .L192
 3271              	.L193:
1143:.././hal/sam3u1c/udphs_device.c **** 	}
1144:.././hal/sam3u1c/udphs_device.c **** 
1145:.././hal/sam3u1c/udphs_device.c **** 	// Wait clear halt endpoint
1146:.././hal/sam3u1c/udphs_device.c **** 	if (ptr_job->busy == true) {
 3272              	 .loc 6 1146 0
 3273 004a FB68     	 ldr r3,[r7,#12]
 3274 004c 1B7D     	 ldrb r3,[r3,#20]
 3275 004e 03F00103 	 and r3,r3,#1
 3276 0052 DBB2     	 uxtb r3,r3
 3277 0054 002B     	 cmp r3,#0
 3278 0056 01D0     	 beq .L194
1147:.././hal/sam3u1c/udphs_device.c **** 		return false; // Job already on going
 3279              	 .loc 6 1147 0
 3280 0058 0023     	 movs r3,#0
 3281 005a 1DE0     	 b .L192
 3282              	.L194:
1148:.././hal/sam3u1c/udphs_device.c **** 	}
1149:.././hal/sam3u1c/udphs_device.c **** 
1150:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_stall_requested(ep)
 3283              	 .loc 6 1150 0
 3284 005c 114A     	 ldr r2,.L198+4
 3285 005e FB79     	 ldrb r3,[r7,#7]
 3286 0060 5B01     	 lsls r3,r3,#5
 3287 0062 1344     	 add r3,r3,r2
 3288 0064 03F58E73 	 add r3,r3,#284
 3289 0068 1B68     	 ldr r3,[r3]
 3290 006a 03F02003 	 and r3,r3,#32
 3291 006e 002B     	 cmp r3,#0
 3292 0070 06D1     	 bne .L195
1151:.././hal/sam3u1c/udphs_device.c **** 			|| ptr_job->stall_requested) {
 3293              	 .loc 6 1151 0
 3294 0072 FB68     	 ldr r3,[r7,#12]
 3295 0074 1B7D     	 ldrb r3,[r3,#20]
 3296 0076 03F00403 	 and r3,r3,#4
 3297 007a DBB2     	 uxtb r3,r3
 3298 007c 002B     	 cmp r3,#0
 3299 007e 08D0     	 beq .L196
 3300              	.L195:
1152:.././hal/sam3u1c/udphs_device.c **** 		// Endpoint halted then registers the callback
1153:.././hal/sam3u1c/udphs_device.c **** 		ptr_job->busy = true;
 3301              	 .loc 6 1153 0
 3302 0080 FA68     	 ldr r2,[r7,#12]
 3303 0082 137D     	 ldrb r3,[r2,#20]
 3304 0084 43F00103 	 orr r3,r3,#1
 3305 0088 1375     	 strb r3,[r2,#20]
1154:.././hal/sam3u1c/udphs_device.c **** 		ptr_job->call_nohalt = callback;
 3306              	 .loc 6 1154 0
 3307 008a FB68     	 ldr r3,[r7,#12]
 3308 008c 3A68     	 ldr r2,[r7]
 3309 008e 1A60     	 str r2,[r3]
 3310 0090 01E0     	 b .L197
 3311              	.L196:
1155:.././hal/sam3u1c/udphs_device.c **** 	} else {
1156:.././hal/sam3u1c/udphs_device.c **** 		// endpoint not halted then call directly callback
1157:.././hal/sam3u1c/udphs_device.c **** 		callback();
 3312              	 .loc 6 1157 0
 3313 0092 3B68     	 ldr r3,[r7]
 3314 0094 9847     	 blx r3
 3315              	.LVL58:
 3316              	.L197:
1158:.././hal/sam3u1c/udphs_device.c **** 	}
1159:.././hal/sam3u1c/udphs_device.c **** 	return true;
 3317              	 .loc 6 1159 0
 3318 0096 0123     	 movs r3,#1
 3319              	.L192:
1160:.././hal/sam3u1c/udphs_device.c **** }
 3320              	 .loc 6 1160 0
 3321 0098 1846     	 mov r0,r3
 3322 009a 1037     	 adds r7,r7,#16
 3323              	.LCFI137:
 3324              	 .cfi_def_cfa_offset 8
 3325 009c BD46     	 mov sp,r7
 3326              	.LCFI138:
 3327              	 .cfi_def_cfa_register 13
 3328              	 
 3329 009e 80BD     	 pop {r7,pc}
 3330              	.L199:
 3331              	 .align 2
 3332              	.L198:
 3333 00a0 00000000 	 .word udd_ep_job
 3334 00a4 00400A40 	 .word 1074413568
 3335              	 .cfi_endproc
 3336              	.LFE157:
 3338              	 .section .text.udd_test_mode_j,"ax",%progbits
 3339              	 .align 1
 3340              	 .global udd_test_mode_j
 3341              	 .syntax unified
 3342              	 .thumb
 3343              	 .thumb_func
 3344              	 .fpu softvfp
 3346              	udd_test_mode_j:
 3347              	.LFB158:
1161:.././hal/sam3u1c/udphs_device.c **** #endif // (0!=USB_DEVICE_MAX_EP)
1162:.././hal/sam3u1c/udphs_device.c **** 
1163:.././hal/sam3u1c/udphs_device.c **** 
1164:.././hal/sam3u1c/udphs_device.c **** #ifdef USB_DEVICE_HS_SUPPORT
1165:.././hal/sam3u1c/udphs_device.c **** 
1166:.././hal/sam3u1c/udphs_device.c **** void udd_test_mode_j(void)
1167:.././hal/sam3u1c/udphs_device.c **** {
 3348              	 .loc 6 1167 0
 3349              	 .cfi_startproc
 3350              	 
 3351              	 
 3352              	 
 3353 0000 80B4     	 push {r7}
 3354              	.LCFI139:
 3355              	 .cfi_def_cfa_offset 4
 3356              	 .cfi_offset 7,-4
 3357 0002 00AF     	 add r7,sp,#0
 3358              	.LCFI140:
 3359              	 .cfi_def_cfa_register 7
1168:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_hs_test_mode();
 3360              	 .loc 6 1168 0
 3361 0004 0A4A     	 ldr r2,.L201
 3362 0006 0A4B     	 ldr r3,.L201
 3363 0008 D3F8E030 	 ldr r3,[r3,#224]
 3364 000c 23F00303 	 bic r3,r3,#3
 3365 0010 43F00203 	 orr r3,r3,#2
 3366 0014 C2F8E030 	 str r3,[r2,#224]
1169:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_hs_test_mode_j();
 3367              	 .loc 6 1169 0
 3368 0018 054A     	 ldr r2,.L201
 3369 001a 054B     	 ldr r3,.L201
 3370 001c D3F8E030 	 ldr r3,[r3,#224]
 3371 0020 43F00403 	 orr r3,r3,#4
 3372 0024 C2F8E030 	 str r3,[r2,#224]
1170:.././hal/sam3u1c/udphs_device.c **** }
 3373              	 .loc 6 1170 0
 3374 0028 00BF     	 nop
 3375 002a BD46     	 mov sp,r7
 3376              	.LCFI141:
 3377              	 .cfi_def_cfa_register 13
 3378              	 
 3379 002c 80BC     	 pop {r7}
 3380              	.LCFI142:
 3381              	 .cfi_restore 7
 3382              	 .cfi_def_cfa_offset 0
 3383 002e 7047     	 bx lr
 3384              	.L202:
 3385              	 .align 2
 3386              	.L201:
 3387 0030 00400A40 	 .word 1074413568
 3388              	 .cfi_endproc
 3389              	.LFE158:
 3391              	 .section .text.udd_test_mode_k,"ax",%progbits
 3392              	 .align 1
 3393              	 .global udd_test_mode_k
 3394              	 .syntax unified
 3395              	 .thumb
 3396              	 .thumb_func
 3397              	 .fpu softvfp
 3399              	udd_test_mode_k:
 3400              	.LFB159:
1171:.././hal/sam3u1c/udphs_device.c **** 
1172:.././hal/sam3u1c/udphs_device.c **** 
1173:.././hal/sam3u1c/udphs_device.c **** void udd_test_mode_k(void)
1174:.././hal/sam3u1c/udphs_device.c **** {
 3401              	 .loc 6 1174 0
 3402              	 .cfi_startproc
 3403              	 
 3404              	 
 3405              	 
 3406 0000 80B4     	 push {r7}
 3407              	.LCFI143:
 3408              	 .cfi_def_cfa_offset 4
 3409              	 .cfi_offset 7,-4
 3410 0002 00AF     	 add r7,sp,#0
 3411              	.LCFI144:
 3412              	 .cfi_def_cfa_register 7
1175:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_hs_test_mode();
 3413              	 .loc 6 1175 0
 3414 0004 0A4A     	 ldr r2,.L204
 3415 0006 0A4B     	 ldr r3,.L204
 3416 0008 D3F8E030 	 ldr r3,[r3,#224]
 3417 000c 23F00303 	 bic r3,r3,#3
 3418 0010 43F00203 	 orr r3,r3,#2
 3419 0014 C2F8E030 	 str r3,[r2,#224]
1176:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_hs_test_mode_k();
 3420              	 .loc 6 1176 0
 3421 0018 054A     	 ldr r2,.L204
 3422 001a 054B     	 ldr r3,.L204
 3423 001c D3F8E030 	 ldr r3,[r3,#224]
 3424 0020 43F00803 	 orr r3,r3,#8
 3425 0024 C2F8E030 	 str r3,[r2,#224]
1177:.././hal/sam3u1c/udphs_device.c **** }
 3426              	 .loc 6 1177 0
 3427 0028 00BF     	 nop
 3428 002a BD46     	 mov sp,r7
 3429              	.LCFI145:
 3430              	 .cfi_def_cfa_register 13
 3431              	 
 3432 002c 80BC     	 pop {r7}
 3433              	.LCFI146:
 3434              	 .cfi_restore 7
 3435              	 .cfi_def_cfa_offset 0
 3436 002e 7047     	 bx lr
 3437              	.L205:
 3438              	 .align 2
 3439              	.L204:
 3440 0030 00400A40 	 .word 1074413568
 3441              	 .cfi_endproc
 3442              	.LFE159:
 3444              	 .section .text.udd_test_mode_se0_nak,"ax",%progbits
 3445              	 .align 1
 3446              	 .global udd_test_mode_se0_nak
 3447              	 .syntax unified
 3448              	 .thumb
 3449              	 .thumb_func
 3450              	 .fpu softvfp
 3452              	udd_test_mode_se0_nak:
 3453              	.LFB160:
1178:.././hal/sam3u1c/udphs_device.c **** 
1179:.././hal/sam3u1c/udphs_device.c **** 
1180:.././hal/sam3u1c/udphs_device.c **** void udd_test_mode_se0_nak(void)
1181:.././hal/sam3u1c/udphs_device.c **** {
 3454              	 .loc 6 1181 0
 3455              	 .cfi_startproc
 3456              	 
 3457              	 
 3458              	 
 3459 0000 80B4     	 push {r7}
 3460              	.LCFI147:
 3461              	 .cfi_def_cfa_offset 4
 3462              	 .cfi_offset 7,-4
 3463 0002 00AF     	 add r7,sp,#0
 3464              	.LCFI148:
 3465              	 .cfi_def_cfa_register 7
1182:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_hs_test_mode();
 3466              	 .loc 6 1182 0
 3467 0004 064A     	 ldr r2,.L207
 3468 0006 064B     	 ldr r3,.L207
 3469 0008 D3F8E030 	 ldr r3,[r3,#224]
 3470 000c 23F00303 	 bic r3,r3,#3
 3471 0010 43F00203 	 orr r3,r3,#2
 3472 0014 C2F8E030 	 str r3,[r2,#224]
1183:.././hal/sam3u1c/udphs_device.c **** }
 3473              	 .loc 6 1183 0
 3474 0018 00BF     	 nop
 3475 001a BD46     	 mov sp,r7
 3476              	.LCFI149:
 3477              	 .cfi_def_cfa_register 13
 3478              	 
 3479 001c 80BC     	 pop {r7}
 3480              	.LCFI150:
 3481              	 .cfi_restore 7
 3482              	 .cfi_def_cfa_offset 0
 3483 001e 7047     	 bx lr
 3484              	.L208:
 3485              	 .align 2
 3486              	.L207:
 3487 0020 00400A40 	 .word 1074413568
 3488              	 .cfi_endproc
 3489              	.LFE160:
 3491              	 .section .rodata
 3492              	 .align 2
 3493              	.LC0:
 3494 0000 00       	 .byte 0
 3495 0001 00       	 .byte 0
 3496 0002 00       	 .byte 0
 3497 0003 00       	 .byte 0
 3498 0004 00       	 .byte 0
 3499 0005 00       	 .byte 0
 3500 0006 00       	 .byte 0
 3501 0007 00       	 .byte 0
 3502 0008 00       	 .byte 0
 3503 0009 AA       	 .byte -86
 3504 000a AA       	 .byte -86
 3505 000b AA       	 .byte -86
 3506 000c AA       	 .byte -86
 3507 000d AA       	 .byte -86
 3508 000e AA       	 .byte -86
 3509 000f AA       	 .byte -86
 3510 0010 AA       	 .byte -86
 3511 0011 EE       	 .byte -18
 3512 0012 EE       	 .byte -18
 3513 0013 EE       	 .byte -18
 3514 0014 EE       	 .byte -18
 3515 0015 EE       	 .byte -18
 3516 0016 EE       	 .byte -18
 3517 0017 EE       	 .byte -18
 3518 0018 EE       	 .byte -18
 3519 0019 FE       	 .byte -2
 3520 001a FF       	 .byte -1
 3521 001b FF       	 .byte -1
 3522 001c FF       	 .byte -1
 3523 001d FF       	 .byte -1
 3524 001e FF       	 .byte -1
 3525 001f FF       	 .byte -1
 3526 0020 FF       	 .byte -1
 3527 0021 FF       	 .byte -1
 3528 0022 FF       	 .byte -1
 3529 0023 FF       	 .byte -1
 3530 0024 FF       	 .byte -1
 3531 0025 7F       	 .byte 127
 3532 0026 BF       	 .byte -65
 3533 0027 DF       	 .byte -33
 3534 0028 EF       	 .byte -17
 3535 0029 F7       	 .byte -9
 3536 002a FB       	 .byte -5
 3537 002b FD       	 .byte -3
 3538 002c FC       	 .byte -4
 3539 002d 7E       	 .byte 126
 3540 002e BF       	 .byte -65
 3541 002f DF       	 .byte -33
 3542 0030 EF       	 .byte -17
 3543 0031 F7       	 .byte -9
 3544 0032 FB       	 .byte -5
 3545 0033 FD       	 .byte -3
 3546 0034 7E       	 .byte 126
 3547              	 .section .text.udd_test_mode_packet,"ax",%progbits
 3548              	 .align 1
 3549              	 .global udd_test_mode_packet
 3550              	 .syntax unified
 3551              	 .thumb
 3552              	 .thumb_func
 3553              	 .fpu softvfp
 3555              	udd_test_mode_packet:
 3556              	.LFB161:
1184:.././hal/sam3u1c/udphs_device.c **** 
1185:.././hal/sam3u1c/udphs_device.c **** 
1186:.././hal/sam3u1c/udphs_device.c **** void udd_test_mode_packet(void)
1187:.././hal/sam3u1c/udphs_device.c **** {
 3557              	 .loc 6 1187 0
 3558              	 .cfi_startproc
 3559              	 
 3560              	 
 3561              	 
 3562 0000 B0B4     	 push {r4,r5,r7}
 3563              	.LCFI151:
 3564              	 .cfi_def_cfa_offset 12
 3565              	 .cfi_offset 4,-12
 3566              	 .cfi_offset 5,-8
 3567              	 .cfi_offset 7,-4
 3568 0002 93B0     	 sub sp,sp,#76
 3569              	.LCFI152:
 3570              	 .cfi_def_cfa_offset 88
 3571 0004 00AF     	 add r7,sp,#0
 3572              	.LCFI153:
 3573              	 .cfi_def_cfa_register 7
1188:.././hal/sam3u1c/udphs_device.c **** 	uint8_t i;
1189:.././hal/sam3u1c/udphs_device.c **** 	uint8_t *ptr_dest;
1190:.././hal/sam3u1c/udphs_device.c **** 	const uint8_t *ptr_src;
1191:.././hal/sam3u1c/udphs_device.c **** 
1192:.././hal/sam3u1c/udphs_device.c **** 	const uint8_t test_packet[] = {
 3574              	 .loc 6 1192 0
 3575 0006 2E4B     	 ldr r3,.L212
 3576 0008 3C1D     	 adds r4,r7,#4
 3577 000a 1D46     	 mov r5,r3
 3578 000c 0FCD     	 ldmia r5!,{r0,r1,r2,r3}
 3579 000e 0FC4     	 stmia r4!,{r0,r1,r2,r3}
 3580 0010 0FCD     	 ldmia r5!,{r0,r1,r2,r3}
 3581 0012 0FC4     	 stmia r4!,{r0,r1,r2,r3}
 3582 0014 0FCD     	 ldmia r5!,{r0,r1,r2,r3}
 3583 0016 0FC4     	 stmia r4!,{r0,r1,r2,r3}
 3584 0018 95E80300 	 ldm r5,{r0,r1}
 3585 001c 2060     	 str r0,[r4]
 3586 001e 0434     	 adds r4,r4,#4
 3587 0020 2170     	 strb r1,[r4]
1193:.././hal/sam3u1c/udphs_device.c **** 		// 00000000 * 9
1194:.././hal/sam3u1c/udphs_device.c **** 		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
1195:.././hal/sam3u1c/udphs_device.c **** 		// 01010101 * 8
1196:.././hal/sam3u1c/udphs_device.c **** 		0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA, 0xAA,
1197:.././hal/sam3u1c/udphs_device.c **** 		// 01110111 * 8
1198:.././hal/sam3u1c/udphs_device.c **** 		0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE, 0xEE,
1199:.././hal/sam3u1c/udphs_device.c **** 		// 0, {111111S * 15}, 111111
1200:.././hal/sam3u1c/udphs_device.c **** 		0xFE, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF,
1201:.././hal/sam3u1c/udphs_device.c **** 				0xFF, 0xFF,
1202:.././hal/sam3u1c/udphs_device.c **** 		// S, 111111S, {0111111S * 7}
1203:.././hal/sam3u1c/udphs_device.c **** 		0x7F, 0xBF, 0xDF, 0xEF, 0xF7, 0xFB, 0xFD,
1204:.././hal/sam3u1c/udphs_device.c **** 		// 00111111, {S0111111 * 9}, S0
1205:.././hal/sam3u1c/udphs_device.c **** 		0xFC, 0x7E, 0xBF, 0xDF, 0xEF, 0xF7, 0xFB, 0xFD, 0x7E
1206:.././hal/sam3u1c/udphs_device.c **** 	};
1207:.././hal/sam3u1c/udphs_device.c **** 
1208:.././hal/sam3u1c/udphs_device.c **** 	// Reconfigure control endpoint to bulk IN endpoint
1209:.././hal/sam3u1c/udphs_device.c **** 	udd_disable_endpoint(0);
 3588              	 .loc 6 1209 0
 3589 0022 284B     	 ldr r3,.L212+4
 3590 0024 0122     	 movs r2,#1
 3591 0026 C3F80821 	 str r2,[r3,#264]
1210:.././hal/sam3u1c/udphs_device.c **** 	udd_configure_endpoint(0, // endpoint number: 0
 3592              	 .loc 6 1210 0
 3593 002a 264A     	 ldr r2,.L212+4
 3594 002c 254B     	 ldr r3,.L212+4
 3595 002e D3F80031 	 ldr r3,[r3,#256]
 3596 0032 23F47F73 	 bic r3,r3,#1020
 3597 0036 23F00303 	 bic r3,r3,#3
 3598 003a 43F06B03 	 orr r3,r3,#107
 3599 003e C2F80031 	 str r3,[r2,#256]
1211:.././hal/sam3u1c/udphs_device.c **** 			USB_EP_TYPE_BULK, // Type: bulk
1212:.././hal/sam3u1c/udphs_device.c **** 			1, // dir: IN
1213:.././hal/sam3u1c/udphs_device.c **** 			64, //Size
1214:.././hal/sam3u1c/udphs_device.c **** 			1, // Bank Number
1215:.././hal/sam3u1c/udphs_device.c **** 			0); // NB Trans (not used for bulk ept)
1216:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_endpoint(0);
 3600              	 .loc 6 1216 0
 3601 0042 204B     	 ldr r3,.L212+4
 3602 0044 0122     	 movs r2,#1
 3603 0046 C3F80421 	 str r2,[r3,#260]
1217:.././hal/sam3u1c/udphs_device.c **** 
1218:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_hs_test_mode();
 3604              	 .loc 6 1218 0
 3605 004a 1E4A     	 ldr r2,.L212+4
 3606 004c 1D4B     	 ldr r3,.L212+4
 3607 004e D3F8E030 	 ldr r3,[r3,#224]
 3608 0052 23F00303 	 bic r3,r3,#3
 3609 0056 43F00203 	 orr r3,r3,#2
 3610 005a C2F8E030 	 str r3,[r2,#224]
1219:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_hs_test_mode_packet();
 3611              	 .loc 6 1219 0
 3612 005e 194A     	 ldr r2,.L212+4
 3613 0060 184B     	 ldr r3,.L212+4
 3614 0062 D3F8E030 	 ldr r3,[r3,#224]
 3615 0066 43F01003 	 orr r3,r3,#16
 3616 006a C2F8E030 	 str r3,[r2,#224]
1220:.././hal/sam3u1c/udphs_device.c **** 
1221:.././hal/sam3u1c/udphs_device.c **** 	// Send packet on endpoint 0
1222:.././hal/sam3u1c/udphs_device.c **** 	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
 3617              	 .loc 6 1222 0
 3618 006e 164B     	 ldr r3,.L212+8
 3619 0070 3B64     	 str r3,[r7,#64]
1223:.././hal/sam3u1c/udphs_device.c **** 	ptr_src = test_packet;
 3620              	 .loc 6 1223 0
 3621 0072 3B1D     	 adds r3,r7,#4
 3622 0074 FB63     	 str r3,[r7,#60]
1224:.././hal/sam3u1c/udphs_device.c **** 
1225:.././hal/sam3u1c/udphs_device.c **** 	for (i = 0; i < sizeof(test_packet); i++) {
 3623              	 .loc 6 1225 0
 3624 0076 0023     	 movs r3,#0
 3625 0078 87F84730 	 strb r3,[r7,#71]
 3626 007c 0CE0     	 b .L210
 3627              	.L211:
1226:.././hal/sam3u1c/udphs_device.c **** 		*ptr_dest++ = *ptr_src++;
 3628              	 .loc 6 1226 0 discriminator 3
 3629 007e 3B6C     	 ldr r3,[r7,#64]
 3630 0080 5A1C     	 adds r2,r3,#1
 3631 0082 3A64     	 str r2,[r7,#64]
 3632 0084 FA6B     	 ldr r2,[r7,#60]
 3633 0086 511C     	 adds r1,r2,#1
 3634 0088 F963     	 str r1,[r7,#60]
 3635 008a 1278     	 ldrb r2,[r2]
 3636 008c 1A70     	 strb r2,[r3]
1225:.././hal/sam3u1c/udphs_device.c **** 		*ptr_dest++ = *ptr_src++;
 3637              	 .loc 6 1225 0 discriminator 3
 3638 008e 97F84730 	 ldrb r3,[r7,#71]
 3639 0092 0133     	 adds r3,r3,#1
 3640 0094 87F84730 	 strb r3,[r7,#71]
 3641              	.L210:
1225:.././hal/sam3u1c/udphs_device.c **** 		*ptr_dest++ = *ptr_src++;
 3642              	 .loc 6 1225 0 is_stmt 0 discriminator 1
 3643 0098 97F84730 	 ldrb r3,[r7,#71]
 3644 009c 342B     	 cmp r3,#52
 3645 009e EED9     	 bls .L211
1227:.././hal/sam3u1c/udphs_device.c **** 	}
1228:.././hal/sam3u1c/udphs_device.c **** 	// Validate and send the data available in the control endpoint buffer
1229:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_in_send(0);
 3646              	 .loc 6 1229 0 is_stmt 1
 3647 00a0 084B     	 ldr r3,.L212+4
 3648 00a2 4FF48062 	 mov r2,#1024
 3649 00a6 C3F81821 	 str r2,[r3,#280]
1230:.././hal/sam3u1c/udphs_device.c **** 	udd_raise_tx_pkt_ready(0);
 3650              	 .loc 6 1230 0
 3651 00aa 064B     	 ldr r3,.L212+4
 3652 00ac 4FF40062 	 mov r2,#2048
 3653 00b0 C3F81421 	 str r2,[r3,#276]
1231:.././hal/sam3u1c/udphs_device.c **** }
 3654              	 .loc 6 1231 0
 3655 00b4 00BF     	 nop
 3656 00b6 4C37     	 adds r7,r7,#76
 3657              	.LCFI154:
 3658              	 .cfi_def_cfa_offset 12
 3659 00b8 BD46     	 mov sp,r7
 3660              	.LCFI155:
 3661              	 .cfi_def_cfa_register 13
 3662              	 
 3663 00ba B0BC     	 pop {r4,r5,r7}
 3664              	.LCFI156:
 3665              	 .cfi_restore 7
 3666              	 .cfi_restore 5
 3667              	 .cfi_restore 4
 3668              	 .cfi_def_cfa_offset 0
 3669 00bc 7047     	 bx lr
 3670              	.L213:
 3671 00be 00BF     	 .align 2
 3672              	.L212:
 3673 00c0 00000000 	 .word .LC0
 3674 00c4 00400A40 	 .word 1074413568
 3675 00c8 00001820 	 .word 538443776
 3676              	 .cfi_endproc
 3677              	.LFE161:
 3679              	 .section .text.udd_reset_ep_ctrl,"ax",%progbits
 3680              	 .align 1
 3681              	 .syntax unified
 3682              	 .thumb
 3683              	 .thumb_func
 3684              	 .fpu softvfp
 3686              	udd_reset_ep_ctrl:
 3687              	.LFB162:
1232:.././hal/sam3u1c/udphs_device.c **** #endif // USB_DEVICE_HS_SUPPORT
1233:.././hal/sam3u1c/udphs_device.c **** 
1234:.././hal/sam3u1c/udphs_device.c **** 
1235:.././hal/sam3u1c/udphs_device.c **** 
1236:.././hal/sam3u1c/udphs_device.c **** //--------------------------------------------------------
1237:.././hal/sam3u1c/udphs_device.c **** //--- INTERNAL ROUTINES TO MANAGED THE CONTROL ENDPOINT
1238:.././hal/sam3u1c/udphs_device.c **** 
1239:.././hal/sam3u1c/udphs_device.c **** static void udd_reset_ep_ctrl(void)
1240:.././hal/sam3u1c/udphs_device.c **** {
 3688              	 .loc 6 1240 0
 3689              	 .cfi_startproc
 3690              	 
 3691              	 
 3692 0000 80B5     	 push {r7,lr}
 3693              	.LCFI157:
 3694              	 .cfi_def_cfa_offset 8
 3695              	 .cfi_offset 7,-8
 3696              	 .cfi_offset 14,-4
 3697 0002 82B0     	 sub sp,sp,#8
 3698              	.LCFI158:
 3699              	 .cfi_def_cfa_offset 16
 3700 0004 00AF     	 add r7,sp,#0
 3701              	.LCFI159:
 3702              	 .cfi_def_cfa_register 7
1241:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
1242:.././hal/sam3u1c/udphs_device.c **** 
1243:.././hal/sam3u1c/udphs_device.c **** 	// Reset USB address to 0
1244:.././hal/sam3u1c/udphs_device.c **** 	udd_configure_address(0);
 3703              	 .loc 6 1244 0
 3704 0006 1B4A     	 ldr r2,.L215
 3705 0008 1A4B     	 ldr r3,.L215
 3706 000a 1B68     	 ldr r3,[r3]
 3707 000c 23F07F03 	 bic r3,r3,#127
 3708 0010 1360     	 str r3,[r2]
1245:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_address();
 3709              	 .loc 6 1245 0
 3710 0012 184A     	 ldr r2,.L215
 3711 0014 174B     	 ldr r3,.L215
 3712 0016 1B68     	 ldr r3,[r3]
 3713 0018 43F08003 	 orr r3,r3,#128
 3714 001c 1360     	 str r3,[r2]
1246:.././hal/sam3u1c/udphs_device.c **** 
1247:.././hal/sam3u1c/udphs_device.c **** 	// Alloc and configure control endpoint
1248:.././hal/sam3u1c/udphs_device.c **** 	udd_configure_endpoint(0,
 3715              	 .loc 6 1248 0
 3716 001e 154A     	 ldr r2,.L215
 3717 0020 144B     	 ldr r3,.L215
 3718 0022 D3F80031 	 ldr r3,[r3,#256]
 3719 0026 23F47F73 	 bic r3,r3,#1020
 3720 002a 23F00303 	 bic r3,r3,#3
 3721 002e 43F04303 	 orr r3,r3,#67
 3722 0032 C2F80031 	 str r3,[r2,#256]
1249:.././hal/sam3u1c/udphs_device.c **** 			USB_EP_TYPE_CONTROL,
1250:.././hal/sam3u1c/udphs_device.c **** 			0,
1251:.././hal/sam3u1c/udphs_device.c **** 			USB_DEVICE_EP_CTRL_SIZE,
1252:.././hal/sam3u1c/udphs_device.c **** 			UDPHS_EPTCFG_BK_NUMBER_1 >> UDPHS_EPTCFG_BK_NUMBER_Pos,
1253:.././hal/sam3u1c/udphs_device.c **** 			0);
1254:.././hal/sam3u1c/udphs_device.c **** 
1255:.././hal/sam3u1c/udphs_device.c **** 	dbg_print("rst(0:%08x) ", UDPHS->UDPHS_EPT[0].UDPHS_EPTCFG);
1256:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_endpoint(0);
 3723              	 .loc 6 1256 0
 3724 0036 0F4B     	 ldr r3,.L215
 3725 0038 0122     	 movs r2,#1
 3726 003a C3F80421 	 str r2,[r3,#260]
1257:.././hal/sam3u1c/udphs_device.c **** 	flags = cpu_irq_save();
 3727              	 .loc 6 1257 0
 3728 003e 0E4B     	 ldr r3,.L215+4
 3729 0040 9847     	 blx r3
 3730              	.LVL59:
 3731 0042 7860     	 str r0,[r7,#4]
1258:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_setup_received_interrupt(0);
 3732              	 .loc 6 1258 0
 3733 0044 0B4B     	 ldr r3,.L215
 3734 0046 4FF48052 	 mov r2,#4096
 3735 004a C3F80421 	 str r2,[r3,#260]
1259:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_out_received_interrupt(0);
 3736              	 .loc 6 1259 0
 3737 004e 094B     	 ldr r3,.L215
 3738 0050 4FF40072 	 mov r2,#512
 3739 0054 C3F80421 	 str r2,[r3,#260]
1260:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_endpoint_interrupt(0);
 3740              	 .loc 6 1260 0
 3741 0058 064A     	 ldr r2,.L215
 3742 005a 064B     	 ldr r3,.L215
 3743 005c 1B69     	 ldr r3,[r3,#16]
 3744 005e 43F48073 	 orr r3,r3,#256
 3745 0062 1361     	 str r3,[r2,#16]
1261:.././hal/sam3u1c/udphs_device.c **** 	cpu_irq_restore(flags);
 3746              	 .loc 6 1261 0
 3747 0064 7868     	 ldr r0,[r7,#4]
 3748 0066 054B     	 ldr r3,.L215+8
 3749 0068 9847     	 blx r3
 3750              	.LVL60:
1262:.././hal/sam3u1c/udphs_device.c **** }
 3751              	 .loc 6 1262 0
 3752 006a 00BF     	 nop
 3753 006c 0837     	 adds r7,r7,#8
 3754              	.LCFI160:
 3755              	 .cfi_def_cfa_offset 8
 3756 006e BD46     	 mov sp,r7
 3757              	.LCFI161:
 3758              	 .cfi_def_cfa_register 13
 3759              	 
 3760 0070 80BD     	 pop {r7,pc}
 3761              	.L216:
 3762 0072 00BF     	 .align 2
 3763              	.L215:
 3764 0074 00400A40 	 .word 1074413568
 3765 0078 00000000 	 .word cpu_irq_save
 3766 007c 00000000 	 .word cpu_irq_restore
 3767              	 .cfi_endproc
 3768              	.LFE162:
 3770              	 .section .text.udd_ctrl_init,"ax",%progbits
 3771              	 .align 1
 3772              	 .syntax unified
 3773              	 .thumb
 3774              	 .thumb_func
 3775              	 .fpu softvfp
 3777              	udd_ctrl_init:
 3778              	.LFB163:
1263:.././hal/sam3u1c/udphs_device.c **** 
1264:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_init(void)
1265:.././hal/sam3u1c/udphs_device.c **** {
 3779              	 .loc 6 1265 0
 3780              	 .cfi_startproc
 3781              	 
 3782              	 
 3783 0000 80B5     	 push {r7,lr}
 3784              	.LCFI162:
 3785              	 .cfi_def_cfa_offset 8
 3786              	 .cfi_offset 7,-8
 3787              	 .cfi_offset 14,-4
 3788 0002 82B0     	 sub sp,sp,#8
 3789              	.LCFI163:
 3790              	 .cfi_def_cfa_offset 16
 3791 0004 00AF     	 add r7,sp,#0
 3792              	.LCFI164:
 3793              	 .cfi_def_cfa_register 7
1266:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
1267:.././hal/sam3u1c/udphs_device.c **** 
1268:.././hal/sam3u1c/udphs_device.c **** 	dbg_print("ctlInit ");
1269:.././hal/sam3u1c/udphs_device.c **** 
1270:.././hal/sam3u1c/udphs_device.c **** 	flags = cpu_irq_save();
 3794              	 .loc 6 1270 0
 3795 0006 104B     	 ldr r3,.L218
 3796 0008 9847     	 blx r3
 3797              	.LVL61:
 3798 000a 7860     	 str r0,[r7,#4]
1271:.././hal/sam3u1c/udphs_device.c **** 	// In case of abort of IN Data Phase:
1272:.././hal/sam3u1c/udphs_device.c **** 	// No need to abort IN transfer (rise TXINI),
1273:.././hal/sam3u1c/udphs_device.c **** 	// because it is automatically done by hardware when a Setup packet is received.
1274:.././hal/sam3u1c/udphs_device.c **** 	// But the interrupt must be disabled to don't generate interrupt TXINI
1275:.././hal/sam3u1c/udphs_device.c **** 	// after SETUP reception.
1276:.././hal/sam3u1c/udphs_device.c **** 	udd_disable_in_send_interrupt(0);
 3799              	 .loc 6 1276 0
 3800 000c 0F4B     	 ldr r3,.L218+4
 3801 000e 4FF48062 	 mov r2,#1024
 3802 0012 C3F80821 	 str r2,[r3,#264]
1277:.././hal/sam3u1c/udphs_device.c **** 	cpu_irq_restore(flags);
 3803              	 .loc 6 1277 0
 3804 0016 7868     	 ldr r0,[r7,#4]
 3805 0018 0D4B     	 ldr r3,.L218+8
 3806 001a 9847     	 blx r3
 3807              	.LVL62:
1278:.././hal/sam3u1c/udphs_device.c **** 
1279:.././hal/sam3u1c/udphs_device.c **** 	// In case of OUT ZLP event is no processed before Setup event occurs
1280:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_out_received(0);
 3808              	 .loc 6 1280 0
 3809 001c 0B4B     	 ldr r3,.L218+4
 3810 001e 4FF40072 	 mov r2,#512
 3811 0022 C3F81821 	 str r2,[r3,#280]
1281:.././hal/sam3u1c/udphs_device.c **** 
1282:.././hal/sam3u1c/udphs_device.c **** 	udd_g_ctrlreq.callback = NULL;
 3812              	 .loc 6 1282 0
 3813 0026 0B4B     	 ldr r3,.L218+12
 3814 0028 0022     	 movs r2,#0
 3815 002a 1A61     	 str r2,[r3,#16]
1283:.././hal/sam3u1c/udphs_device.c **** 	udd_g_ctrlreq.over_under_run = NULL;
 3816              	 .loc 6 1283 0
 3817 002c 094B     	 ldr r3,.L218+12
 3818 002e 0022     	 movs r2,#0
 3819 0030 5A61     	 str r2,[r3,#20]
1284:.././hal/sam3u1c/udphs_device.c **** 	udd_g_ctrlreq.payload_size = 0;
 3820              	 .loc 6 1284 0
 3821 0032 084B     	 ldr r3,.L218+12
 3822 0034 0022     	 movs r2,#0
 3823 0036 9A81     	 strh r2,[r3,#12]
1285:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_control_state = UDD_EPCTRL_SETUP;
 3824              	 .loc 6 1285 0
 3825 0038 074B     	 ldr r3,.L218+16
 3826 003a 0022     	 movs r2,#0
 3827 003c 1A70     	 strb r2,[r3]
1286:.././hal/sam3u1c/udphs_device.c **** }
 3828              	 .loc 6 1286 0
 3829 003e 00BF     	 nop
 3830 0040 0837     	 adds r7,r7,#8
 3831              	.LCFI165:
 3832              	 .cfi_def_cfa_offset 8
 3833 0042 BD46     	 mov sp,r7
 3834              	.LCFI166:
 3835              	 .cfi_def_cfa_register 13
 3836              	 
 3837 0044 80BD     	 pop {r7,pc}
 3838              	.L219:
 3839 0046 00BF     	 .align 2
 3840              	.L218:
 3841 0048 00000000 	 .word cpu_irq_save
 3842 004c 00400A40 	 .word 1074413568
 3843 0050 00000000 	 .word cpu_irq_restore
 3844 0054 00000000 	 .word udd_g_ctrlreq
 3845 0058 00000000 	 .word udd_ep_control_state
 3846              	 .cfi_endproc
 3847              	.LFE163:
 3849              	 .section .text.udd_ctrl_setup_received,"ax",%progbits
 3850              	 .align 1
 3851              	 .syntax unified
 3852              	 .thumb
 3853              	 .thumb_func
 3854              	 .fpu softvfp
 3856              	udd_ctrl_setup_received:
 3857              	.LFB164:
1287:.././hal/sam3u1c/udphs_device.c **** 
1288:.././hal/sam3u1c/udphs_device.c **** 
1289:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_setup_received(void)
1290:.././hal/sam3u1c/udphs_device.c **** {
 3858              	 .loc 6 1290 0
 3859              	 .cfi_startproc
 3860              	 
 3861              	 
 3862 0000 80B5     	 push {r7,lr}
 3863              	.LCFI167:
 3864              	 .cfi_def_cfa_offset 8
 3865              	 .cfi_offset 7,-8
 3866              	 .cfi_offset 14,-4
 3867 0002 84B0     	 sub sp,sp,#16
 3868              	.LCFI168:
 3869              	 .cfi_def_cfa_offset 24
 3870 0004 00AF     	 add r7,sp,#0
 3871              	.LCFI169:
 3872              	 .cfi_def_cfa_register 7
1291:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
1292:.././hal/sam3u1c/udphs_device.c **** 	uint8_t i;
1293:.././hal/sam3u1c/udphs_device.c **** 
1294:.././hal/sam3u1c/udphs_device.c **** 	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
 3873              	 .loc 6 1294 0
 3874 0006 404B     	 ldr r3,.L229
 3875 0008 1B78     	 ldrb r3,[r3]
 3876 000a 002B     	 cmp r3,#0
 3877 000c 03D0     	 beq .L221
1295:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("sErr ");
1296:.././hal/sam3u1c/udphs_device.c **** 		// May be a hidden DATA or ZLP phase
1297:.././hal/sam3u1c/udphs_device.c **** 		// or protocol abort
1298:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_endofrequest();
 3878              	 .loc 6 1298 0
 3879 000e 3F4B     	 ldr r3,.L229+4
 3880 0010 9847     	 blx r3
 3881              	.LVL63:
1299:.././hal/sam3u1c/udphs_device.c **** 
1300:.././hal/sam3u1c/udphs_device.c **** 		// Reinitializes control endpoint management
1301:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_init();
 3882              	 .loc 6 1301 0
 3883 0012 3F4B     	 ldr r3,.L229+8
 3884 0014 9847     	 blx r3
 3885              	.LVL64:
 3886              	.L221:
1302:.././hal/sam3u1c/udphs_device.c **** 	}
1303:.././hal/sam3u1c/udphs_device.c **** 	// Fill setup request structure
1304:.././hal/sam3u1c/udphs_device.c **** 	if (8 != udd_byte_count(0)) {
 3887              	 .loc 6 1304 0
 3888 0016 3F4B     	 ldr r3,.L229+12
 3889 0018 D3F81C31 	 ldr r3,[r3,#284]
 3890 001c 1B0D     	 lsrs r3,r3,#20
 3891 001e C3F30A03 	 ubfx r3,r3,#0,#11
 3892 0022 082B     	 cmp r3,#8
 3893 0024 07D0     	 beq .L222
1305:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("cntErr ");
1306:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_stall_data();
 3894              	 .loc 6 1306 0
 3895 0026 3C4B     	 ldr r3,.L229+16
 3896 0028 9847     	 blx r3
 3897              	.LVL65:
1307:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_setup_received(0);
 3898              	 .loc 6 1307 0
 3899 002a 3A4B     	 ldr r3,.L229+12
 3900 002c 4FF48052 	 mov r2,#4096
 3901 0030 C3F81821 	 str r2,[r3,#280]
1308:.././hal/sam3u1c/udphs_device.c **** 		return; // Error data number doesn't correspond to SETUP packet
 3902              	 .loc 6 1308 0
 3903 0034 64E0     	 b .L220
 3904              	.L222:
1309:.././hal/sam3u1c/udphs_device.c **** 	}
1310:.././hal/sam3u1c/udphs_device.c **** 
1311:.././hal/sam3u1c/udphs_device.c **** 	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
 3905              	 .loc 6 1311 0
 3906 0036 394B     	 ldr r3,.L229+20
 3907 0038 BB60     	 str r3,[r7,#8]
1312:.././hal/sam3u1c/udphs_device.c **** 	for (i = 0; i < 8; i++) {
 3908              	 .loc 6 1312 0
 3909 003a 0023     	 movs r3,#0
 3910 003c FB73     	 strb r3,[r7,#15]
 3911 003e 0AE0     	 b .L224
 3912              	.L225:
1313:.././hal/sam3u1c/udphs_device.c **** 		((uint8_t *) & udd_g_ctrlreq.req)[i] = *ptr++;
 3913              	 .loc 6 1313 0 discriminator 3
 3914 0040 FB7B     	 ldrb r3,[r7,#15]
 3915 0042 374A     	 ldr r2,.L229+24
 3916 0044 1A44     	 add r2,r2,r3
 3917 0046 BB68     	 ldr r3,[r7,#8]
 3918 0048 591C     	 adds r1,r3,#1
 3919 004a B960     	 str r1,[r7,#8]
 3920 004c 1B78     	 ldrb r3,[r3]
 3921 004e 1370     	 strb r3,[r2]
1312:.././hal/sam3u1c/udphs_device.c **** 	for (i = 0; i < 8; i++) {
 3922              	 .loc 6 1312 0 discriminator 3
 3923 0050 FB7B     	 ldrb r3,[r7,#15]
 3924 0052 0133     	 adds r3,r3,#1
 3925 0054 FB73     	 strb r3,[r7,#15]
 3926              	.L224:
1312:.././hal/sam3u1c/udphs_device.c **** 	for (i = 0; i < 8; i++) {
 3927              	 .loc 6 1312 0 is_stmt 0 discriminator 1
 3928 0056 FB7B     	 ldrb r3,[r7,#15]
 3929 0058 072B     	 cmp r3,#7
 3930 005a F1D9     	 bls .L225
1314:.././hal/sam3u1c/udphs_device.c **** 	}
1315:.././hal/sam3u1c/udphs_device.c **** 	// Manage LSB/MSB to fit with CPU usage
1316:.././hal/sam3u1c/udphs_device.c **** 	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
 3931              	 .loc 6 1316 0 is_stmt 1
 3932 005c 304B     	 ldr r3,.L229+24
 3933 005e 5A88     	 ldrh r2,[r3,#2]
 3934 0060 2F4B     	 ldr r3,.L229+24
 3935 0062 5A80     	 strh r2,[r3,#2]
1317:.././hal/sam3u1c/udphs_device.c **** 	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
 3936              	 .loc 6 1317 0
 3937 0064 2E4B     	 ldr r3,.L229+24
 3938 0066 9A88     	 ldrh r2,[r3,#4]
 3939 0068 2D4B     	 ldr r3,.L229+24
 3940 006a 9A80     	 strh r2,[r3,#4]
1318:.././hal/sam3u1c/udphs_device.c **** 	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
 3941              	 .loc 6 1318 0
 3942 006c 2C4B     	 ldr r3,.L229+24
 3943 006e DA88     	 ldrh r2,[r3,#6]
 3944 0070 2B4B     	 ldr r3,.L229+24
 3945 0072 DA80     	 strh r2,[r3,#6]
1319:.././hal/sam3u1c/udphs_device.c **** 	dbg_print("(%x %x %x %x %x) ",
1320:.././hal/sam3u1c/udphs_device.c **** 			udd_g_ctrlreq.req.bRequest, udd_g_ctrlreq.req.bmRequestType,
1321:.././hal/sam3u1c/udphs_device.c **** 			udd_g_ctrlreq.req.wValue, udd_g_ctrlreq.req.wIndex,
1322:.././hal/sam3u1c/udphs_device.c **** 			udd_g_ctrlreq.req.wLength);
1323:.././hal/sam3u1c/udphs_device.c **** 
1324:.././hal/sam3u1c/udphs_device.c **** 	// Decode setup request
1325:.././hal/sam3u1c/udphs_device.c **** 	if (udc_process_setup() == false) {
 3946              	 .loc 6 1325 0
 3947 0074 2B4B     	 ldr r3,.L229+28
 3948 0076 9847     	 blx r3
 3949              	.LVL66:
 3950 0078 0346     	 mov r3,r0
 3951 007a 83F00103 	 eor r3,r3,#1
 3952 007e DBB2     	 uxtb r3,r3
 3953 0080 002B     	 cmp r3,#0
 3954 0082 07D0     	 beq .L226
1326:.././hal/sam3u1c/udphs_device.c **** 		// Setup request unknown then stall it
1327:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("ProcErr ");
1328:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_stall_data();
 3955              	 .loc 6 1328 0
 3956 0084 244B     	 ldr r3,.L229+16
 3957 0086 9847     	 blx r3
 3958              	.LVL67:
1329:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_setup_received(0);
 3959              	 .loc 6 1329 0
 3960 0088 224B     	 ldr r3,.L229+12
 3961 008a 4FF48052 	 mov r2,#4096
 3962 008e C3F81821 	 str r2,[r3,#280]
1330:.././hal/sam3u1c/udphs_device.c **** 		return;
 3963              	 .loc 6 1330 0
 3964 0092 35E0     	 b .L220
 3965              	.L226:
1331:.././hal/sam3u1c/udphs_device.c **** 	}
1332:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_setup_received(0);
 3966              	 .loc 6 1332 0
 3967 0094 1F4B     	 ldr r3,.L229+12
 3968 0096 4FF48052 	 mov r2,#4096
 3969 009a C3F81821 	 str r2,[r3,#280]
1333:.././hal/sam3u1c/udphs_device.c **** 
1334:.././hal/sam3u1c/udphs_device.c **** 	if (Udd_setup_is_in()) {
 3970              	 .loc 6 1334 0
 3971 009e 204B     	 ldr r3,.L229+24
 3972 00a0 1B78     	 ldrb r3,[r3]
 3973 00a2 5BB2     	 sxtb r3,r3
 3974 00a4 002B     	 cmp r3,#0
 3975 00a6 0BDA     	 bge .L227
1335:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("_I ");
1336:.././hal/sam3u1c/udphs_device.c **** 		// IN data phase requested
1337:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_prev_payload_buf_cnt = 0;
 3976              	 .loc 6 1337 0
 3977 00a8 1F4B     	 ldr r3,.L229+32
 3978 00aa 0022     	 movs r2,#0
 3979 00ac 1A80     	 strh r2,[r3]
1338:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_payload_buf_cnt = 0;
 3980              	 .loc 6 1338 0
 3981 00ae 1F4B     	 ldr r3,.L229+36
 3982 00b0 0022     	 movs r2,#0
 3983 00b2 1A80     	 strh r2,[r3]
1339:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
 3984              	 .loc 6 1339 0
 3985 00b4 144B     	 ldr r3,.L229
 3986 00b6 0222     	 movs r2,#2
 3987 00b8 1A70     	 strb r2,[r3]
1340:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_in_sent(); // Send first data transfer
 3988              	 .loc 6 1340 0
 3989 00ba 1D4B     	 ldr r3,.L229+40
 3990 00bc 9847     	 blx r3
 3991              	.LVL68:
 3992 00be 1FE0     	 b .L220
 3993              	.L227:
1341:.././hal/sam3u1c/udphs_device.c **** 	} else {
1342:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("_O ");
1343:.././hal/sam3u1c/udphs_device.c **** 		if (0 == udd_g_ctrlreq.req.wLength) {
 3994              	 .loc 6 1343 0
 3995 00c0 174B     	 ldr r3,.L229+24
 3996 00c2 DB88     	 ldrh r3,[r3,#6]
 3997 00c4 002B     	 cmp r3,#0
 3998 00c6 02D1     	 bne .L228
1344:.././hal/sam3u1c/udphs_device.c **** 			// No data phase requested
1345:.././hal/sam3u1c/udphs_device.c **** 			dbg_print("Zl ");
1346:.././hal/sam3u1c/udphs_device.c **** 			// Send IN ZLP to ACK setup request
1347:.././hal/sam3u1c/udphs_device.c **** 			udd_ctrl_send_zlp_in();
 3999              	 .loc 6 1347 0
 4000 00c8 1A4B     	 ldr r3,.L229+44
 4001 00ca 9847     	 blx r3
 4002              	.LVL69:
1348:.././hal/sam3u1c/udphs_device.c **** 			return;
 4003              	 .loc 6 1348 0
 4004 00cc 18E0     	 b .L220
 4005              	.L228:
1349:.././hal/sam3u1c/udphs_device.c **** 		}
1350:.././hal/sam3u1c/udphs_device.c **** 		// OUT data phase requested
1351:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_prev_payload_buf_cnt = 0;
 4006              	 .loc 6 1351 0
 4007 00ce 164B     	 ldr r3,.L229+32
 4008 00d0 0022     	 movs r2,#0
 4009 00d2 1A80     	 strh r2,[r3]
1352:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_payload_buf_cnt = 0;
 4010              	 .loc 6 1352 0
 4011 00d4 154B     	 ldr r3,.L229+36
 4012 00d6 0022     	 movs r2,#0
 4013 00d8 1A80     	 strh r2,[r3]
1353:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
 4014              	 .loc 6 1353 0
 4015 00da 0B4B     	 ldr r3,.L229
 4016 00dc 0122     	 movs r2,#1
 4017 00de 1A70     	 strb r2,[r3]
1354:.././hal/sam3u1c/udphs_device.c **** 		// To detect a protocol error, enable nak interrupt on data IN phase
1355:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_nak_in(0);
 4018              	 .loc 6 1355 0
 4019 00e0 0C4B     	 ldr r3,.L229+12
 4020 00e2 4FF48042 	 mov r2,#16384
 4021 00e6 C3F81821 	 str r2,[r3,#280]
1356:.././hal/sam3u1c/udphs_device.c **** 		flags = cpu_irq_save();
 4022              	 .loc 6 1356 0
 4023 00ea 134B     	 ldr r3,.L229+48
 4024 00ec 9847     	 blx r3
 4025              	.LVL70:
 4026 00ee 7860     	 str r0,[r7,#4]
1357:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_nak_in_interrupt(0);
 4027              	 .loc 6 1357 0
 4028 00f0 084B     	 ldr r3,.L229+12
 4029 00f2 4FF48042 	 mov r2,#16384
 4030 00f6 C3F80421 	 str r2,[r3,#260]
1358:.././hal/sam3u1c/udphs_device.c **** 		cpu_irq_restore(flags);
 4031              	 .loc 6 1358 0
 4032 00fa 7868     	 ldr r0,[r7,#4]
 4033 00fc 0F4B     	 ldr r3,.L229+52
 4034 00fe 9847     	 blx r3
 4035              	.LVL71:
 4036              	.L220:
1359:.././hal/sam3u1c/udphs_device.c **** 	}
1360:.././hal/sam3u1c/udphs_device.c **** }
 4037              	 .loc 6 1360 0
 4038 0100 1037     	 adds r7,r7,#16
 4039              	.LCFI170:
 4040              	 .cfi_def_cfa_offset 8
 4041 0102 BD46     	 mov sp,r7
 4042              	.LCFI171:
 4043              	 .cfi_def_cfa_register 13
 4044              	 
 4045 0104 80BD     	 pop {r7,pc}
 4046              	.L230:
 4047 0106 00BF     	 .align 2
 4048              	.L229:
 4049 0108 00000000 	 .word udd_ep_control_state
 4050 010c 00000000 	 .word udd_ctrl_endofrequest
 4051 0110 00000000 	 .word udd_ctrl_init
 4052 0114 00400A40 	 .word 1074413568
 4053 0118 00000000 	 .word udd_ctrl_stall_data
 4054 011c 00001820 	 .word 538443776
 4055 0120 00000000 	 .word udd_g_ctrlreq
 4056 0124 00000000 	 .word udc_process_setup
 4057 0128 00000000 	 .word udd_ctrl_prev_payload_buf_cnt
 4058 012c 00000000 	 .word udd_ctrl_payload_buf_cnt
 4059 0130 00000000 	 .word udd_ctrl_in_sent
 4060 0134 00000000 	 .word udd_ctrl_send_zlp_in
 4061 0138 00000000 	 .word cpu_irq_save
 4062 013c 00000000 	 .word cpu_irq_restore
 4063              	 .cfi_endproc
 4064              	.LFE164:
 4066              	 .section .text.udd_ctrl_in_sent,"ax",%progbits
 4067              	 .align 1
 4068              	 .syntax unified
 4069              	 .thumb
 4070              	 .thumb_func
 4071              	 .fpu softvfp
 4073              	udd_ctrl_in_sent:
 4074              	.LFB165:
1361:.././hal/sam3u1c/udphs_device.c **** 
1362:.././hal/sam3u1c/udphs_device.c **** 
1363:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_in_sent(void)
1364:.././hal/sam3u1c/udphs_device.c **** {
 4075              	 .loc 6 1364 0
 4076              	 .cfi_startproc
 4077              	 
 4078              	 
 4079 0000 80B5     	 push {r7,lr}
 4080              	.LCFI172:
 4081              	 .cfi_def_cfa_offset 8
 4082              	 .cfi_offset 7,-8
 4083              	 .cfi_offset 14,-4
 4084 0002 84B0     	 sub sp,sp,#16
 4085              	.LCFI173:
 4086              	 .cfi_def_cfa_offset 24
 4087 0004 00AF     	 add r7,sp,#0
 4088              	.LCFI174:
 4089              	 .cfi_def_cfa_register 7
1365:.././hal/sam3u1c/udphs_device.c **** 	static bool b_shortpacket = false;
1366:.././hal/sam3u1c/udphs_device.c **** 	uint16_t nb_remain;
1367:.././hal/sam3u1c/udphs_device.c **** 	uint8_t i;
1368:.././hal/sam3u1c/udphs_device.c **** 	uint8_t *ptr_dest, *ptr_src;
1369:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
1370:.././hal/sam3u1c/udphs_device.c **** 
1371:.././hal/sam3u1c/udphs_device.c **** 	flags = cpu_irq_save();
 4090              	 .loc 6 1371 0
 4091 0006 4C4B     	 ldr r3,.L242
 4092 0008 9847     	 blx r3
 4093              	.LVL72:
 4094 000a 3860     	 str r0,[r7]
1372:.././hal/sam3u1c/udphs_device.c **** 	udd_disable_in_send_interrupt(0);
 4095              	 .loc 6 1372 0
 4096 000c 4B4B     	 ldr r3,.L242+4
 4097 000e 4FF48062 	 mov r2,#1024
 4098 0012 C3F80821 	 str r2,[r3,#264]
1373:.././hal/sam3u1c/udphs_device.c **** 	cpu_irq_restore(flags);
 4099              	 .loc 6 1373 0
 4100 0016 3868     	 ldr r0,[r7]
 4101 0018 494B     	 ldr r3,.L242+8
 4102 001a 9847     	 blx r3
 4103              	.LVL73:
1374:.././hal/sam3u1c/udphs_device.c **** 
1375:.././hal/sam3u1c/udphs_device.c **** 	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
 4104              	 .loc 6 1375 0
 4105 001c 494B     	 ldr r3,.L242+12
 4106 001e 1B78     	 ldrb r3,[r3]
 4107 0020 032B     	 cmp r3,#3
 4108 0022 04D1     	 bne .L232
1376:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("ZlpE\n\r");
1377:.././hal/sam3u1c/udphs_device.c **** 		// ZLP on IN is sent, then valid end of setup request
1378:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_endofrequest();
 4109              	 .loc 6 1378 0
 4110 0024 484B     	 ldr r3,.L242+16
 4111 0026 9847     	 blx r3
 4112              	.LVL74:
1379:.././hal/sam3u1c/udphs_device.c **** 		// Reinitializes control endpoint management
1380:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_init();
 4113              	 .loc 6 1380 0
 4114 0028 484B     	 ldr r3,.L242+20
 4115 002a 9847     	 blx r3
 4116              	.LVL75:
1381:.././hal/sam3u1c/udphs_device.c **** 		return;
 4117              	 .loc 6 1381 0
 4118 002c 81E0     	 b .L231
 4119              	.L232:
1382:.././hal/sam3u1c/udphs_device.c **** 	}
1383:.././hal/sam3u1c/udphs_device.c **** 	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);
1384:.././hal/sam3u1c/udphs_device.c **** 
1385:.././hal/sam3u1c/udphs_device.c **** 	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
 4120              	 .loc 6 1385 0
 4121 002e 484B     	 ldr r3,.L242+24
 4122 0030 9A89     	 ldrh r2,[r3,#12]
 4123 0032 484B     	 ldr r3,.L242+28
 4124 0034 1B88     	 ldrh r3,[r3]
 4125 0036 D31A     	 subs r3,r2,r3
 4126 0038 FB81     	 strh r3,[r7,#14]
1386:.././hal/sam3u1c/udphs_device.c **** 	if (0 == nb_remain) {
 4127              	 .loc 6 1386 0
 4128 003a FB89     	 ldrh r3,[r7,#14]
 4129 003c 002B     	 cmp r3,#0
 4130 003e 27D1     	 bne .L234
1387:.././hal/sam3u1c/udphs_device.c **** 		// All content of current buffer payload are sent
1388:.././hal/sam3u1c/udphs_device.c **** 		// Update number of total data sending by previous payload buffer
1389:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
 4131              	 .loc 6 1389 0
 4132 0040 454B     	 ldr r3,.L242+32
 4133 0042 1A88     	 ldrh r2,[r3]
 4134 0044 434B     	 ldr r3,.L242+28
 4135 0046 1B88     	 ldrh r3,[r3]
 4136 0048 1344     	 add r3,r3,r2
 4137 004a 9AB2     	 uxth r2,r3
 4138 004c 424B     	 ldr r3,.L242+32
 4139 004e 1A80     	 strh r2,[r3]
1390:.././hal/sam3u1c/udphs_device.c **** 		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_buf_cnt)
 4140              	 .loc 6 1390 0
 4141 0050 3F4B     	 ldr r3,.L242+24
 4142 0052 DA88     	 ldrh r2,[r3,#6]
 4143 0054 404B     	 ldr r3,.L242+32
 4144 0056 1B88     	 ldrh r3,[r3]
 4145 0058 9A42     	 cmp r2,r3
 4146 005a 03D0     	 beq .L235
1391:.././hal/sam3u1c/udphs_device.c **** 				|| b_shortpacket) {
 4147              	 .loc 6 1391 0
 4148 005c 3F4B     	 ldr r3,.L242+36
 4149 005e 1B78     	 ldrb r3,[r3]
 4150 0060 002B     	 cmp r3,#0
 4151 0062 02D0     	 beq .L236
 4152              	.L235:
1392:.././hal/sam3u1c/udphs_device.c **** 			// All data requested are transfered or a short packet has been sent
1393:.././hal/sam3u1c/udphs_device.c **** 			// then it is the end of data phase.
1394:.././hal/sam3u1c/udphs_device.c **** 			// Generate an OUT ZLP for handshake phase.
1395:.././hal/sam3u1c/udphs_device.c **** 			dbg_print("_zO ");
1396:.././hal/sam3u1c/udphs_device.c **** 			udd_ctrl_send_zlp_out();
 4153              	 .loc 6 1396 0
 4154 0064 3E4B     	 ldr r3,.L242+40
 4155 0066 9847     	 blx r3
 4156              	.LVL76:
1397:.././hal/sam3u1c/udphs_device.c **** 			return;
 4157              	 .loc 6 1397 0
 4158 0068 63E0     	 b .L231
 4159              	.L236:
1398:.././hal/sam3u1c/udphs_device.c **** 		}
1399:.././hal/sam3u1c/udphs_device.c **** 		// Need of new buffer because the data phase is not complete
1400:.././hal/sam3u1c/udphs_device.c **** 		if ((!udd_g_ctrlreq.over_under_run)
 4160              	 .loc 6 1400 0
 4161 006a 394B     	 ldr r3,.L242+24
 4162 006c 5B69     	 ldr r3,[r3,#20]
 4163 006e 002B     	 cmp r3,#0
 4164 0070 0ED0     	 beq .L234
1401:.././hal/sam3u1c/udphs_device.c **** 				|| (!udd_g_ctrlreq.over_under_run())) {
 4165              	 .loc 6 1401 0
 4166 0072 374B     	 ldr r3,.L242+24
 4167 0074 5B69     	 ldr r3,[r3,#20]
 4168 0076 9847     	 blx r3
 4169              	.LVL77:
 4170 0078 0346     	 mov r3,r0
 4171 007a 83F00103 	 eor r3,r3,#1
 4172 007e DBB2     	 uxtb r3,r3
 4173 0080 002B     	 cmp r3,#0
 4174 0082 05D1     	 bne .L234
1402:.././hal/sam3u1c/udphs_device.c **** 			// Underrun then send zlp on IN
1403:.././hal/sam3u1c/udphs_device.c **** 			// Here nb_remain=0 and allows to send a IN ZLP
1404:.././hal/sam3u1c/udphs_device.c **** 		} else {
1405:.././hal/sam3u1c/udphs_device.c **** 			// A new payload buffer is given
1406:.././hal/sam3u1c/udphs_device.c **** 			udd_ctrl_payload_buf_cnt = 0;
 4175              	 .loc 6 1406 0
 4176 0084 334B     	 ldr r3,.L242+28
 4177 0086 0022     	 movs r2,#0
 4178 0088 1A80     	 strh r2,[r3]
1407:.././hal/sam3u1c/udphs_device.c **** 			nb_remain = udd_g_ctrlreq.payload_size;
 4179              	 .loc 6 1407 0
 4180 008a 314B     	 ldr r3,.L242+24
 4181 008c 9B89     	 ldrh r3,[r3,#12]
 4182 008e FB81     	 strh r3,[r7,#14]
 4183              	.L234:
1408:.././hal/sam3u1c/udphs_device.c **** 		}
1409:.././hal/sam3u1c/udphs_device.c **** 	}
1410:.././hal/sam3u1c/udphs_device.c **** 	// Continue transfer and send next data
1411:.././hal/sam3u1c/udphs_device.c **** 	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
 4184              	 .loc 6 1411 0
 4185 0090 FB89     	 ldrh r3,[r7,#14]
 4186 0092 3F2B     	 cmp r3,#63
 4187 0094 05D9     	 bls .L237
1412:.././hal/sam3u1c/udphs_device.c **** 		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
 4188              	 .loc 6 1412 0
 4189 0096 4023     	 movs r3,#64
 4190 0098 FB81     	 strh r3,[r7,#14]
1413:.././hal/sam3u1c/udphs_device.c **** 		b_shortpacket = false;
 4191              	 .loc 6 1413 0
 4192 009a 304B     	 ldr r3,.L242+36
 4193 009c 0022     	 movs r2,#0
 4194 009e 1A70     	 strb r2,[r3]
 4195 00a0 02E0     	 b .L238
 4196              	.L237:
1414:.././hal/sam3u1c/udphs_device.c **** 	} else {
1415:.././hal/sam3u1c/udphs_device.c **** 		b_shortpacket = true;
 4197              	 .loc 6 1415 0
 4198 00a2 2E4B     	 ldr r3,.L242+36
 4199 00a4 0122     	 movs r2,#1
 4200 00a6 1A70     	 strb r2,[r3]
 4201              	.L238:
1416:.././hal/sam3u1c/udphs_device.c **** 	}
1417:.././hal/sam3u1c/udphs_device.c **** 	// Fill buffer of endpoint control
1418:.././hal/sam3u1c/udphs_device.c **** 	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
 4202              	 .loc 6 1418 0
 4203 00a8 2E4B     	 ldr r3,.L242+44
 4204 00aa BB60     	 str r3,[r7,#8]
1419:.././hal/sam3u1c/udphs_device.c **** 	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
 4205              	 .loc 6 1419 0
 4206 00ac 284B     	 ldr r3,.L242+24
 4207 00ae 9B68     	 ldr r3,[r3,#8]
 4208 00b0 284A     	 ldr r2,.L242+28
 4209 00b2 1288     	 ldrh r2,[r2]
 4210 00b4 1344     	 add r3,r3,r2
 4211 00b6 7B60     	 str r3,[r7,#4]
1420:.././hal/sam3u1c/udphs_device.c **** 	//** Critical section
1421:.././hal/sam3u1c/udphs_device.c **** 	// Only in case of DATA IN phase abort without USB Reset signal after.
1422:.././hal/sam3u1c/udphs_device.c **** 	// The IN data don't must be written in endpoint 0 DPRAM during
1423:.././hal/sam3u1c/udphs_device.c **** 	// a next setup reception in same endpoint 0 DPRAM.
1424:.././hal/sam3u1c/udphs_device.c **** 	// Thereby, an OUT ZLP reception must check before IN data write
1425:.././hal/sam3u1c/udphs_device.c **** 	// and if no OUT ZLP is received the data must be written quickly (800us)
1426:.././hal/sam3u1c/udphs_device.c **** 	// before an eventually ZLP OUT and SETUP reception
1427:.././hal/sam3u1c/udphs_device.c **** 	flags = cpu_irq_save();
 4212              	 .loc 6 1427 0
 4213 00b8 1F4B     	 ldr r3,.L242
 4214 00ba 9847     	 blx r3
 4215              	.LVL78:
 4216 00bc 3860     	 str r0,[r7]
1428:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_out_received(0)) {
 4217              	 .loc 6 1428 0
 4218 00be 1F4B     	 ldr r3,.L242+4
 4219 00c0 D3F81C31 	 ldr r3,[r3,#284]
 4220 00c4 03F40073 	 and r3,r3,#512
 4221 00c8 002B     	 cmp r3,#0
 4222 00ca 06D0     	 beq .L239
1429:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("Abort ");
1430:.././hal/sam3u1c/udphs_device.c **** 		// IN DATA phase aborted by OUT ZLP
1431:.././hal/sam3u1c/udphs_device.c **** 		cpu_irq_restore(flags);
 4223              	 .loc 6 1431 0
 4224 00cc 3868     	 ldr r0,[r7]
 4225 00ce 1C4B     	 ldr r3,.L242+8
 4226 00d0 9847     	 blx r3
 4227              	.LVL79:
1432:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
 4228              	 .loc 6 1432 0
 4229 00d2 1C4B     	 ldr r3,.L242+12
 4230 00d4 0422     	 movs r2,#4
 4231 00d6 1A70     	 strb r2,[r3]
1433:.././hal/sam3u1c/udphs_device.c **** 		return; // Exit of IN DATA phase
 4232              	 .loc 6 1433 0
 4233 00d8 2BE0     	 b .L231
 4234              	.L239:
1434:.././hal/sam3u1c/udphs_device.c **** 	}
1435:.././hal/sam3u1c/udphs_device.c **** 	// dbg_print("t%d ", nb_remain);
1436:.././hal/sam3u1c/udphs_device.c **** 	// Write quickly the IN data
1437:.././hal/sam3u1c/udphs_device.c **** 	for (i = 0; i < nb_remain; i++) {
 4235              	 .loc 6 1437 0
 4236 00da 0023     	 movs r3,#0
 4237 00dc 7B73     	 strb r3,[r7,#13]
 4238 00de 0AE0     	 b .L240
 4239              	.L241:
1438:.././hal/sam3u1c/udphs_device.c **** 		*ptr_dest++ = *ptr_src++;
 4240              	 .loc 6 1438 0 discriminator 3
 4241 00e0 BB68     	 ldr r3,[r7,#8]
 4242 00e2 5A1C     	 adds r2,r3,#1
 4243 00e4 BA60     	 str r2,[r7,#8]
 4244 00e6 7A68     	 ldr r2,[r7,#4]
 4245 00e8 511C     	 adds r1,r2,#1
 4246 00ea 7960     	 str r1,[r7,#4]
 4247 00ec 1278     	 ldrb r2,[r2]
 4248 00ee 1A70     	 strb r2,[r3]
1437:.././hal/sam3u1c/udphs_device.c **** 		*ptr_dest++ = *ptr_src++;
 4249              	 .loc 6 1437 0 discriminator 3
 4250 00f0 7B7B     	 ldrb r3,[r7,#13]
 4251 00f2 0133     	 adds r3,r3,#1
 4252 00f4 7B73     	 strb r3,[r7,#13]
 4253              	.L240:
1437:.././hal/sam3u1c/udphs_device.c **** 		*ptr_dest++ = *ptr_src++;
 4254              	 .loc 6 1437 0 is_stmt 0 discriminator 1
 4255 00f6 7B7B     	 ldrb r3,[r7,#13]
 4256 00f8 9BB2     	 uxth r3,r3
 4257 00fa FA89     	 ldrh r2,[r7,#14]
 4258 00fc 9A42     	 cmp r2,r3
 4259 00fe EFD8     	 bhi .L241
1439:.././hal/sam3u1c/udphs_device.c **** 	}
1440:.././hal/sam3u1c/udphs_device.c **** 	udd_ctrl_payload_buf_cnt += nb_remain;
 4260              	 .loc 6 1440 0 is_stmt 1
 4261 0100 144B     	 ldr r3,.L242+28
 4262 0102 1A88     	 ldrh r2,[r3]
 4263 0104 FB89     	 ldrh r3,[r7,#14]
 4264 0106 1344     	 add r3,r3,r2
 4265 0108 9AB2     	 uxth r2,r3
 4266 010a 124B     	 ldr r3,.L242+28
 4267 010c 1A80     	 strh r2,[r3]
1441:.././hal/sam3u1c/udphs_device.c **** 
1442:.././hal/sam3u1c/udphs_device.c **** 	// Validate and send the data available in the control endpoint buffer
1443:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_in_send(0);
 4268              	 .loc 6 1443 0
 4269 010e 0B4B     	 ldr r3,.L242+4
 4270 0110 4FF48062 	 mov r2,#1024
 4271 0114 C3F81821 	 str r2,[r3,#280]
1444:.././hal/sam3u1c/udphs_device.c **** 	udd_raise_tx_pkt_ready(0);
 4272              	 .loc 6 1444 0
 4273 0118 084B     	 ldr r3,.L242+4
 4274 011a 4FF40062 	 mov r2,#2048
 4275 011e C3F81421 	 str r2,[r3,#276]
1445:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_in_send_interrupt(0);
 4276              	 .loc 6 1445 0
 4277 0122 064B     	 ldr r3,.L242+4
 4278 0124 4FF48062 	 mov r2,#1024
 4279 0128 C3F80421 	 str r2,[r3,#260]
1446:.././hal/sam3u1c/udphs_device.c **** 	// In case of abort of DATA IN phase, no need to enable nak OUT interrupt
1447:.././hal/sam3u1c/udphs_device.c **** 	// because OUT endpoint is already free and ZLP OUT accepted.
1448:.././hal/sam3u1c/udphs_device.c **** 	cpu_irq_restore(flags);
 4280              	 .loc 6 1448 0
 4281 012c 3868     	 ldr r0,[r7]
 4282 012e 044B     	 ldr r3,.L242+8
 4283 0130 9847     	 blx r3
 4284              	.LVL80:
 4285              	.L231:
1449:.././hal/sam3u1c/udphs_device.c **** }
 4286              	 .loc 6 1449 0
 4287 0132 1037     	 adds r7,r7,#16
 4288              	.LCFI175:
 4289              	 .cfi_def_cfa_offset 8
 4290 0134 BD46     	 mov sp,r7
 4291              	.LCFI176:
 4292              	 .cfi_def_cfa_register 13
 4293              	 
 4294 0136 80BD     	 pop {r7,pc}
 4295              	.L243:
 4296              	 .align 2
 4297              	.L242:
 4298 0138 00000000 	 .word cpu_irq_save
 4299 013c 00400A40 	 .word 1074413568
 4300 0140 00000000 	 .word cpu_irq_restore
 4301 0144 00000000 	 .word udd_ep_control_state
 4302 0148 00000000 	 .word udd_ctrl_endofrequest
 4303 014c 00000000 	 .word udd_ctrl_init
 4304 0150 00000000 	 .word udd_g_ctrlreq
 4305 0154 00000000 	 .word udd_ctrl_payload_buf_cnt
 4306 0158 00000000 	 .word udd_ctrl_prev_payload_buf_cnt
 4307 015c 00000000 	 .word b_shortpacket.8357
 4308 0160 00000000 	 .word udd_ctrl_send_zlp_out
 4309 0164 00001820 	 .word 538443776
 4310              	 .cfi_endproc
 4311              	.LFE165:
 4313              	 .section .text.udd_ctrl_out_received,"ax",%progbits
 4314              	 .align 1
 4315              	 .syntax unified
 4316              	 .thumb
 4317              	 .thumb_func
 4318              	 .fpu softvfp
 4320              	udd_ctrl_out_received:
 4321              	.LFB166:
1450:.././hal/sam3u1c/udphs_device.c **** 
1451:.././hal/sam3u1c/udphs_device.c **** 
1452:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_out_received(void)
1453:.././hal/sam3u1c/udphs_device.c **** {
 4322              	 .loc 6 1453 0
 4323              	 .cfi_startproc
 4324              	 
 4325              	 
 4326 0000 80B5     	 push {r7,lr}
 4327              	.LCFI177:
 4328              	 .cfi_def_cfa_offset 8
 4329              	 .cfi_offset 7,-8
 4330              	 .cfi_offset 14,-4
 4331 0002 84B0     	 sub sp,sp,#16
 4332              	.LCFI178:
 4333              	 .cfi_def_cfa_offset 24
 4334 0004 00AF     	 add r7,sp,#0
 4335              	.LCFI179:
 4336              	 .cfi_def_cfa_register 7
1454:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
1455:.././hal/sam3u1c/udphs_device.c **** 	uint8_t i;
1456:.././hal/sam3u1c/udphs_device.c **** 	uint16_t nb_data;
1457:.././hal/sam3u1c/udphs_device.c **** 
1458:.././hal/sam3u1c/udphs_device.c **** 	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
 4337              	 .loc 6 1458 0
 4338 0006 614B     	 ldr r3,.L259
 4339 0008 1B78     	 ldrb r3,[r3]
 4340 000a 012B     	 cmp r3,#1
 4341 000c 0FD0     	 beq .L245
1459:.././hal/sam3u1c/udphs_device.c **** 		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
 4342              	 .loc 6 1459 0
 4343 000e 5F4B     	 ldr r3,.L259
 4344 0010 1B78     	 ldrb r3,[r3]
 4345 0012 022B     	 cmp r3,#2
 4346 0014 03D0     	 beq .L246
1460:.././hal/sam3u1c/udphs_device.c **** 				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
 4347              	 .loc 6 1460 0
 4348 0016 5D4B     	 ldr r3,.L259
 4349 0018 1B78     	 ldrb r3,[r3]
 4350 001a 042B     	 cmp r3,#4
 4351 001c 02D1     	 bne .L247
 4352              	.L246:
1461:.././hal/sam3u1c/udphs_device.c **** 				udd_ep_control_state)) {
1462:.././hal/sam3u1c/udphs_device.c **** 			dbg_print("EoStp\n\r");
1463:.././hal/sam3u1c/udphs_device.c **** 			// End of SETUP request:
1464:.././hal/sam3u1c/udphs_device.c **** 			// - Data IN Phase aborted,
1465:.././hal/sam3u1c/udphs_device.c **** 			// - or last Data IN Phase hidden by ZLP OUT sending quickly,
1466:.././hal/sam3u1c/udphs_device.c **** 			// - or ZLP OUT received normally.
1467:.././hal/sam3u1c/udphs_device.c **** 			udd_ctrl_endofrequest();
 4353              	 .loc 6 1467 0
 4354 001e 5C4B     	 ldr r3,.L259+4
 4355 0020 9847     	 blx r3
 4356              	.LVL81:
 4357 0022 01E0     	 b .L248
 4358              	.L247:
1468:.././hal/sam3u1c/udphs_device.c **** 		} else {
1469:.././hal/sam3u1c/udphs_device.c **** 			dbg_print("ErrStp\n\r");
1470:.././hal/sam3u1c/udphs_device.c **** 			// Protocol error during SETUP request
1471:.././hal/sam3u1c/udphs_device.c **** 			udd_ctrl_stall_data();
 4359              	 .loc 6 1471 0
 4360 0024 5B4B     	 ldr r3,.L259+8
 4361 0026 9847     	 blx r3
 4362              	.LVL82:
 4363              	.L248:
1472:.././hal/sam3u1c/udphs_device.c **** 		}
1473:.././hal/sam3u1c/udphs_device.c **** 		// Reinitializes control endpoint management
1474:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_init();
 4364              	 .loc 6 1474 0
 4365 0028 5B4B     	 ldr r3,.L259+12
 4366 002a 9847     	 blx r3
 4367              	.LVL83:
1475:.././hal/sam3u1c/udphs_device.c **** 		return;
 4368              	 .loc 6 1475 0
 4369 002c ABE0     	 b .L244
 4370              	.L245:
1476:.././hal/sam3u1c/udphs_device.c **** 	}
1477:.././hal/sam3u1c/udphs_device.c **** 	// Read data received during OUT phase
1478:.././hal/sam3u1c/udphs_device.c **** 	nb_data = udd_byte_count(0);
 4371              	 .loc 6 1478 0
 4372 002e 5B4B     	 ldr r3,.L259+16
 4373 0030 D3F81C31 	 ldr r3,[r3,#284]
 4374 0034 1B0D     	 lsrs r3,r3,#20
 4375 0036 9BB2     	 uxth r3,r3
 4376 0038 C3F30A03 	 ubfx r3,r3,#0,#11
 4377 003c BB81     	 strh r3,[r7,#12]
1479:.././hal/sam3u1c/udphs_device.c **** 	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
 4378              	 .loc 6 1479 0
 4379 003e 584B     	 ldr r3,.L259+20
 4380 0040 9B89     	 ldrh r3,[r3,#12]
 4381 0042 1A46     	 mov r2,r3
 4382 0044 574B     	 ldr r3,.L259+24
 4383 0046 1B88     	 ldrh r3,[r3]
 4384 0048 1946     	 mov r1,r3
 4385 004a BB89     	 ldrh r3,[r7,#12]
 4386 004c 0B44     	 add r3,r3,r1
 4387 004e 9A42     	 cmp r2,r3
 4388 0050 05DA     	 bge .L250
1480:.././hal/sam3u1c/udphs_device.c **** 		// Payload buffer too small
1481:.././hal/sam3u1c/udphs_device.c **** 		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
 4389              	 .loc 6 1481 0
 4390 0052 534B     	 ldr r3,.L259+20
 4391 0054 9A89     	 ldrh r2,[r3,#12]
 4392 0056 534B     	 ldr r3,.L259+24
 4393 0058 1B88     	 ldrh r3,[r3]
 4394 005a D31A     	 subs r3,r2,r3
 4395 005c BB81     	 strh r3,[r7,#12]
 4396              	.L250:
1482:.././hal/sam3u1c/udphs_device.c **** 	}
1483:.././hal/sam3u1c/udphs_device.c **** 	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
 4397              	 .loc 6 1483 0
 4398 005e 524B     	 ldr r3,.L259+28
 4399 0060 BB60     	 str r3,[r7,#8]
1484:.././hal/sam3u1c/udphs_device.c **** 	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
 4400              	 .loc 6 1484 0
 4401 0062 4F4B     	 ldr r3,.L259+20
 4402 0064 9B68     	 ldr r3,[r3,#8]
 4403 0066 4F4A     	 ldr r2,.L259+24
 4404 0068 1288     	 ldrh r2,[r2]
 4405 006a 1344     	 add r3,r3,r2
 4406 006c 7B60     	 str r3,[r7,#4]
1485:.././hal/sam3u1c/udphs_device.c **** 	for (i = 0; i < nb_data; i++) {
 4407              	 .loc 6 1485 0
 4408 006e 0023     	 movs r3,#0
 4409 0070 FB73     	 strb r3,[r7,#15]
 4410 0072 0AE0     	 b .L251
 4411              	.L252:
1486:.././hal/sam3u1c/udphs_device.c **** 		*ptr_dest++ = *ptr_src++;
 4412              	 .loc 6 1486 0 discriminator 3
 4413 0074 7B68     	 ldr r3,[r7,#4]
 4414 0076 5A1C     	 adds r2,r3,#1
 4415 0078 7A60     	 str r2,[r7,#4]
 4416 007a BA68     	 ldr r2,[r7,#8]
 4417 007c 511C     	 adds r1,r2,#1
 4418 007e B960     	 str r1,[r7,#8]
 4419 0080 1278     	 ldrb r2,[r2]
 4420 0082 1A70     	 strb r2,[r3]
1485:.././hal/sam3u1c/udphs_device.c **** 	for (i = 0; i < nb_data; i++) {
 4421              	 .loc 6 1485 0 discriminator 3
 4422 0084 FB7B     	 ldrb r3,[r7,#15]
 4423 0086 0133     	 adds r3,r3,#1
 4424 0088 FB73     	 strb r3,[r7,#15]
 4425              	.L251:
1485:.././hal/sam3u1c/udphs_device.c **** 	for (i = 0; i < nb_data; i++) {
 4426              	 .loc 6 1485 0 is_stmt 0 discriminator 1
 4427 008a FB7B     	 ldrb r3,[r7,#15]
 4428 008c 9BB2     	 uxth r3,r3
 4429 008e BA89     	 ldrh r2,[r7,#12]
 4430 0090 9A42     	 cmp r2,r3
 4431 0092 EFD8     	 bhi .L252
1487:.././hal/sam3u1c/udphs_device.c **** 	}
1488:.././hal/sam3u1c/udphs_device.c **** 	udd_ctrl_payload_buf_cnt += nb_data;
 4432              	 .loc 6 1488 0 is_stmt 1
 4433 0094 434B     	 ldr r3,.L259+24
 4434 0096 1A88     	 ldrh r2,[r3]
 4435 0098 BB89     	 ldrh r3,[r7,#12]
 4436 009a 1344     	 add r3,r3,r2
 4437 009c 9AB2     	 uxth r2,r3
 4438 009e 414B     	 ldr r3,.L259+24
 4439 00a0 1A80     	 strh r2,[r3]
1489:.././hal/sam3u1c/udphs_device.c **** 
1490:.././hal/sam3u1c/udphs_device.c **** 	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
 4440              	 .loc 6 1490 0
 4441 00a2 BB89     	 ldrh r3,[r7,#12]
 4442 00a4 402B     	 cmp r3,#64
 4443 00a6 0AD1     	 bne .L253
1491:.././hal/sam3u1c/udphs_device.c **** 			|| (udd_g_ctrlreq.req.wLength <=
 4444              	 .loc 6 1491 0
 4445 00a8 3D4B     	 ldr r3,.L259+20
 4446 00aa DB88     	 ldrh r3,[r3,#6]
 4447 00ac 1A46     	 mov r2,r3
1492:.././hal/sam3u1c/udphs_device.c **** 			(udd_ctrl_prev_payload_buf_cnt +
 4448              	 .loc 6 1492 0
 4449 00ae 3F4B     	 ldr r3,.L259+32
 4450 00b0 1B88     	 ldrh r3,[r3]
 4451 00b2 1946     	 mov r1,r3
 4452 00b4 3B4B     	 ldr r3,.L259+24
 4453 00b6 1B88     	 ldrh r3,[r3]
 4454 00b8 0B44     	 add r3,r3,r1
1491:.././hal/sam3u1c/udphs_device.c **** 			|| (udd_g_ctrlreq.req.wLength <=
 4455              	 .loc 6 1491 0
 4456 00ba 9A42     	 cmp r2,r3
 4457 00bc 20DC     	 bgt .L254
 4458              	.L253:
1493:.././hal/sam3u1c/udphs_device.c **** 			udd_ctrl_payload_buf_cnt))) {
1494:.././hal/sam3u1c/udphs_device.c **** 		// End of reception because it is a short packet
1495:.././hal/sam3u1c/udphs_device.c **** 		// Before send ZLP, call intermediate callback
1496:.././hal/sam3u1c/udphs_device.c **** 		// in case of data receive generate a stall
1497:.././hal/sam3u1c/udphs_device.c **** 		udd_g_ctrlreq.payload_size = udd_ctrl_payload_buf_cnt;
 4459              	 .loc 6 1497 0
 4460 00be 394B     	 ldr r3,.L259+24
 4461 00c0 1A88     	 ldrh r2,[r3]
 4462 00c2 374B     	 ldr r3,.L259+20
 4463 00c4 9A81     	 strh r2,[r3,#12]
1498:.././hal/sam3u1c/udphs_device.c **** 		if (NULL != udd_g_ctrlreq.over_under_run) {
 4464              	 .loc 6 1498 0
 4465 00c6 364B     	 ldr r3,.L259+20
 4466 00c8 5B69     	 ldr r3,[r3,#20]
 4467 00ca 002B     	 cmp r3,#0
 4468 00cc 10D0     	 beq .L255
1499:.././hal/sam3u1c/udphs_device.c **** 			if (!udd_g_ctrlreq.over_under_run()) {
 4469              	 .loc 6 1499 0
 4470 00ce 344B     	 ldr r3,.L259+20
 4471 00d0 5B69     	 ldr r3,[r3,#20]
 4472 00d2 9847     	 blx r3
 4473              	.LVL84:
 4474 00d4 0346     	 mov r3,r0
 4475 00d6 83F00103 	 eor r3,r3,#1
 4476 00da DBB2     	 uxtb r3,r3
 4477 00dc 002B     	 cmp r3,#0
 4478 00de 07D0     	 beq .L255
1500:.././hal/sam3u1c/udphs_device.c **** 				// Stall ZLP
1501:.././hal/sam3u1c/udphs_device.c **** 				udd_ctrl_stall_data();
 4479              	 .loc 6 1501 0
 4480 00e0 2C4B     	 ldr r3,.L259+8
 4481 00e2 9847     	 blx r3
 4482              	.LVL85:
1502:.././hal/sam3u1c/udphs_device.c **** 				// Ack reception of OUT to replace NAK by a STALL
1503:.././hal/sam3u1c/udphs_device.c **** 				udd_ack_out_received(0);
 4483              	 .loc 6 1503 0
 4484 00e4 2D4B     	 ldr r3,.L259+16
 4485 00e6 4FF40072 	 mov r2,#512
 4486 00ea C3F81821 	 str r2,[r3,#280]
1504:.././hal/sam3u1c/udphs_device.c **** 				return;
 4487              	 .loc 6 1504 0
 4488 00ee 4AE0     	 b .L244
 4489              	.L255:
1505:.././hal/sam3u1c/udphs_device.c **** 			}
1506:.././hal/sam3u1c/udphs_device.c **** 		}
1507:.././hal/sam3u1c/udphs_device.c **** 		// Send IN ZLP to ACK setup request
1508:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_out_received(0);
 4490              	 .loc 6 1508 0
 4491 00f0 2A4B     	 ldr r3,.L259+16
 4492 00f2 4FF40072 	 mov r2,#512
 4493 00f6 C3F81821 	 str r2,[r3,#280]
1509:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_send_zlp_in();
 4494              	 .loc 6 1509 0
 4495 00fa 2D4B     	 ldr r3,.L259+36
 4496 00fc 9847     	 blx r3
 4497              	.LVL86:
1510:.././hal/sam3u1c/udphs_device.c **** 		return;
 4498              	 .loc 6 1510 0
 4499 00fe 42E0     	 b .L244
 4500              	.L254:
1511:.././hal/sam3u1c/udphs_device.c **** 	}
1512:.././hal/sam3u1c/udphs_device.c **** 
1513:.././hal/sam3u1c/udphs_device.c **** 	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_buf_cnt) {
 4501              	 .loc 6 1513 0
 4502 0100 274B     	 ldr r3,.L259+20
 4503 0102 9A89     	 ldrh r2,[r3,#12]
 4504 0104 274B     	 ldr r3,.L259+24
 4505 0106 1B88     	 ldrh r3,[r3]
 4506 0108 9A42     	 cmp r2,r3
 4507 010a 27D1     	 bne .L256
1514:.././hal/sam3u1c/udphs_device.c **** 		// Overrun then request a new payload buffer
1515:.././hal/sam3u1c/udphs_device.c **** 		if (!udd_g_ctrlreq.over_under_run) {
 4508              	 .loc 6 1515 0
 4509 010c 244B     	 ldr r3,.L259+20
 4510 010e 5B69     	 ldr r3,[r3,#20]
 4511 0110 002B     	 cmp r3,#0
 4512 0112 07D1     	 bne .L257
1516:.././hal/sam3u1c/udphs_device.c **** 			// No callback available to request a new payload buffer
1517:.././hal/sam3u1c/udphs_device.c **** 			udd_ctrl_stall_data();
 4513              	 .loc 6 1517 0
 4514 0114 1F4B     	 ldr r3,.L259+8
 4515 0116 9847     	 blx r3
 4516              	.LVL87:
1518:.././hal/sam3u1c/udphs_device.c **** 			// Ack reception of OUT to replace NAK by a STALL
1519:.././hal/sam3u1c/udphs_device.c **** 			udd_ack_out_received(0);
 4517              	 .loc 6 1519 0
 4518 0118 204B     	 ldr r3,.L259+16
 4519 011a 4FF40072 	 mov r2,#512
 4520 011e C3F81821 	 str r2,[r3,#280]
1520:.././hal/sam3u1c/udphs_device.c **** 			return;
 4521              	 .loc 6 1520 0
 4522 0122 30E0     	 b .L244
 4523              	.L257:
1521:.././hal/sam3u1c/udphs_device.c **** 		}
1522:.././hal/sam3u1c/udphs_device.c **** 		if (!udd_g_ctrlreq.over_under_run()) {
 4524              	 .loc 6 1522 0
 4525 0124 1E4B     	 ldr r3,.L259+20
 4526 0126 5B69     	 ldr r3,[r3,#20]
 4527 0128 9847     	 blx r3
 4528              	.LVL88:
 4529 012a 0346     	 mov r3,r0
 4530 012c 83F00103 	 eor r3,r3,#1
 4531 0130 DBB2     	 uxtb r3,r3
 4532 0132 002B     	 cmp r3,#0
 4533 0134 07D0     	 beq .L258
1523:.././hal/sam3u1c/udphs_device.c **** 			// No new payload buffer delivered
1524:.././hal/sam3u1c/udphs_device.c **** 			udd_ctrl_stall_data();
 4534              	 .loc 6 1524 0
 4535 0136 174B     	 ldr r3,.L259+8
 4536 0138 9847     	 blx r3
 4537              	.LVL89:
1525:.././hal/sam3u1c/udphs_device.c **** 			// Ack reception of OUT to replace NAK by a STALL
1526:.././hal/sam3u1c/udphs_device.c **** 			udd_ack_out_received(0);
 4538              	 .loc 6 1526 0
 4539 013a 184B     	 ldr r3,.L259+16
 4540 013c 4FF40072 	 mov r2,#512
 4541 0140 C3F81821 	 str r2,[r3,#280]
1527:.././hal/sam3u1c/udphs_device.c **** 			return;
 4542              	 .loc 6 1527 0
 4543 0144 1FE0     	 b .L244
 4544              	.L258:
1528:.././hal/sam3u1c/udphs_device.c **** 		}
1529:.././hal/sam3u1c/udphs_device.c **** 		// New payload buffer available
1530:.././hal/sam3u1c/udphs_device.c **** 		// Update number of total data received
1531:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
 4545              	 .loc 6 1531 0
 4546 0146 194B     	 ldr r3,.L259+32
 4547 0148 1A88     	 ldrh r2,[r3]
 4548 014a 164B     	 ldr r3,.L259+24
 4549 014c 1B88     	 ldrh r3,[r3]
 4550 014e 1344     	 add r3,r3,r2
 4551 0150 9AB2     	 uxth r2,r3
 4552 0152 164B     	 ldr r3,.L259+32
 4553 0154 1A80     	 strh r2,[r3]
1532:.././hal/sam3u1c/udphs_device.c **** 		// Reinit reception on payload buffer
1533:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_payload_buf_cnt = 0;
 4554              	 .loc 6 1533 0
 4555 0156 134B     	 ldr r3,.L259+24
 4556 0158 0022     	 movs r2,#0
 4557 015a 1A80     	 strh r2,[r3]
 4558              	.L256:
1534:.././hal/sam3u1c/udphs_device.c **** 	}
1535:.././hal/sam3u1c/udphs_device.c **** 	// Free buffer of control endpoint to authorize next reception
1536:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_out_received(0);
 4559              	 .loc 6 1536 0
 4560 015c 0F4B     	 ldr r3,.L259+16
 4561 015e 4FF40072 	 mov r2,#512
 4562 0162 C3F81821 	 str r2,[r3,#280]
1537:.././hal/sam3u1c/udphs_device.c **** 	// To detect a protocol error, enable nak interrupt on data IN phase
1538:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_nak_in(0);
 4563              	 .loc 6 1538 0
 4564 0166 0D4B     	 ldr r3,.L259+16
 4565 0168 4FF48042 	 mov r2,#16384
 4566 016c C3F81821 	 str r2,[r3,#280]
1539:.././hal/sam3u1c/udphs_device.c **** 	flags = cpu_irq_save();
 4567              	 .loc 6 1539 0
 4568 0170 104B     	 ldr r3,.L259+40
 4569 0172 9847     	 blx r3
 4570              	.LVL90:
 4571 0174 3860     	 str r0,[r7]
1540:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_nak_in_interrupt(0);
 4572              	 .loc 6 1540 0
 4573 0176 094B     	 ldr r3,.L259+16
 4574 0178 4FF48042 	 mov r2,#16384
 4575 017c C3F80421 	 str r2,[r3,#260]
1541:.././hal/sam3u1c/udphs_device.c **** 	cpu_irq_restore(flags);
 4576              	 .loc 6 1541 0
 4577 0180 3868     	 ldr r0,[r7]
 4578 0182 0D4B     	 ldr r3,.L259+44
 4579 0184 9847     	 blx r3
 4580              	.LVL91:
 4581              	.L244:
1542:.././hal/sam3u1c/udphs_device.c **** }
 4582              	 .loc 6 1542 0
 4583 0186 1037     	 adds r7,r7,#16
 4584              	.LCFI180:
 4585              	 .cfi_def_cfa_offset 8
 4586 0188 BD46     	 mov sp,r7
 4587              	.LCFI181:
 4588              	 .cfi_def_cfa_register 13
 4589              	 
 4590 018a 80BD     	 pop {r7,pc}
 4591              	.L260:
 4592              	 .align 2
 4593              	.L259:
 4594 018c 00000000 	 .word udd_ep_control_state
 4595 0190 00000000 	 .word udd_ctrl_endofrequest
 4596 0194 00000000 	 .word udd_ctrl_stall_data
 4597 0198 00000000 	 .word udd_ctrl_init
 4598 019c 00400A40 	 .word 1074413568
 4599 01a0 00000000 	 .word udd_g_ctrlreq
 4600 01a4 00000000 	 .word udd_ctrl_payload_buf_cnt
 4601 01a8 00001820 	 .word 538443776
 4602 01ac 00000000 	 .word udd_ctrl_prev_payload_buf_cnt
 4603 01b0 00000000 	 .word udd_ctrl_send_zlp_in
 4604 01b4 00000000 	 .word cpu_irq_save
 4605 01b8 00000000 	 .word cpu_irq_restore
 4606              	 .cfi_endproc
 4607              	.LFE166:
 4609              	 .section .text.udd_ctrl_underflow,"ax",%progbits
 4610              	 .align 1
 4611              	 .syntax unified
 4612              	 .thumb
 4613              	 .thumb_func
 4614              	 .fpu softvfp
 4616              	udd_ctrl_underflow:
 4617              	.LFB167:
1543:.././hal/sam3u1c/udphs_device.c **** 
1544:.././hal/sam3u1c/udphs_device.c **** 
1545:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_underflow(void)
1546:.././hal/sam3u1c/udphs_device.c **** {
 4618              	 .loc 6 1546 0
 4619              	 .cfi_startproc
 4620              	 
 4621              	 
 4622 0000 80B5     	 push {r7,lr}
 4623              	.LCFI182:
 4624              	 .cfi_def_cfa_offset 8
 4625              	 .cfi_offset 7,-8
 4626              	 .cfi_offset 14,-4
 4627 0002 00AF     	 add r7,sp,#0
 4628              	.LCFI183:
 4629              	 .cfi_def_cfa_register 7
1547:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_out_received(0))
 4630              	 .loc 6 1547 0
 4631 0004 0C4B     	 ldr r3,.L266
 4632 0006 D3F81C31 	 ldr r3,[r3,#284]
 4633 000a 03F40073 	 and r3,r3,#512
 4634 000e 002B     	 cmp r3,#0
 4635 0010 0FD1     	 bne .L265
1548:.././hal/sam3u1c/udphs_device.c **** 		return; // underflow ignored if OUT data is received
1549:.././hal/sam3u1c/udphs_device.c **** 
1550:.././hal/sam3u1c/udphs_device.c **** 	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
 4636              	 .loc 6 1550 0
 4637 0012 0A4B     	 ldr r3,.L266+4
 4638 0014 1B78     	 ldrb r3,[r3]
 4639 0016 012B     	 cmp r3,#1
 4640 0018 02D1     	 bne .L264
1551:.././hal/sam3u1c/udphs_device.c **** 		// Host want to stop OUT transaction
1552:.././hal/sam3u1c/udphs_device.c **** 		// then stop to wait OUT data phase and wait IN ZLP handshake
1553:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_send_zlp_in();
 4641              	 .loc 6 1553 0
 4642 001a 094B     	 ldr r3,.L266+8
 4643 001c 9847     	 blx r3
 4644              	.LVL92:
 4645 001e 09E0     	 b .L261
 4646              	.L264:
1554:.././hal/sam3u1c/udphs_device.c **** 	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
 4647              	 .loc 6 1554 0
 4648 0020 064B     	 ldr r3,.L266+4
 4649 0022 1B78     	 ldrb r3,[r3]
 4650 0024 042B     	 cmp r3,#4
 4651 0026 05D1     	 bne .L261
1555:.././hal/sam3u1c/udphs_device.c **** 		// A OUT handshake is waiting by device,
1556:.././hal/sam3u1c/udphs_device.c **** 		// but host want extra IN data then stall extra IN data
1557:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_stall_handshake(0);
 4652              	 .loc 6 1557 0
 4653 0028 034B     	 ldr r3,.L266
 4654 002a 2022     	 movs r2,#32
 4655 002c C3F81421 	 str r2,[r3,#276]
 4656 0030 00E0     	 b .L261
 4657              	.L265:
1548:.././hal/sam3u1c/udphs_device.c **** 
 4658              	 .loc 6 1548 0
 4659 0032 00BF     	 nop
 4660              	.L261:
1558:.././hal/sam3u1c/udphs_device.c **** 	}
1559:.././hal/sam3u1c/udphs_device.c **** }
 4661              	 .loc 6 1559 0
 4662 0034 80BD     	 pop {r7,pc}
 4663              	.L267:
 4664 0036 00BF     	 .align 2
 4665              	.L266:
 4666 0038 00400A40 	 .word 1074413568
 4667 003c 00000000 	 .word udd_ep_control_state
 4668 0040 00000000 	 .word udd_ctrl_send_zlp_in
 4669              	 .cfi_endproc
 4670              	.LFE167:
 4672              	 .section .text.udd_ctrl_overflow,"ax",%progbits
 4673              	 .align 1
 4674              	 .syntax unified
 4675              	 .thumb
 4676              	 .thumb_func
 4677              	 .fpu softvfp
 4679              	udd_ctrl_overflow:
 4680              	.LFB168:
1560:.././hal/sam3u1c/udphs_device.c **** 
1561:.././hal/sam3u1c/udphs_device.c **** 
1562:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_overflow(void)
1563:.././hal/sam3u1c/udphs_device.c **** {
 4681              	 .loc 6 1563 0
 4682              	 .cfi_startproc
 4683              	 
 4684              	 
 4685              	 
 4686 0000 80B4     	 push {r7}
 4687              	.LCFI184:
 4688              	 .cfi_def_cfa_offset 4
 4689              	 .cfi_offset 7,-4
 4690 0002 00AF     	 add r7,sp,#0
 4691              	.LCFI185:
 4692              	 .cfi_def_cfa_register 7
1564:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_in_send(0))
 4693              	 .loc 6 1564 0
 4694 0004 094B     	 ldr r3,.L272
 4695 0006 D3F81C31 	 ldr r3,[r3,#284]
 4696 000a 03F48063 	 and r3,r3,#1024
 4697 000e 002B     	 cmp r3,#0
 4698 0010 08D1     	 bne .L271
1565:.././hal/sam3u1c/udphs_device.c **** 		return; // overflow ignored if IN data is received
1566:.././hal/sam3u1c/udphs_device.c **** 
1567:.././hal/sam3u1c/udphs_device.c **** 	// The case of UDD_EPCTRL_DATA_IN is not managed
1568:.././hal/sam3u1c/udphs_device.c **** 	// because the OUT endpoint is already free and OUT ZLP accepted
1569:.././hal/sam3u1c/udphs_device.c **** 
1570:.././hal/sam3u1c/udphs_device.c **** 	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
 4699              	 .loc 6 1570 0
 4700 0012 074B     	 ldr r3,.L272+4
 4701 0014 1B78     	 ldrb r3,[r3]
 4702 0016 032B     	 cmp r3,#3
 4703 0018 05D1     	 bne .L268
1571:.././hal/sam3u1c/udphs_device.c **** 		// A IN handshake is waiting by device,
1572:.././hal/sam3u1c/udphs_device.c **** 		// but host want extra OUT data then stall extra OUT data
1573:.././hal/sam3u1c/udphs_device.c **** 		udd_enable_stall_handshake(0);
 4704              	 .loc 6 1573 0
 4705 001a 044B     	 ldr r3,.L272
 4706 001c 2022     	 movs r2,#32
 4707 001e C3F81421 	 str r2,[r3,#276]
 4708 0022 00E0     	 b .L268
 4709              	.L271:
1565:.././hal/sam3u1c/udphs_device.c **** 		return; // overflow ignored if IN data is received
 4710              	 .loc 6 1565 0
 4711 0024 00BF     	 nop
 4712              	.L268:
1574:.././hal/sam3u1c/udphs_device.c **** 	}
1575:.././hal/sam3u1c/udphs_device.c **** }
 4713              	 .loc 6 1575 0
 4714 0026 BD46     	 mov sp,r7
 4715              	.LCFI186:
 4716              	 .cfi_def_cfa_register 13
 4717              	 
 4718 0028 80BC     	 pop {r7}
 4719              	.LCFI187:
 4720              	 .cfi_restore 7
 4721              	 .cfi_def_cfa_offset 0
 4722 002a 7047     	 bx lr
 4723              	.L273:
 4724              	 .align 2
 4725              	.L272:
 4726 002c 00400A40 	 .word 1074413568
 4727 0030 00000000 	 .word udd_ep_control_state
 4728              	 .cfi_endproc
 4729              	.LFE168:
 4731              	 .section .text.udd_ctrl_stall_data,"ax",%progbits
 4732              	 .align 1
 4733              	 .syntax unified
 4734              	 .thumb
 4735              	 .thumb_func
 4736              	 .fpu softvfp
 4738              	udd_ctrl_stall_data:
 4739              	.LFB169:
1576:.././hal/sam3u1c/udphs_device.c **** 
1577:.././hal/sam3u1c/udphs_device.c **** 
1578:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_stall_data(void)
1579:.././hal/sam3u1c/udphs_device.c **** {
 4740              	 .loc 6 1579 0
 4741              	 .cfi_startproc
 4742              	 
 4743              	 
 4744              	 
 4745 0000 80B4     	 push {r7}
 4746              	.LCFI188:
 4747              	 .cfi_def_cfa_offset 4
 4748              	 .cfi_offset 7,-4
 4749 0002 00AF     	 add r7,sp,#0
 4750              	.LCFI189:
 4751              	 .cfi_def_cfa_register 7
1580:.././hal/sam3u1c/udphs_device.c **** 	// Stall all packets on IN & OUT control endpoint
1581:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
 4752              	 .loc 6 1581 0
 4753 0004 054B     	 ldr r3,.L275
 4754 0006 0522     	 movs r2,#5
 4755 0008 1A70     	 strb r2,[r3]
1582:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_stall_handshake(0);
 4756              	 .loc 6 1582 0
 4757 000a 054B     	 ldr r3,.L275+4
 4758 000c 2022     	 movs r2,#32
 4759 000e C3F81421 	 str r2,[r3,#276]
1583:.././hal/sam3u1c/udphs_device.c **** }
 4760              	 .loc 6 1583 0
 4761 0012 00BF     	 nop
 4762 0014 BD46     	 mov sp,r7
 4763              	.LCFI190:
 4764              	 .cfi_def_cfa_register 13
 4765              	 
 4766 0016 80BC     	 pop {r7}
 4767              	.LCFI191:
 4768              	 .cfi_restore 7
 4769              	 .cfi_def_cfa_offset 0
 4770 0018 7047     	 bx lr
 4771              	.L276:
 4772 001a 00BF     	 .align 2
 4773              	.L275:
 4774 001c 00000000 	 .word udd_ep_control_state
 4775 0020 00400A40 	 .word 1074413568
 4776              	 .cfi_endproc
 4777              	.LFE169:
 4779              	 .section .text.udd_ctrl_send_zlp_in,"ax",%progbits
 4780              	 .align 1
 4781              	 .syntax unified
 4782              	 .thumb
 4783              	 .thumb_func
 4784              	 .fpu softvfp
 4786              	udd_ctrl_send_zlp_in:
 4787              	.LFB170:
1584:.././hal/sam3u1c/udphs_device.c **** 
1585:.././hal/sam3u1c/udphs_device.c **** 
1586:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_send_zlp_in(void)
1587:.././hal/sam3u1c/udphs_device.c **** {
 4788              	 .loc 6 1587 0
 4789              	 .cfi_startproc
 4790              	 
 4791              	 
 4792 0000 80B5     	 push {r7,lr}
 4793              	.LCFI192:
 4794              	 .cfi_def_cfa_offset 8
 4795              	 .cfi_offset 7,-8
 4796              	 .cfi_offset 14,-4
 4797 0002 82B0     	 sub sp,sp,#8
 4798              	.LCFI193:
 4799              	 .cfi_def_cfa_offset 16
 4800 0004 00AF     	 add r7,sp,#0
 4801              	.LCFI194:
 4802              	 .cfi_def_cfa_register 7
1588:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
1589:.././hal/sam3u1c/udphs_device.c **** 
1590:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
 4803              	 .loc 6 1590 0
 4804 0006 134B     	 ldr r3,.L278
 4805 0008 0322     	 movs r2,#3
 4806 000a 1A70     	 strb r2,[r3]
1591:.././hal/sam3u1c/udphs_device.c **** 
1592:.././hal/sam3u1c/udphs_device.c **** 	// Validate and send empty IN packet on control endpoint
1593:.././hal/sam3u1c/udphs_device.c **** 	flags = cpu_irq_save();
 4807              	 .loc 6 1593 0
 4808 000c 124B     	 ldr r3,.L278+4
 4809 000e 9847     	 blx r3
 4810              	.LVL93:
 4811 0010 7860     	 str r0,[r7,#4]
1594:.././hal/sam3u1c/udphs_device.c **** 	// Send ZLP on IN endpoint
1595:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_in_send(0);
 4812              	 .loc 6 1595 0
 4813 0012 124B     	 ldr r3,.L278+8
 4814 0014 4FF48062 	 mov r2,#1024
 4815 0018 C3F81821 	 str r2,[r3,#280]
1596:.././hal/sam3u1c/udphs_device.c **** 	udd_raise_tx_pkt_ready(0);
 4816              	 .loc 6 1596 0
 4817 001c 0F4B     	 ldr r3,.L278+8
 4818 001e 4FF40062 	 mov r2,#2048
 4819 0022 C3F81421 	 str r2,[r3,#276]
1597:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_in_send_interrupt(0);
 4820              	 .loc 6 1597 0
 4821 0026 0D4B     	 ldr r3,.L278+8
 4822 0028 4FF48062 	 mov r2,#1024
 4823 002c C3F80421 	 str r2,[r3,#260]
1598:.././hal/sam3u1c/udphs_device.c **** 	// To detect a protocol error, enable nak interrupt on data OUT phase
1599:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_nak_out(0);
 4824              	 .loc 6 1599 0
 4825 0030 0A4B     	 ldr r3,.L278+8
 4826 0032 4FF40042 	 mov r2,#32768
 4827 0036 C3F81821 	 str r2,[r3,#280]
1600:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_nak_out_interrupt(0);
 4828              	 .loc 6 1600 0
 4829 003a 084B     	 ldr r3,.L278+8
 4830 003c 4FF40042 	 mov r2,#32768
 4831 0040 C3F80421 	 str r2,[r3,#260]
1601:.././hal/sam3u1c/udphs_device.c **** 	cpu_irq_restore(flags);
 4832              	 .loc 6 1601 0
 4833 0044 7868     	 ldr r0,[r7,#4]
 4834 0046 064B     	 ldr r3,.L278+12
 4835 0048 9847     	 blx r3
 4836              	.LVL94:
1602:.././hal/sam3u1c/udphs_device.c **** }
 4837              	 .loc 6 1602 0
 4838 004a 00BF     	 nop
 4839 004c 0837     	 adds r7,r7,#8
 4840              	.LCFI195:
 4841              	 .cfi_def_cfa_offset 8
 4842 004e BD46     	 mov sp,r7
 4843              	.LCFI196:
 4844              	 .cfi_def_cfa_register 13
 4845              	 
 4846 0050 80BD     	 pop {r7,pc}
 4847              	.L279:
 4848 0052 00BF     	 .align 2
 4849              	.L278:
 4850 0054 00000000 	 .word udd_ep_control_state
 4851 0058 00000000 	 .word cpu_irq_save
 4852 005c 00400A40 	 .word 1074413568
 4853 0060 00000000 	 .word cpu_irq_restore
 4854              	 .cfi_endproc
 4855              	.LFE170:
 4857              	 .section .text.udd_ctrl_send_zlp_out,"ax",%progbits
 4858              	 .align 1
 4859              	 .syntax unified
 4860              	 .thumb
 4861              	 .thumb_func
 4862              	 .fpu softvfp
 4864              	udd_ctrl_send_zlp_out:
 4865              	.LFB171:
1603:.././hal/sam3u1c/udphs_device.c **** 
1604:.././hal/sam3u1c/udphs_device.c **** 
1605:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_send_zlp_out(void)
1606:.././hal/sam3u1c/udphs_device.c **** {
 4866              	 .loc 6 1606 0
 4867              	 .cfi_startproc
 4868              	 
 4869              	 
 4870 0000 80B5     	 push {r7,lr}
 4871              	.LCFI197:
 4872              	 .cfi_def_cfa_offset 8
 4873              	 .cfi_offset 7,-8
 4874              	 .cfi_offset 14,-4
 4875 0002 82B0     	 sub sp,sp,#8
 4876              	.LCFI198:
 4877              	 .cfi_def_cfa_offset 16
 4878 0004 00AF     	 add r7,sp,#0
 4879              	.LCFI199:
 4880              	 .cfi_def_cfa_register 7
1607:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
1608:.././hal/sam3u1c/udphs_device.c **** 
1609:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
 4881              	 .loc 6 1609 0
 4882 0006 0B4B     	 ldr r3,.L281
 4883 0008 0422     	 movs r2,#4
 4884 000a 1A70     	 strb r2,[r3]
1610:.././hal/sam3u1c/udphs_device.c **** 	// No action is necessary to accept OUT ZLP
1611:.././hal/sam3u1c/udphs_device.c **** 	// because the buffer of control endpoint is already free
1612:.././hal/sam3u1c/udphs_device.c **** 
1613:.././hal/sam3u1c/udphs_device.c **** 	// To detect a protocol error, enable nak interrupt on data IN phase
1614:.././hal/sam3u1c/udphs_device.c **** 	flags = cpu_irq_save();
 4885              	 .loc 6 1614 0
 4886 000c 0A4B     	 ldr r3,.L281+4
 4887 000e 9847     	 blx r3
 4888              	.LVL95:
 4889 0010 7860     	 str r0,[r7,#4]
1615:.././hal/sam3u1c/udphs_device.c **** 	udd_ack_nak_in(0);
 4890              	 .loc 6 1615 0
 4891 0012 0A4B     	 ldr r3,.L281+8
 4892 0014 4FF48042 	 mov r2,#16384
 4893 0018 C3F81821 	 str r2,[r3,#280]
1616:.././hal/sam3u1c/udphs_device.c **** 	udd_enable_nak_in_interrupt(0);
 4894              	 .loc 6 1616 0
 4895 001c 074B     	 ldr r3,.L281+8
 4896 001e 4FF48042 	 mov r2,#16384
 4897 0022 C3F80421 	 str r2,[r3,#260]
1617:.././hal/sam3u1c/udphs_device.c **** 	cpu_irq_restore(flags);
 4898              	 .loc 6 1617 0
 4899 0026 7868     	 ldr r0,[r7,#4]
 4900 0028 054B     	 ldr r3,.L281+12
 4901 002a 9847     	 blx r3
 4902              	.LVL96:
1618:.././hal/sam3u1c/udphs_device.c **** }
 4903              	 .loc 6 1618 0
 4904 002c 00BF     	 nop
 4905 002e 0837     	 adds r7,r7,#8
 4906              	.LCFI200:
 4907              	 .cfi_def_cfa_offset 8
 4908 0030 BD46     	 mov sp,r7
 4909              	.LCFI201:
 4910              	 .cfi_def_cfa_register 13
 4911              	 
 4912 0032 80BD     	 pop {r7,pc}
 4913              	.L282:
 4914              	 .align 2
 4915              	.L281:
 4916 0034 00000000 	 .word udd_ep_control_state
 4917 0038 00000000 	 .word cpu_irq_save
 4918 003c 00400A40 	 .word 1074413568
 4919 0040 00000000 	 .word cpu_irq_restore
 4920              	 .cfi_endproc
 4921              	.LFE171:
 4923              	 .section .text.udd_ctrl_endofrequest,"ax",%progbits
 4924              	 .align 1
 4925              	 .syntax unified
 4926              	 .thumb
 4927              	 .thumb_func
 4928              	 .fpu softvfp
 4930              	udd_ctrl_endofrequest:
 4931              	.LFB172:
1619:.././hal/sam3u1c/udphs_device.c **** 
1620:.././hal/sam3u1c/udphs_device.c **** 
1621:.././hal/sam3u1c/udphs_device.c **** static void udd_ctrl_endofrequest(void)
1622:.././hal/sam3u1c/udphs_device.c **** {
 4932              	 .loc 6 1622 0
 4933              	 .cfi_startproc
 4934              	 
 4935              	 
 4936 0000 80B5     	 push {r7,lr}
 4937              	.LCFI202:
 4938              	 .cfi_def_cfa_offset 8
 4939              	 .cfi_offset 7,-8
 4940              	 .cfi_offset 14,-4
 4941 0002 00AF     	 add r7,sp,#0
 4942              	.LCFI203:
 4943              	 .cfi_def_cfa_register 7
1623:.././hal/sam3u1c/udphs_device.c **** 	// If a callback is registered then call it
1624:.././hal/sam3u1c/udphs_device.c **** 	if (udd_g_ctrlreq.callback) {
 4944              	 .loc 6 1624 0
 4945 0004 044B     	 ldr r3,.L286
 4946 0006 1B69     	 ldr r3,[r3,#16]
 4947 0008 002B     	 cmp r3,#0
 4948 000a 02D0     	 beq .L285
1625:.././hal/sam3u1c/udphs_device.c **** 		udd_g_ctrlreq.callback();
 4949              	 .loc 6 1625 0
 4950 000c 024B     	 ldr r3,.L286
 4951 000e 1B69     	 ldr r3,[r3,#16]
 4952 0010 9847     	 blx r3
 4953              	.LVL97:
 4954              	.L285:
1626:.././hal/sam3u1c/udphs_device.c **** 	}
1627:.././hal/sam3u1c/udphs_device.c **** }
 4955              	 .loc 6 1627 0
 4956 0012 00BF     	 nop
 4957 0014 80BD     	 pop {r7,pc}
 4958              	.L287:
 4959 0016 00BF     	 .align 2
 4960              	.L286:
 4961 0018 00000000 	 .word udd_g_ctrlreq
 4962              	 .cfi_endproc
 4963              	.LFE172:
 4965              	 .section .text.udd_ctrl_interrupt,"ax",%progbits
 4966              	 .align 1
 4967              	 .syntax unified
 4968              	 .thumb
 4969              	 .thumb_func
 4970              	 .fpu softvfp
 4972              	udd_ctrl_interrupt:
 4973              	.LFB173:
1628:.././hal/sam3u1c/udphs_device.c **** 
1629:.././hal/sam3u1c/udphs_device.c **** 
1630:.././hal/sam3u1c/udphs_device.c **** static bool udd_ctrl_interrupt(void)
1631:.././hal/sam3u1c/udphs_device.c **** {
 4974              	 .loc 6 1631 0
 4975              	 .cfi_startproc
 4976              	 
 4977              	 
 4978 0000 80B5     	 push {r7,lr}
 4979              	.LCFI204:
 4980              	 .cfi_def_cfa_offset 8
 4981              	 .cfi_offset 7,-8
 4982              	 .cfi_offset 14,-4
 4983 0002 82B0     	 sub sp,sp,#8
 4984              	.LCFI205:
 4985              	 .cfi_def_cfa_offset 16
 4986 0004 00AF     	 add r7,sp,#0
 4987              	.LCFI206:
 4988              	 .cfi_def_cfa_register 7
1632:.././hal/sam3u1c/udphs_device.c **** 	uint32_t status = udd_get_endpoint_status(0);
 4989              	 .loc 6 1632 0
 4990 0006 314B     	 ldr r3,.L297
 4991 0008 D3F81C31 	 ldr r3,[r3,#284]
 4992 000c 7B60     	 str r3,[r7,#4]
1633:.././hal/sam3u1c/udphs_device.c **** 
1634:.././hal/sam3u1c/udphs_device.c **** 	if (!Is_udd_endpoint_interrupt(0)) {
 4993              	 .loc 6 1634 0
 4994 000e 2F4B     	 ldr r3,.L297
 4995 0010 5B69     	 ldr r3,[r3,#20]
 4996 0012 03F48073 	 and r3,r3,#256
 4997 0016 002B     	 cmp r3,#0
 4998 0018 01D1     	 bne .L289
1635:.././hal/sam3u1c/udphs_device.c **** 		return false; // No interrupt events on control endpoint
 4999              	 .loc 6 1635 0
 5000 001a 0023     	 movs r3,#0
 5001 001c 52E0     	 b .L290
 5002              	.L289:
1636:.././hal/sam3u1c/udphs_device.c **** 	}
1637:.././hal/sam3u1c/udphs_device.c **** 	dbg_print("0: ");
1638:.././hal/sam3u1c/udphs_device.c **** 
1639:.././hal/sam3u1c/udphs_device.c **** 	// By default disable overflow and underflow interrupt
1640:.././hal/sam3u1c/udphs_device.c **** 	udd_disable_nak_in_interrupt(0);
 5003              	 .loc 6 1640 0
 5004 001e 2B4B     	 ldr r3,.L297
 5005 0020 4FF48042 	 mov r2,#16384
 5006 0024 C3F80821 	 str r2,[r3,#264]
1641:.././hal/sam3u1c/udphs_device.c **** 	udd_disable_nak_out_interrupt(0);
 5007              	 .loc 6 1641 0
 5008 0028 284B     	 ldr r3,.L297
 5009 002a 4FF40042 	 mov r2,#32768
 5010 002e C3F80821 	 str r2,[r3,#264]
1642:.././hal/sam3u1c/udphs_device.c **** 
1643:.././hal/sam3u1c/udphs_device.c **** 	// Search event on control endpoint
1644:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_status_setup_received(status)) {
 5011              	 .loc 6 1644 0
 5012 0032 7B68     	 ldr r3,[r7,#4]
 5013 0034 03F48053 	 and r3,r3,#4096
 5014 0038 002B     	 cmp r3,#0
 5015 003a 03D0     	 beq .L291
1645:.././hal/sam3u1c/udphs_device.c **** 		// SETUP packet received
1646:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("Stp ");
1647:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_setup_received();
 5016              	 .loc 6 1647 0
 5017 003c 244B     	 ldr r3,.L297+4
 5018 003e 9847     	 blx r3
 5019              	.LVL98:
1648:.././hal/sam3u1c/udphs_device.c **** 		return true;
 5020              	 .loc 6 1648 0
 5021 0040 0123     	 movs r3,#1
 5022 0042 3FE0     	 b .L290
 5023              	.L291:
1649:.././hal/sam3u1c/udphs_device.c **** 	}
1650:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_status_in_sent(status)
 5024              	 .loc 6 1650 0
 5025 0044 7B68     	 ldr r3,[r7,#4]
 5026 0046 03F48063 	 and r3,r3,#1024
 5027 004a 002B     	 cmp r3,#0
 5028 004c 0AD0     	 beq .L292
1651:.././hal/sam3u1c/udphs_device.c **** 			&& Is_udd_in_send_interrupt_enabled(0)) {
 5029              	 .loc 6 1651 0
 5030 004e 1F4B     	 ldr r3,.L297
 5031 0050 D3F80C31 	 ldr r3,[r3,#268]
 5032 0054 03F48063 	 and r3,r3,#1024
 5033 0058 002B     	 cmp r3,#0
 5034 005a 03D0     	 beq .L292
1652:.././hal/sam3u1c/udphs_device.c **** 		// IN packet sent
1653:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("In ");
1654:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_in_sent();
 5035              	 .loc 6 1654 0
 5036 005c 1D4B     	 ldr r3,.L297+8
 5037 005e 9847     	 blx r3
 5038              	.LVL99:
1655:.././hal/sam3u1c/udphs_device.c **** 		return true;
 5039              	 .loc 6 1655 0
 5040 0060 0123     	 movs r3,#1
 5041 0062 2FE0     	 b .L290
 5042              	.L292:
1656:.././hal/sam3u1c/udphs_device.c **** 	}
1657:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_status_out_received(status)) {
 5043              	 .loc 6 1657 0
 5044 0064 7B68     	 ldr r3,[r7,#4]
 5045 0066 03F40073 	 and r3,r3,#512
 5046 006a 002B     	 cmp r3,#0
 5047 006c 03D0     	 beq .L293
1658:.././hal/sam3u1c/udphs_device.c **** 		// OUT packet received
1659:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("Out ");
1660:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_out_received();
 5048              	 .loc 6 1660 0
 5049 006e 1A4B     	 ldr r3,.L297+12
 5050 0070 9847     	 blx r3
 5051              	.LVL100:
1661:.././hal/sam3u1c/udphs_device.c **** 		return true;
 5052              	 .loc 6 1661 0
 5053 0072 0123     	 movs r3,#1
 5054 0074 26E0     	 b .L290
 5055              	.L293:
1662:.././hal/sam3u1c/udphs_device.c **** 	}
1663:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_status_stall(status)) {
 5056              	 .loc 6 1663 0
 5057 0076 7B68     	 ldr r3,[r7,#4]
 5058 0078 03F40053 	 and r3,r3,#8192
 5059 007c 002B     	 cmp r3,#0
 5060 007e 04D0     	 beq .L294
1664:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("Stall\n\r");
1665:.././hal/sam3u1c/udphs_device.c **** 		// STALLed
1666:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_stall(0);
 5061              	 .loc 6 1666 0
 5062 0080 124B     	 ldr r3,.L297
 5063 0082 4FF40052 	 mov r2,#8192
 5064 0086 C3F81821 	 str r2,[r3,#280]
 5065              	.L294:
1667:.././hal/sam3u1c/udphs_device.c **** 	}
1668:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_status_nak_out(status)) {
 5066              	 .loc 6 1668 0
 5067 008a 7B68     	 ldr r3,[r7,#4]
 5068 008c 03F40043 	 and r3,r3,#32768
 5069 0090 002B     	 cmp r3,#0
 5070 0092 08D0     	 beq .L295
1669:.././hal/sam3u1c/udphs_device.c **** 		// Overflow on OUT packet
1670:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("NakO ");
1671:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_nak_out(0);
 5071              	 .loc 6 1671 0
 5072 0094 0D4B     	 ldr r3,.L297
 5073 0096 4FF40042 	 mov r2,#32768
 5074 009a C3F81821 	 str r2,[r3,#280]
1672:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_overflow();
 5075              	 .loc 6 1672 0
 5076 009e 0F4B     	 ldr r3,.L297+16
 5077 00a0 9847     	 blx r3
 5078              	.LVL101:
1673:.././hal/sam3u1c/udphs_device.c **** 		return true;
 5079              	 .loc 6 1673 0
 5080 00a2 0123     	 movs r3,#1
 5081 00a4 0EE0     	 b .L290
 5082              	.L295:
1674:.././hal/sam3u1c/udphs_device.c **** 	}
1675:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_status_nak_in(status)) {
 5083              	 .loc 6 1675 0
 5084 00a6 7B68     	 ldr r3,[r7,#4]
 5085 00a8 03F48043 	 and r3,r3,#16384
 5086 00ac 002B     	 cmp r3,#0
 5087 00ae 08D0     	 beq .L296
1676:.././hal/sam3u1c/udphs_device.c **** 		// Underflow on IN packet
1677:.././hal/sam3u1c/udphs_device.c **** 		dbg_print("NakI ");
1678:.././hal/sam3u1c/udphs_device.c **** 		udd_ack_nak_in(0);
 5088              	 .loc 6 1678 0
 5089 00b0 064B     	 ldr r3,.L297
 5090 00b2 4FF48042 	 mov r2,#16384
 5091 00b6 C3F81821 	 str r2,[r3,#280]
1679:.././hal/sam3u1c/udphs_device.c **** 		udd_ctrl_underflow();
 5092              	 .loc 6 1679 0
 5093 00ba 094B     	 ldr r3,.L297+20
 5094 00bc 9847     	 blx r3
 5095              	.LVL102:
1680:.././hal/sam3u1c/udphs_device.c **** 		return true;
 5096              	 .loc 6 1680 0
 5097 00be 0123     	 movs r3,#1
 5098 00c0 00E0     	 b .L290
 5099              	.L296:
1681:.././hal/sam3u1c/udphs_device.c **** 	}
1682:.././hal/sam3u1c/udphs_device.c **** 	dbg_print("UnH ");
1683:.././hal/sam3u1c/udphs_device.c **** 	return false;
 5100              	 .loc 6 1683 0
 5101 00c2 0023     	 movs r3,#0
 5102              	.L290:
1684:.././hal/sam3u1c/udphs_device.c **** }
 5103              	 .loc 6 1684 0
 5104 00c4 1846     	 mov r0,r3
 5105 00c6 0837     	 adds r7,r7,#8
 5106              	.LCFI207:
 5107              	 .cfi_def_cfa_offset 8
 5108 00c8 BD46     	 mov sp,r7
 5109              	.LCFI208:
 5110              	 .cfi_def_cfa_register 13
 5111              	 
 5112 00ca 80BD     	 pop {r7,pc}
 5113              	.L298:
 5114              	 .align 2
 5115              	.L297:
 5116 00cc 00400A40 	 .word 1074413568
 5117 00d0 00000000 	 .word udd_ctrl_setup_received
 5118 00d4 00000000 	 .word udd_ctrl_in_sent
 5119 00d8 00000000 	 .word udd_ctrl_out_received
 5120 00dc 00000000 	 .word udd_ctrl_overflow
 5121 00e0 00000000 	 .word udd_ctrl_underflow
 5122              	 .cfi_endproc
 5123              	.LFE173:
 5125              	 .section .text.udd_ep_job_table_reset,"ax",%progbits
 5126              	 .align 1
 5127              	 .syntax unified
 5128              	 .thumb
 5129              	 .thumb_func
 5130              	 .fpu softvfp
 5132              	udd_ep_job_table_reset:
 5133              	.LFB174:
1685:.././hal/sam3u1c/udphs_device.c **** 
1686:.././hal/sam3u1c/udphs_device.c **** 
1687:.././hal/sam3u1c/udphs_device.c **** //--------------------------------------------------------
1688:.././hal/sam3u1c/udphs_device.c **** //--- INTERNAL ROUTINES TO MANAGED THE BULK/INTERRUPT/ISOCHRONOUS ENDPOINTS
1689:.././hal/sam3u1c/udphs_device.c **** 
1690:.././hal/sam3u1c/udphs_device.c **** #if (0!=USB_DEVICE_MAX_EP)
1691:.././hal/sam3u1c/udphs_device.c **** 
1692:.././hal/sam3u1c/udphs_device.c **** static void udd_ep_job_table_reset(void)
1693:.././hal/sam3u1c/udphs_device.c **** {
 5134              	 .loc 6 1693 0
 5135              	 .cfi_startproc
 5136              	 
 5137              	 
 5138              	 
 5139 0000 80B4     	 push {r7}
 5140              	.LCFI209:
 5141              	 .cfi_def_cfa_offset 4
 5142              	 .cfi_offset 7,-4
 5143 0002 83B0     	 sub sp,sp,#12
 5144              	.LCFI210:
 5145              	 .cfi_def_cfa_offset 16
 5146 0004 00AF     	 add r7,sp,#0
 5147              	.LCFI211:
 5148              	 .cfi_def_cfa_register 7
1694:.././hal/sam3u1c/udphs_device.c **** 	uint8_t i;
1695:.././hal/sam3u1c/udphs_device.c **** 	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
 5149              	 .loc 6 1695 0
 5150 0006 0023     	 movs r3,#0
 5151 0008 FB71     	 strb r3,[r7,#7]
 5152 000a 1CE0     	 b .L300
 5153              	.L301:
1696:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_job[i].busy = false;
 5154              	 .loc 6 1696 0 discriminator 3
 5155 000c FA79     	 ldrb r2,[r7,#7]
 5156 000e 1249     	 ldr r1,.L302
 5157 0010 1346     	 mov r3,r2
 5158 0012 5B00     	 lsls r3,r3,#1
 5159 0014 1344     	 add r3,r3,r2
 5160 0016 DB00     	 lsls r3,r3,#3
 5161 0018 0B44     	 add r3,r3,r1
 5162 001a 03F11002 	 add r2,r3,#16
 5163 001e 1379     	 ldrb r3,[r2,#4]
 5164 0020 6FF30003 	 bfc r3,#0,#1
 5165 0024 1371     	 strb r3,[r2,#4]
1697:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_job[i].stall_requested = false;
 5166              	 .loc 6 1697 0 discriminator 3
 5167 0026 FA79     	 ldrb r2,[r7,#7]
 5168 0028 0B49     	 ldr r1,.L302
 5169 002a 1346     	 mov r3,r2
 5170 002c 5B00     	 lsls r3,r3,#1
 5171 002e 1344     	 add r3,r3,r2
 5172 0030 DB00     	 lsls r3,r3,#3
 5173 0032 0B44     	 add r3,r3,r1
 5174 0034 03F11002 	 add r2,r3,#16
 5175 0038 1379     	 ldrb r3,[r2,#4]
 5176 003a 6FF38203 	 bfc r3,#2,#1
 5177 003e 1371     	 strb r3,[r2,#4]
1695:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_job[i].busy = false;
 5178              	 .loc 6 1695 0 discriminator 3
 5179 0040 FB79     	 ldrb r3,[r7,#7]
 5180 0042 0133     	 adds r3,r3,#1
 5181 0044 FB71     	 strb r3,[r7,#7]
 5182              	.L300:
1695:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_job[i].busy = false;
 5183              	 .loc 6 1695 0 is_stmt 0 discriminator 1
 5184 0046 FB79     	 ldrb r3,[r7,#7]
 5185 0048 012B     	 cmp r3,#1
 5186 004a DFD9     	 bls .L301
1698:.././hal/sam3u1c/udphs_device.c **** 	}
1699:.././hal/sam3u1c/udphs_device.c **** }
 5187              	 .loc 6 1699 0 is_stmt 1
 5188 004c 00BF     	 nop
 5189 004e 0C37     	 adds r7,r7,#12
 5190              	.LCFI212:
 5191              	 .cfi_def_cfa_offset 4
 5192 0050 BD46     	 mov sp,r7
 5193              	.LCFI213:
 5194              	 .cfi_def_cfa_register 13
 5195              	 
 5196 0052 80BC     	 pop {r7}
 5197              	.LCFI214:
 5198              	 .cfi_restore 7
 5199              	 .cfi_def_cfa_offset 0
 5200 0054 7047     	 bx lr
 5201              	.L303:
 5202 0056 00BF     	 .align 2
 5203              	.L302:
 5204 0058 00000000 	 .word udd_ep_job
 5205              	 .cfi_endproc
 5206              	.LFE174:
 5208              	 .section .text.udd_ep_job_table_kill,"ax",%progbits
 5209              	 .align 1
 5210              	 .syntax unified
 5211              	 .thumb
 5212              	 .thumb_func
 5213              	 .fpu softvfp
 5215              	udd_ep_job_table_kill:
 5216              	.LFB175:
1700:.././hal/sam3u1c/udphs_device.c **** 
1701:.././hal/sam3u1c/udphs_device.c **** 
1702:.././hal/sam3u1c/udphs_device.c **** static void udd_ep_job_table_kill(void)
1703:.././hal/sam3u1c/udphs_device.c **** {
 5217              	 .loc 6 1703 0
 5218              	 .cfi_startproc
 5219              	 
 5220              	 
 5221 0000 80B5     	 push {r7,lr}
 5222              	.LCFI215:
 5223              	 .cfi_def_cfa_offset 8
 5224              	 .cfi_offset 7,-8
 5225              	 .cfi_offset 14,-4
 5226 0002 82B0     	 sub sp,sp,#8
 5227              	.LCFI216:
 5228              	 .cfi_def_cfa_offset 16
 5229 0004 00AF     	 add r7,sp,#0
 5230              	.LCFI217:
 5231              	 .cfi_def_cfa_register 7
1704:.././hal/sam3u1c/udphs_device.c **** 	uint8_t i;
1705:.././hal/sam3u1c/udphs_device.c **** 
1706:.././hal/sam3u1c/udphs_device.c **** 	// For each endpoint, kill job
1707:.././hal/sam3u1c/udphs_device.c **** 	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
 5232              	 .loc 6 1707 0
 5233 0006 0023     	 movs r3,#0
 5234 0008 FB71     	 strb r3,[r7,#7]
 5235 000a 10E0     	 b .L305
 5236              	.L306:
1708:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
 5237              	 .loc 6 1708 0 discriminator 3
 5238 000c FA79     	 ldrb r2,[r7,#7]
 5239 000e 1346     	 mov r3,r2
 5240 0010 5B00     	 lsls r3,r3,#1
 5241 0012 1344     	 add r3,r3,r2
 5242 0014 DB00     	 lsls r3,r3,#3
 5243 0016 094A     	 ldr r2,.L307
 5244 0018 9818     	 adds r0,r3,r2
 5245 001a FB79     	 ldrb r3,[r7,#7]
 5246 001c 0133     	 adds r3,r3,#1
 5247 001e DBB2     	 uxtb r3,r3
 5248 0020 1A46     	 mov r2,r3
 5249 0022 0121     	 movs r1,#1
 5250 0024 064B     	 ldr r3,.L307+4
 5251 0026 9847     	 blx r3
 5252              	.LVL103:
1707:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
 5253              	 .loc 6 1707 0 discriminator 3
 5254 0028 FB79     	 ldrb r3,[r7,#7]
 5255 002a 0133     	 adds r3,r3,#1
 5256 002c FB71     	 strb r3,[r7,#7]
 5257              	.L305:
1707:.././hal/sam3u1c/udphs_device.c **** 		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
 5258              	 .loc 6 1707 0 is_stmt 0 discriminator 1
 5259 002e FB79     	 ldrb r3,[r7,#7]
 5260 0030 012B     	 cmp r3,#1
 5261 0032 EBD9     	 bls .L306
1709:.././hal/sam3u1c/udphs_device.c **** 	}
1710:.././hal/sam3u1c/udphs_device.c **** }
 5262              	 .loc 6 1710 0 is_stmt 1
 5263 0034 00BF     	 nop
 5264 0036 0837     	 adds r7,r7,#8
 5265              	.LCFI218:
 5266              	 .cfi_def_cfa_offset 8
 5267 0038 BD46     	 mov sp,r7
 5268              	.LCFI219:
 5269              	 .cfi_def_cfa_register 13
 5270              	 
 5271 003a 80BD     	 pop {r7,pc}
 5272              	.L308:
 5273              	 .align 2
 5274              	.L307:
 5275 003c 00000000 	 .word udd_ep_job
 5276 0040 00000000 	 .word udd_ep_finish_job
 5277              	 .cfi_endproc
 5278              	.LFE175:
 5280              	 .section .text.udd_ep_abort_job,"ax",%progbits
 5281              	 .align 1
 5282              	 .syntax unified
 5283              	 .thumb
 5284              	 .thumb_func
 5285              	 .fpu softvfp
 5287              	udd_ep_abort_job:
 5288              	.LFB176:
1711:.././hal/sam3u1c/udphs_device.c **** 
1712:.././hal/sam3u1c/udphs_device.c **** 
1713:.././hal/sam3u1c/udphs_device.c **** static void udd_ep_abort_job(udd_ep_id_t ep)
1714:.././hal/sam3u1c/udphs_device.c **** {
 5289              	 .loc 6 1714 0
 5290              	 .cfi_startproc
 5291              	 
 5292              	 
 5293 0000 80B5     	 push {r7,lr}
 5294              	.LCFI220:
 5295              	 .cfi_def_cfa_offset 8
 5296              	 .cfi_offset 7,-8
 5297              	 .cfi_offset 14,-4
 5298 0002 82B0     	 sub sp,sp,#8
 5299              	.LCFI221:
 5300              	 .cfi_def_cfa_offset 16
 5301 0004 00AF     	 add r7,sp,#0
 5302              	.LCFI222:
 5303              	 .cfi_def_cfa_register 7
 5304 0006 0346     	 mov r3,r0
 5305 0008 FB71     	 strb r3,[r7,#7]
1715:.././hal/sam3u1c/udphs_device.c **** 	ep &= USB_EP_ADDR_MASK;
 5306              	 .loc 6 1715 0
 5307 000a FB79     	 ldrb r3,[r7,#7]
 5308 000c 03F00F03 	 and r3,r3,#15
 5309 0010 FB71     	 strb r3,[r7,#7]
1716:.././hal/sam3u1c/udphs_device.c **** 
1717:.././hal/sam3u1c/udphs_device.c **** 	// Abort job on endpoint
1718:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
 5310              	 .loc 6 1718 0
 5311 0012 FB79     	 ldrb r3,[r7,#7]
 5312 0014 5A1E     	 subs r2,r3,#1
 5313 0016 1346     	 mov r3,r2
 5314 0018 5B00     	 lsls r3,r3,#1
 5315 001a 1344     	 add r3,r3,r2
 5316 001c DB00     	 lsls r3,r3,#3
 5317 001e 054A     	 ldr r2,.L310
 5318 0020 1344     	 add r3,r3,r2
 5319 0022 FA79     	 ldrb r2,[r7,#7]
 5320 0024 0121     	 movs r1,#1
 5321 0026 1846     	 mov r0,r3
 5322 0028 034B     	 ldr r3,.L310+4
 5323 002a 9847     	 blx r3
 5324              	.LVL104:
1719:.././hal/sam3u1c/udphs_device.c **** }
 5325              	 .loc 6 1719 0
 5326 002c 00BF     	 nop
 5327 002e 0837     	 adds r7,r7,#8
 5328              	.LCFI223:
 5329              	 .cfi_def_cfa_offset 8
 5330 0030 BD46     	 mov sp,r7
 5331              	.LCFI224:
 5332              	 .cfi_def_cfa_register 13
 5333              	 
 5334 0032 80BD     	 pop {r7,pc}
 5335              	.L311:
 5336              	 .align 2
 5337              	.L310:
 5338 0034 00000000 	 .word udd_ep_job
 5339 0038 00000000 	 .word udd_ep_finish_job
 5340              	 .cfi_endproc
 5341              	.LFE176:
 5343              	 .section .text.udd_ep_finish_job,"ax",%progbits
 5344              	 .align 1
 5345              	 .syntax unified
 5346              	 .thumb
 5347              	 .thumb_func
 5348              	 .fpu softvfp
 5350              	udd_ep_finish_job:
 5351              	.LFB177:
1720:.././hal/sam3u1c/udphs_device.c **** 
1721:.././hal/sam3u1c/udphs_device.c **** 
1722:.././hal/sam3u1c/udphs_device.c **** static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
1723:.././hal/sam3u1c/udphs_device.c **** {
 5352              	 .loc 6 1723 0
 5353              	 .cfi_startproc
 5354              	 
 5355              	 
 5356 0000 80B5     	 push {r7,lr}
 5357              	.LCFI225:
 5358              	 .cfi_def_cfa_offset 8
 5359              	 .cfi_offset 7,-8
 5360              	 .cfi_offset 14,-4
 5361 0002 82B0     	 sub sp,sp,#8
 5362              	.LCFI226:
 5363              	 .cfi_def_cfa_offset 16
 5364 0004 00AF     	 add r7,sp,#0
 5365              	.LCFI227:
 5366              	 .cfi_def_cfa_register 7
 5367 0006 7860     	 str r0,[r7,#4]
 5368 0008 0B46     	 mov r3,r1
 5369 000a FB70     	 strb r3,[r7,#3]
 5370 000c 1346     	 mov r3,r2
 5371 000e BB70     	 strb r3,[r7,#2]
1724:.././hal/sam3u1c/udphs_device.c **** 	if (ptr_job->busy == false) {
 5372              	 .loc 6 1724 0
 5373 0010 7B68     	 ldr r3,[r7,#4]
 5374 0012 1B7D     	 ldrb r3,[r3,#20]
 5375 0014 03F00103 	 and r3,r3,#1
 5376 0018 DBB2     	 uxtb r3,r3
 5377 001a 002B     	 cmp r3,#0
 5378 001c 1FD0     	 beq .L317
1725:.././hal/sam3u1c/udphs_device.c **** 		return; // No on-going job
1726:.././hal/sam3u1c/udphs_device.c **** 	}
1727:.././hal/sam3u1c/udphs_device.c **** 	ptr_job->busy = false;
 5379              	 .loc 6 1727 0
 5380 001e 7A68     	 ldr r2,[r7,#4]
 5381 0020 137D     	 ldrb r3,[r2,#20]
 5382 0022 6FF30003 	 bfc r3,#0,#1
 5383 0026 1375     	 strb r3,[r2,#20]
1728:.././hal/sam3u1c/udphs_device.c **** 	dbg_print("JobE%d ", b_abort);
1729:.././hal/sam3u1c/udphs_device.c **** 	if (NULL == ptr_job->call_trans) {
 5384              	 .loc 6 1729 0
 5385 0028 7B68     	 ldr r3,[r7,#4]
 5386 002a 1B68     	 ldr r3,[r3]
 5387 002c 002B     	 cmp r3,#0
 5388 002e 18D0     	 beq .L318
1730:.././hal/sam3u1c/udphs_device.c **** 		return; // No callback linked to job
1731:.././hal/sam3u1c/udphs_device.c **** 	}
1732:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_in(ep_num)) {
 5389              	 .loc 6 1732 0
 5390 0030 0E4A     	 ldr r2,.L319
 5391 0032 BB78     	 ldrb r3,[r7,#2]
 5392 0034 0833     	 adds r3,r3,#8
 5393 0036 5B01     	 lsls r3,r3,#5
 5394 0038 1344     	 add r3,r3,r2
 5395 003a 1B68     	 ldr r3,[r3]
 5396 003c 03F00803 	 and r3,r3,#8
 5397 0040 002B     	 cmp r3,#0
 5398 0042 03D0     	 beq .L316
1733:.././hal/sam3u1c/udphs_device.c **** 		ep_num |= USB_EP_DIR_IN;
 5399              	 .loc 6 1733 0
 5400 0044 BB78     	 ldrb r3,[r7,#2]
 5401 0046 63F07F03 	 orn r3,r3,#127
 5402 004a BB70     	 strb r3,[r7,#2]
 5403              	.L316:
1734:.././hal/sam3u1c/udphs_device.c **** 	}
1735:.././hal/sam3u1c/udphs_device.c **** 	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
 5404              	 .loc 6 1735 0
 5405 004c 7B68     	 ldr r3,[r7,#4]
 5406 004e 1B68     	 ldr r3,[r3]
 5407 0050 FA78     	 ldrb r2,[r7,#3]
 5408 0052 1046     	 mov r0,r2
 5409 0054 7A68     	 ldr r2,[r7,#4]
 5410 0056 9168     	 ldr r1,[r2,#8]
 5411 0058 BA78     	 ldrb r2,[r7,#2]
 5412 005a 9847     	 blx r3
 5413              	.LVL105:
 5414 005c 02E0     	 b .L312
 5415              	.L317:
1725:.././hal/sam3u1c/udphs_device.c **** 	}
 5416              	 .loc 6 1725 0
 5417 005e 00BF     	 nop
 5418 0060 00E0     	 b .L312
 5419              	.L318:
1730:.././hal/sam3u1c/udphs_device.c **** 	}
 5420              	 .loc 6 1730 0
 5421 0062 00BF     	 nop
 5422              	.L312:
1736:.././hal/sam3u1c/udphs_device.c **** 			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
1737:.././hal/sam3u1c/udphs_device.c **** }
 5423              	 .loc 6 1737 0
 5424 0064 0837     	 adds r7,r7,#8
 5425              	.LCFI228:
 5426              	 .cfi_def_cfa_offset 8
 5427 0066 BD46     	 mov sp,r7
 5428              	.LCFI229:
 5429              	 .cfi_def_cfa_register 13
 5430              	 
 5431 0068 80BD     	 pop {r7,pc}
 5432              	.L320:
 5433 006a 00BF     	 .align 2
 5434              	.L319:
 5435 006c 00400A40 	 .word 1074413568
 5436              	 .cfi_endproc
 5437              	.LFE177:
 5439              	 .section .text.udd_ep_trans_done,"ax",%progbits
 5440              	 .align 1
 5441              	 .syntax unified
 5442              	 .thumb
 5443              	 .thumb_func
 5444              	 .fpu softvfp
 5446              	udd_ep_trans_done:
 5447              	.LFB178:
1738:.././hal/sam3u1c/udphs_device.c **** 
1739:.././hal/sam3u1c/udphs_device.c **** static void udd_ep_trans_done(udd_ep_id_t ep)
1740:.././hal/sam3u1c/udphs_device.c **** {
 5448              	 .loc 6 1740 0
 5449              	 .cfi_startproc
 5450              	 
 5451              	 
 5452 0000 80B5     	 push {r7,lr}
 5453              	.LCFI230:
 5454              	 .cfi_def_cfa_offset 8
 5455              	 .cfi_offset 7,-8
 5456              	 .cfi_offset 14,-4
 5457 0002 86B0     	 sub sp,sp,#24
 5458              	.LCFI231:
 5459              	 .cfi_def_cfa_offset 32
 5460 0004 00AF     	 add r7,sp,#0
 5461              	.LCFI232:
 5462              	 .cfi_def_cfa_register 7
 5463 0006 0346     	 mov r3,r0
 5464 0008 FB71     	 strb r3,[r7,#7]
1741:.././hal/sam3u1c/udphs_device.c **** 	uint32_t udd_dma_ctrl = 0;
 5465              	 .loc 6 1741 0
 5466 000a 0023     	 movs r3,#0
 5467 000c 7B61     	 str r3,[r7,#20]
1742:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_job_t *ptr_job;
1743:.././hal/sam3u1c/udphs_device.c **** 	iram_size_t next_trans;
1744:.././hal/sam3u1c/udphs_device.c **** 	irqflags_t flags;
1745:.././hal/sam3u1c/udphs_device.c **** 
1746:.././hal/sam3u1c/udphs_device.c **** 	// Get job corresponding at endpoint
1747:.././hal/sam3u1c/udphs_device.c **** 	ptr_job = &udd_ep_job[ep - 1];
 5468              	 .loc 6 1747 0
 5469 000e FB79     	 ldrb r3,[r7,#7]
 5470 0010 5A1E     	 subs r2,r3,#1
 5471 0012 1346     	 mov r3,r2
 5472 0014 5B00     	 lsls r3,r3,#1
 5473 0016 1344     	 add r3,r3,r2
 5474 0018 DB00     	 lsls r3,r3,#3
 5475 001a 6D4A     	 ldr r2,.L334
 5476 001c 1344     	 add r3,r3,r2
 5477 001e FB60     	 str r3,[r7,#12]
1748:.././hal/sam3u1c/udphs_device.c **** 
1749:.././hal/sam3u1c/udphs_device.c **** 	if (!ptr_job->busy) {
 5478              	 .loc 6 1749 0
 5479 0020 FB68     	 ldr r3,[r7,#12]
 5480 0022 1B7D     	 ldrb r3,[r3,#20]
 5481 0024 03F00103 	 and r3,r3,#1
 5482 0028 DBB2     	 uxtb r3,r3
 5483 002a 002B     	 cmp r3,#0
 5484 002c 00F0CB80 	 beq .L333
1750:.././hal/sam3u1c/udphs_device.c **** 		return; // No job is running, then ignore it (system error)
1751:.././hal/sam3u1c/udphs_device.c **** 	}
1752:.././hal/sam3u1c/udphs_device.c **** 
1753:.././hal/sam3u1c/udphs_device.c **** 	if (ptr_job->buf_cnt != ptr_job->buf_size) {
 5485              	 .loc 6 1753 0
 5486 0030 FB68     	 ldr r3,[r7,#12]
 5487 0032 DA68     	 ldr r2,[r3,#12]
 5488 0034 FB68     	 ldr r3,[r7,#12]
 5489 0036 9B68     	 ldr r3,[r3,#8]
 5490 0038 9A42     	 cmp r2,r3
 5491 003a 00F09880 	 beq .L324
1754:.././hal/sam3u1c/udphs_device.c **** 		// Need to send or receive other data
1755:.././hal/sam3u1c/udphs_device.c **** 		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;
 5492              	 .loc 6 1755 0
 5493 003e FB68     	 ldr r3,[r7,#12]
 5494 0040 9A68     	 ldr r2,[r3,#8]
 5495 0042 FB68     	 ldr r3,[r7,#12]
 5496 0044 DB68     	 ldr r3,[r3,#12]
 5497 0046 D31A     	 subs r3,r2,r3
 5498 0048 3B61     	 str r3,[r7,#16]
1756:.././hal/sam3u1c/udphs_device.c **** 
1757:.././hal/sam3u1c/udphs_device.c **** 		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
 5499              	 .loc 6 1757 0
 5500 004a 3B69     	 ldr r3,[r7,#16]
 5501 004c B3F5803F 	 cmp r3,#65536
 5502 0050 05D9     	 bls .L325
1758:.././hal/sam3u1c/udphs_device.c **** 			// The USB hardware support a maximum
1759:.././hal/sam3u1c/udphs_device.c **** 			// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
1760:.././hal/sam3u1c/udphs_device.c **** 			next_trans = UDD_ENDPOINT_MAX_TRANS;
 5503              	 .loc 6 1760 0
 5504 0052 4FF48033 	 mov r3,#65536
 5505 0056 3B61     	 str r3,[r7,#16]
1761:.././hal/sam3u1c/udphs_device.c **** 
1762:.././hal/sam3u1c/udphs_device.c **** 			// Set 0 to transfer the maximum
1763:.././hal/sam3u1c/udphs_device.c **** 			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(0);
 5506              	 .loc 6 1763 0
 5507 0058 0023     	 movs r3,#0
 5508 005a 7B61     	 str r3,[r7,#20]
 5509 005c 02E0     	 b .L326
 5510              	.L325:
1764:.././hal/sam3u1c/udphs_device.c **** 		} else {
1765:.././hal/sam3u1c/udphs_device.c **** 			udd_dma_ctrl = UDPHS_DMACONTROL_BUFF_LENGTH(next_trans);
 5511              	 .loc 6 1765 0
 5512 005e 3B69     	 ldr r3,[r7,#16]
 5513 0060 1B04     	 lsls r3,r3,#16
 5514 0062 7B61     	 str r3,[r7,#20]
 5515              	.L326:
1766:.././hal/sam3u1c/udphs_device.c **** 		}
1767:.././hal/sam3u1c/udphs_device.c **** 		if (Is_udd_endpoint_in(ep)) {
 5516              	 .loc 6 1767 0
 5517 0064 5B4A     	 ldr r2,.L334+4
 5518 0066 FB79     	 ldrb r3,[r7,#7]
 5519 0068 0833     	 adds r3,r3,#8
 5520 006a 5B01     	 lsls r3,r3,#5
 5521 006c 1344     	 add r3,r3,r2
 5522 006e 1B68     	 ldr r3,[r3]
 5523 0070 03F00803 	 and r3,r3,#8
 5524 0074 002B     	 cmp r3,#0
 5525 0076 1DD0     	 beq .L327
1768:.././hal/sam3u1c/udphs_device.c **** 			if (0 != (next_trans % udd_get_endpoint_size(ep))) {
 5526              	 .loc 6 1768 0
 5527 0078 564A     	 ldr r2,.L334+4
 5528 007a FB79     	 ldrb r3,[r7,#7]
 5529 007c 0833     	 adds r3,r3,#8
 5530 007e 5B01     	 lsls r3,r3,#5
 5531 0080 1344     	 add r3,r3,r2
 5532 0082 1B68     	 ldr r3,[r3]
 5533 0084 03F00703 	 and r3,r3,#7
 5534 0088 0822     	 movs r2,#8
 5535 008a 02FA03F3 	 lsl r3,r2,r3
 5536 008e 1A46     	 mov r2,r3
 5537 0090 3B69     	 ldr r3,[r7,#16]
 5538 0092 B3FBF2F1 	 udiv r1,r3,r2
 5539 0096 02FB01F2 	 mul r2,r2,r1
 5540 009a 9B1A     	 subs r3,r3,r2
 5541 009c 002B     	 cmp r3,#0
 5542 009e 27D0     	 beq .L329
1769:.././hal/sam3u1c/udphs_device.c **** 				// Enable short packet option
1770:.././hal/sam3u1c/udphs_device.c **** 				// else the DMA transfer is accepted
1771:.././hal/sam3u1c/udphs_device.c **** 				// and interrupt DMA valid but nothing is sent.
1772:.././hal/sam3u1c/udphs_device.c **** 				udd_dma_ctrl |= UDPHS_DMACONTROL_END_B_EN;
 5543              	 .loc 6 1772 0
 5544 00a0 7B69     	 ldr r3,[r7,#20]
 5545 00a2 43F00803 	 orr r3,r3,#8
 5546 00a6 7B61     	 str r3,[r7,#20]
1773:.././hal/sam3u1c/udphs_device.c **** 				// No need to request another ZLP
1774:.././hal/sam3u1c/udphs_device.c **** 				ptr_job->b_shortpacket = false;
 5547              	 .loc 6 1774 0
 5548 00a8 FA68     	 ldr r2,[r7,#12]
 5549 00aa 137D     	 ldrb r3,[r2,#20]
 5550 00ac 6FF34103 	 bfc r3,#1,#1
 5551 00b0 1375     	 strb r3,[r2,#20]
 5552 00b2 1DE0     	 b .L329
 5553              	.L327:
1775:.././hal/sam3u1c/udphs_device.c **** 			}
1776:.././hal/sam3u1c/udphs_device.c **** 		} else {
1777:.././hal/sam3u1c/udphs_device.c **** 			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
 5554              	 .loc 6 1777 0
 5555 00b4 474A     	 ldr r2,.L334+4
 5556 00b6 FB79     	 ldrb r3,[r7,#7]
 5557 00b8 0833     	 adds r3,r3,#8
 5558 00ba 5B01     	 lsls r3,r3,#5
 5559 00bc 1344     	 add r3,r3,r2
 5560 00be 1B68     	 ldr r3,[r3]
 5561 00c0 1B09     	 lsrs r3,r3,#4
 5562 00c2 03F00303 	 and r3,r3,#3
 5563 00c6 012B     	 cmp r3,#1
 5564 00c8 0ED1     	 bne .L330
1778:.././hal/sam3u1c/udphs_device.c **** 					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {
 5565              	 .loc 6 1778 0
 5566 00ca 424A     	 ldr r2,.L334+4
 5567 00cc FB79     	 ldrb r3,[r7,#7]
 5568 00ce 0833     	 adds r3,r3,#8
 5569 00d0 5B01     	 lsls r3,r3,#5
 5570 00d2 1344     	 add r3,r3,r2
 5571 00d4 1B68     	 ldr r3,[r3]
 5572 00d6 03F00703 	 and r3,r3,#7
 5573 00da 0822     	 movs r2,#8
 5574 00dc 02FA03F3 	 lsl r3,r2,r3
 5575 00e0 1A46     	 mov r2,r3
 5576 00e2 3B69     	 ldr r3,[r7,#16]
 5577 00e4 9A42     	 cmp r2,r3
 5578 00e6 03D3     	 bcc .L329
 5579              	.L330:
1779:.././hal/sam3u1c/udphs_device.c **** 
1780:.././hal/sam3u1c/udphs_device.c **** 				// Enable short packet reception
1781:.././hal/sam3u1c/udphs_device.c **** 				udd_dma_ctrl |= UDPHS_DMACONTROL_END_TR_IT
 5580              	 .loc 6 1781 0
 5581 00e8 7B69     	 ldr r3,[r7,#20]
 5582 00ea 43F01403 	 orr r3,r3,#20
 5583 00ee 7B61     	 str r3,[r7,#20]
 5584              	.L329:
1782:.././hal/sam3u1c/udphs_device.c **** 						| UDPHS_DMACONTROL_END_TR_EN;
1783:.././hal/sam3u1c/udphs_device.c **** 			}
1784:.././hal/sam3u1c/udphs_device.c **** 		}
1785:.././hal/sam3u1c/udphs_device.c **** 
1786:.././hal/sam3u1c/udphs_device.c **** 		// Start USB DMA to fill or read fifo of the selected endpoint
1787:.././hal/sam3u1c/udphs_device.c **** 		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
 5585              	 .loc 6 1787 0
 5586 00f0 FB79     	 ldrb r3,[r7,#7]
 5587 00f2 1A01     	 lsls r2,r3,#4
 5588 00f4 384B     	 ldr r3,.L334+8
 5589 00f6 1344     	 add r3,r3,r2
 5590 00f8 FA68     	 ldr r2,[r7,#12]
 5591 00fa 5168     	 ldr r1,[r2,#4]
 5592 00fc FA68     	 ldr r2,[r7,#12]
 5593 00fe D268     	 ldr r2,[r2,#12]
 5594 0100 0A44     	 add r2,r2,r1
 5595 0102 5A60     	 str r2,[r3,#4]
1788:.././hal/sam3u1c/udphs_device.c **** 		udd_dma_ctrl |= UDPHS_DMACONTROL_END_BUFFIT | UDPHS_DMACONTROL_CHANN_ENB;
 5596              	 .loc 6 1788 0
 5597 0104 7B69     	 ldr r3,[r7,#20]
 5598 0106 43F02103 	 orr r3,r3,#33
 5599 010a 7B61     	 str r3,[r7,#20]
1789:.././hal/sam3u1c/udphs_device.c **** 
1790:.././hal/sam3u1c/udphs_device.c **** 		// Disable IRQs to have a short sequence
1791:.././hal/sam3u1c/udphs_device.c **** 		// between read of EOT_STA and DMA enable
1792:.././hal/sam3u1c/udphs_device.c **** 		flags = cpu_irq_save();
 5600              	 .loc 6 1792 0
 5601 010c 334B     	 ldr r3,.L334+12
 5602 010e 9847     	 blx r3
 5603              	.LVL106:
 5604 0110 B860     	 str r0,[r7,#8]
1793:.././hal/sam3u1c/udphs_device.c **** 		if (!(udd_endpoint_dma_get_status(ep)
 5605              	 .loc 6 1793 0
 5606 0112 FB79     	 ldrb r3,[r7,#7]
 5607 0114 1A01     	 lsls r2,r3,#4
 5608 0116 304B     	 ldr r3,.L334+8
 5609 0118 1344     	 add r3,r3,r2
 5610 011a DB68     	 ldr r3,[r3,#12]
1794:.././hal/sam3u1c/udphs_device.c **** 				& UDPHS_DMASTATUS_END_TR_ST)) {
 5611              	 .loc 6 1794 0
 5612 011c 03F01003 	 and r3,r3,#16
1793:.././hal/sam3u1c/udphs_device.c **** 		if (!(udd_endpoint_dma_get_status(ep)
 5613              	 .loc 6 1793 0
 5614 0120 002B     	 cmp r3,#0
 5615 0122 1DD1     	 bne .L331
1795:.././hal/sam3u1c/udphs_device.c **** 			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
 5616              	 .loc 6 1795 0
 5617 0124 FB79     	 ldrb r3,[r7,#7]
 5618 0126 1A01     	 lsls r2,r3,#4
 5619 0128 2B4B     	 ldr r3,.L334+8
 5620 012a 1344     	 add r3,r3,r2
 5621 012c 7A69     	 ldr r2,[r7,#20]
 5622 012e 9A60     	 str r2,[r3,#8]
1796:.././hal/sam3u1c/udphs_device.c **** 			ptr_job->buf_cnt += next_trans;
 5623              	 .loc 6 1796 0
 5624 0130 FB68     	 ldr r3,[r7,#12]
 5625 0132 DA68     	 ldr r2,[r3,#12]
 5626 0134 3B69     	 ldr r3,[r7,#16]
 5627 0136 1A44     	 add r2,r2,r3
 5628 0138 FB68     	 ldr r3,[r7,#12]
 5629 013a DA60     	 str r2,[r3,#12]
1797:.././hal/sam3u1c/udphs_device.c **** 			ptr_job->buf_load = next_trans;
 5630              	 .loc 6 1797 0
 5631 013c FB68     	 ldr r3,[r7,#12]
 5632 013e 3A69     	 ldr r2,[r7,#16]
 5633 0140 1A61     	 str r2,[r3,#16]
1798:.././hal/sam3u1c/udphs_device.c **** 			udd_enable_endpoint_dma_interrupt(ep);
 5634              	 .loc 6 1798 0
 5635 0142 2449     	 ldr r1,.L334+4
 5636 0144 234B     	 ldr r3,.L334+4
 5637 0146 1A69     	 ldr r2,[r3,#16]
 5638 0148 FB79     	 ldrb r3,[r7,#7]
 5639 014a 013B     	 subs r3,r3,#1
 5640 014c 4FF00070 	 mov r0,#33554432
 5641 0150 00FA03F3 	 lsl r3,r0,r3
 5642 0154 1343     	 orrs r3,r3,r2
 5643 0156 0B61     	 str r3,[r1,#16]
1799:.././hal/sam3u1c/udphs_device.c **** 			cpu_irq_restore(flags);
 5644              	 .loc 6 1799 0
 5645 0158 B868     	 ldr r0,[r7,#8]
 5646 015a 214B     	 ldr r3,.L334+16
 5647 015c 9847     	 blx r3
 5648              	.LVL107:
1800:.././hal/sam3u1c/udphs_device.c **** 			return;
 5649              	 .loc 6 1800 0
 5650 015e 33E0     	 b .L321
 5651              	.L331:
1801:.././hal/sam3u1c/udphs_device.c **** 		}
1802:.././hal/sam3u1c/udphs_device.c **** 		cpu_irq_restore(flags);
 5652              	 .loc 6 1802 0
 5653 0160 B868     	 ldr r0,[r7,#8]
 5654 0162 1F4B     	 ldr r3,.L334+16
 5655 0164 9847     	 blx r3
 5656              	.LVL108:
1803:.././hal/sam3u1c/udphs_device.c **** 
1804:.././hal/sam3u1c/udphs_device.c **** 		// Here a ZLP has been received
1805:.././hal/sam3u1c/udphs_device.c **** 		// and the DMA transfer must be not started.
1806:.././hal/sam3u1c/udphs_device.c **** 		// It is the end of transfer
1807:.././hal/sam3u1c/udphs_device.c **** 		ptr_job->buf_size = ptr_job->buf_cnt;
 5657              	 .loc 6 1807 0
 5658 0166 FB68     	 ldr r3,[r7,#12]
 5659 0168 DA68     	 ldr r2,[r3,#12]
 5660 016a FB68     	 ldr r3,[r7,#12]
 5661 016c 9A60     	 str r2,[r3,#8]
 5662              	.L324:
1808:.././hal/sam3u1c/udphs_device.c **** 	}
1809:.././hal/sam3u1c/udphs_device.c **** 	if (Is_udd_endpoint_in(ep)) {
 5663              	 .loc 6 1809 0
 5664 016e 194A     	 ldr r2,.L334+4
 5665 0170 FB79     	 ldrb r3,[r7,#7]
 5666 0172 0833     	 adds r3,r3,#8
 5667 0174 5B01     	 lsls r3,r3,#5
 5668 0176 1344     	 add r3,r3,r2
 5669 0178 1B68     	 ldr r3,[r3]
 5670 017a 03F00803 	 and r3,r3,#8
 5671 017e 002B     	 cmp r3,#0
 5672 0180 1AD0     	 beq .L332
1810:.././hal/sam3u1c/udphs_device.c **** 		if (ptr_job->b_shortpacket) {
 5673              	 .loc 6 1810 0
 5674 0182 FB68     	 ldr r3,[r7,#12]
 5675 0184 1B7D     	 ldrb r3,[r3,#20]
 5676 0186 03F00203 	 and r3,r3,#2
 5677 018a DBB2     	 uxtb r3,r3
 5678 018c 002B     	 cmp r3,#0
 5679 018e 13D0     	 beq .L332
1811:.././hal/sam3u1c/udphs_device.c **** 			dbg_print("zlp ");
1812:.././hal/sam3u1c/udphs_device.c **** 			// Need to send a ZLP (No possible with USB DMA)
1813:.././hal/sam3u1c/udphs_device.c **** 			// enable interrupt to wait a free bank to sent ZLP
1814:.././hal/sam3u1c/udphs_device.c **** 			udd_enable_tx_pkt_ready_interrupt(ep);
 5680              	 .loc 6 1814 0
 5681 0190 104A     	 ldr r2,.L334+4
 5682 0192 FB79     	 ldrb r3,[r7,#7]
 5683 0194 0833     	 adds r3,r3,#8
 5684 0196 5B01     	 lsls r3,r3,#5
 5685 0198 1344     	 add r3,r3,r2
 5686 019a 0433     	 adds r3,r3,#4
 5687 019c 4FF40062 	 mov r2,#2048
 5688 01a0 1A60     	 str r2,[r3]
1815:.././hal/sam3u1c/udphs_device.c **** 			udd_enable_endpoint_interrupt(ep);
 5689              	 .loc 6 1815 0
 5690 01a2 0C49     	 ldr r1,.L334+4
 5691 01a4 0B4B     	 ldr r3,.L334+4
 5692 01a6 1A69     	 ldr r2,[r3,#16]
 5693 01a8 FB79     	 ldrb r3,[r7,#7]
 5694 01aa 4FF48070 	 mov r0,#256
 5695 01ae 00FA03F3 	 lsl r3,r0,r3
 5696 01b2 1343     	 orrs r3,r3,r2
 5697 01b4 0B61     	 str r3,[r1,#16]
1816:.././hal/sam3u1c/udphs_device.c **** 			return;
 5698              	 .loc 6 1816 0
 5699 01b6 07E0     	 b .L321
 5700              	.L332:
1817:.././hal/sam3u1c/udphs_device.c **** 		}
1818:.././hal/sam3u1c/udphs_device.c **** 	}
1819:.././hal/sam3u1c/udphs_device.c **** 	// Call callback to signal end of transfer
1820:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_finish_job(ptr_job, false, ep);
 5701              	 .loc 6 1820 0
 5702 01b8 FB79     	 ldrb r3,[r7,#7]
 5703 01ba 1A46     	 mov r2,r3
 5704 01bc 0021     	 movs r1,#0
 5705 01be F868     	 ldr r0,[r7,#12]
 5706 01c0 084B     	 ldr r3,.L334+20
 5707 01c2 9847     	 blx r3
 5708              	.LVL109:
 5709 01c4 00E0     	 b .L321
 5710              	.L333:
1750:.././hal/sam3u1c/udphs_device.c **** 	}
 5711              	 .loc 6 1750 0
 5712 01c6 00BF     	 nop
 5713              	.L321:
1821:.././hal/sam3u1c/udphs_device.c **** }
 5714              	 .loc 6 1821 0
 5715 01c8 1837     	 adds r7,r7,#24
 5716              	.LCFI233:
 5717              	 .cfi_def_cfa_offset 8
 5718 01ca BD46     	 mov sp,r7
 5719              	.LCFI234:
 5720              	 .cfi_def_cfa_register 13
 5721              	 
 5722 01cc 80BD     	 pop {r7,pc}
 5723              	.L335:
 5724 01ce 00BF     	 .align 2
 5725              	.L334:
 5726 01d0 00000000 	 .word udd_ep_job
 5727 01d4 00400A40 	 .word 1074413568
 5728 01d8 00430A40 	 .word 1074414336
 5729 01dc 00000000 	 .word cpu_irq_save
 5730 01e0 00000000 	 .word cpu_irq_restore
 5731 01e4 00000000 	 .word udd_ep_finish_job
 5732              	 .cfi_endproc
 5733              	.LFE178:
 5735              	 .section .text.udd_ep_interrupt,"ax",%progbits
 5736              	 .align 1
 5737              	 .syntax unified
 5738              	 .thumb
 5739              	 .thumb_func
 5740              	 .fpu softvfp
 5742              	udd_ep_interrupt:
 5743              	.LFB179:
1822:.././hal/sam3u1c/udphs_device.c **** 
1823:.././hal/sam3u1c/udphs_device.c **** 
1824:.././hal/sam3u1c/udphs_device.c **** static bool udd_ep_interrupt(void)
1825:.././hal/sam3u1c/udphs_device.c **** {
 5744              	 .loc 6 1825 0
 5745              	 .cfi_startproc
 5746              	 
 5747              	 
 5748 0000 80B5     	 push {r7,lr}
 5749              	.LCFI235:
 5750              	 .cfi_def_cfa_offset 8
 5751              	 .cfi_offset 7,-8
 5752              	 .cfi_offset 14,-4
 5753 0002 84B0     	 sub sp,sp,#16
 5754              	.LCFI236:
 5755              	 .cfi_def_cfa_offset 24
 5756 0004 00AF     	 add r7,sp,#0
 5757              	.LCFI237:
 5758              	 .cfi_def_cfa_register 7
1826:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_id_t ep;
1827:.././hal/sam3u1c/udphs_device.c **** 	udd_ep_job_t *ptr_job;
1828:.././hal/sam3u1c/udphs_device.c **** 
1829:.././hal/sam3u1c/udphs_device.c **** 	// For each endpoint different of control endpoint (0)
1830:.././hal/sam3u1c/udphs_device.c **** 	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
 5759              	 .loc 6 1830 0
 5760 0006 0123     	 movs r3,#1
 5761 0008 FB73     	 strb r3,[r7,#15]
 5762 000a E0E0     	 b .L337
 5763              	.L344:
1831:.././hal/sam3u1c/udphs_device.c **** 		// Get job corresponding at endpoint
1832:.././hal/sam3u1c/udphs_device.c **** 		ptr_job = &udd_ep_job[ep - 1];
 5764              	 .loc 6 1832 0
 5765 000c FB7B     	 ldrb r3,[r7,#15]
 5766 000e 5A1E     	 subs r2,r3,#1
 5767 0010 1346     	 mov r3,r2
 5768 0012 5B00     	 lsls r3,r3,#1
 5769 0014 1344     	 add r3,r3,r2
 5770 0016 DB00     	 lsls r3,r3,#3
 5771 0018 714A     	 ldr r2,.L345
 5772 001a 1344     	 add r3,r3,r2
 5773 001c BB60     	 str r3,[r7,#8]
1833:.././hal/sam3u1c/udphs_device.c **** 
1834:.././hal/sam3u1c/udphs_device.c **** 		// Check DMA event
1835:.././hal/sam3u1c/udphs_device.c **** 		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
 5774              	 .loc 6 1835 0
 5775 001e 714B     	 ldr r3,.L345+4
 5776 0020 1A69     	 ldr r2,[r3,#16]
 5777 0022 FB7B     	 ldrb r3,[r7,#15]
 5778 0024 013B     	 subs r3,r3,#1
 5779 0026 4FF00071 	 mov r1,#33554432
 5780 002a 01FA03F3 	 lsl r3,r1,r3
 5781 002e 1340     	 ands r3,r3,r2
 5782 0030 002B     	 cmp r3,#0
 5783 0032 3CD0     	 beq .L338
1836:.././hal/sam3u1c/udphs_device.c **** 				&& Is_udd_endpoint_dma_interrupt(ep)) {
 5784              	 .loc 6 1836 0
 5785 0034 6B4B     	 ldr r3,.L345+4
 5786 0036 5A69     	 ldr r2,[r3,#20]
 5787 0038 FB7B     	 ldrb r3,[r7,#15]
 5788 003a 013B     	 subs r3,r3,#1
 5789 003c 4FF00071 	 mov r1,#33554432
 5790 0040 01FA03F3 	 lsl r3,r1,r3
 5791 0044 1340     	 ands r3,r3,r2
 5792 0046 002B     	 cmp r3,#0
 5793 0048 31D0     	 beq .L338
 5794              	.LBB31:
1837:.././hal/sam3u1c/udphs_device.c **** 			uint32_t nb_remaining;
1838:.././hal/sam3u1c/udphs_device.c **** 			if (udd_endpoint_dma_get_status(ep)
 5795              	 .loc 6 1838 0
 5796 004a FB7B     	 ldrb r3,[r7,#15]
 5797 004c 1A01     	 lsls r2,r3,#4
 5798 004e 664B     	 ldr r3,.L345+8
 5799 0050 1344     	 add r3,r3,r2
 5800 0052 DB68     	 ldr r3,[r3,#12]
1839:.././hal/sam3u1c/udphs_device.c **** 					& UDPHS_DMASTATUS_CHANN_ENB) {
 5801              	 .loc 6 1839 0
 5802 0054 03F00103 	 and r3,r3,#1
1838:.././hal/sam3u1c/udphs_device.c **** 					& UDPHS_DMASTATUS_CHANN_ENB) {
 5803              	 .loc 6 1838 0
 5804 0058 002B     	 cmp r3,#0
 5805 005a 01D0     	 beq .L339
1840:.././hal/sam3u1c/udphs_device.c **** 				return true; // Ignore EOT_STA interrupt
 5806              	 .loc 6 1840 0
 5807 005c 0123     	 movs r3,#1
 5808 005e BBE0     	 b .L340
 5809              	.L339:
1841:.././hal/sam3u1c/udphs_device.c **** 			}
1842:.././hal/sam3u1c/udphs_device.c **** 			dbg_print("dma%d: ", ep);
1843:.././hal/sam3u1c/udphs_device.c **** 			udd_disable_endpoint_dma_interrupt(ep);
 5810              	 .loc 6 1843 0
 5811 0060 6049     	 ldr r1,.L345+4
 5812 0062 604B     	 ldr r3,.L345+4
 5813 0064 1A69     	 ldr r2,[r3,#16]
 5814 0066 FB7B     	 ldrb r3,[r7,#15]
 5815 0068 013B     	 subs r3,r3,#1
 5816 006a 4FF00070 	 mov r0,#33554432
 5817 006e 00FA03F3 	 lsl r3,r0,r3
 5818 0072 DB43     	 mvns r3,r3
 5819 0074 1340     	 ands r3,r3,r2
 5820 0076 0B61     	 str r3,[r1,#16]
1844:.././hal/sam3u1c/udphs_device.c **** 			// Save number of data no transfered
1845:.././hal/sam3u1c/udphs_device.c **** 			nb_remaining = (udd_endpoint_dma_get_status(ep) &
 5821              	 .loc 6 1845 0
 5822 0078 FB7B     	 ldrb r3,[r7,#15]
 5823 007a 1A01     	 lsls r2,r3,#4
 5824 007c 5A4B     	 ldr r3,.L345+8
 5825 007e 1344     	 add r3,r3,r2
 5826 0080 DB68     	 ldr r3,[r3,#12]
1846:.././hal/sam3u1c/udphs_device.c **** 					UDPHS_DMASTATUS_BUFF_COUNT_Msk)
1847:.././hal/sam3u1c/udphs_device.c **** 					>> UDPHS_DMASTATUS_BUFF_COUNT_Pos;
 5827              	 .loc 6 1847 0
 5828 0082 1B0C     	 lsrs r3,r3,#16
1845:.././hal/sam3u1c/udphs_device.c **** 					UDPHS_DMASTATUS_BUFF_COUNT_Msk)
 5829              	 .loc 6 1845 0
 5830 0084 9BB2     	 uxth r3,r3
 5831 0086 7B60     	 str r3,[r7,#4]
1848:.././hal/sam3u1c/udphs_device.c **** 			if (nb_remaining) {
 5832              	 .loc 6 1848 0
 5833 0088 7B68     	 ldr r3,[r7,#4]
 5834 008a 002B     	 cmp r3,#0
 5835 008c 09D0     	 beq .L341
1849:.././hal/sam3u1c/udphs_device.c **** 				// Transfer no complete (short packet or ZLP) then:
1850:.././hal/sam3u1c/udphs_device.c **** 				// Update number of data transfered
1851:.././hal/sam3u1c/udphs_device.c **** 				ptr_job->buf_cnt -= nb_remaining;
 5836              	 .loc 6 1851 0
 5837 008e BB68     	 ldr r3,[r7,#8]
 5838 0090 DA68     	 ldr r2,[r3,#12]
 5839 0092 7B68     	 ldr r3,[r7,#4]
 5840 0094 D21A     	 subs r2,r2,r3
 5841 0096 BB68     	 ldr r3,[r7,#8]
 5842 0098 DA60     	 str r2,[r3,#12]
1852:.././hal/sam3u1c/udphs_device.c **** 				// Set transfer complete to stop the transfer
1853:.././hal/sam3u1c/udphs_device.c **** 				ptr_job->buf_size = ptr_job->buf_cnt;
 5843              	 .loc 6 1853 0
 5844 009a BB68     	 ldr r3,[r7,#8]
 5845 009c DA68     	 ldr r2,[r3,#12]
 5846 009e BB68     	 ldr r3,[r7,#8]
 5847 00a0 9A60     	 str r2,[r3,#8]
 5848              	.L341:
1854:.././hal/sam3u1c/udphs_device.c **** 			}
1855:.././hal/sam3u1c/udphs_device.c **** 			udd_ep_trans_done(ep);
 5849              	 .loc 6 1855 0
 5850 00a2 FB7B     	 ldrb r3,[r7,#15]
 5851 00a4 1846     	 mov r0,r3
 5852 00a6 514B     	 ldr r3,.L345+12
 5853 00a8 9847     	 blx r3
 5854              	.LVL110:
1856:.././hal/sam3u1c/udphs_device.c **** 			return true;
 5855              	 .loc 6 1856 0
 5856 00aa 0123     	 movs r3,#1
 5857 00ac 94E0     	 b .L340
 5858              	.L338:
 5859              	.LBE31:
1857:.././hal/sam3u1c/udphs_device.c **** 		}
1858:.././hal/sam3u1c/udphs_device.c **** 		// Check empty bank interrupt event
1859:.././hal/sam3u1c/udphs_device.c **** 		if (Is_udd_endpoint_interrupt_enabled(ep)) {
 5860              	 .loc 6 1859 0
 5861 00ae 4D4B     	 ldr r3,.L345+4
 5862 00b0 1A69     	 ldr r2,[r3,#16]
 5863 00b2 FB7B     	 ldrb r3,[r7,#15]
 5864 00b4 4FF48071 	 mov r1,#256
 5865 00b8 01FA03F3 	 lsl r3,r1,r3
 5866 00bc 1340     	 ands r3,r3,r2
 5867 00be 002B     	 cmp r3,#0
 5868 00c0 00F08280 	 beq .L342
1860:.././hal/sam3u1c/udphs_device.c **** 			if (Is_udd_tx_pkt_ready_interrupt_enabled(ep)
 5869              	 .loc 6 1860 0
 5870 00c4 474A     	 ldr r2,.L345+4
 5871 00c6 FB7B     	 ldrb r3,[r7,#15]
 5872 00c8 5B01     	 lsls r3,r3,#5
 5873 00ca 1344     	 add r3,r3,r2
 5874 00cc 03F58673 	 add r3,r3,#268
 5875 00d0 1B68     	 ldr r3,[r3]
 5876 00d2 03F40063 	 and r3,r3,#2048
 5877 00d6 002B     	 cmp r3,#0
 5878 00d8 24D0     	 beq .L343
1861:.././hal/sam3u1c/udphs_device.c **** 					&& !Is_udd_tx_pkt_ready(ep)) {
 5879              	 .loc 6 1861 0
 5880 00da 424A     	 ldr r2,.L345+4
 5881 00dc FB7B     	 ldrb r3,[r7,#15]
 5882 00de 5B01     	 lsls r3,r3,#5
 5883 00e0 1344     	 add r3,r3,r2
 5884 00e2 03F58E73 	 add r3,r3,#284
 5885 00e6 1B68     	 ldr r3,[r3]
 5886 00e8 03F40063 	 and r3,r3,#2048
 5887 00ec 002B     	 cmp r3,#0
 5888 00ee 19D1     	 bne .L343
1862:.././hal/sam3u1c/udphs_device.c **** 				udd_disable_tx_pkt_ready_interrupt(ep);
 5889              	 .loc 6 1862 0
 5890 00f0 3C4A     	 ldr r2,.L345+4
 5891 00f2 FB7B     	 ldrb r3,[r7,#15]
 5892 00f4 5B01     	 lsls r3,r3,#5
 5893 00f6 1344     	 add r3,r3,r2
 5894 00f8 03F58473 	 add r3,r3,#264
 5895 00fc 4FF40062 	 mov r2,#2048
 5896 0100 1A60     	 str r2,[r3]
1863:.././hal/sam3u1c/udphs_device.c **** 				// One bank is free then send a ZLP
1864:.././hal/sam3u1c/udphs_device.c **** 				udd_raise_tx_pkt_ready(ep);
 5897              	 .loc 6 1864 0
 5898 0102 384A     	 ldr r2,.L345+4
 5899 0104 FB7B     	 ldrb r3,[r7,#15]
 5900 0106 5B01     	 lsls r3,r3,#5
 5901 0108 1344     	 add r3,r3,r2
 5902 010a 03F58A73 	 add r3,r3,#276
 5903 010e 4FF40062 	 mov r2,#2048
 5904 0112 1A60     	 str r2,[r3]
1865:.././hal/sam3u1c/udphs_device.c **** 				udd_ep_finish_job(ptr_job, false, ep);
 5905              	 .loc 6 1865 0
 5906 0114 FB7B     	 ldrb r3,[r7,#15]
 5907 0116 1A46     	 mov r2,r3
 5908 0118 0021     	 movs r1,#0
 5909 011a B868     	 ldr r0,[r7,#8]
 5910 011c 344B     	 ldr r3,.L345+16
 5911 011e 9847     	 blx r3
 5912              	.LVL111:
1866:.././hal/sam3u1c/udphs_device.c **** 				return true;
 5913              	 .loc 6 1866 0
 5914 0120 0123     	 movs r3,#1
 5915 0122 59E0     	 b .L340
 5916              	.L343:
1867:.././hal/sam3u1c/udphs_device.c **** 			}
1868:.././hal/sam3u1c/udphs_device.c **** 			if (Is_udd_bank_interrupt_enabled(ep)
 5917              	 .loc 6 1868 0
 5918 0124 2F4A     	 ldr r2,.L345+4
 5919 0126 FB7B     	 ldrb r3,[r7,#15]
 5920 0128 5B01     	 lsls r3,r3,#5
 5921 012a 1344     	 add r3,r3,r2
 5922 012c 03F58673 	 add r3,r3,#268
 5923 0130 1B68     	 ldr r3,[r3]
 5924 0132 03F48023 	 and r3,r3,#262144
 5925 0136 002B     	 cmp r3,#0
 5926 0138 46D0     	 beq .L342
1869:.././hal/sam3u1c/udphs_device.c **** 					&& (0 == udd_nb_busy_bank(ep))) {
 5927              	 .loc 6 1869 0
 5928 013a 2A4A     	 ldr r2,.L345+4
 5929 013c FB7B     	 ldrb r3,[r7,#15]
 5930 013e 5B01     	 lsls r3,r3,#5
 5931 0140 1344     	 add r3,r3,r2
 5932 0142 03F58E73 	 add r3,r3,#284
 5933 0146 1B68     	 ldr r3,[r3]
 5934 0148 9B0C     	 lsrs r3,r3,#18
 5935 014a 03F00303 	 and r3,r3,#3
 5936 014e 002B     	 cmp r3,#0
 5937 0150 3AD1     	 bne .L342
1870:.././hal/sam3u1c/udphs_device.c **** 				// End of background transfer on IN endpoint
1871:.././hal/sam3u1c/udphs_device.c **** 				udd_disable_bank_interrupt(ep);
 5938              	 .loc 6 1871 0
 5939 0152 244A     	 ldr r2,.L345+4
 5940 0154 FB7B     	 ldrb r3,[r7,#15]
 5941 0156 5B01     	 lsls r3,r3,#5
 5942 0158 1344     	 add r3,r3,r2
 5943 015a 03F58473 	 add r3,r3,#264
 5944 015e 4FF48022 	 mov r2,#262144
 5945 0162 1A60     	 str r2,[r3]
1872:.././hal/sam3u1c/udphs_device.c **** 				udd_disable_endpoint_interrupt(ep);
 5946              	 .loc 6 1872 0
 5947 0164 1F49     	 ldr r1,.L345+4
 5948 0166 1F4B     	 ldr r3,.L345+4
 5949 0168 1A69     	 ldr r2,[r3,#16]
 5950 016a FB7B     	 ldrb r3,[r7,#15]
 5951 016c 4FF48070 	 mov r0,#256
 5952 0170 00FA03F3 	 lsl r3,r0,r3
 5953 0174 DB43     	 mvns r3,r3
 5954 0176 1340     	 ands r3,r3,r2
 5955 0178 0B61     	 str r3,[r1,#16]
1873:.././hal/sam3u1c/udphs_device.c **** 
1874:.././hal/sam3u1c/udphs_device.c **** 				Assert(ptr_job->stall_requested);
1875:.././hal/sam3u1c/udphs_device.c **** 				// A stall has been requested during background transfer
1876:.././hal/sam3u1c/udphs_device.c **** 				ptr_job->stall_requested = false;
 5956              	 .loc 6 1876 0
 5957 017a BA68     	 ldr r2,[r7,#8]
 5958 017c 137D     	 ldrb r3,[r2,#20]
 5959 017e 6FF38203 	 bfc r3,#2,#1
 5960 0182 1375     	 strb r3,[r2,#20]
1877:.././hal/sam3u1c/udphs_device.c **** 				udd_disable_endpoint_bank_autoswitch(ep);
 5961              	 .loc 6 1877 0
 5962 0184 1749     	 ldr r1,.L345+4
 5963 0186 FB7B     	 ldrb r3,[r7,#15]
 5964 0188 1648     	 ldr r0,.L345+4
 5965 018a FA7B     	 ldrb r2,[r7,#15]
 5966 018c 5201     	 lsls r2,r2,#5
 5967 018e 0244     	 add r2,r2,r0
 5968 0190 02F58472 	 add r2,r2,#264
 5969 0194 1268     	 ldr r2,[r2]
 5970 0196 22F00202 	 bic r2,r2,#2
 5971 019a 5B01     	 lsls r3,r3,#5
 5972 019c 0B44     	 add r3,r3,r1
 5973 019e 03F58473 	 add r3,r3,#264
 5974 01a2 1A60     	 str r2,[r3]
1878:.././hal/sam3u1c/udphs_device.c **** 				udd_enable_stall_handshake(ep);
 5975              	 .loc 6 1878 0
 5976 01a4 0F4A     	 ldr r2,.L345+4
 5977 01a6 FB7B     	 ldrb r3,[r7,#15]
 5978 01a8 5B01     	 lsls r3,r3,#5
 5979 01aa 1344     	 add r3,r3,r2
 5980 01ac 03F58A73 	 add r3,r3,#276
 5981 01b0 2022     	 movs r2,#32
 5982 01b2 1A60     	 str r2,[r3]
1879:.././hal/sam3u1c/udphs_device.c **** 				udd_reset_data_toggle(ep);
 5983              	 .loc 6 1879 0
 5984 01b4 0B4A     	 ldr r2,.L345+4
 5985 01b6 FB7B     	 ldrb r3,[r7,#15]
 5986 01b8 5B01     	 lsls r3,r3,#5
 5987 01ba 1344     	 add r3,r3,r2
 5988 01bc 03F58C73 	 add r3,r3,#280
 5989 01c0 4022     	 movs r2,#64
 5990 01c2 1A60     	 str r2,[r3]
1880:.././hal/sam3u1c/udphs_device.c **** 				//dbg_print("exHalt%x ", ep);
1881:.././hal/sam3u1c/udphs_device.c **** 				return true;
 5991              	 .loc 6 1881 0
 5992 01c4 0123     	 movs r3,#1
 5993 01c6 07E0     	 b .L340
 5994              	.L342:
1830:.././hal/sam3u1c/udphs_device.c **** 		// Get job corresponding at endpoint
 5995              	 .loc 6 1830 0 discriminator 2
 5996 01c8 FB7B     	 ldrb r3,[r7,#15]
 5997 01ca 0133     	 adds r3,r3,#1
 5998 01cc FB73     	 strb r3,[r7,#15]
 5999              	.L337:
1830:.././hal/sam3u1c/udphs_device.c **** 		// Get job corresponding at endpoint
 6000              	 .loc 6 1830 0 is_stmt 0 discriminator 1
 6001 01ce FB7B     	 ldrb r3,[r7,#15]
 6002 01d0 022B     	 cmp r3,#2
 6003 01d2 7FF61BAF 	 bls .L344
1882:.././hal/sam3u1c/udphs_device.c **** 			}
1883:.././hal/sam3u1c/udphs_device.c **** 		}
1884:.././hal/sam3u1c/udphs_device.c **** 	}
1885:.././hal/sam3u1c/udphs_device.c **** 	return false;
 6004              	 .loc 6 1885 0 is_stmt 1
 6005 01d6 0023     	 movs r3,#0
 6006              	.L340:
1886:.././hal/sam3u1c/udphs_device.c **** }
 6007              	 .loc 6 1886 0
 6008 01d8 1846     	 mov r0,r3
 6009 01da 1037     	 adds r7,r7,#16
 6010              	.LCFI238:
 6011              	 .cfi_def_cfa_offset 8
 6012 01dc BD46     	 mov sp,r7
 6013              	.LCFI239:
 6014              	 .cfi_def_cfa_register 13
 6015              	 
 6016 01de 80BD     	 pop {r7,pc}
 6017              	.L346:
 6018              	 .align 2
 6019              	.L345:
 6020 01e0 00000000 	 .word udd_ep_job
 6021 01e4 00400A40 	 .word 1074413568
 6022 01e8 00430A40 	 .word 1074414336
 6023 01ec 00000000 	 .word udd_ep_trans_done
 6024 01f0 00000000 	 .word udd_ep_finish_job
 6025              	 .cfi_endproc
 6026              	.LFE179:
 6028              	 .section .bss.b_shortpacket.8357,"aw",%nobits
 6031              	b_shortpacket.8357:
 6032 0000 00       	 .space 1
 6033              	 .text
 6034              	.Letext0:
 6035              	 .file 7 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 6036              	 .file 8 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 6037              	 .file 9 ".././hal/sam3u1c/inc/sam3u1c.h"
 6038              	 .file 10 ".././hal/sam3u1c/inc/system_sam3u.h"
 6039              	 .file 11 ".././hal/sam3u1c/inc/component/component_udphs.h"
 6040              	 .file 12 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\lock.h"
 6041              	 .file 13 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\_types.h"
 6042              	 .file 14 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\lib\\gcc\\arm-none-eabi\\6.3.1\\include\\stddef.h"
 6043              	 .file 15 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\sys\\reent.h"
 6044              	 .file 16 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\arm\\arm-gnu-toolchain\\arm-none-eabi\\include\\stdlib.h"
 6045              	 .file 17 ".././hal/sam3u1c/inc/compiler.h"
 6046              	 .file 18 "./conf_usb.h"
 6047              	 .file 19 ".././hal/sam3u1c/inc/usb_protocol.h"
 6048              	 .file 20 ".././hal/sam3u1c/inc/udi.h"
 6049              	 .file 21 ".././hal/sam3u1c/inc/udc_desc.h"
 6050              	 .file 22 ".././hal/sam3u1c/inc/udd.h"
 6051              	 .file 23 ".././hal/sam3u1c/inc/udi_vendor.h"
 6052              	 .file 24 ".././hal/sam3u1c/inc/udphs_device.h"
 6053              	 .file 25 ".././hal/sam3u1c/inc/sam/sleepmgr.h"
 6054              	 .file 26 ".././hal/sam3u1c/inc/pmc.h"
 6055              	 .file 27 ".././hal/sam3u1c/inc/sam3u/sysclk.h"
 6056              	 .file 28 ".././hal/sam3u1c/inc/sleep.h"
 6057              	 .file 29 ".././hal/sam3u1c/inc/main.h"
DEFINED SYMBOLS
                            *ABS*:00000000 udphs_device.c
    {standard input}:16     .text.NVIC_EnableIRQ:00000000 $t
    {standard input}:22     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
    {standard input}:68     .text.NVIC_EnableIRQ:0000002c $d
    {standard input}:73     .text.NVIC_SetPriority:00000000 $t
    {standard input}:79     .text.NVIC_SetPriority:00000000 NVIC_SetPriority
    {standard input}:144    .text.NVIC_SetPriority:0000004c $d
    {standard input}:150    .bss.cpu_irq_critical_section_counter:00000000 $d
    {standard input}:153    .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
    {standard input}:158    .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
    {standard input}:159    .bss.cpu_irq_prev_interrupt_state:00000000 $d
    {standard input}:161    .text.cpu_irq_save:00000000 $t
    {standard input}:167    .text.cpu_irq_save:00000000 cpu_irq_save
    {standard input}:253    .text.cpu_irq_save:00000034 $d
    {standard input}:258    .text.cpu_irq_is_enabled_flags:00000000 $t
    {standard input}:264    .text.cpu_irq_is_enabled_flags:00000000 cpu_irq_is_enabled_flags
    {standard input}:307    .text.cpu_irq_restore:00000000 $t
    {standard input}:313    .text.cpu_irq_restore:00000000 cpu_irq_restore
    {standard input}:379    .text.cpu_irq_restore:00000028 $d
    {standard input}:385    .text.sleepmgr_lock_mode:00000000 $t
    {standard input}:391    .text.sleepmgr_lock_mode:00000000 sleepmgr_lock_mode
    {standard input}:442    .text.sleepmgr_lock_mode:0000002c $d
    {standard input}:449    .text.sleepmgr_unlock_mode:00000000 $t
    {standard input}:455    .text.sleepmgr_unlock_mode:00000000 sleepmgr_unlock_mode
    {standard input}:505    .text.sleepmgr_unlock_mode:0000002c $d
    {standard input}:514    .bss.udd_b_idle:00000000 udd_b_idle
    {standard input}:515    .bss.udd_b_idle:00000000 $d
    {standard input}:517    .text.udd_sleep_mode:00000000 $t
    {standard input}:523    .text.udd_sleep_mode:00000000 udd_sleep_mode
    {standard input}:594    .text.udd_sleep_mode:0000004c $d
                            *COM*:00000018 udd_g_ctrlreq
    {standard input}:604    .bss.udd_ep_control_state:00000000 udd_ep_control_state
    {standard input}:605    .bss.udd_ep_control_state:00000000 $d
    {standard input}:607    .bss.udd_ctrl_prev_payload_buf_cnt:00000000 $d
    {standard input}:610    .bss.udd_ctrl_prev_payload_buf_cnt:00000000 udd_ctrl_prev_payload_buf_cnt
    {standard input}:613    .bss.udd_ctrl_payload_buf_cnt:00000000 $d
    {standard input}:616    .bss.udd_ctrl_payload_buf_cnt:00000000 udd_ctrl_payload_buf_cnt
    {standard input}:619    .bss.udd_ep_job:00000000 $d
    {standard input}:622    .bss.udd_ep_job:00000000 udd_ep_job
    {standard input}:625    .text.UDPHS_Handler:00000000 $t
    {standard input}:632    .text.UDPHS_Handler:00000000 UDPHS_Handler
    {standard input}:920    .text.UDPHS_Handler:00000180 $d
    {standard input}:4972   .text.udd_ctrl_interrupt:00000000 udd_ctrl_interrupt
    {standard input}:5742   .text.udd_ep_interrupt:00000000 udd_ep_interrupt
    {standard input}:5215   .text.udd_ep_job_table_kill:00000000 udd_ep_job_table_kill
    {standard input}:3686   .text.udd_reset_ep_ctrl:00000000 udd_reset_ep_ctrl
    {standard input}:3777   .text.udd_ctrl_init:00000000 udd_ctrl_init
    {standard input}:940    .text.udd_include_vbus_monitoring:00000000 $t
    {standard input}:947    .text.udd_include_vbus_monitoring:00000000 udd_include_vbus_monitoring
    {standard input}:978    .text.udd_enable:00000000 $t
    {standard input}:985    .text.udd_enable:00000000 udd_enable
    {standard input}:1079   .text.udd_enable:0000006c $d
    {standard input}:5132   .text.udd_ep_job_table_reset:00000000 udd_ep_job_table_reset
    {standard input}:1185   .text.udd_attach:00000000 udd_attach
    {standard input}:1095   .text.udd_disable:00000000 $t
    {standard input}:1102   .text.udd_disable:00000000 udd_disable
    {standard input}:1167   .text.udd_disable:0000003c $d
    {standard input}:1178   .text.udd_attach:00000000 $t
    {standard input}:1301   .text.udd_attach:000000a0 $d
    {standard input}:1311   .text.udd_detach:00000000 $t
    {standard input}:1318   .text.udd_detach:00000000 udd_detach
    {standard input}:1364   .text.udd_detach:00000034 $d
    {standard input}:1372   .text.udd_is_high_speed:00000000 $t
    {standard input}:1379   .text.udd_is_high_speed:00000000 udd_is_high_speed
    {standard input}:1416   .text.udd_is_high_speed:00000020 $d
    {standard input}:1421   .text.udd_set_address:00000000 $t
    {standard input}:1428   .text.udd_set_address:00000000 udd_set_address
    {standard input}:1485   .text.udd_set_address:00000040 $d
    {standard input}:1490   .text.udd_getaddress:00000000 $t
    {standard input}:1497   .text.udd_getaddress:00000000 udd_getaddress
    {standard input}:1531   .text.udd_getaddress:00000018 $d
    {standard input}:1536   .text.udd_get_frame_number:00000000 $t
    {standard input}:1543   .text.udd_get_frame_number:00000000 udd_get_frame_number
    {standard input}:1578   .text.udd_get_frame_number:0000001c $d
    {standard input}:1583   .text.udd_get_micro_frame_number:00000000 $t
    {standard input}:1590   .text.udd_get_micro_frame_number:00000000 udd_get_micro_frame_number
    {standard input}:1624   .text.udd_get_micro_frame_number:00000018 $d
    {standard input}:1629   .text.udd_send_remotewakeup:00000000 $t
    {standard input}:1636   .text.udd_send_remotewakeup:00000000 udd_send_remotewakeup
    {standard input}:1680   .text.udd_send_remotewakeup:00000030 $d
    {standard input}:1688   .text.udd_set_setup_payload:00000000 $t
    {standard input}:1695   .text.udd_set_setup_payload:00000000 udd_set_setup_payload
    {standard input}:1740   .text.udd_set_setup_payload:00000024 $d
    {standard input}:1745   .text.udd_ep_alloc:00000000 $t
    {standard input}:1752   .text.udd_ep_alloc:00000000 udd_ep_alloc
    {standard input}:2238   .text.udd_ep_alloc:00000308 $d
    {standard input}:2242   .text.udd_ep_alloc:00000310 $t
    {standard input}:2345   .text.udd_ep_alloc:000003ac $d
    {standard input}:2922   .text.udd_ep_run:00000000 udd_ep_run
    {standard input}:2351   .text.udd_ep_free:00000000 $t
    {standard input}:2358   .text.udd_ep_free:00000000 udd_ep_free
    {standard input}:2443   .text.udd_ep_free:00000074 $d
    {standard input}:5287   .text.udd_ep_abort_job:00000000 udd_ep_abort_job
    {standard input}:2450   .text.udd_ep_is_halted:00000000 $t
    {standard input}:2457   .text.udd_ep_is_halted:00000000 udd_ep_is_halted
    {standard input}:2536   .text.udd_ep_is_halted:00000060 $d
    {standard input}:2542   .text.udd_ep_set_halt:00000000 $t
    {standard input}:2549   .text.udd_ep_set_halt:00000000 udd_ep_set_halt
    {standard input}:2715   .text.udd_ep_set_halt:0000010c $d
    {standard input}:2721   .text.udd_ep_clear_halt:00000000 $t
    {standard input}:2728   .text.udd_ep_clear_halt:00000000 udd_ep_clear_halt
    {standard input}:2909   .text.udd_ep_clear_halt:00000128 $d
    {standard input}:2915   .text.udd_ep_run:00000000 $t
    {standard input}:3096   .text.udd_ep_run:000000f8 $d
    {standard input}:5446   .text.udd_ep_trans_done:00000000 udd_ep_trans_done
    {standard input}:3105   .text.udd_ep_abort:00000000 $t
    {standard input}:3112   .text.udd_ep_abort:00000000 udd_ep_abort
    {standard input}:3202   .text.udd_ep_abort:0000007c $d
    {standard input}:3209   .text.udd_ep_wait_stall_clear:00000000 $t
    {standard input}:3216   .text.udd_ep_wait_stall_clear:00000000 udd_ep_wait_stall_clear
    {standard input}:3333   .text.udd_ep_wait_stall_clear:000000a0 $d
    {standard input}:3339   .text.udd_test_mode_j:00000000 $t
    {standard input}:3346   .text.udd_test_mode_j:00000000 udd_test_mode_j
    {standard input}:3387   .text.udd_test_mode_j:00000030 $d
    {standard input}:3392   .text.udd_test_mode_k:00000000 $t
    {standard input}:3399   .text.udd_test_mode_k:00000000 udd_test_mode_k
    {standard input}:3440   .text.udd_test_mode_k:00000030 $d
    {standard input}:3445   .text.udd_test_mode_se0_nak:00000000 $t
    {standard input}:3452   .text.udd_test_mode_se0_nak:00000000 udd_test_mode_se0_nak
    {standard input}:3487   .text.udd_test_mode_se0_nak:00000020 $d
    {standard input}:3492   .rodata:00000000 $d
    {standard input}:3548   .text.udd_test_mode_packet:00000000 $t
    {standard input}:3555   .text.udd_test_mode_packet:00000000 udd_test_mode_packet
    {standard input}:3673   .text.udd_test_mode_packet:000000c0 $d
    {standard input}:3680   .text.udd_reset_ep_ctrl:00000000 $t
    {standard input}:3764   .text.udd_reset_ep_ctrl:00000074 $d
    {standard input}:3771   .text.udd_ctrl_init:00000000 $t
    {standard input}:3841   .text.udd_ctrl_init:00000048 $d
    {standard input}:3850   .text.udd_ctrl_setup_received:00000000 $t
    {standard input}:3856   .text.udd_ctrl_setup_received:00000000 udd_ctrl_setup_received
    {standard input}:4049   .text.udd_ctrl_setup_received:00000108 $d
    {standard input}:4930   .text.udd_ctrl_endofrequest:00000000 udd_ctrl_endofrequest
    {standard input}:4738   .text.udd_ctrl_stall_data:00000000 udd_ctrl_stall_data
    {standard input}:4073   .text.udd_ctrl_in_sent:00000000 udd_ctrl_in_sent
    {standard input}:4786   .text.udd_ctrl_send_zlp_in:00000000 udd_ctrl_send_zlp_in
    {standard input}:4067   .text.udd_ctrl_in_sent:00000000 $t
    {standard input}:4298   .text.udd_ctrl_in_sent:00000138 $d
    {standard input}:6031   .bss.b_shortpacket.8357:00000000 b_shortpacket.8357
    {standard input}:4864   .text.udd_ctrl_send_zlp_out:00000000 udd_ctrl_send_zlp_out
    {standard input}:4314   .text.udd_ctrl_out_received:00000000 $t
    {standard input}:4320   .text.udd_ctrl_out_received:00000000 udd_ctrl_out_received
    {standard input}:4594   .text.udd_ctrl_out_received:0000018c $d
    {standard input}:4610   .text.udd_ctrl_underflow:00000000 $t
    {standard input}:4616   .text.udd_ctrl_underflow:00000000 udd_ctrl_underflow
    {standard input}:4666   .text.udd_ctrl_underflow:00000038 $d
    {standard input}:4673   .text.udd_ctrl_overflow:00000000 $t
    {standard input}:4679   .text.udd_ctrl_overflow:00000000 udd_ctrl_overflow
    {standard input}:4726   .text.udd_ctrl_overflow:0000002c $d
    {standard input}:4732   .text.udd_ctrl_stall_data:00000000 $t
    {standard input}:4774   .text.udd_ctrl_stall_data:0000001c $d
    {standard input}:4780   .text.udd_ctrl_send_zlp_in:00000000 $t
    {standard input}:4850   .text.udd_ctrl_send_zlp_in:00000054 $d
    {standard input}:4858   .text.udd_ctrl_send_zlp_out:00000000 $t
    {standard input}:4916   .text.udd_ctrl_send_zlp_out:00000034 $d
    {standard input}:4924   .text.udd_ctrl_endofrequest:00000000 $t
    {standard input}:4961   .text.udd_ctrl_endofrequest:00000018 $d
    {standard input}:4966   .text.udd_ctrl_interrupt:00000000 $t
    {standard input}:5116   .text.udd_ctrl_interrupt:000000cc $d
    {standard input}:5126   .text.udd_ep_job_table_reset:00000000 $t
    {standard input}:5204   .text.udd_ep_job_table_reset:00000058 $d
    {standard input}:5209   .text.udd_ep_job_table_kill:00000000 $t
    {standard input}:5275   .text.udd_ep_job_table_kill:0000003c $d
    {standard input}:5350   .text.udd_ep_finish_job:00000000 udd_ep_finish_job
    {standard input}:5281   .text.udd_ep_abort_job:00000000 $t
    {standard input}:5338   .text.udd_ep_abort_job:00000034 $d
    {standard input}:5344   .text.udd_ep_finish_job:00000000 $t
    {standard input}:5435   .text.udd_ep_finish_job:0000006c $d
    {standard input}:5440   .text.udd_ep_trans_done:00000000 $t
    {standard input}:5726   .text.udd_ep_trans_done:000001d0 $d
    {standard input}:5736   .text.udd_ep_interrupt:00000000 $t
    {standard input}:6020   .text.udd_ep_interrupt:000001e0 $d
    {standard input}:6032   .bss.b_shortpacket.8357:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.e23d094898ba82b639bd2bf6d23b6497
                           .group:00000000 wm4.stddef.h.39.99b5021e28f91cdb161c889e07266673
                           .group:00000000 wm4.parts.h.45.afc900689b2c82332e69d798acedc875
                           .group:00000000 wm4.tpaste.h.45.af3ee36765243b162c88f7f944858426
                           .group:00000000 wm4.stringz.h.45.c4f6cbe0005e6c1d2139bc6c0e4f4722
                           .group:00000000 wm4.mrepeat.h.59.c5daaed201a4340b0edf435161d0b77f
                           .group:00000000 wm4._newlib_version.h.4.3572908597b70d672d181fc7fc501c19
                           .group:00000000 wm4.features.h.33.863f3be0b2e521e624fcc7d6fa31d2ca
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.sam3u1c.h.220.c0b54b5a55bc87791749ae17b1487779
                           .group:00000000 wm4.core_cm3.h.32.5c59c312db585622d253fdb887b0afb1
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm3.h.127.b561404f2a159dc517b409bc244d16c1
                           .group:00000000 wm4.component_adc.h.43.d49887380d07d1cd08cc4e37b3485e31
                           .group:00000000 wm4.component_adc12b.h.43.eadc09f1073923fb91f1f393cc397dcb
                           .group:00000000 wm4.component_chipid.h.43.15825c969b1cc9eeea3d9416499874c8
                           .group:00000000 wm4.component_dmac.h.43.cc8187b1cf6bfeadc91b14fdd28b9e8b
                           .group:00000000 wm4.component_efc.h.43.cb1b3997ad9ea3733ad421ecbfd02fdd
                           .group:00000000 wm4.component_gpbr.h.43.49b7e13894fe38b29f2243bbbe530227
                           .group:00000000 wm4.component_hsmci.h.43.7b7194c92e1480c038f3342f7cec440a
                           .group:00000000 wm4.component_matrix.h.43.1d209838fb75b4827119203a357141ee
                           .group:00000000 wm4.component_pdc.h.43.19528a5f9ef5a348234ea06f89069c55
                           .group:00000000 wm4.component_pio.h.43.163b46c3683ccf92e8de39a5554f50e8
                           .group:00000000 wm4.component_pmc.h.43.ee4f030602866917aeed15fb2b948de8
                           .group:00000000 wm4.component_pwm.h.43.ab6262a86f0aea354b43fe6dce7e7eb3
                           .group:00000000 wm4.component_rstc.h.43.4eb59dc2ddcf585fabf251d0c329fcdd
                           .group:00000000 wm4.component_rtc.h.43.ba8ccafc772b11d562a3cceab8b95072
                           .group:00000000 wm4.component_rtt.h.43.3206ef8f067e5e747c3c4c7e719c1429
                           .group:00000000 wm4.component_smc.h.43.907847915f1a5616734199d7e34424fa
                           .group:00000000 wm4.component_spi.h.43.a2a09df64ab768c0a32be55285c74ded
                           .group:00000000 wm4.component_ssc.h.43.d7c78f990c13fc511671b64798c4bcd0
                           .group:00000000 wm4.component_supc.h.43.7d17f8e5ed3ba815e84381152735062f
                           .group:00000000 wm4.component_tc.h.43.662eac8137408372b4f9d26c0b5f8621
                           .group:00000000 wm4.component_twi.h.43.eda18625bd851fc4605861f5b3240c0b
                           .group:00000000 wm4.component_uart.h.43.2d92735c5ea05c973661e1ba99a2f37c
                           .group:00000000 wm4.component_udphs.h.43.21cecd26a4e44df0013037f29f2716e4
                           .group:00000000 wm4.component_usart.h.43.7872f8f455adb38b67b9fbdb15657fbe
                           .group:00000000 wm4.component_wdt.h.43.e31e10a5469b62c3660b49ab250f802f
                           .group:00000000 wm4.instance_hsmci.h.43.e233236cc7fd5a805539a7ecc0e1d8d2
                           .group:00000000 wm4.instance_ssc.h.43.c0cfabc3b9f3bb60745c913111bce965
                           .group:00000000 wm4.instance_spi.h.43.570ae46af19e4179d9796872b9a8b9bc
                           .group:00000000 wm4.instance_tc0.h.43.049b3a82387d2961594190609e896a29
                           .group:00000000 wm4.instance_twi0.h.43.255dc0afa9e0d45eaea0a935eca2f103
                           .group:00000000 wm4.instance_twi1.h.43.652d1d407893f259f2a817544ba662c2
                           .group:00000000 wm4.instance_pwm.h.43.88294acec3ca56d6fc521038521a1567
                           .group:00000000 wm4.instance_usart0.h.43.e26677512aee3dd3bedd71d394410000
                           .group:00000000 wm4.instance_usart1.h.43.1ba97dbc6610d9fb3132b9d845688201
                           .group:00000000 wm4.instance_usart2.h.43.baa1bf30b3c5acdee90c4a1f50fe9ebd
                           .group:00000000 wm4.instance_udphs.h.43.b1ce94181e0d1f22877b81c6040a4363
                           .group:00000000 wm4.instance_adc12b.h.43.d73ed59e867ccdfdb846d9ef32a50c0c
                           .group:00000000 wm4.instance_adc.h.43.2b7611a00afeb4c555339b844d4b8456
                           .group:00000000 wm4.instance_dmac.h.43.ee72691d84889c8f285932be4a075ddb
                           .group:00000000 wm4.instance_smc.h.43.29610fd00979caaaa65821ad40e9da06
                           .group:00000000 wm4.instance_matrix.h.43.01ee474141594385374c41a29daeeefe
                           .group:00000000 wm4.instance_pmc.h.43.37430325ed7b8b24c3fe640c41c29ef5
                           .group:00000000 wm4.instance_uart.h.43.bd378395ba022bc8670c82ebe656fbbd
                           .group:00000000 wm4.instance_chipid.h.43.29cd8fb600f149aa58830fcc78fe36f9
                           .group:00000000 wm4.instance_efc0.h.43.6b85dba20721a7e9fc4350e78d193680
                           .group:00000000 wm4.instance_efc1.h.43.2c5e94fc4d2742678318d73450d08d57
                           .group:00000000 wm4.instance_pioa.h.43.eeb46cc3bfe01a1f28e67aa3a6851ed8
                           .group:00000000 wm4.instance_piob.h.43.652ce26b6c37ac56f9ed42a9216d9aca
                           .group:00000000 wm4.instance_rstc.h.43.c5de224364a50a85f237c0b864aa4c8f
                           .group:00000000 wm4.instance_supc.h.43.a5f1a5ca08f468ccf34ed3653e045f1f
                           .group:00000000 wm4.instance_rtt.h.43.8622b192c23334996132415e3095df7f
                           .group:00000000 wm4.instance_wdt.h.43.407ea53e133eacf09acf2c7fcb6b7524
                           .group:00000000 wm4.instance_rtc.h.43.f70b77f9180401c8d9d920cb4a1cd166
                           .group:00000000 wm4.instance_gpbr.h.43.9066cb40d557f6755101368854272348
                           .group:00000000 wm4.sam3u1c.h.312.ae446d8e874d34ca3df78faf190c678f
                           .group:00000000 wm4.pio_sam3u1c.h.43.18b24f16e1710ff2a400d88fe33c5107
                           .group:00000000 wm4.sam3u1c.h.442.cd4bbc3af493e98bc9b60c2905132ed0
                           .group:00000000 wm4.newlib.h.8.5f2124c7e712be65f83b91ff86a0b1c1
                           .group:00000000 wm4.config.h.219.65a553ab5bef5482f0d7880b0d33015e
                           .group:00000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:00000000 wm4.cdefs.h.47.776a25dae4205bae6cce27d545bc475b
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:00000000 wm4._types.h.183.c226d164ceca1f2ecb9ae9360c54a098
                           .group:00000000 wm4.reent.h.17.23b059516345f8f5abfa01ddc379570f
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.30.bbece7fa40993a78092dcc5805132560
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.8188691c2279eac7a223caa50f6694b9
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.compiler.h.88.0e6ad966134fa012ce9a34053d3f48aa
                           .group:00000000 wm4.interrupt_sam_nvic.h.45.4876da6c127868305d66389e87e0876f
                           .group:00000000 wm4.compiler.h.425.66dd29c210af3287ed85ec3553a3e6b1
                           .group:00000000 wm4.conf_usb.h.56.3123a395939a56b38cb84f3590ea54ec
                           .group:00000000 wm4.udi_vendor_conf.h.56.4348c8e521d040f44df868219dae6785
                           .group:00000000 wm4.usb_atmel.h.45.c31b525dbe01f8d9e2022a03356ec174
                           .group:00000000 wm4.usb_protocol.h.63.850c58f3469fce50a9ac9a6854f7594b
                           .group:00000000 wm4.usb_protocol_vendor.h.45.83dfe073428ff799abc3ed1c7b04c77d
                           .group:00000000 wm4.udc_desc.h.77.5fec235bd7553e7256e345e020840072
                           .group:00000000 wm4.udd.h.103.3ccc59b50c14ec70568e6136eeb22d56
                           .group:00000000 wm4.udi_vendor.h.125.7b9085237d4d4a9757f4c148fba1918d
                           .group:00000000 wm4.conf_clock.h.45.5dc276d21b4d793a62f1a9757cc18d5c
                           .group:00000000 wm4.board.h.69.3670053ec9e880dbc2016be2b8dca792
                           .group:00000000 wm4.cw521.h.62.49e8a34af6a9b815e03b7858792ba391
                           .group:00000000 wm4.pmc.h.45.bbe1bf97a811e3b283420b2eeadf0b35
                           .group:00000000 wm4.osc.h.94.b766cddafe899eca01d775f7b2906680
                           .group:00000000 wm4.pll.h.45.a605c31ca466ae25752a678e8572be48
                           .group:00000000 wm4.sysclk.h.156.541a142b0016a365728ea1f7c0e3db84
                           .group:00000000 wm4.conf_board.h.45.be8075430a99c21139d610dc1d1c7799
                           .group:00000000 wm4.ioport_pio.h.44.373b34364b4ef25fac62017cd942a761
                           .group:00000000 wm4.pio.h.45.95f22b0ea02ddc698ec54fc56bf6f38c
                           .group:00000000 wm4.udphs_device.h.91.605096afd8c16fcd75a5a1c11b74776b
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.sleep.h.45.ef10e1aee6f903405be19980a8333b7f
                           .group:00000000 wm4.conf_sleepmgr.h.44.d825b913294720022fefe7201514fca3

UNDEFINED SYMBOLS
g_interrupt_enabled
sleepmgr_locks
pmc_enable_periph_clk
pmc_is_wakeup_clocks_restored
udc_sof_notify
main_sof_action
udc_reset
pmc_disable_periph_clk
main_suspend_action
main_resume_action
sysclk_enable_usb
pmc_set_fast_startup_input
sysclk_disable_usb
udc_process_setup
