Chang, C. C., Cong, J., Pan, D. Z., and Yuan, X. 2000. Interconnect-driven floorplanning with fast global wiring planning and optimization. In Proceedings of the SRC Tech. Conference.
Hung-Ming Chen , Hai Zhou , F. Y. YOung , D. F. Wong , Hannah H. Yang , Naveed Sherwani, Integrated floorplanning and interconnect planning, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.354-357, November 07-11, 1999, San Jose, California, USA
Maggie Zhiwei Kang , Wayne Wei-Mingi Dai, Arbitrary rectilinear block packing based on sequence pair, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.259-266, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288623]
R. Kastner , E. Bozorgzadeh , M. Sarrafzadeh, Pattern routing: use and theory for increasing predictability and avoiding coupling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.7, p.777-790, November 2006[doi>10.1109/TCAD.2002.1013891]
Steve T.  W. Lai , Evangeline F.  Y. Young , Chris C.  N. Chu, A New and Efficient Congestion Evaluation Model in Floorplanning: Wire Density Control with Twin Binary Trees, Proceedings of the conference on Design, Automation and Test in Europe, p.10856, March 03-07, 2003
Jinan Lou , Shankar Krishnamoorthy , Henry S. Sheng, Estimating routing congestion using probabilistic analysis, Proceedings of the 2001 international symposium on Physical design, p.112-117, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369749]
Yuchun Ma , Xianlong Hong , Sheqin Dong , Song Chen , Yici Cai , C. K. Cheng , Jun Gu, Dynamic global buffer planning optimization based on detail block locating and congestion analysis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776036]
Dinesh P. Mehta , Naveed Sherwani, On the use of flexible, rectilinear blocks to obtain minimum-area floorplans in mixed block and cell designs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.1, p.82-97, Jan. 2000[doi>10.1145/329458.329470]
Chiu-Wing Sham , E. F.Y. Young, Routability-driven floorplanner with buffer block planning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.4, p.470-480, November 2006[doi>10.1109/TCAD.2003.809649]
Sham, C. W. and Young, E. F. Y. 2004. Area reduction on interconnect optimized floorplan using deadspace utilization. In Proceedings of the IEEE International Midwest Symposium on Circuits and Systems. I445--I448.
Maogang Wang , Majid Sarrafzadeh, Modeling and minimization of routing congestion, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.185-190, January 2000, Yokohama, Japan[doi>10.1145/368434.368601]
Maogang Wang , Xiaojian Yang , M. Sarrafzadeh, Congestion minimization during placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.10, p.1140-1148, November 2006[doi>10.1109/43.875296]
Jin Xu , Pei-Ning Guo , Chung-Kuan Cheng, Sequence-pair approach for rectilinear module placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.4, p.484-493, November 2006[doi>10.1109/43.752931]
Yang, C. Q., Hong, X. L., Yang, H. H., and Lu, Y. Q. 2004. An effective floorplanning algorithm in mixed mode placement integrated with rectilinear-shaped optimization for soft blocks. In Proceedings of the IEEE International Midwest Symposium on Circuits and Systems. (II)433--(II)436.
F. Y. Young , Chris C. N. Chu , W. S. Luk , Y. C. Wong, Floorplan area minimization using Lagrangian relaxation, Proceedings of the 2000 international symposium on Physical design, p.174-179, May 2000, San Diego, California, USA[doi>10.1145/332357.332396]
