$date
  Thu Dec 22 01:37:30 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module msxpi_tb $end
$var reg 8 ! a_s[7:0] $end
$var reg 8 " d_s[7:0] $end
$var reg 1 # iorq_n_s $end
$var reg 1 $ rd_n_s $end
$var reg 1 % wr_n_s $end
$var reg 1 & wait_n_s $end
$var reg 1 ' busdir_n_s $end
$var reg 1 ( spi_cs_s $end
$var reg 1 ) spi_clk_s $end
$var reg 1 * spi_mosi_s $end
$var reg 1 + spi_miso_s $end
$var reg 1 , rpi_rdy_s $end
$scope module msxpi_instance $end
$var reg 8 - d[7:0] $end
$var reg 8 . a[7:0] $end
$var reg 1 / iorq_n $end
$var reg 1 0 rd_n $end
$var reg 1 1 wr_n $end
$var reg 1 2 busdir_n $end
$var reg 1 3 wait_n $end
$var reg 1 4 spi_cs $end
$var reg 1 5 spi_sclk $end
$var reg 1 6 spi_mosi $end
$var reg 1 7 spi_miso $end
$var reg 1 8 spi_rdy $end
$var reg 1 9 cspinsignal $end
$var reg 1 : cspin_s1 $end
$var reg 1 ; cspin_s2 $end
$var reg 8 < d_buff_pi[7:0] $end
$var reg 1 = reset $end
$var reg 8 > d_buff_msx[7:0] $end
$var reg 1 ? waitsignal $end
$var reg 1 @ msxwrite_s $end
$var reg 1 A msxread_s $end
$var reg 4 B spi_count_s0[3:0] $end
$var reg 4 C spi_count_s[3:0] $end
$var reg 1 D spi_rdysignal $end
$var reg 8 E reg1[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUU !
bUUUUUUUU "
U#
U$
U%
Z&
U'
1(
U)
U*
U+
0,
bUUUUUUUU -
bUUUUUUUU .
U/
U0
U1
U2
Z3
14
U5
U6
U7
08
19
U:
U;
bUUUUUUUU <
U=
bUUUUUUUU >
Z?
1@
1A
b0000 B
b0000 C
0D
bUUUUUUUU E
#2000000
b01011010 !
0#
0$
1%
0&
0(
b01011010 .
0/
00
11
03
04
09
0A
#4000000
1,
18
1D
#6000000
1)
15
#8000000
0)
05
#10000000
bUUUUUUU1 "
1)
1+
bUUUUUUU1 -
15
17
bUUUUUUU1 <
b0001 C
#12000000
0)
05
#14000000
bUUUUUU10 "
1)
0+
bUUUUUU10 -
15
07
bUUUUUU10 <
b0010 C
#16000000
0)
05
#18000000
bUUUUU101 "
1)
1+
bUUUUU101 -
15
17
bUUUUU101 <
b0011 C
#20000000
0)
05
#22000000
bUUUU1010 "
1)
0+
bUUUU1010 -
15
07
bUUUU1010 <
b0100 C
#24000000
0)
05
#26000000
bUUU10101 "
1)
1+
bUUU10101 -
15
17
bUUU10101 <
b0101 C
#28000000
0)
05
#30000000
bUU101010 "
1)
0+
bUU101010 -
15
07
bUU101010 <
b0110 C
#32000000
0)
05
#34000000
bU1010101 "
1)
1+
bU1010101 -
15
17
bU1010101 <
b0111 C
#36000000
0)
05
#38000000
b10101010 "
1)
0+
b10101010 -
15
07
b10101010 <
b1000 C
#40000000
0)
05
#42000000
1)
15
b0000 C
#44000000
0)
05
#46000000
0,
08
0D
#48000000
1#
1$
Z&
1(
1/
10
Z3
14
19
1A
#50000000
