From fe86dc3b7e7cec7cb4f3ff52757b0d486beee408 Mon Sep 17 00:00:00 2001
From: Richard Zhu <Richard.Zhu@freescale.com>
Date: Wed, 16 Dec 2015 14:38:44 +0800
Subject: [PATCH 1236/1691] MLK-12026 arm: imx: correct the lvds1_sel parent
 clk

commit fe86dc3b7e7cec7cb4f3ff52757b0d486beee408 from
git://git.freescale.com/imx/linux-2.6-imx.git imx_4.1.15_1.0.0_ga

The IMX6QDL_CLK_SATA_REF_100M and IMX6QDL_CLK_PCIE_REF_125M
should be the source of the LVDS#_SEL.
And the parent clock of IMX6QDL_CLK_LVDS1_SEL should be
IMX6QDL_CLK_SATA_REF_100M.

Otherwise, imx6dl would be hang, when imx6dl pcie try to
access the dbi register when the IMX6QDL_CLK_SATA_REF_100M
is not enabled.

Signed-off-by: Richard Zhu <Richard.Zhu@freescale.com>
---
 arch/arm/mach-imx/clk-imx6q.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-imx/clk-imx6q.c b/arch/arm/mach-imx/clk-imx6q.c
index 79c6cd7..c7545d3 100644
--- a/drivers/clk/imx/clk-imx6q.c
+++ b/drivers/clk/imx/clk-imx6q.c
@@ -869,7 +869,7 @@ static void __init imx6q_clocks_init(struct device_node *ccm_node)
 
 	/* All existing boards with PCIe use LVDS1 */
 	if (IS_ENABLED(CONFIG_PCI_IMX6))
-		imx_clk_set_parent(clk[IMX6QDL_CLK_LVDS1_SEL], clk[IMX6QDL_CLK_SATA_REF]);
+		imx_clk_set_parent(clk[IMX6QDL_CLK_LVDS1_SEL], clk[IMX6QDL_CLK_SATA_REF_100M]);
 
 	/* set eim_slow to 135Mhz */
 	imx_clk_set_rate(clk[IMX6QDL_CLK_EIM_SLOW], 135000000);
-- 
1.9.1

