{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668098430600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668098430601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 10:40:30 2022 " "Processing started: Thu Nov 10 10:40:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668098430601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098430601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098430601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668098430887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668098430887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracter.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtracter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtracter " "Found entity 1: subtracter" {  } { { "subtracter.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/subtracter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_magnitud_to_complement.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_magnitud_to_complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_magnitud_to_complement " "Found entity 1: sign_magnitud_to_complement" {  } { { "sign_magnitud_to_complement.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/sign_magnitud_to_complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifR " "Found entity 1: shifR" {  } { { "shiftR.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/shiftR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifL " "Found entity 1: shifL" {  } { { "shiftL.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/shiftL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a Operations.sv(1) " "Verilog HDL Declaration information at Operations.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668098436247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Operations.sv(1) " "Verilog HDL Declaration information at Operations.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668098436247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operations.sv 1 1 " "Found 1 design units, including 1 entities, in source file operations.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Operations " "Found entity 1: Operations" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_9_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9_1 " "Found entity 1: mux_9_1" {  } { { "mux_9_1.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mux_9_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a FlagsM.sv(1) " "Verilog HDL Declaration information at FlagsM.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668098436251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b FlagsM.sv(1) " "Verilog HDL Declaration information at FlagsM.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668098436251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlagsM " "Found entity 1: FlagsM" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file complement_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement_2_to_sign_magnitud " "Found entity 1: complement_2_to_sign_magnitud" {  } { { "complement_2.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/complement_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_xor " "Found entity 1: bitwise_xor" {  } { { "bitwise_xor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/bitwise_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or " "Found entity 1: bitwise_or" {  } { { "bitwise_or.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/bitwise_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitwise_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and " "Found entity 1: bitwise_and" {  } { { "bitwise_and.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/bitwise_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668098436257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668098436257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "instructionDecoder.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemoryprogramcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemoryprogramcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemoryProgramCounter " "Found entity 1: instructionMemoryProgramCounter" {  } { { "instructionMemoryProgramCounter.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionMemoryProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file genericcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 genericCounter " "Found entity 1: genericCounter" {  } { { "genericCounter.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/genericCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testMemoryRetrieve " "Found entity 1: testMemoryRetrieve" {  } { { "testMemory.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/testMemory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorygettertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorygettertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryGetterTest " "Found entity 1: memoryGetterTest" {  } { { "memoryGetterTest.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/memoryGetterTest.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file romtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 romTest " "Found entity 1: romTest" {  } { { "romTest.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/romTest.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiongetter.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiongetter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionGetter " "Found entity 1: instructionGetter" {  } { { "instructionGetter.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/instructionGetter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRom " "Found entity 1: InstructionRom" {  } { { "InstructionRom.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/InstructionRom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custominstructionromtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file custominstructionromtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 customInstructionRomTest " "Found entity 1: customInstructionRomTest" {  } { { "customInstructionRomTest.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/customInstructionRomTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerBank " "Found entity 1: registerBank" {  } { { "registerBank.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/registerBank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbanktest.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerbanktest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerBankTest " "Found entity 1: registerBankTest" {  } { { "registerBankTest.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/registerBankTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux21.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mux21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armtoaluadapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file armtoaluadapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 armToALUAdapter " "Found entity 1: armToALUAdapter" {  } { { "armToALUAdapter.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/armToALUAdapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipFlopD " "Found entity 1: flipFlopD" {  } { { "flipFlopD.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/flipFlopD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processortest.sv 1 1 " "Found 1 design units, including 1 entities, in source file processortest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processorTest " "Found entity 1: processorTest" {  } { { "processorTest.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processorTest.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098436276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098436276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668098436324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processor.sv(36) " "Verilog HDL assignment warning at processor.sv(36): truncated value with size 32 to match size of target (8)" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436325 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processor.sv(37) " "Verilog HDL assignment warning at processor.sv(37): truncated value with size 32 to match size of target (8)" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436325 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecoder instructionDecoder:myDecoder " "Elaborating entity \"instructionDecoder\" for hierarchy \"instructionDecoder:myDecoder\"" {  } { { "processor.sv" "myDecoder" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:myControlUnit " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:myControlUnit\"" {  } { { "processor.sv" "myControlUnit" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "armToALUAdapter controlUnit:myControlUnit\|armToALUAdapter:myAdapter " "Elaborating entity \"armToALUAdapter\" for hierarchy \"controlUnit:myControlUnit\|armToALUAdapter:myAdapter\"" {  } { { "controlUnit.sv" "myAdapter" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/controlUnit.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBank registerBank:myRegisterBank " "Elaborating entity \"registerBank\" for hierarchy \"registerBank:myRegisterBank\"" {  } { { "processor.sv" "myRegisterBank" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:myALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:myALU\"" {  } { { "processor.sv" "myALU" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operations ALU:myALU\|Operations:myOperations " "Elaborating entity \"Operations\" for hierarchy \"ALU:myALU\|Operations:myOperations\"" {  } { { "ALU.sv" "myOperations" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Operations.sv(42) " "Verilog HDL assignment warning at Operations.sv(42): truncated value with size 33 to match size of target (32)" {  } { { "Operations.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436341 "|processor|ALU:myALU|Operations:myOperations"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_magnitud_to_complement ALU:myALU\|Operations:myOperations\|sign_magnitud_to_complement:to_comp_1 " "Elaborating entity \"sign_magnitud_to_complement\" for hierarchy \"ALU:myALU\|Operations:myOperations\|sign_magnitud_to_complement:to_comp_1\"" {  } { { "Operations.sv" "to_comp_1" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:myALU\|Operations:myOperations\|adder:myadder " "Elaborating entity \"adder\" for hierarchy \"ALU:myALU\|Operations:myOperations\|adder:myadder\"" {  } { { "Operations.sv" "myadder" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracter ALU:myALU\|Operations:myOperations\|subtracter:mysubstracter " "Elaborating entity \"subtracter\" for hierarchy \"ALU:myALU\|Operations:myOperations\|subtracter:mysubstracter\"" {  } { { "Operations.sv" "mysubstracter" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ALU:myALU\|Operations:myOperations\|multiplier:mymultiplier " "Elaborating entity \"multiplier\" for hierarchy \"ALU:myALU\|Operations:myOperations\|multiplier:mymultiplier\"" {  } { { "Operations.sv" "mymultiplier" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division ALU:myALU\|Operations:myOperations\|division:mydiv " "Elaborating entity \"division\" for hierarchy \"ALU:myALU\|Operations:myOperations\|division:mydiv\"" {  } { { "Operations.sv" "mydiv" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod ALU:myALU\|Operations:myOperations\|mod:mymod " "Elaborating entity \"mod\" for hierarchy \"ALU:myALU\|Operations:myOperations\|mod:mymod\"" {  } { { "Operations.sv" "mymod" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifL ALU:myALU\|Operations:myOperations\|shifL:myshiftL " "Elaborating entity \"shifL\" for hierarchy \"ALU:myALU\|Operations:myOperations\|shifL:myshiftL\"" {  } { { "Operations.sv" "myshiftL" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifR ALU:myALU\|Operations:myOperations\|shifR:myshiftR " "Elaborating entity \"shifR\" for hierarchy \"ALU:myALU\|Operations:myOperations\|shifR:myshiftR\"" {  } { { "Operations.sv" "myshiftR" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_and ALU:myALU\|Operations:myOperations\|bitwise_and:myand " "Elaborating entity \"bitwise_and\" for hierarchy \"ALU:myALU\|Operations:myOperations\|bitwise_and:myand\"" {  } { { "Operations.sv" "myand" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_or ALU:myALU\|Operations:myOperations\|bitwise_or:myor " "Elaborating entity \"bitwise_or\" for hierarchy \"ALU:myALU\|Operations:myOperations\|bitwise_or:myor\"" {  } { { "Operations.sv" "myor" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_xor ALU:myALU\|Operations:myOperations\|bitwise_xor:myxor " "Elaborating entity \"bitwise_xor\" for hierarchy \"ALU:myALU\|Operations:myOperations\|bitwise_xor:myxor\"" {  } { { "Operations.sv" "myxor" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement_2_to_sign_magnitud ALU:myALU\|Operations:myOperations\|complement_2_to_sign_magnitud:to_mag_1 " "Elaborating entity \"complement_2_to_sign_magnitud\" for hierarchy \"ALU:myALU\|Operations:myOperations\|complement_2_to_sign_magnitud:to_mag_1\"" {  } { { "Operations.sv" "to_mag_1" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/Operations.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9_1 ALU:myALU\|mux_9_1:myMux " "Elaborating entity \"mux_9_1\" for hierarchy \"ALU:myALU\|mux_9_1:myMux\"" {  } { { "ALU.sv" "myMux" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagsM ALU:myALU\|FlagsM:myFlags " "Elaborating entity \"FlagsM\" for hierarchy \"ALU:myALU\|FlagsM:myFlags\"" {  } { { "ALU.sv" "myFlags" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(7) " "Verilog HDL assignment warning at FlagsM.sv(7): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(13) " "Verilog HDL assignment warning at FlagsM.sv(13): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 FlagsM.sv(20) " "Verilog HDL assignment warning at FlagsM.sv(20): truncated value with size 64 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(27) " "Verilog HDL assignment warning at FlagsM.sv(27): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(34) " "Verilog HDL assignment warning at FlagsM.sv(34): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(42) " "Verilog HDL assignment warning at FlagsM.sv(42): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(49) " "Verilog HDL assignment warning at FlagsM.sv(49): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(56) " "Verilog HDL assignment warning at FlagsM.sv(56): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(63) " "Verilog HDL assignment warning at FlagsM.sv(63): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(70) " "Verilog HDL assignment warning at FlagsM.sv(70): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(78) " "Verilog HDL assignment warning at FlagsM.sv(78): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 FlagsM.sv(85) " "Verilog HDL assignment warning at FlagsM.sv(85): truncated value with size 33 to match size of target (32)" {  } { { "FlagsM.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/FlagsM.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436355 "|processor|ALU:myALU|FlagsM:myFlags"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:A1Selector " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:A1Selector\"" {  } { { "processor.sv" "A1Selector" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:PCselector " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:PCselector\"" {  } { { "processor.sv" "PCselector" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopD flipFlopD:myClockFlop " "Elaborating entity \"flipFlopD\" for hierarchy \"flipFlopD:myClockFlop\"" {  } { { "processor.sv" "myClockFlop" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098436357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 flipFlopD.sv(8) " "Verilog HDL assignment warning at flipFlopD.sv(8): truncated value with size 8 to match size of target (1)" {  } { { "flipFlopD.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/flipFlopD.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668098436357 "|processor|flipFlopD:myClockFlop"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:myALU\|k\[32\] " "Net \"ALU:myALU\|k\[32\]\" is missing source, defaulting to GND" {  } { { "ALU.sv" "k\[32\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/ALU.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1668098436425 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[31\] " "Net \"SrcB\[31\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[31\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[30\] " "Net \"SrcB\[30\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[30\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[29\] " "Net \"SrcB\[29\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[29\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[28\] " "Net \"SrcB\[28\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[28\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[27\] " "Net \"SrcB\[27\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[27\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[26\] " "Net \"SrcB\[26\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[26\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[25\] " "Net \"SrcB\[25\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[25\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[24\] " "Net \"SrcB\[24\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[24\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[23\] " "Net \"SrcB\[23\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[23\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[22\] " "Net \"SrcB\[22\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[22\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[21\] " "Net \"SrcB\[21\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[21\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[20\] " "Net \"SrcB\[20\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[20\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[19\] " "Net \"SrcB\[19\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[19\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[18\] " "Net \"SrcB\[18\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[18\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[17\] " "Net \"SrcB\[17\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[17\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[16\] " "Net \"SrcB\[16\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[16\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[15\] " "Net \"SrcB\[15\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[15\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[14\] " "Net \"SrcB\[14\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[14\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[13\] " "Net \"SrcB\[13\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[13\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[12\] " "Net \"SrcB\[12\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[12\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[11\] " "Net \"SrcB\[11\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[11\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[10\] " "Net \"SrcB\[10\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[10\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[9\] " "Net \"SrcB\[9\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[9\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[8\] " "Net \"SrcB\[8\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[8\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436425 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1668098436425 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[31\] " "Net \"SrcB\[31\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[31\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[30\] " "Net \"SrcB\[30\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[30\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[29\] " "Net \"SrcB\[29\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[29\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[28\] " "Net \"SrcB\[28\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[28\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[27\] " "Net \"SrcB\[27\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[27\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[26\] " "Net \"SrcB\[26\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[26\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[25\] " "Net \"SrcB\[25\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[25\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[24\] " "Net \"SrcB\[24\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[24\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[23\] " "Net \"SrcB\[23\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[23\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[22\] " "Net \"SrcB\[22\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[22\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[21\] " "Net \"SrcB\[21\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[21\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[20\] " "Net \"SrcB\[20\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[20\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[19\] " "Net \"SrcB\[19\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[19\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[18\] " "Net \"SrcB\[18\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[18\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[17\] " "Net \"SrcB\[17\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[17\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[16\] " "Net \"SrcB\[16\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[16\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[15\] " "Net \"SrcB\[15\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[15\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[14\] " "Net \"SrcB\[14\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[14\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[13\] " "Net \"SrcB\[13\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[13\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[12\] " "Net \"SrcB\[12\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[12\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[11\] " "Net \"SrcB\[11\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[11\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[10\] " "Net \"SrcB\[10\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[10\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[9\] " "Net \"SrcB\[9\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[9\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[8\] " "Net \"SrcB\[8\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[8\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436427 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1668098436427 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[31\] " "Net \"SrcB\[31\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[31\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[30\] " "Net \"SrcB\[30\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[30\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[29\] " "Net \"SrcB\[29\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[29\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[28\] " "Net \"SrcB\[28\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[28\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[27\] " "Net \"SrcB\[27\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[27\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[26\] " "Net \"SrcB\[26\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[26\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[25\] " "Net \"SrcB\[25\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[25\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[24\] " "Net \"SrcB\[24\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[24\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[23\] " "Net \"SrcB\[23\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[23\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[22\] " "Net \"SrcB\[22\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[22\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[21\] " "Net \"SrcB\[21\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[21\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[20\] " "Net \"SrcB\[20\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[20\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[19\] " "Net \"SrcB\[19\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[19\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[18\] " "Net \"SrcB\[18\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[18\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[17\] " "Net \"SrcB\[17\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[17\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[16\] " "Net \"SrcB\[16\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[16\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[15\] " "Net \"SrcB\[15\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[15\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[14\] " "Net \"SrcB\[14\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[14\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[13\] " "Net \"SrcB\[13\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[13\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[12\] " "Net \"SrcB\[12\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[12\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[11\] " "Net \"SrcB\[11\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[11\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[10\] " "Net \"SrcB\[10\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[10\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[9\] " "Net \"SrcB\[9\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[9\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[8\] " "Net \"SrcB\[8\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[8\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436428 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1668098436428 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[31\] " "Net \"SrcB\[31\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[31\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[30\] " "Net \"SrcB\[30\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[30\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[29\] " "Net \"SrcB\[29\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[29\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[28\] " "Net \"SrcB\[28\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[28\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[27\] " "Net \"SrcB\[27\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[27\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[26\] " "Net \"SrcB\[26\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[26\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[25\] " "Net \"SrcB\[25\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[25\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[24\] " "Net \"SrcB\[24\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[24\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[23\] " "Net \"SrcB\[23\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[23\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[22\] " "Net \"SrcB\[22\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[22\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[21\] " "Net \"SrcB\[21\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[21\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[20\] " "Net \"SrcB\[20\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[20\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[19\] " "Net \"SrcB\[19\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[19\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[18\] " "Net \"SrcB\[18\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[18\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[17\] " "Net \"SrcB\[17\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[17\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[16\] " "Net \"SrcB\[16\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[16\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[15\] " "Net \"SrcB\[15\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[15\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[14\] " "Net \"SrcB\[14\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[14\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[13\] " "Net \"SrcB\[13\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[13\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[12\] " "Net \"SrcB\[12\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[12\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[11\] " "Net \"SrcB\[11\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[11\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[10\] " "Net \"SrcB\[10\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[10\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[9\] " "Net \"SrcB\[9\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[9\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SrcB\[8\] " "Net \"SrcB\[8\]\" is missing source, defaulting to GND" {  } { { "processor.sv" "SrcB\[8\]" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1668098436429 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1668098436429 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:myALU\|Operations:myOperations\|division:mydiv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:myALU\|Operations:myOperations\|division:mydiv\|Div0\"" {  } { { "division.sv" "Div0" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/division.sv" 3 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668098437017 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:myALU\|Operations:myOperations\|mod:mymod\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:myALU\|Operations:myOperations\|mod:mymod\|Mod0\"" {  } { { "mod.sv" "Mod0" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mod.sv" 3 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1668098437017 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668098437017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:myALU\|Operations:myOperations\|division:mydiv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:myALU\|Operations:myOperations\|division:mydiv\|lpm_divide:Div0\"" {  } { { "division.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/division.sv" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098437044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:myALU\|Operations:myOperations\|division:mydiv\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:myALU\|Operations:myOperations\|division:mydiv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668098437044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668098437044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668098437044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668098437044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668098437044 ""}  } { { "division.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/division.sv" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668098437044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/lpm_divide_rqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098437075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098437075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098437084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098437084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098437140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098437140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098437163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098437163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:myALU\|Operations:myOperations\|mod:mymod\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:myALU\|Operations:myOperations\|mod:mymod\|lpm_divide:Mod0\"" {  } { { "mod.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mod.sv" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098437170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:myALU\|Operations:myOperations\|mod:mymod\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:myALU\|Operations:myOperations\|mod:mymod\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668098437170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668098437170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668098437170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668098437170 ""}  } { { "mod.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/mod.sv" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668098437170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098437200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098437200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668098437208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098437208 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668098437571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668098450501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/output_files/Processor.map.smsg " "Generated suppressed messages file C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098451290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668098451517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668098451517 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668098451691 "|processor|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668098451691 "|processor|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668098451691 "|processor|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668098451691 "|processor|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[28\] " "No output dependent on input pin \"instruction\[28\]\"" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668098451691 "|processor|instruction[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[29\] " "No output dependent on input pin \"instruction\[29\]\"" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668098451691 "|processor|instruction[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[30\] " "No output dependent on input pin \"instruction\[30\]\"" {  } { { "processor.sv" "" { Text "C:/TEC/Segundo Semestre/Taller/Proyecto/desencriptador-de-imagenes/ProyectoQuartus/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668098451691 "|processor|instruction[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668098451691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3914 " "Implemented 3914 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668098451699 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668098451699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3804 " "Implemented 3804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668098451699 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1668098451699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668098451699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668098451723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 10:40:51 2022 " "Processing ended: Thu Nov 10 10:40:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668098451723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668098451723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668098451723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668098451723 ""}
