module even_parity_tb;
reg A,B,C;
wire Y;
even_parity dut(Y,A,B,C);
initial begin
A=0;B=1;C=1; #10;
A=1;B=0;C=0; #10;
A=0;B=1;C=0; #10;
A=1;B=1;C=1; #10;
$finish;
end
endmodule
