The Verilog design is from https://github.com/saiedhk/PresentCryptoEngine repository. 

runtime: 102301
