#Start recording tcl command: 11/18/2024 01:19:25
#Project Location: C:/Users/hheathwood/Desktop/Project/FPGA_Design; Project name: FPGA_Design
prj_create -name "FPGA_Design" -impl "impl_1" -dev iCE40UP5K-SG48I -performance "High-Performance_1.2V" -synthesis "lse"
prj_save 
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/top.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/control_FSM.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/sendFSM.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/SPI_FSM.sv"
prj_remove_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/sendFSM.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/send_FSM.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/SPI_sync_FSM.sv"
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_remove_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/top.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/control_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/SPI_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/send_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/impl_1/SPI_sync_FSM.sv"
prj_add_source "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/control_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/send_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/sendFSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/SPI_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/SPI_sync_FSM.sv" "C:/Users/hheathwood/Desktop/Project/FPGA_Design/source/top.sv"
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run Synthesis -impl impl_1
prj_run PAR -impl impl_1
prj_run Export -impl impl_1
prj_run Export -impl impl_1
#Stop recording: 11/18/2024 02:10:52
