# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../registers.srcs/sources_1/imports/sources_1/imports/new/RF8_16.vhd" \
"../../../../registers.srcs/sources_1/imports/sources_1/new/register_testbench.vhd" \

# Do not sort compile order
nosort
