Report time       : Wed Aug  9 21:21:25 CEST 2023.
Solution          : Pool_Col_unroll.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|             77|             77|             77|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
