library ieee;
use ieee.std_logic_1164.all;
entity ffd is
port(d,clock :in std_logic;
q:out std_logic
);
end ffd;
architecture ffd of ffd is
signal estado:std_logic;
begin
process(clock)
begin
if(clock='1' and clock'EVENT) then 
if(d='1') then estado <='1';
else estado<='0';
end if;
end if;
end process;
q<= estado; 
end ffd; 
