{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712093561750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712093561750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 01:32:41 2024 " "Processing started: Wed Apr 03 01:32:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712093561750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712093561750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3bitcounter -c 3bitcounter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3bitcounter -c 3bitcounter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712093561750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1712093562201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1712093562201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Projects/3bitcounter/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712093568203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712093568203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3bit " "Found entity 1: counter3bit" {  } { { "counter3bit.v" "" { Text "C:/Projects/3bitcounter/counter3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712093568204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712093568204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3bit_tb " "Found entity 1: counter3bit_tb" {  } { { "counter3bit_tb.v" "" { Text "C:/Projects/3bitcounter/counter3bit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712093568205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712093568205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter3bit_tb " "Elaborating entity \"counter3bit_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1712093568256 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk counter3bit_tb.v(8) " "Verilog HDL warning at counter3bit_tb.v(8): assignments to clk create a combinational loop" {  } { { "counter3bit_tb.v" "" { Text "C:/Projects/3bitcounter/counter3bit_tb.v" 8 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1712093568256 "|counter3bit_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "counter3bit_tb.v(33) " "Verilog HDL warning at counter3bit_tb.v(33): ignoring unsupported system task" {  } { { "counter3bit_tb.v" "" { Text "C:/Projects/3bitcounter/counter3bit_tb.v" 33 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1712093568256 "|counter3bit_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3bit counter3bit:dut " "Elaborating entity \"counter3bit\" for hierarchy \"counter3bit:dut\"" {  } { { "counter3bit_tb.v" "dut" { Text "C:/Projects/3bitcounter/counter3bit_tb.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712093568257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter3bit.v(18) " "Verilog HDL assignment warning at counter3bit.v(18): truncated value with size 32 to match size of target (3)" {  } { { "counter3bit.v" "" { Text "C:/Projects/3bitcounter/counter3bit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1712093568257 "|counter3bit_tb|counter3bit:dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_count counter3bit.v(23) " "Verilog HDL Always Construct warning at counter3bit.v(23): inferring latch(es) for variable \"next_count\", which holds its previous value in one or more paths through the always construct" {  } { { "counter3bit.v" "" { Text "C:/Projects/3bitcounter/counter3bit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1712093568257 "|counter3bit_tb|counter3bit:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[0\] counter3bit.v(23) " "Inferred latch for \"next_count\[0\]\" at counter3bit.v(23)" {  } { { "counter3bit.v" "" { Text "C:/Projects/3bitcounter/counter3bit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712093568258 "|counter3bit_tb|counter3bit:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[1\] counter3bit.v(23) " "Inferred latch for \"next_count\[1\]\" at counter3bit.v(23)" {  } { { "counter3bit.v" "" { Text "C:/Projects/3bitcounter/counter3bit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712093568258 "|counter3bit_tb|counter3bit:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[2\] counter3bit.v(23) " "Inferred latch for \"next_count\[2\]\" at counter3bit.v(23)" {  } { { "counter3bit.v" "" { Text "C:/Projects/3bitcounter/counter3bit.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712093568258 "|counter3bit_tb|counter3bit:dut"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "counter3bit_tb.v" "clk" { Text "C:/Projects/3bitcounter/counter3bit_tb.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712093568264 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1712093568264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712093568294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 01:32:48 2024 " "Processing ended: Wed Apr 03 01:32:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712093568294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712093568294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712093568294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712093568294 ""}
