#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep 24 16:05:17 2019
# Process ID: 6350
# Current directory: /home/nicoq/TP1_ALU/TP1_ALU.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/nicoq/TP1_ALU/TP1_ALU.runs/synth_1/top.vds
# Journal file: /home/nicoq/TP1_ALU/TP1_ALU.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6369 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1796.902 ; gain = 151.715 ; free physical = 5806 ; free virtual = 25344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:1]
	Parameter NB_SWITCH bound to: 8 - type: integer 
	Parameter NB_OPCODE bound to: 6 - type: integer 
	Parameter NB_LED bound to: 16 - type: integer 
	Parameter NB_DATA bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/alu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/alu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design top has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1851.652 ; gain = 206.465 ; free physical = 5830 ; free virtual = 25369
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1858.590 ; gain = 213.402 ; free physical = 5826 ; free virtual = 25365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1858.590 ; gain = 213.402 ; free physical = 5826 ; free virtual = 25365
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicoq/Facu/Arquitectura/Basys3_Master.xdc]
Finished Parsing XDC File [/home/nicoq/Facu/Arquitectura/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicoq/Facu/Arquitectura/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2016.277 ; gain = 0.000 ; free physical = 5734 ; free virtual = 25272
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2016.277 ; gain = 0.000 ; free physical = 5734 ; free virtual = 25272
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5803 ; free virtual = 25342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5803 ; free virtual = 25342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5806 ; free virtual = 25344
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/alu.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5796 ; free virtual = 25335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port reset
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[7] with 1st driver pin 'operandoA_reg[7]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[7] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[7] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[6] with 1st driver pin 'operandoA_reg[6]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[6] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[6] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[5] with 1st driver pin 'operandoA_reg[5]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[5] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[5] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[4] with 1st driver pin 'operandoA_reg[4]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[4] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[4] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[3] with 1st driver pin 'operandoA_reg[3]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[3] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[3] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[2] with 1st driver pin 'operandoA_reg[2]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[2] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[2] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[1] with 1st driver pin 'operandoA_reg[1]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[1] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[1] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[0] with 1st driver pin 'operandoA_reg[0]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin a[0] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net a[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[7] with 1st driver pin 'operandoB_reg[7]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[7] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6858] multi-driven net b[7] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[6] with 1st driver pin 'operandoB_reg[6]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[6] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6858] multi-driven net b[6] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[5] with 1st driver pin 'operandoB_reg[5]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[5] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6858] multi-driven net b[5] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[4] with 1st driver pin 'operandoB_reg[4]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[4] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6858] multi-driven net b[4] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[3] with 1st driver pin 'operandoB_reg[3]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[3] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6858] multi-driven net b[3] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[2] with 1st driver pin 'operandoB_reg[2]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[2] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6858] multi-driven net b[2] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[1] with 1st driver pin 'operandoB_reg[1]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[1] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6858] multi-driven net b[1] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[0] with 1st driver pin 'operandoB_reg[0]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin b[0] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6858] multi-driven net b[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[5] with 1st driver pin 'OPCODE_reg[5]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[5] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net op[5] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[4] with 1st driver pin 'OPCODE_reg[4]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[4] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net op[4] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[3] with 1st driver pin 'OPCODE_reg[3]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[3] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net op[3] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[2] with 1st driver pin 'OPCODE_reg[2]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[2] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net op[2] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[1] with 1st driver pin 'OPCODE_reg[1]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[1] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net op[1] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[0] with 1st driver pin 'OPCODE_reg[0]/Q' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin op[0] with 2nd driver pin 'GND' [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
CRITICAL WARNING: [Synth 8-6858] multi-driven net op[0] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/nicoq/Facu/Arquitectura/TP1_ALU/TP1_ALU.srcs/sources_1/new/top.v:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5794 ; free virtual = 25335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5674 ; free virtual = 25215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5674 ; free virtual = 25215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5673 ; free virtual = 25214
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5673 ; free virtual = 25214
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5673 ; free virtual = 25214
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5673 ; free virtual = 25214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5673 ; free virtual = 25214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5673 ; free virtual = 25214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5673 ; free virtual = 25214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |     8|
|2     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    24|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5673 ; free virtual = 25214
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 66 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2016.277 ; gain = 213.402 ; free physical = 5727 ; free virtual = 25268
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2016.277 ; gain = 371.090 ; free physical = 5727 ; free virtual = 25268
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2016.277 ; gain = 0.000 ; free physical = 5677 ; free virtual = 25218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 10 Warnings, 66 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2016.277 ; gain = 596.039 ; free physical = 5777 ; free virtual = 25318
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2016.277 ; gain = 0.000 ; free physical = 5777 ; free virtual = 25318
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicoq/TP1_ALU/TP1_ALU.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 16:05:42 2019...
