Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Shekhar Borkar, Design perspectives on 22nm CMOS and beyond, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629940]
K. Bowman, J. Tschanz, N. S. Kim, J. Lee, C. Wilkerson, S. Lu, T. Karnik, and V. De. 2009a. Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance. J. Solid-State Circ. 44, 1, 49--63.
Keith Bowman , James Tschanz , Chris Wilkerson , Shih-Lien Lu , Tanay Karnik , Vivek De , Shekhar Borkar, Circuit techniques for dynamic variation tolerance, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629915]
K. Chae, S. Mukhopadhyay, C. Lee, and J. Laskar. 2010. A dynamic timing control technique utilizing time borrowing and clock stretching. In Proceedings of the IEEE Custom Integrated Circuits Conference, (CICC'10). 1--4.
Ashutosh Chakraborty , Karthik Duraisami , Ashoka Sathanur , Prassanna Sithambaram , Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Dynamic thermal clock skew compensation using tunable delay buffers, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.6, p.639-649, June 2008[doi>10.1109/TVLSI.2008.2000248]
Koushik Chakraborty , Brennan Cozzens , Sanghamitra Roy , Dean M. Ancajas, Efficiently tolerating timing violations in pipelined microprocessors, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488860]
K. Chakraborty and S. Roy. 2011. Topologically homogeneous power-performance heterogeneous multicore systems. In Proceedings of the IEEE/ACM Design, Automation, and Test in Europe Conference (DATE'11). 1--6.
Koushik Chakraborty , Sanghamitra Roy, Architecturally homogeneous power-performance heterogeneous multicore systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.4, p.670-679, April 2013[doi>10.1109/TVLSI.2012.2199142]
Hu Chen , Sanghamitra Roy , Koushik Chakraborty, DARP: dynamically adaptable resilient pipeline design in microprocessors, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Niket K. Choudhary , Salil V. Wadhavkar , Tanmay A. Shah , Hiran Mayukh , Jayneel Gandhi , Brandon H. Dwiel , Sandeep Navada , Hashem H. Najaf-abadi , Eric Rotenberg, FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000067]
Mihir Choudhury , Vikas Chandra , Kartik Mohanram , Robert Aitken, TIMBER: time borrowing and error relaying for online timing error resilience, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
S. Das, C. Tokunaga, S. Pant, W.-H. MA, S. Kalaiselvan, K. Lai, D. Bull, and D. Blaauw. 2009. RazorII: In situ error detection and correction for PVT and SER tolerance. J. Solid-State Circ. 44, 1, 32--48.
Mohammad Ghasemazar , Massoud Pedram, Minimizing the energy cost of throughput in a linear pipeline by opportunistic time borrowing, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
S. Ghosh , S. Bhunia , K. Roy, CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.11, p.1947-1956, November 2007[doi>10.1109/TCAD.2007.896305]
Vinay Hanumaiah , Sarma Vrudhula , Karam S. Chatha, Maximizing performance of thermally constrained multi-core processors by dynamic voltage and frequency control, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687458]
Canturk Isci , Alper Buyuktosunoglu , Chen-Yong Cher , Pradip Bose , Margaret Martonosi, An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.347-358, December 09-13, 2006[doi>10.1109/MICRO.2006.8]
S. Kothawade, K. Chakraborty, S. Roy, and Y. Han. 2012. Analysis of intermittent timing fault vulnerability. Microelectron. Reliab. 52, 7, 1515--1522.
Zahra Lak , Nicola Nicolici, In-system and on-the-fly clock tuning mechanism to combat lifetime performance degradation, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Shih-Lien Lu, Speeding Up Processing with Approximation Circuits, Computer, v.37 n.3, p.67-73, March 2004[doi>10.1109/MC.2004.1274006]
P. Mahoney, E. Fetzer, B. Doyle, and S. Naffziger. 2005. Clock distribution on a dual-core, multi-threaded Itanium Â®-family processor. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'05). 292--599.
Cameron McNairy , Rohit Bhatia, Montecito: A Dual-Core, Dual-Thread Itanium Processor, IEEE Micro, v.25 n.2, p.10-20, March 2005[doi>10.1109/MM.2005.34]
Francisco Javier Mesa-Martinez , Joseph Nayfach-Battilana , Jose Renau, Power model validation through thermal measurements, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250700]
Naveen Muralimanohar , Rajeev Balasubramonian , Norman P. Jouppi, Architecting Efficient Interconnects for Large Caches with CACTI 6.0, IEEE Micro, v.28 n.1, p.69-79, January 2008[doi>10.1109/MM.2008.2]
K. Nagaraj and S. Kundu. 2008. An automatic post silicon clock tuning system for improving system performance based on tester measurements. In Proceedings of the International Test Conference (ITC'08). 1--8.
Umit Y. Ogras , Radu Marculescu , Puru Choudhary , Diana Marculescu, Voltage-frequency island partitioning for GALS-based networks-on-chip, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278509]
Songjun Pan , Yu Hu , Xiaowei Li, IVF: characterizing the vulnerability of microprocessor structures to intermittent faults, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
J. M. Rabaey, A. Chandrakasan, and B. Nikolic. 2003. Digital Integrated Circuits, 2<sup>nd</sup> ed. Prentice Hall.
Abbas Rahimi , Luca Benini , Rajesh K. Gupta, Analysis of instruction-level vulnerability to dynamic voltage and temperature variations, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Abbas Rahimi , Luca Benini , Rajesh K. Gupta, Application-Adaptive Guardbanding to Mitigate Static and Dynamic Variability, IEEE Transactions on Computers, v.63 n.9, p.2160-2173, September 2014[doi>10.1109/TC.2013.72]
Krishna K. Rangan , Gu-Yeon Wei , David Brooks, Thread motion: fine-grained power management for multi-core systems, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555793]
Sanghamitra Roy , Koushik Chakraborty, Predicting timing violations through instruction-level path sensitization analysis, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228555]
S. Sarangi, B. Greskamp, R. Teodorescu, J. Nakano, A. Tiwari, and J. Torrellas. 2008. VARIUS: A model of process variation and resulting timing errors for microarchitects. IEEE Trans. Semiconductor Manufact. 21, 1, 3--13.
John Sartori , Rakesh Kumar, Compiling for energy efficiency on timing speculative processors, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228602]
Manish Shah , Robert Golla , Gregory Grohoski , Paul Jordan , Jama Barreh , Jeffrey Brooks , Mark Greenberg , Gideon Levinsky , Mark Luttrell , Christopher Olson , Zeid Samoail , Matt Smittle , Thomas Ziaja, Sparc T4: A Dynamically Threaded Server-on-a-Chip, IEEE Micro, v.32 n.2, p.8-19, March 2012[doi>10.1109/MM.2012.1]
D. Tadesse, J. Grodstein, and R. I. Bahar. 2009. AutoRex: An automated post-silicon clock tuning tool. In Proceedings of the International Test Conference (ITC'09). 1--10.
Jeng-Liang Tsai , DongHyun Baik , Charlie Chung-Ping Chen , Kewal K. Saluja, A yield improvement methodology using pre- and post-silicon statistical clock scheduling, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.611-618, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382649]
Jing Xin , Russ Joseph, Identifying and predicting timing-critical instructions to boost timing speculation, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155636]
Rong Ye , Feng Yuan , Qiang Xu, Online clock skew tuning for timing speculation, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
W. Zhao and Y. Cao. 2006. New generation of predictive technology model for sub-45nm early design exploration. IEEE Trans. Electron Devices 53, 11, 2816--2823.
