<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: implicit port signal tests
should_fail: 0
tags: 6.10
incdirs: 
top_module: 
files: <a href="../../../tests/chapter-6/6.10--implicit_port.sv.html" target="file-frame">tests/chapter-6/6.10--implicit_port.sv</a>



-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../tests/chapter-6/6.10--implicit_port.sv.html" target="file-frame">tests/chapter-6/6.10--implicit_port.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.


</pre>