// Seed: 3291320012
module module_0 (
    output supply1 id_0,
    input wire id_1,
    output wire id_2,
    input tri id_3,
    output supply0 id_4,
    output uwire id_5,
    input uwire id_6,
    output uwire id_7,
    input tri id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri id_12,
    id_24,
    output wand id_13,
    input supply0 id_14,
    input wand id_15,
    output wor id_16,
    output wire id_17,
    input wor id_18,
    input wor id_19,
    input uwire id_20,
    input uwire id_21,
    input tri id_22
);
  wire id_25, id_26, id_27;
endmodule
macromodule module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wand  id_2,
    output tri0  id_3,
    input  tri1  id_4,
    input  wand  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_3,
      id_0,
      id_5,
      id_0,
      id_4,
      id_4,
      id_2,
      id_1,
      id_1,
      id_2,
      id_3,
      id_1,
      id_0,
      id_1,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
