

================================================================
== Vivado HLS Report for 'ula_new'
================================================================
* Date:           Fri Dec  8 22:15:56 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        ula_high_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.11|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 8.11ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %A), !map !85"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %B), !map !89"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %op), !map !93"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %C), !map !97"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @p_str, [8 x i8]* @p_str) nounwind" [./ula.h:14]
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ula_new_ssdm_thre = load i1* @ula_new_ssdm_thread_M_opUla, align 1" [./ula.h:15]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %ula_new_ssdm_thre, label %1, label %._crit_edge" [./ula.h:15]
ST_1 : Operation 9 [1/1] (8.10ns)   --->   "call void @"ula_new::opUla"(i16* %A, i16* %B, i3* %op, i16* %C)" [./ula.h:15]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br label %._crit_edge" [./ula.h:15]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([8 x i8]* @p_str, i32 0, [6 x i8]* @p_str7) nounwind" [./ula.h:15]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([6 x i8]* @p_str7, [2 x i8]* @p_str2, i16* %A, i32 0) nounwind" [./ula.h:16]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([6 x i8]* @p_str7, [2 x i8]* @p_str3, i16* %B, i32 0) nounwind" [./ula.h:17]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([6 x i8]* @p_str7, [3 x i8]* @p_str5, i3* %op, i32 0) nounwind" [./ula.h:18]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [13 x i8]* @p_str1, [2 x i8]* @p_str2, i32 0, i32 0, i16* %A) nounwind" [./ula.h:19]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [13 x i8]* @p_str1, [2 x i8]* @p_str3, i32 0, i32 0, i16* %B) nounwind" [./ula.h:20]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [3 x i8]* @p_str5, i32 0, i32 0, i3* %op) nounwind" [./ula.h:21]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 1, [13 x i8]* @p_str1, [2 x i8]* @p_str6, i32 0, i32 0, i16* %C) nounwind" [./ula.h:22]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [./ula.h:18]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.11ns
The critical path consists of the following:
	'call' operation (./ula.h:15) to 'ula_new::opUla' [14]  (8.11 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
