;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 5/6/2018 8:55:38 AM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000041236  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000000  	0
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x0012AE  	4782
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x1236	0x2243AF  	MOV	#9274, W15
0x1238	0x27FFF0  	MOV	#32767, W0
0x123A	0xB7A020  	MOV	WREG, SPLIM
0x123C	0x202010  	MOV	#513, W0
0x123E	0xB7A032  	MOV	WREG, DSRPAG
0x1240	0x200040  	MOV	#4, W0
0x1242	0xB72044  	IOR	CORCON
0x1244	0x000000021360  	CALL	4960
0x1248	0x781F8A  	PUSH	W10
0x124A	0x781F8B  	PUSH	W11
0x124C	0x781F8C  	PUSH	W12
0x124E	0x200460  	MOV	#70, W0
0x1250	0xB7A746  	MOV	WREG, PLLFBD
0x1252	0xEF2744  	CLR	CLKDIV
0x1254	0xEF2E0E  	CLR	ANSELA
0x1256	0xEF2E1E  	CLR	ANSELB
0x1258	0xEF2E2E  	CLR	ANSELC
0x125A	0xEF2E3E  	CLR	ANSELD
0x125C	0xEF2E4E  	CLR	ANSELE
0x125E	0xEF2E6E  	CLR	ANSELG
0x1260	0xB3C22C  	MOV.B	#34, W12
0x1262	0xB3C01B  	MOV.B	#1, W11
0x1264	0xB3C7CA  	MOV.B	#124, W10
0x1266	0x07FF21  	RCALL	_PPS_Mapping
0x1268	0x8880A0  	MOV	W0, _result
0x126A	0xB3C01C  	MOV.B	#1, W12
0x126C	0xEF2016  	CLR	W11
0x126E	0xB3C7DA  	MOV.B	#125, W10
0x1270	0x07FF1C  	RCALL	_PPS_Mapping
0x1272	0x8880A0  	MOV	W0, _result
0x1274	0x2006B8  	MOV	#107, W8
0x1276	0x2CFFF7  	MOV	#53247, W7
L_main21:
0x1278	0xED200E  	DEC	W7
0x127A	0x3AFFFE  	BRA NZ	L_main21
0x127C	0xED2010  	DEC	W8
0x127E	0x3AFFFC  	BRA NZ	L_main21
0x1280	0x000000  	NOP
0x1282	0x000000  	NOP
0x1284	0x07FF9A  	RCALL	_ClearBuffer
0x1286	0x22580A  	MOV	#9600, W10
0x1288	0x20000B  	MOV	#0, W11
0x128A	0x07FF16  	RCALL	_UART1_Init
0x128C	0x2006B8  	MOV	#107, W8
0x128E	0x2CFFF7  	MOV	#53247, W7
L_main23:
0x1290	0xED200E  	DEC	W7
0x1292	0x3AFFFE  	BRA NZ	L_main23
0x1294	0xED2010  	DEC	W8
0x1296	0x3AFFFC  	BRA NZ	L_main23
0x1298	0x000000  	NOP
0x129A	0x000000  	NOP
0x129C	0x07FFC8  	RCALL	_EnableRXInterrupt
0x129E	0x07FFC5  	RCALL	_AllocateHeap
0x12A0	0x07FF97  	RCALL	_AllocateIOBuffers
L_main25:
0x12A2	0x000000  	NOP
0x12A4	0x37FFFE  	BRA	L_main25
L_end_main:
0x12A6	0x78064F  	POP	W12
0x12A8	0x7805CF  	POP	W11
0x12AA	0x78054F  	POP	W10
L__main_end_loop:
0x12AC	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_PPS_Mapping:
0x10AA	0xFA0000  	LNK	#0
0x10AC	0x781F8D  	PUSH	W13
0x10AE	0x20001D  	MOV	#1, W13
0x10B0	0x07FB43  	RCALL	__Lib_PPS_p24EP512GU810__PPS_Mapping
L_end_PPS_Mapping:
0x10B2	0x7806CF  	POP	W13
0x10B4	0xFA8000  	ULNK
0x10B6	0x060000  	RETURN
; end of _PPS_Mapping
__Lib_PPS_p24EP512GU810__PPS_Mapping:
0x0738	0xFA0002  	LNK	#2
0x073A	0x200FF0  	MOV	#255, W0
0x073C	0x980700  	MOV	W0, [W14+0]
0x073E	0xE15C60  	CP.B	W11, #0
0x0740	0x3A00BF  	BRA NZ	L___Lib_PPS_p24EP512GU810__PPS_Mapping0
L___Lib_PPS_p24EP512GU810__PPS_Mapping177:
0x0742	0xE2001A  	CP0	W13
0x0744	0x320001  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping1
L___Lib_PPS_p24EP512GU810__PPS_Mapping178:
0x0746	0x07FD89  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p24EP512GU810__PPS_Mapping1:
0x0748	0x37005D  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping2
L___Lib_PPS_p24EP512GU810__PPS_Mapping4:
0x074A	0x206800  	MOV	#lo_addr(RPOR0), W0
0x074C	0x78480C  	MOV.B	W12, [W0]
0x074E	0x3700B5  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping5:
0x0750	0x206810  	MOV	#lo_addr(RPOR0+1), W0
0x0752	0x78480C  	MOV.B	W12, [W0]
0x0754	0x3700B2  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping6:
0x0756	0x206820  	MOV	#lo_addr(RPOR1), W0
0x0758	0x78480C  	MOV.B	W12, [W0]
0x075A	0x3700AF  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping7:
0x075C	0x206830  	MOV	#lo_addr(RPOR1+1), W0
0x075E	0x78480C  	MOV.B	W12, [W0]
0x0760	0x3700AC  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping8:
0x0762	0x206840  	MOV	#lo_addr(RPOR2), W0
0x0764	0x78480C  	MOV.B	W12, [W0]
0x0766	0x3700A9  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping9:
0x0768	0x206850  	MOV	#lo_addr(RPOR2+1), W0
0x076A	0x78480C  	MOV.B	W12, [W0]
0x076C	0x3700A6  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping10:
0x076E	0x206860  	MOV	#lo_addr(RPOR3), W0
0x0770	0x78480C  	MOV.B	W12, [W0]
0x0772	0x3700A3  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping11:
0x0774	0x206870  	MOV	#lo_addr(RPOR3+1), W0
0x0776	0x78480C  	MOV.B	W12, [W0]
0x0778	0x3700A0  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping12:
0x077A	0x206880  	MOV	#lo_addr(RPOR4), W0
0x077C	0x78480C  	MOV.B	W12, [W0]
0x077E	0x37009D  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping13:
0x0780	0x206890  	MOV	#lo_addr(RPOR4+1), W0
0x0782	0x78480C  	MOV.B	W12, [W0]
0x0784	0x37009A  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping14:
0x0786	0x2068A0  	MOV	#lo_addr(RPOR5), W0
0x0788	0x78480C  	MOV.B	W12, [W0]
0x078A	0x370097  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping15:
0x078C	0x2068B0  	MOV	#lo_addr(RPOR5+1), W0
0x078E	0x78480C  	MOV.B	W12, [W0]
0x0790	0x370094  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping16:
0x0792	0x2068C0  	MOV	#lo_addr(RPOR6), W0
0x0794	0x78480C  	MOV.B	W12, [W0]
0x0796	0x370091  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping17:
0x0798	0x2068D0  	MOV	#lo_addr(RPOR6+1), W0
0x079A	0x78480C  	MOV.B	W12, [W0]
0x079C	0x37008E  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping18:
0x079E	0x2068E0  	MOV	#lo_addr(RPOR7), W0
0x07A0	0x78480C  	MOV.B	W12, [W0]
0x07A2	0x37008B  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping19:
0x07A4	0x2068F0  	MOV	#lo_addr(RPOR7+1), W0
0x07A6	0x78480C  	MOV.B	W12, [W0]
0x07A8	0x370088  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping20:
0x07AA	0x206900  	MOV	#lo_addr(RPOR8), W0
0x07AC	0x78480C  	MOV.B	W12, [W0]
0x07AE	0x370085  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping21:
0x07B0	0x206910  	MOV	#lo_addr(RPOR8+1), W0
0x07B2	0x78480C  	MOV.B	W12, [W0]
0x07B4	0x370082  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping22:
0x07B6	0x206920  	MOV	#lo_addr(RPOR9), W0
0x07B8	0x78480C  	MOV.B	W12, [W0]
0x07BA	0x37007F  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping23:
0x07BC	0x206930  	MOV	#lo_addr(RPOR9+1), W0
0x07BE	0x78480C  	MOV.B	W12, [W0]
0x07C0	0x37007C  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping24:
0x07C2	0x206960  	MOV	#lo_addr(RPOR11), W0
0x07C4	0x78480C  	MOV.B	W12, [W0]
0x07C6	0x370079  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping25:
0x07C8	0x206970  	MOV	#lo_addr(RPOR11+1), W0
0x07CA	0x78480C  	MOV.B	W12, [W0]
0x07CC	0x370076  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping26:
0x07CE	0x206980  	MOV	#lo_addr(RPOR12), W0
0x07D0	0x78480C  	MOV.B	W12, [W0]
0x07D2	0x370073  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping27:
0x07D4	0x206990  	MOV	#lo_addr(RPOR12+1), W0
0x07D6	0x78480C  	MOV.B	W12, [W0]
0x07D8	0x370070  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping28:
0x07DA	0x2069A0  	MOV	#lo_addr(RPOR13), W0
0x07DC	0x78480C  	MOV.B	W12, [W0]
0x07DE	0x37006D  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping29:
0x07E0	0x2069B0  	MOV	#lo_addr(RPOR13+1), W0
0x07E2	0x78480C  	MOV.B	W12, [W0]
0x07E4	0x37006A  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping30:
0x07E6	0x2069C0  	MOV	#lo_addr(RPOR14), W0
0x07E8	0x78480C  	MOV.B	W12, [W0]
0x07EA	0x370067  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping31:
0x07EC	0x2069D0  	MOV	#lo_addr(RPOR14+1), W0
0x07EE	0x78480C  	MOV.B	W12, [W0]
0x07F0	0x370064  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping32:
0x07F2	0x2069E0  	MOV	#lo_addr(RPOR15), W0
0x07F4	0x78480C  	MOV.B	W12, [W0]
0x07F6	0x370061  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping33:
0x07F8	0x2069F0  	MOV	#lo_addr(RPOR15+1), W0
0x07FA	0x78480C  	MOV.B	W12, [W0]
0x07FC	0x37005E  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping34:
0x07FE	0xEF2000  	CLR	W0
0x0800	0x980700  	MOV	W0, [W14+0]
0x0802	0x37005B  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping3
L___Lib_PPS_p24EP512GU810__PPS_Mapping2:
0x0804	0xB3C400  	MOV.B	#64, W0
0x0806	0xE15400  	CP.B	W10, W0
0x0808	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping4
L___Lib_PPS_p24EP512GU810__PPS_Mapping179:
0x080A	0xB3C410  	MOV.B	#65, W0
0x080C	0xE15400  	CP.B	W10, W0
0x080E	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping5
L___Lib_PPS_p24EP512GU810__PPS_Mapping180:
0x0810	0xB3C420  	MOV.B	#66, W0
0x0812	0xE15400  	CP.B	W10, W0
0x0814	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping6
L___Lib_PPS_p24EP512GU810__PPS_Mapping181:
0x0816	0xB3C430  	MOV.B	#67, W0
0x0818	0xE15400  	CP.B	W10, W0
0x081A	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping7
L___Lib_PPS_p24EP512GU810__PPS_Mapping182:
0x081C	0xB3C440  	MOV.B	#68, W0
0x081E	0xE15400  	CP.B	W10, W0
0x0820	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping8
L___Lib_PPS_p24EP512GU810__PPS_Mapping183:
0x0822	0xB3C450  	MOV.B	#69, W0
0x0824	0xE15400  	CP.B	W10, W0
0x0826	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping9
L___Lib_PPS_p24EP512GU810__PPS_Mapping184:
0x0828	0xB3C460  	MOV.B	#70, W0
0x082A	0xE15400  	CP.B	W10, W0
0x082C	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping10
L___Lib_PPS_p24EP512GU810__PPS_Mapping185:
0x082E	0xB3C470  	MOV.B	#71, W0
0x0830	0xE15400  	CP.B	W10, W0
0x0832	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping11
L___Lib_PPS_p24EP512GU810__PPS_Mapping186:
0x0834	0xB3C4F0  	MOV.B	#79, W0
0x0836	0xE15400  	CP.B	W10, W0
0x0838	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping12
L___Lib_PPS_p24EP512GU810__PPS_Mapping187:
0x083A	0xB3C500  	MOV.B	#80, W0
0x083C	0xE15400  	CP.B	W10, W0
0x083E	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping13
L___Lib_PPS_p24EP512GU810__PPS_Mapping188:
0x0840	0xB3C520  	MOV.B	#82, W0
0x0842	0xE15400  	CP.B	W10, W0
0x0844	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping14
L___Lib_PPS_p24EP512GU810__PPS_Mapping189:
0x0846	0xB3C540  	MOV.B	#84, W0
0x0848	0xE15400  	CP.B	W10, W0
0x084A	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping15
L___Lib_PPS_p24EP512GU810__PPS_Mapping190:
0x084C	0xB3C550  	MOV.B	#85, W0
0x084E	0xE15400  	CP.B	W10, W0
0x0850	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping16
L___Lib_PPS_p24EP512GU810__PPS_Mapping191:
0x0852	0xB3C570  	MOV.B	#87, W0
0x0854	0xE15400  	CP.B	W10, W0
0x0856	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping17
L___Lib_PPS_p24EP512GU810__PPS_Mapping192:
0x0858	0xB3C600  	MOV.B	#96, W0
0x085A	0xE15400  	CP.B	W10, W0
0x085C	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping18
L___Lib_PPS_p24EP512GU810__PPS_Mapping193:
0x085E	0xB3C610  	MOV.B	#97, W0
0x0860	0xE15400  	CP.B	W10, W0
0x0862	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping19
L___Lib_PPS_p24EP512GU810__PPS_Mapping194:
0x0864	0xB3C620  	MOV.B	#98, W0
0x0866	0xE15400  	CP.B	W10, W0
0x0868	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping20
L___Lib_PPS_p24EP512GU810__PPS_Mapping195:
0x086A	0xB3C630  	MOV.B	#99, W0
0x086C	0xE15400  	CP.B	W10, W0
0x086E	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping21
L___Lib_PPS_p24EP512GU810__PPS_Mapping196:
0x0870	0xB3C640  	MOV.B	#100, W0
0x0872	0xE15400  	CP.B	W10, W0
0x0874	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping22
L___Lib_PPS_p24EP512GU810__PPS_Mapping197:
0x0876	0xB3C650  	MOV.B	#101, W0
0x0878	0xE15400  	CP.B	W10, W0
0x087A	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping23
L___Lib_PPS_p24EP512GU810__PPS_Mapping198:
0x087C	0xB3C680  	MOV.B	#104, W0
0x087E	0xE15400  	CP.B	W10, W0
0x0880	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping24
L___Lib_PPS_p24EP512GU810__PPS_Mapping199:
0x0882	0xB3C6C0  	MOV.B	#108, W0
0x0884	0xE15400  	CP.B	W10, W0
0x0886	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping25
L___Lib_PPS_p24EP512GU810__PPS_Mapping200:
0x0888	0xB3C6D0  	MOV.B	#109, W0
0x088A	0xE15400  	CP.B	W10, W0
0x088C	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping26
L___Lib_PPS_p24EP512GU810__PPS_Mapping201:
0x088E	0xB3C700  	MOV.B	#112, W0
0x0890	0xE15400  	CP.B	W10, W0
0x0892	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping27
L___Lib_PPS_p24EP512GU810__PPS_Mapping202:
0x0894	0xB3C710  	MOV.B	#113, W0
0x0896	0xE15400  	CP.B	W10, W0
0x0898	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping28
L___Lib_PPS_p24EP512GU810__PPS_Mapping203:
0x089A	0xB3C760  	MOV.B	#118, W0
0x089C	0xE15400  	CP.B	W10, W0
0x089E	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping29
L___Lib_PPS_p24EP512GU810__PPS_Mapping204:
0x08A0	0xB3C780  	MOV.B	#120, W0
0x08A2	0xE15400  	CP.B	W10, W0
0x08A4	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping30
L___Lib_PPS_p24EP512GU810__PPS_Mapping205:
0x08A6	0xB3C7D0  	MOV.B	#125, W0
0x08A8	0xE15400  	CP.B	W10, W0
0x08AA	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping31
L___Lib_PPS_p24EP512GU810__PPS_Mapping206:
0x08AC	0xB3C7E0  	MOV.B	#126, W0
0x08AE	0xE15400  	CP.B	W10, W0
0x08B0	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping32
L___Lib_PPS_p24EP512GU810__PPS_Mapping207:
0x08B2	0xB3C7F0  	MOV.B	#127, W0
0x08B4	0xE15400  	CP.B	W10, W0
0x08B6	0x32FFA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping33
L___Lib_PPS_p24EP512GU810__PPS_Mapping208:
0x08B8	0x37FFA2  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping34
L___Lib_PPS_p24EP512GU810__PPS_Mapping3:
0x08BA	0xE2001A  	CP0	W13
0x08BC	0x320001  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping35
L___Lib_PPS_p24EP512GU810__PPS_Mapping209:
0x08BE	0x07FCB7  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p24EP512GU810__PPS_Mapping35:
L___Lib_PPS_p24EP512GU810__PPS_Mapping0:
0x08C0	0xE15C61  	CP.B	W11, #1
0x08C2	0x3A0127  	BRA NZ	L___Lib_PPS_p24EP512GU810__PPS_Mapping36
L___Lib_PPS_p24EP512GU810__PPS_Mapping210:
0x08C4	0xE2001A  	CP0	W13
0x08C6	0x320001  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping37
L___Lib_PPS_p24EP512GU810__PPS_Mapping211:
0x08C8	0x07FCC8  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p24EP512GU810__PPS_Mapping37:
0x08CA	0x37009C  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping38
L___Lib_PPS_p24EP512GU810__PPS_Mapping40:
0x08CC	0x206A10  	MOV	#lo_addr(RPINR0+1), W0
0x08CE	0x78480A  	MOV.B	W10, [W0]
0x08D0	0x37011D  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping41:
0x08D2	0x206A20  	MOV	#lo_addr(RPINR1), W0
0x08D4	0x78480A  	MOV.B	W10, [W0]
0x08D6	0x37011A  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping42:
0x08D8	0x206A30  	MOV	#lo_addr(RPINR1+1), W0
0x08DA	0x78480A  	MOV.B	W10, [W0]
0x08DC	0x370117  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping43:
0x08DE	0x206A40  	MOV	#lo_addr(RPINR2), W0
0x08E0	0x78480A  	MOV.B	W10, [W0]
0x08E2	0x370114  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping44:
0x08E4	0x206A60  	MOV	#lo_addr(RPINR3), W0
0x08E6	0x78480A  	MOV.B	W10, [W0]
0x08E8	0x370111  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping45:
0x08EA	0x206A70  	MOV	#lo_addr(RPINR3+1), W0
0x08EC	0x78480A  	MOV.B	W10, [W0]
0x08EE	0x37010E  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping46:
0x08F0	0x206A80  	MOV	#lo_addr(RPINR4), W0
0x08F2	0x78480A  	MOV.B	W10, [W0]
0x08F4	0x37010B  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping47:
0x08F6	0x206A90  	MOV	#lo_addr(RPINR4+1), W0
0x08F8	0x78480A  	MOV.B	W10, [W0]
0x08FA	0x370108  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping48:
0x08FC	0x206AA0  	MOV	#lo_addr(RPINR5), W0
0x08FE	0x78480A  	MOV.B	W10, [W0]
0x0900	0x370105  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping49:
0x0902	0x206AB0  	MOV	#lo_addr(RPINR5+1), W0
0x0904	0x78480A  	MOV.B	W10, [W0]
0x0906	0x370102  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping50:
0x0908	0x206AC0  	MOV	#lo_addr(RPINR6), W0
0x090A	0x78480A  	MOV.B	W10, [W0]
0x090C	0x3700FF  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping51:
0x090E	0x206AD0  	MOV	#lo_addr(RPINR6+1), W0
0x0910	0x78480A  	MOV.B	W10, [W0]
0x0912	0x3700FC  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping52:
0x0914	0x206AE0  	MOV	#lo_addr(RPINR7), W0
0x0916	0x78480A  	MOV.B	W10, [W0]
0x0918	0x3700F9  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping53:
0x091A	0x206AF0  	MOV	#lo_addr(RPINR7+1), W0
0x091C	0x78480A  	MOV.B	W10, [W0]
0x091E	0x3700F6  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping54:
0x0920	0x206B00  	MOV	#lo_addr(RPINR8), W0
0x0922	0x78480A  	MOV.B	W10, [W0]
0x0924	0x3700F3  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping55:
0x0926	0x206B10  	MOV	#lo_addr(RPINR8+1), W0
0x0928	0x78480A  	MOV.B	W10, [W0]
0x092A	0x3700F0  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping56:
0x092C	0x206B20  	MOV	#lo_addr(RPINR9), W0
0x092E	0x78480A  	MOV.B	W10, [W0]
0x0930	0x3700ED  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping57:
0x0932	0x206B30  	MOV	#lo_addr(RPINR9+1), W0
0x0934	0x78480A  	MOV.B	W10, [W0]
0x0936	0x3700EA  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping58:
0x0938	0x206B40  	MOV	#lo_addr(RPINR10), W0
0x093A	0x78480A  	MOV.B	W10, [W0]
0x093C	0x3700E7  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping59:
0x093E	0x206B50  	MOV	#lo_addr(RPINR10+1), W0
0x0940	0x78480A  	MOV.B	W10, [W0]
0x0942	0x3700E4  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping60:
0x0944	0x206B60  	MOV	#lo_addr(RPINR11), W0
0x0946	0x78480A  	MOV.B	W10, [W0]
0x0948	0x3700E1  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping61:
0x094A	0x206B70  	MOV	#lo_addr(RPINR11+1), W0
0x094C	0x78480A  	MOV.B	W10, [W0]
0x094E	0x3700DE  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping62:
0x0950	0x206C40  	MOV	#lo_addr(RPINR18), W0
0x0952	0x78480A  	MOV.B	W10, [W0]
0x0954	0x3700DB  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping63:
0x0956	0x206C50  	MOV	#lo_addr(RPINR18+1), W0
0x0958	0x78480A  	MOV.B	W10, [W0]
0x095A	0x3700D8  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping64:
0x095C	0x206C60  	MOV	#lo_addr(RPINR19), W0
0x095E	0x78480A  	MOV.B	W10, [W0]
0x0960	0x3700D5  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping65:
0x0962	0x206C70  	MOV	#lo_addr(RPINR19+1), W0
0x0964	0x78480A  	MOV.B	W10, [W0]
0x0966	0x3700D2  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping66:
0x0968	0x206C80  	MOV	#lo_addr(RPINR20), W0
0x096A	0x78480A  	MOV.B	W10, [W0]
0x096C	0x3700CF  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping67:
0x096E	0x206C90  	MOV	#lo_addr(RPINR20+1), W0
0x0970	0x78480A  	MOV.B	W10, [W0]
0x0972	0x3700CC  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping68:
0x0974	0x206CA0  	MOV	#lo_addr(RPINR21), W0
0x0976	0x78480A  	MOV.B	W10, [W0]
0x0978	0x3700C9  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping69:
0x097A	0x206CE0  	MOV	#lo_addr(RPINR23), W0
0x097C	0x78480A  	MOV.B	W10, [W0]
0x097E	0x3700C6  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping70:
0x0980	0x206D40  	MOV	#lo_addr(RPINR26), W0
0x0982	0x78480A  	MOV.B	W10, [W0]
0x0984	0x3700C3  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping71:
0x0986	0x206D50  	MOV	#lo_addr(RPINR26+1), W0
0x0988	0x78480A  	MOV.B	W10, [W0]
0x098A	0x3700C0  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping72:
0x098C	0x206D60  	MOV	#lo_addr(RPINR27), W0
0x098E	0x78480A  	MOV.B	W10, [W0]
0x0990	0x3700BD  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping73:
0x0992	0x206D70  	MOV	#lo_addr(RPINR27+1), W0
0x0994	0x78480A  	MOV.B	W10, [W0]
0x0996	0x3700BA  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping74:
0x0998	0x206D80  	MOV	#lo_addr(RPINR28), W0
0x099A	0x78480A  	MOV.B	W10, [W0]
0x099C	0x3700B7  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping75:
0x099E	0x206D90  	MOV	#lo_addr(RPINR28+1), W0
0x09A0	0x78480A  	MOV.B	W10, [W0]
0x09A2	0x3700B4  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping76:
0x09A4	0x206DA0  	MOV	#lo_addr(RPINR29), W0
0x09A6	0x78480A  	MOV.B	W10, [W0]
0x09A8	0x3700B1  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping77:
0x09AA	0x206DB0  	MOV	#lo_addr(RPINR29+1), W0
0x09AC	0x78480A  	MOV.B	W10, [W0]
0x09AE	0x3700AE  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping78:
0x09B0	0x206DC0  	MOV	#lo_addr(RPINR30), W0
0x09B2	0x78480A  	MOV.B	W10, [W0]
0x09B4	0x3700AB  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping79:
0x09B6	0x206DE0  	MOV	#lo_addr(RPINR31), W0
0x09B8	0x78480A  	MOV.B	W10, [W0]
0x09BA	0x3700A8  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping80:
0x09BC	0x206DF0  	MOV	#lo_addr(RPINR31+1), W0
0x09BE	0x78480A  	MOV.B	W10, [W0]
0x09C0	0x3700A5  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping81:
0x09C2	0x206E00  	MOV	#lo_addr(RPINR32), W0
0x09C4	0x78480A  	MOV.B	W10, [W0]
0x09C6	0x3700A2  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping82:
0x09C8	0x206E20  	MOV	#lo_addr(RPINR33), W0
0x09CA	0x78480A  	MOV.B	W10, [W0]
0x09CC	0x37009F  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping83:
0x09CE	0x206E30  	MOV	#lo_addr(RPINR33+1), W0
0x09D0	0x78480A  	MOV.B	W10, [W0]
0x09D2	0x37009C  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping84:
0x09D4	0x206E40  	MOV	#lo_addr(RPINR34), W0
0x09D6	0x78480A  	MOV.B	W10, [W0]
0x09D8	0x370099  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping85:
0x09DA	0x206E50  	MOV	#lo_addr(RPINR34+1), W0
0x09DC	0x78480A  	MOV.B	W10, [W0]
0x09DE	0x370096  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping86:
0x09E0	0x206E60  	MOV	#lo_addr(RPINR35), W0
0x09E2	0x78480A  	MOV.B	W10, [W0]
0x09E4	0x370093  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping87:
0x09E6	0x206E70  	MOV	#lo_addr(RPINR35+1), W0
0x09E8	0x78480A  	MOV.B	W10, [W0]
0x09EA	0x370090  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping88:
0x09EC	0x206E80  	MOV	#lo_addr(RPINR36), W0
0x09EE	0x78480A  	MOV.B	W10, [W0]
0x09F0	0x37008D  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping89:
0x09F2	0x206E90  	MOV	#lo_addr(RPINR36+1), W0
0x09F4	0x78480A  	MOV.B	W10, [W0]
0x09F6	0x37008A  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping90:
0x09F8	0x206EA0  	MOV	#lo_addr(RPINR37), W0
0x09FA	0x78480A  	MOV.B	W10, [W0]
0x09FC	0x370087  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping91:
0x09FE	0xEF2000  	CLR	W0
0x0A00	0x980700  	MOV	W0, [W14+0]
0x0A02	0x370084  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping39
L___Lib_PPS_p24EP512GU810__PPS_Mapping38:
0x0A04	0xE16460  	CP.B	W12, #0
0x0A06	0x32FF62  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping40
L___Lib_PPS_p24EP512GU810__PPS_Mapping212:
0x0A08	0xE16461  	CP.B	W12, #1
0x0A0A	0x32FF63  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping41
L___Lib_PPS_p24EP512GU810__PPS_Mapping213:
0x0A0C	0xE16462  	CP.B	W12, #2
0x0A0E	0x32FF64  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping42
L___Lib_PPS_p24EP512GU810__PPS_Mapping214:
0x0A10	0xE16463  	CP.B	W12, #3
0x0A12	0x32FF65  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping43
L___Lib_PPS_p24EP512GU810__PPS_Mapping215:
0x0A14	0xE16464  	CP.B	W12, #4
0x0A16	0x32FF66  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping44
L___Lib_PPS_p24EP512GU810__PPS_Mapping216:
0x0A18	0xE16465  	CP.B	W12, #5
0x0A1A	0x32FF67  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping45
L___Lib_PPS_p24EP512GU810__PPS_Mapping217:
0x0A1C	0xE16466  	CP.B	W12, #6
0x0A1E	0x32FF68  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping46
L___Lib_PPS_p24EP512GU810__PPS_Mapping218:
0x0A20	0xE16467  	CP.B	W12, #7
0x0A22	0x32FF69  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping47
L___Lib_PPS_p24EP512GU810__PPS_Mapping219:
0x0A24	0xE16468  	CP.B	W12, #8
0x0A26	0x32FF6A  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping48
L___Lib_PPS_p24EP512GU810__PPS_Mapping220:
0x0A28	0xE16469  	CP.B	W12, #9
0x0A2A	0x32FF6B  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping49
L___Lib_PPS_p24EP512GU810__PPS_Mapping221:
0x0A2C	0xE1646A  	CP.B	W12, #10
0x0A2E	0x32FF6C  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping50
L___Lib_PPS_p24EP512GU810__PPS_Mapping222:
0x0A30	0xE1646B  	CP.B	W12, #11
0x0A32	0x32FF6D  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping51
L___Lib_PPS_p24EP512GU810__PPS_Mapping223:
0x0A34	0xE1646C  	CP.B	W12, #12
0x0A36	0x32FF6E  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping52
L___Lib_PPS_p24EP512GU810__PPS_Mapping224:
0x0A38	0xE1646D  	CP.B	W12, #13
0x0A3A	0x32FF6F  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping53
L___Lib_PPS_p24EP512GU810__PPS_Mapping225:
0x0A3C	0xE1646E  	CP.B	W12, #14
0x0A3E	0x32FF70  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping54
L___Lib_PPS_p24EP512GU810__PPS_Mapping226:
0x0A40	0xE1646F  	CP.B	W12, #15
0x0A42	0x32FF71  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping55
L___Lib_PPS_p24EP512GU810__PPS_Mapping227:
0x0A44	0xE16470  	CP.B	W12, #16
0x0A46	0x32FF72  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping56
L___Lib_PPS_p24EP512GU810__PPS_Mapping228:
0x0A48	0xE16471  	CP.B	W12, #17
0x0A4A	0x32FF73  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping57
L___Lib_PPS_p24EP512GU810__PPS_Mapping229:
0x0A4C	0xE16472  	CP.B	W12, #18
0x0A4E	0x32FF74  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping58
L___Lib_PPS_p24EP512GU810__PPS_Mapping230:
0x0A50	0xE16473  	CP.B	W12, #19
0x0A52	0x32FF75  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping59
L___Lib_PPS_p24EP512GU810__PPS_Mapping231:
0x0A54	0xE16474  	CP.B	W12, #20
0x0A56	0x32FF76  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping60
L___Lib_PPS_p24EP512GU810__PPS_Mapping232:
0x0A58	0xE16475  	CP.B	W12, #21
0x0A5A	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping61
L___Lib_PPS_p24EP512GU810__PPS_Mapping233:
0x0A5C	0xB3C220  	MOV.B	#34, W0
0x0A5E	0xE16400  	CP.B	W12, W0
0x0A60	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping62
L___Lib_PPS_p24EP512GU810__PPS_Mapping234:
0x0A62	0xB3C230  	MOV.B	#35, W0
0x0A64	0xE16400  	CP.B	W12, W0
0x0A66	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping63
L___Lib_PPS_p24EP512GU810__PPS_Mapping235:
0x0A68	0xB3C240  	MOV.B	#36, W0
0x0A6A	0xE16400  	CP.B	W12, W0
0x0A6C	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping64
L___Lib_PPS_p24EP512GU810__PPS_Mapping236:
0x0A6E	0xB3C250  	MOV.B	#37, W0
0x0A70	0xE16400  	CP.B	W12, W0
0x0A72	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping65
L___Lib_PPS_p24EP512GU810__PPS_Mapping237:
0x0A74	0xB3C260  	MOV.B	#38, W0
0x0A76	0xE16400  	CP.B	W12, W0
0x0A78	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping66
L___Lib_PPS_p24EP512GU810__PPS_Mapping238:
0x0A7A	0xB3C270  	MOV.B	#39, W0
0x0A7C	0xE16400  	CP.B	W12, W0
0x0A7E	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping67
L___Lib_PPS_p24EP512GU810__PPS_Mapping239:
0x0A80	0xB3C280  	MOV.B	#40, W0
0x0A82	0xE16400  	CP.B	W12, W0
0x0A84	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping68
L___Lib_PPS_p24EP512GU810__PPS_Mapping240:
0x0A86	0xB3C290  	MOV.B	#41, W0
0x0A88	0xE16400  	CP.B	W12, W0
0x0A8A	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping69
L___Lib_PPS_p24EP512GU810__PPS_Mapping241:
0x0A8C	0xB3C2D0  	MOV.B	#45, W0
0x0A8E	0xE16400  	CP.B	W12, W0
0x0A90	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping70
L___Lib_PPS_p24EP512GU810__PPS_Mapping242:
0x0A92	0xB3C2E0  	MOV.B	#46, W0
0x0A94	0xE16400  	CP.B	W12, W0
0x0A96	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping71
L___Lib_PPS_p24EP512GU810__PPS_Mapping243:
0x0A98	0xB3C2F0  	MOV.B	#47, W0
0x0A9A	0xE16400  	CP.B	W12, W0
0x0A9C	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping72
L___Lib_PPS_p24EP512GU810__PPS_Mapping244:
0x0A9E	0xB3C300  	MOV.B	#48, W0
0x0AA0	0xE16400  	CP.B	W12, W0
0x0AA2	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping73
L___Lib_PPS_p24EP512GU810__PPS_Mapping245:
0x0AA4	0xB3C310  	MOV.B	#49, W0
0x0AA6	0xE16400  	CP.B	W12, W0
0x0AA8	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping74
L___Lib_PPS_p24EP512GU810__PPS_Mapping246:
0x0AAA	0xB3C320  	MOV.B	#50, W0
0x0AAC	0xE16400  	CP.B	W12, W0
0x0AAE	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping75
L___Lib_PPS_p24EP512GU810__PPS_Mapping247:
0x0AB0	0xB3C330  	MOV.B	#51, W0
0x0AB2	0xE16400  	CP.B	W12, W0
0x0AB4	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping76
L___Lib_PPS_p24EP512GU810__PPS_Mapping248:
0x0AB6	0xB3C340  	MOV.B	#52, W0
0x0AB8	0xE16400  	CP.B	W12, W0
0x0ABA	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping77
L___Lib_PPS_p24EP512GU810__PPS_Mapping249:
0x0ABC	0xB3C350  	MOV.B	#53, W0
0x0ABE	0xE16400  	CP.B	W12, W0
0x0AC0	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping78
L___Lib_PPS_p24EP512GU810__PPS_Mapping250:
0x0AC2	0xB3C360  	MOV.B	#54, W0
0x0AC4	0xE16400  	CP.B	W12, W0
0x0AC6	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping79
L___Lib_PPS_p24EP512GU810__PPS_Mapping251:
0x0AC8	0xB3C370  	MOV.B	#55, W0
0x0ACA	0xE16400  	CP.B	W12, W0
0x0ACC	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping80
L___Lib_PPS_p24EP512GU810__PPS_Mapping252:
0x0ACE	0xB3C380  	MOV.B	#56, W0
0x0AD0	0xE16400  	CP.B	W12, W0
0x0AD2	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping81
L___Lib_PPS_p24EP512GU810__PPS_Mapping253:
0x0AD4	0xB3C390  	MOV.B	#57, W0
0x0AD6	0xE16400  	CP.B	W12, W0
0x0AD8	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping82
L___Lib_PPS_p24EP512GU810__PPS_Mapping254:
0x0ADA	0xB3C3A0  	MOV.B	#58, W0
0x0ADC	0xE16400  	CP.B	W12, W0
0x0ADE	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping83
L___Lib_PPS_p24EP512GU810__PPS_Mapping255:
0x0AE0	0xB3C3B0  	MOV.B	#59, W0
0x0AE2	0xE16400  	CP.B	W12, W0
0x0AE4	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping84
L___Lib_PPS_p24EP512GU810__PPS_Mapping256:
0x0AE6	0xB3C3C0  	MOV.B	#60, W0
0x0AE8	0xE16400  	CP.B	W12, W0
0x0AEA	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping85
L___Lib_PPS_p24EP512GU810__PPS_Mapping257:
0x0AEC	0xB3C3D0  	MOV.B	#61, W0
0x0AEE	0xE16400  	CP.B	W12, W0
0x0AF0	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping86
L___Lib_PPS_p24EP512GU810__PPS_Mapping258:
0x0AF2	0xB3C3E0  	MOV.B	#62, W0
0x0AF4	0xE16400  	CP.B	W12, W0
0x0AF6	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping87
L___Lib_PPS_p24EP512GU810__PPS_Mapping259:
0x0AF8	0xB3C3F0  	MOV.B	#63, W0
0x0AFA	0xE16400  	CP.B	W12, W0
0x0AFC	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping88
L___Lib_PPS_p24EP512GU810__PPS_Mapping260:
0x0AFE	0xB3C400  	MOV.B	#64, W0
0x0B00	0xE16400  	CP.B	W12, W0
0x0B02	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping89
L___Lib_PPS_p24EP512GU810__PPS_Mapping261:
0x0B04	0xB3C410  	MOV.B	#65, W0
0x0B06	0xE16400  	CP.B	W12, W0
0x0B08	0x32FF77  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping90
L___Lib_PPS_p24EP512GU810__PPS_Mapping262:
0x0B0A	0x37FF79  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping91
L___Lib_PPS_p24EP512GU810__PPS_Mapping39:
0x0B0C	0xE2001A  	CP0	W13
0x0B0E	0x320001  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping92
L___Lib_PPS_p24EP512GU810__PPS_Mapping263:
0x0B10	0x07FB8E  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p24EP512GU810__PPS_Mapping92:
L___Lib_PPS_p24EP512GU810__PPS_Mapping36:
0x0B12	0x370189  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping93
L___Lib_PPS_p24EP512GU810__PPS_Mapping95:
0x0B14	0xAE0016  	BTSS	W11, #0
0x0B16	0xA90E00  	BCLR	TRISA0_bit, BitPos(TRISA0_bit+0)
0x0B18	0xAF0016  	BTSC	W11, #0
0x0B1A	0xA80E00  	BSET	TRISA0_bit, BitPos(TRISA0_bit+0)
0x0B1C	0x370265  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping96:
0x0B1E	0xAE0016  	BTSS	W11, #0
0x0B20	0xA92E00  	BCLR	TRISA1_bit, BitPos(TRISA1_bit+0)
0x0B22	0xAF0016  	BTSC	W11, #0
0x0B24	0xA82E00  	BSET	TRISA1_bit, BitPos(TRISA1_bit+0)
0x0B26	0x370260  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping97:
0x0B28	0xAE0016  	BTSS	W11, #0
0x0B2A	0xA94E00  	BCLR	TRISA2_bit, BitPos(TRISA2_bit+0)
0x0B2C	0xAF0016  	BTSC	W11, #0
0x0B2E	0xA84E00  	BSET	TRISA2_bit, BitPos(TRISA2_bit+0)
0x0B30	0x37025B  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping98:
0x0B32	0xAE0016  	BTSS	W11, #0
0x0B34	0xA96E00  	BCLR	TRISA3_bit, BitPos(TRISA3_bit+0)
0x0B36	0xAF0016  	BTSC	W11, #0
0x0B38	0xA86E00  	BSET	TRISA3_bit, BitPos(TRISA3_bit+0)
0x0B3A	0x370256  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping99:
0x0B3C	0xAE0016  	BTSS	W11, #0
0x0B3E	0xA98E00  	BCLR	TRISA4_bit, BitPos(TRISA4_bit+0)
0x0B40	0xAF0016  	BTSC	W11, #0
0x0B42	0xA88E00  	BSET	TRISA4_bit, BitPos(TRISA4_bit+0)
0x0B44	0x370251  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping100:
0x0B46	0xAE0016  	BTSS	W11, #0
0x0B48	0xA9AE00  	BCLR	TRISA5_bit, BitPos(TRISA5_bit+0)
0x0B4A	0xAF0016  	BTSC	W11, #0
0x0B4C	0xA8AE00  	BSET	TRISA5_bit, BitPos(TRISA5_bit+0)
0x0B4E	0x37024C  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping101:
0x0B50	0xAE0016  	BTSS	W11, #0
0x0B52	0xA9CE00  	BCLR	TRISA6_bit, BitPos(TRISA6_bit+0)
0x0B54	0xAF0016  	BTSC	W11, #0
0x0B56	0xA8CE00  	BSET	TRISA6_bit, BitPos(TRISA6_bit+0)
0x0B58	0x370247  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping102:
0x0B5A	0xAE0016  	BTSS	W11, #0
0x0B5C	0xA9EE00  	BCLR	TRISA7_bit, BitPos(TRISA7_bit+0)
0x0B5E	0xAF0016  	BTSC	W11, #0
0x0B60	0xA8EE00  	BSET	TRISA7_bit, BitPos(TRISA7_bit+0)
0x0B62	0x370242  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping103:
0x0B64	0xAE0016  	BTSS	W11, #0
0x0B66	0xA9CE01  	BCLR	TRISA14_bit, BitPos(TRISA14_bit+0)
0x0B68	0xAF0016  	BTSC	W11, #0
0x0B6A	0xA8CE01  	BSET	TRISA14_bit, BitPos(TRISA14_bit+0)
0x0B6C	0x37023D  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping104:
0x0B6E	0xAE0016  	BTSS	W11, #0
0x0B70	0xA9EE01  	BCLR	TRISA15_bit, BitPos(TRISA15_bit+0)
0x0B72	0xAF0016  	BTSC	W11, #0
0x0B74	0xA8EE01  	BSET	TRISA15_bit, BitPos(TRISA15_bit+0)
0x0B76	0x370238  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping105:
0x0B78	0xAE0016  	BTSS	W11, #0
0x0B7A	0xA9EE11  	BCLR	TRISB15_bit, BitPos(TRISB15_bit+0)
0x0B7C	0xAF0016  	BTSC	W11, #0
0x0B7E	0xA8EE11  	BSET	TRISB15_bit, BitPos(TRISB15_bit+0)
0x0B80	0x370233  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping106:
0x0B82	0xAE0016  	BTSS	W11, #0
0x0B84	0xA9CE11  	BCLR	TRISB14_bit, BitPos(TRISB14_bit+0)
0x0B86	0xAF0016  	BTSC	W11, #0
0x0B88	0xA8CE11  	BSET	TRISB14_bit, BitPos(TRISB14_bit+0)
0x0B8A	0x37022E  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping107:
0x0B8C	0xAE0016  	BTSS	W11, #0
0x0B8E	0xA9AE11  	BCLR	TRISB13_bit, BitPos(TRISB13_bit+0)
0x0B90	0xAF0016  	BTSC	W11, #0
0x0B92	0xA8AE11  	BSET	TRISB13_bit, BitPos(TRISB13_bit+0)
0x0B94	0x370229  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping108:
0x0B96	0xAE0016  	BTSS	W11, #0
0x0B98	0xA98E11  	BCLR	TRISB12_bit, BitPos(TRISB12_bit+0)
0x0B9A	0xAF0016  	BTSC	W11, #0
0x0B9C	0xA88E11  	BSET	TRISB12_bit, BitPos(TRISB12_bit+0)
0x0B9E	0x370224  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping109:
0x0BA0	0xAE0016  	BTSS	W11, #0
0x0BA2	0xA96E11  	BCLR	TRISB11_bit, BitPos(TRISB11_bit+0)
0x0BA4	0xAF0016  	BTSC	W11, #0
0x0BA6	0xA86E11  	BSET	TRISB11_bit, BitPos(TRISB11_bit+0)
0x0BA8	0x37021F  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping110:
0x0BAA	0xAE0016  	BTSS	W11, #0
0x0BAC	0xA94E11  	BCLR	TRISB10_bit, BitPos(TRISB10_bit+0)
0x0BAE	0xAF0016  	BTSC	W11, #0
0x0BB0	0xA84E11  	BSET	TRISB10_bit, BitPos(TRISB10_bit+0)
0x0BB2	0x37021A  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping111:
0x0BB4	0xAE0016  	BTSS	W11, #0
0x0BB6	0xA92E11  	BCLR	TRISB9_bit, BitPos(TRISB9_bit+0)
0x0BB8	0xAF0016  	BTSC	W11, #0
0x0BBA	0xA82E11  	BSET	TRISB9_bit, BitPos(TRISB9_bit+0)
0x0BBC	0x370215  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping112:
0x0BBE	0xAE0016  	BTSS	W11, #0
0x0BC0	0xA90E11  	BCLR	TRISB8_bit, BitPos(TRISB8_bit+0)
0x0BC2	0xAF0016  	BTSC	W11, #0
0x0BC4	0xA80E11  	BSET	TRISB8_bit, BitPos(TRISB8_bit+0)
0x0BC6	0x370210  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping113:
0x0BC8	0xAE0016  	BTSS	W11, #0
0x0BCA	0xA9EE10  	BCLR	TRISB7_bit, BitPos(TRISB7_bit+0)
0x0BCC	0xAF0016  	BTSC	W11, #0
0x0BCE	0xA8EE10  	BSET	TRISB7_bit, BitPos(TRISB7_bit+0)
0x0BD0	0x37020B  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping114:
0x0BD2	0xAE0016  	BTSS	W11, #0
0x0BD4	0xA9CE10  	BCLR	TRISB6_bit, BitPos(TRISB6_bit+0)
0x0BD6	0xAF0016  	BTSC	W11, #0
0x0BD8	0xA8CE10  	BSET	TRISB6_bit, BitPos(TRISB6_bit+0)
0x0BDA	0x370206  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping115:
0x0BDC	0xAE0016  	BTSS	W11, #0
0x0BDE	0xA9AE10  	BCLR	TRISB5_bit, BitPos(TRISB5_bit+0)
0x0BE0	0xAF0016  	BTSC	W11, #0
0x0BE2	0xA8AE10  	BSET	TRISB5_bit, BitPos(TRISB5_bit+0)
0x0BE4	0x370201  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping116:
0x0BE6	0xAE0016  	BTSS	W11, #0
0x0BE8	0xA98E10  	BCLR	TRISB4_bit, BitPos(TRISB4_bit+0)
0x0BEA	0xAF0016  	BTSC	W11, #0
0x0BEC	0xA88E10  	BSET	TRISB4_bit, BitPos(TRISB4_bit+0)
0x0BEE	0x3701FC  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping117:
0x0BF0	0xAE0016  	BTSS	W11, #0
0x0BF2	0xA96E10  	BCLR	TRISB3_bit, BitPos(TRISB3_bit+0)
0x0BF4	0xAF0016  	BTSC	W11, #0
0x0BF6	0xA86E10  	BSET	TRISB3_bit, BitPos(TRISB3_bit+0)
0x0BF8	0x3701F7  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping118:
0x0BFA	0xAE0016  	BTSS	W11, #0
0x0BFC	0xA94E10  	BCLR	TRISB2_bit, BitPos(TRISB2_bit+0)
0x0BFE	0xAF0016  	BTSC	W11, #0
0x0C00	0xA84E10  	BSET	TRISB2_bit, BitPos(TRISB2_bit+0)
0x0C02	0x3701F2  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping119:
0x0C04	0xAE0016  	BTSS	W11, #0
0x0C06	0xA92E10  	BCLR	TRISB1_bit, BitPos(TRISB1_bit+0)
0x0C08	0xAF0016  	BTSC	W11, #0
0x0C0A	0xA82E10  	BSET	TRISB1_bit, BitPos(TRISB1_bit+0)
0x0C0C	0x3701ED  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping120:
0x0C0E	0xAE0016  	BTSS	W11, #0
0x0C10	0xA90E10  	BCLR	TRISB0_bit, BitPos(TRISB0_bit+0)
0x0C12	0xAF0016  	BTSC	W11, #0
0x0C14	0xA80E10  	BSET	TRISB0_bit, BitPos(TRISB0_bit+0)
0x0C16	0x3701E8  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping121:
0x0C18	0xAE0016  	BTSS	W11, #0
0x0C1A	0xA92E20  	BCLR	TRISC1_bit, BitPos(TRISC1_bit+0)
0x0C1C	0xAF0016  	BTSC	W11, #0
0x0C1E	0xA82E20  	BSET	TRISC1_bit, BitPos(TRISC1_bit+0)
0x0C20	0x3701E3  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping122:
0x0C22	0xAE0016  	BTSS	W11, #0
0x0C24	0xA94E20  	BCLR	TRISC2_bit, BitPos(TRISC2_bit+0)
0x0C26	0xAF0016  	BTSC	W11, #0
0x0C28	0xA84E20  	BSET	TRISC2_bit, BitPos(TRISC2_bit+0)
0x0C2A	0x3701DE  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping123:
0x0C2C	0xAE0016  	BTSS	W11, #0
0x0C2E	0xA96E20  	BCLR	TRISC3_bit, BitPos(TRISC3_bit+0)
0x0C30	0xAF0016  	BTSC	W11, #0
0x0C32	0xA86E20  	BSET	TRISC3_bit, BitPos(TRISC3_bit+0)
0x0C34	0x3701D9  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping124:
0x0C36	0xAE0016  	BTSS	W11, #0
0x0C38	0xA98E20  	BCLR	TRISC4_bit, BitPos(TRISC4_bit+0)
0x0C3A	0xAF0016  	BTSC	W11, #0
0x0C3C	0xA88E20  	BSET	TRISC4_bit, BitPos(TRISC4_bit+0)
0x0C3E	0x3701D4  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping125:
0x0C40	0xAE0016  	BTSS	W11, #0
0x0C42	0xA9CE21  	BCLR	TRISC14_bit, BitPos(TRISC14_bit+0)
0x0C44	0xAF0016  	BTSC	W11, #0
0x0C46	0xA8CE21  	BSET	TRISC14_bit, BitPos(TRISC14_bit+0)
0x0C48	0x3701CF  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping126:
0x0C4A	0xAE0016  	BTSS	W11, #0
0x0C4C	0xA9AE21  	BCLR	TRISC13_bit, BitPos(TRISC13_bit+0)
0x0C4E	0xAF0016  	BTSC	W11, #0
0x0C50	0xA8AE21  	BSET	TRISC13_bit, BitPos(TRISC13_bit+0)
0x0C52	0x3701CA  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping127:
0x0C54	0xAE0016  	BTSS	W11, #0
0x0C56	0xA98E21  	BCLR	TRISC12_bit, BitPos(TRISC12_bit+0)
0x0C58	0xAF0016  	BTSC	W11, #0
0x0C5A	0xA88E21  	BSET	TRISC12_bit, BitPos(TRISC12_bit+0)
0x0C5C	0x3701C5  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping128:
0x0C5E	0xAE0016  	BTSS	W11, #0
0x0C60	0xA9EE31  	BCLR	TRISD15_bit, BitPos(TRISD15_bit+0)
0x0C62	0xAF0016  	BTSC	W11, #0
0x0C64	0xA8EE31  	BSET	TRISD15_bit, BitPos(TRISD15_bit+0)
0x0C66	0x3701C0  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping129:
0x0C68	0xAE0016  	BTSS	W11, #0
0x0C6A	0xA9CE31  	BCLR	TRISD14_bit, BitPos(TRISD14_bit+0)
0x0C6C	0xAF0016  	BTSC	W11, #0
0x0C6E	0xA8CE31  	BSET	TRISD14_bit, BitPos(TRISD14_bit+0)
0x0C70	0x3701BB  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping130:
0x0C72	0xAE0016  	BTSS	W11, #0
0x0C74	0xA9AE31  	BCLR	TRISD13_bit, BitPos(TRISD13_bit+0)
0x0C76	0xAF0016  	BTSC	W11, #0
0x0C78	0xA8AE31  	BSET	TRISD13_bit, BitPos(TRISD13_bit+0)
0x0C7A	0x3701B6  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping131:
0x0C7C	0xAE0016  	BTSS	W11, #0
0x0C7E	0xA98E31  	BCLR	TRISD12_bit, BitPos(TRISD12_bit+0)
0x0C80	0xAF0016  	BTSC	W11, #0
0x0C82	0xA88E31  	BSET	TRISD12_bit, BitPos(TRISD12_bit+0)
0x0C84	0x3701B1  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping132:
0x0C86	0xAE0016  	BTSS	W11, #0
0x0C88	0xA96E31  	BCLR	TRISD11_bit, BitPos(TRISD11_bit+0)
0x0C8A	0xAF0016  	BTSC	W11, #0
0x0C8C	0xA86E31  	BSET	TRISD11_bit, BitPos(TRISD11_bit+0)
0x0C8E	0x3701AC  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping133:
0x0C90	0xAE0016  	BTSS	W11, #0
0x0C92	0xA94E31  	BCLR	TRISD10_bit, BitPos(TRISD10_bit+0)
0x0C94	0xAF0016  	BTSC	W11, #0
0x0C96	0xA84E31  	BSET	TRISD10_bit, BitPos(TRISD10_bit+0)
0x0C98	0x3701A7  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping134:
0x0C9A	0xAE0016  	BTSS	W11, #0
0x0C9C	0xA92E31  	BCLR	TRISD9_bit, BitPos(TRISD9_bit+0)
0x0C9E	0xAF0016  	BTSC	W11, #0
0x0CA0	0xA82E31  	BSET	TRISD9_bit, BitPos(TRISD9_bit+0)
0x0CA2	0x3701A2  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping135:
0x0CA4	0xAE0016  	BTSS	W11, #0
0x0CA6	0xA90E31  	BCLR	TRISD8_bit, BitPos(TRISD8_bit+0)
0x0CA8	0xAF0016  	BTSC	W11, #0
0x0CAA	0xA80E31  	BSET	TRISD8_bit, BitPos(TRISD8_bit+0)
0x0CAC	0x37019D  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping136:
0x0CAE	0xAE0016  	BTSS	W11, #0
0x0CB0	0xA9EE30  	BCLR	TRISD7_bit, BitPos(TRISD7_bit+0)
0x0CB2	0xAF0016  	BTSC	W11, #0
0x0CB4	0xA8EE30  	BSET	TRISD7_bit, BitPos(TRISD7_bit+0)
0x0CB6	0x370198  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping137:
0x0CB8	0xAE0016  	BTSS	W11, #0
0x0CBA	0xA9CE30  	BCLR	TRISD6_bit, BitPos(TRISD6_bit+0)
0x0CBC	0xAF0016  	BTSC	W11, #0
0x0CBE	0xA8CE30  	BSET	TRISD6_bit, BitPos(TRISD6_bit+0)
0x0CC0	0x370193  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping138:
0x0CC2	0xAE0016  	BTSS	W11, #0
0x0CC4	0xA9AE30  	BCLR	TRISD5_bit, BitPos(TRISD5_bit+0)
0x0CC6	0xAF0016  	BTSC	W11, #0
0x0CC8	0xA8AE30  	BSET	TRISD5_bit, BitPos(TRISD5_bit+0)
0x0CCA	0x37018E  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping139:
0x0CCC	0xAE0016  	BTSS	W11, #0
0x0CCE	0xA98E30  	BCLR	TRISD4_bit, BitPos(TRISD4_bit+0)
0x0CD0	0xAF0016  	BTSC	W11, #0
0x0CD2	0xA88E30  	BSET	TRISD4_bit, BitPos(TRISD4_bit+0)
0x0CD4	0x370189  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping140:
0x0CD6	0xAE0016  	BTSS	W11, #0
0x0CD8	0xA96E30  	BCLR	TRISD3_bit, BitPos(TRISD3_bit+0)
0x0CDA	0xAF0016  	BTSC	W11, #0
0x0CDC	0xA86E30  	BSET	TRISD3_bit, BitPos(TRISD3_bit+0)
0x0CDE	0x370184  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping141:
0x0CE0	0xAE0016  	BTSS	W11, #0
0x0CE2	0xA94E30  	BCLR	TRISD2_bit, BitPos(TRISD2_bit+0)
0x0CE4	0xAF0016  	BTSC	W11, #0
0x0CE6	0xA84E30  	BSET	TRISD2_bit, BitPos(TRISD2_bit+0)
0x0CE8	0x37017F  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping142:
0x0CEA	0xAE0016  	BTSS	W11, #0
0x0CEC	0xA92E30  	BCLR	TRISD1_bit, BitPos(TRISD1_bit+0)
0x0CEE	0xAF0016  	BTSC	W11, #0
0x0CF0	0xA82E30  	BSET	TRISD1_bit, BitPos(TRISD1_bit+0)
0x0CF2	0x37017A  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping143:
0x0CF4	0xAE0016  	BTSS	W11, #0
0x0CF6	0xA90E30  	BCLR	TRISD0_bit, BitPos(TRISD0_bit+0)
0x0CF8	0xAF0016  	BTSC	W11, #0
0x0CFA	0xA80E30  	BSET	TRISD0_bit, BitPos(TRISD0_bit+0)
0x0CFC	0x370175  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping144:
0x0CFE	0xAE0016  	BTSS	W11, #0
0x0D00	0xA92E41  	BCLR	TRISE9_bit, BitPos(TRISE9_bit+0)
0x0D02	0xAF0016  	BTSC	W11, #0
0x0D04	0xA82E41  	BSET	TRISE9_bit, BitPos(TRISE9_bit+0)
0x0D06	0x370170  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping145:
0x0D08	0xAE0016  	BTSS	W11, #0
0x0D0A	0xA90E41  	BCLR	TRISE8_bit, BitPos(TRISE8_bit+0)
0x0D0C	0xAF0016  	BTSC	W11, #0
0x0D0E	0xA80E41  	BSET	TRISE8_bit, BitPos(TRISE8_bit+0)
0x0D10	0x37016B  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping146:
0x0D12	0xAE0016  	BTSS	W11, #0
0x0D14	0xA9CE40  	BCLR	TRISE6_bit, BitPos(TRISE6_bit+0)
0x0D16	0xAF0016  	BTSC	W11, #0
0x0D18	0xA8CE40  	BSET	TRISE6_bit, BitPos(TRISE6_bit+0)
0x0D1A	0x370166  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping147:
0x0D1C	0xAE0016  	BTSS	W11, #0
0x0D1E	0xA9AE40  	BCLR	TRISE5_bit, BitPos(TRISE5_bit+0)
0x0D20	0xAF0016  	BTSC	W11, #0
0x0D22	0xA8AE40  	BSET	TRISE5_bit, BitPos(TRISE5_bit+0)
0x0D24	0x370161  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping148:
0x0D26	0xAE0016  	BTSS	W11, #0
0x0D28	0xA98E40  	BCLR	TRISE4_bit, BitPos(TRISE4_bit+0)
0x0D2A	0xAF0016  	BTSC	W11, #0
0x0D2C	0xA88E40  	BSET	TRISE4_bit, BitPos(TRISE4_bit+0)
0x0D2E	0x37015C  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping149:
0x0D30	0xAE0016  	BTSS	W11, #0
0x0D32	0xA96E40  	BCLR	TRISE3_bit, BitPos(TRISE3_bit+0)
0x0D34	0xAF0016  	BTSC	W11, #0
0x0D36	0xA86E40  	BSET	TRISE3_bit, BitPos(TRISE3_bit+0)
0x0D38	0x370157  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping150:
0x0D3A	0xAE0016  	BTSS	W11, #0
0x0D3C	0xA94E40  	BCLR	TRISE2_bit, BitPos(TRISE2_bit+0)
0x0D3E	0xAF0016  	BTSC	W11, #0
0x0D40	0xA84E40  	BSET	TRISE2_bit, BitPos(TRISE2_bit+0)
0x0D42	0x370152  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping151:
0x0D44	0xAE0016  	BTSS	W11, #0
0x0D46	0xA92E40  	BCLR	TRISE1_bit, BitPos(TRISE1_bit+0)
0x0D48	0xAF0016  	BTSC	W11, #0
0x0D4A	0xA82E40  	BSET	TRISE1_bit, BitPos(TRISE1_bit+0)
0x0D4C	0x37014D  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping152:
0x0D4E	0xAE0016  	BTSS	W11, #0
0x0D50	0xA90E40  	BCLR	TRISE0_bit, BitPos(TRISE0_bit+0)
0x0D52	0xAF0016  	BTSC	W11, #0
0x0D54	0xA80E40  	BSET	TRISE0_bit, BitPos(TRISE0_bit+0)
0x0D56	0x370148  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping153:
0x0D58	0xAE0016  	BTSS	W11, #0
0x0D5A	0xA9EE40  	BCLR	TRISE7_bit, BitPos(TRISE7_bit+0)
0x0D5C	0xAF0016  	BTSC	W11, #0
0x0D5E	0xA8EE40  	BSET	TRISE7_bit, BitPos(TRISE7_bit+0)
0x0D60	0x370143  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping154:
0x0D62	0xAE0016  	BTSS	W11, #0
0x0D64	0xA9AE51  	BCLR	TRISF13_bit, BitPos(TRISF13_bit+0)
0x0D66	0xAF0016  	BTSC	W11, #0
0x0D68	0xA8AE51  	BSET	TRISF13_bit, BitPos(TRISF13_bit+0)
0x0D6A	0x37013E  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping155:
0x0D6C	0xAE0016  	BTSS	W11, #0
0x0D6E	0xA98E51  	BCLR	TRISF12_bit, BitPos(TRISF12_bit+0)
0x0D70	0xAF0016  	BTSC	W11, #0
0x0D72	0xA88E51  	BSET	TRISF12_bit, BitPos(TRISF12_bit+0)
0x0D74	0x370139  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping156:
0x0D76	0xAE0016  	BTSS	W11, #0
0x0D78	0xA90E51  	BCLR	TRISF8_bit, BitPos(TRISF8_bit+0)
0x0D7A	0xAF0016  	BTSC	W11, #0
0x0D7C	0xA80E51  	BSET	TRISF8_bit, BitPos(TRISF8_bit+0)
0x0D7E	0x370134  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping157:
0x0D80	0xAE0016  	BTSS	W11, #0
0x0D82	0xA9AE50  	BCLR	TRISF5_bit, BitPos(TRISF5_bit+0)
0x0D84	0xAF0016  	BTSC	W11, #0
0x0D86	0xA8AE50  	BSET	TRISF5_bit, BitPos(TRISF5_bit+0)
0x0D88	0x37012F  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping158:
0x0D8A	0xAE0016  	BTSS	W11, #0
0x0D8C	0xA98E50  	BCLR	TRISF4_bit, BitPos(TRISF4_bit+0)
0x0D8E	0xAF0016  	BTSC	W11, #0
0x0D90	0xA88E50  	BSET	TRISF4_bit, BitPos(TRISF4_bit+0)
0x0D92	0x37012A  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping159:
0x0D94	0xAE0016  	BTSS	W11, #0
0x0D96	0xA96E50  	BCLR	TRISF3_bit, BitPos(TRISF3_bit+0)
0x0D98	0xAF0016  	BTSC	W11, #0
0x0D9A	0xA86E50  	BSET	TRISF3_bit, BitPos(TRISF3_bit+0)
0x0D9C	0x370125  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping160:
0x0D9E	0xAE0016  	BTSS	W11, #0
0x0DA0	0xA94E50  	BCLR	TRISF2_bit, BitPos(TRISF2_bit+0)
0x0DA2	0xAF0016  	BTSC	W11, #0
0x0DA4	0xA84E50  	BSET	TRISF2_bit, BitPos(TRISF2_bit+0)
0x0DA6	0x370120  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping161:
0x0DA8	0xAE0016  	BTSS	W11, #0
0x0DAA	0xA92E50  	BCLR	TRISF1_bit, BitPos(TRISF1_bit+0)
0x0DAC	0xAF0016  	BTSC	W11, #0
0x0DAE	0xA82E50  	BSET	TRISF1_bit, BitPos(TRISF1_bit+0)
0x0DB0	0x37011B  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping162:
0x0DB2	0xAE0016  	BTSS	W11, #0
0x0DB4	0xA90E50  	BCLR	TRISF0_bit, BitPos(TRISF0_bit+0)
0x0DB6	0xAF0016  	BTSC	W11, #0
0x0DB8	0xA80E50  	BSET	TRISF0_bit, BitPos(TRISF0_bit+0)
0x0DBA	0x370116  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping163:
0x0DBC	0xAE0016  	BTSS	W11, #0
0x0DBE	0xA90E60  	BCLR	TRISG0_bit, BitPos(TRISG0_bit+0)
0x0DC0	0xAF0016  	BTSC	W11, #0
0x0DC2	0xA80E60  	BSET	TRISG0_bit, BitPos(TRISG0_bit+0)
0x0DC4	0x370111  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping164:
0x0DC6	0xAE0016  	BTSS	W11, #0
0x0DC8	0xA92E60  	BCLR	TRISG1_bit, BitPos(TRISG1_bit+0)
0x0DCA	0xAF0016  	BTSC	W11, #0
0x0DCC	0xA82E60  	BSET	TRISG1_bit, BitPos(TRISG1_bit+0)
0x0DCE	0x37010C  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping165:
0x0DD0	0xAE0016  	BTSS	W11, #0
0x0DD2	0xA9CE60  	BCLR	TRISG6_bit, BitPos(TRISG6_bit+0)
0x0DD4	0xAF0016  	BTSC	W11, #0
0x0DD6	0xA8CE60  	BSET	TRISG6_bit, BitPos(TRISG6_bit+0)
0x0DD8	0x370107  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping166:
0x0DDA	0xAE0016  	BTSS	W11, #0
0x0DDC	0xA9EE60  	BCLR	TRISG7_bit, BitPos(TRISG7_bit+0)
0x0DDE	0xAF0016  	BTSC	W11, #0
0x0DE0	0xA8EE60  	BSET	TRISG7_bit, BitPos(TRISG7_bit+0)
0x0DE2	0x370102  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping167:
0x0DE4	0xAE0016  	BTSS	W11, #0
0x0DE6	0xA90E61  	BCLR	TRISG8_bit, BitPos(TRISG8_bit+0)
0x0DE8	0xAF0016  	BTSC	W11, #0
0x0DEA	0xA80E61  	BSET	TRISG8_bit, BitPos(TRISG8_bit+0)
0x0DEC	0x3700FD  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping168:
0x0DEE	0xAE0016  	BTSS	W11, #0
0x0DF0	0xA92E61  	BCLR	TRISG9_bit, BitPos(TRISG9_bit+0)
0x0DF2	0xAF0016  	BTSC	W11, #0
0x0DF4	0xA82E61  	BSET	TRISG9_bit, BitPos(TRISG9_bit+0)
0x0DF6	0x3700F8  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping169:
0x0DF8	0xAE0016  	BTSS	W11, #0
0x0DFA	0xA98E61  	BCLR	TRISG12_bit, BitPos(TRISG12_bit+0)
0x0DFC	0xAF0016  	BTSC	W11, #0
0x0DFE	0xA88E61  	BSET	TRISG12_bit, BitPos(TRISG12_bit+0)
0x0E00	0x3700F3  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping170:
0x0E02	0xAE0016  	BTSS	W11, #0
0x0E04	0xA9AE61  	BCLR	TRISG13_bit, BitPos(TRISG13_bit+0)
0x0E06	0xAF0016  	BTSC	W11, #0
0x0E08	0xA8AE61  	BSET	TRISG13_bit, BitPos(TRISG13_bit+0)
0x0E0A	0x3700EE  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping171:
0x0E0C	0xAE0016  	BTSS	W11, #0
0x0E0E	0xA9CE61  	BCLR	TRISG14_bit, BitPos(TRISG14_bit+0)
0x0E10	0xAF0016  	BTSC	W11, #0
0x0E12	0xA8CE61  	BSET	TRISG14_bit, BitPos(TRISG14_bit+0)
0x0E14	0x3700E9  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping172:
0x0E16	0xAE0016  	BTSS	W11, #0
0x0E18	0xA9EE61  	BCLR	TRISG15_bit, BitPos(TRISG15_bit+0)
0x0E1A	0xAF0016  	BTSC	W11, #0
0x0E1C	0xA8EE61  	BSET	TRISG15_bit, BitPos(TRISG15_bit+0)
0x0E1E	0x3700E4  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping173:
0x0E20	0xEF2000  	CLR	W0
0x0E22	0x980700  	MOV	W0, [W14+0]
0x0E24	0x3700E1  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping94
L___Lib_PPS_p24EP512GU810__PPS_Mapping93:
0x0E26	0xE15470  	CP.B	W10, #16
0x0E28	0x32FE75  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping95
L___Lib_PPS_p24EP512GU810__PPS_Mapping264:
0x0E2A	0xE15471  	CP.B	W10, #17
0x0E2C	0x32FE78  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping96
L___Lib_PPS_p24EP512GU810__PPS_Mapping265:
0x0E2E	0xE15472  	CP.B	W10, #18
0x0E30	0x32FE7B  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping97
L___Lib_PPS_p24EP512GU810__PPS_Mapping266:
0x0E32	0xE15473  	CP.B	W10, #19
0x0E34	0x32FE7E  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping98
L___Lib_PPS_p24EP512GU810__PPS_Mapping267:
0x0E36	0xE15474  	CP.B	W10, #20
0x0E38	0x32FE81  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping99
L___Lib_PPS_p24EP512GU810__PPS_Mapping268:
0x0E3A	0xE15475  	CP.B	W10, #21
0x0E3C	0x32FE84  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping100
L___Lib_PPS_p24EP512GU810__PPS_Mapping269:
0x0E3E	0xE15476  	CP.B	W10, #22
0x0E40	0x32FE87  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping101
L___Lib_PPS_p24EP512GU810__PPS_Mapping270:
0x0E42	0xE15477  	CP.B	W10, #23
0x0E44	0x32FE8A  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping102
L___Lib_PPS_p24EP512GU810__PPS_Mapping271:
0x0E46	0xE1547E  	CP.B	W10, #30
0x0E48	0x32FE8D  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping103
L___Lib_PPS_p24EP512GU810__PPS_Mapping272:
0x0E4A	0xE1547F  	CP.B	W10, #31
0x0E4C	0x32FE90  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping104
L___Lib_PPS_p24EP512GU810__PPS_Mapping273:
0x0E4E	0xB3C2F0  	MOV.B	#47, W0
0x0E50	0xE15400  	CP.B	W10, W0
0x0E52	0x32FE92  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping105
L___Lib_PPS_p24EP512GU810__PPS_Mapping274:
0x0E54	0xB3C2E0  	MOV.B	#46, W0
0x0E56	0xE15400  	CP.B	W10, W0
0x0E58	0x32FE94  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping106
L___Lib_PPS_p24EP512GU810__PPS_Mapping275:
0x0E5A	0xB3C2D0  	MOV.B	#45, W0
0x0E5C	0xE15400  	CP.B	W10, W0
0x0E5E	0x32FE96  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping107
L___Lib_PPS_p24EP512GU810__PPS_Mapping276:
0x0E60	0xB3C2C0  	MOV.B	#44, W0
0x0E62	0xE15400  	CP.B	W10, W0
0x0E64	0x32FE98  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping108
L___Lib_PPS_p24EP512GU810__PPS_Mapping277:
0x0E66	0xB3C2B0  	MOV.B	#43, W0
0x0E68	0xE15400  	CP.B	W10, W0
0x0E6A	0x32FE9A  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping109
L___Lib_PPS_p24EP512GU810__PPS_Mapping278:
0x0E6C	0xB3C2A0  	MOV.B	#42, W0
0x0E6E	0xE15400  	CP.B	W10, W0
0x0E70	0x32FE9C  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping110
L___Lib_PPS_p24EP512GU810__PPS_Mapping279:
0x0E72	0xB3C290  	MOV.B	#41, W0
0x0E74	0xE15400  	CP.B	W10, W0
0x0E76	0x32FE9E  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping111
L___Lib_PPS_p24EP512GU810__PPS_Mapping280:
0x0E78	0xB3C280  	MOV.B	#40, W0
0x0E7A	0xE15400  	CP.B	W10, W0
0x0E7C	0x32FEA0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping112
L___Lib_PPS_p24EP512GU810__PPS_Mapping281:
0x0E7E	0xB3C270  	MOV.B	#39, W0
0x0E80	0xE15400  	CP.B	W10, W0
0x0E82	0x32FEA2  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping113
L___Lib_PPS_p24EP512GU810__PPS_Mapping282:
0x0E84	0xB3C260  	MOV.B	#38, W0
0x0E86	0xE15400  	CP.B	W10, W0
0x0E88	0x32FEA4  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping114
L___Lib_PPS_p24EP512GU810__PPS_Mapping283:
0x0E8A	0xB3C250  	MOV.B	#37, W0
0x0E8C	0xE15400  	CP.B	W10, W0
0x0E8E	0x32FEA6  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping115
L___Lib_PPS_p24EP512GU810__PPS_Mapping284:
0x0E90	0xB3C240  	MOV.B	#36, W0
0x0E92	0xE15400  	CP.B	W10, W0
0x0E94	0x32FEA8  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping116
L___Lib_PPS_p24EP512GU810__PPS_Mapping285:
0x0E96	0xB3C230  	MOV.B	#35, W0
0x0E98	0xE15400  	CP.B	W10, W0
0x0E9A	0x32FEAA  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping117
L___Lib_PPS_p24EP512GU810__PPS_Mapping286:
0x0E9C	0xB3C220  	MOV.B	#34, W0
0x0E9E	0xE15400  	CP.B	W10, W0
0x0EA0	0x32FEAC  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping118
L___Lib_PPS_p24EP512GU810__PPS_Mapping287:
0x0EA2	0xB3C210  	MOV.B	#33, W0
0x0EA4	0xE15400  	CP.B	W10, W0
0x0EA6	0x32FEAE  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping119
L___Lib_PPS_p24EP512GU810__PPS_Mapping288:
0x0EA8	0xB3C200  	MOV.B	#32, W0
0x0EAA	0xE15400  	CP.B	W10, W0
0x0EAC	0x32FEB0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping120
L___Lib_PPS_p24EP512GU810__PPS_Mapping289:
0x0EAE	0xB3C310  	MOV.B	#49, W0
0x0EB0	0xE15400  	CP.B	W10, W0
0x0EB2	0x32FEB2  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping121
L___Lib_PPS_p24EP512GU810__PPS_Mapping290:
0x0EB4	0xB3C320  	MOV.B	#50, W0
0x0EB6	0xE15400  	CP.B	W10, W0
0x0EB8	0x32FEB4  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping122
L___Lib_PPS_p24EP512GU810__PPS_Mapping291:
0x0EBA	0xB3C330  	MOV.B	#51, W0
0x0EBC	0xE15400  	CP.B	W10, W0
0x0EBE	0x32FEB6  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping123
L___Lib_PPS_p24EP512GU810__PPS_Mapping292:
0x0EC0	0xB3C340  	MOV.B	#52, W0
0x0EC2	0xE15400  	CP.B	W10, W0
0x0EC4	0x32FEB8  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping124
L___Lib_PPS_p24EP512GU810__PPS_Mapping293:
0x0EC6	0xB3C3E0  	MOV.B	#62, W0
0x0EC8	0xE15400  	CP.B	W10, W0
0x0ECA	0x32FEBA  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping125
L___Lib_PPS_p24EP512GU810__PPS_Mapping294:
0x0ECC	0xB3C3D0  	MOV.B	#61, W0
0x0ECE	0xE15400  	CP.B	W10, W0
0x0ED0	0x32FEBC  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping126
L___Lib_PPS_p24EP512GU810__PPS_Mapping295:
0x0ED2	0xB3C3C0  	MOV.B	#60, W0
0x0ED4	0xE15400  	CP.B	W10, W0
0x0ED6	0x32FEBE  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping127
L___Lib_PPS_p24EP512GU810__PPS_Mapping296:
0x0ED8	0xB3C4F0  	MOV.B	#79, W0
0x0EDA	0xE15400  	CP.B	W10, W0
0x0EDC	0x32FEC0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping128
L___Lib_PPS_p24EP512GU810__PPS_Mapping297:
0x0EDE	0xB3C4E0  	MOV.B	#78, W0
0x0EE0	0xE15400  	CP.B	W10, W0
0x0EE2	0x32FEC2  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping129
L___Lib_PPS_p24EP512GU810__PPS_Mapping298:
0x0EE4	0xB3C4D0  	MOV.B	#77, W0
0x0EE6	0xE15400  	CP.B	W10, W0
0x0EE8	0x32FEC4  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping130
L___Lib_PPS_p24EP512GU810__PPS_Mapping299:
0x0EEA	0xB3C4C0  	MOV.B	#76, W0
0x0EEC	0xE15400  	CP.B	W10, W0
0x0EEE	0x32FEC6  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping131
L___Lib_PPS_p24EP512GU810__PPS_Mapping300:
0x0EF0	0xB3C4B0  	MOV.B	#75, W0
0x0EF2	0xE15400  	CP.B	W10, W0
0x0EF4	0x32FEC8  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping132
L___Lib_PPS_p24EP512GU810__PPS_Mapping301:
0x0EF6	0xB3C4A0  	MOV.B	#74, W0
0x0EF8	0xE15400  	CP.B	W10, W0
0x0EFA	0x32FECA  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping133
L___Lib_PPS_p24EP512GU810__PPS_Mapping302:
0x0EFC	0xB3C490  	MOV.B	#73, W0
0x0EFE	0xE15400  	CP.B	W10, W0
0x0F00	0x32FECC  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping134
L___Lib_PPS_p24EP512GU810__PPS_Mapping303:
0x0F02	0xB3C480  	MOV.B	#72, W0
0x0F04	0xE15400  	CP.B	W10, W0
0x0F06	0x32FECE  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping135
L___Lib_PPS_p24EP512GU810__PPS_Mapping304:
0x0F08	0xB3C470  	MOV.B	#71, W0
0x0F0A	0xE15400  	CP.B	W10, W0
0x0F0C	0x32FED0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping136
L___Lib_PPS_p24EP512GU810__PPS_Mapping305:
0x0F0E	0xB3C460  	MOV.B	#70, W0
0x0F10	0xE15400  	CP.B	W10, W0
0x0F12	0x32FED2  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping137
L___Lib_PPS_p24EP512GU810__PPS_Mapping306:
0x0F14	0xB3C450  	MOV.B	#69, W0
0x0F16	0xE15400  	CP.B	W10, W0
0x0F18	0x32FED4  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping138
L___Lib_PPS_p24EP512GU810__PPS_Mapping307:
0x0F1A	0xB3C440  	MOV.B	#68, W0
0x0F1C	0xE15400  	CP.B	W10, W0
0x0F1E	0x32FED6  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping139
L___Lib_PPS_p24EP512GU810__PPS_Mapping308:
0x0F20	0xB3C430  	MOV.B	#67, W0
0x0F22	0xE15400  	CP.B	W10, W0
0x0F24	0x32FED8  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping140
L___Lib_PPS_p24EP512GU810__PPS_Mapping309:
0x0F26	0xB3C420  	MOV.B	#66, W0
0x0F28	0xE15400  	CP.B	W10, W0
0x0F2A	0x32FEDA  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping141
L___Lib_PPS_p24EP512GU810__PPS_Mapping310:
0x0F2C	0xB3C410  	MOV.B	#65, W0
0x0F2E	0xE15400  	CP.B	W10, W0
0x0F30	0x32FEDC  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping142
L___Lib_PPS_p24EP512GU810__PPS_Mapping311:
0x0F32	0xB3C400  	MOV.B	#64, W0
0x0F34	0xE15400  	CP.B	W10, W0
0x0F36	0x32FEDE  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping143
L___Lib_PPS_p24EP512GU810__PPS_Mapping312:
0x0F38	0xB3C590  	MOV.B	#89, W0
0x0F3A	0xE15400  	CP.B	W10, W0
0x0F3C	0x32FEE0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping144
L___Lib_PPS_p24EP512GU810__PPS_Mapping313:
0x0F3E	0xB3C580  	MOV.B	#88, W0
0x0F40	0xE15400  	CP.B	W10, W0
0x0F42	0x32FEE2  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping145
L___Lib_PPS_p24EP512GU810__PPS_Mapping314:
0x0F44	0xB3C560  	MOV.B	#86, W0
0x0F46	0xE15400  	CP.B	W10, W0
0x0F48	0x32FEE4  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping146
L___Lib_PPS_p24EP512GU810__PPS_Mapping315:
0x0F4A	0xB3C550  	MOV.B	#85, W0
0x0F4C	0xE15400  	CP.B	W10, W0
0x0F4E	0x32FEE6  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping147
L___Lib_PPS_p24EP512GU810__PPS_Mapping316:
0x0F50	0xB3C540  	MOV.B	#84, W0
0x0F52	0xE15400  	CP.B	W10, W0
0x0F54	0x32FEE8  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping148
L___Lib_PPS_p24EP512GU810__PPS_Mapping317:
0x0F56	0xB3C530  	MOV.B	#83, W0
0x0F58	0xE15400  	CP.B	W10, W0
0x0F5A	0x32FEEA  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping149
L___Lib_PPS_p24EP512GU810__PPS_Mapping318:
0x0F5C	0xB3C520  	MOV.B	#82, W0
0x0F5E	0xE15400  	CP.B	W10, W0
0x0F60	0x32FEEC  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping150
L___Lib_PPS_p24EP512GU810__PPS_Mapping319:
0x0F62	0xB3C510  	MOV.B	#81, W0
0x0F64	0xE15400  	CP.B	W10, W0
0x0F66	0x32FEEE  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping151
L___Lib_PPS_p24EP512GU810__PPS_Mapping320:
0x0F68	0xB3C500  	MOV.B	#80, W0
0x0F6A	0xE15400  	CP.B	W10, W0
0x0F6C	0x32FEF0  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping152
L___Lib_PPS_p24EP512GU810__PPS_Mapping321:
0x0F6E	0xB3C570  	MOV.B	#87, W0
0x0F70	0xE15400  	CP.B	W10, W0
0x0F72	0x32FEF2  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping153
L___Lib_PPS_p24EP512GU810__PPS_Mapping322:
0x0F74	0xB3C6D0  	MOV.B	#109, W0
0x0F76	0xE15400  	CP.B	W10, W0
0x0F78	0x32FEF4  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping154
L___Lib_PPS_p24EP512GU810__PPS_Mapping323:
0x0F7A	0xB3C6C0  	MOV.B	#108, W0
0x0F7C	0xE15400  	CP.B	W10, W0
0x0F7E	0x32FEF6  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping155
L___Lib_PPS_p24EP512GU810__PPS_Mapping324:
0x0F80	0xB3C680  	MOV.B	#104, W0
0x0F82	0xE15400  	CP.B	W10, W0
0x0F84	0x32FEF8  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping156
L___Lib_PPS_p24EP512GU810__PPS_Mapping325:
0x0F86	0xB3C650  	MOV.B	#101, W0
0x0F88	0xE15400  	CP.B	W10, W0
0x0F8A	0x32FEFA  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping157
L___Lib_PPS_p24EP512GU810__PPS_Mapping326:
0x0F8C	0xB3C640  	MOV.B	#100, W0
0x0F8E	0xE15400  	CP.B	W10, W0
0x0F90	0x32FEFC  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping158
L___Lib_PPS_p24EP512GU810__PPS_Mapping327:
0x0F92	0xB3C630  	MOV.B	#99, W0
0x0F94	0xE15400  	CP.B	W10, W0
0x0F96	0x32FEFE  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping159
L___Lib_PPS_p24EP512GU810__PPS_Mapping328:
0x0F98	0xB3C620  	MOV.B	#98, W0
0x0F9A	0xE15400  	CP.B	W10, W0
0x0F9C	0x32FF00  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping160
L___Lib_PPS_p24EP512GU810__PPS_Mapping329:
0x0F9E	0xB3C610  	MOV.B	#97, W0
0x0FA0	0xE15400  	CP.B	W10, W0
0x0FA2	0x32FF02  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping161
L___Lib_PPS_p24EP512GU810__PPS_Mapping330:
0x0FA4	0xB3C600  	MOV.B	#96, W0
0x0FA6	0xE15400  	CP.B	W10, W0
0x0FA8	0x32FF04  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping162
L___Lib_PPS_p24EP512GU810__PPS_Mapping331:
0x0FAA	0xB3C700  	MOV.B	#112, W0
0x0FAC	0xE15400  	CP.B	W10, W0
0x0FAE	0x32FF06  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping163
L___Lib_PPS_p24EP512GU810__PPS_Mapping332:
0x0FB0	0xB3C710  	MOV.B	#113, W0
0x0FB2	0xE15400  	CP.B	W10, W0
0x0FB4	0x32FF08  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping164
L___Lib_PPS_p24EP512GU810__PPS_Mapping333:
0x0FB6	0xB3C760  	MOV.B	#118, W0
0x0FB8	0xE15400  	CP.B	W10, W0
0x0FBA	0x32FF0A  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping165
L___Lib_PPS_p24EP512GU810__PPS_Mapping334:
0x0FBC	0xB3C770  	MOV.B	#119, W0
0x0FBE	0xE15400  	CP.B	W10, W0
0x0FC0	0x32FF0C  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping166
L___Lib_PPS_p24EP512GU810__PPS_Mapping335:
0x0FC2	0xB3C780  	MOV.B	#120, W0
0x0FC4	0xE15400  	CP.B	W10, W0
0x0FC6	0x32FF0E  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping167
L___Lib_PPS_p24EP512GU810__PPS_Mapping336:
0x0FC8	0xB3C790  	MOV.B	#121, W0
0x0FCA	0xE15400  	CP.B	W10, W0
0x0FCC	0x32FF10  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping168
L___Lib_PPS_p24EP512GU810__PPS_Mapping337:
0x0FCE	0xB3C7C0  	MOV.B	#124, W0
0x0FD0	0xE15400  	CP.B	W10, W0
0x0FD2	0x32FF12  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping169
L___Lib_PPS_p24EP512GU810__PPS_Mapping338:
0x0FD4	0xB3C7D0  	MOV.B	#125, W0
0x0FD6	0xE15400  	CP.B	W10, W0
0x0FD8	0x32FF14  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping170
L___Lib_PPS_p24EP512GU810__PPS_Mapping339:
0x0FDA	0xB3C7E0  	MOV.B	#126, W0
0x0FDC	0xE15400  	CP.B	W10, W0
0x0FDE	0x32FF16  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping171
L___Lib_PPS_p24EP512GU810__PPS_Mapping340:
0x0FE0	0xB3C7F0  	MOV.B	#127, W0
0x0FE2	0xE15400  	CP.B	W10, W0
0x0FE4	0x32FF18  	BRA Z	L___Lib_PPS_p24EP512GU810__PPS_Mapping172
L___Lib_PPS_p24EP512GU810__PPS_Mapping341:
0x0FE6	0x37FF1C  	BRA	L___Lib_PPS_p24EP512GU810__PPS_Mapping173
L___Lib_PPS_p24EP512GU810__PPS_Mapping94:
0x0FE8	0x90000E  	MOV	[W14+0], W0
L_end__PPS_Mapping:
0x0FEA	0xFA8000  	ULNK
0x0FEC	0x060000  	RETURN
; end of __Lib_PPS_p24EP512GU810__PPS_Mapping
_Unlock_IOLOCK:
0x025A	0xFA0000  	LNK	#0
0x025C	0x207421  	MOV	#lo_addr(OSCCON), W1
0x025E	0x200462  	MOV	#70, W2
0x0260	0x200573  	MOV	#87, W3
0x0262	0x784882  	MOV.B	W2, [W1]
0x0264	0x784883  	MOV.B	W3, [W1]
0x0266	0xA9C742  	BCLR	IOLOCK_bit, BitPos(IOLOCK_bit+0)
L_end_Unlock_IOLOCK:
0x0268	0xFA8000  	ULNK
0x026A	0x060000  	RETURN
; end of _Unlock_IOLOCK
_Lock_IOLOCK:
0x022E	0xFA0000  	LNK	#0
0x0230	0x207421  	MOV	#lo_addr(OSCCON), W1
0x0232	0x200462  	MOV	#70, W2
0x0234	0x200573  	MOV	#87, W3
0x0236	0x784882  	MOV.B	W2, [W1]
0x0238	0x784883  	MOV.B	W3, [W1]
0x023A	0xA8C742  	BSET	IOLOCK_bit, BitPos(IOLOCK_bit+0)
L_end_Lock_IOLOCK:
0x023C	0xFA8000  	ULNK
0x023E	0x060000  	RETURN
; end of _Lock_IOLOCK
_ClearBuffer:
0x11BA	0x781F8A  	PUSH	W10
0x11BC	0x781F8B  	PUSH	W11
0x11BE	0x781F8C  	PUSH	W12
0x11C0	0x20014C  	MOV	#20, W12
0x11C2	0xEF2016  	CLR	W11
0x11C4	0x221DEA  	MOV	#lo_addr(_UART1_READ_BUFFER), W10
0x11C6	0x07FF16  	RCALL	_memset
L_end_ClearBuffer:
0x11C8	0x78064F  	POP	W12
0x11CA	0x7805CF  	POP	W11
0x11CC	0x78054F  	POP	W10
0x11CE	0x060000  	RETURN
; end of _ClearBuffer
_memset:
0x0FF4	0xFA0000  	LNK	#0
; pp start address is: 4 (W2)
0x0FF6	0x78010A  	MOV	W10, W2
; pp end address is: 4 (W2)
L_memset20:
; pp start address is: 4 (W2)
0x0FF8	0x78008C  	MOV	W12, W1
0x0FFA	0x560061  	SUB	W12, #1, W0
0x0FFC	0x780600  	MOV	W0, W12
0x0FFE	0xE20002  	CP0	W1
0x1000	0x320003  	BRA Z	L_memset21
L__memset121:
0x1002	0x78490B  	MOV.B	W11, [W2]
0x1004	0xEC2004  	INC	W2
; pp end address is: 4 (W2)
0x1006	0x37FFF8  	BRA	L_memset20
L_memset21:
0x1008	0x78000A  	MOV	W10, W0
L_end_memset:
0x100A	0xFA8000  	ULNK
0x100C	0x060000  	RETURN
; end of _memset
_UART1_Init:
0x10B8	0xFA0008  	LNK	#8
0x10BA	0x205880  	MOV	#lo_addr(_UART1_Write), W0
0x10BC	0x888210  	MOV	W0, _UART_Wr_Ptr
0x10BE	0x2109E0  	MOV	#lo_addr(_UART1_Read), W0
0x10C0	0x888200  	MOV	W0, _UART_Rd_Ptr
0x10C2	0x210940  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x10C4	0x888230  	MOV	W0, _UART_Rdy_Ptr
0x10C6	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x10C8	0x888220  	MOV	W0, _UART_Tx_Idle_Ptr
0x10CA	0xEF2220  	CLR	U1MODE
0x10CC	0x280000  	MOV	#32768, W0
0x10CE	0xB7A222  	MOV	WREG, U1STA
0x10D0	0xA96220  	BCLR	U1MODE, #3
0x10D2	0x07FF8D  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x10D4	0xBE0100  	MOV.D	W0, W2
0x10D6	0x203E80  	MOV	#1000, W0
0x10D8	0x200001  	MOV	#0, W1
0x10DA	0x07FF99  	RCALL	__Multiply_32x32
0x10DC	0xBE0100  	MOV.D	W0, W2
0x10DE	0x07FFA9  	RCALL	_Get_Fosc_Per_Cyc
0x10E0	0xDE0041  	LSR	W0, #1, W0
0x10E2	0x400064  	ADD	W0, #4, W0
0x10E4	0x780080  	MOV	W0, W1
0x10E6	0x470060  	ADD	W14, #0, W0
0x10E8	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init141:
0x10EA	0xE90081  	DEC	W1, W1
0x10EC	0x350003  	BRA LT	L__UART1_Init142
0x10EE	0xD01810  	SL	[W0], [W0++]
0x10F0	0xD29010  	RLC	[W0], [W0--]
0x10F2	0x37FFFB  	BRA	L__UART1_Init141
L__UART1_Init142:
0x10F4	0xBE9F82  	PUSH.D	W2
0x10F6	0xBE9F8A  	PUSH.D	W10
0x10F8	0xBE0002  	MOV.D	W2, W0
0x10FA	0x90010E  	MOV	[W14+0], W2
0x10FC	0x90019E  	MOV	[W14+2], W3
0x10FE	0xEB0200  	CLR	W4
0x1100	0x07FA73  	RCALL	__Modulus_32x32
0x1102	0xBE054F  	POP.D	W10
0x1104	0xBE014F  	POP.D	W2
0x1106	0x980720  	MOV	W0, [W14+4]
0x1108	0x980731  	MOV	W1, [W14+6]
0x110A	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x110C	0xBE0002  	MOV.D	W2, W0
0x110E	0x90010E  	MOV	[W14+0], W2
0x1110	0x90019E  	MOV	[W14+2], W3
0x1112	0xEB0200  	CLR	W4
0x1114	0x07FA40  	RCALL	__Divide_32x32
0x1116	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x1118	0x780180  	MOV	W0, W3
0x111A	0x780201  	MOV	W1, W4
0x111C	0x470060  	ADD	W14, #0, W0
0x111E	0xD10150  	LSR	[++W0], W2
0x1120	0xD380C0  	RRC	[--W0], W1
0x1122	0x470064  	ADD	W14, #4, W0
0x1124	0xE10830  	CP	W1, [W0++]
0x1126	0xE19020  	CPB	W2, [W0--]
0x1128	0x310007  	BRA GEU	L__UART1_Init112
L__UART1_Init143:
0x112A	0x418061  	ADD	W3, #1, W0
0x112C	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x112E	0x780280  	MOV	W0, W5
0x1130	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x1132	0x780105  	MOV	W5, W2
0x1134	0x780186  	MOV	W6, W3
0x1136	0x370002  	BRA	L_UART1_Init13
L__UART1_Init112:
0x1138	0x780103  	MOV	W3, W2
0x113A	0x780184  	MOV	W4, W3
L_UART1_Init13:
; tmp start address is: 4 (W2)
0x113C	0x718002  	IOR	W3, W2, W0
0x113E	0x3A0033  	BRA NZ	L__UART1_Init114
L__UART1_Init144:
; tmp end address is: 4 (W2)
0x1140	0x07FF56  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x1142	0xBE0100  	MOV.D	W0, W2
0x1144	0x203E80  	MOV	#1000, W0
0x1146	0x200001  	MOV	#0, W1
0x1148	0x07FF62  	RCALL	__Multiply_32x32
0x114A	0xBE0100  	MOV.D	W0, W2
0x114C	0x07FF72  	RCALL	_Get_Fosc_Per_Cyc
0x114E	0xDE0041  	LSR	W0, #1, W0
0x1150	0xECA000  	INC2	W0
0x1152	0x780080  	MOV	W0, W1
0x1154	0x470060  	ADD	W14, #0, W0
0x1156	0xBE880A  	MOV.D	W10, [W0]
L__UART1_Init145:
0x1158	0xE90081  	DEC	W1, W1
0x115A	0x350003  	BRA LT	L__UART1_Init146
0x115C	0xD01810  	SL	[W0], [W0++]
0x115E	0xD29010  	RLC	[W0], [W0--]
0x1160	0x37FFFB  	BRA	L__UART1_Init145
L__UART1_Init146:
0x1162	0xBE9F82  	PUSH.D	W2
0x1164	0xBE0002  	MOV.D	W2, W0
0x1166	0x90010E  	MOV	[W14+0], W2
0x1168	0x90019E  	MOV	[W14+2], W3
0x116A	0xEB0200  	CLR	W4
0x116C	0x07FA3D  	RCALL	__Modulus_32x32
0x116E	0xBE014F  	POP.D	W2
0x1170	0x980720  	MOV	W0, [W14+4]
0x1172	0x980731  	MOV	W1, [W14+6]
0x1174	0xBE0002  	MOV.D	W2, W0
0x1176	0x90010E  	MOV	[W14+0], W2
0x1178	0x90019E  	MOV	[W14+2], W3
0x117A	0xEB0200  	CLR	W4
0x117C	0x07FA0C  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x117E	0x780180  	MOV	W0, W3
0x1180	0x780201  	MOV	W1, W4
0x1182	0x470060  	ADD	W14, #0, W0
0x1184	0xD10150  	LSR	[++W0], W2
0x1186	0xD380C0  	RRC	[--W0], W1
0x1188	0x470064  	ADD	W14, #4, W0
0x118A	0xE10830  	CP	W1, [W0++]
0x118C	0xE19020  	CPB	W2, [W0--]
0x118E	0x310007  	BRA GEU	L__UART1_Init113
L__UART1_Init147:
0x1190	0x418061  	ADD	W3, #1, W0
0x1192	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x1194	0x780280  	MOV	W0, W5
0x1196	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x1198	0x780105  	MOV	W5, W2
0x119A	0x780186  	MOV	W6, W3
0x119C	0x370002  	BRA	L_UART1_Init15
L__UART1_Init113:
0x119E	0x780103  	MOV	W3, W2
0x11A0	0x780184  	MOV	W4, W3
L_UART1_Init15:
; tmp start address is: 4 (W2)
0x11A2	0xA86220  	BSET	U1MODE, #3
; tmp end address is: 4 (W2)
0x11A4	0x370000  	BRA	L_UART1_Init14
L__UART1_Init114:
L_UART1_Init14:
; tmp start address is: 4 (W2)
0x11A6	0x510061  	SUB	W2, #1, W0
0x11A8	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x11AA	0x881140  	MOV	W0, U1BRG
; tmp end address is: 0 (W0)
0x11AC	0xA92222  	BCLR	U1STA, #1
0x11AE	0xA8E221  	BSET	U1MODE, #15
0x11B0	0xA84223  	BSET	U1STA, #10
0x11B2	0x07FF36  	RCALL	_Delay_100ms
0x11B4	0x07FF35  	RCALL	_Delay_100ms
L_end_UART1_Init:
0x11B6	0xFA8000  	ULNK
0x11B8	0x060000  	RETURN
; end of _UART1_Init
_Get_Fosc_kHz:
0x0FEE	0x222E00  	MOV	#8928, W0
0x0FF0	0x200021  	MOV	#2, W1
L_end_Get_Fosc_kHz:
0x0FF2	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
0x1032	0x200020  	MOV	#2, W0
L_end_Get_Fosc_Per_Cyc:
0x1034	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
0x1020	0x200168  	MOV	#22, W8
0x1022	0x25CCC7  	MOV	#23756, W7
L_Delay_100ms29:
0x1024	0xED200E  	DEC	W7
0x1026	0x3AFFFE  	BRA NZ	L_Delay_100ms29
0x1028	0xED2010  	DEC	W8
0x102A	0x3AFFFC  	BRA NZ	L_Delay_100ms29
0x102C	0x000000  	NOP
0x102E	0x000000  	NOP
L_end_Delay_100ms:
0x1030	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x100E	0xFA0000  	LNK	#0
0x1010	0xB80A02  	MUL.UU	W1, W2, W4
0x1012	0x880050  	MOV	W0, W5
0x1014	0xB80002  	MUL.UU	W0, W2, W0
0x1016	0x420081  	ADD	W4, W1, W1
0x1018	0xB82A03  	MUL.UU	W5, W3, W4
0x101A	0x420081  	ADD	W4, W1, W1
L_end__Multiply_32x32:
0x101C	0xFA8000  	ULNK
0x101E	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x05E8	0xFA0000  	LNK	#0
0x05EA	0x070002  	RCALL	Modulus_32x32___testsus
0x05EC	0x00000004063C  	GOTO	the_end_Modulus_32x32
Modulus_32x32___testsus:
0x05F0	0xE20008  	CP0	W4
0x05F2	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
0x05F4	0x070010  	RCALL	Modulus_32x32___umodsi3
0x05F6	0x060000  	RETURN
Modulus_32x32___modsi3:
0x05F8	0x781F81  	MOV	W1, [W15++]
0x05FA	0xE20002  	CP0	W1
0x05FC	0x3D0002  	BRA GE	Modulus_32x32_modtestb
0x05FE	0x100060  	SUBR	W0, #0, W0
0x0600	0x1880E0  	SUBBR	W1, #0, W1
Modulus_32x32_modtestb:
0x0602	0xE20006  	CP0	W3
0x0604	0x3D0002  	BRA GE	Modulus_32x32_calcrem
0x0606	0x110160  	SUBR	W2, #0, W2
0x0608	0x1981E0  	SUBBR	W3, #0, W3
Modulus_32x32_calcrem:
0x060A	0x070005  	RCALL	Modulus_32x32___umodsi3
0x060C	0xE0004F  	CP0	[--W15]
0x060E	0x3B0002  	BRA NN	Modulus_32x32_exitr
0x0610	0x100060  	SUBR	W0, #0, W0
0x0612	0x1880E0  	SUBBR	W1, #0, W1
Modulus_32x32_exitr:
0x0614	0x060000  	RETURN
Modulus_32x32___umodsi3:
0x0616	0x070002  	RCALL	Modulus_32x32___udivsi3
0x0618	0xBE8004  	MOV.D	W4, W0
0x061A	0x060000  	RETURN
Modulus_32x32___udivsi3:
0x061C	0xB82260  	MUL.UU	W4, #0, W4
0x061E	0x200206  	MOV	#32, W6
Modulus_32x32_nextbit:
0x0620	0xD00000  	SL	W0, W0
0x0622	0xD28081  	RLC	W1, W1
0x0624	0xD28204  	RLC	W4, W4
0x0626	0xD28285  	RLC	W5, W5
0x0628	0xA80000  	BSET	W0, #0
0x062A	0x520202  	SUB	W4, W2, W4
0x062C	0x5A8283  	SUBB	W5, W3, W5
0x062E	0x3B0003  	BRA NN	Modulus_32x32_iterate
0x0630	0x420202  	ADD	W4, W2, W4
0x0632	0x4A8283  	ADDC	W5, W3, W5
0x0634	0xA10000  	BCLR	W0, #0
Modulus_32x32_iterate:
0x0636	0xE90306  	DEC	W6, W6
0x0638	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
0x063A	0x060000  	RETURN
the_end_Modulus_32x32:
L_end__Modulus_32x32:
0x063C	0xFA8000  	ULNK
0x063E	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x0596	0xFA0000  	LNK	#0
0x0598	0x070002  	RCALL	Divide_32x32___testsus
0x059A	0x0000000405E4  	GOTO	the_end_Divide_32x32
Divide_32x32___testsus:
0x059E	0xE20008  	CP0	W4
0x05A0	0x3A0002  	BRA NZ	Divide_32x32___divsi3
0x05A2	0x070010  	RCALL	Divide_32x32___udivsi3
0x05A4	0x060000  	RETURN
Divide_32x32___divsi3:
0x05A6	0x689F83  	XOR	W1, W3, [W15++]
0x05A8	0xE20002  	CP0	W1
0x05AA	0x3D0002  	BRA GE	Divide_32x32_divtestb
0x05AC	0x100060  	SUBR	W0, #0, W0
0x05AE	0x1880E0  	SUBBR	W1, #0, W1
Divide_32x32_divtestb:
0x05B0	0xE20006  	CP0	W3
0x05B2	0x3D0002  	BRA GE	Divide_32x32_calcquot
0x05B4	0x110160  	SUBR	W2, #0, W2
0x05B6	0x1981E0  	SUBBR	W3, #0, W3
Divide_32x32_calcquot:
0x05B8	0x070005  	RCALL	Divide_32x32___udivsi3
0x05BA	0xE0004F  	CP0	[--W15]
0x05BC	0x3B0002  	BRA NN	Divide_32x32_returnq
0x05BE	0x100060  	SUBR	W0, #0, W0
0x05C0	0x1880E0  	SUBBR	W1, #0, W1
Divide_32x32_returnq:
0x05C2	0x060000  	RETURN
Divide_32x32___udivsi3:
0x05C4	0xB82260  	MUL.UU	W4, #0, W4
0x05C6	0x200206  	MOV	#32, W6
Divide_32x32_nextbit:
0x05C8	0xD00000  	SL	W0, W0
0x05CA	0xD28081  	RLC	W1, W1
0x05CC	0xD28204  	RLC	W4, W4
0x05CE	0xD28285  	RLC	W5, W5
0x05D0	0xA80000  	BSET	W0, #0
0x05D2	0x520202  	SUB	W4, W2, W4
0x05D4	0x5A8283  	SUBB	W5, W3, W5
0x05D6	0x3B0003  	BRA NN	Divide_32x32_iterate
0x05D8	0x420202  	ADD	W4, W2, W4
0x05DA	0x4A8283  	ADDC	W5, W3, W5
0x05DC	0xA10000  	BCLR	W0, #0
Divide_32x32_iterate:
0x05DE	0xE90306  	DEC	W6, W6
0x05E0	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
0x05E2	0x060000  	RETURN
the_end_Divide_32x32:
L_end__Divide_32x32:
0x05E4	0xFA8000  	ULNK
0x05E6	0x060000  	RETURN
; end of __Divide_32x32
_EnableRXInterrupt:
0x122E	0xA86821  	BSET	U1RXIE_bit, BitPos(U1RXIE_bit+0)
0x1230	0xA86821  	BSET	U1RXIE_bit, BitPos(U1RXIE_bit+0)
0x1232	0xA96801  	BCLR	U1RXIF_bit, BitPos(U1RXIF_bit+0)
L_end_EnableRXInterrupt:
0x1234	0x060000  	RETURN
; end of _EnableRXInterrupt
_AllocateHeap:
0x122A	0x07FA65  	RCALL	_MM_Init
L_end_AllocateHeap:
0x122C	0x060000  	RETURN
; end of _AllocateHeap
_MM_Init:
0x06F6	0x211940  	MOV	#4500, W0
0x06F8	0x890FB0  	MOV	W0, _MM_FreeMemTable+2
0x06FA	0x2104A0  	MOV	#4170, W0
0x06FC	0x890FA0  	MOV	W0, _MM_FreeMemTable
; i start address is: 4 (W2)
0x06FE	0xB3C012  	MOV.B	#1, W2
; i end address is: 4 (W2)
L_MM_Init0:
; i start address is: 4 (W2)
0x0700	0xFB8002  	ZE	W2, W0
0x0702	0xE10074  	CP	W0, #20
0x0704	0x3D000F  	BRA GE	L_MM_Init1
L__MM_Init114:
0x0706	0xFB8002  	ZE	W2, W0
0x0708	0xDD00C2  	SL	W0, #2, W1
0x070A	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x070C	0x400081  	ADD	W0, W1, W1
0x070E	0xEF2000  	CLR	W0
0x0710	0x780880  	MOV	W0, [W1]
0x0712	0xFB8002  	ZE	W2, W0
0x0714	0xDD00C2  	SL	W0, #2, W1
0x0716	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x0718	0x400001  	ADD	W0, W1, W0
0x071A	0x4000E2  	ADD	W0, #2, W1
0x071C	0xEF2000  	CLR	W0
0x071E	0x780880  	MOV	W0, [W1]
0x0720	0xEC6004  	INC.B	W2
; i end address is: 4 (W2)
0x0722	0x37FFEE  	BRA	L_MM_Init0
L_MM_Init1:
0x0724	0x210351  	MOV	#lo_addr(_MM_NrFreeBlocksUsed), W1
0x0726	0xB3C010  	MOV.B	#1, W0
0x0728	0x784880  	MOV.B	W0, [W1]
0x072A	0x222441  	MOV	#lo_addr(_MM_Error_), W1
0x072C	0xEF2000  	CLR	W0
0x072E	0x784880  	MOV.B	W0, [W1]
0x0730	0x210131  	MOV	#lo_addr(_MM_PossiblyFragmented), W1
0x0732	0xEF2000  	CLR	W0
0x0734	0x784880  	MOV.B	W0, [W1]
L_end_MM_Init:
0x0736	0x060000  	RETURN
; end of _MM_Init
_AllocateIOBuffers:
0x11D0	0x781F8A  	PUSH	W10
0x11D2	0x781F8B  	PUSH	W11
0x11D4	0x781F8C  	PUSH	W12
; index start address is: 8 (W4)
0x11D6	0xEF2008  	CLR	W4
; index end address is: 8 (W4)
L_AllocateIOBuffers10:
; index start address is: 8 (W4)
0x11D8	0x200320  	MOV	#50, W0
0x11DA	0xE12000  	CP	W4, W0
0x11DC	0x3D0010  	BRA GE	L_AllocateIOBuffers11
L__AllocateIOBuffers39:
0x11DE	0x781F84  	PUSH	W4
0x11E0	0x20014A  	MOV	#20, W10
0x11E2	0x07FA72  	RCALL	_Malloc
0x11E4	0x78024F  	POP	W4
0x11E6	0x2000A1  	MOV	#10, W1
0x11E8	0xB80904  	MUL.UU	W1, W4, W2
0x11EA	0x222461  	MOV	#lo_addr(main_GENERATOR_FRAME_BUFFER), W1
0x11EC	0x408082  	ADD	W1, W2, W1
0x11EE	0x781F84  	PUSH	W4
0x11F0	0x780600  	MOV	W0, W12
0x11F2	0x780581  	MOV	W1, W11
0x11F4	0x22246A  	MOV	#lo_addr(main_GENERATOR_FRAME_BUFFER), W10
0x11F6	0x07FA24  	RCALL	_addNode
0x11F8	0x78024F  	POP	W4
0x11FA	0xEC2008  	INC	W4
; index end address is: 8 (W4)
0x11FC	0x37FFED  	BRA	L_AllocateIOBuffers10
L_AllocateIOBuffers11:
0x11FE	0x222460  	MOV	#lo_addr(main_GENERATOR_FRAME_BUFFER), W0
0x1200	0x890F90  	MOV	W0, main_GENERATOR_LATEST_FRAME
0x1202	0x810F90  	MOV	main_GENERATOR_LATEST_FRAME, W0
0x1204	0x400064  	ADD	W0, #4, W0
0x1206	0xE00010  	CP0	[W0]
0x1208	0x320006  	BRA Z	L_AllocateIOBuffers13
L__AllocateIOBuffers40:
0x120A	0x21000A  	MOV	#lo_addr(?lstr3_main), W10
0x120C	0x07FF32  	RCALL	_UART1_Write_Text
0x120E	0x810F90  	MOV	main_GENERATOR_LATEST_FRAME, W0
0x1210	0x400064  	ADD	W0, #4, W0
0x1212	0x780010  	MOV	[W0], W0
0x1214	0x890F90  	MOV	W0, main_GENERATOR_LATEST_FRAME
L_AllocateIOBuffers13:
0x1216	0x810F90  	MOV	main_GENERATOR_LATEST_FRAME, W0
0x1218	0x400064  	ADD	W0, #4, W0
0x121A	0xE00010  	CP0	[W0]
0x121C	0x320002  	BRA Z	L_AllocateIOBuffers14
L__AllocateIOBuffers41:
0x121E	0x21016A  	MOV	#lo_addr(?lstr4_main), W10
0x1220	0x07FF28  	RCALL	_UART1_Write_Text
L_AllocateIOBuffers14:
L_end_AllocateIOBuffers:
0x1222	0x78064F  	POP	W12
0x1224	0x7805CF  	POP	W11
0x1226	0x78054F  	POP	W10
0x1228	0x060000  	RETURN
; end of _AllocateIOBuffers
_addNode:
0x0640	0xE20016  	CP0	W11
0x0642	0x320004  	BRA Z	L_addNode2
L__addNode54:
0x0644	0xE20018  	CP0	W12
0x0646	0x320002  	BRA Z	L_addNode2
L__addNode55:
0x0648	0xB3C010  	MOV.B	#1, W0
0x064A	0x370001  	BRA	L_addNode1
L_addNode2:
0x064C	0xEF2000  	CLR	W0
L_addNode1:
0x064E	0xE24000  	CP0.B	W0
0x0650	0x3A0001  	BRA NZ	L_addNode3
L__addNode56:
0x0652	0x370039  	BRA	L_end_addNode
L_addNode3:
0x0654	0x781F8A  	PUSH	W10
0x0656	0x78050B  	MOV	W11, W10
0x0658	0x07FDF3  	RCALL	ll_initNode
0x065A	0x78054F  	POP	W10
0x065C	0xE20014  	CP0	W10
0x065E	0x320005  	BRA Z	L__addNode40
L__addNode57:
0x0660	0x450062  	ADD	W10, #2, W0
0x0662	0xE00010  	CP0	[W0]
0x0664	0x3A0002  	BRA NZ	L__addNode39
L__addNode58:
L__addNode38:
0x0666	0x450062  	ADD	W10, #2, W0
0x0668	0x78080B  	MOV	W11, [W0]
L__addNode40:
L__addNode39:
; intPass start address is: 0 (W0)
0x066A	0x200010  	MOV	#1, W0
; intPass end address is: 0 (W0)
0x066C	0x780100  	MOV	W0, W2
L_addNode7:
; intPass start address is: 4 (W2)
0x066E	0xE11062  	CP	W2, #2
0x0670	0x3C0029  	BRA GT	L_addNode8
L__addNode59:
0x0672	0x88824A  	MOV	W10, ll_pTmpLLitr
; intPass end address is: 4 (W2)
L_addNode10:
; intPass start address is: 4 (W2)
0x0674	0x210480  	MOV	#lo_addr(ll_pTmpLLitr), W0
0x0676	0xE00010  	CP0	[W0]
0x0678	0x320023  	BRA Z	L_addNode11
L__addNode60:
0x067A	0xE11061  	CP	W2, #1
0x067C	0x3A0005  	BRA NZ	L__addNode42
L__addNode61:
0x067E	0x210480  	MOV	#lo_addr(ll_pTmpLLitr), W0
0x0680	0xE15810  	CP	W11, [W0]
0x0682	0x3A0002  	BRA NZ	L__addNode41
L__addNode62:
; intPass end address is: 4 (W2)
L__addNode37:
; intPass start address is: 4 (W2)
0x0684	0x200022  	MOV	#2, W2
0x0686	0x370017  	BRA	L_addNode16
L__addNode42:
L__addNode41:
0x0688	0xE11062  	CP	W2, #2
0x068A	0x3A0015  	BRA NZ	L_addNode17
L__addNode63:
0x068C	0x808240  	MOV	ll_pTmpLLitr, W0
0x068E	0xECA000  	INC2	W0
0x0690	0x78080A  	MOV	W10, [W0]
0x0692	0x808240  	MOV	ll_pTmpLLitr, W0
0x0694	0x400064  	ADD	W0, #4, W0
0x0696	0xE00010  	CP0	[W0]
0x0698	0x3A000B  	BRA NZ	L__addNode44
L__addNode64:
0x069A	0x210480  	MOV	#lo_addr(ll_pTmpLLitr), W0
0x069C	0xE15810  	CP	W11, [W0]
0x069E	0x320008  	BRA Z	L__addNode43
L__addNode65:
L__addNode36:
0x06A0	0x808240  	MOV	ll_pTmpLLitr, W0
0x06A2	0x400064  	ADD	W0, #4, W0
0x06A4	0x78080B  	MOV	W11, [W0]
0x06A6	0x4580E6  	ADD	W11, #6, W1
0x06A8	0x808240  	MOV	ll_pTmpLLitr, W0
0x06AA	0x780880  	MOV	W0, [W1]
0x06AC	0x458062  	ADD	W11, #2, W0
0x06AE	0x78080A  	MOV	W10, [W0]
L__addNode44:
L__addNode43:
0x06B0	0x808240  	MOV	ll_pTmpLLitr, W0
0x06B2	0x400068  	ADD	W0, #8, W0
0x06B4	0x78080B  	MOV	W11, [W0]
L_addNode17:
L_addNode16:
; intPass end address is: 4 (W2)
; intPass start address is: 4 (W2)
0x06B6	0x808240  	MOV	ll_pTmpLLitr, W0
0x06B8	0x400064  	ADD	W0, #4, W0
0x06BA	0x780010  	MOV	[W0], W0
0x06BC	0x888240  	MOV	W0, ll_pTmpLLitr
0x06BE	0x37FFDA  	BRA	L_addNode10
L_addNode11:
0x06C0	0xEC2004  	INC	W2
; intPass end address is: 4 (W2)
0x06C2	0x37FFD5  	BRA	L_addNode7
L_addNode8:
0x06C4	0x780D8C  	MOV	W12, [W11]
L_end_addNode:
0x06C6	0x060000  	RETURN
; end of _addNode
ll_initNode:
0x0240	0xE20014  	CP0	W10
0x0242	0x3A0001  	BRA NZ	L_ll_initNode0
L_ll_initNode52:
0x0244	0x370009  	BRA	L_end_initNode
L_ll_initNode0:
0x0246	0x450262  	ADD	W10, #2, W4
0x0248	0x4501E4  	ADD	W10, #4, W3
0x024A	0x450166  	ADD	W10, #6, W2
0x024C	0x4500E8  	ADD	W10, #8, W1
0x024E	0xEF2000  	CLR	W0
0x0250	0x780880  	MOV	W0, [W1]
0x0252	0x780911  	MOV	[W1], [W2]
0x0254	0x780992  	MOV	[W2], [W3]
0x0256	0x780A13  	MOV	[W3], [W4]
L_end_initNode:
0x0258	0x060000  	RETURN
; end of ll_initNode
_Malloc:
0x06C8	0x781F8B  	PUSH	W11
; alignment start address is: 12 (W6)
0x06CA	0xB3C016  	MOV.B	#1, W6
0x06CC	0xE15062  	CP	W10, #2
0x06CE	0x390002  	BRA LTU	L__Malloc105
L__Malloc154:
0x06D0	0xB3C026  	MOV.B	#2, W6
; alignment end address is: 12 (W6)
0x06D2	0x370000  	BRA	L_Malloc58
L__Malloc105:
L_Malloc58:
; alignment start address is: 12 (W6)
0x06D4	0x784586  	MOV.B	W6, W11
0x06D6	0x07FE5D  	RCALL	__Lib_MemManager_MM_GetMemAlign
; P start address is: 2 (W1)
0x06D8	0x780080  	MOV	W0, W1
0x06DA	0xE10060  	CP	W0, #0
0x06DC	0x3A0008  	BRA NZ	L__Malloc106
L__Malloc155:
0x06DE	0x210130  	MOV	#lo_addr(_MM_PossiblyFragmented), W0
0x06E0	0xE00410  	CP0.B	[W0]
0x06E2	0x320006  	BRA Z	L__Malloc107
L__Malloc156:
; P end address is: 2 (W1)
L__Malloc102:
0x06E4	0x07FDC3  	RCALL	__Lib_MemManager_MM_Defragment
0x06E6	0x784586  	MOV.B	W6, W11
; alignment end address is: 12 (W6)
0x06E8	0x07FE54  	RCALL	__Lib_MemManager_MM_GetMemAlign
; P start address is: 2 (W1)
0x06EA	0x780080  	MOV	W0, W1
; P end address is: 2 (W1)
0x06EC	0x370000  	BRA	L__Malloc104
L__Malloc106:
L__Malloc104:
; P start address is: 2 (W1)
; P end address is: 2 (W1)
0x06EE	0x370000  	BRA	L__Malloc103
L__Malloc107:
L__Malloc103:
; P start address is: 2 (W1)
0x06F0	0x780001  	MOV	W1, W0
; P end address is: 2 (W1)
L_end_Malloc:
0x06F2	0x7805CF  	POP	W11
0x06F4	0x060000  	RETURN
; end of _Malloc
__Lib_MemManager_MM_GetMemAlign:
0x0392	0xFA0004  	LNK	#4
; P start address is: 6 (W3)
0x0394	0xEF2006  	CLR	W3
0x0396	0x222440  	MOV	#lo_addr(_MM_Error_), W0
0x0398	0xE00410  	CP0.B	[W0]
0x039A	0x320002  	BRA Z	L___Lib_MemManager_MM_GetMemAlign27
L___Lib_MemManager_MM_GetMemAlign133:
0x039C	0x780003  	MOV	W3, W0
; P end address is: 6 (W3)
0x039E	0x3700F2  	BRA	L_end_MM_GetMemAlign
L___Lib_MemManager_MM_GetMemAlign27:
; i start address is: 8 (W4)
; P start address is: 6 (W3)
0x03A0	0xEF2008  	CLR	W4
; P end address is: 6 (W3)
; i end address is: 8 (W4)
L___Lib_MemManager_MM_GetMemAlign28:
; i start address is: 8 (W4)
; P start address is: 6 (W3)
0x03A2	0xFB8004  	ZE	W4, W0
0x03A4	0xE10074  	CP	W0, #20
0x03A6	0x3D004F  	BRA GE	L___Lib_MemManager_MM_GetMemAlign29
L___Lib_MemManager_MM_GetMemAlign134:
; tryIt start address is: 10 (W5)
0x03A8	0xB3C015  	MOV.B	#1, W5
0x03AA	0xE15C61  	CP.B	W11, #1
0x03AC	0x36000F  	BRA LEU	L___Lib_MemManager_MM_GetMemAlign98
L___Lib_MemManager_MM_GetMemAlign135:
0x03AE	0xFB8004  	ZE	W4, W0
0x03B0	0xDD00C2  	SL	W0, #2, W1
0x03B2	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x03B4	0x400001  	ADD	W0, W1, W0
0x03B6	0x780010  	MOV	[W0], W0
0x03B8	0xFB810B  	ZE	W11, W2
0x03BA	0x090011  	REPEAT	#17
0x03BC	0xD88002  	DIV.U	W0, W2
0x03BE	0x780001  	MOV	W1, W0
0x03C0	0xE10060  	CP	W0, #0
0x03C2	0x320002  	BRA Z	L___Lib_MemManager_MM_GetMemAlign97
L___Lib_MemManager_MM_GetMemAlign136:
; tryIt end address is: 10 (W5)
; tryIt start address is: 0 (W0)
0x03C4	0xEF2000  	CLR	W0
; tryIt end address is: 0 (W0)
0x03C6	0x370001  	BRA	L___Lib_MemManager_MM_GetMemAlign32
L___Lib_MemManager_MM_GetMemAlign97:
0x03C8	0x784005  	MOV.B	W5, W0
L___Lib_MemManager_MM_GetMemAlign32:
; tryIt start address is: 0 (W0)
; tryIt end address is: 0 (W0)
0x03CA	0x370001  	BRA	L___Lib_MemManager_MM_GetMemAlign31
L___Lib_MemManager_MM_GetMemAlign98:
0x03CC	0x784005  	MOV.B	W5, W0
L___Lib_MemManager_MM_GetMemAlign31:
; tryIt start address is: 0 (W0)
0x03CE	0xE24000  	CP0.B	W0
0x03D0	0x320038  	BRA Z	L___Lib_MemManager_MM_GetMemAlign33
L___Lib_MemManager_MM_GetMemAlign137:
; tryIt end address is: 0 (W0)
0x03D2	0xFB8004  	ZE	W4, W0
0x03D4	0xDD00C2  	SL	W0, #2, W1
0x03D6	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x03D8	0x400001  	ADD	W0, W1, W0
0x03DA	0x780010  	MOV	[W0], W0
0x03DC	0xE10060  	CP	W0, #0
0x03DE	0x360031  	BRA LEU	L___Lib_MemManager_MM_GetMemAlign96
L___Lib_MemManager_MM_GetMemAlign138:
0x03E0	0xFB8004  	ZE	W4, W0
0x03E2	0xDD00C2  	SL	W0, #2, W1
0x03E4	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x03E6	0x400001  	ADD	W0, W1, W0
0x03E8	0xECA000  	INC2	W0
0x03EA	0x780010  	MOV	[W0], W0
0x03EC	0xE1000A  	CP	W0, W10
0x03EE	0x390029  	BRA LTU	L___Lib_MemManager_MM_GetMemAlign95
L___Lib_MemManager_MM_GetMemAlign139:
; P end address is: 6 (W3)
L___Lib_MemManager_MM_GetMemAlign94:
0x03F0	0xFB8004  	ZE	W4, W0
0x03F2	0xDD00C2  	SL	W0, #2, W1
0x03F4	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x03F6	0x400081  	ADD	W0, W1, W1
0x03F8	0x780011  	MOV	[W1], W0
; P start address is: 4 (W2)
0x03FA	0x780100  	MOV	W0, W2
0x03FC	0x408062  	ADD	W1, #2, W0
0x03FE	0x780010  	MOV	[W0], W0
0x0400	0xE1000A  	CP	W0, W10
0x0402	0x36000D  	BRA LEU	L___Lib_MemManager_MM_GetMemAlign37
L___Lib_MemManager_MM_GetMemAlign140:
0x0404	0xFB8004  	ZE	W4, W0
0x0406	0xDD00C2  	SL	W0, #2, W1
0x0408	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x040A	0x400081  	ADD	W0, W1, W1
0x040C	0x780011  	MOV	[W1], W0
0x040E	0x40088A  	ADD	W0, W10, [W1]
0x0410	0xFB8004  	ZE	W4, W0
; i end address is: 8 (W4)
0x0412	0xDD00C2  	SL	W0, #2, W1
0x0414	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x0416	0x400001  	ADD	W0, W1, W0
0x0418	0xECA000  	INC2	W0
0x041A	0x150810  	SUBR	W10, [W0], [W0]
0x041C	0x370010  	BRA	L___Lib_MemManager_MM_GetMemAlign38
L___Lib_MemManager_MM_GetMemAlign37:
; i start address is: 8 (W4)
0x041E	0xFB8004  	ZE	W4, W0
0x0420	0xDD00C2  	SL	W0, #2, W1
0x0422	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x0424	0x400081  	ADD	W0, W1, W1
0x0426	0xEF2000  	CLR	W0
0x0428	0x780880  	MOV	W0, [W1]
0x042A	0xFB8004  	ZE	W4, W0
; i end address is: 8 (W4)
0x042C	0xDD00C2  	SL	W0, #2, W1
0x042E	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x0430	0x400001  	ADD	W0, W1, W0
0x0432	0x4000E2  	ADD	W0, #2, W1
0x0434	0xEF2000  	CLR	W0
0x0436	0x780880  	MOV	W0, [W1]
0x0438	0xB3C011  	MOV.B	#1, W1
0x043A	0x210350  	MOV	#lo_addr(_MM_NrFreeBlocksUsed), W0
0x043C	0x10C810  	SUBR.B	W1, [W0], [W0]
L___Lib_MemManager_MM_GetMemAlign38:
0x043E	0x780002  	MOV	W2, W0
; P end address is: 4 (W2)
0x0440	0x3700A1  	BRA	L_end_MM_GetMemAlign
L___Lib_MemManager_MM_GetMemAlign96:
; i start address is: 8 (W4)
; P start address is: 6 (W3)
L___Lib_MemManager_MM_GetMemAlign95:
L___Lib_MemManager_MM_GetMemAlign33:
0x0442	0xEC6008  	INC.B	W4
; i end address is: 8 (W4)
0x0444	0x37FFAE  	BRA	L___Lib_MemManager_MM_GetMemAlign28
L___Lib_MemManager_MM_GetMemAlign29:
0x0446	0xE15C61  	CP.B	W11, #1
0x0448	0x3E0002  	BRA GTU	L___Lib_MemManager_MM_GetMemAlign39
L___Lib_MemManager_MM_GetMemAlign141:
0x044A	0x780003  	MOV	W3, W0
; P end address is: 6 (W3)
0x044C	0x37009B  	BRA	L_end_MM_GetMemAlign
L___Lib_MemManager_MM_GetMemAlign39:
; P start address is: 6 (W3)
0x044E	0x210350  	MOV	#lo_addr(_MM_NrFreeBlocksUsed), W0
0x0450	0x784010  	MOV.B	[W0], W0
0x0452	0xE10473  	CP.B	W0, #19
0x0454	0x3A0002  	BRA NZ	L___Lib_MemManager_MM_GetMemAlign40
L___Lib_MemManager_MM_GetMemAlign142:
0x0456	0x780003  	MOV	W3, W0
; P end address is: 6 (W3)
0x0458	0x370095  	BRA	L_end_MM_GetMemAlign
L___Lib_MemManager_MM_GetMemAlign40:
; j start address is: 0 (W0)
; P start address is: 6 (W3)
0x045A	0xB3CFF0  	MOV.B	#255, W0
; i start address is: 4 (W2)
0x045C	0xEF2004  	CLR	W2
; P end address is: 6 (W3)
; j end address is: 0 (W0)
; i end address is: 4 (W2)
0x045E	0x780203  	MOV	W3, W4
0x0460	0x784180  	MOV.B	W0, W3
L___Lib_MemManager_MM_GetMemAlign41:
; i start address is: 4 (W2)
; j start address is: 6 (W3)
; P start address is: 8 (W4)
0x0462	0xFB8002  	ZE	W2, W0
0x0464	0xE10074  	CP	W0, #20
0x0466	0x3D008D  	BRA GE	L___Lib_MemManager_MM_GetMemAlign42
L___Lib_MemManager_MM_GetMemAlign143:
0x0468	0xFB8002  	ZE	W2, W0
0x046A	0xDD00C2  	SL	W0, #2, W1
0x046C	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x046E	0x400001  	ADD	W0, W1, W0
0x0470	0x780010  	MOV	[W0], W0
0x0472	0xE10060  	CP	W0, #0
0x0474	0x36007D  	BRA LEU	L___Lib_MemManager_MM_GetMemAlign44
L___Lib_MemManager_MM_GetMemAlign144:
0x0476	0xFB8002  	ZE	W2, W0
0x0478	0xDD00C2  	SL	W0, #2, W1
0x047A	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x047C	0x400001  	ADD	W0, W1, W0
0x047E	0x780010  	MOV	[W0], W0
0x0480	0x980700  	MOV	W0, [W14+0]
0x0482	0x98071A  	MOV	W10, [W14+2]
0x0484	0xE15C61  	CP.B	W11, #1
0x0486	0x360013  	BRA LEU	L___Lib_MemManager_MM_GetMemAlign99
L___Lib_MemManager_MM_GetMemAlign145:
; j end address is: 6 (W3)
; P end address is: 8 (W4)
; i end address is: 4 (W2)
0x0488	0x784282  	MOV.B	W2, W5
L___Lib_MemManager_MM_GetMemAlign46:
; P start address is: 8 (W4)
; j start address is: 6 (W3)
; i start address is: 10 (W5)
0x048A	0xFB810B  	ZE	W11, W2
0x048C	0x90000E  	MOV	[W14+0], W0
0x048E	0x090011  	REPEAT	#17
0x0490	0xD88002  	DIV.U	W0, W2
0x0492	0x780001  	MOV	W1, W0
0x0494	0xE20000  	CP0	W0
0x0496	0x320007  	BRA Z	L___Lib_MemManager_MM_GetMemAlign47
L___Lib_MemManager_MM_GetMemAlign146:
0x0498	0x200011  	MOV	#1, W1
0x049A	0x470060  	ADD	W14, #0, W0
0x049C	0x408810  	ADD	W1, [W0], [W0]
0x049E	0x200011  	MOV	#1, W1
0x04A0	0x470062  	ADD	W14, #2, W0
0x04A2	0x408810  	ADD	W1, [W0], [W0]
0x04A4	0x37FFF2  	BRA	L___Lib_MemManager_MM_GetMemAlign46
L___Lib_MemManager_MM_GetMemAlign47:
0x04A6	0x781F83  	PUSH	W3
; j end address is: 6 (W3)
; P end address is: 8 (W4)
0x04A8	0x784185  	MOV.B	W5, W3
0x04AA	0x7802CF  	POP	W5
0x04AC	0x370002  	BRA	L___Lib_MemManager_MM_GetMemAlign45
; i end address is: 10 (W5)
L___Lib_MemManager_MM_GetMemAlign99:
0x04AE	0x784283  	MOV.B	W3, W5
0x04B0	0x784182  	MOV.B	W2, W3
L___Lib_MemManager_MM_GetMemAlign45:
; P start address is: 8 (W4)
; j start address is: 10 (W5)
; i start address is: 6 (W3)
0x04B2	0xFB8003  	ZE	W3, W0
0x04B4	0xDD00C2  	SL	W0, #2, W1
0x04B6	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x04B8	0x400001  	ADD	W0, W1, W0
0x04BA	0xECA000  	INC2	W0
0x04BC	0x780090  	MOV	[W0], W1
0x04BE	0x470062  	ADD	W14, #2, W0
0x04C0	0xE10810  	CP	W1, [W0]
0x04C2	0x390053  	BRA LTU	L___Lib_MemManager_MM_GetMemAlign48
L___Lib_MemManager_MM_GetMemAlign147:
; P end address is: 8 (W4)
0x04C4	0xB3CFF0  	MOV.B	#255, W0
0x04C6	0xE12C00  	CP.B	W5, W0
0x04C8	0x3A000F  	BRA NZ	L___Lib_MemManager_MM_GetMemAlign100
L___Lib_MemManager_MM_GetMemAlign148:
; j end address is: 10 (W5)
; j start address is: 8 (W4)
0x04CA	0x41C261  	ADD.B	W3, #1, W4
; i end address is: 6 (W3)
; j end address is: 8 (W4)
L___Lib_MemManager_MM_GetMemAlign50:
; j start address is: 8 (W4)
; i start address is: 6 (W3)
0x04CC	0xFB0004  	SE	W4, W0
0x04CE	0xE10074  	CP	W0, #20
0x04D0	0x3D000A  	BRA GE	L___Lib_MemManager_MM_GetMemAlign51
L___Lib_MemManager_MM_GetMemAlign149:
0x04D2	0xFB0004  	SE	W4, W0
0x04D4	0xDD00C2  	SL	W0, #2, W1
0x04D6	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x04D8	0x400001  	ADD	W0, W1, W0
0x04DA	0x780010  	MOV	[W0], W0
0x04DC	0xE10060  	CP	W0, #0
0x04DE	0x3A0001  	BRA NZ	L___Lib_MemManager_MM_GetMemAlign53
L___Lib_MemManager_MM_GetMemAlign150:
0x04E0	0x370002  	BRA	L___Lib_MemManager_MM_GetMemAlign51
L___Lib_MemManager_MM_GetMemAlign53:
0x04E2	0xEC6008  	INC.B	W4
0x04E4	0x37FFF3  	BRA	L___Lib_MemManager_MM_GetMemAlign50
L___Lib_MemManager_MM_GetMemAlign51:
; j end address is: 8 (W4)
0x04E6	0x370001  	BRA	L___Lib_MemManager_MM_GetMemAlign49
; i end address is: 6 (W3)
L___Lib_MemManager_MM_GetMemAlign100:
0x04E8	0x784205  	MOV.B	W5, W4
L___Lib_MemManager_MM_GetMemAlign49:
; i start address is: 6 (W3)
; j start address is: 8 (W4)
0x04EA	0xFB0004  	SE	W4, W0
0x04EC	0xDD00C2  	SL	W0, #2, W1
0x04EE	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x04F0	0x400101  	ADD	W0, W1, W2
0x04F2	0xFB8003  	ZE	W3, W0
0x04F4	0xDD00C2  	SL	W0, #2, W1
0x04F6	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x04F8	0x400001  	ADD	W0, W1, W0
0x04FA	0x780010  	MOV	[W0], W0
0x04FC	0x780900  	MOV	W0, [W2]
0x04FE	0xFB0004  	SE	W4, W0
; j end address is: 8 (W4)
0x0500	0xDD00C2  	SL	W0, #2, W1
0x0502	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x0504	0x400001  	ADD	W0, W1, W0
0x0506	0x4000E2  	ADD	W0, #2, W1
0x0508	0x470062  	ADD	W14, #2, W0
0x050A	0x150890  	SUBR	W10, [W0], [W1]
0x050C	0xB3C011  	MOV.B	#1, W1
0x050E	0x210350  	MOV	#lo_addr(_MM_NrFreeBlocksUsed), W0
0x0510	0x40C810  	ADD.B	W1, [W0], [W0]
; P start address is: 8 (W4)
0x0512	0x90020E  	MOV	[W14+0], W4
0x0514	0xFB8003  	ZE	W3, W0
0x0516	0xDD00C2  	SL	W0, #2, W1
0x0518	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x051A	0x400001  	ADD	W0, W1, W0
0x051C	0xECA000  	INC2	W0
0x051E	0x780090  	MOV	[W0], W1
0x0520	0x470062  	ADD	W14, #2, W0
0x0522	0xE10810  	CP	W1, [W0]
0x0524	0x360010  	BRA LEU	L___Lib_MemManager_MM_GetMemAlign54
L___Lib_MemManager_MM_GetMemAlign151:
0x0526	0xFB8003  	ZE	W3, W0
0x0528	0xDD00C2  	SL	W0, #2, W1
0x052A	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x052C	0x400101  	ADD	W0, W1, W2
0x052E	0x780092  	MOV	[W2], W1
0x0530	0x470062  	ADD	W14, #2, W0
0x0532	0x408910  	ADD	W1, [W0], [W2]
0x0534	0xFB8003  	ZE	W3, W0
; i end address is: 6 (W3)
0x0536	0xDD00C2  	SL	W0, #2, W1
0x0538	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x053A	0x400001  	ADD	W0, W1, W0
0x053C	0x400162  	ADD	W0, #2, W2
0x053E	0x780092  	MOV	[W2], W1
0x0540	0x470062  	ADD	W14, #2, W0
0x0542	0x508910  	SUB	W1, [W0], [W2]
0x0544	0x370010  	BRA	L___Lib_MemManager_MM_GetMemAlign55
L___Lib_MemManager_MM_GetMemAlign54:
; i start address is: 6 (W3)
0x0546	0xFB8003  	ZE	W3, W0
0x0548	0xDD00C2  	SL	W0, #2, W1
0x054A	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x054C	0x400081  	ADD	W0, W1, W1
0x054E	0xEF2000  	CLR	W0
0x0550	0x780880  	MOV	W0, [W1]
0x0552	0xFB8003  	ZE	W3, W0
; i end address is: 6 (W3)
0x0554	0xDD00C2  	SL	W0, #2, W1
0x0556	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x0558	0x400001  	ADD	W0, W1, W0
0x055A	0x4000E2  	ADD	W0, #2, W1
0x055C	0xEF2000  	CLR	W0
0x055E	0x780880  	MOV	W0, [W1]
0x0560	0xB3C011  	MOV.B	#1, W1
0x0562	0x210350  	MOV	#lo_addr(_MM_NrFreeBlocksUsed), W0
0x0564	0x10C810  	SUBR.B	W1, [W0], [W0]
L___Lib_MemManager_MM_GetMemAlign55:
0x0566	0x780004  	MOV	W4, W0
; P end address is: 8 (W4)
0x0568	0x37000D  	BRA	L_end_MM_GetMemAlign
L___Lib_MemManager_MM_GetMemAlign48:
; P start address is: 8 (W4)
; i start address is: 6 (W3)
; j start address is: 10 (W5)
0x056A	0x784003  	MOV.B	W3, W0
; j end address is: 10 (W5)
; i end address is: 6 (W3)
0x056C	0x784185  	MOV.B	W5, W3
0x056E	0x370007  	BRA	L___Lib_MemManager_MM_GetMemAlign56
L___Lib_MemManager_MM_GetMemAlign44:
; i start address is: 4 (W2)
; j start address is: 6 (W3)
0x0570	0xB3CFF0  	MOV.B	#255, W0
0x0572	0xE11C00  	CP.B	W3, W0
0x0574	0x3A0003  	BRA NZ	L___Lib_MemManager_MM_GetMemAlign101
L___Lib_MemManager_MM_GetMemAlign152:
; j end address is: 6 (W3)
; j start address is: 0 (W0)
0x0576	0x784002  	MOV.B	W2, W0
; j end address is: 0 (W0)
0x0578	0x784180  	MOV.B	W0, W3
0x057A	0x370000  	BRA	L___Lib_MemManager_MM_GetMemAlign57
L___Lib_MemManager_MM_GetMemAlign101:
L___Lib_MemManager_MM_GetMemAlign57:
; j start address is: 6 (W3)
0x057C	0x784002  	MOV.B	W2, W0
; j end address is: 6 (W3)
; P end address is: 8 (W4)
; i end address is: 4 (W2)
L___Lib_MemManager_MM_GetMemAlign56:
; j start address is: 6 (W3)
; P start address is: 8 (W4)
; i start address is: 0 (W0)
; i start address is: 4 (W2)
0x057E	0x404161  	ADD.B	W0, #1, W2
; i end address is: 0 (W0)
; j end address is: 6 (W3)
; i end address is: 4 (W2)
0x0580	0x37FF70  	BRA	L___Lib_MemManager_MM_GetMemAlign41
L___Lib_MemManager_MM_GetMemAlign42:
0x0582	0x780004  	MOV	W4, W0
; P end address is: 8 (W4)
L_end_MM_GetMemAlign:
0x0584	0xFA8000  	ULNK
0x0586	0x060000  	RETURN
; end of __Lib_MemManager_MM_GetMemAlign
__Lib_MemManager_MM_Defragment:
0x026C	0xFA0002  	LNK	#2
0x026E	0x781F8A  	PUSH	W10
0x0270	0x781F8B  	PUSH	W11
0x0272	0x781F8C  	PUSH	W12
0x0274	0x781F8D  	PUSH	W13
L___Lib_MemManager_MM_Defragment9:
0x0276	0xEF2000  	CLR	W0
0x0278	0x984700  	MOV.B	W0, [W14+0]
0x027A	0xEF2000  	CLR	W0
0x027C	0x984710  	MOV.B	W0, [W14+1]
L___Lib_MemManager_MM_Defragment12:
0x027E	0x90401E  	MOV.B	[W14+1], W0
0x0280	0xE10473  	CP.B	W0, #19
0x0282	0x310063  	BRA GEU	L___Lib_MemManager_MM_Defragment93
L___Lib_MemManager_MM_Defragment123:
0x0284	0x470060  	ADD	W14, #0, W0
0x0286	0xE00410  	CP0.B	[W0]
0x0288	0x3A0060  	BRA NZ	L___Lib_MemManager_MM_Defragment92
L___Lib_MemManager_MM_Defragment124:
L___Lib_MemManager_MM_Defragment89:
0x028A	0x90401E  	MOV.B	[W14+1], W0
; j start address is: 8 (W4)
0x028C	0x404261  	ADD.B	W0, #1, W4
; j end address is: 8 (W4)
L___Lib_MemManager_MM_Defragment16:
; j start address is: 8 (W4)
0x028E	0xFB8004  	ZE	W4, W0
0x0290	0xE10074  	CP	W0, #20
0x0292	0x3D0057  	BRA GE	L___Lib_MemManager_MM_Defragment91
L___Lib_MemManager_MM_Defragment125:
0x0294	0x470060  	ADD	W14, #0, W0
0x0296	0xE00410  	CP0.B	[W0]
0x0298	0x3A0054  	BRA NZ	L___Lib_MemManager_MM_Defragment90
L___Lib_MemManager_MM_Defragment126:
L___Lib_MemManager_MM_Defragment88:
0x029A	0xFB8004  	ZE	W4, W0
0x029C	0xDD00C2  	SL	W0, #2, W1
0x029E	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x02A0	0x400001  	ADD	W0, W1, W0
0x02A2	0x4001E2  	ADD	W0, #2, W3
0x02A4	0x780110  	MOV	[W0], W2
0x02A6	0x470061  	ADD	W14, #1, W0
0x02A8	0xFB8010  	ZE	[W0], W0
0x02AA	0xDD00C2  	SL	W0, #2, W1
0x02AC	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x02AE	0x400001  	ADD	W0, W1, W0
0x02B0	0x4000E2  	ADD	W0, #2, W1
0x02B2	0x780010  	MOV	[W0], W0
0x02B4	0x780693  	MOV	[W3], W13
0x02B6	0x780602  	MOV	W2, W12
0x02B8	0x780591  	MOV	[W1], W11
0x02BA	0x780500  	MOV	W0, W10
0x02BC	0x07FFA1  	RCALL	__Lib_MemManager_MM_CheckBlocks
; Tmp start address is: 2 (W1)
0x02BE	0x784080  	MOV.B	W0, W1
0x02C0	0xE10461  	CP.B	W0, #1
0x02C2	0x3A001D  	BRA NZ	L___Lib_MemManager_MM_Defragment20
L___Lib_MemManager_MM_Defragment127:
; Tmp end address is: 2 (W1)
0x02C4	0x470061  	ADD	W14, #1, W0
0x02C6	0xFB8010  	ZE	[W0], W0
0x02C8	0xDD00C2  	SL	W0, #2, W1
0x02CA	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x02CC	0x400001  	ADD	W0, W1, W0
0x02CE	0x400162  	ADD	W0, #2, W2
0x02D0	0xFB8004  	ZE	W4, W0
0x02D2	0xDD00C2  	SL	W0, #2, W1
0x02D4	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x02D6	0x400001  	ADD	W0, W1, W0
0x02D8	0xECA000  	INC2	W0
0x02DA	0x780010  	MOV	[W0], W0
0x02DC	0x400912  	ADD	W0, [W2], [W2]
0x02DE	0xFB8004  	ZE	W4, W0
0x02E0	0xDD00C2  	SL	W0, #2, W1
0x02E2	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x02E4	0x400081  	ADD	W0, W1, W1
0x02E6	0xEF2000  	CLR	W0
0x02E8	0x780880  	MOV	W0, [W1]
0x02EA	0xFB8004  	ZE	W4, W0
0x02EC	0xDD00C2  	SL	W0, #2, W1
0x02EE	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x02F0	0x400001  	ADD	W0, W1, W0
0x02F2	0x4000E2  	ADD	W0, #2, W1
0x02F4	0xEF2000  	CLR	W0
0x02F6	0x780880  	MOV	W0, [W1]
0x02F8	0xB3C010  	MOV.B	#1, W0
0x02FA	0x984700  	MOV.B	W0, [W14+0]
0x02FC	0x370020  	BRA	L___Lib_MemManager_MM_Defragment21
L___Lib_MemManager_MM_Defragment20:
; Tmp start address is: 2 (W1)
0x02FE	0xE10C62  	CP.B	W1, #2
0x0300	0x3A001E  	BRA NZ	L___Lib_MemManager_MM_Defragment22
L___Lib_MemManager_MM_Defragment128:
; Tmp end address is: 2 (W1)
0x0302	0xFB8004  	ZE	W4, W0
0x0304	0xDD00C2  	SL	W0, #2, W1
0x0306	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x0308	0x400001  	ADD	W0, W1, W0
0x030A	0x400162  	ADD	W0, #2, W2
0x030C	0x470061  	ADD	W14, #1, W0
0x030E	0xFB8010  	ZE	[W0], W0
0x0310	0xDD00C2  	SL	W0, #2, W1
0x0312	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x0314	0x400001  	ADD	W0, W1, W0
0x0316	0xECA000  	INC2	W0
0x0318	0x780010  	MOV	[W0], W0
0x031A	0x400912  	ADD	W0, [W2], [W2]
0x031C	0x470061  	ADD	W14, #1, W0
0x031E	0xFB8010  	ZE	[W0], W0
0x0320	0xDD00C2  	SL	W0, #2, W1
0x0322	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x0324	0x400081  	ADD	W0, W1, W1
0x0326	0xEF2000  	CLR	W0
0x0328	0x780880  	MOV	W0, [W1]
0x032A	0x470061  	ADD	W14, #1, W0
0x032C	0xFB8010  	ZE	[W0], W0
0x032E	0xDD00C2  	SL	W0, #2, W1
0x0330	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x0332	0x400001  	ADD	W0, W1, W0
0x0334	0x4000E2  	ADD	W0, #2, W1
0x0336	0xEF2000  	CLR	W0
0x0338	0x780880  	MOV	W0, [W1]
0x033A	0xB3C010  	MOV.B	#1, W0
0x033C	0x984700  	MOV.B	W0, [W14+0]
L___Lib_MemManager_MM_Defragment22:
L___Lib_MemManager_MM_Defragment21:
0x033E	0xEC6008  	INC.B	W4
; j end address is: 8 (W4)
0x0340	0x37FFA6  	BRA	L___Lib_MemManager_MM_Defragment16
L___Lib_MemManager_MM_Defragment91:
L___Lib_MemManager_MM_Defragment90:
0x0342	0xB3C011  	MOV.B	#1, W1
0x0344	0x470061  	ADD	W14, #1, W0
0x0346	0x40C810  	ADD.B	W1, [W0], [W0]
0x0348	0x37FF9A  	BRA	L___Lib_MemManager_MM_Defragment12
L___Lib_MemManager_MM_Defragment93:
L___Lib_MemManager_MM_Defragment92:
0x034A	0x90400E  	MOV.B	[W14+0], W0
0x034C	0xE10461  	CP.B	W0, #1
0x034E	0x32FF93  	BRA Z	L___Lib_MemManager_MM_Defragment9
L___Lib_MemManager_MM_Defragment129:
0x0350	0x210351  	MOV	#lo_addr(_MM_NrFreeBlocksUsed), W1
0x0352	0xEF2000  	CLR	W0
0x0354	0x784880  	MOV.B	W0, [W1]
0x0356	0xEF2000  	CLR	W0
0x0358	0x984710  	MOV.B	W0, [W14+1]
L___Lib_MemManager_MM_Defragment23:
0x035A	0x470061  	ADD	W14, #1, W0
0x035C	0xFB8010  	ZE	[W0], W0
0x035E	0xE10074  	CP	W0, #20
0x0360	0x3D000F  	BRA GE	L___Lib_MemManager_MM_Defragment24
L___Lib_MemManager_MM_Defragment130:
0x0362	0x470061  	ADD	W14, #1, W0
0x0364	0xFB8010  	ZE	[W0], W0
0x0366	0xDD00C2  	SL	W0, #2, W1
0x0368	0x221F40  	MOV	#lo_addr(_MM_FreeMemTable), W0
0x036A	0x400001  	ADD	W0, W1, W0
0x036C	0x780010  	MOV	[W0], W0
0x036E	0xE10060  	CP	W0, #0
0x0370	0x360003  	BRA LEU	L___Lib_MemManager_MM_Defragment26
L___Lib_MemManager_MM_Defragment131:
0x0372	0xB3C011  	MOV.B	#1, W1
0x0374	0x210350  	MOV	#lo_addr(_MM_NrFreeBlocksUsed), W0
0x0376	0x40C810  	ADD.B	W1, [W0], [W0]
L___Lib_MemManager_MM_Defragment26:
0x0378	0xB3C011  	MOV.B	#1, W1
0x037A	0x470061  	ADD	W14, #1, W0
0x037C	0x40C810  	ADD.B	W1, [W0], [W0]
0x037E	0x37FFED  	BRA	L___Lib_MemManager_MM_Defragment23
L___Lib_MemManager_MM_Defragment24:
0x0380	0x210131  	MOV	#lo_addr(_MM_PossiblyFragmented), W1
0x0382	0xEF2000  	CLR	W0
0x0384	0x784880  	MOV.B	W0, [W1]
L_end_MM_Defragment:
0x0386	0x7806CF  	POP	W13
0x0388	0x78064F  	POP	W12
0x038A	0x7805CF  	POP	W11
0x038C	0x78054F  	POP	W10
0x038E	0xFA8000  	ULNK
0x0390	0x060000  	RETURN
; end of __Lib_MemManager_MM_Defragment
__Lib_MemManager_MM_CheckBlocks:
0x0200	0xE15060  	CP	W10, #0
0x0202	0x3A0002  	BRA NZ	L___Lib_MemManager_MM_CheckBlocks3
L___Lib_MemManager_MM_CheckBlocks117:
0x0204	0xEF2000  	CLR	W0
0x0206	0x370012  	BRA	L_end_MM_CheckBlocks
L___Lib_MemManager_MM_CheckBlocks3:
0x0208	0xE16060  	CP	W12, #0
0x020A	0x3A0002  	BRA NZ	L___Lib_MemManager_MM_CheckBlocks4
L___Lib_MemManager_MM_CheckBlocks118:
0x020C	0xEF2000  	CLR	W0
0x020E	0x37000E  	BRA	L_end_MM_CheckBlocks
L___Lib_MemManager_MM_CheckBlocks4:
0x0210	0xE1500C  	CP	W10, W12
0x0212	0x3A0002  	BRA NZ	L___Lib_MemManager_MM_CheckBlocks5
L___Lib_MemManager_MM_CheckBlocks119:
0x0214	0xEF2000  	CLR	W0
0x0216	0x37000A  	BRA	L_end_MM_CheckBlocks
L___Lib_MemManager_MM_CheckBlocks5:
0x0218	0x45000B  	ADD	W10, W11, W0
0x021A	0xE1000C  	CP	W0, W12
0x021C	0x3A0002  	BRA NZ	L___Lib_MemManager_MM_CheckBlocks6
L___Lib_MemManager_MM_CheckBlocks120:
0x021E	0xB3C010  	MOV.B	#1, W0
0x0220	0x370005  	BRA	L_end_MM_CheckBlocks
L___Lib_MemManager_MM_CheckBlocks6:
0x0222	0x46000D  	ADD	W12, W13, W0
0x0224	0xE1000A  	CP	W0, W10
0x0226	0x3A0002  	BRA NZ	L___Lib_MemManager_MM_CheckBlocks8
L___Lib_MemManager_MM_CheckBlocks121:
0x0228	0xB3C020  	MOV.B	#2, W0
0x022A	0x370000  	BRA	L_end_MM_CheckBlocks
L___Lib_MemManager_MM_CheckBlocks8:
L_end_MM_CheckBlocks:
0x022C	0x060000  	RETURN
; end of __Lib_MemManager_MM_CheckBlocks
_UART1_Write_Text:
0x1072	0xFA0000  	LNK	#0
; counter start address is: 2 (W1)
0x1074	0xEF2002  	CLR	W1
; data_ start address is: 0 (W0)
0x1076	0x78401A  	MOV.B	[W10], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
L_UART1_Write_Text2:
; data_ start address is: 0 (W0)
; counter start address is: 2 (W1)
0x1078	0xE10460  	CP.B	W0, #0
0x107A	0x32000A  	BRA Z	L_UART1_Write_Text3
L__UART1_Write_Text129:
0x107C	0x781F8A  	PUSH	W10
; data_ end address is: 0 (W0)
0x107E	0xFB8500  	ZE	W0, W10
0x1080	0x07FA83  	RCALL	_UART1_Write
0x1082	0x78054F  	POP	W10
0x1084	0x40C061  	ADD.B	W1, #1, W0
0x1086	0x784080  	MOV.B	W0, W1
0x1088	0xFB8000  	ZE	W0, W0
0x108A	0x450000  	ADD	W10, W0, W0
; data_ start address is: 0 (W0)
0x108C	0x784010  	MOV.B	[W0], W0
; counter end address is: 2 (W1)
; data_ end address is: 0 (W0)
0x108E	0x37FFF4  	BRA	L_UART1_Write_Text2
L_UART1_Write_Text3:
L_end_UART1_Write_Text:
0x1090	0xFA8000  	ULNK
0x1092	0x060000  	RETURN
; end of _UART1_Write_Text
_UART1_Write:
0x0588	0xFA0000  	LNK	#0
L_UART1_Write0:
0x058A	0xAF0223  	BTSC	U1STA, #8
0x058C	0x370001  	BRA	L_UART1_Write1
0x058E	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
0x0590	0x88112A  	MOV	W10, U1TXREG
L_end_UART1_Write:
0x0592	0xFA8000  	ULNK
0x0594	0x060000  	RETURN
; end of _UART1_Write
0x1360	0x210001  	MOV	#lo_addr(?lstr3_main), W1
0x1362	0x280210  	MOV	#32801, W0
0x1364	0x090012  	REPEAT	#18
0x1366	0x7858B0  	MOV.B	[W0++], [W1++]
0x1368	0x210141  	MOV	#lo_addr(_result), W1
0x136A	0x280000  	MOV	#32768, W0
0x136C	0x09000F  	REPEAT	#15
0x136E	0x7818B0  	MOV	[W0++], [W1++]
0x1370	0x7858B0  	MOV.B	[W0++], [W1++]
0x1372	0x210361  	MOV	#lo_addr(UART1MessageReceiveHandler_qidx_L0), W1
0x1374	0x280340  	MOV	#32820, W0
0x1376	0x090004  	REPEAT	#4
0x1378	0x7818B0  	MOV	[W0++], [W1++]
0x137A	0x060000  	RETURN
_UART1MessageReceiveHandler:
0x12AE	0xF80034  	PUSH	DSWPAG
0x12B0	0xF80032  	PUSH	DSRPAG
0x12B2	0xF80036  	PUSH	RCOUNT
0x12B4	0x781F80  	PUSH	W0
0x12B6	0x200020  	MOV	#2, W0
0x12B8	0x09000C  	REPEAT	#12
0x12BA	0x781FB0  	PUSH	[W0++]
0x12BC	0x781F8A  	PUSH	W10
0x12BE	0x781F8B  	PUSH	W11
0x12C0	0x781F8C  	PUSH	W12
0x12C2	0x07FEE8  	RCALL	_UART1_Data_Ready
0x12C4	0xE20000  	CP0	W0
0x12C6	0x32003B  	BRA Z	L_UART1MessageReceiveHandler0
L__UART1MessageReceiveHandler32:
0x12C8	0x07FEEA  	RCALL	_UART1_Read
; _recivedChar start address is: 4 (W2)
0x12CA	0x784100  	MOV.B	W0, W2
0x12CC	0x210121  	MOV	#lo_addr(_UART1_DELIMITER), W1
0x12CE	0xE10411  	CP.B	W0, [W1]
0x12D0	0x320004  	BRA Z	L__UART1MessageReceiveHandler29
L__UART1MessageReceiveHandler33:
0x12D2	0x808140  	MOV	_UART1_MESSAGE_LENGTH, W0
0x12D4	0xE10074  	CP	W0, #20
0x12D6	0x320001  	BRA Z	L__UART1MessageReceiveHandler28
L__UART1MessageReceiveHandler34:
0x12D8	0x37002B  	BRA	L_UART1MessageReceiveHandler3
; _recivedChar end address is: 4 (W2)
L__UART1MessageReceiveHandler29:
L__UART1MessageReceiveHandler28:
0x12DA	0x810F90  	MOV	main_GENERATOR_LATEST_FRAME, W0
0x12DC	0x400064  	ADD	W0, #4, W0
0x12DE	0x780010  	MOV	[W0], W0
0x12E0	0x890F90  	MOV	W0, main_GENERATOR_LATEST_FRAME
0x12E2	0x400064  	ADD	W0, #4, W0
0x12E4	0xE00010  	CP0	[W0]
0x12E6	0x32000E  	BRA Z	L_UART1MessageReceiveHandler4
L__UART1MessageReceiveHandler35:
0x12E8	0x810F90  	MOV	main_GENERATOR_LATEST_FRAME, W0
0x12EA	0x780010  	MOV	[W0], W0
0x12EC	0x20014C  	MOV	#20, W12
0x12EE	0x20020B  	MOV	#32, W11
0x12F0	0x780500  	MOV	W0, W10
0x12F2	0x07FEB0  	RCALL	_memcpy
0x12F4	0x810F90  	MOV	main_GENERATOR_LATEST_FRAME, W0
0x12F6	0x780010  	MOV	[W0], W0
0x12F8	0x221DEB  	MOV	#lo_addr(_UART1_READ_BUFFER), W11
0x12FA	0x780500  	MOV	W0, W10
0x12FC	0x07FE9C  	RCALL	_strcpy
0x12FE	0x2102AA  	MOV	#lo_addr(?lstr1_main), W10
0x1300	0x07FEB8  	RCALL	_UART1_Write_Text
0x1302	0x370012  	BRA	L_UART1MessageReceiveHandler5
L_UART1MessageReceiveHandler4:
0x1304	0x810F90  	MOV	main_GENERATOR_LATEST_FRAME, W0
0x1306	0x400066  	ADD	W0, #6, W0
0x1308	0x780010  	MOV	[W0], W0
0x130A	0x890F90  	MOV	W0, main_GENERATOR_LATEST_FRAME
L_UART1MessageReceiveHandler6:
0x130C	0x810F90  	MOV	main_GENERATOR_LATEST_FRAME, W0
0x130E	0x400066  	ADD	W0, #6, W0
0x1310	0xE00010  	CP0	[W0]
0x1312	0x32000A  	BRA Z	L_UART1MessageReceiveHandler7
L__UART1MessageReceiveHandler36:
0x1314	0x21038A  	MOV	#lo_addr(?lstr2_main), W10
0x1316	0x07FEAD  	RCALL	_UART1_Write_Text
0x1318	0x810F90  	MOV	main_GENERATOR_LATEST_FRAME, W0
0x131A	0x780510  	MOV	[W0], W10
0x131C	0x07FEAA  	RCALL	_UART1_Write_Text
0x131E	0x810F90  	MOV	main_GENERATOR_LATEST_FRAME, W0
0x1320	0x400066  	ADD	W0, #6, W0
0x1322	0x780010  	MOV	[W0], W0
0x1324	0x890F90  	MOV	W0, main_GENERATOR_LATEST_FRAME
0x1326	0x37FFF2  	BRA	L_UART1MessageReceiveHandler6
L_UART1MessageReceiveHandler7:
L_UART1MessageReceiveHandler5:
0x1328	0xEF2000  	CLR	W0
0x132A	0x888140  	MOV	W0, _UART1_MESSAGE_LENGTH
0x132C	0x07FF46  	RCALL	_ClearBuffer
0x132E	0x370007  	BRA	L_UART1MessageReceiveHandler8
L_UART1MessageReceiveHandler3:
; _recivedChar start address is: 4 (W2)
0x1330	0x221DE1  	MOV	#lo_addr(_UART1_READ_BUFFER), W1
0x1332	0x210280  	MOV	#lo_addr(_UART1_MESSAGE_LENGTH), W0
0x1334	0x408010  	ADD	W1, [W0], W0
0x1336	0x784802  	MOV.B	W2, [W0]
; _recivedChar end address is: 4 (W2)
0x1338	0x200011  	MOV	#1, W1
0x133A	0x210280  	MOV	#lo_addr(_UART1_MESSAGE_LENGTH), W0
0x133C	0x408810  	ADD	W1, [W0], [W0]
L_UART1MessageReceiveHandler8:
L_UART1MessageReceiveHandler0:
0x133E	0xA82222  	BSET	U1STA, #1
0x1340	0xAE2222  	BTSS	U1STA, #1
0x1342	0x370002  	BRA	L_UART1MessageReceiveHandler9
0x1344	0xA92222  	BCLR	U1STA, #1
0x1346	0xA94222  	BCLR	U1STA, #2
L_UART1MessageReceiveHandler9:
0x1348	0xA96801  	BCLR	U1RXIF_bit, BitPos(U1RXIF_bit+0)
L_end_UART1MessageReceiveHandler:
0x134A	0x78064F  	POP	W12
0x134C	0x7805CF  	POP	W11
0x134E	0x78054F  	POP	W10
0x1350	0x2001A0  	MOV	#26, W0
0x1352	0x09000C  	REPEAT	#12
0x1354	0x78104F  	POP	[W0--]
0x1356	0x78004F  	POP	W0
0x1358	0xF90036  	POP	RCOUNT
0x135A	0xF90032  	POP	DSRPAG
0x135C	0xF90034  	POP	DSWPAG
0x135E	0x064000  	RETFIE
; end of _UART1MessageReceiveHandler
_UART1_Data_Ready:
0x1094	0xFA0000  	LNK	#0
0x1096	0xBF8222  	MOV	U1STA, WREG
0x1098	0x600061  	AND	W0, #1, W0
L_end_UART1_Data_Ready:
0x109A	0xFA8000  	ULNK
0x109C	0x060000  	RETURN
; end of _UART1_Data_Ready
_UART1_Read:
0x109E	0xFA0000  	LNK	#0
0x10A0	0x000000  	NOP
0x10A2	0x000000  	NOP
0x10A4	0xBF8226  	MOV	U1RXREG, WREG
L_end_UART1_Read:
0x10A6	0xFA8000  	ULNK
0x10A8	0x060000  	RETURN
; end of _UART1_Read
_memcpy:
0x1054	0xFA0000  	LNK	#0
; ss start address is: 4 (W2)
0x1056	0x78010B  	MOV	W11, W2
; dd start address is: 6 (W3)
0x1058	0x78018A  	MOV	W10, W3
; dd end address is: 6 (W3)
; ss end address is: 4 (W2)
L_memcpy7:
; dd start address is: 6 (W3)
; ss start address is: 4 (W2)
0x105A	0x78008C  	MOV	W12, W1
0x105C	0x560061  	SUB	W12, #1, W0
0x105E	0x780600  	MOV	W0, W12
0x1060	0xE20002  	CP0	W1
0x1062	0x320004  	BRA Z	L_memcpy8
L__memcpy113:
0x1064	0x784992  	MOV.B	[W2], [W3]
0x1066	0xEC2006  	INC	W3
0x1068	0xEC2004  	INC	W2
; dd end address is: 6 (W3)
; ss end address is: 4 (W2)
0x106A	0x37FFF7  	BRA	L_memcpy7
L_memcpy8:
0x106C	0x78000A  	MOV	W10, W0
L_end_memcpy:
0x106E	0xFA8000  	ULNK
0x1070	0x060000  	RETURN
; end of _memcpy
_strcpy:
0x1036	0xFA0000  	LNK	#0
; cp start address is: 0 (W0)
0x1038	0x78000A  	MOV	W10, W0
; cp end address is: 0 (W0)
L_strcpy34:
; cp start address is: 6 (W3)
; cp start address is: 0 (W0)
0x103A	0x780100  	MOV	W0, W2
; cp start address is: 6 (W3)
0x103C	0x4001E1  	ADD	W0, #1, W3
; cp end address is: 0 (W0)
; cp end address is: 6 (W3)
0x103E	0x78008B  	MOV	W11, W1
0x1040	0x458061  	ADD	W11, #1, W0
0x1042	0x780580  	MOV	W0, W11
0x1044	0x784911  	MOV.B	[W1], [W2]
0x1046	0xE00412  	CP0.B	[W2]
0x1048	0x320002  	BRA Z	L_strcpy35
L__strcpy132:
; cp end address is: 6 (W3)
; cp start address is: 6 (W3)
0x104A	0x780003  	MOV	W3, W0
; cp end address is: 6 (W3)
0x104C	0x37FFF6  	BRA	L_strcpy34
L_strcpy35:
0x104E	0x78000A  	MOV	W10, W0
L_end_strcpy:
0x1050	0xFA8000  	ULNK
0x1052	0x060000  	RETURN
; end of _strcpy
;main.c,0 :: ?ICS_result [2]
0x8000	0x0000 ;?ICS_result+0
; end of ?ICS_result
;main.c,0 :: ?ICS?lstr4_main [18]
0x8002	0x5453 ;?ICS?lstr4_main+0
0x8004	0x4741 ;?ICS?lstr4_main+2
0x8006	0x2045 ;?ICS?lstr4_main+4
0x8008	0x5754 ;?ICS?lstr4_main+6
0x800A	0x204F ;?ICS?lstr4_main+8
0x800C	0x4150 ;?ICS?lstr4_main+10
0x800E	0x5353 ;?ICS?lstr4_main+12
0x8010	0x4445 ;?ICS?lstr4_main+14
0x8012	0x0021 ;?ICS?lstr4_main+16
; end of ?ICS?lstr4_main
;main.c,0 :: ?ICS_UART1_MESSAGE_LENGTH [2]
0x8014	0x0000 ;?ICS_UART1_MESSAGE_LENGTH+0
; end of ?ICS_UART1_MESSAGE_LENGTH
;,0 :: _initBlock_3 [30]
; Containing: ?ICS?lstr1_main [11]
;             ?ICS?lstr3_main [18]
;             ?ICS_UART1_DELIMITER [1]
0x8016	0x450D ;_initBlock_3+0 : ?ICS?lstr1_main at 0x8016
0x8018	0x716E ;_initBlock_3+2
0x801A	0x6575 ;_initBlock_3+4
0x801C	0x6575 ;_initBlock_3+6
0x801E	0x2064 ;_initBlock_3+8
0x8020	0x5300 ;_initBlock_3+10 : ?ICS?lstr3_main at 0x8021
0x8022	0x4154 ;_initBlock_3+12
0x8024	0x4547 ;_initBlock_3+14
0x8026	0x4F20 ;_initBlock_3+16
0x8028	0x454E ;_initBlock_3+18
0x802A	0x5020 ;_initBlock_3+20
0x802C	0x5341 ;_initBlock_3+22
0x802E	0x4553 ;_initBlock_3+24
0x8030	0x2144 ;_initBlock_3+26
0x8032	0x0D00 ;_initBlock_3+28 : ?ICS_UART1_DELIMITER at 0x8033
; end of _initBlock_3
;main.c,0 :: ?ICSUART1MessageReceiveHandler_qidx_L0 [2]
0x8034	0x0001 ;?ICSUART1MessageReceiveHandler_qidx_L0+0
; end of ?ICSUART1MessageReceiveHandler_qidx_L0
;main.c,0 :: ?ICS?lstr2_main [8]
0x8036	0x460D ;?ICS?lstr2_main+0
0x8038	0x6172 ;?ICS?lstr2_main+2
0x803A	0x656D ;?ICS?lstr2_main+4
0x803C	0x003A ;?ICS?lstr2_main+6
; end of ?ICS?lstr2_main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [46]    __Lib_MemManager_MM_CheckBlocks
0x022E      [18]    _Lock_IOLOCK
0x0240      [26]    ll_initNode
0x025A      [18]    _Unlock_IOLOCK
0x026C     [294]    __Lib_MemManager_MM_Defragment
0x0392     [502]    __Lib_MemManager_MM_GetMemAlign
0x0588      [14]    _UART1_Write
0x0596      [82]    __Divide_32x32
0x05E8      [88]    __Modulus_32x32
0x0640     [136]    _addNode
0x06C8      [46]    _Malloc
0x06F6      [66]    _MM_Init
0x0738    [2230]    __Lib_PPS_p24EP512GU810__PPS_Mapping
0x0FEE       [6]    _Get_Fosc_kHz
0x0FF4      [26]    _memset
0x100E      [18]    __Multiply_32x32
0x1020      [18]    _Delay_100ms
0x1032       [4]    _Get_Fosc_Per_Cyc
0x1036      [30]    _strcpy
0x1054      [30]    _memcpy
0x1072      [34]    _UART1_Write_Text
0x1094      [10]    _UART1_Data_Ready
0x109E      [12]    _UART1_Read
0x10AA      [14]    _PPS_Mapping
0x10B8     [258]    _UART1_Init
0x11BA      [22]    _ClearBuffer
0x11D0      [90]    _AllocateIOBuffers
0x122A       [4]    _AllocateHeap
0x122E       [8]    _EnableRXInterrupt
0x1236     [120]    _main
0x12AE     [178]    _UART1MessageReceiveHandler
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0E30       [0]    TRISD10_bit
0x0E30       [0]    TRISD11_bit
0x0E30       [0]    TRISD9_bit
0x0E30       [0]    TRISD7_bit
0x0E30       [0]    TRISD8_bit
0x0E30       [0]    TRISD15_bit
0x0E20       [0]    TRISC12_bit
0x0E30       [0]    TRISD14_bit
0x0E30       [0]    TRISD12_bit
0x0E30       [0]    TRISD13_bit
0x0E30       [0]    TRISD0_bit
0x0E30       [0]    TRISD1_bit
0x0E40       [0]    TRISE9_bit
0x0E40       [0]    TRISE6_bit
0x0E40       [0]    TRISE8_bit
0x0E30       [0]    TRISD5_bit
0x0E30       [0]    TRISD6_bit
0x0E30       [0]    TRISD4_bit
0x0E30       [0]    TRISD2_bit
0x0E30       [0]    TRISD3_bit
0x0E10       [0]    TRISB7_bit
0x0E10       [0]    TRISB8_bit
0x0E10       [0]    TRISB6_bit
0x0E10       [0]    TRISB4_bit
0x0E10       [0]    TRISB5_bit
0x0E10       [0]    TRISB12_bit
0x0E10       [0]    TRISB13_bit
0x0E10       [0]    TRISB11_bit
0x0E10       [0]    TRISB9_bit
0x0E10       [0]    TRISB10_bit
0x0E20       [0]    TRISC3_bit
0x0E20       [0]    TRISC2_bit
0x0E20       [0]    TRISC4_bit
0x0E20       [0]    TRISC13_bit
0x0E20       [0]    TRISC14_bit
0x0E10       [0]    TRISB2_bit
0x0E10       [0]    TRISB3_bit
0x0E10       [0]    TRISB1_bit
0x0E20       [0]    TRISC1_bit
0x0E10       [0]    TRISB0_bit
0x0222       [2]    U1STA
0x0E60       [0]    TRISG15_bit
0x0224       [2]    U1TXREG
0x1040       [2]    _UART_Rd_Ptr
0x1042       [2]    _UART_Wr_Ptr
0x0E60       [0]    TRISG9_bit
0x0E60       [0]    TRISG8_bit
0x0E60       [0]    TRISG12_bit
0x0E60       [0]    TRISG14_bit
0x0E60       [0]    TRISG13_bit
0x0226       [2]    U1RXREG
0x1044       [2]    _UART_Tx_Idle_Ptr
0x1046       [2]    _UART_Rdy_Ptr
0x0220       [2]    U1MODE
0x0228       [2]    U1BRG
0x0E40       [0]    TRISE7_bit
0x0E40       [0]    TRISE0_bit
0x0E50       [0]    TRISF13_bit
0x0E50       [0]    TRISF8_bit
0x0E50       [0]    TRISF12_bit
0x0E40       [0]    TRISE4_bit
0x0E40       [0]    TRISE5_bit
0x0E40       [0]    TRISE3_bit
0x0E40       [0]    TRISE1_bit
0x0E40       [0]    TRISE2_bit
0x0E60       [0]    TRISG0_bit
0x0E50       [0]    TRISF0_bit
0x0E60       [0]    TRISG1_bit
0x0E60       [0]    TRISG7_bit
0x0E60       [0]    TRISG6_bit
0x0E50       [0]    TRISF4_bit
0x0E50       [0]    TRISF5_bit
0x0E50       [0]    TRISF3_bit
0x0E50       [0]    TRISF1_bit
0x0E50       [0]    TRISF2_bit
0x0684       [2]    RPOR2
0x0682       [2]    RPOR1
0x0686       [2]    RPOR3
0x068A       [2]    RPOR5
0x0688       [2]    RPOR4
0x1013       [1]    _MM_PossiblyFragmented
0x1035       [1]    _MM_NrFreeBlocksUsed
0x0742       [2]    OSCCON
0x0680       [2]    RPOR0
0x0742       [0]    IOLOCK_bit
0x069A       [2]    RPOR13
0x0698       [2]    RPOR12
0x069C       [2]    RPOR14
0x06A0       [2]    RPINR0
0x069E       [2]    RPOR15
0x068E       [2]    RPOR7
0x068C       [2]    RPOR6
0x0690       [2]    RPOR8
0x0696       [2]    RPOR11
0x0692       [2]    RPOR9
0x0744       [2]    CLKDIV
0x0746       [2]    PLLFBD
0x0E0E       [2]    ANSELA
0x0E2E       [2]    ANSELC
0x0E1E       [2]    ANSELB
0x1048       [2]    ll_pTmpLLitr
0x104A    [4500]    ?Heap_Array
0x21DE      [20]    _UART1_READ_BUFFER
0x0800       [0]    U1RXIF_bit
0x0820       [0]    U1RXIE_bit
0x21F2       [2]    main_GENERATOR_LATEST_FRAME
0x21F4      [80]    _MM_FreeMemTable
0x2244       [1]    _MM_Error_
0x0E4E       [2]    ANSELE
0x0E3E       [2]    ANSELD
0x0E6E       [2]    ANSELG
0x2246     [500]    main_GENERATOR_FRAME_BUFFER
0x06E8       [2]    RPINR36
0x06E6       [2]    RPINR35
0x06EA       [2]    RPINR37
0x0E00       [0]    TRISA1_bit
0x0E00       [0]    TRISA0_bit
0x06DE       [2]    RPINR31
0x06DC       [2]    RPINR30
0x06E0       [2]    RPINR32
0x06E4       [2]    RPINR34
0x06E2       [2]    RPINR33
0x0E00       [0]    TRISA14_bit
0x0E00       [0]    TRISA7_bit
0x0E00       [0]    TRISA15_bit
0x0E10       [0]    TRISB14_bit
0x0E10       [0]    TRISB15_bit
0x0E00       [0]    TRISA3_bit
0x0E00       [0]    TRISA2_bit
0x0E00       [0]    TRISA4_bit
0x0E00       [0]    TRISA6_bit
0x0E00       [0]    TRISA5_bit
0x06AE       [2]    RPINR7
0x06AC       [2]    RPINR6
0x06B0       [2]    RPINR8
0x06B4       [2]    RPINR10
0x06B2       [2]    RPINR9
0x06A4       [2]    RPINR2
0x06A2       [2]    RPINR1
0x06A6       [2]    RPINR3
0x06AA       [2]    RPINR5
0x06A8       [2]    RPINR4
0x06D4       [2]    RPINR26
0x06CE       [2]    RPINR23
0x06D6       [2]    RPINR27
0x06DA       [2]    RPINR29
0x06D8       [2]    RPINR28
0x06C4       [2]    RPINR18
0x06B6       [2]    RPINR11
0x06C6       [2]    RPINR19
0x06CA       [2]    RPINR21
0x06C8       [2]    RPINR20
0x1000      [18]    ?lstr3_main
0x1012       [1]    _UART1_DELIMITER
0x1014       [2]    _result
0x1016      [18]    ?lstr4_main
0x1028       [2]    _UART1_MESSAGE_LENGTH
0x102A      [11]    ?lstr1_main
0x1036       [2]    UART1MessageReceiveHandler_qidx_L0
0x1038       [8]    ?lstr2_main
0x0014       [2]    FARG___Lib_MemManager_MM_CheckBlocks_P1
0x0016       [2]    FARG___Lib_MemManager_MM_CheckBlocks_S1
0x0018       [2]    FARG___Lib_MemManager_MM_CheckBlocks_P2
0x001A       [2]    FARG___Lib_MemManager_MM_CheckBlocks_S2
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x0014       [2]    FARG_ll_initNode_pNode
0x0014       [2]    FARG___Lib_MemManager_MM_GetMemAlign_Size
0x0016       [1]    FARG___Lib_MemManager_MM_GetMemAlign_alignment
0x0014       [2]    FARG_UART1_Write__data
0x0014       [2]    FARG_addNode_pLL
0x0016       [2]    FARG_addNode_pNode
0x0018       [2]    FARG_addNode_pData
0x0680       [2]    RPOR0
0x0682       [2]    RPOR1
0x0684       [2]    RPOR2
0x0686       [2]    RPOR3
0x0688       [2]    RPOR4
0x068A       [2]    RPOR5
0x068C       [2]    RPOR6
0x068E       [2]    RPOR7
0x0690       [2]    RPOR8
0x0692       [2]    RPOR9
0x0696       [2]    RPOR11
0x0698       [2]    RPOR12
0x069A       [2]    RPOR13
0x069C       [2]    RPOR14
0x069E       [2]    RPOR15
0x06A0       [2]    RPINR0
0x06A2       [2]    RPINR1
0x06A4       [2]    RPINR2
0x06A6       [2]    RPINR3
0x06A8       [2]    RPINR4
0x06AA       [2]    RPINR5
0x06AC       [2]    RPINR6
0x06AE       [2]    RPINR7
0x06B0       [2]    RPINR8
0x06B2       [2]    RPINR9
0x06B4       [2]    RPINR10
0x06B6       [2]    RPINR11
0x06C4       [2]    RPINR18
0x06C6       [2]    RPINR19
0x06C8       [2]    RPINR20
0x0014       [2]    FARG_Malloc_Size
0x06CA       [2]    RPINR21
0x06CE       [2]    RPINR23
0x06D4       [2]    RPINR26
0x06D6       [2]    RPINR27
0x06D8       [2]    RPINR28
0x06DA       [2]    RPINR29
0x06DC       [2]    RPINR30
0x06DE       [2]    RPINR31
0x06E0       [2]    RPINR32
0x06E2       [2]    RPINR33
0x06E4       [2]    RPINR34
0x06E6       [2]    RPINR35
0x06E8       [2]    RPINR36
0x06EA       [2]    RPINR37
0x0014       [1]    FARG___Lib_PPS_p24EP512GU810__PPS_Mapping_rp_num
0x0016       [1]    FARG___Lib_PPS_p24EP512GU810__PPS_Mapping_input_output
0x0018       [1]    FARG___Lib_PPS_p24EP512GU810__PPS_Mapping_funct_name
0x001A       [2]    FARG___Lib_PPS_p24EP512GU810__PPS_Mapping_lock
0x0742       [2]    OSCCON
0x0744       [2]    CLKDIV
0x0746       [2]    PLLFBD
0x0E0E       [2]    ANSELA
0x0E1E       [2]    ANSELB
0x0E2E       [2]    ANSELC
0x0E3E       [2]    ANSELD
0x0E4E       [2]    ANSELE
0x0E6E       [2]    ANSELG
0x0014       [2]    FARG_memset_p1
0x0016       [1]    FARG_memset_character
0x0018       [2]    FARG_memset_n
0x0014       [2]    FARG_strcpy_to
0x0016       [2]    FARG_strcpy_from
0x0014       [2]    FARG_memcpy_d1
0x0016       [2]    FARG_memcpy_s1
0x0018       [2]    FARG_memcpy_n
0x0014       [2]    FARG_UART1_Write_Text_uart_text
0x0014       [1]    FARG_PPS_Mapping_rp_num
0x0016       [1]    FARG_PPS_Mapping_input_output
0x0018       [1]    FARG_PPS_Mapping_funct_name
0x0014       [4]    FARG_UART1_Init_baud_rate
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x8000       [2]    ?ICS_result
0x8002      [18]    ?ICS?lstr4_main
0x8014       [2]    ?ICS_UART1_MESSAGE_LENGTH
0x8016      [11]    ?ICS?lstr1_main
0x8021      [18]    ?ICS?lstr3_main
0x8033       [1]    ?ICS_UART1_DELIMITER
0x8034       [2]    ?ICSUART1MessageReceiveHandler_qidx_L0
0x8036       [8]    ?ICS?lstr2_main
