-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Thu Sep  5 18:28:41 2019
-- Host        : BoomBoom running 64-bit Ubuntu 16.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/filip/Projects/xilinx/microblaze_VGA/microblaze_VGA.srcs/sources_1/bd/microblaze_MCU/ip/microblaze_MCU_vga_basic_control_0_0/microblaze_MCU_vga_basic_control_0_0_sim_netlist.vhdl
-- Design      : microblaze_MCU_vga_basic_control_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_MCU_vga_basic_control_0_0_draw_background is
  port (
    hs : out STD_LOGIC;
    vs : out STD_LOGIC;
    red : out STD_LOGIC_VECTOR ( 3 downto 0 );
    green : out STD_LOGIC_VECTOR ( 3 downto 0 );
    blue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hsync : in STD_LOGIC;
    clk : in STD_LOGIC;
    vsync : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRC : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \green[1]_i_106_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \blue[2]_i_65_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \blue[2]_i_59_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \blue[2]_i_84_0\ : in STD_LOGIC;
    \blue[2]_i_84_1\ : in STD_LOGIC;
    \blue[2]_i_84_2\ : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \blue[2]_i_103_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \blue[2]_i_100_0\ : in STD_LOGIC;
    \blue[2]_i_100_1\ : in STD_LOGIC;
    \blue[2]_i_100_2\ : in STD_LOGIC;
    \blue[2]_i_100_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \blue[2]_i_96_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \blue[2]_i_108_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \blue[2]_i_90_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \blue[2]_i_116_0\ : in STD_LOGIC;
    \blue[2]_i_116_1\ : in STD_LOGIC;
    \blue[2]_i_116_2\ : in STD_LOGIC;
    \blue[2]_i_116_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \red[3]_i_74_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \red[0]_i_105_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \red[0]_i_107_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \green[1]_i_67_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \green[1]_i_68_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \green[1]_i_86_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \green[1]_i_84_0\ : in STD_LOGIC;
    \green[1]_i_84_1\ : in STD_LOGIC;
    \green[1]_i_84_2\ : in STD_LOGIC;
    \green[1]_i_84_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \green[1]_i_72_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \green[1]_i_80_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \green[1]_i_98_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \green[1]_i_100_0\ : in STD_LOGIC;
    \green[1]_i_100_1\ : in STD_LOGIC;
    \green[1]_i_100_2\ : in STD_LOGIC;
    \green[1]_i_100_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \green[1]_i_116_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \green[1]_i_116_1\ : in STD_LOGIC;
    \green[1]_i_116_2\ : in STD_LOGIC;
    \green[1]_i_116_3\ : in STD_LOGIC;
    \green[1]_i_116_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \red[0]_i_68_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \red_reg[3]_i_53_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \red[0]_i_68_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \red[0]_i_62_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \red[0]_i_70_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red[0]_i_80_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \red[0]_i_84_0\ : in STD_LOGIC;
    \red[0]_i_84_1\ : in STD_LOGIC;
    \red[0]_i_84_2\ : in STD_LOGIC;
    \red[0]_i_84_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \red[0]_i_74_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \red[0]_i_100_0\ : in STD_LOGIC;
    \red[0]_i_100_1\ : in STD_LOGIC;
    \red[0]_i_100_2\ : in STD_LOGIC;
    \red[0]_i_93_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \red[0]_i_100_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \red[0]_i_119_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \red[0]_i_116_0\ : in STD_LOGIC;
    \red[0]_i_116_1\ : in STD_LOGIC;
    \red[0]_i_116_2\ : in STD_LOGIC;
    \red[0]_i_116_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \red[3]_i_72_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \red[3]_i_60_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \red[3]_i_60_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \red[3]_i_88_0\ : in STD_LOGIC;
    \red[3]_i_88_1\ : in STD_LOGIC;
    \red[3]_i_88_2\ : in STD_LOGIC;
    \red[3]_i_88_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \red[3]_i_87_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \red[3]_i_104_0\ : in STD_LOGIC;
    \red[3]_i_104_1\ : in STD_LOGIC;
    \red[3]_i_104_2\ : in STD_LOGIC;
    \red[3]_i_104_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \red[3]_i_99_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \red[3]_i_105_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \red[3]_i_117_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \red[3]_i_94_0\ : in STD_LOGIC;
    \red[3]_i_120_0\ : in STD_LOGIC;
    \red[3]_i_120_1\ : in STD_LOGIC;
    \red[3]_i_120_2\ : in STD_LOGIC;
    \red[3]_i_120_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \red[3]_i_118_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \blue_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \green[2]_i_4_0\ : in STD_LOGIC;
    \blue_reg[2]_i_20_0\ : in STD_LOGIC;
    \blue_reg[0]_i_49_0\ : in STD_LOGIC;
    \blue_reg[1]_i_49_0\ : in STD_LOGIC;
    \blue_reg[2]_i_49_0\ : in STD_LOGIC;
    \green_reg[1]_i_20_0\ : in STD_LOGIC;
    \blue_reg[3]_i_49_0\ : in STD_LOGIC;
    \green_reg[0]_i_49_0\ : in STD_LOGIC;
    \green_reg[1]_i_49_0\ : in STD_LOGIC;
    \red[3]_i_11_0\ : in STD_LOGIC;
    \red_reg[0]_i_20_0\ : in STD_LOGIC;
    \green_reg[2]_i_49_0\ : in STD_LOGIC;
    \green_reg[3]_i_49_0\ : in STD_LOGIC;
    \red_reg[0]_i_49_0\ : in STD_LOGIC;
    \red_reg[3]_i_24_0\ : in STD_LOGIC;
    \red_reg[1]_i_49_0\ : in STD_LOGIC;
    \red_reg[2]_i_49_0\ : in STD_LOGIC;
    \red_reg[3]_i_53_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_MCU_vga_basic_control_0_0_draw_background : entity is "draw_background";
end microblaze_MCU_vga_basic_control_0_0_draw_background;

architecture STRUCTURE of microblaze_MCU_vga_basic_control_0_0_draw_background is
  signal \blue[0]_i_100_n_0\ : STD_LOGIC;
  signal \blue[0]_i_101_n_0\ : STD_LOGIC;
  signal \blue[0]_i_102_n_0\ : STD_LOGIC;
  signal \blue[0]_i_103_n_0\ : STD_LOGIC;
  signal \blue[0]_i_104_n_0\ : STD_LOGIC;
  signal \blue[0]_i_105_n_0\ : STD_LOGIC;
  signal \blue[0]_i_106_n_0\ : STD_LOGIC;
  signal \blue[0]_i_107_n_0\ : STD_LOGIC;
  signal \blue[0]_i_108_n_0\ : STD_LOGIC;
  signal \blue[0]_i_109_n_0\ : STD_LOGIC;
  signal \blue[0]_i_110_n_0\ : STD_LOGIC;
  signal \blue[0]_i_111_n_0\ : STD_LOGIC;
  signal \blue[0]_i_112_n_0\ : STD_LOGIC;
  signal \blue[0]_i_113_n_0\ : STD_LOGIC;
  signal \blue[0]_i_114_n_0\ : STD_LOGIC;
  signal \blue[0]_i_115_n_0\ : STD_LOGIC;
  signal \blue[0]_i_116_n_0\ : STD_LOGIC;
  signal \blue[0]_i_117_n_0\ : STD_LOGIC;
  signal \blue[0]_i_118_n_0\ : STD_LOGIC;
  signal \blue[0]_i_119_n_0\ : STD_LOGIC;
  signal \blue[0]_i_4_n_0\ : STD_LOGIC;
  signal \blue[0]_i_56_n_0\ : STD_LOGIC;
  signal \blue[0]_i_57_n_0\ : STD_LOGIC;
  signal \blue[0]_i_58_n_0\ : STD_LOGIC;
  signal \blue[0]_i_59_n_0\ : STD_LOGIC;
  signal \blue[0]_i_5_n_0\ : STD_LOGIC;
  signal \blue[0]_i_60_n_0\ : STD_LOGIC;
  signal \blue[0]_i_61_n_0\ : STD_LOGIC;
  signal \blue[0]_i_62_n_0\ : STD_LOGIC;
  signal \blue[0]_i_63_n_0\ : STD_LOGIC;
  signal \blue[0]_i_64_n_0\ : STD_LOGIC;
  signal \blue[0]_i_65_n_0\ : STD_LOGIC;
  signal \blue[0]_i_66_n_0\ : STD_LOGIC;
  signal \blue[0]_i_67_n_0\ : STD_LOGIC;
  signal \blue[0]_i_68_n_0\ : STD_LOGIC;
  signal \blue[0]_i_69_n_0\ : STD_LOGIC;
  signal \blue[0]_i_6_n_0\ : STD_LOGIC;
  signal \blue[0]_i_70_n_0\ : STD_LOGIC;
  signal \blue[0]_i_71_n_0\ : STD_LOGIC;
  signal \blue[0]_i_72_n_0\ : STD_LOGIC;
  signal \blue[0]_i_73_n_0\ : STD_LOGIC;
  signal \blue[0]_i_74_n_0\ : STD_LOGIC;
  signal \blue[0]_i_75_n_0\ : STD_LOGIC;
  signal \blue[0]_i_76_n_0\ : STD_LOGIC;
  signal \blue[0]_i_77_n_0\ : STD_LOGIC;
  signal \blue[0]_i_78_n_0\ : STD_LOGIC;
  signal \blue[0]_i_79_n_0\ : STD_LOGIC;
  signal \blue[0]_i_7_n_0\ : STD_LOGIC;
  signal \blue[0]_i_80_n_0\ : STD_LOGIC;
  signal \blue[0]_i_81_n_0\ : STD_LOGIC;
  signal \blue[0]_i_82_n_0\ : STD_LOGIC;
  signal \blue[0]_i_83_n_0\ : STD_LOGIC;
  signal \blue[0]_i_84_n_0\ : STD_LOGIC;
  signal \blue[0]_i_85_n_0\ : STD_LOGIC;
  signal \blue[0]_i_86_n_0\ : STD_LOGIC;
  signal \blue[0]_i_87_n_0\ : STD_LOGIC;
  signal \blue[0]_i_88_n_0\ : STD_LOGIC;
  signal \blue[0]_i_89_n_0\ : STD_LOGIC;
  signal \blue[0]_i_90_n_0\ : STD_LOGIC;
  signal \blue[0]_i_91_n_0\ : STD_LOGIC;
  signal \blue[0]_i_92_n_0\ : STD_LOGIC;
  signal \blue[0]_i_93_n_0\ : STD_LOGIC;
  signal \blue[0]_i_94_n_0\ : STD_LOGIC;
  signal \blue[0]_i_95_n_0\ : STD_LOGIC;
  signal \blue[0]_i_96_n_0\ : STD_LOGIC;
  signal \blue[0]_i_97_n_0\ : STD_LOGIC;
  signal \blue[0]_i_98_n_0\ : STD_LOGIC;
  signal \blue[0]_i_99_n_0\ : STD_LOGIC;
  signal \blue[1]_i_100_n_0\ : STD_LOGIC;
  signal \blue[1]_i_101_n_0\ : STD_LOGIC;
  signal \blue[1]_i_102_n_0\ : STD_LOGIC;
  signal \blue[1]_i_103_n_0\ : STD_LOGIC;
  signal \blue[1]_i_104_n_0\ : STD_LOGIC;
  signal \blue[1]_i_105_n_0\ : STD_LOGIC;
  signal \blue[1]_i_106_n_0\ : STD_LOGIC;
  signal \blue[1]_i_107_n_0\ : STD_LOGIC;
  signal \blue[1]_i_108_n_0\ : STD_LOGIC;
  signal \blue[1]_i_109_n_0\ : STD_LOGIC;
  signal \blue[1]_i_110_n_0\ : STD_LOGIC;
  signal \blue[1]_i_111_n_0\ : STD_LOGIC;
  signal \blue[1]_i_112_n_0\ : STD_LOGIC;
  signal \blue[1]_i_113_n_0\ : STD_LOGIC;
  signal \blue[1]_i_114_n_0\ : STD_LOGIC;
  signal \blue[1]_i_115_n_0\ : STD_LOGIC;
  signal \blue[1]_i_116_n_0\ : STD_LOGIC;
  signal \blue[1]_i_117_n_0\ : STD_LOGIC;
  signal \blue[1]_i_118_n_0\ : STD_LOGIC;
  signal \blue[1]_i_119_n_0\ : STD_LOGIC;
  signal \blue[1]_i_4_n_0\ : STD_LOGIC;
  signal \blue[1]_i_56_n_0\ : STD_LOGIC;
  signal \blue[1]_i_57_n_0\ : STD_LOGIC;
  signal \blue[1]_i_58_n_0\ : STD_LOGIC;
  signal \blue[1]_i_59_n_0\ : STD_LOGIC;
  signal \blue[1]_i_5_n_0\ : STD_LOGIC;
  signal \blue[1]_i_60_n_0\ : STD_LOGIC;
  signal \blue[1]_i_61_n_0\ : STD_LOGIC;
  signal \blue[1]_i_62_n_0\ : STD_LOGIC;
  signal \blue[1]_i_63_n_0\ : STD_LOGIC;
  signal \blue[1]_i_64_n_0\ : STD_LOGIC;
  signal \blue[1]_i_65_n_0\ : STD_LOGIC;
  signal \blue[1]_i_66_n_0\ : STD_LOGIC;
  signal \blue[1]_i_67_n_0\ : STD_LOGIC;
  signal \blue[1]_i_68_n_0\ : STD_LOGIC;
  signal \blue[1]_i_69_n_0\ : STD_LOGIC;
  signal \blue[1]_i_6_n_0\ : STD_LOGIC;
  signal \blue[1]_i_70_n_0\ : STD_LOGIC;
  signal \blue[1]_i_71_n_0\ : STD_LOGIC;
  signal \blue[1]_i_72_n_0\ : STD_LOGIC;
  signal \blue[1]_i_73_n_0\ : STD_LOGIC;
  signal \blue[1]_i_74_n_0\ : STD_LOGIC;
  signal \blue[1]_i_75_n_0\ : STD_LOGIC;
  signal \blue[1]_i_76_n_0\ : STD_LOGIC;
  signal \blue[1]_i_77_n_0\ : STD_LOGIC;
  signal \blue[1]_i_78_n_0\ : STD_LOGIC;
  signal \blue[1]_i_79_n_0\ : STD_LOGIC;
  signal \blue[1]_i_7_n_0\ : STD_LOGIC;
  signal \blue[1]_i_80_n_0\ : STD_LOGIC;
  signal \blue[1]_i_81_n_0\ : STD_LOGIC;
  signal \blue[1]_i_82_n_0\ : STD_LOGIC;
  signal \blue[1]_i_83_n_0\ : STD_LOGIC;
  signal \blue[1]_i_84_n_0\ : STD_LOGIC;
  signal \blue[1]_i_85_n_0\ : STD_LOGIC;
  signal \blue[1]_i_86_n_0\ : STD_LOGIC;
  signal \blue[1]_i_87_n_0\ : STD_LOGIC;
  signal \blue[1]_i_88_n_0\ : STD_LOGIC;
  signal \blue[1]_i_89_n_0\ : STD_LOGIC;
  signal \blue[1]_i_90_n_0\ : STD_LOGIC;
  signal \blue[1]_i_91_n_0\ : STD_LOGIC;
  signal \blue[1]_i_92_n_0\ : STD_LOGIC;
  signal \blue[1]_i_93_n_0\ : STD_LOGIC;
  signal \blue[1]_i_94_n_0\ : STD_LOGIC;
  signal \blue[1]_i_95_n_0\ : STD_LOGIC;
  signal \blue[1]_i_96_n_0\ : STD_LOGIC;
  signal \blue[1]_i_97_n_0\ : STD_LOGIC;
  signal \blue[1]_i_98_n_0\ : STD_LOGIC;
  signal \blue[1]_i_99_n_0\ : STD_LOGIC;
  signal \blue[2]_i_100_n_0\ : STD_LOGIC;
  signal \blue[2]_i_101_n_0\ : STD_LOGIC;
  signal \blue[2]_i_102_n_0\ : STD_LOGIC;
  signal \blue[2]_i_103_n_0\ : STD_LOGIC;
  signal \blue[2]_i_104_n_0\ : STD_LOGIC;
  signal \blue[2]_i_105_n_0\ : STD_LOGIC;
  signal \blue[2]_i_106_n_0\ : STD_LOGIC;
  signal \blue[2]_i_107_n_0\ : STD_LOGIC;
  signal \blue[2]_i_108_n_0\ : STD_LOGIC;
  signal \blue[2]_i_109_n_0\ : STD_LOGIC;
  signal \blue[2]_i_110_n_0\ : STD_LOGIC;
  signal \blue[2]_i_111_n_0\ : STD_LOGIC;
  signal \blue[2]_i_112_n_0\ : STD_LOGIC;
  signal \blue[2]_i_113_n_0\ : STD_LOGIC;
  signal \blue[2]_i_114_n_0\ : STD_LOGIC;
  signal \blue[2]_i_115_n_0\ : STD_LOGIC;
  signal \blue[2]_i_116_n_0\ : STD_LOGIC;
  signal \blue[2]_i_117_n_0\ : STD_LOGIC;
  signal \blue[2]_i_118_n_0\ : STD_LOGIC;
  signal \blue[2]_i_119_n_0\ : STD_LOGIC;
  signal \blue[2]_i_4_n_0\ : STD_LOGIC;
  signal \blue[2]_i_56_n_0\ : STD_LOGIC;
  signal \blue[2]_i_57_n_0\ : STD_LOGIC;
  signal \blue[2]_i_58_n_0\ : STD_LOGIC;
  signal \blue[2]_i_59_n_0\ : STD_LOGIC;
  signal \blue[2]_i_5_n_0\ : STD_LOGIC;
  signal \blue[2]_i_60_n_0\ : STD_LOGIC;
  signal \blue[2]_i_61_n_0\ : STD_LOGIC;
  signal \blue[2]_i_62_n_0\ : STD_LOGIC;
  signal \blue[2]_i_63_n_0\ : STD_LOGIC;
  signal \blue[2]_i_64_n_0\ : STD_LOGIC;
  signal \blue[2]_i_65_n_0\ : STD_LOGIC;
  signal \blue[2]_i_66_n_0\ : STD_LOGIC;
  signal \blue[2]_i_67_n_0\ : STD_LOGIC;
  signal \blue[2]_i_68_n_0\ : STD_LOGIC;
  signal \blue[2]_i_69_n_0\ : STD_LOGIC;
  signal \blue[2]_i_6_n_0\ : STD_LOGIC;
  signal \blue[2]_i_70_n_0\ : STD_LOGIC;
  signal \blue[2]_i_71_n_0\ : STD_LOGIC;
  signal \blue[2]_i_72_n_0\ : STD_LOGIC;
  signal \blue[2]_i_73_n_0\ : STD_LOGIC;
  signal \blue[2]_i_74_n_0\ : STD_LOGIC;
  signal \blue[2]_i_75_n_0\ : STD_LOGIC;
  signal \blue[2]_i_76_n_0\ : STD_LOGIC;
  signal \blue[2]_i_77_n_0\ : STD_LOGIC;
  signal \blue[2]_i_78_n_0\ : STD_LOGIC;
  signal \blue[2]_i_79_n_0\ : STD_LOGIC;
  signal \blue[2]_i_7_n_0\ : STD_LOGIC;
  signal \blue[2]_i_80_n_0\ : STD_LOGIC;
  signal \blue[2]_i_81_n_0\ : STD_LOGIC;
  signal \blue[2]_i_82_n_0\ : STD_LOGIC;
  signal \blue[2]_i_83_n_0\ : STD_LOGIC;
  signal \blue[2]_i_84_n_0\ : STD_LOGIC;
  signal \blue[2]_i_85_n_0\ : STD_LOGIC;
  signal \blue[2]_i_86_n_0\ : STD_LOGIC;
  signal \blue[2]_i_87_n_0\ : STD_LOGIC;
  signal \blue[2]_i_88_n_0\ : STD_LOGIC;
  signal \blue[2]_i_89_n_0\ : STD_LOGIC;
  signal \blue[2]_i_90_n_0\ : STD_LOGIC;
  signal \blue[2]_i_91_n_0\ : STD_LOGIC;
  signal \blue[2]_i_92_n_0\ : STD_LOGIC;
  signal \blue[2]_i_93_n_0\ : STD_LOGIC;
  signal \blue[2]_i_94_n_0\ : STD_LOGIC;
  signal \blue[2]_i_95_n_0\ : STD_LOGIC;
  signal \blue[2]_i_96_n_0\ : STD_LOGIC;
  signal \blue[2]_i_97_n_0\ : STD_LOGIC;
  signal \blue[2]_i_98_n_0\ : STD_LOGIC;
  signal \blue[2]_i_99_n_0\ : STD_LOGIC;
  signal \blue[3]_i_100_n_0\ : STD_LOGIC;
  signal \blue[3]_i_101_n_0\ : STD_LOGIC;
  signal \blue[3]_i_102_n_0\ : STD_LOGIC;
  signal \blue[3]_i_103_n_0\ : STD_LOGIC;
  signal \blue[3]_i_104_n_0\ : STD_LOGIC;
  signal \blue[3]_i_105_n_0\ : STD_LOGIC;
  signal \blue[3]_i_106_n_0\ : STD_LOGIC;
  signal \blue[3]_i_107_n_0\ : STD_LOGIC;
  signal \blue[3]_i_108_n_0\ : STD_LOGIC;
  signal \blue[3]_i_109_n_0\ : STD_LOGIC;
  signal \blue[3]_i_110_n_0\ : STD_LOGIC;
  signal \blue[3]_i_111_n_0\ : STD_LOGIC;
  signal \blue[3]_i_112_n_0\ : STD_LOGIC;
  signal \blue[3]_i_113_n_0\ : STD_LOGIC;
  signal \blue[3]_i_114_n_0\ : STD_LOGIC;
  signal \blue[3]_i_115_n_0\ : STD_LOGIC;
  signal \blue[3]_i_116_n_0\ : STD_LOGIC;
  signal \blue[3]_i_117_n_0\ : STD_LOGIC;
  signal \blue[3]_i_118_n_0\ : STD_LOGIC;
  signal \blue[3]_i_119_n_0\ : STD_LOGIC;
  signal \blue[3]_i_4_n_0\ : STD_LOGIC;
  signal \blue[3]_i_56_n_0\ : STD_LOGIC;
  signal \blue[3]_i_57_n_0\ : STD_LOGIC;
  signal \blue[3]_i_58_n_0\ : STD_LOGIC;
  signal \blue[3]_i_59_n_0\ : STD_LOGIC;
  signal \blue[3]_i_5_n_0\ : STD_LOGIC;
  signal \blue[3]_i_60_n_0\ : STD_LOGIC;
  signal \blue[3]_i_61_n_0\ : STD_LOGIC;
  signal \blue[3]_i_62_n_0\ : STD_LOGIC;
  signal \blue[3]_i_63_n_0\ : STD_LOGIC;
  signal \blue[3]_i_64_n_0\ : STD_LOGIC;
  signal \blue[3]_i_65_n_0\ : STD_LOGIC;
  signal \blue[3]_i_66_n_0\ : STD_LOGIC;
  signal \blue[3]_i_67_n_0\ : STD_LOGIC;
  signal \blue[3]_i_68_n_0\ : STD_LOGIC;
  signal \blue[3]_i_69_n_0\ : STD_LOGIC;
  signal \blue[3]_i_6_n_0\ : STD_LOGIC;
  signal \blue[3]_i_70_n_0\ : STD_LOGIC;
  signal \blue[3]_i_71_n_0\ : STD_LOGIC;
  signal \blue[3]_i_72_n_0\ : STD_LOGIC;
  signal \blue[3]_i_73_n_0\ : STD_LOGIC;
  signal \blue[3]_i_74_n_0\ : STD_LOGIC;
  signal \blue[3]_i_75_n_0\ : STD_LOGIC;
  signal \blue[3]_i_76_n_0\ : STD_LOGIC;
  signal \blue[3]_i_77_n_0\ : STD_LOGIC;
  signal \blue[3]_i_78_n_0\ : STD_LOGIC;
  signal \blue[3]_i_79_n_0\ : STD_LOGIC;
  signal \blue[3]_i_7_n_0\ : STD_LOGIC;
  signal \blue[3]_i_80_n_0\ : STD_LOGIC;
  signal \blue[3]_i_81_n_0\ : STD_LOGIC;
  signal \blue[3]_i_82_n_0\ : STD_LOGIC;
  signal \blue[3]_i_83_n_0\ : STD_LOGIC;
  signal \blue[3]_i_84_n_0\ : STD_LOGIC;
  signal \blue[3]_i_85_n_0\ : STD_LOGIC;
  signal \blue[3]_i_86_n_0\ : STD_LOGIC;
  signal \blue[3]_i_87_n_0\ : STD_LOGIC;
  signal \blue[3]_i_88_n_0\ : STD_LOGIC;
  signal \blue[3]_i_89_n_0\ : STD_LOGIC;
  signal \blue[3]_i_90_n_0\ : STD_LOGIC;
  signal \blue[3]_i_91_n_0\ : STD_LOGIC;
  signal \blue[3]_i_92_n_0\ : STD_LOGIC;
  signal \blue[3]_i_93_n_0\ : STD_LOGIC;
  signal \blue[3]_i_94_n_0\ : STD_LOGIC;
  signal \blue[3]_i_95_n_0\ : STD_LOGIC;
  signal \blue[3]_i_96_n_0\ : STD_LOGIC;
  signal \blue[3]_i_97_n_0\ : STD_LOGIC;
  signal \blue[3]_i_98_n_0\ : STD_LOGIC;
  signal \blue[3]_i_99_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_46_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_51_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \blue_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_34_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_44_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \blue_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_28_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_45_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_46_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_47_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_48_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_49_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_51_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_52_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_53_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_54_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_55_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \blue_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_28_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_29_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_31_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_36_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_38_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_40_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_41_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_43_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_44_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_45_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_46_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_48_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_49_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_50_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_51_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_52_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_53_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_54_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_55_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \blue_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \green[0]_i_100_n_0\ : STD_LOGIC;
  signal \green[0]_i_101_n_0\ : STD_LOGIC;
  signal \green[0]_i_102_n_0\ : STD_LOGIC;
  signal \green[0]_i_103_n_0\ : STD_LOGIC;
  signal \green[0]_i_104_n_0\ : STD_LOGIC;
  signal \green[0]_i_105_n_0\ : STD_LOGIC;
  signal \green[0]_i_106_n_0\ : STD_LOGIC;
  signal \green[0]_i_107_n_0\ : STD_LOGIC;
  signal \green[0]_i_108_n_0\ : STD_LOGIC;
  signal \green[0]_i_109_n_0\ : STD_LOGIC;
  signal \green[0]_i_110_n_0\ : STD_LOGIC;
  signal \green[0]_i_111_n_0\ : STD_LOGIC;
  signal \green[0]_i_112_n_0\ : STD_LOGIC;
  signal \green[0]_i_113_n_0\ : STD_LOGIC;
  signal \green[0]_i_114_n_0\ : STD_LOGIC;
  signal \green[0]_i_115_n_0\ : STD_LOGIC;
  signal \green[0]_i_116_n_0\ : STD_LOGIC;
  signal \green[0]_i_117_n_0\ : STD_LOGIC;
  signal \green[0]_i_118_n_0\ : STD_LOGIC;
  signal \green[0]_i_119_n_0\ : STD_LOGIC;
  signal \green[0]_i_4_n_0\ : STD_LOGIC;
  signal \green[0]_i_56_n_0\ : STD_LOGIC;
  signal \green[0]_i_57_n_0\ : STD_LOGIC;
  signal \green[0]_i_58_n_0\ : STD_LOGIC;
  signal \green[0]_i_59_n_0\ : STD_LOGIC;
  signal \green[0]_i_5_n_0\ : STD_LOGIC;
  signal \green[0]_i_60_n_0\ : STD_LOGIC;
  signal \green[0]_i_61_n_0\ : STD_LOGIC;
  signal \green[0]_i_62_n_0\ : STD_LOGIC;
  signal \green[0]_i_63_n_0\ : STD_LOGIC;
  signal \green[0]_i_64_n_0\ : STD_LOGIC;
  signal \green[0]_i_65_n_0\ : STD_LOGIC;
  signal \green[0]_i_66_n_0\ : STD_LOGIC;
  signal \green[0]_i_67_n_0\ : STD_LOGIC;
  signal \green[0]_i_68_n_0\ : STD_LOGIC;
  signal \green[0]_i_69_n_0\ : STD_LOGIC;
  signal \green[0]_i_6_n_0\ : STD_LOGIC;
  signal \green[0]_i_70_n_0\ : STD_LOGIC;
  signal \green[0]_i_71_n_0\ : STD_LOGIC;
  signal \green[0]_i_72_n_0\ : STD_LOGIC;
  signal \green[0]_i_73_n_0\ : STD_LOGIC;
  signal \green[0]_i_74_n_0\ : STD_LOGIC;
  signal \green[0]_i_75_n_0\ : STD_LOGIC;
  signal \green[0]_i_76_n_0\ : STD_LOGIC;
  signal \green[0]_i_77_n_0\ : STD_LOGIC;
  signal \green[0]_i_78_n_0\ : STD_LOGIC;
  signal \green[0]_i_79_n_0\ : STD_LOGIC;
  signal \green[0]_i_7_n_0\ : STD_LOGIC;
  signal \green[0]_i_80_n_0\ : STD_LOGIC;
  signal \green[0]_i_81_n_0\ : STD_LOGIC;
  signal \green[0]_i_82_n_0\ : STD_LOGIC;
  signal \green[0]_i_83_n_0\ : STD_LOGIC;
  signal \green[0]_i_84_n_0\ : STD_LOGIC;
  signal \green[0]_i_85_n_0\ : STD_LOGIC;
  signal \green[0]_i_86_n_0\ : STD_LOGIC;
  signal \green[0]_i_87_n_0\ : STD_LOGIC;
  signal \green[0]_i_88_n_0\ : STD_LOGIC;
  signal \green[0]_i_89_n_0\ : STD_LOGIC;
  signal \green[0]_i_90_n_0\ : STD_LOGIC;
  signal \green[0]_i_91_n_0\ : STD_LOGIC;
  signal \green[0]_i_92_n_0\ : STD_LOGIC;
  signal \green[0]_i_93_n_0\ : STD_LOGIC;
  signal \green[0]_i_94_n_0\ : STD_LOGIC;
  signal \green[0]_i_95_n_0\ : STD_LOGIC;
  signal \green[0]_i_96_n_0\ : STD_LOGIC;
  signal \green[0]_i_97_n_0\ : STD_LOGIC;
  signal \green[0]_i_98_n_0\ : STD_LOGIC;
  signal \green[0]_i_99_n_0\ : STD_LOGIC;
  signal \green[1]_i_100_n_0\ : STD_LOGIC;
  signal \green[1]_i_101_n_0\ : STD_LOGIC;
  signal \green[1]_i_102_n_0\ : STD_LOGIC;
  signal \green[1]_i_103_n_0\ : STD_LOGIC;
  signal \green[1]_i_104_n_0\ : STD_LOGIC;
  signal \green[1]_i_105_n_0\ : STD_LOGIC;
  signal \green[1]_i_106_n_0\ : STD_LOGIC;
  signal \green[1]_i_107_n_0\ : STD_LOGIC;
  signal \green[1]_i_108_n_0\ : STD_LOGIC;
  signal \green[1]_i_109_n_0\ : STD_LOGIC;
  signal \green[1]_i_110_n_0\ : STD_LOGIC;
  signal \green[1]_i_111_n_0\ : STD_LOGIC;
  signal \green[1]_i_112_n_0\ : STD_LOGIC;
  signal \green[1]_i_113_n_0\ : STD_LOGIC;
  signal \green[1]_i_114_n_0\ : STD_LOGIC;
  signal \green[1]_i_115_n_0\ : STD_LOGIC;
  signal \green[1]_i_116_n_0\ : STD_LOGIC;
  signal \green[1]_i_117_n_0\ : STD_LOGIC;
  signal \green[1]_i_118_n_0\ : STD_LOGIC;
  signal \green[1]_i_119_n_0\ : STD_LOGIC;
  signal \green[1]_i_4_n_0\ : STD_LOGIC;
  signal \green[1]_i_56_n_0\ : STD_LOGIC;
  signal \green[1]_i_57_n_0\ : STD_LOGIC;
  signal \green[1]_i_58_n_0\ : STD_LOGIC;
  signal \green[1]_i_59_n_0\ : STD_LOGIC;
  signal \green[1]_i_5_n_0\ : STD_LOGIC;
  signal \green[1]_i_60_n_0\ : STD_LOGIC;
  signal \green[1]_i_61_n_0\ : STD_LOGIC;
  signal \green[1]_i_62_n_0\ : STD_LOGIC;
  signal \green[1]_i_63_n_0\ : STD_LOGIC;
  signal \green[1]_i_64_n_0\ : STD_LOGIC;
  signal \green[1]_i_65_n_0\ : STD_LOGIC;
  signal \green[1]_i_66_n_0\ : STD_LOGIC;
  signal \green[1]_i_67_n_0\ : STD_LOGIC;
  signal \green[1]_i_68_n_0\ : STD_LOGIC;
  signal \green[1]_i_69_n_0\ : STD_LOGIC;
  signal \green[1]_i_6_n_0\ : STD_LOGIC;
  signal \green[1]_i_70_n_0\ : STD_LOGIC;
  signal \green[1]_i_71_n_0\ : STD_LOGIC;
  signal \green[1]_i_72_n_0\ : STD_LOGIC;
  signal \green[1]_i_73_n_0\ : STD_LOGIC;
  signal \green[1]_i_74_n_0\ : STD_LOGIC;
  signal \green[1]_i_75_n_0\ : STD_LOGIC;
  signal \green[1]_i_76_n_0\ : STD_LOGIC;
  signal \green[1]_i_77_n_0\ : STD_LOGIC;
  signal \green[1]_i_78_n_0\ : STD_LOGIC;
  signal \green[1]_i_79_n_0\ : STD_LOGIC;
  signal \green[1]_i_7_n_0\ : STD_LOGIC;
  signal \green[1]_i_80_n_0\ : STD_LOGIC;
  signal \green[1]_i_81_n_0\ : STD_LOGIC;
  signal \green[1]_i_82_n_0\ : STD_LOGIC;
  signal \green[1]_i_83_n_0\ : STD_LOGIC;
  signal \green[1]_i_84_n_0\ : STD_LOGIC;
  signal \green[1]_i_85_n_0\ : STD_LOGIC;
  signal \green[1]_i_86_n_0\ : STD_LOGIC;
  signal \green[1]_i_87_n_0\ : STD_LOGIC;
  signal \green[1]_i_88_n_0\ : STD_LOGIC;
  signal \green[1]_i_89_n_0\ : STD_LOGIC;
  signal \green[1]_i_90_n_0\ : STD_LOGIC;
  signal \green[1]_i_91_n_0\ : STD_LOGIC;
  signal \green[1]_i_92_n_0\ : STD_LOGIC;
  signal \green[1]_i_93_n_0\ : STD_LOGIC;
  signal \green[1]_i_94_n_0\ : STD_LOGIC;
  signal \green[1]_i_95_n_0\ : STD_LOGIC;
  signal \green[1]_i_96_n_0\ : STD_LOGIC;
  signal \green[1]_i_97_n_0\ : STD_LOGIC;
  signal \green[1]_i_98_n_0\ : STD_LOGIC;
  signal \green[1]_i_99_n_0\ : STD_LOGIC;
  signal \green[2]_i_100_n_0\ : STD_LOGIC;
  signal \green[2]_i_101_n_0\ : STD_LOGIC;
  signal \green[2]_i_102_n_0\ : STD_LOGIC;
  signal \green[2]_i_103_n_0\ : STD_LOGIC;
  signal \green[2]_i_104_n_0\ : STD_LOGIC;
  signal \green[2]_i_105_n_0\ : STD_LOGIC;
  signal \green[2]_i_106_n_0\ : STD_LOGIC;
  signal \green[2]_i_107_n_0\ : STD_LOGIC;
  signal \green[2]_i_108_n_0\ : STD_LOGIC;
  signal \green[2]_i_109_n_0\ : STD_LOGIC;
  signal \green[2]_i_110_n_0\ : STD_LOGIC;
  signal \green[2]_i_111_n_0\ : STD_LOGIC;
  signal \green[2]_i_112_n_0\ : STD_LOGIC;
  signal \green[2]_i_113_n_0\ : STD_LOGIC;
  signal \green[2]_i_114_n_0\ : STD_LOGIC;
  signal \green[2]_i_115_n_0\ : STD_LOGIC;
  signal \green[2]_i_116_n_0\ : STD_LOGIC;
  signal \green[2]_i_117_n_0\ : STD_LOGIC;
  signal \green[2]_i_118_n_0\ : STD_LOGIC;
  signal \green[2]_i_119_n_0\ : STD_LOGIC;
  signal \green[2]_i_4_n_0\ : STD_LOGIC;
  signal \green[2]_i_56_n_0\ : STD_LOGIC;
  signal \green[2]_i_57_n_0\ : STD_LOGIC;
  signal \green[2]_i_58_n_0\ : STD_LOGIC;
  signal \green[2]_i_59_n_0\ : STD_LOGIC;
  signal \green[2]_i_5_n_0\ : STD_LOGIC;
  signal \green[2]_i_60_n_0\ : STD_LOGIC;
  signal \green[2]_i_61_n_0\ : STD_LOGIC;
  signal \green[2]_i_62_n_0\ : STD_LOGIC;
  signal \green[2]_i_63_n_0\ : STD_LOGIC;
  signal \green[2]_i_64_n_0\ : STD_LOGIC;
  signal \green[2]_i_65_n_0\ : STD_LOGIC;
  signal \green[2]_i_66_n_0\ : STD_LOGIC;
  signal \green[2]_i_67_n_0\ : STD_LOGIC;
  signal \green[2]_i_68_n_0\ : STD_LOGIC;
  signal \green[2]_i_69_n_0\ : STD_LOGIC;
  signal \green[2]_i_6_n_0\ : STD_LOGIC;
  signal \green[2]_i_70_n_0\ : STD_LOGIC;
  signal \green[2]_i_71_n_0\ : STD_LOGIC;
  signal \green[2]_i_72_n_0\ : STD_LOGIC;
  signal \green[2]_i_73_n_0\ : STD_LOGIC;
  signal \green[2]_i_74_n_0\ : STD_LOGIC;
  signal \green[2]_i_75_n_0\ : STD_LOGIC;
  signal \green[2]_i_76_n_0\ : STD_LOGIC;
  signal \green[2]_i_77_n_0\ : STD_LOGIC;
  signal \green[2]_i_78_n_0\ : STD_LOGIC;
  signal \green[2]_i_79_n_0\ : STD_LOGIC;
  signal \green[2]_i_7_n_0\ : STD_LOGIC;
  signal \green[2]_i_80_n_0\ : STD_LOGIC;
  signal \green[2]_i_81_n_0\ : STD_LOGIC;
  signal \green[2]_i_82_n_0\ : STD_LOGIC;
  signal \green[2]_i_83_n_0\ : STD_LOGIC;
  signal \green[2]_i_84_n_0\ : STD_LOGIC;
  signal \green[2]_i_85_n_0\ : STD_LOGIC;
  signal \green[2]_i_86_n_0\ : STD_LOGIC;
  signal \green[2]_i_87_n_0\ : STD_LOGIC;
  signal \green[2]_i_88_n_0\ : STD_LOGIC;
  signal \green[2]_i_89_n_0\ : STD_LOGIC;
  signal \green[2]_i_90_n_0\ : STD_LOGIC;
  signal \green[2]_i_91_n_0\ : STD_LOGIC;
  signal \green[2]_i_92_n_0\ : STD_LOGIC;
  signal \green[2]_i_93_n_0\ : STD_LOGIC;
  signal \green[2]_i_94_n_0\ : STD_LOGIC;
  signal \green[2]_i_95_n_0\ : STD_LOGIC;
  signal \green[2]_i_96_n_0\ : STD_LOGIC;
  signal \green[2]_i_97_n_0\ : STD_LOGIC;
  signal \green[2]_i_98_n_0\ : STD_LOGIC;
  signal \green[2]_i_99_n_0\ : STD_LOGIC;
  signal \green[3]_i_100_n_0\ : STD_LOGIC;
  signal \green[3]_i_101_n_0\ : STD_LOGIC;
  signal \green[3]_i_102_n_0\ : STD_LOGIC;
  signal \green[3]_i_103_n_0\ : STD_LOGIC;
  signal \green[3]_i_104_n_0\ : STD_LOGIC;
  signal \green[3]_i_105_n_0\ : STD_LOGIC;
  signal \green[3]_i_106_n_0\ : STD_LOGIC;
  signal \green[3]_i_107_n_0\ : STD_LOGIC;
  signal \green[3]_i_108_n_0\ : STD_LOGIC;
  signal \green[3]_i_109_n_0\ : STD_LOGIC;
  signal \green[3]_i_110_n_0\ : STD_LOGIC;
  signal \green[3]_i_111_n_0\ : STD_LOGIC;
  signal \green[3]_i_112_n_0\ : STD_LOGIC;
  signal \green[3]_i_113_n_0\ : STD_LOGIC;
  signal \green[3]_i_114_n_0\ : STD_LOGIC;
  signal \green[3]_i_115_n_0\ : STD_LOGIC;
  signal \green[3]_i_116_n_0\ : STD_LOGIC;
  signal \green[3]_i_117_n_0\ : STD_LOGIC;
  signal \green[3]_i_118_n_0\ : STD_LOGIC;
  signal \green[3]_i_119_n_0\ : STD_LOGIC;
  signal \green[3]_i_4_n_0\ : STD_LOGIC;
  signal \green[3]_i_56_n_0\ : STD_LOGIC;
  signal \green[3]_i_57_n_0\ : STD_LOGIC;
  signal \green[3]_i_58_n_0\ : STD_LOGIC;
  signal \green[3]_i_59_n_0\ : STD_LOGIC;
  signal \green[3]_i_5_n_0\ : STD_LOGIC;
  signal \green[3]_i_60_n_0\ : STD_LOGIC;
  signal \green[3]_i_61_n_0\ : STD_LOGIC;
  signal \green[3]_i_62_n_0\ : STD_LOGIC;
  signal \green[3]_i_63_n_0\ : STD_LOGIC;
  signal \green[3]_i_64_n_0\ : STD_LOGIC;
  signal \green[3]_i_65_n_0\ : STD_LOGIC;
  signal \green[3]_i_66_n_0\ : STD_LOGIC;
  signal \green[3]_i_67_n_0\ : STD_LOGIC;
  signal \green[3]_i_68_n_0\ : STD_LOGIC;
  signal \green[3]_i_69_n_0\ : STD_LOGIC;
  signal \green[3]_i_6_n_0\ : STD_LOGIC;
  signal \green[3]_i_70_n_0\ : STD_LOGIC;
  signal \green[3]_i_71_n_0\ : STD_LOGIC;
  signal \green[3]_i_72_n_0\ : STD_LOGIC;
  signal \green[3]_i_73_n_0\ : STD_LOGIC;
  signal \green[3]_i_74_n_0\ : STD_LOGIC;
  signal \green[3]_i_75_n_0\ : STD_LOGIC;
  signal \green[3]_i_76_n_0\ : STD_LOGIC;
  signal \green[3]_i_77_n_0\ : STD_LOGIC;
  signal \green[3]_i_78_n_0\ : STD_LOGIC;
  signal \green[3]_i_79_n_0\ : STD_LOGIC;
  signal \green[3]_i_7_n_0\ : STD_LOGIC;
  signal \green[3]_i_80_n_0\ : STD_LOGIC;
  signal \green[3]_i_81_n_0\ : STD_LOGIC;
  signal \green[3]_i_82_n_0\ : STD_LOGIC;
  signal \green[3]_i_83_n_0\ : STD_LOGIC;
  signal \green[3]_i_84_n_0\ : STD_LOGIC;
  signal \green[3]_i_85_n_0\ : STD_LOGIC;
  signal \green[3]_i_86_n_0\ : STD_LOGIC;
  signal \green[3]_i_87_n_0\ : STD_LOGIC;
  signal \green[3]_i_88_n_0\ : STD_LOGIC;
  signal \green[3]_i_89_n_0\ : STD_LOGIC;
  signal \green[3]_i_90_n_0\ : STD_LOGIC;
  signal \green[3]_i_91_n_0\ : STD_LOGIC;
  signal \green[3]_i_92_n_0\ : STD_LOGIC;
  signal \green[3]_i_93_n_0\ : STD_LOGIC;
  signal \green[3]_i_94_n_0\ : STD_LOGIC;
  signal \green[3]_i_95_n_0\ : STD_LOGIC;
  signal \green[3]_i_96_n_0\ : STD_LOGIC;
  signal \green[3]_i_97_n_0\ : STD_LOGIC;
  signal \green[3]_i_98_n_0\ : STD_LOGIC;
  signal \green[3]_i_99_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_46_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_51_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \green_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_34_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_44_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \green_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_28_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_45_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_46_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_47_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_48_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_49_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_51_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_52_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_53_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_54_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_55_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \green_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_28_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_29_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_31_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_36_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_38_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_40_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_41_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_43_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_44_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_45_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_46_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_48_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_49_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_50_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_51_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_52_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_53_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_54_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_55_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \green_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \red[0]_i_100_n_0\ : STD_LOGIC;
  signal \red[0]_i_101_n_0\ : STD_LOGIC;
  signal \red[0]_i_102_n_0\ : STD_LOGIC;
  signal \red[0]_i_103_n_0\ : STD_LOGIC;
  signal \red[0]_i_104_n_0\ : STD_LOGIC;
  signal \red[0]_i_105_n_0\ : STD_LOGIC;
  signal \red[0]_i_106_n_0\ : STD_LOGIC;
  signal \red[0]_i_107_n_0\ : STD_LOGIC;
  signal \red[0]_i_108_n_0\ : STD_LOGIC;
  signal \red[0]_i_109_n_0\ : STD_LOGIC;
  signal \red[0]_i_110_n_0\ : STD_LOGIC;
  signal \red[0]_i_111_n_0\ : STD_LOGIC;
  signal \red[0]_i_112_n_0\ : STD_LOGIC;
  signal \red[0]_i_113_n_0\ : STD_LOGIC;
  signal \red[0]_i_114_n_0\ : STD_LOGIC;
  signal \red[0]_i_115_n_0\ : STD_LOGIC;
  signal \red[0]_i_116_n_0\ : STD_LOGIC;
  signal \red[0]_i_117_n_0\ : STD_LOGIC;
  signal \red[0]_i_118_n_0\ : STD_LOGIC;
  signal \red[0]_i_119_n_0\ : STD_LOGIC;
  signal \red[0]_i_4_n_0\ : STD_LOGIC;
  signal \red[0]_i_56_n_0\ : STD_LOGIC;
  signal \red[0]_i_57_n_0\ : STD_LOGIC;
  signal \red[0]_i_58_n_0\ : STD_LOGIC;
  signal \red[0]_i_59_n_0\ : STD_LOGIC;
  signal \red[0]_i_5_n_0\ : STD_LOGIC;
  signal \red[0]_i_60_n_0\ : STD_LOGIC;
  signal \red[0]_i_61_n_0\ : STD_LOGIC;
  signal \red[0]_i_62_n_0\ : STD_LOGIC;
  signal \red[0]_i_63_n_0\ : STD_LOGIC;
  signal \red[0]_i_64_n_0\ : STD_LOGIC;
  signal \red[0]_i_65_n_0\ : STD_LOGIC;
  signal \red[0]_i_66_n_0\ : STD_LOGIC;
  signal \red[0]_i_67_n_0\ : STD_LOGIC;
  signal \red[0]_i_68_n_0\ : STD_LOGIC;
  signal \red[0]_i_69_n_0\ : STD_LOGIC;
  signal \red[0]_i_6_n_0\ : STD_LOGIC;
  signal \red[0]_i_70_n_0\ : STD_LOGIC;
  signal \red[0]_i_71_n_0\ : STD_LOGIC;
  signal \red[0]_i_72_n_0\ : STD_LOGIC;
  signal \red[0]_i_73_n_0\ : STD_LOGIC;
  signal \red[0]_i_74_n_0\ : STD_LOGIC;
  signal \red[0]_i_75_n_0\ : STD_LOGIC;
  signal \red[0]_i_76_n_0\ : STD_LOGIC;
  signal \red[0]_i_77_n_0\ : STD_LOGIC;
  signal \red[0]_i_78_n_0\ : STD_LOGIC;
  signal \red[0]_i_79_n_0\ : STD_LOGIC;
  signal \red[0]_i_7_n_0\ : STD_LOGIC;
  signal \red[0]_i_80_n_0\ : STD_LOGIC;
  signal \red[0]_i_81_n_0\ : STD_LOGIC;
  signal \red[0]_i_82_n_0\ : STD_LOGIC;
  signal \red[0]_i_83_n_0\ : STD_LOGIC;
  signal \red[0]_i_84_n_0\ : STD_LOGIC;
  signal \red[0]_i_85_n_0\ : STD_LOGIC;
  signal \red[0]_i_86_n_0\ : STD_LOGIC;
  signal \red[0]_i_87_n_0\ : STD_LOGIC;
  signal \red[0]_i_88_n_0\ : STD_LOGIC;
  signal \red[0]_i_89_n_0\ : STD_LOGIC;
  signal \red[0]_i_90_n_0\ : STD_LOGIC;
  signal \red[0]_i_91_n_0\ : STD_LOGIC;
  signal \red[0]_i_92_n_0\ : STD_LOGIC;
  signal \red[0]_i_93_n_0\ : STD_LOGIC;
  signal \red[0]_i_94_n_0\ : STD_LOGIC;
  signal \red[0]_i_95_n_0\ : STD_LOGIC;
  signal \red[0]_i_96_n_0\ : STD_LOGIC;
  signal \red[0]_i_97_n_0\ : STD_LOGIC;
  signal \red[0]_i_98_n_0\ : STD_LOGIC;
  signal \red[0]_i_99_n_0\ : STD_LOGIC;
  signal \red[1]_i_100_n_0\ : STD_LOGIC;
  signal \red[1]_i_101_n_0\ : STD_LOGIC;
  signal \red[1]_i_102_n_0\ : STD_LOGIC;
  signal \red[1]_i_103_n_0\ : STD_LOGIC;
  signal \red[1]_i_104_n_0\ : STD_LOGIC;
  signal \red[1]_i_105_n_0\ : STD_LOGIC;
  signal \red[1]_i_106_n_0\ : STD_LOGIC;
  signal \red[1]_i_107_n_0\ : STD_LOGIC;
  signal \red[1]_i_108_n_0\ : STD_LOGIC;
  signal \red[1]_i_109_n_0\ : STD_LOGIC;
  signal \red[1]_i_110_n_0\ : STD_LOGIC;
  signal \red[1]_i_111_n_0\ : STD_LOGIC;
  signal \red[1]_i_112_n_0\ : STD_LOGIC;
  signal \red[1]_i_113_n_0\ : STD_LOGIC;
  signal \red[1]_i_114_n_0\ : STD_LOGIC;
  signal \red[1]_i_115_n_0\ : STD_LOGIC;
  signal \red[1]_i_116_n_0\ : STD_LOGIC;
  signal \red[1]_i_117_n_0\ : STD_LOGIC;
  signal \red[1]_i_118_n_0\ : STD_LOGIC;
  signal \red[1]_i_119_n_0\ : STD_LOGIC;
  signal \red[1]_i_4_n_0\ : STD_LOGIC;
  signal \red[1]_i_56_n_0\ : STD_LOGIC;
  signal \red[1]_i_57_n_0\ : STD_LOGIC;
  signal \red[1]_i_58_n_0\ : STD_LOGIC;
  signal \red[1]_i_59_n_0\ : STD_LOGIC;
  signal \red[1]_i_5_n_0\ : STD_LOGIC;
  signal \red[1]_i_60_n_0\ : STD_LOGIC;
  signal \red[1]_i_61_n_0\ : STD_LOGIC;
  signal \red[1]_i_62_n_0\ : STD_LOGIC;
  signal \red[1]_i_63_n_0\ : STD_LOGIC;
  signal \red[1]_i_64_n_0\ : STD_LOGIC;
  signal \red[1]_i_65_n_0\ : STD_LOGIC;
  signal \red[1]_i_66_n_0\ : STD_LOGIC;
  signal \red[1]_i_67_n_0\ : STD_LOGIC;
  signal \red[1]_i_68_n_0\ : STD_LOGIC;
  signal \red[1]_i_69_n_0\ : STD_LOGIC;
  signal \red[1]_i_6_n_0\ : STD_LOGIC;
  signal \red[1]_i_70_n_0\ : STD_LOGIC;
  signal \red[1]_i_71_n_0\ : STD_LOGIC;
  signal \red[1]_i_72_n_0\ : STD_LOGIC;
  signal \red[1]_i_73_n_0\ : STD_LOGIC;
  signal \red[1]_i_74_n_0\ : STD_LOGIC;
  signal \red[1]_i_75_n_0\ : STD_LOGIC;
  signal \red[1]_i_76_n_0\ : STD_LOGIC;
  signal \red[1]_i_77_n_0\ : STD_LOGIC;
  signal \red[1]_i_78_n_0\ : STD_LOGIC;
  signal \red[1]_i_79_n_0\ : STD_LOGIC;
  signal \red[1]_i_7_n_0\ : STD_LOGIC;
  signal \red[1]_i_80_n_0\ : STD_LOGIC;
  signal \red[1]_i_81_n_0\ : STD_LOGIC;
  signal \red[1]_i_82_n_0\ : STD_LOGIC;
  signal \red[1]_i_83_n_0\ : STD_LOGIC;
  signal \red[1]_i_84_n_0\ : STD_LOGIC;
  signal \red[1]_i_85_n_0\ : STD_LOGIC;
  signal \red[1]_i_86_n_0\ : STD_LOGIC;
  signal \red[1]_i_87_n_0\ : STD_LOGIC;
  signal \red[1]_i_88_n_0\ : STD_LOGIC;
  signal \red[1]_i_89_n_0\ : STD_LOGIC;
  signal \red[1]_i_90_n_0\ : STD_LOGIC;
  signal \red[1]_i_91_n_0\ : STD_LOGIC;
  signal \red[1]_i_92_n_0\ : STD_LOGIC;
  signal \red[1]_i_93_n_0\ : STD_LOGIC;
  signal \red[1]_i_94_n_0\ : STD_LOGIC;
  signal \red[1]_i_95_n_0\ : STD_LOGIC;
  signal \red[1]_i_96_n_0\ : STD_LOGIC;
  signal \red[1]_i_97_n_0\ : STD_LOGIC;
  signal \red[1]_i_98_n_0\ : STD_LOGIC;
  signal \red[1]_i_99_n_0\ : STD_LOGIC;
  signal \red[2]_i_100_n_0\ : STD_LOGIC;
  signal \red[2]_i_101_n_0\ : STD_LOGIC;
  signal \red[2]_i_102_n_0\ : STD_LOGIC;
  signal \red[2]_i_103_n_0\ : STD_LOGIC;
  signal \red[2]_i_104_n_0\ : STD_LOGIC;
  signal \red[2]_i_105_n_0\ : STD_LOGIC;
  signal \red[2]_i_106_n_0\ : STD_LOGIC;
  signal \red[2]_i_107_n_0\ : STD_LOGIC;
  signal \red[2]_i_108_n_0\ : STD_LOGIC;
  signal \red[2]_i_109_n_0\ : STD_LOGIC;
  signal \red[2]_i_110_n_0\ : STD_LOGIC;
  signal \red[2]_i_111_n_0\ : STD_LOGIC;
  signal \red[2]_i_112_n_0\ : STD_LOGIC;
  signal \red[2]_i_113_n_0\ : STD_LOGIC;
  signal \red[2]_i_114_n_0\ : STD_LOGIC;
  signal \red[2]_i_115_n_0\ : STD_LOGIC;
  signal \red[2]_i_116_n_0\ : STD_LOGIC;
  signal \red[2]_i_117_n_0\ : STD_LOGIC;
  signal \red[2]_i_118_n_0\ : STD_LOGIC;
  signal \red[2]_i_119_n_0\ : STD_LOGIC;
  signal \red[2]_i_4_n_0\ : STD_LOGIC;
  signal \red[2]_i_56_n_0\ : STD_LOGIC;
  signal \red[2]_i_57_n_0\ : STD_LOGIC;
  signal \red[2]_i_58_n_0\ : STD_LOGIC;
  signal \red[2]_i_59_n_0\ : STD_LOGIC;
  signal \red[2]_i_5_n_0\ : STD_LOGIC;
  signal \red[2]_i_60_n_0\ : STD_LOGIC;
  signal \red[2]_i_61_n_0\ : STD_LOGIC;
  signal \red[2]_i_62_n_0\ : STD_LOGIC;
  signal \red[2]_i_63_n_0\ : STD_LOGIC;
  signal \red[2]_i_64_n_0\ : STD_LOGIC;
  signal \red[2]_i_65_n_0\ : STD_LOGIC;
  signal \red[2]_i_66_n_0\ : STD_LOGIC;
  signal \red[2]_i_67_n_0\ : STD_LOGIC;
  signal \red[2]_i_68_n_0\ : STD_LOGIC;
  signal \red[2]_i_69_n_0\ : STD_LOGIC;
  signal \red[2]_i_6_n_0\ : STD_LOGIC;
  signal \red[2]_i_70_n_0\ : STD_LOGIC;
  signal \red[2]_i_71_n_0\ : STD_LOGIC;
  signal \red[2]_i_72_n_0\ : STD_LOGIC;
  signal \red[2]_i_73_n_0\ : STD_LOGIC;
  signal \red[2]_i_74_n_0\ : STD_LOGIC;
  signal \red[2]_i_75_n_0\ : STD_LOGIC;
  signal \red[2]_i_76_n_0\ : STD_LOGIC;
  signal \red[2]_i_77_n_0\ : STD_LOGIC;
  signal \red[2]_i_78_n_0\ : STD_LOGIC;
  signal \red[2]_i_79_n_0\ : STD_LOGIC;
  signal \red[2]_i_7_n_0\ : STD_LOGIC;
  signal \red[2]_i_80_n_0\ : STD_LOGIC;
  signal \red[2]_i_81_n_0\ : STD_LOGIC;
  signal \red[2]_i_82_n_0\ : STD_LOGIC;
  signal \red[2]_i_83_n_0\ : STD_LOGIC;
  signal \red[2]_i_84_n_0\ : STD_LOGIC;
  signal \red[2]_i_85_n_0\ : STD_LOGIC;
  signal \red[2]_i_86_n_0\ : STD_LOGIC;
  signal \red[2]_i_87_n_0\ : STD_LOGIC;
  signal \red[2]_i_88_n_0\ : STD_LOGIC;
  signal \red[2]_i_89_n_0\ : STD_LOGIC;
  signal \red[2]_i_90_n_0\ : STD_LOGIC;
  signal \red[2]_i_91_n_0\ : STD_LOGIC;
  signal \red[2]_i_92_n_0\ : STD_LOGIC;
  signal \red[2]_i_93_n_0\ : STD_LOGIC;
  signal \red[2]_i_94_n_0\ : STD_LOGIC;
  signal \red[2]_i_95_n_0\ : STD_LOGIC;
  signal \red[2]_i_96_n_0\ : STD_LOGIC;
  signal \red[2]_i_97_n_0\ : STD_LOGIC;
  signal \red[2]_i_98_n_0\ : STD_LOGIC;
  signal \red[2]_i_99_n_0\ : STD_LOGIC;
  signal \red[3]_i_100_n_0\ : STD_LOGIC;
  signal \red[3]_i_101_n_0\ : STD_LOGIC;
  signal \red[3]_i_102_n_0\ : STD_LOGIC;
  signal \red[3]_i_103_n_0\ : STD_LOGIC;
  signal \red[3]_i_104_n_0\ : STD_LOGIC;
  signal \red[3]_i_105_n_0\ : STD_LOGIC;
  signal \red[3]_i_106_n_0\ : STD_LOGIC;
  signal \red[3]_i_107_n_0\ : STD_LOGIC;
  signal \red[3]_i_108_n_0\ : STD_LOGIC;
  signal \red[3]_i_109_n_0\ : STD_LOGIC;
  signal \red[3]_i_10_n_0\ : STD_LOGIC;
  signal \red[3]_i_110_n_0\ : STD_LOGIC;
  signal \red[3]_i_111_n_0\ : STD_LOGIC;
  signal \red[3]_i_112_n_0\ : STD_LOGIC;
  signal \red[3]_i_113_n_0\ : STD_LOGIC;
  signal \red[3]_i_114_n_0\ : STD_LOGIC;
  signal \red[3]_i_115_n_0\ : STD_LOGIC;
  signal \red[3]_i_116_n_0\ : STD_LOGIC;
  signal \red[3]_i_117_n_0\ : STD_LOGIC;
  signal \red[3]_i_118_n_0\ : STD_LOGIC;
  signal \red[3]_i_119_n_0\ : STD_LOGIC;
  signal \red[3]_i_11_n_0\ : STD_LOGIC;
  signal \red[3]_i_120_n_0\ : STD_LOGIC;
  signal \red[3]_i_121_n_0\ : STD_LOGIC;
  signal \red[3]_i_122_n_0\ : STD_LOGIC;
  signal \red[3]_i_123_n_0\ : STD_LOGIC;
  signal \red[3]_i_60_n_0\ : STD_LOGIC;
  signal \red[3]_i_61_n_0\ : STD_LOGIC;
  signal \red[3]_i_62_n_0\ : STD_LOGIC;
  signal \red[3]_i_63_n_0\ : STD_LOGIC;
  signal \red[3]_i_64_n_0\ : STD_LOGIC;
  signal \red[3]_i_65_n_0\ : STD_LOGIC;
  signal \red[3]_i_66_n_0\ : STD_LOGIC;
  signal \red[3]_i_67_n_0\ : STD_LOGIC;
  signal \red[3]_i_68_n_0\ : STD_LOGIC;
  signal \red[3]_i_69_n_0\ : STD_LOGIC;
  signal \red[3]_i_70_n_0\ : STD_LOGIC;
  signal \red[3]_i_71_n_0\ : STD_LOGIC;
  signal \red[3]_i_72_n_0\ : STD_LOGIC;
  signal \red[3]_i_73_n_0\ : STD_LOGIC;
  signal \red[3]_i_74_n_0\ : STD_LOGIC;
  signal \red[3]_i_75_n_0\ : STD_LOGIC;
  signal \red[3]_i_76_n_0\ : STD_LOGIC;
  signal \red[3]_i_77_n_0\ : STD_LOGIC;
  signal \red[3]_i_78_n_0\ : STD_LOGIC;
  signal \red[3]_i_79_n_0\ : STD_LOGIC;
  signal \red[3]_i_80_n_0\ : STD_LOGIC;
  signal \red[3]_i_81_n_0\ : STD_LOGIC;
  signal \red[3]_i_82_n_0\ : STD_LOGIC;
  signal \red[3]_i_83_n_0\ : STD_LOGIC;
  signal \red[3]_i_84_n_0\ : STD_LOGIC;
  signal \red[3]_i_85_n_0\ : STD_LOGIC;
  signal \red[3]_i_86_n_0\ : STD_LOGIC;
  signal \red[3]_i_87_n_0\ : STD_LOGIC;
  signal \red[3]_i_88_n_0\ : STD_LOGIC;
  signal \red[3]_i_89_n_0\ : STD_LOGIC;
  signal \red[3]_i_8_n_0\ : STD_LOGIC;
  signal \red[3]_i_90_n_0\ : STD_LOGIC;
  signal \red[3]_i_91_n_0\ : STD_LOGIC;
  signal \red[3]_i_92_n_0\ : STD_LOGIC;
  signal \red[3]_i_93_n_0\ : STD_LOGIC;
  signal \red[3]_i_94_n_0\ : STD_LOGIC;
  signal \red[3]_i_95_n_0\ : STD_LOGIC;
  signal \red[3]_i_96_n_0\ : STD_LOGIC;
  signal \red[3]_i_97_n_0\ : STD_LOGIC;
  signal \red[3]_i_98_n_0\ : STD_LOGIC;
  signal \red[3]_i_99_n_0\ : STD_LOGIC;
  signal \red[3]_i_9_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_46_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_51_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \red_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_34_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_44_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_54_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_55_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \red_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_28_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_45_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_46_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_47_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_48_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_49_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_51_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_52_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_53_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_54_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_55_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \red_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_28_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_29_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_31_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_36_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_38_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_40_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_41_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_43_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_44_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_45_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_46_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_48_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_49_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_50_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_51_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_52_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_53_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_54_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_55_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_56_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_57_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_58_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_59_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \red_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal vga_memory_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_0_63_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_0_63_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_0_63_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_0_63_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_0_63_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_0_63_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_0_63_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10048_10111_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10112_10175_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10176_10239_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10240_10303_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1024_1087_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10304_10367_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10368_10431_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10432_10495_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10496_10559_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10560_10623_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10624_10687_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10688_10751_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10752_10815_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10816_10879_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10880_10943_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1088_1151_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_10944_11007_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11008_11071_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11072_11135_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11136_11199_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11200_11263_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11264_11327_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11328_11391_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11392_11455_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11456_11519_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11520_11583_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1152_1215_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11584_11647_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11648_11711_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11712_11775_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11776_11839_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11840_11903_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11904_11967_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_11968_12031_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12032_12095_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12096_12159_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12160_12223_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1216_1279_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12224_12287_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12288_12351_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12352_12415_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12416_12479_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12480_12543_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12544_12607_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12608_12671_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12672_12735_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12736_12799_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12800_12863_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1280_1343_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12864_12927_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_128_191_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_128_191_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_128_191_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_128_191_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_128_191_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_128_191_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_128_191_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12928_12991_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_12992_13055_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13056_13119_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13120_13183_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13184_13247_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13248_13311_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13312_13375_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13376_13439_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13440_13503_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1344_1407_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13504_13567_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13568_13631_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13632_13695_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13696_13759_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13760_13823_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13824_13887_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13888_13951_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_13952_14015_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14016_14079_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14080_14143_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1408_1471_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14144_14207_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14208_14271_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14272_14335_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14336_14399_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14400_14463_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14464_14527_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14528_14591_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14592_14655_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14656_14719_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14720_14783_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1472_1535_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14784_14847_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14848_14911_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14912_14975_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_14976_15039_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15040_15103_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15104_15167_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15168_15231_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15232_15295_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15296_15359_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15360_15423_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1536_1599_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15424_15487_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15488_15551_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15552_15615_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15616_15679_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15680_15743_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15744_15807_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15808_15871_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15872_15935_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_15936_15999_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_16000_16063_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1600_1663_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_16064_16127_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_16128_16191_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_16192_16255_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_16256_16319_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_16320_16383_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1664_1727_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1728_1791_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1792_1855_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1856_1919_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1920_1983_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_192_255_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_192_255_0_2_i_3_n_0 : STD_LOGIC;
  signal vga_memory_reg_192_255_0_2_i_4_n_0 : STD_LOGIC;
  signal vga_memory_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_192_255_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_192_255_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_192_255_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_192_255_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_192_255_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_192_255_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_1984_2047_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2048_2111_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2112_2175_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2176_2239_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2240_2303_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2304_2367_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2368_2431_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2432_2495_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2496_2559_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2560_2623_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_256_319_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_256_319_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_256_319_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_256_319_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_256_319_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_256_319_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_256_319_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2624_2687_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2688_2751_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2752_2815_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2816_2879_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2880_2943_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_2944_3007_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3008_3071_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3072_3135_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3136_3199_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3200_3263_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_320_383_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_320_383_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_320_383_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_320_383_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_320_383_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_320_383_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_320_383_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3264_3327_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3328_3391_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3392_3455_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3456_3519_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3520_3583_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3584_3647_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3648_3711_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3712_3775_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3776_3839_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3840_3903_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_384_447_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_384_447_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_384_447_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_384_447_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_384_447_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_384_447_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_384_447_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3904_3967_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_3968_4031_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4032_4095_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4096_4159_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4160_4223_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4224_4287_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4288_4351_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4352_4415_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4416_4479_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4480_4543_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_448_511_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_448_511_0_2_i_3_n_0 : STD_LOGIC;
  signal vga_memory_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_448_511_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_448_511_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_448_511_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_448_511_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_448_511_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_448_511_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4544_4607_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4608_4671_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4672_4735_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4736_4799_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4800_4863_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4864_4927_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4928_4991_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_4992_5055_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5056_5119_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5120_5183_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_512_575_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_512_575_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_512_575_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_512_575_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_512_575_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_512_575_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_512_575_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_512_575_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5184_5247_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5248_5311_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5312_5375_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5376_5439_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5440_5503_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5504_5567_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5568_5631_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5632_5695_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5696_5759_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5760_5823_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_576_639_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_576_639_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_576_639_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_576_639_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_576_639_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_576_639_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_576_639_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_576_639_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5824_5887_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5888_5951_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_5952_6015_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6016_6079_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6080_6143_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6144_6207_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6208_6271_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6272_6335_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6336_6399_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6400_6463_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_640_703_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_640_703_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_640_703_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_640_703_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_640_703_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_640_703_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_640_703_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_640_703_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6464_6527_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_64_127_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_64_127_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_64_127_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_64_127_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_64_127_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_64_127_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_64_127_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6528_6591_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_0_2_i_3_n_0 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6592_6655_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6656_6719_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6720_6783_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6784_6847_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6848_6911_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6912_6975_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_6976_7039_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7040_7103_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_704_767_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_704_767_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_704_767_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_704_767_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_704_767_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_704_767_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_704_767_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_704_767_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7104_7167_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7168_7231_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7232_7295_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7296_7359_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7360_7423_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7424_7487_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7488_7551_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7552_7615_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7616_7679_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7680_7743_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_768_831_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_768_831_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_768_831_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_768_831_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_768_831_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_768_831_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_768_831_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_768_831_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7744_7807_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7808_7871_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7872_7935_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_7936_7999_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8000_8063_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8064_8127_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8128_8191_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8192_8255_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8256_8319_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8320_8383_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_832_895_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_832_895_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_832_895_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_832_895_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_832_895_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_832_895_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_832_895_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_832_895_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8384_8447_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8448_8511_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8512_8575_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8576_8639_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8640_8703_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8704_8767_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8768_8831_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8832_8895_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8896_8959_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_8960_9023_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_896_959_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_896_959_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_896_959_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_896_959_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_896_959_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_896_959_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_896_959_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_896_959_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9024_9087_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9088_9151_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9152_9215_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9216_9279_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9280_9343_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9344_9407_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9408_9471_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9472_9535_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9536_9599_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9600_9663_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_960_1023_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_960_1023_0_2_i_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_960_1023_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_960_1023_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_960_1023_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_960_1023_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_960_1023_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_960_1023_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9664_9727_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9728_9791_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9792_9855_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9856_9919_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9920_9983_9_11_n_2 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_0_2_i_1_n_0 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_0_2_n_0 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_0_2_n_1 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_0_2_n_2 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_3_5_n_0 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_3_5_n_1 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_3_5_n_2 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_6_8_n_0 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_6_8_n_1 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_6_8_n_2 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_9_11_n_0 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_9_11_n_1 : STD_LOGIC;
  signal vga_memory_reg_9984_10047_9_11_n_2 : STD_LOGIC;
  signal NLW_vga_memory_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10048_10111_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10048_10111_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10048_10111_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10048_10111_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10112_10175_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10112_10175_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10112_10175_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10112_10175_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10176_10239_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10176_10239_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10176_10239_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10176_10239_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10240_10303_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10240_10303_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10240_10303_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10240_10303_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1024_1087_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1024_1087_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10304_10367_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10304_10367_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10304_10367_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10304_10367_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10368_10431_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10368_10431_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10368_10431_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10368_10431_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10432_10495_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10432_10495_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10432_10495_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10432_10495_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10496_10559_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10496_10559_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10496_10559_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10496_10559_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10560_10623_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10560_10623_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10560_10623_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10560_10623_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10624_10687_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10624_10687_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10624_10687_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10624_10687_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10688_10751_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10688_10751_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10688_10751_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10688_10751_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10752_10815_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10752_10815_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10752_10815_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10752_10815_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10816_10879_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10816_10879_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10816_10879_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10816_10879_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10880_10943_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10880_10943_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10880_10943_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10880_10943_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1088_1151_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1088_1151_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10944_11007_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10944_11007_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10944_11007_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_10944_11007_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11008_11071_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11008_11071_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11008_11071_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11008_11071_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11072_11135_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11072_11135_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11072_11135_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11072_11135_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11136_11199_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11136_11199_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11136_11199_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11136_11199_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11200_11263_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11200_11263_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11200_11263_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11200_11263_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11264_11327_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11264_11327_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11264_11327_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11264_11327_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11328_11391_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11328_11391_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11328_11391_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11328_11391_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11392_11455_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11392_11455_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11392_11455_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11392_11455_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11456_11519_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11456_11519_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11456_11519_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11456_11519_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11520_11583_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11520_11583_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11520_11583_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11520_11583_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1152_1215_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1152_1215_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11584_11647_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11584_11647_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11584_11647_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11584_11647_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11648_11711_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11648_11711_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11648_11711_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11648_11711_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11712_11775_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11712_11775_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11712_11775_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11712_11775_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11776_11839_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11776_11839_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11776_11839_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11776_11839_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11840_11903_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11840_11903_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11840_11903_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11840_11903_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11904_11967_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11904_11967_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11904_11967_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11904_11967_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11968_12031_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11968_12031_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11968_12031_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_11968_12031_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12032_12095_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12032_12095_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12032_12095_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12032_12095_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12096_12159_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12096_12159_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12096_12159_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12096_12159_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12160_12223_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12160_12223_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12160_12223_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12160_12223_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1216_1279_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1216_1279_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12224_12287_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12224_12287_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12224_12287_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12224_12287_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12288_12351_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12288_12351_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12288_12351_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12288_12351_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12352_12415_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12352_12415_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12352_12415_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12352_12415_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12416_12479_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12416_12479_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12416_12479_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12416_12479_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12480_12543_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12480_12543_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12480_12543_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12480_12543_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12544_12607_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12544_12607_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12544_12607_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12544_12607_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12608_12671_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12608_12671_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12608_12671_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12608_12671_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12672_12735_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12672_12735_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12672_12735_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12672_12735_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12736_12799_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12736_12799_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12736_12799_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12736_12799_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12800_12863_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12800_12863_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12800_12863_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12800_12863_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1280_1343_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1280_1343_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12864_12927_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12864_12927_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12864_12927_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12864_12927_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_128_191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_128_191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12928_12991_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12928_12991_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12928_12991_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12928_12991_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12992_13055_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12992_13055_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12992_13055_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_12992_13055_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13056_13119_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13056_13119_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13056_13119_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13056_13119_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13120_13183_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13120_13183_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13120_13183_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13120_13183_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13184_13247_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13184_13247_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13184_13247_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13184_13247_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13248_13311_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13248_13311_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13248_13311_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13248_13311_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13312_13375_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13312_13375_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13312_13375_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13312_13375_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13376_13439_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13376_13439_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13376_13439_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13376_13439_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13440_13503_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13440_13503_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13440_13503_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13440_13503_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1344_1407_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1344_1407_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13504_13567_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13504_13567_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13504_13567_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13504_13567_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13568_13631_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13568_13631_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13568_13631_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13568_13631_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13632_13695_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13632_13695_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13632_13695_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13632_13695_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13696_13759_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13696_13759_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13696_13759_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13696_13759_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13760_13823_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13760_13823_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13760_13823_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13760_13823_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13824_13887_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13824_13887_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13824_13887_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13824_13887_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13888_13951_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13888_13951_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13888_13951_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13888_13951_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13952_14015_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13952_14015_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13952_14015_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_13952_14015_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14016_14079_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14016_14079_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14016_14079_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14016_14079_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14080_14143_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14080_14143_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14080_14143_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14080_14143_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1408_1471_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1408_1471_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14144_14207_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14144_14207_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14144_14207_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14144_14207_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14208_14271_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14208_14271_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14208_14271_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14208_14271_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14272_14335_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14272_14335_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14272_14335_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14272_14335_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14336_14399_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14336_14399_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14336_14399_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14336_14399_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14400_14463_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14400_14463_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14400_14463_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14400_14463_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14464_14527_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14464_14527_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14464_14527_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14464_14527_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14528_14591_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14528_14591_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14528_14591_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14528_14591_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14592_14655_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14592_14655_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14592_14655_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14592_14655_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14656_14719_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14656_14719_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14656_14719_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14656_14719_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14720_14783_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14720_14783_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14720_14783_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14720_14783_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1472_1535_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1472_1535_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14784_14847_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14784_14847_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14784_14847_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14784_14847_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14848_14911_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14848_14911_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14848_14911_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14848_14911_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14912_14975_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14912_14975_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14912_14975_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14912_14975_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14976_15039_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14976_15039_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14976_15039_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_14976_15039_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15040_15103_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15040_15103_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15040_15103_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15040_15103_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15104_15167_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15104_15167_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15104_15167_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15104_15167_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15168_15231_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15168_15231_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15168_15231_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15168_15231_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15232_15295_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15232_15295_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15232_15295_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15232_15295_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15296_15359_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15296_15359_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15296_15359_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15296_15359_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15360_15423_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15360_15423_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15360_15423_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15360_15423_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1536_1599_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1536_1599_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15424_15487_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15424_15487_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15424_15487_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15424_15487_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15488_15551_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15488_15551_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15488_15551_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15488_15551_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15552_15615_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15552_15615_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15552_15615_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15552_15615_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15616_15679_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15616_15679_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15616_15679_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15616_15679_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15680_15743_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15680_15743_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15680_15743_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15680_15743_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15744_15807_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15744_15807_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15744_15807_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15744_15807_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15808_15871_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15808_15871_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15808_15871_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15808_15871_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15872_15935_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15872_15935_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15872_15935_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15872_15935_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15936_15999_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15936_15999_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15936_15999_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_15936_15999_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16000_16063_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16000_16063_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16000_16063_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16000_16063_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1600_1663_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1600_1663_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16064_16127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16064_16127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16064_16127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16064_16127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16128_16191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16128_16191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16128_16191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16128_16191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16192_16255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16192_16255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16192_16255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16192_16255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16256_16319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16256_16319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16256_16319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16256_16319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16320_16383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16320_16383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16320_16383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_16320_16383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1664_1727_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1664_1727_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1728_1791_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1728_1791_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1792_1855_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1792_1855_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1856_1919_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1856_1919_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1920_1983_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1920_1983_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_192_255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_192_255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1984_2047_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_1984_2047_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2048_2111_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2048_2111_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2048_2111_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2048_2111_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2112_2175_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2112_2175_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2112_2175_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2112_2175_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2176_2239_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2176_2239_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2176_2239_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2176_2239_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2240_2303_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2240_2303_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2240_2303_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2240_2303_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2304_2367_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2304_2367_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2304_2367_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2304_2367_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2368_2431_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2368_2431_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2368_2431_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2368_2431_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2432_2495_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2432_2495_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2432_2495_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2432_2495_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2496_2559_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2496_2559_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2496_2559_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2496_2559_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2560_2623_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2560_2623_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2560_2623_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2560_2623_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_256_319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_256_319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2624_2687_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2624_2687_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2624_2687_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2624_2687_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2688_2751_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2688_2751_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2688_2751_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2688_2751_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2752_2815_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2752_2815_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2752_2815_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2752_2815_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2816_2879_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2816_2879_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2816_2879_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2816_2879_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2880_2943_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2880_2943_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2880_2943_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2880_2943_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2944_3007_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2944_3007_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2944_3007_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_2944_3007_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3008_3071_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3008_3071_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3008_3071_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3008_3071_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3072_3135_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3072_3135_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3072_3135_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3072_3135_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3136_3199_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3136_3199_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3136_3199_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3136_3199_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3200_3263_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3200_3263_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3200_3263_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3200_3263_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_320_383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_320_383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3264_3327_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3264_3327_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3264_3327_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3264_3327_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3328_3391_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3328_3391_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3328_3391_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3328_3391_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3392_3455_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3392_3455_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3392_3455_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3392_3455_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3456_3519_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3456_3519_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3456_3519_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3456_3519_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3520_3583_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3520_3583_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3520_3583_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3520_3583_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3584_3647_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3584_3647_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3584_3647_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3584_3647_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3648_3711_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3648_3711_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3648_3711_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3648_3711_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3712_3775_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3712_3775_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3712_3775_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3712_3775_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3776_3839_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3776_3839_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3776_3839_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3776_3839_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3840_3903_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3840_3903_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3840_3903_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3840_3903_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_384_447_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_384_447_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3904_3967_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3904_3967_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3904_3967_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3904_3967_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3968_4031_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3968_4031_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3968_4031_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_3968_4031_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4032_4095_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4032_4095_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4032_4095_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4032_4095_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4096_4159_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4096_4159_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4096_4159_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4096_4159_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4160_4223_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4160_4223_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4160_4223_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4160_4223_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4224_4287_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4224_4287_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4224_4287_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4224_4287_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4288_4351_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4288_4351_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4288_4351_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4288_4351_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4352_4415_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4352_4415_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4352_4415_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4352_4415_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4416_4479_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4416_4479_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4416_4479_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4416_4479_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4480_4543_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4480_4543_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4480_4543_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4480_4543_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_448_511_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_448_511_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4544_4607_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4544_4607_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4544_4607_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4544_4607_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4608_4671_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4608_4671_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4608_4671_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4608_4671_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4672_4735_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4672_4735_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4672_4735_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4672_4735_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4736_4799_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4736_4799_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4736_4799_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4736_4799_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4800_4863_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4800_4863_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4800_4863_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4800_4863_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4864_4927_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4864_4927_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4864_4927_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4864_4927_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4928_4991_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4928_4991_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4928_4991_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4928_4991_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4992_5055_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4992_5055_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4992_5055_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_4992_5055_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5056_5119_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5056_5119_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5056_5119_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5056_5119_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5120_5183_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5120_5183_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5120_5183_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5120_5183_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_512_575_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_512_575_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5184_5247_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5184_5247_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5184_5247_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5184_5247_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5248_5311_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5248_5311_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5248_5311_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5248_5311_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5312_5375_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5312_5375_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5312_5375_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5312_5375_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5376_5439_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5376_5439_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5376_5439_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5376_5439_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5440_5503_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5440_5503_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5440_5503_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5440_5503_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5504_5567_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5504_5567_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5504_5567_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5504_5567_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5568_5631_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5568_5631_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5568_5631_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5568_5631_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5632_5695_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5632_5695_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5632_5695_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5632_5695_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5696_5759_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5696_5759_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5696_5759_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5696_5759_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5760_5823_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5760_5823_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5760_5823_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5760_5823_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_576_639_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_576_639_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5824_5887_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5824_5887_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5824_5887_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5824_5887_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5888_5951_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5888_5951_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5888_5951_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5888_5951_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5952_6015_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5952_6015_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5952_6015_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_5952_6015_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6016_6079_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6016_6079_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6016_6079_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6016_6079_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6080_6143_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6080_6143_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6080_6143_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6080_6143_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6144_6207_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6144_6207_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6144_6207_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6144_6207_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6208_6271_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6208_6271_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6208_6271_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6208_6271_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6272_6335_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6272_6335_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6272_6335_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6272_6335_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6336_6399_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6336_6399_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6336_6399_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6336_6399_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6400_6463_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6400_6463_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6400_6463_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6400_6463_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_640_703_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_640_703_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6464_6527_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6464_6527_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6464_6527_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6464_6527_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_64_127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_64_127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6528_6591_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6528_6591_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6528_6591_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6528_6591_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6592_6655_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6592_6655_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6592_6655_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6592_6655_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6656_6719_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6656_6719_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6656_6719_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6656_6719_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6720_6783_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6720_6783_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6720_6783_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6720_6783_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6784_6847_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6784_6847_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6784_6847_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6784_6847_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6848_6911_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6848_6911_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6848_6911_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6848_6911_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6912_6975_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6912_6975_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6912_6975_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6912_6975_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6976_7039_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6976_7039_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6976_7039_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_6976_7039_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7040_7103_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7040_7103_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7040_7103_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7040_7103_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_704_767_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_704_767_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7104_7167_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7104_7167_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7104_7167_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7104_7167_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7168_7231_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7168_7231_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7168_7231_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7168_7231_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7232_7295_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7232_7295_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7232_7295_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7232_7295_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7296_7359_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7296_7359_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7296_7359_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7296_7359_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7360_7423_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7360_7423_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7360_7423_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7360_7423_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7424_7487_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7424_7487_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7424_7487_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7424_7487_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7488_7551_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7488_7551_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7488_7551_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7488_7551_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7552_7615_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7552_7615_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7552_7615_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7552_7615_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7616_7679_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7616_7679_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7616_7679_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7616_7679_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7680_7743_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7680_7743_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7680_7743_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7680_7743_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_768_831_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_768_831_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7744_7807_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7744_7807_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7744_7807_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7744_7807_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7808_7871_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7808_7871_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7808_7871_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7808_7871_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7872_7935_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7872_7935_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7872_7935_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7872_7935_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7936_7999_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7936_7999_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7936_7999_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_7936_7999_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8000_8063_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8000_8063_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8000_8063_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8000_8063_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8064_8127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8064_8127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8064_8127_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8064_8127_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8128_8191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8128_8191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8128_8191_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8128_8191_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8192_8255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8192_8255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8192_8255_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8192_8255_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8256_8319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8256_8319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8256_8319_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8256_8319_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8320_8383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8320_8383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8320_8383_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8320_8383_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_832_895_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_832_895_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8384_8447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8384_8447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8384_8447_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8384_8447_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8448_8511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8448_8511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8448_8511_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8448_8511_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8512_8575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8512_8575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8512_8575_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8512_8575_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8576_8639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8576_8639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8576_8639_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8576_8639_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8640_8703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8640_8703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8640_8703_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8640_8703_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8704_8767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8704_8767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8704_8767_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8704_8767_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8768_8831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8768_8831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8768_8831_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8768_8831_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8832_8895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8832_8895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8832_8895_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8832_8895_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8896_8959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8896_8959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8896_8959_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8896_8959_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8960_9023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8960_9023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8960_9023_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_8960_9023_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_896_959_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_896_959_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9024_9087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9024_9087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9024_9087_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9024_9087_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9088_9151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9088_9151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9088_9151_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9088_9151_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9152_9215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9152_9215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9152_9215_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9152_9215_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9216_9279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9216_9279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9216_9279_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9216_9279_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9280_9343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9280_9343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9280_9343_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9280_9343_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9344_9407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9344_9407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9344_9407_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9344_9407_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9408_9471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9408_9471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9408_9471_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9408_9471_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9472_9535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9472_9535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9472_9535_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9472_9535_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9536_9599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9536_9599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9536_9599_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9536_9599_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9600_9663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9600_9663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9600_9663_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9600_9663_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_960_1023_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_960_1023_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9664_9727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9664_9727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9664_9727_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9664_9727_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9728_9791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9728_9791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9728_9791_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9728_9791_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9792_9855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9792_9855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9792_9855_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9792_9855_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9856_9919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9856_9919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9856_9919_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9856_9919_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9920_9983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9920_9983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9920_9983_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9920_9983_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9984_10047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9984_10047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9984_10047_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_vga_memory_reg_9984_10047_9_11_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of vga_memory_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of vga_memory_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of vga_memory_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of vga_memory_reg_0_63_0_2 : label is 2;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of vga_memory_reg_0_63_0_2_i_2 : label is "soft_lutpair0";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of vga_memory_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of vga_memory_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_0_63_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of vga_memory_reg_0_63_6_8 : label is 63;
  attribute ram_slice_begin of vga_memory_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_0_63_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of vga_memory_reg_0_63_9_11 : label is 63;
  attribute ram_slice_begin of vga_memory_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_0_63_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10048_10111_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10048_10111_0_2 : label is 10048;
  attribute ram_addr_end of vga_memory_reg_10048_10111_0_2 : label is 10111;
  attribute ram_slice_begin of vga_memory_reg_10048_10111_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10048_10111_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10048_10111_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10048_10111_3_5 : label is 10048;
  attribute ram_addr_end of vga_memory_reg_10048_10111_3_5 : label is 10111;
  attribute ram_slice_begin of vga_memory_reg_10048_10111_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10048_10111_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10048_10111_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10048_10111_6_8 : label is 10048;
  attribute ram_addr_end of vga_memory_reg_10048_10111_6_8 : label is 10111;
  attribute ram_slice_begin of vga_memory_reg_10048_10111_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10048_10111_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10048_10111_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10048_10111_9_11 : label is 10048;
  attribute ram_addr_end of vga_memory_reg_10048_10111_9_11 : label is 10111;
  attribute ram_slice_begin of vga_memory_reg_10048_10111_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10048_10111_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10112_10175_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10112_10175_0_2 : label is 10112;
  attribute ram_addr_end of vga_memory_reg_10112_10175_0_2 : label is 10175;
  attribute ram_slice_begin of vga_memory_reg_10112_10175_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10112_10175_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10112_10175_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10112_10175_3_5 : label is 10112;
  attribute ram_addr_end of vga_memory_reg_10112_10175_3_5 : label is 10175;
  attribute ram_slice_begin of vga_memory_reg_10112_10175_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10112_10175_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10112_10175_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10112_10175_6_8 : label is 10112;
  attribute ram_addr_end of vga_memory_reg_10112_10175_6_8 : label is 10175;
  attribute ram_slice_begin of vga_memory_reg_10112_10175_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10112_10175_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10112_10175_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10112_10175_9_11 : label is 10112;
  attribute ram_addr_end of vga_memory_reg_10112_10175_9_11 : label is 10175;
  attribute ram_slice_begin of vga_memory_reg_10112_10175_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10112_10175_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10176_10239_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10176_10239_0_2 : label is 10176;
  attribute ram_addr_end of vga_memory_reg_10176_10239_0_2 : label is 10239;
  attribute ram_slice_begin of vga_memory_reg_10176_10239_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10176_10239_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10176_10239_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10176_10239_3_5 : label is 10176;
  attribute ram_addr_end of vga_memory_reg_10176_10239_3_5 : label is 10239;
  attribute ram_slice_begin of vga_memory_reg_10176_10239_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10176_10239_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10176_10239_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10176_10239_6_8 : label is 10176;
  attribute ram_addr_end of vga_memory_reg_10176_10239_6_8 : label is 10239;
  attribute ram_slice_begin of vga_memory_reg_10176_10239_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10176_10239_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10176_10239_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10176_10239_9_11 : label is 10176;
  attribute ram_addr_end of vga_memory_reg_10176_10239_9_11 : label is 10239;
  attribute ram_slice_begin of vga_memory_reg_10176_10239_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10176_10239_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10240_10303_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10240_10303_0_2 : label is 10240;
  attribute ram_addr_end of vga_memory_reg_10240_10303_0_2 : label is 10303;
  attribute ram_slice_begin of vga_memory_reg_10240_10303_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10240_10303_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10240_10303_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10240_10303_3_5 : label is 10240;
  attribute ram_addr_end of vga_memory_reg_10240_10303_3_5 : label is 10303;
  attribute ram_slice_begin of vga_memory_reg_10240_10303_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10240_10303_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10240_10303_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10240_10303_6_8 : label is 10240;
  attribute ram_addr_end of vga_memory_reg_10240_10303_6_8 : label is 10303;
  attribute ram_slice_begin of vga_memory_reg_10240_10303_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10240_10303_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10240_10303_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10240_10303_9_11 : label is 10240;
  attribute ram_addr_end of vga_memory_reg_10240_10303_9_11 : label is 10303;
  attribute ram_slice_begin of vga_memory_reg_10240_10303_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10240_10303_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1024_1087_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of vga_memory_reg_1024_1087_0_2 : label is 1087;
  attribute ram_slice_begin of vga_memory_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1024_1087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1024_1087_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1024_1087_3_5 : label is 1024;
  attribute ram_addr_end of vga_memory_reg_1024_1087_3_5 : label is 1087;
  attribute ram_slice_begin of vga_memory_reg_1024_1087_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1024_1087_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1024_1087_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1024_1087_6_8 : label is 1024;
  attribute ram_addr_end of vga_memory_reg_1024_1087_6_8 : label is 1087;
  attribute ram_slice_begin of vga_memory_reg_1024_1087_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1024_1087_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1024_1087_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1024_1087_9_11 : label is 1024;
  attribute ram_addr_end of vga_memory_reg_1024_1087_9_11 : label is 1087;
  attribute ram_slice_begin of vga_memory_reg_1024_1087_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1024_1087_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10304_10367_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10304_10367_0_2 : label is 10304;
  attribute ram_addr_end of vga_memory_reg_10304_10367_0_2 : label is 10367;
  attribute ram_slice_begin of vga_memory_reg_10304_10367_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10304_10367_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10304_10367_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10304_10367_3_5 : label is 10304;
  attribute ram_addr_end of vga_memory_reg_10304_10367_3_5 : label is 10367;
  attribute ram_slice_begin of vga_memory_reg_10304_10367_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10304_10367_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10304_10367_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10304_10367_6_8 : label is 10304;
  attribute ram_addr_end of vga_memory_reg_10304_10367_6_8 : label is 10367;
  attribute ram_slice_begin of vga_memory_reg_10304_10367_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10304_10367_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10304_10367_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10304_10367_9_11 : label is 10304;
  attribute ram_addr_end of vga_memory_reg_10304_10367_9_11 : label is 10367;
  attribute ram_slice_begin of vga_memory_reg_10304_10367_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10304_10367_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10368_10431_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10368_10431_0_2 : label is 10368;
  attribute ram_addr_end of vga_memory_reg_10368_10431_0_2 : label is 10431;
  attribute ram_slice_begin of vga_memory_reg_10368_10431_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10368_10431_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10368_10431_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10368_10431_3_5 : label is 10368;
  attribute ram_addr_end of vga_memory_reg_10368_10431_3_5 : label is 10431;
  attribute ram_slice_begin of vga_memory_reg_10368_10431_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10368_10431_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10368_10431_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10368_10431_6_8 : label is 10368;
  attribute ram_addr_end of vga_memory_reg_10368_10431_6_8 : label is 10431;
  attribute ram_slice_begin of vga_memory_reg_10368_10431_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10368_10431_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10368_10431_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10368_10431_9_11 : label is 10368;
  attribute ram_addr_end of vga_memory_reg_10368_10431_9_11 : label is 10431;
  attribute ram_slice_begin of vga_memory_reg_10368_10431_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10368_10431_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10432_10495_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10432_10495_0_2 : label is 10432;
  attribute ram_addr_end of vga_memory_reg_10432_10495_0_2 : label is 10495;
  attribute ram_slice_begin of vga_memory_reg_10432_10495_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10432_10495_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_10432_10495_0_2_i_2 : label is "soft_lutpair26";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10432_10495_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10432_10495_3_5 : label is 10432;
  attribute ram_addr_end of vga_memory_reg_10432_10495_3_5 : label is 10495;
  attribute ram_slice_begin of vga_memory_reg_10432_10495_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10432_10495_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10432_10495_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10432_10495_6_8 : label is 10432;
  attribute ram_addr_end of vga_memory_reg_10432_10495_6_8 : label is 10495;
  attribute ram_slice_begin of vga_memory_reg_10432_10495_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10432_10495_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10432_10495_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10432_10495_9_11 : label is 10432;
  attribute ram_addr_end of vga_memory_reg_10432_10495_9_11 : label is 10495;
  attribute ram_slice_begin of vga_memory_reg_10432_10495_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10432_10495_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10496_10559_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10496_10559_0_2 : label is 10496;
  attribute ram_addr_end of vga_memory_reg_10496_10559_0_2 : label is 10559;
  attribute ram_slice_begin of vga_memory_reg_10496_10559_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10496_10559_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10496_10559_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10496_10559_3_5 : label is 10496;
  attribute ram_addr_end of vga_memory_reg_10496_10559_3_5 : label is 10559;
  attribute ram_slice_begin of vga_memory_reg_10496_10559_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10496_10559_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10496_10559_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10496_10559_6_8 : label is 10496;
  attribute ram_addr_end of vga_memory_reg_10496_10559_6_8 : label is 10559;
  attribute ram_slice_begin of vga_memory_reg_10496_10559_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10496_10559_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10496_10559_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10496_10559_9_11 : label is 10496;
  attribute ram_addr_end of vga_memory_reg_10496_10559_9_11 : label is 10559;
  attribute ram_slice_begin of vga_memory_reg_10496_10559_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10496_10559_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10560_10623_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10560_10623_0_2 : label is 10560;
  attribute ram_addr_end of vga_memory_reg_10560_10623_0_2 : label is 10623;
  attribute ram_slice_begin of vga_memory_reg_10560_10623_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10560_10623_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10560_10623_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10560_10623_3_5 : label is 10560;
  attribute ram_addr_end of vga_memory_reg_10560_10623_3_5 : label is 10623;
  attribute ram_slice_begin of vga_memory_reg_10560_10623_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10560_10623_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10560_10623_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10560_10623_6_8 : label is 10560;
  attribute ram_addr_end of vga_memory_reg_10560_10623_6_8 : label is 10623;
  attribute ram_slice_begin of vga_memory_reg_10560_10623_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10560_10623_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10560_10623_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10560_10623_9_11 : label is 10560;
  attribute ram_addr_end of vga_memory_reg_10560_10623_9_11 : label is 10623;
  attribute ram_slice_begin of vga_memory_reg_10560_10623_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10560_10623_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10624_10687_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10624_10687_0_2 : label is 10624;
  attribute ram_addr_end of vga_memory_reg_10624_10687_0_2 : label is 10687;
  attribute ram_slice_begin of vga_memory_reg_10624_10687_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10624_10687_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10624_10687_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10624_10687_3_5 : label is 10624;
  attribute ram_addr_end of vga_memory_reg_10624_10687_3_5 : label is 10687;
  attribute ram_slice_begin of vga_memory_reg_10624_10687_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10624_10687_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10624_10687_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10624_10687_6_8 : label is 10624;
  attribute ram_addr_end of vga_memory_reg_10624_10687_6_8 : label is 10687;
  attribute ram_slice_begin of vga_memory_reg_10624_10687_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10624_10687_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10624_10687_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10624_10687_9_11 : label is 10624;
  attribute ram_addr_end of vga_memory_reg_10624_10687_9_11 : label is 10687;
  attribute ram_slice_begin of vga_memory_reg_10624_10687_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10624_10687_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10688_10751_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10688_10751_0_2 : label is 10688;
  attribute ram_addr_end of vga_memory_reg_10688_10751_0_2 : label is 10751;
  attribute ram_slice_begin of vga_memory_reg_10688_10751_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10688_10751_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_10688_10751_0_2_i_2 : label is "soft_lutpair26";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10688_10751_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10688_10751_3_5 : label is 10688;
  attribute ram_addr_end of vga_memory_reg_10688_10751_3_5 : label is 10751;
  attribute ram_slice_begin of vga_memory_reg_10688_10751_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10688_10751_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10688_10751_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10688_10751_6_8 : label is 10688;
  attribute ram_addr_end of vga_memory_reg_10688_10751_6_8 : label is 10751;
  attribute ram_slice_begin of vga_memory_reg_10688_10751_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10688_10751_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10688_10751_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10688_10751_9_11 : label is 10688;
  attribute ram_addr_end of vga_memory_reg_10688_10751_9_11 : label is 10751;
  attribute ram_slice_begin of vga_memory_reg_10688_10751_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10688_10751_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10752_10815_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10752_10815_0_2 : label is 10752;
  attribute ram_addr_end of vga_memory_reg_10752_10815_0_2 : label is 10815;
  attribute ram_slice_begin of vga_memory_reg_10752_10815_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10752_10815_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10752_10815_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10752_10815_3_5 : label is 10752;
  attribute ram_addr_end of vga_memory_reg_10752_10815_3_5 : label is 10815;
  attribute ram_slice_begin of vga_memory_reg_10752_10815_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10752_10815_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10752_10815_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10752_10815_6_8 : label is 10752;
  attribute ram_addr_end of vga_memory_reg_10752_10815_6_8 : label is 10815;
  attribute ram_slice_begin of vga_memory_reg_10752_10815_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10752_10815_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10752_10815_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10752_10815_9_11 : label is 10752;
  attribute ram_addr_end of vga_memory_reg_10752_10815_9_11 : label is 10815;
  attribute ram_slice_begin of vga_memory_reg_10752_10815_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10752_10815_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10816_10879_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10816_10879_0_2 : label is 10816;
  attribute ram_addr_end of vga_memory_reg_10816_10879_0_2 : label is 10879;
  attribute ram_slice_begin of vga_memory_reg_10816_10879_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10816_10879_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10816_10879_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10816_10879_3_5 : label is 10816;
  attribute ram_addr_end of vga_memory_reg_10816_10879_3_5 : label is 10879;
  attribute ram_slice_begin of vga_memory_reg_10816_10879_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10816_10879_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10816_10879_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10816_10879_6_8 : label is 10816;
  attribute ram_addr_end of vga_memory_reg_10816_10879_6_8 : label is 10879;
  attribute ram_slice_begin of vga_memory_reg_10816_10879_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10816_10879_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10816_10879_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10816_10879_9_11 : label is 10816;
  attribute ram_addr_end of vga_memory_reg_10816_10879_9_11 : label is 10879;
  attribute ram_slice_begin of vga_memory_reg_10816_10879_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10816_10879_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10880_10943_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10880_10943_0_2 : label is 10880;
  attribute ram_addr_end of vga_memory_reg_10880_10943_0_2 : label is 10943;
  attribute ram_slice_begin of vga_memory_reg_10880_10943_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10880_10943_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10880_10943_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10880_10943_3_5 : label is 10880;
  attribute ram_addr_end of vga_memory_reg_10880_10943_3_5 : label is 10943;
  attribute ram_slice_begin of vga_memory_reg_10880_10943_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10880_10943_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10880_10943_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10880_10943_6_8 : label is 10880;
  attribute ram_addr_end of vga_memory_reg_10880_10943_6_8 : label is 10943;
  attribute ram_slice_begin of vga_memory_reg_10880_10943_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10880_10943_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10880_10943_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10880_10943_9_11 : label is 10880;
  attribute ram_addr_end of vga_memory_reg_10880_10943_9_11 : label is 10943;
  attribute ram_slice_begin of vga_memory_reg_10880_10943_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10880_10943_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1088_1151_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of vga_memory_reg_1088_1151_0_2 : label is 1151;
  attribute ram_slice_begin of vga_memory_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1088_1151_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_1088_1151_0_2_i_2 : label is "soft_lutpair27";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1088_1151_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1088_1151_3_5 : label is 1088;
  attribute ram_addr_end of vga_memory_reg_1088_1151_3_5 : label is 1151;
  attribute ram_slice_begin of vga_memory_reg_1088_1151_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1088_1151_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1088_1151_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1088_1151_6_8 : label is 1088;
  attribute ram_addr_end of vga_memory_reg_1088_1151_6_8 : label is 1151;
  attribute ram_slice_begin of vga_memory_reg_1088_1151_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1088_1151_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1088_1151_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1088_1151_9_11 : label is 1088;
  attribute ram_addr_end of vga_memory_reg_1088_1151_9_11 : label is 1151;
  attribute ram_slice_begin of vga_memory_reg_1088_1151_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1088_1151_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10944_11007_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10944_11007_0_2 : label is 10944;
  attribute ram_addr_end of vga_memory_reg_10944_11007_0_2 : label is 11007;
  attribute ram_slice_begin of vga_memory_reg_10944_11007_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_10944_11007_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10944_11007_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10944_11007_3_5 : label is 10944;
  attribute ram_addr_end of vga_memory_reg_10944_11007_3_5 : label is 11007;
  attribute ram_slice_begin of vga_memory_reg_10944_11007_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_10944_11007_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10944_11007_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10944_11007_6_8 : label is 10944;
  attribute ram_addr_end of vga_memory_reg_10944_11007_6_8 : label is 11007;
  attribute ram_slice_begin of vga_memory_reg_10944_11007_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_10944_11007_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_10944_11007_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_10944_11007_9_11 : label is 10944;
  attribute ram_addr_end of vga_memory_reg_10944_11007_9_11 : label is 11007;
  attribute ram_slice_begin of vga_memory_reg_10944_11007_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_10944_11007_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11008_11071_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11008_11071_0_2 : label is 11008;
  attribute ram_addr_end of vga_memory_reg_11008_11071_0_2 : label is 11071;
  attribute ram_slice_begin of vga_memory_reg_11008_11071_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11008_11071_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11008_11071_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11008_11071_3_5 : label is 11008;
  attribute ram_addr_end of vga_memory_reg_11008_11071_3_5 : label is 11071;
  attribute ram_slice_begin of vga_memory_reg_11008_11071_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11008_11071_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11008_11071_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11008_11071_6_8 : label is 11008;
  attribute ram_addr_end of vga_memory_reg_11008_11071_6_8 : label is 11071;
  attribute ram_slice_begin of vga_memory_reg_11008_11071_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11008_11071_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11008_11071_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11008_11071_9_11 : label is 11008;
  attribute ram_addr_end of vga_memory_reg_11008_11071_9_11 : label is 11071;
  attribute ram_slice_begin of vga_memory_reg_11008_11071_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11008_11071_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11072_11135_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11072_11135_0_2 : label is 11072;
  attribute ram_addr_end of vga_memory_reg_11072_11135_0_2 : label is 11135;
  attribute ram_slice_begin of vga_memory_reg_11072_11135_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11072_11135_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11072_11135_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11072_11135_3_5 : label is 11072;
  attribute ram_addr_end of vga_memory_reg_11072_11135_3_5 : label is 11135;
  attribute ram_slice_begin of vga_memory_reg_11072_11135_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11072_11135_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11072_11135_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11072_11135_6_8 : label is 11072;
  attribute ram_addr_end of vga_memory_reg_11072_11135_6_8 : label is 11135;
  attribute ram_slice_begin of vga_memory_reg_11072_11135_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11072_11135_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11072_11135_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11072_11135_9_11 : label is 11072;
  attribute ram_addr_end of vga_memory_reg_11072_11135_9_11 : label is 11135;
  attribute ram_slice_begin of vga_memory_reg_11072_11135_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11072_11135_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11136_11199_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11136_11199_0_2 : label is 11136;
  attribute ram_addr_end of vga_memory_reg_11136_11199_0_2 : label is 11199;
  attribute ram_slice_begin of vga_memory_reg_11136_11199_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11136_11199_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11136_11199_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11136_11199_3_5 : label is 11136;
  attribute ram_addr_end of vga_memory_reg_11136_11199_3_5 : label is 11199;
  attribute ram_slice_begin of vga_memory_reg_11136_11199_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11136_11199_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11136_11199_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11136_11199_6_8 : label is 11136;
  attribute ram_addr_end of vga_memory_reg_11136_11199_6_8 : label is 11199;
  attribute ram_slice_begin of vga_memory_reg_11136_11199_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11136_11199_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11136_11199_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11136_11199_9_11 : label is 11136;
  attribute ram_addr_end of vga_memory_reg_11136_11199_9_11 : label is 11199;
  attribute ram_slice_begin of vga_memory_reg_11136_11199_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11136_11199_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11200_11263_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11200_11263_0_2 : label is 11200;
  attribute ram_addr_end of vga_memory_reg_11200_11263_0_2 : label is 11263;
  attribute ram_slice_begin of vga_memory_reg_11200_11263_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11200_11263_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11200_11263_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11200_11263_3_5 : label is 11200;
  attribute ram_addr_end of vga_memory_reg_11200_11263_3_5 : label is 11263;
  attribute ram_slice_begin of vga_memory_reg_11200_11263_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11200_11263_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11200_11263_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11200_11263_6_8 : label is 11200;
  attribute ram_addr_end of vga_memory_reg_11200_11263_6_8 : label is 11263;
  attribute ram_slice_begin of vga_memory_reg_11200_11263_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11200_11263_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11200_11263_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11200_11263_9_11 : label is 11200;
  attribute ram_addr_end of vga_memory_reg_11200_11263_9_11 : label is 11263;
  attribute ram_slice_begin of vga_memory_reg_11200_11263_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11200_11263_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11264_11327_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11264_11327_0_2 : label is 11264;
  attribute ram_addr_end of vga_memory_reg_11264_11327_0_2 : label is 11327;
  attribute ram_slice_begin of vga_memory_reg_11264_11327_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11264_11327_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11264_11327_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11264_11327_3_5 : label is 11264;
  attribute ram_addr_end of vga_memory_reg_11264_11327_3_5 : label is 11327;
  attribute ram_slice_begin of vga_memory_reg_11264_11327_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11264_11327_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11264_11327_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11264_11327_6_8 : label is 11264;
  attribute ram_addr_end of vga_memory_reg_11264_11327_6_8 : label is 11327;
  attribute ram_slice_begin of vga_memory_reg_11264_11327_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11264_11327_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11264_11327_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11264_11327_9_11 : label is 11264;
  attribute ram_addr_end of vga_memory_reg_11264_11327_9_11 : label is 11327;
  attribute ram_slice_begin of vga_memory_reg_11264_11327_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11264_11327_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11328_11391_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11328_11391_0_2 : label is 11328;
  attribute ram_addr_end of vga_memory_reg_11328_11391_0_2 : label is 11391;
  attribute ram_slice_begin of vga_memory_reg_11328_11391_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11328_11391_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11328_11391_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11328_11391_3_5 : label is 11328;
  attribute ram_addr_end of vga_memory_reg_11328_11391_3_5 : label is 11391;
  attribute ram_slice_begin of vga_memory_reg_11328_11391_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11328_11391_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11328_11391_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11328_11391_6_8 : label is 11328;
  attribute ram_addr_end of vga_memory_reg_11328_11391_6_8 : label is 11391;
  attribute ram_slice_begin of vga_memory_reg_11328_11391_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11328_11391_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11328_11391_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11328_11391_9_11 : label is 11328;
  attribute ram_addr_end of vga_memory_reg_11328_11391_9_11 : label is 11391;
  attribute ram_slice_begin of vga_memory_reg_11328_11391_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11328_11391_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11392_11455_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11392_11455_0_2 : label is 11392;
  attribute ram_addr_end of vga_memory_reg_11392_11455_0_2 : label is 11455;
  attribute ram_slice_begin of vga_memory_reg_11392_11455_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11392_11455_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11392_11455_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11392_11455_3_5 : label is 11392;
  attribute ram_addr_end of vga_memory_reg_11392_11455_3_5 : label is 11455;
  attribute ram_slice_begin of vga_memory_reg_11392_11455_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11392_11455_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11392_11455_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11392_11455_6_8 : label is 11392;
  attribute ram_addr_end of vga_memory_reg_11392_11455_6_8 : label is 11455;
  attribute ram_slice_begin of vga_memory_reg_11392_11455_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11392_11455_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11392_11455_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11392_11455_9_11 : label is 11392;
  attribute ram_addr_end of vga_memory_reg_11392_11455_9_11 : label is 11455;
  attribute ram_slice_begin of vga_memory_reg_11392_11455_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11392_11455_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11456_11519_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11456_11519_0_2 : label is 11456;
  attribute ram_addr_end of vga_memory_reg_11456_11519_0_2 : label is 11519;
  attribute ram_slice_begin of vga_memory_reg_11456_11519_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11456_11519_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11456_11519_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11456_11519_3_5 : label is 11456;
  attribute ram_addr_end of vga_memory_reg_11456_11519_3_5 : label is 11519;
  attribute ram_slice_begin of vga_memory_reg_11456_11519_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11456_11519_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11456_11519_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11456_11519_6_8 : label is 11456;
  attribute ram_addr_end of vga_memory_reg_11456_11519_6_8 : label is 11519;
  attribute ram_slice_begin of vga_memory_reg_11456_11519_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11456_11519_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11456_11519_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11456_11519_9_11 : label is 11456;
  attribute ram_addr_end of vga_memory_reg_11456_11519_9_11 : label is 11519;
  attribute ram_slice_begin of vga_memory_reg_11456_11519_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11456_11519_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11520_11583_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11520_11583_0_2 : label is 11520;
  attribute ram_addr_end of vga_memory_reg_11520_11583_0_2 : label is 11583;
  attribute ram_slice_begin of vga_memory_reg_11520_11583_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11520_11583_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11520_11583_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11520_11583_3_5 : label is 11520;
  attribute ram_addr_end of vga_memory_reg_11520_11583_3_5 : label is 11583;
  attribute ram_slice_begin of vga_memory_reg_11520_11583_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11520_11583_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11520_11583_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11520_11583_6_8 : label is 11520;
  attribute ram_addr_end of vga_memory_reg_11520_11583_6_8 : label is 11583;
  attribute ram_slice_begin of vga_memory_reg_11520_11583_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11520_11583_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11520_11583_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11520_11583_9_11 : label is 11520;
  attribute ram_addr_end of vga_memory_reg_11520_11583_9_11 : label is 11583;
  attribute ram_slice_begin of vga_memory_reg_11520_11583_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11520_11583_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1152_1215_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of vga_memory_reg_1152_1215_0_2 : label is 1215;
  attribute ram_slice_begin of vga_memory_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1152_1215_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1152_1215_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1152_1215_3_5 : label is 1152;
  attribute ram_addr_end of vga_memory_reg_1152_1215_3_5 : label is 1215;
  attribute ram_slice_begin of vga_memory_reg_1152_1215_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1152_1215_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1152_1215_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1152_1215_6_8 : label is 1152;
  attribute ram_addr_end of vga_memory_reg_1152_1215_6_8 : label is 1215;
  attribute ram_slice_begin of vga_memory_reg_1152_1215_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1152_1215_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1152_1215_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1152_1215_9_11 : label is 1152;
  attribute ram_addr_end of vga_memory_reg_1152_1215_9_11 : label is 1215;
  attribute ram_slice_begin of vga_memory_reg_1152_1215_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1152_1215_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11584_11647_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11584_11647_0_2 : label is 11584;
  attribute ram_addr_end of vga_memory_reg_11584_11647_0_2 : label is 11647;
  attribute ram_slice_begin of vga_memory_reg_11584_11647_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11584_11647_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11584_11647_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11584_11647_3_5 : label is 11584;
  attribute ram_addr_end of vga_memory_reg_11584_11647_3_5 : label is 11647;
  attribute ram_slice_begin of vga_memory_reg_11584_11647_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11584_11647_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11584_11647_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11584_11647_6_8 : label is 11584;
  attribute ram_addr_end of vga_memory_reg_11584_11647_6_8 : label is 11647;
  attribute ram_slice_begin of vga_memory_reg_11584_11647_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11584_11647_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11584_11647_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11584_11647_9_11 : label is 11584;
  attribute ram_addr_end of vga_memory_reg_11584_11647_9_11 : label is 11647;
  attribute ram_slice_begin of vga_memory_reg_11584_11647_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11584_11647_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11648_11711_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11648_11711_0_2 : label is 11648;
  attribute ram_addr_end of vga_memory_reg_11648_11711_0_2 : label is 11711;
  attribute ram_slice_begin of vga_memory_reg_11648_11711_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11648_11711_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11648_11711_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11648_11711_3_5 : label is 11648;
  attribute ram_addr_end of vga_memory_reg_11648_11711_3_5 : label is 11711;
  attribute ram_slice_begin of vga_memory_reg_11648_11711_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11648_11711_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11648_11711_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11648_11711_6_8 : label is 11648;
  attribute ram_addr_end of vga_memory_reg_11648_11711_6_8 : label is 11711;
  attribute ram_slice_begin of vga_memory_reg_11648_11711_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11648_11711_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11648_11711_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11648_11711_9_11 : label is 11648;
  attribute ram_addr_end of vga_memory_reg_11648_11711_9_11 : label is 11711;
  attribute ram_slice_begin of vga_memory_reg_11648_11711_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11648_11711_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11712_11775_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11712_11775_0_2 : label is 11712;
  attribute ram_addr_end of vga_memory_reg_11712_11775_0_2 : label is 11775;
  attribute ram_slice_begin of vga_memory_reg_11712_11775_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11712_11775_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11712_11775_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11712_11775_3_5 : label is 11712;
  attribute ram_addr_end of vga_memory_reg_11712_11775_3_5 : label is 11775;
  attribute ram_slice_begin of vga_memory_reg_11712_11775_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11712_11775_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11712_11775_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11712_11775_6_8 : label is 11712;
  attribute ram_addr_end of vga_memory_reg_11712_11775_6_8 : label is 11775;
  attribute ram_slice_begin of vga_memory_reg_11712_11775_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11712_11775_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11712_11775_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11712_11775_9_11 : label is 11712;
  attribute ram_addr_end of vga_memory_reg_11712_11775_9_11 : label is 11775;
  attribute ram_slice_begin of vga_memory_reg_11712_11775_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11712_11775_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11776_11839_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11776_11839_0_2 : label is 11776;
  attribute ram_addr_end of vga_memory_reg_11776_11839_0_2 : label is 11839;
  attribute ram_slice_begin of vga_memory_reg_11776_11839_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11776_11839_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_11776_11839_0_2_i_2 : label is "soft_lutpair0";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11776_11839_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11776_11839_3_5 : label is 11776;
  attribute ram_addr_end of vga_memory_reg_11776_11839_3_5 : label is 11839;
  attribute ram_slice_begin of vga_memory_reg_11776_11839_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11776_11839_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11776_11839_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11776_11839_6_8 : label is 11776;
  attribute ram_addr_end of vga_memory_reg_11776_11839_6_8 : label is 11839;
  attribute ram_slice_begin of vga_memory_reg_11776_11839_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11776_11839_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11776_11839_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11776_11839_9_11 : label is 11776;
  attribute ram_addr_end of vga_memory_reg_11776_11839_9_11 : label is 11839;
  attribute ram_slice_begin of vga_memory_reg_11776_11839_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11776_11839_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11840_11903_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11840_11903_0_2 : label is 11840;
  attribute ram_addr_end of vga_memory_reg_11840_11903_0_2 : label is 11903;
  attribute ram_slice_begin of vga_memory_reg_11840_11903_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11840_11903_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11840_11903_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11840_11903_3_5 : label is 11840;
  attribute ram_addr_end of vga_memory_reg_11840_11903_3_5 : label is 11903;
  attribute ram_slice_begin of vga_memory_reg_11840_11903_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11840_11903_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11840_11903_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11840_11903_6_8 : label is 11840;
  attribute ram_addr_end of vga_memory_reg_11840_11903_6_8 : label is 11903;
  attribute ram_slice_begin of vga_memory_reg_11840_11903_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11840_11903_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11840_11903_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11840_11903_9_11 : label is 11840;
  attribute ram_addr_end of vga_memory_reg_11840_11903_9_11 : label is 11903;
  attribute ram_slice_begin of vga_memory_reg_11840_11903_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11840_11903_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11904_11967_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11904_11967_0_2 : label is 11904;
  attribute ram_addr_end of vga_memory_reg_11904_11967_0_2 : label is 11967;
  attribute ram_slice_begin of vga_memory_reg_11904_11967_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11904_11967_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11904_11967_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11904_11967_3_5 : label is 11904;
  attribute ram_addr_end of vga_memory_reg_11904_11967_3_5 : label is 11967;
  attribute ram_slice_begin of vga_memory_reg_11904_11967_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11904_11967_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11904_11967_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11904_11967_6_8 : label is 11904;
  attribute ram_addr_end of vga_memory_reg_11904_11967_6_8 : label is 11967;
  attribute ram_slice_begin of vga_memory_reg_11904_11967_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11904_11967_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11904_11967_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11904_11967_9_11 : label is 11904;
  attribute ram_addr_end of vga_memory_reg_11904_11967_9_11 : label is 11967;
  attribute ram_slice_begin of vga_memory_reg_11904_11967_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11904_11967_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11968_12031_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11968_12031_0_2 : label is 11968;
  attribute ram_addr_end of vga_memory_reg_11968_12031_0_2 : label is 12031;
  attribute ram_slice_begin of vga_memory_reg_11968_12031_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_11968_12031_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11968_12031_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11968_12031_3_5 : label is 11968;
  attribute ram_addr_end of vga_memory_reg_11968_12031_3_5 : label is 12031;
  attribute ram_slice_begin of vga_memory_reg_11968_12031_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_11968_12031_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11968_12031_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11968_12031_6_8 : label is 11968;
  attribute ram_addr_end of vga_memory_reg_11968_12031_6_8 : label is 12031;
  attribute ram_slice_begin of vga_memory_reg_11968_12031_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_11968_12031_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_11968_12031_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_11968_12031_9_11 : label is 11968;
  attribute ram_addr_end of vga_memory_reg_11968_12031_9_11 : label is 12031;
  attribute ram_slice_begin of vga_memory_reg_11968_12031_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_11968_12031_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12032_12095_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12032_12095_0_2 : label is 12032;
  attribute ram_addr_end of vga_memory_reg_12032_12095_0_2 : label is 12095;
  attribute ram_slice_begin of vga_memory_reg_12032_12095_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12032_12095_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_12032_12095_0_2_i_2 : label is "soft_lutpair12";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12032_12095_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12032_12095_3_5 : label is 12032;
  attribute ram_addr_end of vga_memory_reg_12032_12095_3_5 : label is 12095;
  attribute ram_slice_begin of vga_memory_reg_12032_12095_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12032_12095_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12032_12095_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12032_12095_6_8 : label is 12032;
  attribute ram_addr_end of vga_memory_reg_12032_12095_6_8 : label is 12095;
  attribute ram_slice_begin of vga_memory_reg_12032_12095_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12032_12095_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12032_12095_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12032_12095_9_11 : label is 12032;
  attribute ram_addr_end of vga_memory_reg_12032_12095_9_11 : label is 12095;
  attribute ram_slice_begin of vga_memory_reg_12032_12095_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12032_12095_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12096_12159_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12096_12159_0_2 : label is 12096;
  attribute ram_addr_end of vga_memory_reg_12096_12159_0_2 : label is 12159;
  attribute ram_slice_begin of vga_memory_reg_12096_12159_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12096_12159_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12096_12159_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12096_12159_3_5 : label is 12096;
  attribute ram_addr_end of vga_memory_reg_12096_12159_3_5 : label is 12159;
  attribute ram_slice_begin of vga_memory_reg_12096_12159_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12096_12159_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12096_12159_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12096_12159_6_8 : label is 12096;
  attribute ram_addr_end of vga_memory_reg_12096_12159_6_8 : label is 12159;
  attribute ram_slice_begin of vga_memory_reg_12096_12159_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12096_12159_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12096_12159_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12096_12159_9_11 : label is 12096;
  attribute ram_addr_end of vga_memory_reg_12096_12159_9_11 : label is 12159;
  attribute ram_slice_begin of vga_memory_reg_12096_12159_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12096_12159_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12160_12223_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12160_12223_0_2 : label is 12160;
  attribute ram_addr_end of vga_memory_reg_12160_12223_0_2 : label is 12223;
  attribute ram_slice_begin of vga_memory_reg_12160_12223_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12160_12223_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12160_12223_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12160_12223_3_5 : label is 12160;
  attribute ram_addr_end of vga_memory_reg_12160_12223_3_5 : label is 12223;
  attribute ram_slice_begin of vga_memory_reg_12160_12223_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12160_12223_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12160_12223_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12160_12223_6_8 : label is 12160;
  attribute ram_addr_end of vga_memory_reg_12160_12223_6_8 : label is 12223;
  attribute ram_slice_begin of vga_memory_reg_12160_12223_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12160_12223_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12160_12223_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12160_12223_9_11 : label is 12160;
  attribute ram_addr_end of vga_memory_reg_12160_12223_9_11 : label is 12223;
  attribute ram_slice_begin of vga_memory_reg_12160_12223_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12160_12223_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1216_1279_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of vga_memory_reg_1216_1279_0_2 : label is 1279;
  attribute ram_slice_begin of vga_memory_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1216_1279_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_1216_1279_0_2_i_2 : label is "soft_lutpair13";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1216_1279_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1216_1279_3_5 : label is 1216;
  attribute ram_addr_end of vga_memory_reg_1216_1279_3_5 : label is 1279;
  attribute ram_slice_begin of vga_memory_reg_1216_1279_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1216_1279_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1216_1279_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1216_1279_6_8 : label is 1216;
  attribute ram_addr_end of vga_memory_reg_1216_1279_6_8 : label is 1279;
  attribute ram_slice_begin of vga_memory_reg_1216_1279_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1216_1279_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1216_1279_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1216_1279_9_11 : label is 1216;
  attribute ram_addr_end of vga_memory_reg_1216_1279_9_11 : label is 1279;
  attribute ram_slice_begin of vga_memory_reg_1216_1279_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1216_1279_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12224_12287_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12224_12287_0_2 : label is 12224;
  attribute ram_addr_end of vga_memory_reg_12224_12287_0_2 : label is 12287;
  attribute ram_slice_begin of vga_memory_reg_12224_12287_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12224_12287_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12224_12287_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12224_12287_3_5 : label is 12224;
  attribute ram_addr_end of vga_memory_reg_12224_12287_3_5 : label is 12287;
  attribute ram_slice_begin of vga_memory_reg_12224_12287_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12224_12287_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12224_12287_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12224_12287_6_8 : label is 12224;
  attribute ram_addr_end of vga_memory_reg_12224_12287_6_8 : label is 12287;
  attribute ram_slice_begin of vga_memory_reg_12224_12287_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12224_12287_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12224_12287_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12224_12287_9_11 : label is 12224;
  attribute ram_addr_end of vga_memory_reg_12224_12287_9_11 : label is 12287;
  attribute ram_slice_begin of vga_memory_reg_12224_12287_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12224_12287_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12288_12351_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12288_12351_0_2 : label is 12288;
  attribute ram_addr_end of vga_memory_reg_12288_12351_0_2 : label is 12351;
  attribute ram_slice_begin of vga_memory_reg_12288_12351_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12288_12351_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12288_12351_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12288_12351_3_5 : label is 12288;
  attribute ram_addr_end of vga_memory_reg_12288_12351_3_5 : label is 12351;
  attribute ram_slice_begin of vga_memory_reg_12288_12351_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12288_12351_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12288_12351_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12288_12351_6_8 : label is 12288;
  attribute ram_addr_end of vga_memory_reg_12288_12351_6_8 : label is 12351;
  attribute ram_slice_begin of vga_memory_reg_12288_12351_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12288_12351_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12288_12351_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12288_12351_9_11 : label is 12288;
  attribute ram_addr_end of vga_memory_reg_12288_12351_9_11 : label is 12351;
  attribute ram_slice_begin of vga_memory_reg_12288_12351_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12288_12351_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12352_12415_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12352_12415_0_2 : label is 12352;
  attribute ram_addr_end of vga_memory_reg_12352_12415_0_2 : label is 12415;
  attribute ram_slice_begin of vga_memory_reg_12352_12415_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12352_12415_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12352_12415_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12352_12415_3_5 : label is 12352;
  attribute ram_addr_end of vga_memory_reg_12352_12415_3_5 : label is 12415;
  attribute ram_slice_begin of vga_memory_reg_12352_12415_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12352_12415_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12352_12415_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12352_12415_6_8 : label is 12352;
  attribute ram_addr_end of vga_memory_reg_12352_12415_6_8 : label is 12415;
  attribute ram_slice_begin of vga_memory_reg_12352_12415_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12352_12415_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12352_12415_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12352_12415_9_11 : label is 12352;
  attribute ram_addr_end of vga_memory_reg_12352_12415_9_11 : label is 12415;
  attribute ram_slice_begin of vga_memory_reg_12352_12415_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12352_12415_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12416_12479_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12416_12479_0_2 : label is 12416;
  attribute ram_addr_end of vga_memory_reg_12416_12479_0_2 : label is 12479;
  attribute ram_slice_begin of vga_memory_reg_12416_12479_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12416_12479_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12416_12479_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12416_12479_3_5 : label is 12416;
  attribute ram_addr_end of vga_memory_reg_12416_12479_3_5 : label is 12479;
  attribute ram_slice_begin of vga_memory_reg_12416_12479_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12416_12479_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12416_12479_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12416_12479_6_8 : label is 12416;
  attribute ram_addr_end of vga_memory_reg_12416_12479_6_8 : label is 12479;
  attribute ram_slice_begin of vga_memory_reg_12416_12479_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12416_12479_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12416_12479_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12416_12479_9_11 : label is 12416;
  attribute ram_addr_end of vga_memory_reg_12416_12479_9_11 : label is 12479;
  attribute ram_slice_begin of vga_memory_reg_12416_12479_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12416_12479_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12480_12543_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12480_12543_0_2 : label is 12480;
  attribute ram_addr_end of vga_memory_reg_12480_12543_0_2 : label is 12543;
  attribute ram_slice_begin of vga_memory_reg_12480_12543_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12480_12543_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_12480_12543_0_2_i_2 : label is "soft_lutpair23";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12480_12543_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12480_12543_3_5 : label is 12480;
  attribute ram_addr_end of vga_memory_reg_12480_12543_3_5 : label is 12543;
  attribute ram_slice_begin of vga_memory_reg_12480_12543_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12480_12543_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12480_12543_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12480_12543_6_8 : label is 12480;
  attribute ram_addr_end of vga_memory_reg_12480_12543_6_8 : label is 12543;
  attribute ram_slice_begin of vga_memory_reg_12480_12543_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12480_12543_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12480_12543_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12480_12543_9_11 : label is 12480;
  attribute ram_addr_end of vga_memory_reg_12480_12543_9_11 : label is 12543;
  attribute ram_slice_begin of vga_memory_reg_12480_12543_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12480_12543_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12544_12607_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12544_12607_0_2 : label is 12544;
  attribute ram_addr_end of vga_memory_reg_12544_12607_0_2 : label is 12607;
  attribute ram_slice_begin of vga_memory_reg_12544_12607_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12544_12607_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12544_12607_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12544_12607_3_5 : label is 12544;
  attribute ram_addr_end of vga_memory_reg_12544_12607_3_5 : label is 12607;
  attribute ram_slice_begin of vga_memory_reg_12544_12607_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12544_12607_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12544_12607_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12544_12607_6_8 : label is 12544;
  attribute ram_addr_end of vga_memory_reg_12544_12607_6_8 : label is 12607;
  attribute ram_slice_begin of vga_memory_reg_12544_12607_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12544_12607_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12544_12607_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12544_12607_9_11 : label is 12544;
  attribute ram_addr_end of vga_memory_reg_12544_12607_9_11 : label is 12607;
  attribute ram_slice_begin of vga_memory_reg_12544_12607_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12544_12607_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12608_12671_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12608_12671_0_2 : label is 12608;
  attribute ram_addr_end of vga_memory_reg_12608_12671_0_2 : label is 12671;
  attribute ram_slice_begin of vga_memory_reg_12608_12671_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12608_12671_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12608_12671_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12608_12671_3_5 : label is 12608;
  attribute ram_addr_end of vga_memory_reg_12608_12671_3_5 : label is 12671;
  attribute ram_slice_begin of vga_memory_reg_12608_12671_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12608_12671_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12608_12671_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12608_12671_6_8 : label is 12608;
  attribute ram_addr_end of vga_memory_reg_12608_12671_6_8 : label is 12671;
  attribute ram_slice_begin of vga_memory_reg_12608_12671_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12608_12671_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12608_12671_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12608_12671_9_11 : label is 12608;
  attribute ram_addr_end of vga_memory_reg_12608_12671_9_11 : label is 12671;
  attribute ram_slice_begin of vga_memory_reg_12608_12671_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12608_12671_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12672_12735_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12672_12735_0_2 : label is 12672;
  attribute ram_addr_end of vga_memory_reg_12672_12735_0_2 : label is 12735;
  attribute ram_slice_begin of vga_memory_reg_12672_12735_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12672_12735_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12672_12735_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12672_12735_3_5 : label is 12672;
  attribute ram_addr_end of vga_memory_reg_12672_12735_3_5 : label is 12735;
  attribute ram_slice_begin of vga_memory_reg_12672_12735_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12672_12735_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12672_12735_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12672_12735_6_8 : label is 12672;
  attribute ram_addr_end of vga_memory_reg_12672_12735_6_8 : label is 12735;
  attribute ram_slice_begin of vga_memory_reg_12672_12735_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12672_12735_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12672_12735_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12672_12735_9_11 : label is 12672;
  attribute ram_addr_end of vga_memory_reg_12672_12735_9_11 : label is 12735;
  attribute ram_slice_begin of vga_memory_reg_12672_12735_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12672_12735_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12736_12799_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12736_12799_0_2 : label is 12736;
  attribute ram_addr_end of vga_memory_reg_12736_12799_0_2 : label is 12799;
  attribute ram_slice_begin of vga_memory_reg_12736_12799_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12736_12799_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12736_12799_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12736_12799_3_5 : label is 12736;
  attribute ram_addr_end of vga_memory_reg_12736_12799_3_5 : label is 12799;
  attribute ram_slice_begin of vga_memory_reg_12736_12799_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12736_12799_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12736_12799_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12736_12799_6_8 : label is 12736;
  attribute ram_addr_end of vga_memory_reg_12736_12799_6_8 : label is 12799;
  attribute ram_slice_begin of vga_memory_reg_12736_12799_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12736_12799_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12736_12799_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12736_12799_9_11 : label is 12736;
  attribute ram_addr_end of vga_memory_reg_12736_12799_9_11 : label is 12799;
  attribute ram_slice_begin of vga_memory_reg_12736_12799_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12736_12799_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12800_12863_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12800_12863_0_2 : label is 12800;
  attribute ram_addr_end of vga_memory_reg_12800_12863_0_2 : label is 12863;
  attribute ram_slice_begin of vga_memory_reg_12800_12863_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12800_12863_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12800_12863_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12800_12863_3_5 : label is 12800;
  attribute ram_addr_end of vga_memory_reg_12800_12863_3_5 : label is 12863;
  attribute ram_slice_begin of vga_memory_reg_12800_12863_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12800_12863_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12800_12863_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12800_12863_6_8 : label is 12800;
  attribute ram_addr_end of vga_memory_reg_12800_12863_6_8 : label is 12863;
  attribute ram_slice_begin of vga_memory_reg_12800_12863_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12800_12863_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12800_12863_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12800_12863_9_11 : label is 12800;
  attribute ram_addr_end of vga_memory_reg_12800_12863_9_11 : label is 12863;
  attribute ram_slice_begin of vga_memory_reg_12800_12863_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12800_12863_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1280_1343_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of vga_memory_reg_1280_1343_0_2 : label is 1343;
  attribute ram_slice_begin of vga_memory_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1280_1343_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1280_1343_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1280_1343_3_5 : label is 1280;
  attribute ram_addr_end of vga_memory_reg_1280_1343_3_5 : label is 1343;
  attribute ram_slice_begin of vga_memory_reg_1280_1343_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1280_1343_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1280_1343_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1280_1343_6_8 : label is 1280;
  attribute ram_addr_end of vga_memory_reg_1280_1343_6_8 : label is 1343;
  attribute ram_slice_begin of vga_memory_reg_1280_1343_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1280_1343_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1280_1343_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1280_1343_9_11 : label is 1280;
  attribute ram_addr_end of vga_memory_reg_1280_1343_9_11 : label is 1343;
  attribute ram_slice_begin of vga_memory_reg_1280_1343_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1280_1343_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12864_12927_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12864_12927_0_2 : label is 12864;
  attribute ram_addr_end of vga_memory_reg_12864_12927_0_2 : label is 12927;
  attribute ram_slice_begin of vga_memory_reg_12864_12927_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12864_12927_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12864_12927_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12864_12927_3_5 : label is 12864;
  attribute ram_addr_end of vga_memory_reg_12864_12927_3_5 : label is 12927;
  attribute ram_slice_begin of vga_memory_reg_12864_12927_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12864_12927_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12864_12927_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12864_12927_6_8 : label is 12864;
  attribute ram_addr_end of vga_memory_reg_12864_12927_6_8 : label is 12927;
  attribute ram_slice_begin of vga_memory_reg_12864_12927_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12864_12927_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12864_12927_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12864_12927_9_11 : label is 12864;
  attribute ram_addr_end of vga_memory_reg_12864_12927_9_11 : label is 12927;
  attribute ram_slice_begin of vga_memory_reg_12864_12927_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12864_12927_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_128_191_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of vga_memory_reg_128_191_0_2 : label is 191;
  attribute ram_slice_begin of vga_memory_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_128_191_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_128_191_0_2_i_2 : label is "soft_lutpair8";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_128_191_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of vga_memory_reg_128_191_3_5 : label is 191;
  attribute ram_slice_begin of vga_memory_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_128_191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_128_191_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_128_191_6_8 : label is 128;
  attribute ram_addr_end of vga_memory_reg_128_191_6_8 : label is 191;
  attribute ram_slice_begin of vga_memory_reg_128_191_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_128_191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_128_191_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_128_191_9_11 : label is 128;
  attribute ram_addr_end of vga_memory_reg_128_191_9_11 : label is 191;
  attribute ram_slice_begin of vga_memory_reg_128_191_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_128_191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12928_12991_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12928_12991_0_2 : label is 12928;
  attribute ram_addr_end of vga_memory_reg_12928_12991_0_2 : label is 12991;
  attribute ram_slice_begin of vga_memory_reg_12928_12991_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12928_12991_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12928_12991_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12928_12991_3_5 : label is 12928;
  attribute ram_addr_end of vga_memory_reg_12928_12991_3_5 : label is 12991;
  attribute ram_slice_begin of vga_memory_reg_12928_12991_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12928_12991_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12928_12991_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12928_12991_6_8 : label is 12928;
  attribute ram_addr_end of vga_memory_reg_12928_12991_6_8 : label is 12991;
  attribute ram_slice_begin of vga_memory_reg_12928_12991_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12928_12991_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12928_12991_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12928_12991_9_11 : label is 12928;
  attribute ram_addr_end of vga_memory_reg_12928_12991_9_11 : label is 12991;
  attribute ram_slice_begin of vga_memory_reg_12928_12991_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12928_12991_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12992_13055_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12992_13055_0_2 : label is 12992;
  attribute ram_addr_end of vga_memory_reg_12992_13055_0_2 : label is 13055;
  attribute ram_slice_begin of vga_memory_reg_12992_13055_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_12992_13055_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_12992_13055_0_2_i_2 : label is "soft_lutpair22";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12992_13055_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12992_13055_3_5 : label is 12992;
  attribute ram_addr_end of vga_memory_reg_12992_13055_3_5 : label is 13055;
  attribute ram_slice_begin of vga_memory_reg_12992_13055_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_12992_13055_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12992_13055_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12992_13055_6_8 : label is 12992;
  attribute ram_addr_end of vga_memory_reg_12992_13055_6_8 : label is 13055;
  attribute ram_slice_begin of vga_memory_reg_12992_13055_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_12992_13055_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_12992_13055_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_12992_13055_9_11 : label is 12992;
  attribute ram_addr_end of vga_memory_reg_12992_13055_9_11 : label is 13055;
  attribute ram_slice_begin of vga_memory_reg_12992_13055_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_12992_13055_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13056_13119_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13056_13119_0_2 : label is 13056;
  attribute ram_addr_end of vga_memory_reg_13056_13119_0_2 : label is 13119;
  attribute ram_slice_begin of vga_memory_reg_13056_13119_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13056_13119_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13056_13119_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13056_13119_3_5 : label is 13056;
  attribute ram_addr_end of vga_memory_reg_13056_13119_3_5 : label is 13119;
  attribute ram_slice_begin of vga_memory_reg_13056_13119_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13056_13119_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13056_13119_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13056_13119_6_8 : label is 13056;
  attribute ram_addr_end of vga_memory_reg_13056_13119_6_8 : label is 13119;
  attribute ram_slice_begin of vga_memory_reg_13056_13119_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13056_13119_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13056_13119_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13056_13119_9_11 : label is 13056;
  attribute ram_addr_end of vga_memory_reg_13056_13119_9_11 : label is 13119;
  attribute ram_slice_begin of vga_memory_reg_13056_13119_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13056_13119_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13120_13183_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13120_13183_0_2 : label is 13120;
  attribute ram_addr_end of vga_memory_reg_13120_13183_0_2 : label is 13183;
  attribute ram_slice_begin of vga_memory_reg_13120_13183_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13120_13183_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13120_13183_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13120_13183_3_5 : label is 13120;
  attribute ram_addr_end of vga_memory_reg_13120_13183_3_5 : label is 13183;
  attribute ram_slice_begin of vga_memory_reg_13120_13183_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13120_13183_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13120_13183_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13120_13183_6_8 : label is 13120;
  attribute ram_addr_end of vga_memory_reg_13120_13183_6_8 : label is 13183;
  attribute ram_slice_begin of vga_memory_reg_13120_13183_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13120_13183_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13120_13183_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13120_13183_9_11 : label is 13120;
  attribute ram_addr_end of vga_memory_reg_13120_13183_9_11 : label is 13183;
  attribute ram_slice_begin of vga_memory_reg_13120_13183_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13120_13183_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13184_13247_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13184_13247_0_2 : label is 13184;
  attribute ram_addr_end of vga_memory_reg_13184_13247_0_2 : label is 13247;
  attribute ram_slice_begin of vga_memory_reg_13184_13247_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13184_13247_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13184_13247_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13184_13247_3_5 : label is 13184;
  attribute ram_addr_end of vga_memory_reg_13184_13247_3_5 : label is 13247;
  attribute ram_slice_begin of vga_memory_reg_13184_13247_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13184_13247_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13184_13247_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13184_13247_6_8 : label is 13184;
  attribute ram_addr_end of vga_memory_reg_13184_13247_6_8 : label is 13247;
  attribute ram_slice_begin of vga_memory_reg_13184_13247_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13184_13247_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13184_13247_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13184_13247_9_11 : label is 13184;
  attribute ram_addr_end of vga_memory_reg_13184_13247_9_11 : label is 13247;
  attribute ram_slice_begin of vga_memory_reg_13184_13247_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13184_13247_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13248_13311_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13248_13311_0_2 : label is 13248;
  attribute ram_addr_end of vga_memory_reg_13248_13311_0_2 : label is 13311;
  attribute ram_slice_begin of vga_memory_reg_13248_13311_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13248_13311_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13248_13311_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13248_13311_3_5 : label is 13248;
  attribute ram_addr_end of vga_memory_reg_13248_13311_3_5 : label is 13311;
  attribute ram_slice_begin of vga_memory_reg_13248_13311_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13248_13311_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13248_13311_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13248_13311_6_8 : label is 13248;
  attribute ram_addr_end of vga_memory_reg_13248_13311_6_8 : label is 13311;
  attribute ram_slice_begin of vga_memory_reg_13248_13311_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13248_13311_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13248_13311_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13248_13311_9_11 : label is 13248;
  attribute ram_addr_end of vga_memory_reg_13248_13311_9_11 : label is 13311;
  attribute ram_slice_begin of vga_memory_reg_13248_13311_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13248_13311_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13312_13375_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13312_13375_0_2 : label is 13312;
  attribute ram_addr_end of vga_memory_reg_13312_13375_0_2 : label is 13375;
  attribute ram_slice_begin of vga_memory_reg_13312_13375_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13312_13375_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13312_13375_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13312_13375_3_5 : label is 13312;
  attribute ram_addr_end of vga_memory_reg_13312_13375_3_5 : label is 13375;
  attribute ram_slice_begin of vga_memory_reg_13312_13375_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13312_13375_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13312_13375_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13312_13375_6_8 : label is 13312;
  attribute ram_addr_end of vga_memory_reg_13312_13375_6_8 : label is 13375;
  attribute ram_slice_begin of vga_memory_reg_13312_13375_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13312_13375_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13312_13375_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13312_13375_9_11 : label is 13312;
  attribute ram_addr_end of vga_memory_reg_13312_13375_9_11 : label is 13375;
  attribute ram_slice_begin of vga_memory_reg_13312_13375_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13312_13375_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13376_13439_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13376_13439_0_2 : label is 13376;
  attribute ram_addr_end of vga_memory_reg_13376_13439_0_2 : label is 13439;
  attribute ram_slice_begin of vga_memory_reg_13376_13439_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13376_13439_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13376_13439_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13376_13439_3_5 : label is 13376;
  attribute ram_addr_end of vga_memory_reg_13376_13439_3_5 : label is 13439;
  attribute ram_slice_begin of vga_memory_reg_13376_13439_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13376_13439_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13376_13439_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13376_13439_6_8 : label is 13376;
  attribute ram_addr_end of vga_memory_reg_13376_13439_6_8 : label is 13439;
  attribute ram_slice_begin of vga_memory_reg_13376_13439_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13376_13439_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13376_13439_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13376_13439_9_11 : label is 13376;
  attribute ram_addr_end of vga_memory_reg_13376_13439_9_11 : label is 13439;
  attribute ram_slice_begin of vga_memory_reg_13376_13439_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13376_13439_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13440_13503_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13440_13503_0_2 : label is 13440;
  attribute ram_addr_end of vga_memory_reg_13440_13503_0_2 : label is 13503;
  attribute ram_slice_begin of vga_memory_reg_13440_13503_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13440_13503_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13440_13503_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13440_13503_3_5 : label is 13440;
  attribute ram_addr_end of vga_memory_reg_13440_13503_3_5 : label is 13503;
  attribute ram_slice_begin of vga_memory_reg_13440_13503_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13440_13503_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13440_13503_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13440_13503_6_8 : label is 13440;
  attribute ram_addr_end of vga_memory_reg_13440_13503_6_8 : label is 13503;
  attribute ram_slice_begin of vga_memory_reg_13440_13503_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13440_13503_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13440_13503_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13440_13503_9_11 : label is 13440;
  attribute ram_addr_end of vga_memory_reg_13440_13503_9_11 : label is 13503;
  attribute ram_slice_begin of vga_memory_reg_13440_13503_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13440_13503_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1344_1407_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of vga_memory_reg_1344_1407_0_2 : label is 1407;
  attribute ram_slice_begin of vga_memory_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1344_1407_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_1344_1407_0_2_i_2 : label is "soft_lutpair10";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1344_1407_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1344_1407_3_5 : label is 1344;
  attribute ram_addr_end of vga_memory_reg_1344_1407_3_5 : label is 1407;
  attribute ram_slice_begin of vga_memory_reg_1344_1407_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1344_1407_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1344_1407_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1344_1407_6_8 : label is 1344;
  attribute ram_addr_end of vga_memory_reg_1344_1407_6_8 : label is 1407;
  attribute ram_slice_begin of vga_memory_reg_1344_1407_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1344_1407_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1344_1407_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1344_1407_9_11 : label is 1344;
  attribute ram_addr_end of vga_memory_reg_1344_1407_9_11 : label is 1407;
  attribute ram_slice_begin of vga_memory_reg_1344_1407_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1344_1407_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13504_13567_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13504_13567_0_2 : label is 13504;
  attribute ram_addr_end of vga_memory_reg_13504_13567_0_2 : label is 13567;
  attribute ram_slice_begin of vga_memory_reg_13504_13567_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13504_13567_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13504_13567_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13504_13567_3_5 : label is 13504;
  attribute ram_addr_end of vga_memory_reg_13504_13567_3_5 : label is 13567;
  attribute ram_slice_begin of vga_memory_reg_13504_13567_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13504_13567_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13504_13567_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13504_13567_6_8 : label is 13504;
  attribute ram_addr_end of vga_memory_reg_13504_13567_6_8 : label is 13567;
  attribute ram_slice_begin of vga_memory_reg_13504_13567_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13504_13567_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13504_13567_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13504_13567_9_11 : label is 13504;
  attribute ram_addr_end of vga_memory_reg_13504_13567_9_11 : label is 13567;
  attribute ram_slice_begin of vga_memory_reg_13504_13567_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13504_13567_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13568_13631_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13568_13631_0_2 : label is 13568;
  attribute ram_addr_end of vga_memory_reg_13568_13631_0_2 : label is 13631;
  attribute ram_slice_begin of vga_memory_reg_13568_13631_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13568_13631_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13568_13631_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13568_13631_3_5 : label is 13568;
  attribute ram_addr_end of vga_memory_reg_13568_13631_3_5 : label is 13631;
  attribute ram_slice_begin of vga_memory_reg_13568_13631_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13568_13631_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13568_13631_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13568_13631_6_8 : label is 13568;
  attribute ram_addr_end of vga_memory_reg_13568_13631_6_8 : label is 13631;
  attribute ram_slice_begin of vga_memory_reg_13568_13631_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13568_13631_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13568_13631_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13568_13631_9_11 : label is 13568;
  attribute ram_addr_end of vga_memory_reg_13568_13631_9_11 : label is 13631;
  attribute ram_slice_begin of vga_memory_reg_13568_13631_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13568_13631_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13632_13695_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13632_13695_0_2 : label is 13632;
  attribute ram_addr_end of vga_memory_reg_13632_13695_0_2 : label is 13695;
  attribute ram_slice_begin of vga_memory_reg_13632_13695_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13632_13695_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13632_13695_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13632_13695_3_5 : label is 13632;
  attribute ram_addr_end of vga_memory_reg_13632_13695_3_5 : label is 13695;
  attribute ram_slice_begin of vga_memory_reg_13632_13695_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13632_13695_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13632_13695_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13632_13695_6_8 : label is 13632;
  attribute ram_addr_end of vga_memory_reg_13632_13695_6_8 : label is 13695;
  attribute ram_slice_begin of vga_memory_reg_13632_13695_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13632_13695_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13632_13695_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13632_13695_9_11 : label is 13632;
  attribute ram_addr_end of vga_memory_reg_13632_13695_9_11 : label is 13695;
  attribute ram_slice_begin of vga_memory_reg_13632_13695_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13632_13695_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13696_13759_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13696_13759_0_2 : label is 13696;
  attribute ram_addr_end of vga_memory_reg_13696_13759_0_2 : label is 13759;
  attribute ram_slice_begin of vga_memory_reg_13696_13759_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13696_13759_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13696_13759_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13696_13759_3_5 : label is 13696;
  attribute ram_addr_end of vga_memory_reg_13696_13759_3_5 : label is 13759;
  attribute ram_slice_begin of vga_memory_reg_13696_13759_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13696_13759_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13696_13759_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13696_13759_6_8 : label is 13696;
  attribute ram_addr_end of vga_memory_reg_13696_13759_6_8 : label is 13759;
  attribute ram_slice_begin of vga_memory_reg_13696_13759_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13696_13759_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13696_13759_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13696_13759_9_11 : label is 13696;
  attribute ram_addr_end of vga_memory_reg_13696_13759_9_11 : label is 13759;
  attribute ram_slice_begin of vga_memory_reg_13696_13759_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13696_13759_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13760_13823_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13760_13823_0_2 : label is 13760;
  attribute ram_addr_end of vga_memory_reg_13760_13823_0_2 : label is 13823;
  attribute ram_slice_begin of vga_memory_reg_13760_13823_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13760_13823_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13760_13823_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13760_13823_3_5 : label is 13760;
  attribute ram_addr_end of vga_memory_reg_13760_13823_3_5 : label is 13823;
  attribute ram_slice_begin of vga_memory_reg_13760_13823_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13760_13823_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13760_13823_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13760_13823_6_8 : label is 13760;
  attribute ram_addr_end of vga_memory_reg_13760_13823_6_8 : label is 13823;
  attribute ram_slice_begin of vga_memory_reg_13760_13823_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13760_13823_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13760_13823_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13760_13823_9_11 : label is 13760;
  attribute ram_addr_end of vga_memory_reg_13760_13823_9_11 : label is 13823;
  attribute ram_slice_begin of vga_memory_reg_13760_13823_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13760_13823_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13824_13887_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13824_13887_0_2 : label is 13824;
  attribute ram_addr_end of vga_memory_reg_13824_13887_0_2 : label is 13887;
  attribute ram_slice_begin of vga_memory_reg_13824_13887_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13824_13887_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13824_13887_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13824_13887_3_5 : label is 13824;
  attribute ram_addr_end of vga_memory_reg_13824_13887_3_5 : label is 13887;
  attribute ram_slice_begin of vga_memory_reg_13824_13887_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13824_13887_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13824_13887_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13824_13887_6_8 : label is 13824;
  attribute ram_addr_end of vga_memory_reg_13824_13887_6_8 : label is 13887;
  attribute ram_slice_begin of vga_memory_reg_13824_13887_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13824_13887_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13824_13887_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13824_13887_9_11 : label is 13824;
  attribute ram_addr_end of vga_memory_reg_13824_13887_9_11 : label is 13887;
  attribute ram_slice_begin of vga_memory_reg_13824_13887_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13824_13887_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13888_13951_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13888_13951_0_2 : label is 13888;
  attribute ram_addr_end of vga_memory_reg_13888_13951_0_2 : label is 13951;
  attribute ram_slice_begin of vga_memory_reg_13888_13951_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13888_13951_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13888_13951_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13888_13951_3_5 : label is 13888;
  attribute ram_addr_end of vga_memory_reg_13888_13951_3_5 : label is 13951;
  attribute ram_slice_begin of vga_memory_reg_13888_13951_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13888_13951_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13888_13951_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13888_13951_6_8 : label is 13888;
  attribute ram_addr_end of vga_memory_reg_13888_13951_6_8 : label is 13951;
  attribute ram_slice_begin of vga_memory_reg_13888_13951_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13888_13951_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13888_13951_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13888_13951_9_11 : label is 13888;
  attribute ram_addr_end of vga_memory_reg_13888_13951_9_11 : label is 13951;
  attribute ram_slice_begin of vga_memory_reg_13888_13951_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13888_13951_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13952_14015_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13952_14015_0_2 : label is 13952;
  attribute ram_addr_end of vga_memory_reg_13952_14015_0_2 : label is 14015;
  attribute ram_slice_begin of vga_memory_reg_13952_14015_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_13952_14015_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_13952_14015_0_2_i_2 : label is "soft_lutpair12";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13952_14015_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13952_14015_3_5 : label is 13952;
  attribute ram_addr_end of vga_memory_reg_13952_14015_3_5 : label is 14015;
  attribute ram_slice_begin of vga_memory_reg_13952_14015_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_13952_14015_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13952_14015_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13952_14015_6_8 : label is 13952;
  attribute ram_addr_end of vga_memory_reg_13952_14015_6_8 : label is 14015;
  attribute ram_slice_begin of vga_memory_reg_13952_14015_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_13952_14015_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_13952_14015_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_13952_14015_9_11 : label is 13952;
  attribute ram_addr_end of vga_memory_reg_13952_14015_9_11 : label is 14015;
  attribute ram_slice_begin of vga_memory_reg_13952_14015_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_13952_14015_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14016_14079_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14016_14079_0_2 : label is 14016;
  attribute ram_addr_end of vga_memory_reg_14016_14079_0_2 : label is 14079;
  attribute ram_slice_begin of vga_memory_reg_14016_14079_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14016_14079_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14016_14079_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14016_14079_3_5 : label is 14016;
  attribute ram_addr_end of vga_memory_reg_14016_14079_3_5 : label is 14079;
  attribute ram_slice_begin of vga_memory_reg_14016_14079_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14016_14079_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14016_14079_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14016_14079_6_8 : label is 14016;
  attribute ram_addr_end of vga_memory_reg_14016_14079_6_8 : label is 14079;
  attribute ram_slice_begin of vga_memory_reg_14016_14079_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14016_14079_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14016_14079_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14016_14079_9_11 : label is 14016;
  attribute ram_addr_end of vga_memory_reg_14016_14079_9_11 : label is 14079;
  attribute ram_slice_begin of vga_memory_reg_14016_14079_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14016_14079_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14080_14143_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14080_14143_0_2 : label is 14080;
  attribute ram_addr_end of vga_memory_reg_14080_14143_0_2 : label is 14143;
  attribute ram_slice_begin of vga_memory_reg_14080_14143_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14080_14143_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14080_14143_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14080_14143_3_5 : label is 14080;
  attribute ram_addr_end of vga_memory_reg_14080_14143_3_5 : label is 14143;
  attribute ram_slice_begin of vga_memory_reg_14080_14143_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14080_14143_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14080_14143_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14080_14143_6_8 : label is 14080;
  attribute ram_addr_end of vga_memory_reg_14080_14143_6_8 : label is 14143;
  attribute ram_slice_begin of vga_memory_reg_14080_14143_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14080_14143_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14080_14143_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14080_14143_9_11 : label is 14080;
  attribute ram_addr_end of vga_memory_reg_14080_14143_9_11 : label is 14143;
  attribute ram_slice_begin of vga_memory_reg_14080_14143_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14080_14143_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1408_1471_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of vga_memory_reg_1408_1471_0_2 : label is 1471;
  attribute ram_slice_begin of vga_memory_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1408_1471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1408_1471_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1408_1471_3_5 : label is 1408;
  attribute ram_addr_end of vga_memory_reg_1408_1471_3_5 : label is 1471;
  attribute ram_slice_begin of vga_memory_reg_1408_1471_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1408_1471_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1408_1471_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1408_1471_6_8 : label is 1408;
  attribute ram_addr_end of vga_memory_reg_1408_1471_6_8 : label is 1471;
  attribute ram_slice_begin of vga_memory_reg_1408_1471_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1408_1471_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1408_1471_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1408_1471_9_11 : label is 1408;
  attribute ram_addr_end of vga_memory_reg_1408_1471_9_11 : label is 1471;
  attribute ram_slice_begin of vga_memory_reg_1408_1471_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1408_1471_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14144_14207_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14144_14207_0_2 : label is 14144;
  attribute ram_addr_end of vga_memory_reg_14144_14207_0_2 : label is 14207;
  attribute ram_slice_begin of vga_memory_reg_14144_14207_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14144_14207_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14144_14207_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14144_14207_3_5 : label is 14144;
  attribute ram_addr_end of vga_memory_reg_14144_14207_3_5 : label is 14207;
  attribute ram_slice_begin of vga_memory_reg_14144_14207_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14144_14207_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14144_14207_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14144_14207_6_8 : label is 14144;
  attribute ram_addr_end of vga_memory_reg_14144_14207_6_8 : label is 14207;
  attribute ram_slice_begin of vga_memory_reg_14144_14207_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14144_14207_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14144_14207_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14144_14207_9_11 : label is 14144;
  attribute ram_addr_end of vga_memory_reg_14144_14207_9_11 : label is 14207;
  attribute ram_slice_begin of vga_memory_reg_14144_14207_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14144_14207_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14208_14271_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14208_14271_0_2 : label is 14208;
  attribute ram_addr_end of vga_memory_reg_14208_14271_0_2 : label is 14271;
  attribute ram_slice_begin of vga_memory_reg_14208_14271_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14208_14271_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14208_14271_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14208_14271_3_5 : label is 14208;
  attribute ram_addr_end of vga_memory_reg_14208_14271_3_5 : label is 14271;
  attribute ram_slice_begin of vga_memory_reg_14208_14271_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14208_14271_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14208_14271_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14208_14271_6_8 : label is 14208;
  attribute ram_addr_end of vga_memory_reg_14208_14271_6_8 : label is 14271;
  attribute ram_slice_begin of vga_memory_reg_14208_14271_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14208_14271_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14208_14271_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14208_14271_9_11 : label is 14208;
  attribute ram_addr_end of vga_memory_reg_14208_14271_9_11 : label is 14271;
  attribute ram_slice_begin of vga_memory_reg_14208_14271_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14208_14271_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14272_14335_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14272_14335_0_2 : label is 14272;
  attribute ram_addr_end of vga_memory_reg_14272_14335_0_2 : label is 14335;
  attribute ram_slice_begin of vga_memory_reg_14272_14335_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14272_14335_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14272_14335_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14272_14335_3_5 : label is 14272;
  attribute ram_addr_end of vga_memory_reg_14272_14335_3_5 : label is 14335;
  attribute ram_slice_begin of vga_memory_reg_14272_14335_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14272_14335_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14272_14335_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14272_14335_6_8 : label is 14272;
  attribute ram_addr_end of vga_memory_reg_14272_14335_6_8 : label is 14335;
  attribute ram_slice_begin of vga_memory_reg_14272_14335_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14272_14335_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14272_14335_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14272_14335_9_11 : label is 14272;
  attribute ram_addr_end of vga_memory_reg_14272_14335_9_11 : label is 14335;
  attribute ram_slice_begin of vga_memory_reg_14272_14335_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14272_14335_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14336_14399_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14336_14399_0_2 : label is 14336;
  attribute ram_addr_end of vga_memory_reg_14336_14399_0_2 : label is 14399;
  attribute ram_slice_begin of vga_memory_reg_14336_14399_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14336_14399_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14336_14399_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14336_14399_3_5 : label is 14336;
  attribute ram_addr_end of vga_memory_reg_14336_14399_3_5 : label is 14399;
  attribute ram_slice_begin of vga_memory_reg_14336_14399_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14336_14399_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14336_14399_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14336_14399_6_8 : label is 14336;
  attribute ram_addr_end of vga_memory_reg_14336_14399_6_8 : label is 14399;
  attribute ram_slice_begin of vga_memory_reg_14336_14399_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14336_14399_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14336_14399_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14336_14399_9_11 : label is 14336;
  attribute ram_addr_end of vga_memory_reg_14336_14399_9_11 : label is 14399;
  attribute ram_slice_begin of vga_memory_reg_14336_14399_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14336_14399_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14400_14463_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14400_14463_0_2 : label is 14400;
  attribute ram_addr_end of vga_memory_reg_14400_14463_0_2 : label is 14463;
  attribute ram_slice_begin of vga_memory_reg_14400_14463_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14400_14463_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14400_14463_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14400_14463_3_5 : label is 14400;
  attribute ram_addr_end of vga_memory_reg_14400_14463_3_5 : label is 14463;
  attribute ram_slice_begin of vga_memory_reg_14400_14463_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14400_14463_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14400_14463_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14400_14463_6_8 : label is 14400;
  attribute ram_addr_end of vga_memory_reg_14400_14463_6_8 : label is 14463;
  attribute ram_slice_begin of vga_memory_reg_14400_14463_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14400_14463_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14400_14463_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14400_14463_9_11 : label is 14400;
  attribute ram_addr_end of vga_memory_reg_14400_14463_9_11 : label is 14463;
  attribute ram_slice_begin of vga_memory_reg_14400_14463_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14400_14463_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14464_14527_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14464_14527_0_2 : label is 14464;
  attribute ram_addr_end of vga_memory_reg_14464_14527_0_2 : label is 14527;
  attribute ram_slice_begin of vga_memory_reg_14464_14527_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14464_14527_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14464_14527_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14464_14527_3_5 : label is 14464;
  attribute ram_addr_end of vga_memory_reg_14464_14527_3_5 : label is 14527;
  attribute ram_slice_begin of vga_memory_reg_14464_14527_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14464_14527_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14464_14527_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14464_14527_6_8 : label is 14464;
  attribute ram_addr_end of vga_memory_reg_14464_14527_6_8 : label is 14527;
  attribute ram_slice_begin of vga_memory_reg_14464_14527_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14464_14527_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14464_14527_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14464_14527_9_11 : label is 14464;
  attribute ram_addr_end of vga_memory_reg_14464_14527_9_11 : label is 14527;
  attribute ram_slice_begin of vga_memory_reg_14464_14527_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14464_14527_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14528_14591_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14528_14591_0_2 : label is 14528;
  attribute ram_addr_end of vga_memory_reg_14528_14591_0_2 : label is 14591;
  attribute ram_slice_begin of vga_memory_reg_14528_14591_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14528_14591_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14528_14591_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14528_14591_3_5 : label is 14528;
  attribute ram_addr_end of vga_memory_reg_14528_14591_3_5 : label is 14591;
  attribute ram_slice_begin of vga_memory_reg_14528_14591_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14528_14591_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14528_14591_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14528_14591_6_8 : label is 14528;
  attribute ram_addr_end of vga_memory_reg_14528_14591_6_8 : label is 14591;
  attribute ram_slice_begin of vga_memory_reg_14528_14591_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14528_14591_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14528_14591_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14528_14591_9_11 : label is 14528;
  attribute ram_addr_end of vga_memory_reg_14528_14591_9_11 : label is 14591;
  attribute ram_slice_begin of vga_memory_reg_14528_14591_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14528_14591_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14592_14655_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14592_14655_0_2 : label is 14592;
  attribute ram_addr_end of vga_memory_reg_14592_14655_0_2 : label is 14655;
  attribute ram_slice_begin of vga_memory_reg_14592_14655_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14592_14655_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_14592_14655_0_2_i_2 : label is "soft_lutpair1";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14592_14655_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14592_14655_3_5 : label is 14592;
  attribute ram_addr_end of vga_memory_reg_14592_14655_3_5 : label is 14655;
  attribute ram_slice_begin of vga_memory_reg_14592_14655_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14592_14655_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14592_14655_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14592_14655_6_8 : label is 14592;
  attribute ram_addr_end of vga_memory_reg_14592_14655_6_8 : label is 14655;
  attribute ram_slice_begin of vga_memory_reg_14592_14655_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14592_14655_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14592_14655_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14592_14655_9_11 : label is 14592;
  attribute ram_addr_end of vga_memory_reg_14592_14655_9_11 : label is 14655;
  attribute ram_slice_begin of vga_memory_reg_14592_14655_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14592_14655_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14656_14719_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14656_14719_0_2 : label is 14656;
  attribute ram_addr_end of vga_memory_reg_14656_14719_0_2 : label is 14719;
  attribute ram_slice_begin of vga_memory_reg_14656_14719_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14656_14719_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14656_14719_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14656_14719_3_5 : label is 14656;
  attribute ram_addr_end of vga_memory_reg_14656_14719_3_5 : label is 14719;
  attribute ram_slice_begin of vga_memory_reg_14656_14719_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14656_14719_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14656_14719_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14656_14719_6_8 : label is 14656;
  attribute ram_addr_end of vga_memory_reg_14656_14719_6_8 : label is 14719;
  attribute ram_slice_begin of vga_memory_reg_14656_14719_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14656_14719_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14656_14719_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14656_14719_9_11 : label is 14656;
  attribute ram_addr_end of vga_memory_reg_14656_14719_9_11 : label is 14719;
  attribute ram_slice_begin of vga_memory_reg_14656_14719_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14656_14719_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14720_14783_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14720_14783_0_2 : label is 14720;
  attribute ram_addr_end of vga_memory_reg_14720_14783_0_2 : label is 14783;
  attribute ram_slice_begin of vga_memory_reg_14720_14783_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14720_14783_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14720_14783_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14720_14783_3_5 : label is 14720;
  attribute ram_addr_end of vga_memory_reg_14720_14783_3_5 : label is 14783;
  attribute ram_slice_begin of vga_memory_reg_14720_14783_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14720_14783_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14720_14783_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14720_14783_6_8 : label is 14720;
  attribute ram_addr_end of vga_memory_reg_14720_14783_6_8 : label is 14783;
  attribute ram_slice_begin of vga_memory_reg_14720_14783_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14720_14783_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14720_14783_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14720_14783_9_11 : label is 14720;
  attribute ram_addr_end of vga_memory_reg_14720_14783_9_11 : label is 14783;
  attribute ram_slice_begin of vga_memory_reg_14720_14783_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14720_14783_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1472_1535_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of vga_memory_reg_1472_1535_0_2 : label is 1535;
  attribute ram_slice_begin of vga_memory_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1472_1535_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_1472_1535_0_2_i_2 : label is "soft_lutpair10";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1472_1535_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1472_1535_3_5 : label is 1472;
  attribute ram_addr_end of vga_memory_reg_1472_1535_3_5 : label is 1535;
  attribute ram_slice_begin of vga_memory_reg_1472_1535_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1472_1535_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1472_1535_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1472_1535_6_8 : label is 1472;
  attribute ram_addr_end of vga_memory_reg_1472_1535_6_8 : label is 1535;
  attribute ram_slice_begin of vga_memory_reg_1472_1535_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1472_1535_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1472_1535_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1472_1535_9_11 : label is 1472;
  attribute ram_addr_end of vga_memory_reg_1472_1535_9_11 : label is 1535;
  attribute ram_slice_begin of vga_memory_reg_1472_1535_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1472_1535_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14784_14847_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14784_14847_0_2 : label is 14784;
  attribute ram_addr_end of vga_memory_reg_14784_14847_0_2 : label is 14847;
  attribute ram_slice_begin of vga_memory_reg_14784_14847_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14784_14847_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14784_14847_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14784_14847_3_5 : label is 14784;
  attribute ram_addr_end of vga_memory_reg_14784_14847_3_5 : label is 14847;
  attribute ram_slice_begin of vga_memory_reg_14784_14847_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14784_14847_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14784_14847_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14784_14847_6_8 : label is 14784;
  attribute ram_addr_end of vga_memory_reg_14784_14847_6_8 : label is 14847;
  attribute ram_slice_begin of vga_memory_reg_14784_14847_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14784_14847_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14784_14847_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14784_14847_9_11 : label is 14784;
  attribute ram_addr_end of vga_memory_reg_14784_14847_9_11 : label is 14847;
  attribute ram_slice_begin of vga_memory_reg_14784_14847_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14784_14847_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14848_14911_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14848_14911_0_2 : label is 14848;
  attribute ram_addr_end of vga_memory_reg_14848_14911_0_2 : label is 14911;
  attribute ram_slice_begin of vga_memory_reg_14848_14911_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14848_14911_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14848_14911_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14848_14911_3_5 : label is 14848;
  attribute ram_addr_end of vga_memory_reg_14848_14911_3_5 : label is 14911;
  attribute ram_slice_begin of vga_memory_reg_14848_14911_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14848_14911_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14848_14911_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14848_14911_6_8 : label is 14848;
  attribute ram_addr_end of vga_memory_reg_14848_14911_6_8 : label is 14911;
  attribute ram_slice_begin of vga_memory_reg_14848_14911_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14848_14911_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14848_14911_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14848_14911_9_11 : label is 14848;
  attribute ram_addr_end of vga_memory_reg_14848_14911_9_11 : label is 14911;
  attribute ram_slice_begin of vga_memory_reg_14848_14911_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14848_14911_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14912_14975_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14912_14975_0_2 : label is 14912;
  attribute ram_addr_end of vga_memory_reg_14912_14975_0_2 : label is 14975;
  attribute ram_slice_begin of vga_memory_reg_14912_14975_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14912_14975_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14912_14975_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14912_14975_3_5 : label is 14912;
  attribute ram_addr_end of vga_memory_reg_14912_14975_3_5 : label is 14975;
  attribute ram_slice_begin of vga_memory_reg_14912_14975_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14912_14975_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14912_14975_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14912_14975_6_8 : label is 14912;
  attribute ram_addr_end of vga_memory_reg_14912_14975_6_8 : label is 14975;
  attribute ram_slice_begin of vga_memory_reg_14912_14975_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14912_14975_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14912_14975_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14912_14975_9_11 : label is 14912;
  attribute ram_addr_end of vga_memory_reg_14912_14975_9_11 : label is 14975;
  attribute ram_slice_begin of vga_memory_reg_14912_14975_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14912_14975_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14976_15039_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14976_15039_0_2 : label is 14976;
  attribute ram_addr_end of vga_memory_reg_14976_15039_0_2 : label is 15039;
  attribute ram_slice_begin of vga_memory_reg_14976_15039_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_14976_15039_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14976_15039_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14976_15039_3_5 : label is 14976;
  attribute ram_addr_end of vga_memory_reg_14976_15039_3_5 : label is 15039;
  attribute ram_slice_begin of vga_memory_reg_14976_15039_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_14976_15039_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14976_15039_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14976_15039_6_8 : label is 14976;
  attribute ram_addr_end of vga_memory_reg_14976_15039_6_8 : label is 15039;
  attribute ram_slice_begin of vga_memory_reg_14976_15039_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_14976_15039_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_14976_15039_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_14976_15039_9_11 : label is 14976;
  attribute ram_addr_end of vga_memory_reg_14976_15039_9_11 : label is 15039;
  attribute ram_slice_begin of vga_memory_reg_14976_15039_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_14976_15039_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15040_15103_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15040_15103_0_2 : label is 15040;
  attribute ram_addr_end of vga_memory_reg_15040_15103_0_2 : label is 15103;
  attribute ram_slice_begin of vga_memory_reg_15040_15103_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15040_15103_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15040_15103_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15040_15103_3_5 : label is 15040;
  attribute ram_addr_end of vga_memory_reg_15040_15103_3_5 : label is 15103;
  attribute ram_slice_begin of vga_memory_reg_15040_15103_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15040_15103_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15040_15103_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15040_15103_6_8 : label is 15040;
  attribute ram_addr_end of vga_memory_reg_15040_15103_6_8 : label is 15103;
  attribute ram_slice_begin of vga_memory_reg_15040_15103_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15040_15103_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15040_15103_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15040_15103_9_11 : label is 15040;
  attribute ram_addr_end of vga_memory_reg_15040_15103_9_11 : label is 15103;
  attribute ram_slice_begin of vga_memory_reg_15040_15103_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15040_15103_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15104_15167_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15104_15167_0_2 : label is 15104;
  attribute ram_addr_end of vga_memory_reg_15104_15167_0_2 : label is 15167;
  attribute ram_slice_begin of vga_memory_reg_15104_15167_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15104_15167_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15104_15167_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15104_15167_3_5 : label is 15104;
  attribute ram_addr_end of vga_memory_reg_15104_15167_3_5 : label is 15167;
  attribute ram_slice_begin of vga_memory_reg_15104_15167_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15104_15167_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15104_15167_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15104_15167_6_8 : label is 15104;
  attribute ram_addr_end of vga_memory_reg_15104_15167_6_8 : label is 15167;
  attribute ram_slice_begin of vga_memory_reg_15104_15167_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15104_15167_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15104_15167_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15104_15167_9_11 : label is 15104;
  attribute ram_addr_end of vga_memory_reg_15104_15167_9_11 : label is 15167;
  attribute ram_slice_begin of vga_memory_reg_15104_15167_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15104_15167_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15168_15231_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15168_15231_0_2 : label is 15168;
  attribute ram_addr_end of vga_memory_reg_15168_15231_0_2 : label is 15231;
  attribute ram_slice_begin of vga_memory_reg_15168_15231_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15168_15231_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15168_15231_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15168_15231_3_5 : label is 15168;
  attribute ram_addr_end of vga_memory_reg_15168_15231_3_5 : label is 15231;
  attribute ram_slice_begin of vga_memory_reg_15168_15231_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15168_15231_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15168_15231_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15168_15231_6_8 : label is 15168;
  attribute ram_addr_end of vga_memory_reg_15168_15231_6_8 : label is 15231;
  attribute ram_slice_begin of vga_memory_reg_15168_15231_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15168_15231_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15168_15231_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15168_15231_9_11 : label is 15168;
  attribute ram_addr_end of vga_memory_reg_15168_15231_9_11 : label is 15231;
  attribute ram_slice_begin of vga_memory_reg_15168_15231_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15168_15231_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15232_15295_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15232_15295_0_2 : label is 15232;
  attribute ram_addr_end of vga_memory_reg_15232_15295_0_2 : label is 15295;
  attribute ram_slice_begin of vga_memory_reg_15232_15295_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15232_15295_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15232_15295_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15232_15295_3_5 : label is 15232;
  attribute ram_addr_end of vga_memory_reg_15232_15295_3_5 : label is 15295;
  attribute ram_slice_begin of vga_memory_reg_15232_15295_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15232_15295_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15232_15295_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15232_15295_6_8 : label is 15232;
  attribute ram_addr_end of vga_memory_reg_15232_15295_6_8 : label is 15295;
  attribute ram_slice_begin of vga_memory_reg_15232_15295_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15232_15295_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15232_15295_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15232_15295_9_11 : label is 15232;
  attribute ram_addr_end of vga_memory_reg_15232_15295_9_11 : label is 15295;
  attribute ram_slice_begin of vga_memory_reg_15232_15295_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15232_15295_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15296_15359_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15296_15359_0_2 : label is 15296;
  attribute ram_addr_end of vga_memory_reg_15296_15359_0_2 : label is 15359;
  attribute ram_slice_begin of vga_memory_reg_15296_15359_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15296_15359_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15296_15359_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15296_15359_3_5 : label is 15296;
  attribute ram_addr_end of vga_memory_reg_15296_15359_3_5 : label is 15359;
  attribute ram_slice_begin of vga_memory_reg_15296_15359_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15296_15359_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15296_15359_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15296_15359_6_8 : label is 15296;
  attribute ram_addr_end of vga_memory_reg_15296_15359_6_8 : label is 15359;
  attribute ram_slice_begin of vga_memory_reg_15296_15359_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15296_15359_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15296_15359_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15296_15359_9_11 : label is 15296;
  attribute ram_addr_end of vga_memory_reg_15296_15359_9_11 : label is 15359;
  attribute ram_slice_begin of vga_memory_reg_15296_15359_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15296_15359_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15360_15423_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15360_15423_0_2 : label is 15360;
  attribute ram_addr_end of vga_memory_reg_15360_15423_0_2 : label is 15423;
  attribute ram_slice_begin of vga_memory_reg_15360_15423_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15360_15423_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15360_15423_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15360_15423_3_5 : label is 15360;
  attribute ram_addr_end of vga_memory_reg_15360_15423_3_5 : label is 15423;
  attribute ram_slice_begin of vga_memory_reg_15360_15423_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15360_15423_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15360_15423_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15360_15423_6_8 : label is 15360;
  attribute ram_addr_end of vga_memory_reg_15360_15423_6_8 : label is 15423;
  attribute ram_slice_begin of vga_memory_reg_15360_15423_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15360_15423_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15360_15423_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15360_15423_9_11 : label is 15360;
  attribute ram_addr_end of vga_memory_reg_15360_15423_9_11 : label is 15423;
  attribute ram_slice_begin of vga_memory_reg_15360_15423_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15360_15423_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1536_1599_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of vga_memory_reg_1536_1599_0_2 : label is 1599;
  attribute ram_slice_begin of vga_memory_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1536_1599_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_1536_1599_0_2_i_2 : label is "soft_lutpair18";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1536_1599_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1536_1599_3_5 : label is 1536;
  attribute ram_addr_end of vga_memory_reg_1536_1599_3_5 : label is 1599;
  attribute ram_slice_begin of vga_memory_reg_1536_1599_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1536_1599_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1536_1599_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1536_1599_6_8 : label is 1536;
  attribute ram_addr_end of vga_memory_reg_1536_1599_6_8 : label is 1599;
  attribute ram_slice_begin of vga_memory_reg_1536_1599_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1536_1599_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1536_1599_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1536_1599_9_11 : label is 1536;
  attribute ram_addr_end of vga_memory_reg_1536_1599_9_11 : label is 1599;
  attribute ram_slice_begin of vga_memory_reg_1536_1599_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1536_1599_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15424_15487_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15424_15487_0_2 : label is 15424;
  attribute ram_addr_end of vga_memory_reg_15424_15487_0_2 : label is 15487;
  attribute ram_slice_begin of vga_memory_reg_15424_15487_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15424_15487_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15424_15487_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15424_15487_3_5 : label is 15424;
  attribute ram_addr_end of vga_memory_reg_15424_15487_3_5 : label is 15487;
  attribute ram_slice_begin of vga_memory_reg_15424_15487_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15424_15487_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15424_15487_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15424_15487_6_8 : label is 15424;
  attribute ram_addr_end of vga_memory_reg_15424_15487_6_8 : label is 15487;
  attribute ram_slice_begin of vga_memory_reg_15424_15487_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15424_15487_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15424_15487_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15424_15487_9_11 : label is 15424;
  attribute ram_addr_end of vga_memory_reg_15424_15487_9_11 : label is 15487;
  attribute ram_slice_begin of vga_memory_reg_15424_15487_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15424_15487_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15488_15551_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15488_15551_0_2 : label is 15488;
  attribute ram_addr_end of vga_memory_reg_15488_15551_0_2 : label is 15551;
  attribute ram_slice_begin of vga_memory_reg_15488_15551_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15488_15551_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15488_15551_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15488_15551_3_5 : label is 15488;
  attribute ram_addr_end of vga_memory_reg_15488_15551_3_5 : label is 15551;
  attribute ram_slice_begin of vga_memory_reg_15488_15551_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15488_15551_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15488_15551_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15488_15551_6_8 : label is 15488;
  attribute ram_addr_end of vga_memory_reg_15488_15551_6_8 : label is 15551;
  attribute ram_slice_begin of vga_memory_reg_15488_15551_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15488_15551_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15488_15551_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15488_15551_9_11 : label is 15488;
  attribute ram_addr_end of vga_memory_reg_15488_15551_9_11 : label is 15551;
  attribute ram_slice_begin of vga_memory_reg_15488_15551_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15488_15551_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15552_15615_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15552_15615_0_2 : label is 15552;
  attribute ram_addr_end of vga_memory_reg_15552_15615_0_2 : label is 15615;
  attribute ram_slice_begin of vga_memory_reg_15552_15615_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15552_15615_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15552_15615_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15552_15615_3_5 : label is 15552;
  attribute ram_addr_end of vga_memory_reg_15552_15615_3_5 : label is 15615;
  attribute ram_slice_begin of vga_memory_reg_15552_15615_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15552_15615_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15552_15615_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15552_15615_6_8 : label is 15552;
  attribute ram_addr_end of vga_memory_reg_15552_15615_6_8 : label is 15615;
  attribute ram_slice_begin of vga_memory_reg_15552_15615_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15552_15615_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15552_15615_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15552_15615_9_11 : label is 15552;
  attribute ram_addr_end of vga_memory_reg_15552_15615_9_11 : label is 15615;
  attribute ram_slice_begin of vga_memory_reg_15552_15615_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15552_15615_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15616_15679_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15616_15679_0_2 : label is 15616;
  attribute ram_addr_end of vga_memory_reg_15616_15679_0_2 : label is 15679;
  attribute ram_slice_begin of vga_memory_reg_15616_15679_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15616_15679_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15616_15679_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15616_15679_3_5 : label is 15616;
  attribute ram_addr_end of vga_memory_reg_15616_15679_3_5 : label is 15679;
  attribute ram_slice_begin of vga_memory_reg_15616_15679_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15616_15679_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15616_15679_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15616_15679_6_8 : label is 15616;
  attribute ram_addr_end of vga_memory_reg_15616_15679_6_8 : label is 15679;
  attribute ram_slice_begin of vga_memory_reg_15616_15679_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15616_15679_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15616_15679_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15616_15679_9_11 : label is 15616;
  attribute ram_addr_end of vga_memory_reg_15616_15679_9_11 : label is 15679;
  attribute ram_slice_begin of vga_memory_reg_15616_15679_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15616_15679_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15680_15743_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15680_15743_0_2 : label is 15680;
  attribute ram_addr_end of vga_memory_reg_15680_15743_0_2 : label is 15743;
  attribute ram_slice_begin of vga_memory_reg_15680_15743_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15680_15743_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15680_15743_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15680_15743_3_5 : label is 15680;
  attribute ram_addr_end of vga_memory_reg_15680_15743_3_5 : label is 15743;
  attribute ram_slice_begin of vga_memory_reg_15680_15743_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15680_15743_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15680_15743_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15680_15743_6_8 : label is 15680;
  attribute ram_addr_end of vga_memory_reg_15680_15743_6_8 : label is 15743;
  attribute ram_slice_begin of vga_memory_reg_15680_15743_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15680_15743_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15680_15743_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15680_15743_9_11 : label is 15680;
  attribute ram_addr_end of vga_memory_reg_15680_15743_9_11 : label is 15743;
  attribute ram_slice_begin of vga_memory_reg_15680_15743_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15680_15743_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15744_15807_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15744_15807_0_2 : label is 15744;
  attribute ram_addr_end of vga_memory_reg_15744_15807_0_2 : label is 15807;
  attribute ram_slice_begin of vga_memory_reg_15744_15807_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15744_15807_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15744_15807_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15744_15807_3_5 : label is 15744;
  attribute ram_addr_end of vga_memory_reg_15744_15807_3_5 : label is 15807;
  attribute ram_slice_begin of vga_memory_reg_15744_15807_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15744_15807_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15744_15807_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15744_15807_6_8 : label is 15744;
  attribute ram_addr_end of vga_memory_reg_15744_15807_6_8 : label is 15807;
  attribute ram_slice_begin of vga_memory_reg_15744_15807_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15744_15807_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15744_15807_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15744_15807_9_11 : label is 15744;
  attribute ram_addr_end of vga_memory_reg_15744_15807_9_11 : label is 15807;
  attribute ram_slice_begin of vga_memory_reg_15744_15807_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15744_15807_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15808_15871_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15808_15871_0_2 : label is 15808;
  attribute ram_addr_end of vga_memory_reg_15808_15871_0_2 : label is 15871;
  attribute ram_slice_begin of vga_memory_reg_15808_15871_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15808_15871_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15808_15871_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15808_15871_3_5 : label is 15808;
  attribute ram_addr_end of vga_memory_reg_15808_15871_3_5 : label is 15871;
  attribute ram_slice_begin of vga_memory_reg_15808_15871_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15808_15871_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15808_15871_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15808_15871_6_8 : label is 15808;
  attribute ram_addr_end of vga_memory_reg_15808_15871_6_8 : label is 15871;
  attribute ram_slice_begin of vga_memory_reg_15808_15871_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15808_15871_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15808_15871_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15808_15871_9_11 : label is 15808;
  attribute ram_addr_end of vga_memory_reg_15808_15871_9_11 : label is 15871;
  attribute ram_slice_begin of vga_memory_reg_15808_15871_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15808_15871_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15872_15935_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15872_15935_0_2 : label is 15872;
  attribute ram_addr_end of vga_memory_reg_15872_15935_0_2 : label is 15935;
  attribute ram_slice_begin of vga_memory_reg_15872_15935_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15872_15935_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15872_15935_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15872_15935_3_5 : label is 15872;
  attribute ram_addr_end of vga_memory_reg_15872_15935_3_5 : label is 15935;
  attribute ram_slice_begin of vga_memory_reg_15872_15935_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15872_15935_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15872_15935_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15872_15935_6_8 : label is 15872;
  attribute ram_addr_end of vga_memory_reg_15872_15935_6_8 : label is 15935;
  attribute ram_slice_begin of vga_memory_reg_15872_15935_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15872_15935_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15872_15935_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15872_15935_9_11 : label is 15872;
  attribute ram_addr_end of vga_memory_reg_15872_15935_9_11 : label is 15935;
  attribute ram_slice_begin of vga_memory_reg_15872_15935_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15872_15935_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15936_15999_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15936_15999_0_2 : label is 15936;
  attribute ram_addr_end of vga_memory_reg_15936_15999_0_2 : label is 15999;
  attribute ram_slice_begin of vga_memory_reg_15936_15999_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_15936_15999_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15936_15999_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15936_15999_3_5 : label is 15936;
  attribute ram_addr_end of vga_memory_reg_15936_15999_3_5 : label is 15999;
  attribute ram_slice_begin of vga_memory_reg_15936_15999_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_15936_15999_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15936_15999_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15936_15999_6_8 : label is 15936;
  attribute ram_addr_end of vga_memory_reg_15936_15999_6_8 : label is 15999;
  attribute ram_slice_begin of vga_memory_reg_15936_15999_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_15936_15999_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_15936_15999_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_15936_15999_9_11 : label is 15936;
  attribute ram_addr_end of vga_memory_reg_15936_15999_9_11 : label is 15999;
  attribute ram_slice_begin of vga_memory_reg_15936_15999_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_15936_15999_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16000_16063_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16000_16063_0_2 : label is 16000;
  attribute ram_addr_end of vga_memory_reg_16000_16063_0_2 : label is 16063;
  attribute ram_slice_begin of vga_memory_reg_16000_16063_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_16000_16063_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16000_16063_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16000_16063_3_5 : label is 16000;
  attribute ram_addr_end of vga_memory_reg_16000_16063_3_5 : label is 16063;
  attribute ram_slice_begin of vga_memory_reg_16000_16063_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_16000_16063_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16000_16063_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16000_16063_6_8 : label is 16000;
  attribute ram_addr_end of vga_memory_reg_16000_16063_6_8 : label is 16063;
  attribute ram_slice_begin of vga_memory_reg_16000_16063_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_16000_16063_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16000_16063_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16000_16063_9_11 : label is 16000;
  attribute ram_addr_end of vga_memory_reg_16000_16063_9_11 : label is 16063;
  attribute ram_slice_begin of vga_memory_reg_16000_16063_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_16000_16063_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1600_1663_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of vga_memory_reg_1600_1663_0_2 : label is 1663;
  attribute ram_slice_begin of vga_memory_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1600_1663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1600_1663_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1600_1663_3_5 : label is 1600;
  attribute ram_addr_end of vga_memory_reg_1600_1663_3_5 : label is 1663;
  attribute ram_slice_begin of vga_memory_reg_1600_1663_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1600_1663_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1600_1663_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1600_1663_6_8 : label is 1600;
  attribute ram_addr_end of vga_memory_reg_1600_1663_6_8 : label is 1663;
  attribute ram_slice_begin of vga_memory_reg_1600_1663_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1600_1663_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1600_1663_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1600_1663_9_11 : label is 1600;
  attribute ram_addr_end of vga_memory_reg_1600_1663_9_11 : label is 1663;
  attribute ram_slice_begin of vga_memory_reg_1600_1663_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1600_1663_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16064_16127_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16064_16127_0_2 : label is 16064;
  attribute ram_addr_end of vga_memory_reg_16064_16127_0_2 : label is 16127;
  attribute ram_slice_begin of vga_memory_reg_16064_16127_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_16064_16127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16064_16127_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16064_16127_3_5 : label is 16064;
  attribute ram_addr_end of vga_memory_reg_16064_16127_3_5 : label is 16127;
  attribute ram_slice_begin of vga_memory_reg_16064_16127_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_16064_16127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16064_16127_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16064_16127_6_8 : label is 16064;
  attribute ram_addr_end of vga_memory_reg_16064_16127_6_8 : label is 16127;
  attribute ram_slice_begin of vga_memory_reg_16064_16127_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_16064_16127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16064_16127_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16064_16127_9_11 : label is 16064;
  attribute ram_addr_end of vga_memory_reg_16064_16127_9_11 : label is 16127;
  attribute ram_slice_begin of vga_memory_reg_16064_16127_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_16064_16127_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16128_16191_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16128_16191_0_2 : label is 16128;
  attribute ram_addr_end of vga_memory_reg_16128_16191_0_2 : label is 16191;
  attribute ram_slice_begin of vga_memory_reg_16128_16191_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_16128_16191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16128_16191_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16128_16191_3_5 : label is 16128;
  attribute ram_addr_end of vga_memory_reg_16128_16191_3_5 : label is 16191;
  attribute ram_slice_begin of vga_memory_reg_16128_16191_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_16128_16191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16128_16191_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16128_16191_6_8 : label is 16128;
  attribute ram_addr_end of vga_memory_reg_16128_16191_6_8 : label is 16191;
  attribute ram_slice_begin of vga_memory_reg_16128_16191_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_16128_16191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16128_16191_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16128_16191_9_11 : label is 16128;
  attribute ram_addr_end of vga_memory_reg_16128_16191_9_11 : label is 16191;
  attribute ram_slice_begin of vga_memory_reg_16128_16191_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_16128_16191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16192_16255_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16192_16255_0_2 : label is 16192;
  attribute ram_addr_end of vga_memory_reg_16192_16255_0_2 : label is 16255;
  attribute ram_slice_begin of vga_memory_reg_16192_16255_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_16192_16255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16192_16255_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16192_16255_3_5 : label is 16192;
  attribute ram_addr_end of vga_memory_reg_16192_16255_3_5 : label is 16255;
  attribute ram_slice_begin of vga_memory_reg_16192_16255_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_16192_16255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16192_16255_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16192_16255_6_8 : label is 16192;
  attribute ram_addr_end of vga_memory_reg_16192_16255_6_8 : label is 16255;
  attribute ram_slice_begin of vga_memory_reg_16192_16255_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_16192_16255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16192_16255_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16192_16255_9_11 : label is 16192;
  attribute ram_addr_end of vga_memory_reg_16192_16255_9_11 : label is 16255;
  attribute ram_slice_begin of vga_memory_reg_16192_16255_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_16192_16255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16256_16319_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16256_16319_0_2 : label is 16256;
  attribute ram_addr_end of vga_memory_reg_16256_16319_0_2 : label is 16319;
  attribute ram_slice_begin of vga_memory_reg_16256_16319_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_16256_16319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16256_16319_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16256_16319_3_5 : label is 16256;
  attribute ram_addr_end of vga_memory_reg_16256_16319_3_5 : label is 16319;
  attribute ram_slice_begin of vga_memory_reg_16256_16319_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_16256_16319_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16256_16319_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16256_16319_6_8 : label is 16256;
  attribute ram_addr_end of vga_memory_reg_16256_16319_6_8 : label is 16319;
  attribute ram_slice_begin of vga_memory_reg_16256_16319_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_16256_16319_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16256_16319_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16256_16319_9_11 : label is 16256;
  attribute ram_addr_end of vga_memory_reg_16256_16319_9_11 : label is 16319;
  attribute ram_slice_begin of vga_memory_reg_16256_16319_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_16256_16319_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16320_16383_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16320_16383_0_2 : label is 16320;
  attribute ram_addr_end of vga_memory_reg_16320_16383_0_2 : label is 16383;
  attribute ram_slice_begin of vga_memory_reg_16320_16383_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_16320_16383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16320_16383_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16320_16383_3_5 : label is 16320;
  attribute ram_addr_end of vga_memory_reg_16320_16383_3_5 : label is 16383;
  attribute ram_slice_begin of vga_memory_reg_16320_16383_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_16320_16383_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16320_16383_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16320_16383_6_8 : label is 16320;
  attribute ram_addr_end of vga_memory_reg_16320_16383_6_8 : label is 16383;
  attribute ram_slice_begin of vga_memory_reg_16320_16383_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_16320_16383_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_16320_16383_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_16320_16383_9_11 : label is 16320;
  attribute ram_addr_end of vga_memory_reg_16320_16383_9_11 : label is 16383;
  attribute ram_slice_begin of vga_memory_reg_16320_16383_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_16320_16383_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1664_1727_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of vga_memory_reg_1664_1727_0_2 : label is 1727;
  attribute ram_slice_begin of vga_memory_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1664_1727_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1664_1727_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1664_1727_3_5 : label is 1664;
  attribute ram_addr_end of vga_memory_reg_1664_1727_3_5 : label is 1727;
  attribute ram_slice_begin of vga_memory_reg_1664_1727_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1664_1727_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1664_1727_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1664_1727_6_8 : label is 1664;
  attribute ram_addr_end of vga_memory_reg_1664_1727_6_8 : label is 1727;
  attribute ram_slice_begin of vga_memory_reg_1664_1727_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1664_1727_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1664_1727_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1664_1727_9_11 : label is 1664;
  attribute ram_addr_end of vga_memory_reg_1664_1727_9_11 : label is 1727;
  attribute ram_slice_begin of vga_memory_reg_1664_1727_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1664_1727_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1728_1791_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of vga_memory_reg_1728_1791_0_2 : label is 1791;
  attribute ram_slice_begin of vga_memory_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1728_1791_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_1728_1791_0_2_i_2 : label is "soft_lutpair9";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1728_1791_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1728_1791_3_5 : label is 1728;
  attribute ram_addr_end of vga_memory_reg_1728_1791_3_5 : label is 1791;
  attribute ram_slice_begin of vga_memory_reg_1728_1791_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1728_1791_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1728_1791_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1728_1791_6_8 : label is 1728;
  attribute ram_addr_end of vga_memory_reg_1728_1791_6_8 : label is 1791;
  attribute ram_slice_begin of vga_memory_reg_1728_1791_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1728_1791_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1728_1791_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1728_1791_9_11 : label is 1728;
  attribute ram_addr_end of vga_memory_reg_1728_1791_9_11 : label is 1791;
  attribute ram_slice_begin of vga_memory_reg_1728_1791_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1728_1791_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1792_1855_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of vga_memory_reg_1792_1855_0_2 : label is 1855;
  attribute ram_slice_begin of vga_memory_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1792_1855_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1792_1855_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1792_1855_3_5 : label is 1792;
  attribute ram_addr_end of vga_memory_reg_1792_1855_3_5 : label is 1855;
  attribute ram_slice_begin of vga_memory_reg_1792_1855_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1792_1855_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1792_1855_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1792_1855_6_8 : label is 1792;
  attribute ram_addr_end of vga_memory_reg_1792_1855_6_8 : label is 1855;
  attribute ram_slice_begin of vga_memory_reg_1792_1855_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1792_1855_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1792_1855_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1792_1855_9_11 : label is 1792;
  attribute ram_addr_end of vga_memory_reg_1792_1855_9_11 : label is 1855;
  attribute ram_slice_begin of vga_memory_reg_1792_1855_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1792_1855_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1856_1919_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of vga_memory_reg_1856_1919_0_2 : label is 1919;
  attribute ram_slice_begin of vga_memory_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1856_1919_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_1856_1919_0_2_i_2 : label is "soft_lutpair8";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1856_1919_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1856_1919_3_5 : label is 1856;
  attribute ram_addr_end of vga_memory_reg_1856_1919_3_5 : label is 1919;
  attribute ram_slice_begin of vga_memory_reg_1856_1919_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1856_1919_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1856_1919_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1856_1919_6_8 : label is 1856;
  attribute ram_addr_end of vga_memory_reg_1856_1919_6_8 : label is 1919;
  attribute ram_slice_begin of vga_memory_reg_1856_1919_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1856_1919_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1856_1919_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1856_1919_9_11 : label is 1856;
  attribute ram_addr_end of vga_memory_reg_1856_1919_9_11 : label is 1919;
  attribute ram_slice_begin of vga_memory_reg_1856_1919_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1856_1919_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1920_1983_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of vga_memory_reg_1920_1983_0_2 : label is 1983;
  attribute ram_slice_begin of vga_memory_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1920_1983_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_1920_1983_0_2_i_2 : label is "soft_lutpair7";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1920_1983_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1920_1983_3_5 : label is 1920;
  attribute ram_addr_end of vga_memory_reg_1920_1983_3_5 : label is 1983;
  attribute ram_slice_begin of vga_memory_reg_1920_1983_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1920_1983_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1920_1983_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1920_1983_6_8 : label is 1920;
  attribute ram_addr_end of vga_memory_reg_1920_1983_6_8 : label is 1983;
  attribute ram_slice_begin of vga_memory_reg_1920_1983_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1920_1983_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1920_1983_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1920_1983_9_11 : label is 1920;
  attribute ram_addr_end of vga_memory_reg_1920_1983_9_11 : label is 1983;
  attribute ram_slice_begin of vga_memory_reg_1920_1983_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1920_1983_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_192_255_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of vga_memory_reg_192_255_0_2 : label is 255;
  attribute ram_slice_begin of vga_memory_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_192_255_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_192_255_0_2_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of vga_memory_reg_192_255_0_2_i_3 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of vga_memory_reg_192_255_0_2_i_4 : label is "soft_lutpair24";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_192_255_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of vga_memory_reg_192_255_3_5 : label is 255;
  attribute ram_slice_begin of vga_memory_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_192_255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_192_255_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_192_255_6_8 : label is 192;
  attribute ram_addr_end of vga_memory_reg_192_255_6_8 : label is 255;
  attribute ram_slice_begin of vga_memory_reg_192_255_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_192_255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_192_255_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_192_255_9_11 : label is 192;
  attribute ram_addr_end of vga_memory_reg_192_255_9_11 : label is 255;
  attribute ram_slice_begin of vga_memory_reg_192_255_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_192_255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1984_2047_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of vga_memory_reg_1984_2047_0_2 : label is 2047;
  attribute ram_slice_begin of vga_memory_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_1984_2047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1984_2047_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1984_2047_3_5 : label is 1984;
  attribute ram_addr_end of vga_memory_reg_1984_2047_3_5 : label is 2047;
  attribute ram_slice_begin of vga_memory_reg_1984_2047_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_1984_2047_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1984_2047_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1984_2047_6_8 : label is 1984;
  attribute ram_addr_end of vga_memory_reg_1984_2047_6_8 : label is 2047;
  attribute ram_slice_begin of vga_memory_reg_1984_2047_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_1984_2047_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_1984_2047_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_1984_2047_9_11 : label is 1984;
  attribute ram_addr_end of vga_memory_reg_1984_2047_9_11 : label is 2047;
  attribute ram_slice_begin of vga_memory_reg_1984_2047_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_1984_2047_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2048_2111_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2048_2111_0_2 : label is 2048;
  attribute ram_addr_end of vga_memory_reg_2048_2111_0_2 : label is 2111;
  attribute ram_slice_begin of vga_memory_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2048_2111_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2048_2111_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2048_2111_3_5 : label is 2048;
  attribute ram_addr_end of vga_memory_reg_2048_2111_3_5 : label is 2111;
  attribute ram_slice_begin of vga_memory_reg_2048_2111_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2048_2111_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2048_2111_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2048_2111_6_8 : label is 2048;
  attribute ram_addr_end of vga_memory_reg_2048_2111_6_8 : label is 2111;
  attribute ram_slice_begin of vga_memory_reg_2048_2111_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2048_2111_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2048_2111_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2048_2111_9_11 : label is 2048;
  attribute ram_addr_end of vga_memory_reg_2048_2111_9_11 : label is 2111;
  attribute ram_slice_begin of vga_memory_reg_2048_2111_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2048_2111_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2112_2175_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2112_2175_0_2 : label is 2112;
  attribute ram_addr_end of vga_memory_reg_2112_2175_0_2 : label is 2175;
  attribute ram_slice_begin of vga_memory_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2112_2175_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2112_2175_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2112_2175_3_5 : label is 2112;
  attribute ram_addr_end of vga_memory_reg_2112_2175_3_5 : label is 2175;
  attribute ram_slice_begin of vga_memory_reg_2112_2175_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2112_2175_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2112_2175_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2112_2175_6_8 : label is 2112;
  attribute ram_addr_end of vga_memory_reg_2112_2175_6_8 : label is 2175;
  attribute ram_slice_begin of vga_memory_reg_2112_2175_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2112_2175_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2112_2175_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2112_2175_9_11 : label is 2112;
  attribute ram_addr_end of vga_memory_reg_2112_2175_9_11 : label is 2175;
  attribute ram_slice_begin of vga_memory_reg_2112_2175_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2112_2175_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2176_2239_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2176_2239_0_2 : label is 2176;
  attribute ram_addr_end of vga_memory_reg_2176_2239_0_2 : label is 2239;
  attribute ram_slice_begin of vga_memory_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2176_2239_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2176_2239_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2176_2239_3_5 : label is 2176;
  attribute ram_addr_end of vga_memory_reg_2176_2239_3_5 : label is 2239;
  attribute ram_slice_begin of vga_memory_reg_2176_2239_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2176_2239_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2176_2239_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2176_2239_6_8 : label is 2176;
  attribute ram_addr_end of vga_memory_reg_2176_2239_6_8 : label is 2239;
  attribute ram_slice_begin of vga_memory_reg_2176_2239_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2176_2239_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2176_2239_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2176_2239_9_11 : label is 2176;
  attribute ram_addr_end of vga_memory_reg_2176_2239_9_11 : label is 2239;
  attribute ram_slice_begin of vga_memory_reg_2176_2239_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2176_2239_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2240_2303_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2240_2303_0_2 : label is 2240;
  attribute ram_addr_end of vga_memory_reg_2240_2303_0_2 : label is 2303;
  attribute ram_slice_begin of vga_memory_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2240_2303_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_2240_2303_0_2_i_2 : label is "soft_lutpair21";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2240_2303_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2240_2303_3_5 : label is 2240;
  attribute ram_addr_end of vga_memory_reg_2240_2303_3_5 : label is 2303;
  attribute ram_slice_begin of vga_memory_reg_2240_2303_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2240_2303_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2240_2303_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2240_2303_6_8 : label is 2240;
  attribute ram_addr_end of vga_memory_reg_2240_2303_6_8 : label is 2303;
  attribute ram_slice_begin of vga_memory_reg_2240_2303_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2240_2303_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2240_2303_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2240_2303_9_11 : label is 2240;
  attribute ram_addr_end of vga_memory_reg_2240_2303_9_11 : label is 2303;
  attribute ram_slice_begin of vga_memory_reg_2240_2303_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2240_2303_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2304_2367_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2304_2367_0_2 : label is 2304;
  attribute ram_addr_end of vga_memory_reg_2304_2367_0_2 : label is 2367;
  attribute ram_slice_begin of vga_memory_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2304_2367_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2304_2367_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2304_2367_3_5 : label is 2304;
  attribute ram_addr_end of vga_memory_reg_2304_2367_3_5 : label is 2367;
  attribute ram_slice_begin of vga_memory_reg_2304_2367_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2304_2367_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2304_2367_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2304_2367_6_8 : label is 2304;
  attribute ram_addr_end of vga_memory_reg_2304_2367_6_8 : label is 2367;
  attribute ram_slice_begin of vga_memory_reg_2304_2367_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2304_2367_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2304_2367_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2304_2367_9_11 : label is 2304;
  attribute ram_addr_end of vga_memory_reg_2304_2367_9_11 : label is 2367;
  attribute ram_slice_begin of vga_memory_reg_2304_2367_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2304_2367_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2368_2431_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2368_2431_0_2 : label is 2368;
  attribute ram_addr_end of vga_memory_reg_2368_2431_0_2 : label is 2431;
  attribute ram_slice_begin of vga_memory_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2368_2431_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2368_2431_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2368_2431_3_5 : label is 2368;
  attribute ram_addr_end of vga_memory_reg_2368_2431_3_5 : label is 2431;
  attribute ram_slice_begin of vga_memory_reg_2368_2431_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2368_2431_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2368_2431_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2368_2431_6_8 : label is 2368;
  attribute ram_addr_end of vga_memory_reg_2368_2431_6_8 : label is 2431;
  attribute ram_slice_begin of vga_memory_reg_2368_2431_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2368_2431_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2368_2431_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2368_2431_9_11 : label is 2368;
  attribute ram_addr_end of vga_memory_reg_2368_2431_9_11 : label is 2431;
  attribute ram_slice_begin of vga_memory_reg_2368_2431_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2368_2431_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2432_2495_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2432_2495_0_2 : label is 2432;
  attribute ram_addr_end of vga_memory_reg_2432_2495_0_2 : label is 2495;
  attribute ram_slice_begin of vga_memory_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2432_2495_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_2432_2495_0_2_i_2 : label is "soft_lutpair29";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2432_2495_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2432_2495_3_5 : label is 2432;
  attribute ram_addr_end of vga_memory_reg_2432_2495_3_5 : label is 2495;
  attribute ram_slice_begin of vga_memory_reg_2432_2495_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2432_2495_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2432_2495_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2432_2495_6_8 : label is 2432;
  attribute ram_addr_end of vga_memory_reg_2432_2495_6_8 : label is 2495;
  attribute ram_slice_begin of vga_memory_reg_2432_2495_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2432_2495_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2432_2495_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2432_2495_9_11 : label is 2432;
  attribute ram_addr_end of vga_memory_reg_2432_2495_9_11 : label is 2495;
  attribute ram_slice_begin of vga_memory_reg_2432_2495_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2432_2495_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2496_2559_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2496_2559_0_2 : label is 2496;
  attribute ram_addr_end of vga_memory_reg_2496_2559_0_2 : label is 2559;
  attribute ram_slice_begin of vga_memory_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2496_2559_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_2496_2559_0_2_i_2 : label is "soft_lutpair6";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2496_2559_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2496_2559_3_5 : label is 2496;
  attribute ram_addr_end of vga_memory_reg_2496_2559_3_5 : label is 2559;
  attribute ram_slice_begin of vga_memory_reg_2496_2559_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2496_2559_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2496_2559_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2496_2559_6_8 : label is 2496;
  attribute ram_addr_end of vga_memory_reg_2496_2559_6_8 : label is 2559;
  attribute ram_slice_begin of vga_memory_reg_2496_2559_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2496_2559_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2496_2559_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2496_2559_9_11 : label is 2496;
  attribute ram_addr_end of vga_memory_reg_2496_2559_9_11 : label is 2559;
  attribute ram_slice_begin of vga_memory_reg_2496_2559_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2496_2559_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2560_2623_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2560_2623_0_2 : label is 2560;
  attribute ram_addr_end of vga_memory_reg_2560_2623_0_2 : label is 2623;
  attribute ram_slice_begin of vga_memory_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2560_2623_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2560_2623_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2560_2623_3_5 : label is 2560;
  attribute ram_addr_end of vga_memory_reg_2560_2623_3_5 : label is 2623;
  attribute ram_slice_begin of vga_memory_reg_2560_2623_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2560_2623_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2560_2623_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2560_2623_6_8 : label is 2560;
  attribute ram_addr_end of vga_memory_reg_2560_2623_6_8 : label is 2623;
  attribute ram_slice_begin of vga_memory_reg_2560_2623_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2560_2623_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2560_2623_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2560_2623_9_11 : label is 2560;
  attribute ram_addr_end of vga_memory_reg_2560_2623_9_11 : label is 2623;
  attribute ram_slice_begin of vga_memory_reg_2560_2623_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2560_2623_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_256_319_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_256_319_0_2 : label is 256;
  attribute ram_addr_end of vga_memory_reg_256_319_0_2 : label is 319;
  attribute ram_slice_begin of vga_memory_reg_256_319_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_256_319_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_256_319_0_2_i_2 : label is "soft_lutpair1";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_256_319_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_256_319_3_5 : label is 256;
  attribute ram_addr_end of vga_memory_reg_256_319_3_5 : label is 319;
  attribute ram_slice_begin of vga_memory_reg_256_319_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_256_319_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_256_319_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_256_319_6_8 : label is 256;
  attribute ram_addr_end of vga_memory_reg_256_319_6_8 : label is 319;
  attribute ram_slice_begin of vga_memory_reg_256_319_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_256_319_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_256_319_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_256_319_9_11 : label is 256;
  attribute ram_addr_end of vga_memory_reg_256_319_9_11 : label is 319;
  attribute ram_slice_begin of vga_memory_reg_256_319_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_256_319_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2624_2687_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2624_2687_0_2 : label is 2624;
  attribute ram_addr_end of vga_memory_reg_2624_2687_0_2 : label is 2687;
  attribute ram_slice_begin of vga_memory_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2624_2687_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2624_2687_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2624_2687_3_5 : label is 2624;
  attribute ram_addr_end of vga_memory_reg_2624_2687_3_5 : label is 2687;
  attribute ram_slice_begin of vga_memory_reg_2624_2687_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2624_2687_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2624_2687_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2624_2687_6_8 : label is 2624;
  attribute ram_addr_end of vga_memory_reg_2624_2687_6_8 : label is 2687;
  attribute ram_slice_begin of vga_memory_reg_2624_2687_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2624_2687_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2624_2687_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2624_2687_9_11 : label is 2624;
  attribute ram_addr_end of vga_memory_reg_2624_2687_9_11 : label is 2687;
  attribute ram_slice_begin of vga_memory_reg_2624_2687_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2624_2687_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2688_2751_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2688_2751_0_2 : label is 2688;
  attribute ram_addr_end of vga_memory_reg_2688_2751_0_2 : label is 2751;
  attribute ram_slice_begin of vga_memory_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2688_2751_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2688_2751_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2688_2751_3_5 : label is 2688;
  attribute ram_addr_end of vga_memory_reg_2688_2751_3_5 : label is 2751;
  attribute ram_slice_begin of vga_memory_reg_2688_2751_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2688_2751_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2688_2751_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2688_2751_6_8 : label is 2688;
  attribute ram_addr_end of vga_memory_reg_2688_2751_6_8 : label is 2751;
  attribute ram_slice_begin of vga_memory_reg_2688_2751_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2688_2751_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2688_2751_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2688_2751_9_11 : label is 2688;
  attribute ram_addr_end of vga_memory_reg_2688_2751_9_11 : label is 2751;
  attribute ram_slice_begin of vga_memory_reg_2688_2751_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2688_2751_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2752_2815_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2752_2815_0_2 : label is 2752;
  attribute ram_addr_end of vga_memory_reg_2752_2815_0_2 : label is 2815;
  attribute ram_slice_begin of vga_memory_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2752_2815_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_2752_2815_0_2_i_2 : label is "soft_lutpair30";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2752_2815_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2752_2815_3_5 : label is 2752;
  attribute ram_addr_end of vga_memory_reg_2752_2815_3_5 : label is 2815;
  attribute ram_slice_begin of vga_memory_reg_2752_2815_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2752_2815_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2752_2815_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2752_2815_6_8 : label is 2752;
  attribute ram_addr_end of vga_memory_reg_2752_2815_6_8 : label is 2815;
  attribute ram_slice_begin of vga_memory_reg_2752_2815_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2752_2815_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2752_2815_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2752_2815_9_11 : label is 2752;
  attribute ram_addr_end of vga_memory_reg_2752_2815_9_11 : label is 2815;
  attribute ram_slice_begin of vga_memory_reg_2752_2815_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2752_2815_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2816_2879_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2816_2879_0_2 : label is 2816;
  attribute ram_addr_end of vga_memory_reg_2816_2879_0_2 : label is 2879;
  attribute ram_slice_begin of vga_memory_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2816_2879_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_2816_2879_0_2_i_2 : label is "soft_lutpair27";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2816_2879_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2816_2879_3_5 : label is 2816;
  attribute ram_addr_end of vga_memory_reg_2816_2879_3_5 : label is 2879;
  attribute ram_slice_begin of vga_memory_reg_2816_2879_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2816_2879_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2816_2879_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2816_2879_6_8 : label is 2816;
  attribute ram_addr_end of vga_memory_reg_2816_2879_6_8 : label is 2879;
  attribute ram_slice_begin of vga_memory_reg_2816_2879_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2816_2879_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2816_2879_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2816_2879_9_11 : label is 2816;
  attribute ram_addr_end of vga_memory_reg_2816_2879_9_11 : label is 2879;
  attribute ram_slice_begin of vga_memory_reg_2816_2879_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2816_2879_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2880_2943_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2880_2943_0_2 : label is 2880;
  attribute ram_addr_end of vga_memory_reg_2880_2943_0_2 : label is 2943;
  attribute ram_slice_begin of vga_memory_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2880_2943_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_2880_2943_0_2_i_2 : label is "soft_lutpair30";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2880_2943_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2880_2943_3_5 : label is 2880;
  attribute ram_addr_end of vga_memory_reg_2880_2943_3_5 : label is 2943;
  attribute ram_slice_begin of vga_memory_reg_2880_2943_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2880_2943_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2880_2943_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2880_2943_6_8 : label is 2880;
  attribute ram_addr_end of vga_memory_reg_2880_2943_6_8 : label is 2943;
  attribute ram_slice_begin of vga_memory_reg_2880_2943_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2880_2943_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2880_2943_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2880_2943_9_11 : label is 2880;
  attribute ram_addr_end of vga_memory_reg_2880_2943_9_11 : label is 2943;
  attribute ram_slice_begin of vga_memory_reg_2880_2943_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2880_2943_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2944_3007_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2944_3007_0_2 : label is 2944;
  attribute ram_addr_end of vga_memory_reg_2944_3007_0_2 : label is 3007;
  attribute ram_slice_begin of vga_memory_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_2944_3007_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2944_3007_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2944_3007_3_5 : label is 2944;
  attribute ram_addr_end of vga_memory_reg_2944_3007_3_5 : label is 3007;
  attribute ram_slice_begin of vga_memory_reg_2944_3007_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_2944_3007_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2944_3007_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2944_3007_6_8 : label is 2944;
  attribute ram_addr_end of vga_memory_reg_2944_3007_6_8 : label is 3007;
  attribute ram_slice_begin of vga_memory_reg_2944_3007_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_2944_3007_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_2944_3007_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_2944_3007_9_11 : label is 2944;
  attribute ram_addr_end of vga_memory_reg_2944_3007_9_11 : label is 3007;
  attribute ram_slice_begin of vga_memory_reg_2944_3007_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_2944_3007_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3008_3071_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3008_3071_0_2 : label is 3008;
  attribute ram_addr_end of vga_memory_reg_3008_3071_0_2 : label is 3071;
  attribute ram_slice_begin of vga_memory_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3008_3071_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3008_3071_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3008_3071_3_5 : label is 3008;
  attribute ram_addr_end of vga_memory_reg_3008_3071_3_5 : label is 3071;
  attribute ram_slice_begin of vga_memory_reg_3008_3071_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3008_3071_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3008_3071_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3008_3071_6_8 : label is 3008;
  attribute ram_addr_end of vga_memory_reg_3008_3071_6_8 : label is 3071;
  attribute ram_slice_begin of vga_memory_reg_3008_3071_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3008_3071_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3008_3071_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3008_3071_9_11 : label is 3008;
  attribute ram_addr_end of vga_memory_reg_3008_3071_9_11 : label is 3071;
  attribute ram_slice_begin of vga_memory_reg_3008_3071_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3008_3071_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3072_3135_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3072_3135_0_2 : label is 3072;
  attribute ram_addr_end of vga_memory_reg_3072_3135_0_2 : label is 3135;
  attribute ram_slice_begin of vga_memory_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3072_3135_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3072_3135_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3072_3135_3_5 : label is 3072;
  attribute ram_addr_end of vga_memory_reg_3072_3135_3_5 : label is 3135;
  attribute ram_slice_begin of vga_memory_reg_3072_3135_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3072_3135_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3072_3135_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3072_3135_6_8 : label is 3072;
  attribute ram_addr_end of vga_memory_reg_3072_3135_6_8 : label is 3135;
  attribute ram_slice_begin of vga_memory_reg_3072_3135_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3072_3135_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3072_3135_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3072_3135_9_11 : label is 3072;
  attribute ram_addr_end of vga_memory_reg_3072_3135_9_11 : label is 3135;
  attribute ram_slice_begin of vga_memory_reg_3072_3135_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3072_3135_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3136_3199_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3136_3199_0_2 : label is 3136;
  attribute ram_addr_end of vga_memory_reg_3136_3199_0_2 : label is 3199;
  attribute ram_slice_begin of vga_memory_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3136_3199_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_3136_3199_0_2_i_2 : label is "soft_lutpair14";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3136_3199_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3136_3199_3_5 : label is 3136;
  attribute ram_addr_end of vga_memory_reg_3136_3199_3_5 : label is 3199;
  attribute ram_slice_begin of vga_memory_reg_3136_3199_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3136_3199_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3136_3199_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3136_3199_6_8 : label is 3136;
  attribute ram_addr_end of vga_memory_reg_3136_3199_6_8 : label is 3199;
  attribute ram_slice_begin of vga_memory_reg_3136_3199_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3136_3199_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3136_3199_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3136_3199_9_11 : label is 3136;
  attribute ram_addr_end of vga_memory_reg_3136_3199_9_11 : label is 3199;
  attribute ram_slice_begin of vga_memory_reg_3136_3199_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3136_3199_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3200_3263_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3200_3263_0_2 : label is 3200;
  attribute ram_addr_end of vga_memory_reg_3200_3263_0_2 : label is 3263;
  attribute ram_slice_begin of vga_memory_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3200_3263_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3200_3263_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3200_3263_3_5 : label is 3200;
  attribute ram_addr_end of vga_memory_reg_3200_3263_3_5 : label is 3263;
  attribute ram_slice_begin of vga_memory_reg_3200_3263_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3200_3263_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3200_3263_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3200_3263_6_8 : label is 3200;
  attribute ram_addr_end of vga_memory_reg_3200_3263_6_8 : label is 3263;
  attribute ram_slice_begin of vga_memory_reg_3200_3263_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3200_3263_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3200_3263_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3200_3263_9_11 : label is 3200;
  attribute ram_addr_end of vga_memory_reg_3200_3263_9_11 : label is 3263;
  attribute ram_slice_begin of vga_memory_reg_3200_3263_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3200_3263_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_320_383_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_320_383_0_2 : label is 320;
  attribute ram_addr_end of vga_memory_reg_320_383_0_2 : label is 383;
  attribute ram_slice_begin of vga_memory_reg_320_383_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_320_383_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_320_383_0_2_i_2 : label is "soft_lutpair20";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_320_383_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_320_383_3_5 : label is 320;
  attribute ram_addr_end of vga_memory_reg_320_383_3_5 : label is 383;
  attribute ram_slice_begin of vga_memory_reg_320_383_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_320_383_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_320_383_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_320_383_6_8 : label is 320;
  attribute ram_addr_end of vga_memory_reg_320_383_6_8 : label is 383;
  attribute ram_slice_begin of vga_memory_reg_320_383_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_320_383_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_320_383_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_320_383_9_11 : label is 320;
  attribute ram_addr_end of vga_memory_reg_320_383_9_11 : label is 383;
  attribute ram_slice_begin of vga_memory_reg_320_383_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_320_383_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3264_3327_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3264_3327_0_2 : label is 3264;
  attribute ram_addr_end of vga_memory_reg_3264_3327_0_2 : label is 3327;
  attribute ram_slice_begin of vga_memory_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3264_3327_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3264_3327_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3264_3327_3_5 : label is 3264;
  attribute ram_addr_end of vga_memory_reg_3264_3327_3_5 : label is 3327;
  attribute ram_slice_begin of vga_memory_reg_3264_3327_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3264_3327_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3264_3327_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3264_3327_6_8 : label is 3264;
  attribute ram_addr_end of vga_memory_reg_3264_3327_6_8 : label is 3327;
  attribute ram_slice_begin of vga_memory_reg_3264_3327_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3264_3327_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3264_3327_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3264_3327_9_11 : label is 3264;
  attribute ram_addr_end of vga_memory_reg_3264_3327_9_11 : label is 3327;
  attribute ram_slice_begin of vga_memory_reg_3264_3327_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3264_3327_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3328_3391_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3328_3391_0_2 : label is 3328;
  attribute ram_addr_end of vga_memory_reg_3328_3391_0_2 : label is 3391;
  attribute ram_slice_begin of vga_memory_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3328_3391_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_3328_3391_0_2_i_2 : label is "soft_lutpair22";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3328_3391_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3328_3391_3_5 : label is 3328;
  attribute ram_addr_end of vga_memory_reg_3328_3391_3_5 : label is 3391;
  attribute ram_slice_begin of vga_memory_reg_3328_3391_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3328_3391_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3328_3391_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3328_3391_6_8 : label is 3328;
  attribute ram_addr_end of vga_memory_reg_3328_3391_6_8 : label is 3391;
  attribute ram_slice_begin of vga_memory_reg_3328_3391_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3328_3391_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3328_3391_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3328_3391_9_11 : label is 3328;
  attribute ram_addr_end of vga_memory_reg_3328_3391_9_11 : label is 3391;
  attribute ram_slice_begin of vga_memory_reg_3328_3391_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3328_3391_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3392_3455_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3392_3455_0_2 : label is 3392;
  attribute ram_addr_end of vga_memory_reg_3392_3455_0_2 : label is 3455;
  attribute ram_slice_begin of vga_memory_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3392_3455_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3392_3455_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3392_3455_3_5 : label is 3392;
  attribute ram_addr_end of vga_memory_reg_3392_3455_3_5 : label is 3455;
  attribute ram_slice_begin of vga_memory_reg_3392_3455_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3392_3455_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3392_3455_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3392_3455_6_8 : label is 3392;
  attribute ram_addr_end of vga_memory_reg_3392_3455_6_8 : label is 3455;
  attribute ram_slice_begin of vga_memory_reg_3392_3455_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3392_3455_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3392_3455_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3392_3455_9_11 : label is 3392;
  attribute ram_addr_end of vga_memory_reg_3392_3455_9_11 : label is 3455;
  attribute ram_slice_begin of vga_memory_reg_3392_3455_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3392_3455_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3456_3519_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3456_3519_0_2 : label is 3456;
  attribute ram_addr_end of vga_memory_reg_3456_3519_0_2 : label is 3519;
  attribute ram_slice_begin of vga_memory_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3456_3519_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3456_3519_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3456_3519_3_5 : label is 3456;
  attribute ram_addr_end of vga_memory_reg_3456_3519_3_5 : label is 3519;
  attribute ram_slice_begin of vga_memory_reg_3456_3519_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3456_3519_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3456_3519_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3456_3519_6_8 : label is 3456;
  attribute ram_addr_end of vga_memory_reg_3456_3519_6_8 : label is 3519;
  attribute ram_slice_begin of vga_memory_reg_3456_3519_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3456_3519_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3456_3519_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3456_3519_9_11 : label is 3456;
  attribute ram_addr_end of vga_memory_reg_3456_3519_9_11 : label is 3519;
  attribute ram_slice_begin of vga_memory_reg_3456_3519_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3456_3519_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3520_3583_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3520_3583_0_2 : label is 3520;
  attribute ram_addr_end of vga_memory_reg_3520_3583_0_2 : label is 3583;
  attribute ram_slice_begin of vga_memory_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3520_3583_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3520_3583_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3520_3583_3_5 : label is 3520;
  attribute ram_addr_end of vga_memory_reg_3520_3583_3_5 : label is 3583;
  attribute ram_slice_begin of vga_memory_reg_3520_3583_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3520_3583_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3520_3583_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3520_3583_6_8 : label is 3520;
  attribute ram_addr_end of vga_memory_reg_3520_3583_6_8 : label is 3583;
  attribute ram_slice_begin of vga_memory_reg_3520_3583_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3520_3583_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3520_3583_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3520_3583_9_11 : label is 3520;
  attribute ram_addr_end of vga_memory_reg_3520_3583_9_11 : label is 3583;
  attribute ram_slice_begin of vga_memory_reg_3520_3583_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3520_3583_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3584_3647_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3584_3647_0_2 : label is 3584;
  attribute ram_addr_end of vga_memory_reg_3584_3647_0_2 : label is 3647;
  attribute ram_slice_begin of vga_memory_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3584_3647_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_3584_3647_0_2_i_2 : label is "soft_lutpair23";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3584_3647_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3584_3647_3_5 : label is 3584;
  attribute ram_addr_end of vga_memory_reg_3584_3647_3_5 : label is 3647;
  attribute ram_slice_begin of vga_memory_reg_3584_3647_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3584_3647_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3584_3647_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3584_3647_6_8 : label is 3584;
  attribute ram_addr_end of vga_memory_reg_3584_3647_6_8 : label is 3647;
  attribute ram_slice_begin of vga_memory_reg_3584_3647_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3584_3647_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3584_3647_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3584_3647_9_11 : label is 3584;
  attribute ram_addr_end of vga_memory_reg_3584_3647_9_11 : label is 3647;
  attribute ram_slice_begin of vga_memory_reg_3584_3647_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3584_3647_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3648_3711_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3648_3711_0_2 : label is 3648;
  attribute ram_addr_end of vga_memory_reg_3648_3711_0_2 : label is 3711;
  attribute ram_slice_begin of vga_memory_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3648_3711_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_3648_3711_0_2_i_2 : label is "soft_lutpair2";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3648_3711_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3648_3711_3_5 : label is 3648;
  attribute ram_addr_end of vga_memory_reg_3648_3711_3_5 : label is 3711;
  attribute ram_slice_begin of vga_memory_reg_3648_3711_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3648_3711_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3648_3711_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3648_3711_6_8 : label is 3648;
  attribute ram_addr_end of vga_memory_reg_3648_3711_6_8 : label is 3711;
  attribute ram_slice_begin of vga_memory_reg_3648_3711_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3648_3711_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3648_3711_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3648_3711_9_11 : label is 3648;
  attribute ram_addr_end of vga_memory_reg_3648_3711_9_11 : label is 3711;
  attribute ram_slice_begin of vga_memory_reg_3648_3711_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3648_3711_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3712_3775_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3712_3775_0_2 : label is 3712;
  attribute ram_addr_end of vga_memory_reg_3712_3775_0_2 : label is 3775;
  attribute ram_slice_begin of vga_memory_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3712_3775_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3712_3775_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3712_3775_3_5 : label is 3712;
  attribute ram_addr_end of vga_memory_reg_3712_3775_3_5 : label is 3775;
  attribute ram_slice_begin of vga_memory_reg_3712_3775_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3712_3775_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3712_3775_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3712_3775_6_8 : label is 3712;
  attribute ram_addr_end of vga_memory_reg_3712_3775_6_8 : label is 3775;
  attribute ram_slice_begin of vga_memory_reg_3712_3775_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3712_3775_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3712_3775_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3712_3775_9_11 : label is 3712;
  attribute ram_addr_end of vga_memory_reg_3712_3775_9_11 : label is 3775;
  attribute ram_slice_begin of vga_memory_reg_3712_3775_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3712_3775_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3776_3839_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3776_3839_0_2 : label is 3776;
  attribute ram_addr_end of vga_memory_reg_3776_3839_0_2 : label is 3839;
  attribute ram_slice_begin of vga_memory_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3776_3839_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3776_3839_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3776_3839_3_5 : label is 3776;
  attribute ram_addr_end of vga_memory_reg_3776_3839_3_5 : label is 3839;
  attribute ram_slice_begin of vga_memory_reg_3776_3839_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3776_3839_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3776_3839_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3776_3839_6_8 : label is 3776;
  attribute ram_addr_end of vga_memory_reg_3776_3839_6_8 : label is 3839;
  attribute ram_slice_begin of vga_memory_reg_3776_3839_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3776_3839_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3776_3839_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3776_3839_9_11 : label is 3776;
  attribute ram_addr_end of vga_memory_reg_3776_3839_9_11 : label is 3839;
  attribute ram_slice_begin of vga_memory_reg_3776_3839_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3776_3839_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3840_3903_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3840_3903_0_2 : label is 3840;
  attribute ram_addr_end of vga_memory_reg_3840_3903_0_2 : label is 3903;
  attribute ram_slice_begin of vga_memory_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3840_3903_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3840_3903_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3840_3903_3_5 : label is 3840;
  attribute ram_addr_end of vga_memory_reg_3840_3903_3_5 : label is 3903;
  attribute ram_slice_begin of vga_memory_reg_3840_3903_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3840_3903_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3840_3903_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3840_3903_6_8 : label is 3840;
  attribute ram_addr_end of vga_memory_reg_3840_3903_6_8 : label is 3903;
  attribute ram_slice_begin of vga_memory_reg_3840_3903_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3840_3903_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3840_3903_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3840_3903_9_11 : label is 3840;
  attribute ram_addr_end of vga_memory_reg_3840_3903_9_11 : label is 3903;
  attribute ram_slice_begin of vga_memory_reg_3840_3903_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3840_3903_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_384_447_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_384_447_0_2 : label is 384;
  attribute ram_addr_end of vga_memory_reg_384_447_0_2 : label is 447;
  attribute ram_slice_begin of vga_memory_reg_384_447_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_384_447_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_384_447_0_2_i_2 : label is "soft_lutpair15";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_384_447_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_384_447_3_5 : label is 384;
  attribute ram_addr_end of vga_memory_reg_384_447_3_5 : label is 447;
  attribute ram_slice_begin of vga_memory_reg_384_447_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_384_447_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_384_447_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_384_447_6_8 : label is 384;
  attribute ram_addr_end of vga_memory_reg_384_447_6_8 : label is 447;
  attribute ram_slice_begin of vga_memory_reg_384_447_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_384_447_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_384_447_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_384_447_9_11 : label is 384;
  attribute ram_addr_end of vga_memory_reg_384_447_9_11 : label is 447;
  attribute ram_slice_begin of vga_memory_reg_384_447_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_384_447_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3904_3967_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3904_3967_0_2 : label is 3904;
  attribute ram_addr_end of vga_memory_reg_3904_3967_0_2 : label is 3967;
  attribute ram_slice_begin of vga_memory_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3904_3967_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3904_3967_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3904_3967_3_5 : label is 3904;
  attribute ram_addr_end of vga_memory_reg_3904_3967_3_5 : label is 3967;
  attribute ram_slice_begin of vga_memory_reg_3904_3967_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3904_3967_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3904_3967_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3904_3967_6_8 : label is 3904;
  attribute ram_addr_end of vga_memory_reg_3904_3967_6_8 : label is 3967;
  attribute ram_slice_begin of vga_memory_reg_3904_3967_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3904_3967_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3904_3967_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3904_3967_9_11 : label is 3904;
  attribute ram_addr_end of vga_memory_reg_3904_3967_9_11 : label is 3967;
  attribute ram_slice_begin of vga_memory_reg_3904_3967_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3904_3967_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3968_4031_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3968_4031_0_2 : label is 3968;
  attribute ram_addr_end of vga_memory_reg_3968_4031_0_2 : label is 4031;
  attribute ram_slice_begin of vga_memory_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_3968_4031_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3968_4031_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3968_4031_3_5 : label is 3968;
  attribute ram_addr_end of vga_memory_reg_3968_4031_3_5 : label is 4031;
  attribute ram_slice_begin of vga_memory_reg_3968_4031_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_3968_4031_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3968_4031_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3968_4031_6_8 : label is 3968;
  attribute ram_addr_end of vga_memory_reg_3968_4031_6_8 : label is 4031;
  attribute ram_slice_begin of vga_memory_reg_3968_4031_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_3968_4031_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_3968_4031_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_3968_4031_9_11 : label is 3968;
  attribute ram_addr_end of vga_memory_reg_3968_4031_9_11 : label is 4031;
  attribute ram_slice_begin of vga_memory_reg_3968_4031_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_3968_4031_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4032_4095_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4032_4095_0_2 : label is 4032;
  attribute ram_addr_end of vga_memory_reg_4032_4095_0_2 : label is 4095;
  attribute ram_slice_begin of vga_memory_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4032_4095_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4032_4095_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4032_4095_3_5 : label is 4032;
  attribute ram_addr_end of vga_memory_reg_4032_4095_3_5 : label is 4095;
  attribute ram_slice_begin of vga_memory_reg_4032_4095_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4032_4095_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4032_4095_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4032_4095_6_8 : label is 4032;
  attribute ram_addr_end of vga_memory_reg_4032_4095_6_8 : label is 4095;
  attribute ram_slice_begin of vga_memory_reg_4032_4095_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4032_4095_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4032_4095_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4032_4095_9_11 : label is 4032;
  attribute ram_addr_end of vga_memory_reg_4032_4095_9_11 : label is 4095;
  attribute ram_slice_begin of vga_memory_reg_4032_4095_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4032_4095_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4096_4159_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4096_4159_0_2 : label is 4096;
  attribute ram_addr_end of vga_memory_reg_4096_4159_0_2 : label is 4159;
  attribute ram_slice_begin of vga_memory_reg_4096_4159_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4096_4159_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4096_4159_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4096_4159_3_5 : label is 4096;
  attribute ram_addr_end of vga_memory_reg_4096_4159_3_5 : label is 4159;
  attribute ram_slice_begin of vga_memory_reg_4096_4159_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4096_4159_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4096_4159_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4096_4159_6_8 : label is 4096;
  attribute ram_addr_end of vga_memory_reg_4096_4159_6_8 : label is 4159;
  attribute ram_slice_begin of vga_memory_reg_4096_4159_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4096_4159_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4096_4159_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4096_4159_9_11 : label is 4096;
  attribute ram_addr_end of vga_memory_reg_4096_4159_9_11 : label is 4159;
  attribute ram_slice_begin of vga_memory_reg_4096_4159_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4096_4159_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4160_4223_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4160_4223_0_2 : label is 4160;
  attribute ram_addr_end of vga_memory_reg_4160_4223_0_2 : label is 4223;
  attribute ram_slice_begin of vga_memory_reg_4160_4223_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4160_4223_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4160_4223_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4160_4223_3_5 : label is 4160;
  attribute ram_addr_end of vga_memory_reg_4160_4223_3_5 : label is 4223;
  attribute ram_slice_begin of vga_memory_reg_4160_4223_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4160_4223_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4160_4223_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4160_4223_6_8 : label is 4160;
  attribute ram_addr_end of vga_memory_reg_4160_4223_6_8 : label is 4223;
  attribute ram_slice_begin of vga_memory_reg_4160_4223_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4160_4223_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4160_4223_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4160_4223_9_11 : label is 4160;
  attribute ram_addr_end of vga_memory_reg_4160_4223_9_11 : label is 4223;
  attribute ram_slice_begin of vga_memory_reg_4160_4223_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4160_4223_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4224_4287_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4224_4287_0_2 : label is 4224;
  attribute ram_addr_end of vga_memory_reg_4224_4287_0_2 : label is 4287;
  attribute ram_slice_begin of vga_memory_reg_4224_4287_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4224_4287_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4224_4287_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4224_4287_3_5 : label is 4224;
  attribute ram_addr_end of vga_memory_reg_4224_4287_3_5 : label is 4287;
  attribute ram_slice_begin of vga_memory_reg_4224_4287_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4224_4287_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4224_4287_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4224_4287_6_8 : label is 4224;
  attribute ram_addr_end of vga_memory_reg_4224_4287_6_8 : label is 4287;
  attribute ram_slice_begin of vga_memory_reg_4224_4287_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4224_4287_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4224_4287_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4224_4287_9_11 : label is 4224;
  attribute ram_addr_end of vga_memory_reg_4224_4287_9_11 : label is 4287;
  attribute ram_slice_begin of vga_memory_reg_4224_4287_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4224_4287_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4288_4351_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4288_4351_0_2 : label is 4288;
  attribute ram_addr_end of vga_memory_reg_4288_4351_0_2 : label is 4351;
  attribute ram_slice_begin of vga_memory_reg_4288_4351_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4288_4351_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4288_4351_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4288_4351_3_5 : label is 4288;
  attribute ram_addr_end of vga_memory_reg_4288_4351_3_5 : label is 4351;
  attribute ram_slice_begin of vga_memory_reg_4288_4351_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4288_4351_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4288_4351_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4288_4351_6_8 : label is 4288;
  attribute ram_addr_end of vga_memory_reg_4288_4351_6_8 : label is 4351;
  attribute ram_slice_begin of vga_memory_reg_4288_4351_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4288_4351_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4288_4351_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4288_4351_9_11 : label is 4288;
  attribute ram_addr_end of vga_memory_reg_4288_4351_9_11 : label is 4351;
  attribute ram_slice_begin of vga_memory_reg_4288_4351_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4288_4351_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4352_4415_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4352_4415_0_2 : label is 4352;
  attribute ram_addr_end of vga_memory_reg_4352_4415_0_2 : label is 4415;
  attribute ram_slice_begin of vga_memory_reg_4352_4415_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4352_4415_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4352_4415_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4352_4415_3_5 : label is 4352;
  attribute ram_addr_end of vga_memory_reg_4352_4415_3_5 : label is 4415;
  attribute ram_slice_begin of vga_memory_reg_4352_4415_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4352_4415_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4352_4415_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4352_4415_6_8 : label is 4352;
  attribute ram_addr_end of vga_memory_reg_4352_4415_6_8 : label is 4415;
  attribute ram_slice_begin of vga_memory_reg_4352_4415_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4352_4415_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4352_4415_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4352_4415_9_11 : label is 4352;
  attribute ram_addr_end of vga_memory_reg_4352_4415_9_11 : label is 4415;
  attribute ram_slice_begin of vga_memory_reg_4352_4415_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4352_4415_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4416_4479_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4416_4479_0_2 : label is 4416;
  attribute ram_addr_end of vga_memory_reg_4416_4479_0_2 : label is 4479;
  attribute ram_slice_begin of vga_memory_reg_4416_4479_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4416_4479_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4416_4479_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4416_4479_3_5 : label is 4416;
  attribute ram_addr_end of vga_memory_reg_4416_4479_3_5 : label is 4479;
  attribute ram_slice_begin of vga_memory_reg_4416_4479_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4416_4479_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4416_4479_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4416_4479_6_8 : label is 4416;
  attribute ram_addr_end of vga_memory_reg_4416_4479_6_8 : label is 4479;
  attribute ram_slice_begin of vga_memory_reg_4416_4479_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4416_4479_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4416_4479_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4416_4479_9_11 : label is 4416;
  attribute ram_addr_end of vga_memory_reg_4416_4479_9_11 : label is 4479;
  attribute ram_slice_begin of vga_memory_reg_4416_4479_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4416_4479_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4480_4543_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4480_4543_0_2 : label is 4480;
  attribute ram_addr_end of vga_memory_reg_4480_4543_0_2 : label is 4543;
  attribute ram_slice_begin of vga_memory_reg_4480_4543_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4480_4543_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_4480_4543_0_2_i_2 : label is "soft_lutpair2";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4480_4543_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4480_4543_3_5 : label is 4480;
  attribute ram_addr_end of vga_memory_reg_4480_4543_3_5 : label is 4543;
  attribute ram_slice_begin of vga_memory_reg_4480_4543_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4480_4543_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4480_4543_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4480_4543_6_8 : label is 4480;
  attribute ram_addr_end of vga_memory_reg_4480_4543_6_8 : label is 4543;
  attribute ram_slice_begin of vga_memory_reg_4480_4543_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4480_4543_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4480_4543_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4480_4543_9_11 : label is 4480;
  attribute ram_addr_end of vga_memory_reg_4480_4543_9_11 : label is 4543;
  attribute ram_slice_begin of vga_memory_reg_4480_4543_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4480_4543_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_448_511_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_448_511_0_2 : label is 448;
  attribute ram_addr_end of vga_memory_reg_448_511_0_2 : label is 511;
  attribute ram_slice_begin of vga_memory_reg_448_511_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_448_511_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_448_511_0_2_i_2 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of vga_memory_reg_448_511_0_2_i_3 : label is "soft_lutpair19";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_448_511_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_448_511_3_5 : label is 448;
  attribute ram_addr_end of vga_memory_reg_448_511_3_5 : label is 511;
  attribute ram_slice_begin of vga_memory_reg_448_511_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_448_511_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_448_511_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_448_511_6_8 : label is 448;
  attribute ram_addr_end of vga_memory_reg_448_511_6_8 : label is 511;
  attribute ram_slice_begin of vga_memory_reg_448_511_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_448_511_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_448_511_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_448_511_9_11 : label is 448;
  attribute ram_addr_end of vga_memory_reg_448_511_9_11 : label is 511;
  attribute ram_slice_begin of vga_memory_reg_448_511_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_448_511_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4544_4607_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4544_4607_0_2 : label is 4544;
  attribute ram_addr_end of vga_memory_reg_4544_4607_0_2 : label is 4607;
  attribute ram_slice_begin of vga_memory_reg_4544_4607_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4544_4607_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_4544_4607_0_2_i_2 : label is "soft_lutpair28";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4544_4607_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4544_4607_3_5 : label is 4544;
  attribute ram_addr_end of vga_memory_reg_4544_4607_3_5 : label is 4607;
  attribute ram_slice_begin of vga_memory_reg_4544_4607_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4544_4607_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4544_4607_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4544_4607_6_8 : label is 4544;
  attribute ram_addr_end of vga_memory_reg_4544_4607_6_8 : label is 4607;
  attribute ram_slice_begin of vga_memory_reg_4544_4607_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4544_4607_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4544_4607_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4544_4607_9_11 : label is 4544;
  attribute ram_addr_end of vga_memory_reg_4544_4607_9_11 : label is 4607;
  attribute ram_slice_begin of vga_memory_reg_4544_4607_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4544_4607_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4608_4671_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4608_4671_0_2 : label is 4608;
  attribute ram_addr_end of vga_memory_reg_4608_4671_0_2 : label is 4671;
  attribute ram_slice_begin of vga_memory_reg_4608_4671_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4608_4671_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4608_4671_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4608_4671_3_5 : label is 4608;
  attribute ram_addr_end of vga_memory_reg_4608_4671_3_5 : label is 4671;
  attribute ram_slice_begin of vga_memory_reg_4608_4671_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4608_4671_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4608_4671_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4608_4671_6_8 : label is 4608;
  attribute ram_addr_end of vga_memory_reg_4608_4671_6_8 : label is 4671;
  attribute ram_slice_begin of vga_memory_reg_4608_4671_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4608_4671_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4608_4671_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4608_4671_9_11 : label is 4608;
  attribute ram_addr_end of vga_memory_reg_4608_4671_9_11 : label is 4671;
  attribute ram_slice_begin of vga_memory_reg_4608_4671_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4608_4671_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4672_4735_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4672_4735_0_2 : label is 4672;
  attribute ram_addr_end of vga_memory_reg_4672_4735_0_2 : label is 4735;
  attribute ram_slice_begin of vga_memory_reg_4672_4735_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4672_4735_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4672_4735_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4672_4735_3_5 : label is 4672;
  attribute ram_addr_end of vga_memory_reg_4672_4735_3_5 : label is 4735;
  attribute ram_slice_begin of vga_memory_reg_4672_4735_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4672_4735_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4672_4735_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4672_4735_6_8 : label is 4672;
  attribute ram_addr_end of vga_memory_reg_4672_4735_6_8 : label is 4735;
  attribute ram_slice_begin of vga_memory_reg_4672_4735_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4672_4735_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4672_4735_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4672_4735_9_11 : label is 4672;
  attribute ram_addr_end of vga_memory_reg_4672_4735_9_11 : label is 4735;
  attribute ram_slice_begin of vga_memory_reg_4672_4735_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4672_4735_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4736_4799_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4736_4799_0_2 : label is 4736;
  attribute ram_addr_end of vga_memory_reg_4736_4799_0_2 : label is 4799;
  attribute ram_slice_begin of vga_memory_reg_4736_4799_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4736_4799_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4736_4799_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4736_4799_3_5 : label is 4736;
  attribute ram_addr_end of vga_memory_reg_4736_4799_3_5 : label is 4799;
  attribute ram_slice_begin of vga_memory_reg_4736_4799_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4736_4799_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4736_4799_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4736_4799_6_8 : label is 4736;
  attribute ram_addr_end of vga_memory_reg_4736_4799_6_8 : label is 4799;
  attribute ram_slice_begin of vga_memory_reg_4736_4799_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4736_4799_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4736_4799_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4736_4799_9_11 : label is 4736;
  attribute ram_addr_end of vga_memory_reg_4736_4799_9_11 : label is 4799;
  attribute ram_slice_begin of vga_memory_reg_4736_4799_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4736_4799_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4800_4863_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4800_4863_0_2 : label is 4800;
  attribute ram_addr_end of vga_memory_reg_4800_4863_0_2 : label is 4863;
  attribute ram_slice_begin of vga_memory_reg_4800_4863_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4800_4863_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4800_4863_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4800_4863_3_5 : label is 4800;
  attribute ram_addr_end of vga_memory_reg_4800_4863_3_5 : label is 4863;
  attribute ram_slice_begin of vga_memory_reg_4800_4863_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4800_4863_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4800_4863_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4800_4863_6_8 : label is 4800;
  attribute ram_addr_end of vga_memory_reg_4800_4863_6_8 : label is 4863;
  attribute ram_slice_begin of vga_memory_reg_4800_4863_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4800_4863_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4800_4863_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4800_4863_9_11 : label is 4800;
  attribute ram_addr_end of vga_memory_reg_4800_4863_9_11 : label is 4863;
  attribute ram_slice_begin of vga_memory_reg_4800_4863_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4800_4863_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4864_4927_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4864_4927_0_2 : label is 4864;
  attribute ram_addr_end of vga_memory_reg_4864_4927_0_2 : label is 4927;
  attribute ram_slice_begin of vga_memory_reg_4864_4927_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4864_4927_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_4864_4927_0_2_i_2 : label is "soft_lutpair25";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4864_4927_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4864_4927_3_5 : label is 4864;
  attribute ram_addr_end of vga_memory_reg_4864_4927_3_5 : label is 4927;
  attribute ram_slice_begin of vga_memory_reg_4864_4927_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4864_4927_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4864_4927_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4864_4927_6_8 : label is 4864;
  attribute ram_addr_end of vga_memory_reg_4864_4927_6_8 : label is 4927;
  attribute ram_slice_begin of vga_memory_reg_4864_4927_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4864_4927_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4864_4927_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4864_4927_9_11 : label is 4864;
  attribute ram_addr_end of vga_memory_reg_4864_4927_9_11 : label is 4927;
  attribute ram_slice_begin of vga_memory_reg_4864_4927_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4864_4927_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4928_4991_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4928_4991_0_2 : label is 4928;
  attribute ram_addr_end of vga_memory_reg_4928_4991_0_2 : label is 4991;
  attribute ram_slice_begin of vga_memory_reg_4928_4991_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4928_4991_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4928_4991_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4928_4991_3_5 : label is 4928;
  attribute ram_addr_end of vga_memory_reg_4928_4991_3_5 : label is 4991;
  attribute ram_slice_begin of vga_memory_reg_4928_4991_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4928_4991_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4928_4991_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4928_4991_6_8 : label is 4928;
  attribute ram_addr_end of vga_memory_reg_4928_4991_6_8 : label is 4991;
  attribute ram_slice_begin of vga_memory_reg_4928_4991_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4928_4991_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4928_4991_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4928_4991_9_11 : label is 4928;
  attribute ram_addr_end of vga_memory_reg_4928_4991_9_11 : label is 4991;
  attribute ram_slice_begin of vga_memory_reg_4928_4991_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4928_4991_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4992_5055_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4992_5055_0_2 : label is 4992;
  attribute ram_addr_end of vga_memory_reg_4992_5055_0_2 : label is 5055;
  attribute ram_slice_begin of vga_memory_reg_4992_5055_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_4992_5055_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4992_5055_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4992_5055_3_5 : label is 4992;
  attribute ram_addr_end of vga_memory_reg_4992_5055_3_5 : label is 5055;
  attribute ram_slice_begin of vga_memory_reg_4992_5055_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_4992_5055_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4992_5055_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4992_5055_6_8 : label is 4992;
  attribute ram_addr_end of vga_memory_reg_4992_5055_6_8 : label is 5055;
  attribute ram_slice_begin of vga_memory_reg_4992_5055_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_4992_5055_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_4992_5055_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_4992_5055_9_11 : label is 4992;
  attribute ram_addr_end of vga_memory_reg_4992_5055_9_11 : label is 5055;
  attribute ram_slice_begin of vga_memory_reg_4992_5055_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_4992_5055_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5056_5119_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5056_5119_0_2 : label is 5056;
  attribute ram_addr_end of vga_memory_reg_5056_5119_0_2 : label is 5119;
  attribute ram_slice_begin of vga_memory_reg_5056_5119_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5056_5119_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5056_5119_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5056_5119_3_5 : label is 5056;
  attribute ram_addr_end of vga_memory_reg_5056_5119_3_5 : label is 5119;
  attribute ram_slice_begin of vga_memory_reg_5056_5119_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5056_5119_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5056_5119_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5056_5119_6_8 : label is 5056;
  attribute ram_addr_end of vga_memory_reg_5056_5119_6_8 : label is 5119;
  attribute ram_slice_begin of vga_memory_reg_5056_5119_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5056_5119_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5056_5119_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5056_5119_9_11 : label is 5056;
  attribute ram_addr_end of vga_memory_reg_5056_5119_9_11 : label is 5119;
  attribute ram_slice_begin of vga_memory_reg_5056_5119_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5056_5119_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5120_5183_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5120_5183_0_2 : label is 5120;
  attribute ram_addr_end of vga_memory_reg_5120_5183_0_2 : label is 5183;
  attribute ram_slice_begin of vga_memory_reg_5120_5183_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5120_5183_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5120_5183_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5120_5183_3_5 : label is 5120;
  attribute ram_addr_end of vga_memory_reg_5120_5183_3_5 : label is 5183;
  attribute ram_slice_begin of vga_memory_reg_5120_5183_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5120_5183_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5120_5183_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5120_5183_6_8 : label is 5120;
  attribute ram_addr_end of vga_memory_reg_5120_5183_6_8 : label is 5183;
  attribute ram_slice_begin of vga_memory_reg_5120_5183_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5120_5183_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5120_5183_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5120_5183_9_11 : label is 5120;
  attribute ram_addr_end of vga_memory_reg_5120_5183_9_11 : label is 5183;
  attribute ram_slice_begin of vga_memory_reg_5120_5183_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5120_5183_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_512_575_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_512_575_0_2 : label is 512;
  attribute ram_addr_end of vga_memory_reg_512_575_0_2 : label is 575;
  attribute ram_slice_begin of vga_memory_reg_512_575_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_512_575_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_512_575_0_2_i_2 : label is "soft_lutpair9";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_512_575_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_512_575_3_5 : label is 512;
  attribute ram_addr_end of vga_memory_reg_512_575_3_5 : label is 575;
  attribute ram_slice_begin of vga_memory_reg_512_575_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_512_575_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_512_575_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_512_575_6_8 : label is 512;
  attribute ram_addr_end of vga_memory_reg_512_575_6_8 : label is 575;
  attribute ram_slice_begin of vga_memory_reg_512_575_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_512_575_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_512_575_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_512_575_9_11 : label is 512;
  attribute ram_addr_end of vga_memory_reg_512_575_9_11 : label is 575;
  attribute ram_slice_begin of vga_memory_reg_512_575_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_512_575_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5184_5247_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5184_5247_0_2 : label is 5184;
  attribute ram_addr_end of vga_memory_reg_5184_5247_0_2 : label is 5247;
  attribute ram_slice_begin of vga_memory_reg_5184_5247_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5184_5247_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_5184_5247_0_2_i_2 : label is "soft_lutpair21";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5184_5247_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5184_5247_3_5 : label is 5184;
  attribute ram_addr_end of vga_memory_reg_5184_5247_3_5 : label is 5247;
  attribute ram_slice_begin of vga_memory_reg_5184_5247_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5184_5247_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5184_5247_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5184_5247_6_8 : label is 5184;
  attribute ram_addr_end of vga_memory_reg_5184_5247_6_8 : label is 5247;
  attribute ram_slice_begin of vga_memory_reg_5184_5247_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5184_5247_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5184_5247_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5184_5247_9_11 : label is 5184;
  attribute ram_addr_end of vga_memory_reg_5184_5247_9_11 : label is 5247;
  attribute ram_slice_begin of vga_memory_reg_5184_5247_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5184_5247_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5248_5311_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5248_5311_0_2 : label is 5248;
  attribute ram_addr_end of vga_memory_reg_5248_5311_0_2 : label is 5311;
  attribute ram_slice_begin of vga_memory_reg_5248_5311_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5248_5311_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5248_5311_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5248_5311_3_5 : label is 5248;
  attribute ram_addr_end of vga_memory_reg_5248_5311_3_5 : label is 5311;
  attribute ram_slice_begin of vga_memory_reg_5248_5311_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5248_5311_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5248_5311_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5248_5311_6_8 : label is 5248;
  attribute ram_addr_end of vga_memory_reg_5248_5311_6_8 : label is 5311;
  attribute ram_slice_begin of vga_memory_reg_5248_5311_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5248_5311_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5248_5311_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5248_5311_9_11 : label is 5248;
  attribute ram_addr_end of vga_memory_reg_5248_5311_9_11 : label is 5311;
  attribute ram_slice_begin of vga_memory_reg_5248_5311_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5248_5311_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5312_5375_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5312_5375_0_2 : label is 5312;
  attribute ram_addr_end of vga_memory_reg_5312_5375_0_2 : label is 5375;
  attribute ram_slice_begin of vga_memory_reg_5312_5375_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5312_5375_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5312_5375_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5312_5375_3_5 : label is 5312;
  attribute ram_addr_end of vga_memory_reg_5312_5375_3_5 : label is 5375;
  attribute ram_slice_begin of vga_memory_reg_5312_5375_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5312_5375_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5312_5375_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5312_5375_6_8 : label is 5312;
  attribute ram_addr_end of vga_memory_reg_5312_5375_6_8 : label is 5375;
  attribute ram_slice_begin of vga_memory_reg_5312_5375_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5312_5375_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5312_5375_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5312_5375_9_11 : label is 5312;
  attribute ram_addr_end of vga_memory_reg_5312_5375_9_11 : label is 5375;
  attribute ram_slice_begin of vga_memory_reg_5312_5375_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5312_5375_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5376_5439_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5376_5439_0_2 : label is 5376;
  attribute ram_addr_end of vga_memory_reg_5376_5439_0_2 : label is 5439;
  attribute ram_slice_begin of vga_memory_reg_5376_5439_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5376_5439_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5376_5439_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5376_5439_3_5 : label is 5376;
  attribute ram_addr_end of vga_memory_reg_5376_5439_3_5 : label is 5439;
  attribute ram_slice_begin of vga_memory_reg_5376_5439_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5376_5439_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5376_5439_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5376_5439_6_8 : label is 5376;
  attribute ram_addr_end of vga_memory_reg_5376_5439_6_8 : label is 5439;
  attribute ram_slice_begin of vga_memory_reg_5376_5439_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5376_5439_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5376_5439_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5376_5439_9_11 : label is 5376;
  attribute ram_addr_end of vga_memory_reg_5376_5439_9_11 : label is 5439;
  attribute ram_slice_begin of vga_memory_reg_5376_5439_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5376_5439_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5440_5503_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5440_5503_0_2 : label is 5440;
  attribute ram_addr_end of vga_memory_reg_5440_5503_0_2 : label is 5503;
  attribute ram_slice_begin of vga_memory_reg_5440_5503_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5440_5503_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5440_5503_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5440_5503_3_5 : label is 5440;
  attribute ram_addr_end of vga_memory_reg_5440_5503_3_5 : label is 5503;
  attribute ram_slice_begin of vga_memory_reg_5440_5503_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5440_5503_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5440_5503_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5440_5503_6_8 : label is 5440;
  attribute ram_addr_end of vga_memory_reg_5440_5503_6_8 : label is 5503;
  attribute ram_slice_begin of vga_memory_reg_5440_5503_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5440_5503_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5440_5503_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5440_5503_9_11 : label is 5440;
  attribute ram_addr_end of vga_memory_reg_5440_5503_9_11 : label is 5503;
  attribute ram_slice_begin of vga_memory_reg_5440_5503_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5440_5503_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5504_5567_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5504_5567_0_2 : label is 5504;
  attribute ram_addr_end of vga_memory_reg_5504_5567_0_2 : label is 5567;
  attribute ram_slice_begin of vga_memory_reg_5504_5567_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5504_5567_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5504_5567_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5504_5567_3_5 : label is 5504;
  attribute ram_addr_end of vga_memory_reg_5504_5567_3_5 : label is 5567;
  attribute ram_slice_begin of vga_memory_reg_5504_5567_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5504_5567_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5504_5567_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5504_5567_6_8 : label is 5504;
  attribute ram_addr_end of vga_memory_reg_5504_5567_6_8 : label is 5567;
  attribute ram_slice_begin of vga_memory_reg_5504_5567_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5504_5567_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5504_5567_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5504_5567_9_11 : label is 5504;
  attribute ram_addr_end of vga_memory_reg_5504_5567_9_11 : label is 5567;
  attribute ram_slice_begin of vga_memory_reg_5504_5567_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5504_5567_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5568_5631_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5568_5631_0_2 : label is 5568;
  attribute ram_addr_end of vga_memory_reg_5568_5631_0_2 : label is 5631;
  attribute ram_slice_begin of vga_memory_reg_5568_5631_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5568_5631_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5568_5631_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5568_5631_3_5 : label is 5568;
  attribute ram_addr_end of vga_memory_reg_5568_5631_3_5 : label is 5631;
  attribute ram_slice_begin of vga_memory_reg_5568_5631_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5568_5631_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5568_5631_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5568_5631_6_8 : label is 5568;
  attribute ram_addr_end of vga_memory_reg_5568_5631_6_8 : label is 5631;
  attribute ram_slice_begin of vga_memory_reg_5568_5631_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5568_5631_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5568_5631_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5568_5631_9_11 : label is 5568;
  attribute ram_addr_end of vga_memory_reg_5568_5631_9_11 : label is 5631;
  attribute ram_slice_begin of vga_memory_reg_5568_5631_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5568_5631_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5632_5695_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5632_5695_0_2 : label is 5632;
  attribute ram_addr_end of vga_memory_reg_5632_5695_0_2 : label is 5695;
  attribute ram_slice_begin of vga_memory_reg_5632_5695_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5632_5695_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_5632_5695_0_2_i_2 : label is "soft_lutpair6";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5632_5695_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5632_5695_3_5 : label is 5632;
  attribute ram_addr_end of vga_memory_reg_5632_5695_3_5 : label is 5695;
  attribute ram_slice_begin of vga_memory_reg_5632_5695_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5632_5695_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5632_5695_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5632_5695_6_8 : label is 5632;
  attribute ram_addr_end of vga_memory_reg_5632_5695_6_8 : label is 5695;
  attribute ram_slice_begin of vga_memory_reg_5632_5695_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5632_5695_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5632_5695_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5632_5695_9_11 : label is 5632;
  attribute ram_addr_end of vga_memory_reg_5632_5695_9_11 : label is 5695;
  attribute ram_slice_begin of vga_memory_reg_5632_5695_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5632_5695_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5696_5759_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5696_5759_0_2 : label is 5696;
  attribute ram_addr_end of vga_memory_reg_5696_5759_0_2 : label is 5759;
  attribute ram_slice_begin of vga_memory_reg_5696_5759_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5696_5759_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_5696_5759_0_2_i_2 : label is "soft_lutpair29";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5696_5759_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5696_5759_3_5 : label is 5696;
  attribute ram_addr_end of vga_memory_reg_5696_5759_3_5 : label is 5759;
  attribute ram_slice_begin of vga_memory_reg_5696_5759_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5696_5759_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5696_5759_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5696_5759_6_8 : label is 5696;
  attribute ram_addr_end of vga_memory_reg_5696_5759_6_8 : label is 5759;
  attribute ram_slice_begin of vga_memory_reg_5696_5759_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5696_5759_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5696_5759_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5696_5759_9_11 : label is 5696;
  attribute ram_addr_end of vga_memory_reg_5696_5759_9_11 : label is 5759;
  attribute ram_slice_begin of vga_memory_reg_5696_5759_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5696_5759_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5760_5823_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5760_5823_0_2 : label is 5760;
  attribute ram_addr_end of vga_memory_reg_5760_5823_0_2 : label is 5823;
  attribute ram_slice_begin of vga_memory_reg_5760_5823_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5760_5823_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5760_5823_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5760_5823_3_5 : label is 5760;
  attribute ram_addr_end of vga_memory_reg_5760_5823_3_5 : label is 5823;
  attribute ram_slice_begin of vga_memory_reg_5760_5823_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5760_5823_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5760_5823_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5760_5823_6_8 : label is 5760;
  attribute ram_addr_end of vga_memory_reg_5760_5823_6_8 : label is 5823;
  attribute ram_slice_begin of vga_memory_reg_5760_5823_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5760_5823_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5760_5823_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5760_5823_9_11 : label is 5760;
  attribute ram_addr_end of vga_memory_reg_5760_5823_9_11 : label is 5823;
  attribute ram_slice_begin of vga_memory_reg_5760_5823_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5760_5823_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_576_639_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_576_639_0_2 : label is 576;
  attribute ram_addr_end of vga_memory_reg_576_639_0_2 : label is 639;
  attribute ram_slice_begin of vga_memory_reg_576_639_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_576_639_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_576_639_0_2_i_2 : label is "soft_lutpair15";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_576_639_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_576_639_3_5 : label is 576;
  attribute ram_addr_end of vga_memory_reg_576_639_3_5 : label is 639;
  attribute ram_slice_begin of vga_memory_reg_576_639_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_576_639_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_576_639_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_576_639_6_8 : label is 576;
  attribute ram_addr_end of vga_memory_reg_576_639_6_8 : label is 639;
  attribute ram_slice_begin of vga_memory_reg_576_639_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_576_639_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_576_639_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_576_639_9_11 : label is 576;
  attribute ram_addr_end of vga_memory_reg_576_639_9_11 : label is 639;
  attribute ram_slice_begin of vga_memory_reg_576_639_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_576_639_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5824_5887_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5824_5887_0_2 : label is 5824;
  attribute ram_addr_end of vga_memory_reg_5824_5887_0_2 : label is 5887;
  attribute ram_slice_begin of vga_memory_reg_5824_5887_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5824_5887_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5824_5887_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5824_5887_3_5 : label is 5824;
  attribute ram_addr_end of vga_memory_reg_5824_5887_3_5 : label is 5887;
  attribute ram_slice_begin of vga_memory_reg_5824_5887_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5824_5887_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5824_5887_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5824_5887_6_8 : label is 5824;
  attribute ram_addr_end of vga_memory_reg_5824_5887_6_8 : label is 5887;
  attribute ram_slice_begin of vga_memory_reg_5824_5887_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5824_5887_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5824_5887_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5824_5887_9_11 : label is 5824;
  attribute ram_addr_end of vga_memory_reg_5824_5887_9_11 : label is 5887;
  attribute ram_slice_begin of vga_memory_reg_5824_5887_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5824_5887_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5888_5951_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5888_5951_0_2 : label is 5888;
  attribute ram_addr_end of vga_memory_reg_5888_5951_0_2 : label is 5951;
  attribute ram_slice_begin of vga_memory_reg_5888_5951_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5888_5951_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5888_5951_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5888_5951_3_5 : label is 5888;
  attribute ram_addr_end of vga_memory_reg_5888_5951_3_5 : label is 5951;
  attribute ram_slice_begin of vga_memory_reg_5888_5951_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5888_5951_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5888_5951_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5888_5951_6_8 : label is 5888;
  attribute ram_addr_end of vga_memory_reg_5888_5951_6_8 : label is 5951;
  attribute ram_slice_begin of vga_memory_reg_5888_5951_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5888_5951_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5888_5951_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5888_5951_9_11 : label is 5888;
  attribute ram_addr_end of vga_memory_reg_5888_5951_9_11 : label is 5951;
  attribute ram_slice_begin of vga_memory_reg_5888_5951_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5888_5951_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5952_6015_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5952_6015_0_2 : label is 5952;
  attribute ram_addr_end of vga_memory_reg_5952_6015_0_2 : label is 6015;
  attribute ram_slice_begin of vga_memory_reg_5952_6015_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_5952_6015_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5952_6015_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5952_6015_3_5 : label is 5952;
  attribute ram_addr_end of vga_memory_reg_5952_6015_3_5 : label is 6015;
  attribute ram_slice_begin of vga_memory_reg_5952_6015_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_5952_6015_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5952_6015_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5952_6015_6_8 : label is 5952;
  attribute ram_addr_end of vga_memory_reg_5952_6015_6_8 : label is 6015;
  attribute ram_slice_begin of vga_memory_reg_5952_6015_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_5952_6015_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_5952_6015_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_5952_6015_9_11 : label is 5952;
  attribute ram_addr_end of vga_memory_reg_5952_6015_9_11 : label is 6015;
  attribute ram_slice_begin of vga_memory_reg_5952_6015_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_5952_6015_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6016_6079_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6016_6079_0_2 : label is 6016;
  attribute ram_addr_end of vga_memory_reg_6016_6079_0_2 : label is 6079;
  attribute ram_slice_begin of vga_memory_reg_6016_6079_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6016_6079_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6016_6079_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6016_6079_3_5 : label is 6016;
  attribute ram_addr_end of vga_memory_reg_6016_6079_3_5 : label is 6079;
  attribute ram_slice_begin of vga_memory_reg_6016_6079_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6016_6079_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6016_6079_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6016_6079_6_8 : label is 6016;
  attribute ram_addr_end of vga_memory_reg_6016_6079_6_8 : label is 6079;
  attribute ram_slice_begin of vga_memory_reg_6016_6079_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6016_6079_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6016_6079_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6016_6079_9_11 : label is 6016;
  attribute ram_addr_end of vga_memory_reg_6016_6079_9_11 : label is 6079;
  attribute ram_slice_begin of vga_memory_reg_6016_6079_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6016_6079_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6080_6143_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6080_6143_0_2 : label is 6080;
  attribute ram_addr_end of vga_memory_reg_6080_6143_0_2 : label is 6143;
  attribute ram_slice_begin of vga_memory_reg_6080_6143_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6080_6143_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6080_6143_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6080_6143_3_5 : label is 6080;
  attribute ram_addr_end of vga_memory_reg_6080_6143_3_5 : label is 6143;
  attribute ram_slice_begin of vga_memory_reg_6080_6143_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6080_6143_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6080_6143_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6080_6143_6_8 : label is 6080;
  attribute ram_addr_end of vga_memory_reg_6080_6143_6_8 : label is 6143;
  attribute ram_slice_begin of vga_memory_reg_6080_6143_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6080_6143_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6080_6143_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6080_6143_9_11 : label is 6080;
  attribute ram_addr_end of vga_memory_reg_6080_6143_9_11 : label is 6143;
  attribute ram_slice_begin of vga_memory_reg_6080_6143_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6080_6143_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6144_6207_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6144_6207_0_2 : label is 6144;
  attribute ram_addr_end of vga_memory_reg_6144_6207_0_2 : label is 6207;
  attribute ram_slice_begin of vga_memory_reg_6144_6207_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6144_6207_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6144_6207_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6144_6207_3_5 : label is 6144;
  attribute ram_addr_end of vga_memory_reg_6144_6207_3_5 : label is 6207;
  attribute ram_slice_begin of vga_memory_reg_6144_6207_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6144_6207_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6144_6207_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6144_6207_6_8 : label is 6144;
  attribute ram_addr_end of vga_memory_reg_6144_6207_6_8 : label is 6207;
  attribute ram_slice_begin of vga_memory_reg_6144_6207_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6144_6207_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6144_6207_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6144_6207_9_11 : label is 6144;
  attribute ram_addr_end of vga_memory_reg_6144_6207_9_11 : label is 6207;
  attribute ram_slice_begin of vga_memory_reg_6144_6207_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6144_6207_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6208_6271_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6208_6271_0_2 : label is 6208;
  attribute ram_addr_end of vga_memory_reg_6208_6271_0_2 : label is 6271;
  attribute ram_slice_begin of vga_memory_reg_6208_6271_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6208_6271_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6208_6271_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6208_6271_3_5 : label is 6208;
  attribute ram_addr_end of vga_memory_reg_6208_6271_3_5 : label is 6271;
  attribute ram_slice_begin of vga_memory_reg_6208_6271_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6208_6271_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6208_6271_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6208_6271_6_8 : label is 6208;
  attribute ram_addr_end of vga_memory_reg_6208_6271_6_8 : label is 6271;
  attribute ram_slice_begin of vga_memory_reg_6208_6271_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6208_6271_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6208_6271_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6208_6271_9_11 : label is 6208;
  attribute ram_addr_end of vga_memory_reg_6208_6271_9_11 : label is 6271;
  attribute ram_slice_begin of vga_memory_reg_6208_6271_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6208_6271_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6272_6335_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6272_6335_0_2 : label is 6272;
  attribute ram_addr_end of vga_memory_reg_6272_6335_0_2 : label is 6335;
  attribute ram_slice_begin of vga_memory_reg_6272_6335_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6272_6335_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6272_6335_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6272_6335_3_5 : label is 6272;
  attribute ram_addr_end of vga_memory_reg_6272_6335_3_5 : label is 6335;
  attribute ram_slice_begin of vga_memory_reg_6272_6335_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6272_6335_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6272_6335_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6272_6335_6_8 : label is 6272;
  attribute ram_addr_end of vga_memory_reg_6272_6335_6_8 : label is 6335;
  attribute ram_slice_begin of vga_memory_reg_6272_6335_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6272_6335_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6272_6335_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6272_6335_9_11 : label is 6272;
  attribute ram_addr_end of vga_memory_reg_6272_6335_9_11 : label is 6335;
  attribute ram_slice_begin of vga_memory_reg_6272_6335_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6272_6335_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6336_6399_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6336_6399_0_2 : label is 6336;
  attribute ram_addr_end of vga_memory_reg_6336_6399_0_2 : label is 6399;
  attribute ram_slice_begin of vga_memory_reg_6336_6399_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6336_6399_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_6336_6399_0_2_i_2 : label is "soft_lutpair16";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6336_6399_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6336_6399_3_5 : label is 6336;
  attribute ram_addr_end of vga_memory_reg_6336_6399_3_5 : label is 6399;
  attribute ram_slice_begin of vga_memory_reg_6336_6399_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6336_6399_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6336_6399_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6336_6399_6_8 : label is 6336;
  attribute ram_addr_end of vga_memory_reg_6336_6399_6_8 : label is 6399;
  attribute ram_slice_begin of vga_memory_reg_6336_6399_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6336_6399_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6336_6399_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6336_6399_9_11 : label is 6336;
  attribute ram_addr_end of vga_memory_reg_6336_6399_9_11 : label is 6399;
  attribute ram_slice_begin of vga_memory_reg_6336_6399_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6336_6399_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6400_6463_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6400_6463_0_2 : label is 6400;
  attribute ram_addr_end of vga_memory_reg_6400_6463_0_2 : label is 6463;
  attribute ram_slice_begin of vga_memory_reg_6400_6463_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6400_6463_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6400_6463_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6400_6463_3_5 : label is 6400;
  attribute ram_addr_end of vga_memory_reg_6400_6463_3_5 : label is 6463;
  attribute ram_slice_begin of vga_memory_reg_6400_6463_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6400_6463_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6400_6463_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6400_6463_6_8 : label is 6400;
  attribute ram_addr_end of vga_memory_reg_6400_6463_6_8 : label is 6463;
  attribute ram_slice_begin of vga_memory_reg_6400_6463_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6400_6463_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6400_6463_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6400_6463_9_11 : label is 6400;
  attribute ram_addr_end of vga_memory_reg_6400_6463_9_11 : label is 6463;
  attribute ram_slice_begin of vga_memory_reg_6400_6463_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6400_6463_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_640_703_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_640_703_0_2 : label is 640;
  attribute ram_addr_end of vga_memory_reg_640_703_0_2 : label is 703;
  attribute ram_slice_begin of vga_memory_reg_640_703_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_640_703_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_640_703_0_2_i_2 : label is "soft_lutpair20";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_640_703_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_640_703_3_5 : label is 640;
  attribute ram_addr_end of vga_memory_reg_640_703_3_5 : label is 703;
  attribute ram_slice_begin of vga_memory_reg_640_703_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_640_703_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_640_703_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_640_703_6_8 : label is 640;
  attribute ram_addr_end of vga_memory_reg_640_703_6_8 : label is 703;
  attribute ram_slice_begin of vga_memory_reg_640_703_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_640_703_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_640_703_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_640_703_9_11 : label is 640;
  attribute ram_addr_end of vga_memory_reg_640_703_9_11 : label is 703;
  attribute ram_slice_begin of vga_memory_reg_640_703_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_640_703_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6464_6527_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6464_6527_0_2 : label is 6464;
  attribute ram_addr_end of vga_memory_reg_6464_6527_0_2 : label is 6527;
  attribute ram_slice_begin of vga_memory_reg_6464_6527_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6464_6527_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6464_6527_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6464_6527_3_5 : label is 6464;
  attribute ram_addr_end of vga_memory_reg_6464_6527_3_5 : label is 6527;
  attribute ram_slice_begin of vga_memory_reg_6464_6527_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6464_6527_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6464_6527_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6464_6527_6_8 : label is 6464;
  attribute ram_addr_end of vga_memory_reg_6464_6527_6_8 : label is 6527;
  attribute ram_slice_begin of vga_memory_reg_6464_6527_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6464_6527_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6464_6527_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6464_6527_9_11 : label is 6464;
  attribute ram_addr_end of vga_memory_reg_6464_6527_9_11 : label is 6527;
  attribute ram_slice_begin of vga_memory_reg_6464_6527_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6464_6527_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of vga_memory_reg_64_127_0_2 : label is 127;
  attribute ram_slice_begin of vga_memory_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_64_127_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_64_127_0_2_i_2 : label is "soft_lutpair7";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of vga_memory_reg_64_127_3_5 : label is 127;
  attribute ram_slice_begin of vga_memory_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_64_127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_64_127_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_64_127_6_8 : label is 64;
  attribute ram_addr_end of vga_memory_reg_64_127_6_8 : label is 127;
  attribute ram_slice_begin of vga_memory_reg_64_127_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_64_127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_64_127_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_64_127_9_11 : label is 64;
  attribute ram_addr_end of vga_memory_reg_64_127_9_11 : label is 127;
  attribute ram_slice_begin of vga_memory_reg_64_127_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_64_127_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6528_6591_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6528_6591_0_2 : label is 6528;
  attribute ram_addr_end of vga_memory_reg_6528_6591_0_2 : label is 6591;
  attribute ram_slice_begin of vga_memory_reg_6528_6591_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6528_6591_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6528_6591_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6528_6591_3_5 : label is 6528;
  attribute ram_addr_end of vga_memory_reg_6528_6591_3_5 : label is 6591;
  attribute ram_slice_begin of vga_memory_reg_6528_6591_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6528_6591_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6528_6591_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6528_6591_6_8 : label is 6528;
  attribute ram_addr_end of vga_memory_reg_6528_6591_6_8 : label is 6591;
  attribute ram_slice_begin of vga_memory_reg_6528_6591_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6528_6591_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6528_6591_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6528_6591_9_11 : label is 6528;
  attribute ram_addr_end of vga_memory_reg_6528_6591_9_11 : label is 6591;
  attribute ram_slice_begin of vga_memory_reg_6528_6591_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6528_6591_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6592_6655_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6592_6655_0_2 : label is 6592;
  attribute ram_addr_end of vga_memory_reg_6592_6655_0_2 : label is 6655;
  attribute ram_slice_begin of vga_memory_reg_6592_6655_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6592_6655_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_6592_6655_0_2_i_2 : label is "soft_lutpair18";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6592_6655_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6592_6655_3_5 : label is 6592;
  attribute ram_addr_end of vga_memory_reg_6592_6655_3_5 : label is 6655;
  attribute ram_slice_begin of vga_memory_reg_6592_6655_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6592_6655_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6592_6655_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6592_6655_6_8 : label is 6592;
  attribute ram_addr_end of vga_memory_reg_6592_6655_6_8 : label is 6655;
  attribute ram_slice_begin of vga_memory_reg_6592_6655_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6592_6655_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6592_6655_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6592_6655_9_11 : label is 6592;
  attribute ram_addr_end of vga_memory_reg_6592_6655_9_11 : label is 6655;
  attribute ram_slice_begin of vga_memory_reg_6592_6655_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6592_6655_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6656_6719_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6656_6719_0_2 : label is 6656;
  attribute ram_addr_end of vga_memory_reg_6656_6719_0_2 : label is 6719;
  attribute ram_slice_begin of vga_memory_reg_6656_6719_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6656_6719_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6656_6719_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6656_6719_3_5 : label is 6656;
  attribute ram_addr_end of vga_memory_reg_6656_6719_3_5 : label is 6719;
  attribute ram_slice_begin of vga_memory_reg_6656_6719_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6656_6719_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6656_6719_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6656_6719_6_8 : label is 6656;
  attribute ram_addr_end of vga_memory_reg_6656_6719_6_8 : label is 6719;
  attribute ram_slice_begin of vga_memory_reg_6656_6719_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6656_6719_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6656_6719_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6656_6719_9_11 : label is 6656;
  attribute ram_addr_end of vga_memory_reg_6656_6719_9_11 : label is 6719;
  attribute ram_slice_begin of vga_memory_reg_6656_6719_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6656_6719_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6720_6783_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6720_6783_0_2 : label is 6720;
  attribute ram_addr_end of vga_memory_reg_6720_6783_0_2 : label is 6783;
  attribute ram_slice_begin of vga_memory_reg_6720_6783_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6720_6783_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6720_6783_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6720_6783_3_5 : label is 6720;
  attribute ram_addr_end of vga_memory_reg_6720_6783_3_5 : label is 6783;
  attribute ram_slice_begin of vga_memory_reg_6720_6783_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6720_6783_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6720_6783_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6720_6783_6_8 : label is 6720;
  attribute ram_addr_end of vga_memory_reg_6720_6783_6_8 : label is 6783;
  attribute ram_slice_begin of vga_memory_reg_6720_6783_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6720_6783_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6720_6783_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6720_6783_9_11 : label is 6720;
  attribute ram_addr_end of vga_memory_reg_6720_6783_9_11 : label is 6783;
  attribute ram_slice_begin of vga_memory_reg_6720_6783_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6720_6783_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6784_6847_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6784_6847_0_2 : label is 6784;
  attribute ram_addr_end of vga_memory_reg_6784_6847_0_2 : label is 6847;
  attribute ram_slice_begin of vga_memory_reg_6784_6847_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6784_6847_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6784_6847_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6784_6847_3_5 : label is 6784;
  attribute ram_addr_end of vga_memory_reg_6784_6847_3_5 : label is 6847;
  attribute ram_slice_begin of vga_memory_reg_6784_6847_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6784_6847_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6784_6847_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6784_6847_6_8 : label is 6784;
  attribute ram_addr_end of vga_memory_reg_6784_6847_6_8 : label is 6847;
  attribute ram_slice_begin of vga_memory_reg_6784_6847_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6784_6847_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6784_6847_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6784_6847_9_11 : label is 6784;
  attribute ram_addr_end of vga_memory_reg_6784_6847_9_11 : label is 6847;
  attribute ram_slice_begin of vga_memory_reg_6784_6847_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6784_6847_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6848_6911_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6848_6911_0_2 : label is 6848;
  attribute ram_addr_end of vga_memory_reg_6848_6911_0_2 : label is 6911;
  attribute ram_slice_begin of vga_memory_reg_6848_6911_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6848_6911_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_6848_6911_0_2_i_2 : label is "soft_lutpair5";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6848_6911_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6848_6911_3_5 : label is 6848;
  attribute ram_addr_end of vga_memory_reg_6848_6911_3_5 : label is 6911;
  attribute ram_slice_begin of vga_memory_reg_6848_6911_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6848_6911_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6848_6911_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6848_6911_6_8 : label is 6848;
  attribute ram_addr_end of vga_memory_reg_6848_6911_6_8 : label is 6911;
  attribute ram_slice_begin of vga_memory_reg_6848_6911_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6848_6911_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6848_6911_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6848_6911_9_11 : label is 6848;
  attribute ram_addr_end of vga_memory_reg_6848_6911_9_11 : label is 6911;
  attribute ram_slice_begin of vga_memory_reg_6848_6911_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6848_6911_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6912_6975_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6912_6975_0_2 : label is 6912;
  attribute ram_addr_end of vga_memory_reg_6912_6975_0_2 : label is 6975;
  attribute ram_slice_begin of vga_memory_reg_6912_6975_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6912_6975_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6912_6975_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6912_6975_3_5 : label is 6912;
  attribute ram_addr_end of vga_memory_reg_6912_6975_3_5 : label is 6975;
  attribute ram_slice_begin of vga_memory_reg_6912_6975_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6912_6975_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6912_6975_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6912_6975_6_8 : label is 6912;
  attribute ram_addr_end of vga_memory_reg_6912_6975_6_8 : label is 6975;
  attribute ram_slice_begin of vga_memory_reg_6912_6975_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6912_6975_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6912_6975_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6912_6975_9_11 : label is 6912;
  attribute ram_addr_end of vga_memory_reg_6912_6975_9_11 : label is 6975;
  attribute ram_slice_begin of vga_memory_reg_6912_6975_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6912_6975_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6976_7039_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6976_7039_0_2 : label is 6976;
  attribute ram_addr_end of vga_memory_reg_6976_7039_0_2 : label is 7039;
  attribute ram_slice_begin of vga_memory_reg_6976_7039_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_6976_7039_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_6976_7039_0_2_i_2 : label is "soft_lutpair4";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6976_7039_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6976_7039_3_5 : label is 6976;
  attribute ram_addr_end of vga_memory_reg_6976_7039_3_5 : label is 7039;
  attribute ram_slice_begin of vga_memory_reg_6976_7039_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_6976_7039_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6976_7039_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6976_7039_6_8 : label is 6976;
  attribute ram_addr_end of vga_memory_reg_6976_7039_6_8 : label is 7039;
  attribute ram_slice_begin of vga_memory_reg_6976_7039_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_6976_7039_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_6976_7039_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_6976_7039_9_11 : label is 6976;
  attribute ram_addr_end of vga_memory_reg_6976_7039_9_11 : label is 7039;
  attribute ram_slice_begin of vga_memory_reg_6976_7039_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_6976_7039_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7040_7103_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7040_7103_0_2 : label is 7040;
  attribute ram_addr_end of vga_memory_reg_7040_7103_0_2 : label is 7103;
  attribute ram_slice_begin of vga_memory_reg_7040_7103_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7040_7103_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_7040_7103_0_2_i_2 : label is "soft_lutpair3";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7040_7103_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7040_7103_3_5 : label is 7040;
  attribute ram_addr_end of vga_memory_reg_7040_7103_3_5 : label is 7103;
  attribute ram_slice_begin of vga_memory_reg_7040_7103_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7040_7103_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7040_7103_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7040_7103_6_8 : label is 7040;
  attribute ram_addr_end of vga_memory_reg_7040_7103_6_8 : label is 7103;
  attribute ram_slice_begin of vga_memory_reg_7040_7103_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7040_7103_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7040_7103_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7040_7103_9_11 : label is 7040;
  attribute ram_addr_end of vga_memory_reg_7040_7103_9_11 : label is 7103;
  attribute ram_slice_begin of vga_memory_reg_7040_7103_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7040_7103_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_704_767_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_704_767_0_2 : label is 704;
  attribute ram_addr_end of vga_memory_reg_704_767_0_2 : label is 767;
  attribute ram_slice_begin of vga_memory_reg_704_767_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_704_767_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_704_767_0_2_i_2 : label is "soft_lutpair28";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_704_767_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_704_767_3_5 : label is 704;
  attribute ram_addr_end of vga_memory_reg_704_767_3_5 : label is 767;
  attribute ram_slice_begin of vga_memory_reg_704_767_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_704_767_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_704_767_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_704_767_6_8 : label is 704;
  attribute ram_addr_end of vga_memory_reg_704_767_6_8 : label is 767;
  attribute ram_slice_begin of vga_memory_reg_704_767_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_704_767_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_704_767_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_704_767_9_11 : label is 704;
  attribute ram_addr_end of vga_memory_reg_704_767_9_11 : label is 767;
  attribute ram_slice_begin of vga_memory_reg_704_767_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_704_767_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7104_7167_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7104_7167_0_2 : label is 7104;
  attribute ram_addr_end of vga_memory_reg_7104_7167_0_2 : label is 7167;
  attribute ram_slice_begin of vga_memory_reg_7104_7167_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7104_7167_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7104_7167_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7104_7167_3_5 : label is 7104;
  attribute ram_addr_end of vga_memory_reg_7104_7167_3_5 : label is 7167;
  attribute ram_slice_begin of vga_memory_reg_7104_7167_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7104_7167_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7104_7167_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7104_7167_6_8 : label is 7104;
  attribute ram_addr_end of vga_memory_reg_7104_7167_6_8 : label is 7167;
  attribute ram_slice_begin of vga_memory_reg_7104_7167_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7104_7167_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7104_7167_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7104_7167_9_11 : label is 7104;
  attribute ram_addr_end of vga_memory_reg_7104_7167_9_11 : label is 7167;
  attribute ram_slice_begin of vga_memory_reg_7104_7167_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7104_7167_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7168_7231_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7168_7231_0_2 : label is 7168;
  attribute ram_addr_end of vga_memory_reg_7168_7231_0_2 : label is 7231;
  attribute ram_slice_begin of vga_memory_reg_7168_7231_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7168_7231_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7168_7231_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7168_7231_3_5 : label is 7168;
  attribute ram_addr_end of vga_memory_reg_7168_7231_3_5 : label is 7231;
  attribute ram_slice_begin of vga_memory_reg_7168_7231_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7168_7231_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7168_7231_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7168_7231_6_8 : label is 7168;
  attribute ram_addr_end of vga_memory_reg_7168_7231_6_8 : label is 7231;
  attribute ram_slice_begin of vga_memory_reg_7168_7231_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7168_7231_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7168_7231_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7168_7231_9_11 : label is 7168;
  attribute ram_addr_end of vga_memory_reg_7168_7231_9_11 : label is 7231;
  attribute ram_slice_begin of vga_memory_reg_7168_7231_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7168_7231_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7232_7295_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7232_7295_0_2 : label is 7232;
  attribute ram_addr_end of vga_memory_reg_7232_7295_0_2 : label is 7295;
  attribute ram_slice_begin of vga_memory_reg_7232_7295_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7232_7295_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7232_7295_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7232_7295_3_5 : label is 7232;
  attribute ram_addr_end of vga_memory_reg_7232_7295_3_5 : label is 7295;
  attribute ram_slice_begin of vga_memory_reg_7232_7295_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7232_7295_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7232_7295_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7232_7295_6_8 : label is 7232;
  attribute ram_addr_end of vga_memory_reg_7232_7295_6_8 : label is 7295;
  attribute ram_slice_begin of vga_memory_reg_7232_7295_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7232_7295_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7232_7295_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7232_7295_9_11 : label is 7232;
  attribute ram_addr_end of vga_memory_reg_7232_7295_9_11 : label is 7295;
  attribute ram_slice_begin of vga_memory_reg_7232_7295_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7232_7295_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7296_7359_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7296_7359_0_2 : label is 7296;
  attribute ram_addr_end of vga_memory_reg_7296_7359_0_2 : label is 7359;
  attribute ram_slice_begin of vga_memory_reg_7296_7359_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7296_7359_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7296_7359_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7296_7359_3_5 : label is 7296;
  attribute ram_addr_end of vga_memory_reg_7296_7359_3_5 : label is 7359;
  attribute ram_slice_begin of vga_memory_reg_7296_7359_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7296_7359_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7296_7359_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7296_7359_6_8 : label is 7296;
  attribute ram_addr_end of vga_memory_reg_7296_7359_6_8 : label is 7359;
  attribute ram_slice_begin of vga_memory_reg_7296_7359_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7296_7359_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7296_7359_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7296_7359_9_11 : label is 7296;
  attribute ram_addr_end of vga_memory_reg_7296_7359_9_11 : label is 7359;
  attribute ram_slice_begin of vga_memory_reg_7296_7359_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7296_7359_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7360_7423_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7360_7423_0_2 : label is 7360;
  attribute ram_addr_end of vga_memory_reg_7360_7423_0_2 : label is 7423;
  attribute ram_slice_begin of vga_memory_reg_7360_7423_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7360_7423_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7360_7423_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7360_7423_3_5 : label is 7360;
  attribute ram_addr_end of vga_memory_reg_7360_7423_3_5 : label is 7423;
  attribute ram_slice_begin of vga_memory_reg_7360_7423_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7360_7423_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7360_7423_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7360_7423_6_8 : label is 7360;
  attribute ram_addr_end of vga_memory_reg_7360_7423_6_8 : label is 7423;
  attribute ram_slice_begin of vga_memory_reg_7360_7423_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7360_7423_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7360_7423_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7360_7423_9_11 : label is 7360;
  attribute ram_addr_end of vga_memory_reg_7360_7423_9_11 : label is 7423;
  attribute ram_slice_begin of vga_memory_reg_7360_7423_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7360_7423_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7424_7487_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7424_7487_0_2 : label is 7424;
  attribute ram_addr_end of vga_memory_reg_7424_7487_0_2 : label is 7487;
  attribute ram_slice_begin of vga_memory_reg_7424_7487_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7424_7487_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7424_7487_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7424_7487_3_5 : label is 7424;
  attribute ram_addr_end of vga_memory_reg_7424_7487_3_5 : label is 7487;
  attribute ram_slice_begin of vga_memory_reg_7424_7487_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7424_7487_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7424_7487_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7424_7487_6_8 : label is 7424;
  attribute ram_addr_end of vga_memory_reg_7424_7487_6_8 : label is 7487;
  attribute ram_slice_begin of vga_memory_reg_7424_7487_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7424_7487_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7424_7487_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7424_7487_9_11 : label is 7424;
  attribute ram_addr_end of vga_memory_reg_7424_7487_9_11 : label is 7487;
  attribute ram_slice_begin of vga_memory_reg_7424_7487_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7424_7487_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7488_7551_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7488_7551_0_2 : label is 7488;
  attribute ram_addr_end of vga_memory_reg_7488_7551_0_2 : label is 7551;
  attribute ram_slice_begin of vga_memory_reg_7488_7551_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7488_7551_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7488_7551_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7488_7551_3_5 : label is 7488;
  attribute ram_addr_end of vga_memory_reg_7488_7551_3_5 : label is 7551;
  attribute ram_slice_begin of vga_memory_reg_7488_7551_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7488_7551_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7488_7551_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7488_7551_6_8 : label is 7488;
  attribute ram_addr_end of vga_memory_reg_7488_7551_6_8 : label is 7551;
  attribute ram_slice_begin of vga_memory_reg_7488_7551_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7488_7551_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7488_7551_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7488_7551_9_11 : label is 7488;
  attribute ram_addr_end of vga_memory_reg_7488_7551_9_11 : label is 7551;
  attribute ram_slice_begin of vga_memory_reg_7488_7551_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7488_7551_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7552_7615_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7552_7615_0_2 : label is 7552;
  attribute ram_addr_end of vga_memory_reg_7552_7615_0_2 : label is 7615;
  attribute ram_slice_begin of vga_memory_reg_7552_7615_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7552_7615_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7552_7615_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7552_7615_3_5 : label is 7552;
  attribute ram_addr_end of vga_memory_reg_7552_7615_3_5 : label is 7615;
  attribute ram_slice_begin of vga_memory_reg_7552_7615_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7552_7615_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7552_7615_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7552_7615_6_8 : label is 7552;
  attribute ram_addr_end of vga_memory_reg_7552_7615_6_8 : label is 7615;
  attribute ram_slice_begin of vga_memory_reg_7552_7615_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7552_7615_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7552_7615_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7552_7615_9_11 : label is 7552;
  attribute ram_addr_end of vga_memory_reg_7552_7615_9_11 : label is 7615;
  attribute ram_slice_begin of vga_memory_reg_7552_7615_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7552_7615_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7616_7679_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7616_7679_0_2 : label is 7616;
  attribute ram_addr_end of vga_memory_reg_7616_7679_0_2 : label is 7679;
  attribute ram_slice_begin of vga_memory_reg_7616_7679_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7616_7679_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7616_7679_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7616_7679_3_5 : label is 7616;
  attribute ram_addr_end of vga_memory_reg_7616_7679_3_5 : label is 7679;
  attribute ram_slice_begin of vga_memory_reg_7616_7679_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7616_7679_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7616_7679_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7616_7679_6_8 : label is 7616;
  attribute ram_addr_end of vga_memory_reg_7616_7679_6_8 : label is 7679;
  attribute ram_slice_begin of vga_memory_reg_7616_7679_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7616_7679_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7616_7679_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7616_7679_9_11 : label is 7616;
  attribute ram_addr_end of vga_memory_reg_7616_7679_9_11 : label is 7679;
  attribute ram_slice_begin of vga_memory_reg_7616_7679_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7616_7679_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7680_7743_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7680_7743_0_2 : label is 7680;
  attribute ram_addr_end of vga_memory_reg_7680_7743_0_2 : label is 7743;
  attribute ram_slice_begin of vga_memory_reg_7680_7743_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7680_7743_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7680_7743_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7680_7743_3_5 : label is 7680;
  attribute ram_addr_end of vga_memory_reg_7680_7743_3_5 : label is 7743;
  attribute ram_slice_begin of vga_memory_reg_7680_7743_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7680_7743_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7680_7743_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7680_7743_6_8 : label is 7680;
  attribute ram_addr_end of vga_memory_reg_7680_7743_6_8 : label is 7743;
  attribute ram_slice_begin of vga_memory_reg_7680_7743_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7680_7743_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7680_7743_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7680_7743_9_11 : label is 7680;
  attribute ram_addr_end of vga_memory_reg_7680_7743_9_11 : label is 7743;
  attribute ram_slice_begin of vga_memory_reg_7680_7743_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7680_7743_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_768_831_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_768_831_0_2 : label is 768;
  attribute ram_addr_end of vga_memory_reg_768_831_0_2 : label is 831;
  attribute ram_slice_begin of vga_memory_reg_768_831_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_768_831_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_768_831_0_2_i_2 : label is "soft_lutpair17";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_768_831_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_768_831_3_5 : label is 768;
  attribute ram_addr_end of vga_memory_reg_768_831_3_5 : label is 831;
  attribute ram_slice_begin of vga_memory_reg_768_831_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_768_831_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_768_831_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_768_831_6_8 : label is 768;
  attribute ram_addr_end of vga_memory_reg_768_831_6_8 : label is 831;
  attribute ram_slice_begin of vga_memory_reg_768_831_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_768_831_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_768_831_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_768_831_9_11 : label is 768;
  attribute ram_addr_end of vga_memory_reg_768_831_9_11 : label is 831;
  attribute ram_slice_begin of vga_memory_reg_768_831_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_768_831_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7744_7807_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7744_7807_0_2 : label is 7744;
  attribute ram_addr_end of vga_memory_reg_7744_7807_0_2 : label is 7807;
  attribute ram_slice_begin of vga_memory_reg_7744_7807_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7744_7807_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7744_7807_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7744_7807_3_5 : label is 7744;
  attribute ram_addr_end of vga_memory_reg_7744_7807_3_5 : label is 7807;
  attribute ram_slice_begin of vga_memory_reg_7744_7807_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7744_7807_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7744_7807_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7744_7807_6_8 : label is 7744;
  attribute ram_addr_end of vga_memory_reg_7744_7807_6_8 : label is 7807;
  attribute ram_slice_begin of vga_memory_reg_7744_7807_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7744_7807_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7744_7807_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7744_7807_9_11 : label is 7744;
  attribute ram_addr_end of vga_memory_reg_7744_7807_9_11 : label is 7807;
  attribute ram_slice_begin of vga_memory_reg_7744_7807_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7744_7807_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7808_7871_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7808_7871_0_2 : label is 7808;
  attribute ram_addr_end of vga_memory_reg_7808_7871_0_2 : label is 7871;
  attribute ram_slice_begin of vga_memory_reg_7808_7871_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7808_7871_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_7808_7871_0_2_i_2 : label is "soft_lutpair11";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7808_7871_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7808_7871_3_5 : label is 7808;
  attribute ram_addr_end of vga_memory_reg_7808_7871_3_5 : label is 7871;
  attribute ram_slice_begin of vga_memory_reg_7808_7871_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7808_7871_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7808_7871_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7808_7871_6_8 : label is 7808;
  attribute ram_addr_end of vga_memory_reg_7808_7871_6_8 : label is 7871;
  attribute ram_slice_begin of vga_memory_reg_7808_7871_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7808_7871_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7808_7871_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7808_7871_9_11 : label is 7808;
  attribute ram_addr_end of vga_memory_reg_7808_7871_9_11 : label is 7871;
  attribute ram_slice_begin of vga_memory_reg_7808_7871_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7808_7871_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7872_7935_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7872_7935_0_2 : label is 7872;
  attribute ram_addr_end of vga_memory_reg_7872_7935_0_2 : label is 7935;
  attribute ram_slice_begin of vga_memory_reg_7872_7935_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7872_7935_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7872_7935_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7872_7935_3_5 : label is 7872;
  attribute ram_addr_end of vga_memory_reg_7872_7935_3_5 : label is 7935;
  attribute ram_slice_begin of vga_memory_reg_7872_7935_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7872_7935_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7872_7935_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7872_7935_6_8 : label is 7872;
  attribute ram_addr_end of vga_memory_reg_7872_7935_6_8 : label is 7935;
  attribute ram_slice_begin of vga_memory_reg_7872_7935_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7872_7935_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7872_7935_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7872_7935_9_11 : label is 7872;
  attribute ram_addr_end of vga_memory_reg_7872_7935_9_11 : label is 7935;
  attribute ram_slice_begin of vga_memory_reg_7872_7935_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7872_7935_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7936_7999_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7936_7999_0_2 : label is 7936;
  attribute ram_addr_end of vga_memory_reg_7936_7999_0_2 : label is 7999;
  attribute ram_slice_begin of vga_memory_reg_7936_7999_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_7936_7999_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7936_7999_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7936_7999_3_5 : label is 7936;
  attribute ram_addr_end of vga_memory_reg_7936_7999_3_5 : label is 7999;
  attribute ram_slice_begin of vga_memory_reg_7936_7999_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_7936_7999_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7936_7999_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7936_7999_6_8 : label is 7936;
  attribute ram_addr_end of vga_memory_reg_7936_7999_6_8 : label is 7999;
  attribute ram_slice_begin of vga_memory_reg_7936_7999_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_7936_7999_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_7936_7999_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_7936_7999_9_11 : label is 7936;
  attribute ram_addr_end of vga_memory_reg_7936_7999_9_11 : label is 7999;
  attribute ram_slice_begin of vga_memory_reg_7936_7999_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_7936_7999_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8000_8063_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8000_8063_0_2 : label is 8000;
  attribute ram_addr_end of vga_memory_reg_8000_8063_0_2 : label is 8063;
  attribute ram_slice_begin of vga_memory_reg_8000_8063_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8000_8063_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8000_8063_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8000_8063_3_5 : label is 8000;
  attribute ram_addr_end of vga_memory_reg_8000_8063_3_5 : label is 8063;
  attribute ram_slice_begin of vga_memory_reg_8000_8063_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8000_8063_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8000_8063_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8000_8063_6_8 : label is 8000;
  attribute ram_addr_end of vga_memory_reg_8000_8063_6_8 : label is 8063;
  attribute ram_slice_begin of vga_memory_reg_8000_8063_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8000_8063_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8000_8063_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8000_8063_9_11 : label is 8000;
  attribute ram_addr_end of vga_memory_reg_8000_8063_9_11 : label is 8063;
  attribute ram_slice_begin of vga_memory_reg_8000_8063_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8000_8063_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8064_8127_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8064_8127_0_2 : label is 8064;
  attribute ram_addr_end of vga_memory_reg_8064_8127_0_2 : label is 8127;
  attribute ram_slice_begin of vga_memory_reg_8064_8127_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8064_8127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8064_8127_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8064_8127_3_5 : label is 8064;
  attribute ram_addr_end of vga_memory_reg_8064_8127_3_5 : label is 8127;
  attribute ram_slice_begin of vga_memory_reg_8064_8127_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8064_8127_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8064_8127_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8064_8127_6_8 : label is 8064;
  attribute ram_addr_end of vga_memory_reg_8064_8127_6_8 : label is 8127;
  attribute ram_slice_begin of vga_memory_reg_8064_8127_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8064_8127_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8064_8127_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8064_8127_9_11 : label is 8064;
  attribute ram_addr_end of vga_memory_reg_8064_8127_9_11 : label is 8127;
  attribute ram_slice_begin of vga_memory_reg_8064_8127_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8064_8127_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8128_8191_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8128_8191_0_2 : label is 8128;
  attribute ram_addr_end of vga_memory_reg_8128_8191_0_2 : label is 8191;
  attribute ram_slice_begin of vga_memory_reg_8128_8191_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8128_8191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8128_8191_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8128_8191_3_5 : label is 8128;
  attribute ram_addr_end of vga_memory_reg_8128_8191_3_5 : label is 8191;
  attribute ram_slice_begin of vga_memory_reg_8128_8191_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8128_8191_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8128_8191_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8128_8191_6_8 : label is 8128;
  attribute ram_addr_end of vga_memory_reg_8128_8191_6_8 : label is 8191;
  attribute ram_slice_begin of vga_memory_reg_8128_8191_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8128_8191_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8128_8191_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8128_8191_9_11 : label is 8128;
  attribute ram_addr_end of vga_memory_reg_8128_8191_9_11 : label is 8191;
  attribute ram_slice_begin of vga_memory_reg_8128_8191_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8128_8191_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8192_8255_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8192_8255_0_2 : label is 8192;
  attribute ram_addr_end of vga_memory_reg_8192_8255_0_2 : label is 8255;
  attribute ram_slice_begin of vga_memory_reg_8192_8255_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8192_8255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8192_8255_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8192_8255_3_5 : label is 8192;
  attribute ram_addr_end of vga_memory_reg_8192_8255_3_5 : label is 8255;
  attribute ram_slice_begin of vga_memory_reg_8192_8255_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8192_8255_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8192_8255_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8192_8255_6_8 : label is 8192;
  attribute ram_addr_end of vga_memory_reg_8192_8255_6_8 : label is 8255;
  attribute ram_slice_begin of vga_memory_reg_8192_8255_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8192_8255_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8192_8255_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8192_8255_9_11 : label is 8192;
  attribute ram_addr_end of vga_memory_reg_8192_8255_9_11 : label is 8255;
  attribute ram_slice_begin of vga_memory_reg_8192_8255_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8192_8255_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8256_8319_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8256_8319_0_2 : label is 8256;
  attribute ram_addr_end of vga_memory_reg_8256_8319_0_2 : label is 8319;
  attribute ram_slice_begin of vga_memory_reg_8256_8319_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8256_8319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8256_8319_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8256_8319_3_5 : label is 8256;
  attribute ram_addr_end of vga_memory_reg_8256_8319_3_5 : label is 8319;
  attribute ram_slice_begin of vga_memory_reg_8256_8319_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8256_8319_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8256_8319_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8256_8319_6_8 : label is 8256;
  attribute ram_addr_end of vga_memory_reg_8256_8319_6_8 : label is 8319;
  attribute ram_slice_begin of vga_memory_reg_8256_8319_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8256_8319_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8256_8319_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8256_8319_9_11 : label is 8256;
  attribute ram_addr_end of vga_memory_reg_8256_8319_9_11 : label is 8319;
  attribute ram_slice_begin of vga_memory_reg_8256_8319_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8256_8319_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8320_8383_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8320_8383_0_2 : label is 8320;
  attribute ram_addr_end of vga_memory_reg_8320_8383_0_2 : label is 8383;
  attribute ram_slice_begin of vga_memory_reg_8320_8383_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8320_8383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8320_8383_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8320_8383_3_5 : label is 8320;
  attribute ram_addr_end of vga_memory_reg_8320_8383_3_5 : label is 8383;
  attribute ram_slice_begin of vga_memory_reg_8320_8383_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8320_8383_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8320_8383_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8320_8383_6_8 : label is 8320;
  attribute ram_addr_end of vga_memory_reg_8320_8383_6_8 : label is 8383;
  attribute ram_slice_begin of vga_memory_reg_8320_8383_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8320_8383_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8320_8383_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8320_8383_9_11 : label is 8320;
  attribute ram_addr_end of vga_memory_reg_8320_8383_9_11 : label is 8383;
  attribute ram_slice_begin of vga_memory_reg_8320_8383_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8320_8383_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_832_895_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_832_895_0_2 : label is 832;
  attribute ram_addr_end of vga_memory_reg_832_895_0_2 : label is 895;
  attribute ram_slice_begin of vga_memory_reg_832_895_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_832_895_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_832_895_0_2_i_2 : label is "soft_lutpair13";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_832_895_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_832_895_3_5 : label is 832;
  attribute ram_addr_end of vga_memory_reg_832_895_3_5 : label is 895;
  attribute ram_slice_begin of vga_memory_reg_832_895_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_832_895_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_832_895_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_832_895_6_8 : label is 832;
  attribute ram_addr_end of vga_memory_reg_832_895_6_8 : label is 895;
  attribute ram_slice_begin of vga_memory_reg_832_895_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_832_895_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_832_895_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_832_895_9_11 : label is 832;
  attribute ram_addr_end of vga_memory_reg_832_895_9_11 : label is 895;
  attribute ram_slice_begin of vga_memory_reg_832_895_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_832_895_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8384_8447_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8384_8447_0_2 : label is 8384;
  attribute ram_addr_end of vga_memory_reg_8384_8447_0_2 : label is 8447;
  attribute ram_slice_begin of vga_memory_reg_8384_8447_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8384_8447_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_8384_8447_0_2_i_2 : label is "soft_lutpair11";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8384_8447_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8384_8447_3_5 : label is 8384;
  attribute ram_addr_end of vga_memory_reg_8384_8447_3_5 : label is 8447;
  attribute ram_slice_begin of vga_memory_reg_8384_8447_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8384_8447_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8384_8447_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8384_8447_6_8 : label is 8384;
  attribute ram_addr_end of vga_memory_reg_8384_8447_6_8 : label is 8447;
  attribute ram_slice_begin of vga_memory_reg_8384_8447_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8384_8447_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8384_8447_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8384_8447_9_11 : label is 8384;
  attribute ram_addr_end of vga_memory_reg_8384_8447_9_11 : label is 8447;
  attribute ram_slice_begin of vga_memory_reg_8384_8447_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8384_8447_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8448_8511_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8448_8511_0_2 : label is 8448;
  attribute ram_addr_end of vga_memory_reg_8448_8511_0_2 : label is 8511;
  attribute ram_slice_begin of vga_memory_reg_8448_8511_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8448_8511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8448_8511_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8448_8511_3_5 : label is 8448;
  attribute ram_addr_end of vga_memory_reg_8448_8511_3_5 : label is 8511;
  attribute ram_slice_begin of vga_memory_reg_8448_8511_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8448_8511_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8448_8511_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8448_8511_6_8 : label is 8448;
  attribute ram_addr_end of vga_memory_reg_8448_8511_6_8 : label is 8511;
  attribute ram_slice_begin of vga_memory_reg_8448_8511_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8448_8511_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8448_8511_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8448_8511_9_11 : label is 8448;
  attribute ram_addr_end of vga_memory_reg_8448_8511_9_11 : label is 8511;
  attribute ram_slice_begin of vga_memory_reg_8448_8511_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8448_8511_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8512_8575_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8512_8575_0_2 : label is 8512;
  attribute ram_addr_end of vga_memory_reg_8512_8575_0_2 : label is 8575;
  attribute ram_slice_begin of vga_memory_reg_8512_8575_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8512_8575_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_8512_8575_0_2_i_2 : label is "soft_lutpair3";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8512_8575_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8512_8575_3_5 : label is 8512;
  attribute ram_addr_end of vga_memory_reg_8512_8575_3_5 : label is 8575;
  attribute ram_slice_begin of vga_memory_reg_8512_8575_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8512_8575_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8512_8575_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8512_8575_6_8 : label is 8512;
  attribute ram_addr_end of vga_memory_reg_8512_8575_6_8 : label is 8575;
  attribute ram_slice_begin of vga_memory_reg_8512_8575_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8512_8575_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8512_8575_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8512_8575_9_11 : label is 8512;
  attribute ram_addr_end of vga_memory_reg_8512_8575_9_11 : label is 8575;
  attribute ram_slice_begin of vga_memory_reg_8512_8575_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8512_8575_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8576_8639_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8576_8639_0_2 : label is 8576;
  attribute ram_addr_end of vga_memory_reg_8576_8639_0_2 : label is 8639;
  attribute ram_slice_begin of vga_memory_reg_8576_8639_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8576_8639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8576_8639_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8576_8639_3_5 : label is 8576;
  attribute ram_addr_end of vga_memory_reg_8576_8639_3_5 : label is 8639;
  attribute ram_slice_begin of vga_memory_reg_8576_8639_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8576_8639_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8576_8639_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8576_8639_6_8 : label is 8576;
  attribute ram_addr_end of vga_memory_reg_8576_8639_6_8 : label is 8639;
  attribute ram_slice_begin of vga_memory_reg_8576_8639_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8576_8639_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8576_8639_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8576_8639_9_11 : label is 8576;
  attribute ram_addr_end of vga_memory_reg_8576_8639_9_11 : label is 8639;
  attribute ram_slice_begin of vga_memory_reg_8576_8639_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8576_8639_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8640_8703_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8640_8703_0_2 : label is 8640;
  attribute ram_addr_end of vga_memory_reg_8640_8703_0_2 : label is 8703;
  attribute ram_slice_begin of vga_memory_reg_8640_8703_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8640_8703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8640_8703_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8640_8703_3_5 : label is 8640;
  attribute ram_addr_end of vga_memory_reg_8640_8703_3_5 : label is 8703;
  attribute ram_slice_begin of vga_memory_reg_8640_8703_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8640_8703_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8640_8703_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8640_8703_6_8 : label is 8640;
  attribute ram_addr_end of vga_memory_reg_8640_8703_6_8 : label is 8703;
  attribute ram_slice_begin of vga_memory_reg_8640_8703_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8640_8703_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8640_8703_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8640_8703_9_11 : label is 8640;
  attribute ram_addr_end of vga_memory_reg_8640_8703_9_11 : label is 8703;
  attribute ram_slice_begin of vga_memory_reg_8640_8703_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8640_8703_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8704_8767_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8704_8767_0_2 : label is 8704;
  attribute ram_addr_end of vga_memory_reg_8704_8767_0_2 : label is 8767;
  attribute ram_slice_begin of vga_memory_reg_8704_8767_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8704_8767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8704_8767_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8704_8767_3_5 : label is 8704;
  attribute ram_addr_end of vga_memory_reg_8704_8767_3_5 : label is 8767;
  attribute ram_slice_begin of vga_memory_reg_8704_8767_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8704_8767_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8704_8767_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8704_8767_6_8 : label is 8704;
  attribute ram_addr_end of vga_memory_reg_8704_8767_6_8 : label is 8767;
  attribute ram_slice_begin of vga_memory_reg_8704_8767_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8704_8767_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8704_8767_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8704_8767_9_11 : label is 8704;
  attribute ram_addr_end of vga_memory_reg_8704_8767_9_11 : label is 8767;
  attribute ram_slice_begin of vga_memory_reg_8704_8767_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8704_8767_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8768_8831_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8768_8831_0_2 : label is 8768;
  attribute ram_addr_end of vga_memory_reg_8768_8831_0_2 : label is 8831;
  attribute ram_slice_begin of vga_memory_reg_8768_8831_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8768_8831_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_8768_8831_0_2_i_2 : label is "soft_lutpair19";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8768_8831_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8768_8831_3_5 : label is 8768;
  attribute ram_addr_end of vga_memory_reg_8768_8831_3_5 : label is 8831;
  attribute ram_slice_begin of vga_memory_reg_8768_8831_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8768_8831_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8768_8831_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8768_8831_6_8 : label is 8768;
  attribute ram_addr_end of vga_memory_reg_8768_8831_6_8 : label is 8831;
  attribute ram_slice_begin of vga_memory_reg_8768_8831_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8768_8831_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8768_8831_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8768_8831_9_11 : label is 8768;
  attribute ram_addr_end of vga_memory_reg_8768_8831_9_11 : label is 8831;
  attribute ram_slice_begin of vga_memory_reg_8768_8831_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8768_8831_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8832_8895_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8832_8895_0_2 : label is 8832;
  attribute ram_addr_end of vga_memory_reg_8832_8895_0_2 : label is 8895;
  attribute ram_slice_begin of vga_memory_reg_8832_8895_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8832_8895_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8832_8895_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8832_8895_3_5 : label is 8832;
  attribute ram_addr_end of vga_memory_reg_8832_8895_3_5 : label is 8895;
  attribute ram_slice_begin of vga_memory_reg_8832_8895_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8832_8895_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8832_8895_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8832_8895_6_8 : label is 8832;
  attribute ram_addr_end of vga_memory_reg_8832_8895_6_8 : label is 8895;
  attribute ram_slice_begin of vga_memory_reg_8832_8895_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8832_8895_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8832_8895_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8832_8895_9_11 : label is 8832;
  attribute ram_addr_end of vga_memory_reg_8832_8895_9_11 : label is 8895;
  attribute ram_slice_begin of vga_memory_reg_8832_8895_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8832_8895_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8896_8959_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8896_8959_0_2 : label is 8896;
  attribute ram_addr_end of vga_memory_reg_8896_8959_0_2 : label is 8959;
  attribute ram_slice_begin of vga_memory_reg_8896_8959_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8896_8959_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8896_8959_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8896_8959_3_5 : label is 8896;
  attribute ram_addr_end of vga_memory_reg_8896_8959_3_5 : label is 8959;
  attribute ram_slice_begin of vga_memory_reg_8896_8959_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8896_8959_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8896_8959_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8896_8959_6_8 : label is 8896;
  attribute ram_addr_end of vga_memory_reg_8896_8959_6_8 : label is 8959;
  attribute ram_slice_begin of vga_memory_reg_8896_8959_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8896_8959_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8896_8959_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8896_8959_9_11 : label is 8896;
  attribute ram_addr_end of vga_memory_reg_8896_8959_9_11 : label is 8959;
  attribute ram_slice_begin of vga_memory_reg_8896_8959_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8896_8959_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8960_9023_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8960_9023_0_2 : label is 8960;
  attribute ram_addr_end of vga_memory_reg_8960_9023_0_2 : label is 9023;
  attribute ram_slice_begin of vga_memory_reg_8960_9023_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_8960_9023_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8960_9023_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8960_9023_3_5 : label is 8960;
  attribute ram_addr_end of vga_memory_reg_8960_9023_3_5 : label is 9023;
  attribute ram_slice_begin of vga_memory_reg_8960_9023_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_8960_9023_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8960_9023_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8960_9023_6_8 : label is 8960;
  attribute ram_addr_end of vga_memory_reg_8960_9023_6_8 : label is 9023;
  attribute ram_slice_begin of vga_memory_reg_8960_9023_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_8960_9023_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_8960_9023_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_8960_9023_9_11 : label is 8960;
  attribute ram_addr_end of vga_memory_reg_8960_9023_9_11 : label is 9023;
  attribute ram_slice_begin of vga_memory_reg_8960_9023_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_8960_9023_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_896_959_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_896_959_0_2 : label is 896;
  attribute ram_addr_end of vga_memory_reg_896_959_0_2 : label is 959;
  attribute ram_slice_begin of vga_memory_reg_896_959_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_896_959_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_896_959_0_2_i_2 : label is "soft_lutpair24";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_896_959_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_896_959_3_5 : label is 896;
  attribute ram_addr_end of vga_memory_reg_896_959_3_5 : label is 959;
  attribute ram_slice_begin of vga_memory_reg_896_959_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_896_959_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_896_959_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_896_959_6_8 : label is 896;
  attribute ram_addr_end of vga_memory_reg_896_959_6_8 : label is 959;
  attribute ram_slice_begin of vga_memory_reg_896_959_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_896_959_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_896_959_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_896_959_9_11 : label is 896;
  attribute ram_addr_end of vga_memory_reg_896_959_9_11 : label is 959;
  attribute ram_slice_begin of vga_memory_reg_896_959_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_896_959_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9024_9087_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9024_9087_0_2 : label is 9024;
  attribute ram_addr_end of vga_memory_reg_9024_9087_0_2 : label is 9087;
  attribute ram_slice_begin of vga_memory_reg_9024_9087_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9024_9087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9024_9087_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9024_9087_3_5 : label is 9024;
  attribute ram_addr_end of vga_memory_reg_9024_9087_3_5 : label is 9087;
  attribute ram_slice_begin of vga_memory_reg_9024_9087_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9024_9087_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9024_9087_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9024_9087_6_8 : label is 9024;
  attribute ram_addr_end of vga_memory_reg_9024_9087_6_8 : label is 9087;
  attribute ram_slice_begin of vga_memory_reg_9024_9087_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9024_9087_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9024_9087_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9024_9087_9_11 : label is 9024;
  attribute ram_addr_end of vga_memory_reg_9024_9087_9_11 : label is 9087;
  attribute ram_slice_begin of vga_memory_reg_9024_9087_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9024_9087_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9088_9151_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9088_9151_0_2 : label is 9088;
  attribute ram_addr_end of vga_memory_reg_9088_9151_0_2 : label is 9151;
  attribute ram_slice_begin of vga_memory_reg_9088_9151_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9088_9151_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9088_9151_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9088_9151_3_5 : label is 9088;
  attribute ram_addr_end of vga_memory_reg_9088_9151_3_5 : label is 9151;
  attribute ram_slice_begin of vga_memory_reg_9088_9151_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9088_9151_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9088_9151_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9088_9151_6_8 : label is 9088;
  attribute ram_addr_end of vga_memory_reg_9088_9151_6_8 : label is 9151;
  attribute ram_slice_begin of vga_memory_reg_9088_9151_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9088_9151_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9088_9151_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9088_9151_9_11 : label is 9088;
  attribute ram_addr_end of vga_memory_reg_9088_9151_9_11 : label is 9151;
  attribute ram_slice_begin of vga_memory_reg_9088_9151_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9088_9151_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9152_9215_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9152_9215_0_2 : label is 9152;
  attribute ram_addr_end of vga_memory_reg_9152_9215_0_2 : label is 9215;
  attribute ram_slice_begin of vga_memory_reg_9152_9215_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9152_9215_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9152_9215_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9152_9215_3_5 : label is 9152;
  attribute ram_addr_end of vga_memory_reg_9152_9215_3_5 : label is 9215;
  attribute ram_slice_begin of vga_memory_reg_9152_9215_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9152_9215_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9152_9215_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9152_9215_6_8 : label is 9152;
  attribute ram_addr_end of vga_memory_reg_9152_9215_6_8 : label is 9215;
  attribute ram_slice_begin of vga_memory_reg_9152_9215_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9152_9215_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9152_9215_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9152_9215_9_11 : label is 9152;
  attribute ram_addr_end of vga_memory_reg_9152_9215_9_11 : label is 9215;
  attribute ram_slice_begin of vga_memory_reg_9152_9215_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9152_9215_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9216_9279_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9216_9279_0_2 : label is 9216;
  attribute ram_addr_end of vga_memory_reg_9216_9279_0_2 : label is 9279;
  attribute ram_slice_begin of vga_memory_reg_9216_9279_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9216_9279_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9216_9279_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9216_9279_3_5 : label is 9216;
  attribute ram_addr_end of vga_memory_reg_9216_9279_3_5 : label is 9279;
  attribute ram_slice_begin of vga_memory_reg_9216_9279_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9216_9279_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9216_9279_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9216_9279_6_8 : label is 9216;
  attribute ram_addr_end of vga_memory_reg_9216_9279_6_8 : label is 9279;
  attribute ram_slice_begin of vga_memory_reg_9216_9279_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9216_9279_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9216_9279_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9216_9279_9_11 : label is 9216;
  attribute ram_addr_end of vga_memory_reg_9216_9279_9_11 : label is 9279;
  attribute ram_slice_begin of vga_memory_reg_9216_9279_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9216_9279_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9280_9343_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9280_9343_0_2 : label is 9280;
  attribute ram_addr_end of vga_memory_reg_9280_9343_0_2 : label is 9343;
  attribute ram_slice_begin of vga_memory_reg_9280_9343_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9280_9343_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_9280_9343_0_2_i_2 : label is "soft_lutpair25";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9280_9343_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9280_9343_3_5 : label is 9280;
  attribute ram_addr_end of vga_memory_reg_9280_9343_3_5 : label is 9343;
  attribute ram_slice_begin of vga_memory_reg_9280_9343_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9280_9343_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9280_9343_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9280_9343_6_8 : label is 9280;
  attribute ram_addr_end of vga_memory_reg_9280_9343_6_8 : label is 9343;
  attribute ram_slice_begin of vga_memory_reg_9280_9343_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9280_9343_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9280_9343_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9280_9343_9_11 : label is 9280;
  attribute ram_addr_end of vga_memory_reg_9280_9343_9_11 : label is 9343;
  attribute ram_slice_begin of vga_memory_reg_9280_9343_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9280_9343_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9344_9407_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9344_9407_0_2 : label is 9344;
  attribute ram_addr_end of vga_memory_reg_9344_9407_0_2 : label is 9407;
  attribute ram_slice_begin of vga_memory_reg_9344_9407_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9344_9407_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_9344_9407_0_2_i_2 : label is "soft_lutpair4";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9344_9407_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9344_9407_3_5 : label is 9344;
  attribute ram_addr_end of vga_memory_reg_9344_9407_3_5 : label is 9407;
  attribute ram_slice_begin of vga_memory_reg_9344_9407_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9344_9407_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9344_9407_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9344_9407_6_8 : label is 9344;
  attribute ram_addr_end of vga_memory_reg_9344_9407_6_8 : label is 9407;
  attribute ram_slice_begin of vga_memory_reg_9344_9407_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9344_9407_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9344_9407_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9344_9407_9_11 : label is 9344;
  attribute ram_addr_end of vga_memory_reg_9344_9407_9_11 : label is 9407;
  attribute ram_slice_begin of vga_memory_reg_9344_9407_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9344_9407_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9408_9471_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9408_9471_0_2 : label is 9408;
  attribute ram_addr_end of vga_memory_reg_9408_9471_0_2 : label is 9471;
  attribute ram_slice_begin of vga_memory_reg_9408_9471_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9408_9471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9408_9471_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9408_9471_3_5 : label is 9408;
  attribute ram_addr_end of vga_memory_reg_9408_9471_3_5 : label is 9471;
  attribute ram_slice_begin of vga_memory_reg_9408_9471_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9408_9471_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9408_9471_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9408_9471_6_8 : label is 9408;
  attribute ram_addr_end of vga_memory_reg_9408_9471_6_8 : label is 9471;
  attribute ram_slice_begin of vga_memory_reg_9408_9471_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9408_9471_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9408_9471_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9408_9471_9_11 : label is 9408;
  attribute ram_addr_end of vga_memory_reg_9408_9471_9_11 : label is 9471;
  attribute ram_slice_begin of vga_memory_reg_9408_9471_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9408_9471_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9472_9535_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9472_9535_0_2 : label is 9472;
  attribute ram_addr_end of vga_memory_reg_9472_9535_0_2 : label is 9535;
  attribute ram_slice_begin of vga_memory_reg_9472_9535_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9472_9535_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9472_9535_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9472_9535_3_5 : label is 9472;
  attribute ram_addr_end of vga_memory_reg_9472_9535_3_5 : label is 9535;
  attribute ram_slice_begin of vga_memory_reg_9472_9535_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9472_9535_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9472_9535_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9472_9535_6_8 : label is 9472;
  attribute ram_addr_end of vga_memory_reg_9472_9535_6_8 : label is 9535;
  attribute ram_slice_begin of vga_memory_reg_9472_9535_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9472_9535_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9472_9535_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9472_9535_9_11 : label is 9472;
  attribute ram_addr_end of vga_memory_reg_9472_9535_9_11 : label is 9535;
  attribute ram_slice_begin of vga_memory_reg_9472_9535_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9472_9535_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9536_9599_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9536_9599_0_2 : label is 9536;
  attribute ram_addr_end of vga_memory_reg_9536_9599_0_2 : label is 9599;
  attribute ram_slice_begin of vga_memory_reg_9536_9599_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9536_9599_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9536_9599_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9536_9599_3_5 : label is 9536;
  attribute ram_addr_end of vga_memory_reg_9536_9599_3_5 : label is 9599;
  attribute ram_slice_begin of vga_memory_reg_9536_9599_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9536_9599_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9536_9599_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9536_9599_6_8 : label is 9536;
  attribute ram_addr_end of vga_memory_reg_9536_9599_6_8 : label is 9599;
  attribute ram_slice_begin of vga_memory_reg_9536_9599_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9536_9599_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9536_9599_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9536_9599_9_11 : label is 9536;
  attribute ram_addr_end of vga_memory_reg_9536_9599_9_11 : label is 9599;
  attribute ram_slice_begin of vga_memory_reg_9536_9599_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9536_9599_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9600_9663_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9600_9663_0_2 : label is 9600;
  attribute ram_addr_end of vga_memory_reg_9600_9663_0_2 : label is 9663;
  attribute ram_slice_begin of vga_memory_reg_9600_9663_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9600_9663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9600_9663_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9600_9663_3_5 : label is 9600;
  attribute ram_addr_end of vga_memory_reg_9600_9663_3_5 : label is 9663;
  attribute ram_slice_begin of vga_memory_reg_9600_9663_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9600_9663_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9600_9663_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9600_9663_6_8 : label is 9600;
  attribute ram_addr_end of vga_memory_reg_9600_9663_6_8 : label is 9663;
  attribute ram_slice_begin of vga_memory_reg_9600_9663_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9600_9663_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9600_9663_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9600_9663_9_11 : label is 9600;
  attribute ram_addr_end of vga_memory_reg_9600_9663_9_11 : label is 9663;
  attribute ram_slice_begin of vga_memory_reg_9600_9663_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9600_9663_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_960_1023_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_960_1023_0_2 : label is 960;
  attribute ram_addr_end of vga_memory_reg_960_1023_0_2 : label is 1023;
  attribute ram_slice_begin of vga_memory_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_960_1023_0_2 : label is 2;
  attribute SOFT_HLUTNM of vga_memory_reg_960_1023_0_2_i_2 : label is "soft_lutpair5";
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_960_1023_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_960_1023_3_5 : label is 960;
  attribute ram_addr_end of vga_memory_reg_960_1023_3_5 : label is 1023;
  attribute ram_slice_begin of vga_memory_reg_960_1023_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_960_1023_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_960_1023_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_960_1023_6_8 : label is 960;
  attribute ram_addr_end of vga_memory_reg_960_1023_6_8 : label is 1023;
  attribute ram_slice_begin of vga_memory_reg_960_1023_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_960_1023_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_960_1023_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_960_1023_9_11 : label is 960;
  attribute ram_addr_end of vga_memory_reg_960_1023_9_11 : label is 1023;
  attribute ram_slice_begin of vga_memory_reg_960_1023_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_960_1023_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9664_9727_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9664_9727_0_2 : label is 9664;
  attribute ram_addr_end of vga_memory_reg_9664_9727_0_2 : label is 9727;
  attribute ram_slice_begin of vga_memory_reg_9664_9727_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9664_9727_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9664_9727_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9664_9727_3_5 : label is 9664;
  attribute ram_addr_end of vga_memory_reg_9664_9727_3_5 : label is 9727;
  attribute ram_slice_begin of vga_memory_reg_9664_9727_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9664_9727_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9664_9727_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9664_9727_6_8 : label is 9664;
  attribute ram_addr_end of vga_memory_reg_9664_9727_6_8 : label is 9727;
  attribute ram_slice_begin of vga_memory_reg_9664_9727_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9664_9727_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9664_9727_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9664_9727_9_11 : label is 9664;
  attribute ram_addr_end of vga_memory_reg_9664_9727_9_11 : label is 9727;
  attribute ram_slice_begin of vga_memory_reg_9664_9727_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9664_9727_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9728_9791_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9728_9791_0_2 : label is 9728;
  attribute ram_addr_end of vga_memory_reg_9728_9791_0_2 : label is 9791;
  attribute ram_slice_begin of vga_memory_reg_9728_9791_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9728_9791_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9728_9791_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9728_9791_3_5 : label is 9728;
  attribute ram_addr_end of vga_memory_reg_9728_9791_3_5 : label is 9791;
  attribute ram_slice_begin of vga_memory_reg_9728_9791_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9728_9791_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9728_9791_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9728_9791_6_8 : label is 9728;
  attribute ram_addr_end of vga_memory_reg_9728_9791_6_8 : label is 9791;
  attribute ram_slice_begin of vga_memory_reg_9728_9791_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9728_9791_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9728_9791_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9728_9791_9_11 : label is 9728;
  attribute ram_addr_end of vga_memory_reg_9728_9791_9_11 : label is 9791;
  attribute ram_slice_begin of vga_memory_reg_9728_9791_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9728_9791_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9792_9855_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9792_9855_0_2 : label is 9792;
  attribute ram_addr_end of vga_memory_reg_9792_9855_0_2 : label is 9855;
  attribute ram_slice_begin of vga_memory_reg_9792_9855_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9792_9855_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9792_9855_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9792_9855_3_5 : label is 9792;
  attribute ram_addr_end of vga_memory_reg_9792_9855_3_5 : label is 9855;
  attribute ram_slice_begin of vga_memory_reg_9792_9855_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9792_9855_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9792_9855_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9792_9855_6_8 : label is 9792;
  attribute ram_addr_end of vga_memory_reg_9792_9855_6_8 : label is 9855;
  attribute ram_slice_begin of vga_memory_reg_9792_9855_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9792_9855_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9792_9855_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9792_9855_9_11 : label is 9792;
  attribute ram_addr_end of vga_memory_reg_9792_9855_9_11 : label is 9855;
  attribute ram_slice_begin of vga_memory_reg_9792_9855_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9792_9855_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9856_9919_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9856_9919_0_2 : label is 9856;
  attribute ram_addr_end of vga_memory_reg_9856_9919_0_2 : label is 9919;
  attribute ram_slice_begin of vga_memory_reg_9856_9919_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9856_9919_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9856_9919_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9856_9919_3_5 : label is 9856;
  attribute ram_addr_end of vga_memory_reg_9856_9919_3_5 : label is 9919;
  attribute ram_slice_begin of vga_memory_reg_9856_9919_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9856_9919_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9856_9919_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9856_9919_6_8 : label is 9856;
  attribute ram_addr_end of vga_memory_reg_9856_9919_6_8 : label is 9919;
  attribute ram_slice_begin of vga_memory_reg_9856_9919_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9856_9919_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9856_9919_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9856_9919_9_11 : label is 9856;
  attribute ram_addr_end of vga_memory_reg_9856_9919_9_11 : label is 9919;
  attribute ram_slice_begin of vga_memory_reg_9856_9919_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9856_9919_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9920_9983_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9920_9983_0_2 : label is 9920;
  attribute ram_addr_end of vga_memory_reg_9920_9983_0_2 : label is 9983;
  attribute ram_slice_begin of vga_memory_reg_9920_9983_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9920_9983_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9920_9983_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9920_9983_3_5 : label is 9920;
  attribute ram_addr_end of vga_memory_reg_9920_9983_3_5 : label is 9983;
  attribute ram_slice_begin of vga_memory_reg_9920_9983_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9920_9983_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9920_9983_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9920_9983_6_8 : label is 9920;
  attribute ram_addr_end of vga_memory_reg_9920_9983_6_8 : label is 9983;
  attribute ram_slice_begin of vga_memory_reg_9920_9983_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9920_9983_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9920_9983_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9920_9983_9_11 : label is 9920;
  attribute ram_addr_end of vga_memory_reg_9920_9983_9_11 : label is 9983;
  attribute ram_slice_begin of vga_memory_reg_9920_9983_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9920_9983_9_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9984_10047_0_2 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9984_10047_0_2 : label is 9984;
  attribute ram_addr_end of vga_memory_reg_9984_10047_0_2 : label is 10047;
  attribute ram_slice_begin of vga_memory_reg_9984_10047_0_2 : label is 0;
  attribute ram_slice_end of vga_memory_reg_9984_10047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9984_10047_3_5 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9984_10047_3_5 : label is 9984;
  attribute ram_addr_end of vga_memory_reg_9984_10047_3_5 : label is 10047;
  attribute ram_slice_begin of vga_memory_reg_9984_10047_3_5 : label is 3;
  attribute ram_slice_end of vga_memory_reg_9984_10047_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9984_10047_6_8 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9984_10047_6_8 : label is 9984;
  attribute ram_addr_end of vga_memory_reg_9984_10047_6_8 : label is 10047;
  attribute ram_slice_begin of vga_memory_reg_9984_10047_6_8 : label is 6;
  attribute ram_slice_end of vga_memory_reg_9984_10047_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of vga_memory_reg_9984_10047_9_11 : label is "";
  attribute ram_addr_begin of vga_memory_reg_9984_10047_9_11 : label is 9984;
  attribute ram_addr_end of vga_memory_reg_9984_10047_9_11 : label is 10047;
  attribute ram_slice_begin of vga_memory_reg_9984_10047_9_11 : label is 9;
  attribute ram_slice_end of vga_memory_reg_9984_10047_9_11 : label is 11;
begin
\blue[0]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_0_2_n_0,
      I1 => vga_memory_reg_8320_8383_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8256_8319_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_0_2_n_0,
      O => \blue[0]_i_100_n_0\
    );
\blue[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_0_2_n_0,
      I1 => vga_memory_reg_8576_8639_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8512_8575_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_0_2_n_0,
      O => \blue[0]_i_101_n_0\
    );
\blue[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_0_2_n_0,
      I1 => vga_memory_reg_8832_8895_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8768_8831_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_0_2_n_0,
      O => \blue[0]_i_102_n_0\
    );
\blue[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_0_2_n_0,
      I1 => vga_memory_reg_9088_9151_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9024_9087_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_0_2_n_0,
      O => \blue[0]_i_103_n_0\
    );
\blue[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_0_2_n_0,
      I1 => vga_memory_reg_15488_15551_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15424_15487_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_0_2_n_0,
      O => \blue[0]_i_104_n_0\
    );
\blue[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_0_2_n_0,
      I1 => vga_memory_reg_15744_15807_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15680_15743_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_0_2_n_0,
      O => \blue[0]_i_105_n_0\
    );
\blue[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_0_2_n_0,
      I1 => vga_memory_reg_16000_16063_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15936_15999_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_0_2_n_0,
      O => \blue[0]_i_106_n_0\
    );
\blue[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_0_2_n_0,
      I1 => vga_memory_reg_16256_16319_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_16192_16255_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_0_2_n_0,
      O => \blue[0]_i_107_n_0\
    );
\blue[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_0_2_n_0,
      I1 => vga_memory_reg_14464_14527_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14400_14463_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_0_2_n_0,
      O => \blue[0]_i_108_n_0\
    );
\blue[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_0_2_n_0,
      I1 => vga_memory_reg_14720_14783_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14656_14719_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_0_2_n_0,
      O => \blue[0]_i_109_n_0\
    );
\blue[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_0_2_n_0,
      I1 => vga_memory_reg_14976_15039_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14912_14975_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_0_2_n_0,
      O => \blue[0]_i_110_n_0\
    );
\blue[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_0_2_n_0,
      I1 => vga_memory_reg_15232_15295_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15168_15231_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_0_2_n_0,
      O => \blue[0]_i_111_n_0\
    );
\blue[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_0_2_n_0,
      I1 => vga_memory_reg_13440_13503_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13376_13439_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_0_2_n_0,
      O => \blue[0]_i_112_n_0\
    );
\blue[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_0_2_n_0,
      I1 => vga_memory_reg_13696_13759_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13632_13695_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_0_2_n_0,
      O => \blue[0]_i_113_n_0\
    );
\blue[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_0_2_n_0,
      I1 => vga_memory_reg_13952_14015_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13888_13951_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_0_2_n_0,
      O => \blue[0]_i_114_n_0\
    );
\blue[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_0_2_n_0,
      I1 => vga_memory_reg_14208_14271_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14144_14207_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_0_2_n_0,
      O => \blue[0]_i_115_n_0\
    );
\blue[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_0_2_n_0,
      I1 => vga_memory_reg_12416_12479_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12352_12415_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_0_2_n_0,
      O => \blue[0]_i_116_n_0\
    );
\blue[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_0_2_n_0,
      I1 => vga_memory_reg_12672_12735_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12608_12671_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_0_2_n_0,
      O => \blue[0]_i_117_n_0\
    );
\blue[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_0_2_n_0,
      I1 => vga_memory_reg_12928_12991_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12864_12927_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_0_2_n_0,
      O => \blue[0]_i_118_n_0\
    );
\blue[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_0_2_n_0,
      I1 => vga_memory_reg_13184_13247_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13120_13183_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_0_2_n_0,
      O => \blue[0]_i_119_n_0\
    );
\blue[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[0]_i_8_n_0\,
      I1 => \blue_reg[0]_i_9_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[0]_i_10_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[0]_i_11_n_0\,
      O => \blue[0]_i_4_n_0\
    );
\blue[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[0]_i_12_n_0\,
      I1 => \blue_reg[0]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[0]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[0]_i_15_n_0\,
      O => \blue[0]_i_5_n_0\
    );
\blue[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_0_2_n_0,
      I1 => vga_memory_reg_3200_3263_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3136_3199_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_0_2_n_0,
      O => \blue[0]_i_56_n_0\
    );
\blue[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_0_2_n_0,
      I1 => vga_memory_reg_3456_3519_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3392_3455_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_0_2_n_0,
      O => \blue[0]_i_57_n_0\
    );
\blue[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_0_2_n_0,
      I1 => vga_memory_reg_3712_3775_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3648_3711_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_0_2_n_0,
      O => \blue[0]_i_58_n_0\
    );
\blue[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_0_2_n_0,
      I1 => vga_memory_reg_3968_4031_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3904_3967_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_0_2_n_0,
      O => \blue[0]_i_59_n_0\
    );
\blue[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[0]_i_16_n_0\,
      I1 => \blue_reg[0]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[0]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[0]_i_19_n_0\,
      O => \blue[0]_i_6_n_0\
    );
\blue[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_0_2_n_0,
      I1 => vga_memory_reg_2176_2239_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2112_2175_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_0_2_n_0,
      O => \blue[0]_i_60_n_0\
    );
\blue[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_0_2_n_0,
      I1 => vga_memory_reg_2432_2495_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2368_2431_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_0_2_n_0,
      O => \blue[0]_i_61_n_0\
    );
\blue[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_0_2_n_0,
      I1 => vga_memory_reg_2688_2751_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2624_2687_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_0_2_n_0,
      O => \blue[0]_i_62_n_0\
    );
\blue[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_0_2_n_0,
      I1 => vga_memory_reg_2944_3007_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2880_2943_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_0_2_n_0,
      O => \blue[0]_i_63_n_0\
    );
\blue[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_0_2_n_0,
      I1 => vga_memory_reg_1152_1215_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1088_1151_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_0_2_n_0,
      O => \blue[0]_i_64_n_0\
    );
\blue[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_0_2_n_0,
      I1 => vga_memory_reg_1408_1471_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1344_1407_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_0_2_n_0,
      O => \blue[0]_i_65_n_0\
    );
\blue[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_0_2_n_0,
      I1 => vga_memory_reg_1664_1727_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1600_1663_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_0_2_n_0,
      O => \blue[0]_i_66_n_0\
    );
\blue[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_0_2_n_0,
      I1 => vga_memory_reg_1920_1983_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1856_1919_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_0_2_n_0,
      O => \blue[0]_i_67_n_0\
    );
\blue[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_0_2_n_0,
      I1 => vga_memory_reg_128_191_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_64_127_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_0_2_n_0,
      O => \blue[0]_i_68_n_0\
    );
\blue[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_0_2_n_0,
      I1 => vga_memory_reg_384_447_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_320_383_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_0_2_n_0,
      O => \blue[0]_i_69_n_0\
    );
\blue[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[0]_i_20_n_0\,
      I1 => \blue_reg[0]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[0]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[0]_i_23_n_0\,
      O => \blue[0]_i_7_n_0\
    );
\blue[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_0_2_n_0,
      I1 => vga_memory_reg_640_703_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_576_639_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_0_2_n_0,
      O => \blue[0]_i_70_n_0\
    );
\blue[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_0_2_n_0,
      I1 => vga_memory_reg_896_959_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_832_895_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_0_2_n_0,
      O => \blue[0]_i_71_n_0\
    );
\blue[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_0_2_n_0,
      I1 => vga_memory_reg_7296_7359_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_7232_7295_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_0_2_n_0,
      O => \blue[0]_i_72_n_0\
    );
\blue[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_0_2_n_0,
      I1 => vga_memory_reg_7552_7615_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_7488_7551_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_0_2_n_0,
      O => \blue[0]_i_73_n_0\
    );
\blue[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_0_2_n_0,
      I1 => vga_memory_reg_7808_7871_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_7744_7807_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_0_2_n_0,
      O => \blue[0]_i_74_n_0\
    );
\blue[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_0_2_n_0,
      I1 => vga_memory_reg_8064_8127_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8000_8063_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_0_2_n_0,
      O => \blue[0]_i_75_n_0\
    );
\blue[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_0_2_n_0,
      I1 => vga_memory_reg_6272_6335_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6208_6271_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_0_2_n_0,
      O => \blue[0]_i_76_n_0\
    );
\blue[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_0_2_n_0,
      I1 => vga_memory_reg_6528_6591_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6464_6527_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_0_2_n_0,
      O => \blue[0]_i_77_n_0\
    );
\blue[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_0_2_n_0,
      I1 => vga_memory_reg_6784_6847_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6720_6783_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_0_2_n_0,
      O => \blue[0]_i_78_n_0\
    );
\blue[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_0_2_n_0,
      I1 => vga_memory_reg_7040_7103_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6976_7039_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_0_2_n_0,
      O => \blue[0]_i_79_n_0\
    );
\blue[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_0_2_n_0,
      I1 => vga_memory_reg_5248_5311_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5184_5247_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_0_2_n_0,
      O => \blue[0]_i_80_n_0\
    );
\blue[0]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_0_2_n_0,
      I1 => vga_memory_reg_5504_5567_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5440_5503_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_0_2_n_0,
      O => \blue[0]_i_81_n_0\
    );
\blue[0]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_0_2_n_0,
      I1 => vga_memory_reg_5760_5823_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5696_5759_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_0_2_n_0,
      O => \blue[0]_i_82_n_0\
    );
\blue[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_0_2_n_0,
      I1 => vga_memory_reg_6016_6079_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5952_6015_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_0_2_n_0,
      O => \blue[0]_i_83_n_0\
    );
\blue[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_0_2_n_0,
      I1 => vga_memory_reg_4224_4287_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4160_4223_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_0_2_n_0,
      O => \blue[0]_i_84_n_0\
    );
\blue[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_0_2_n_0,
      I1 => vga_memory_reg_4480_4543_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4416_4479_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_0_2_n_0,
      O => \blue[0]_i_85_n_0\
    );
\blue[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_0_2_n_0,
      I1 => vga_memory_reg_4736_4799_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4672_4735_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_0_2_n_0,
      O => \blue[0]_i_86_n_0\
    );
\blue[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_0_2_n_0,
      I1 => vga_memory_reg_4992_5055_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4928_4991_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_0_2_n_0,
      O => \blue[0]_i_87_n_0\
    );
\blue[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_0_2_n_0,
      I1 => vga_memory_reg_11392_11455_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11328_11391_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_0_2_n_0,
      O => \blue[0]_i_88_n_0\
    );
\blue[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_0_2_n_0,
      I1 => vga_memory_reg_11648_11711_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11584_11647_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_0_2_n_0,
      O => \blue[0]_i_89_n_0\
    );
\blue[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_0_2_n_0,
      I1 => vga_memory_reg_11904_11967_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11840_11903_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_0_2_n_0,
      O => \blue[0]_i_90_n_0\
    );
\blue[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_0_2_n_0,
      I1 => vga_memory_reg_12160_12223_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12096_12159_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_0_2_n_0,
      O => \blue[0]_i_91_n_0\
    );
\blue[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_0_2_n_0,
      I1 => vga_memory_reg_10368_10431_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10304_10367_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_0_2_n_0,
      O => \blue[0]_i_92_n_0\
    );
\blue[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_0_2_n_0,
      I1 => vga_memory_reg_10624_10687_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10560_10623_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_0_2_n_0,
      O => \blue[0]_i_93_n_0\
    );
\blue[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_0_2_n_0,
      I1 => vga_memory_reg_10880_10943_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10816_10879_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_0_2_n_0,
      O => \blue[0]_i_94_n_0\
    );
\blue[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_0_2_n_0,
      I1 => vga_memory_reg_11136_11199_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11072_11135_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_0_2_n_0,
      O => \blue[0]_i_95_n_0\
    );
\blue[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_0_2_n_0,
      I1 => vga_memory_reg_9344_9407_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9280_9343_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_0_2_n_0,
      O => \blue[0]_i_96_n_0\
    );
\blue[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_0_2_n_0,
      I1 => vga_memory_reg_9600_9663_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9536_9599_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_0_2_n_0,
      O => \blue[0]_i_97_n_0\
    );
\blue[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_0_2_n_0,
      I1 => vga_memory_reg_9856_9919_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9792_9855_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_0_2_n_0,
      O => \blue[0]_i_98_n_0\
    );
\blue[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_0_2_n_0,
      I1 => vga_memory_reg_10112_10175_0_2_n_0,
      I2 => \blue_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10048_10111_0_2_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_0_2_n_0,
      O => \blue[0]_i_99_n_0\
    );
\blue[1]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_0_2_n_1,
      I1 => vga_memory_reg_8320_8383_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8256_8319_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_0_2_n_1,
      O => \blue[1]_i_100_n_0\
    );
\blue[1]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_0_2_n_1,
      I1 => vga_memory_reg_8576_8639_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8512_8575_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_0_2_n_1,
      O => \blue[1]_i_101_n_0\
    );
\blue[1]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_0_2_n_1,
      I1 => vga_memory_reg_8832_8895_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8768_8831_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_0_2_n_1,
      O => \blue[1]_i_102_n_0\
    );
\blue[1]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_0_2_n_1,
      I1 => vga_memory_reg_9088_9151_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9024_9087_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_0_2_n_1,
      O => \blue[1]_i_103_n_0\
    );
\blue[1]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_0_2_n_1,
      I1 => vga_memory_reg_15488_15551_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15424_15487_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_0_2_n_1,
      O => \blue[1]_i_104_n_0\
    );
\blue[1]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_0_2_n_1,
      I1 => vga_memory_reg_15744_15807_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15680_15743_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_0_2_n_1,
      O => \blue[1]_i_105_n_0\
    );
\blue[1]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_0_2_n_1,
      I1 => vga_memory_reg_16000_16063_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15936_15999_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_0_2_n_1,
      O => \blue[1]_i_106_n_0\
    );
\blue[1]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_0_2_n_1,
      I1 => vga_memory_reg_16256_16319_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_16192_16255_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_0_2_n_1,
      O => \blue[1]_i_107_n_0\
    );
\blue[1]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_0_2_n_1,
      I1 => vga_memory_reg_14464_14527_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14400_14463_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_0_2_n_1,
      O => \blue[1]_i_108_n_0\
    );
\blue[1]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_0_2_n_1,
      I1 => vga_memory_reg_14720_14783_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14656_14719_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_0_2_n_1,
      O => \blue[1]_i_109_n_0\
    );
\blue[1]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_0_2_n_1,
      I1 => vga_memory_reg_14976_15039_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14912_14975_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_0_2_n_1,
      O => \blue[1]_i_110_n_0\
    );
\blue[1]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_0_2_n_1,
      I1 => vga_memory_reg_15232_15295_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15168_15231_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_0_2_n_1,
      O => \blue[1]_i_111_n_0\
    );
\blue[1]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_0_2_n_1,
      I1 => vga_memory_reg_13440_13503_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13376_13439_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_0_2_n_1,
      O => \blue[1]_i_112_n_0\
    );
\blue[1]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_0_2_n_1,
      I1 => vga_memory_reg_13696_13759_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13632_13695_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_0_2_n_1,
      O => \blue[1]_i_113_n_0\
    );
\blue[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_0_2_n_1,
      I1 => vga_memory_reg_13952_14015_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13888_13951_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_0_2_n_1,
      O => \blue[1]_i_114_n_0\
    );
\blue[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_0_2_n_1,
      I1 => vga_memory_reg_14208_14271_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14144_14207_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_0_2_n_1,
      O => \blue[1]_i_115_n_0\
    );
\blue[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_0_2_n_1,
      I1 => vga_memory_reg_12416_12479_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12352_12415_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_0_2_n_1,
      O => \blue[1]_i_116_n_0\
    );
\blue[1]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_0_2_n_1,
      I1 => vga_memory_reg_12672_12735_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12608_12671_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_0_2_n_1,
      O => \blue[1]_i_117_n_0\
    );
\blue[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_0_2_n_1,
      I1 => vga_memory_reg_12928_12991_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12864_12927_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_0_2_n_1,
      O => \blue[1]_i_118_n_0\
    );
\blue[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_0_2_n_1,
      I1 => vga_memory_reg_13184_13247_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13120_13183_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_0_2_n_1,
      O => \blue[1]_i_119_n_0\
    );
\blue[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[1]_i_8_n_0\,
      I1 => \blue_reg[1]_i_9_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[1]_i_10_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[1]_i_11_n_0\,
      O => \blue[1]_i_4_n_0\
    );
\blue[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[1]_i_12_n_0\,
      I1 => \blue_reg[1]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[1]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[1]_i_15_n_0\,
      O => \blue[1]_i_5_n_0\
    );
\blue[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_0_2_n_1,
      I1 => vga_memory_reg_3200_3263_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3136_3199_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_0_2_n_1,
      O => \blue[1]_i_56_n_0\
    );
\blue[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_0_2_n_1,
      I1 => vga_memory_reg_3456_3519_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3392_3455_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_0_2_n_1,
      O => \blue[1]_i_57_n_0\
    );
\blue[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_0_2_n_1,
      I1 => vga_memory_reg_3712_3775_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3648_3711_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_0_2_n_1,
      O => \blue[1]_i_58_n_0\
    );
\blue[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_0_2_n_1,
      I1 => vga_memory_reg_3968_4031_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3904_3967_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_0_2_n_1,
      O => \blue[1]_i_59_n_0\
    );
\blue[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[1]_i_16_n_0\,
      I1 => \blue_reg[1]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[1]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[1]_i_19_n_0\,
      O => \blue[1]_i_6_n_0\
    );
\blue[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_0_2_n_1,
      I1 => vga_memory_reg_2176_2239_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2112_2175_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_0_2_n_1,
      O => \blue[1]_i_60_n_0\
    );
\blue[1]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_0_2_n_1,
      I1 => vga_memory_reg_2432_2495_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2368_2431_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_0_2_n_1,
      O => \blue[1]_i_61_n_0\
    );
\blue[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_0_2_n_1,
      I1 => vga_memory_reg_2688_2751_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2624_2687_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_0_2_n_1,
      O => \blue[1]_i_62_n_0\
    );
\blue[1]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_0_2_n_1,
      I1 => vga_memory_reg_2944_3007_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2880_2943_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_0_2_n_1,
      O => \blue[1]_i_63_n_0\
    );
\blue[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_0_2_n_1,
      I1 => vga_memory_reg_1152_1215_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1088_1151_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_0_2_n_1,
      O => \blue[1]_i_64_n_0\
    );
\blue[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_0_2_n_1,
      I1 => vga_memory_reg_1408_1471_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1344_1407_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_0_2_n_1,
      O => \blue[1]_i_65_n_0\
    );
\blue[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_0_2_n_1,
      I1 => vga_memory_reg_1664_1727_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1600_1663_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_0_2_n_1,
      O => \blue[1]_i_66_n_0\
    );
\blue[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_0_2_n_1,
      I1 => vga_memory_reg_1920_1983_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1856_1919_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_0_2_n_1,
      O => \blue[1]_i_67_n_0\
    );
\blue[1]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_0_2_n_1,
      I1 => vga_memory_reg_128_191_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_64_127_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_0_2_n_1,
      O => \blue[1]_i_68_n_0\
    );
\blue[1]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_0_2_n_1,
      I1 => vga_memory_reg_384_447_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_320_383_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_0_2_n_1,
      O => \blue[1]_i_69_n_0\
    );
\blue[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[1]_i_20_n_0\,
      I1 => \blue_reg[1]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[1]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[1]_i_23_n_0\,
      O => \blue[1]_i_7_n_0\
    );
\blue[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_0_2_n_1,
      I1 => vga_memory_reg_640_703_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_576_639_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_0_2_n_1,
      O => \blue[1]_i_70_n_0\
    );
\blue[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_0_2_n_1,
      I1 => vga_memory_reg_896_959_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_832_895_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_0_2_n_1,
      O => \blue[1]_i_71_n_0\
    );
\blue[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_0_2_n_1,
      I1 => vga_memory_reg_7296_7359_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_7232_7295_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_0_2_n_1,
      O => \blue[1]_i_72_n_0\
    );
\blue[1]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_0_2_n_1,
      I1 => vga_memory_reg_7552_7615_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_7488_7551_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_0_2_n_1,
      O => \blue[1]_i_73_n_0\
    );
\blue[1]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_0_2_n_1,
      I1 => vga_memory_reg_7808_7871_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_7744_7807_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_0_2_n_1,
      O => \blue[1]_i_74_n_0\
    );
\blue[1]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_0_2_n_1,
      I1 => vga_memory_reg_8064_8127_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8000_8063_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_0_2_n_1,
      O => \blue[1]_i_75_n_0\
    );
\blue[1]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_0_2_n_1,
      I1 => vga_memory_reg_6272_6335_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6208_6271_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_0_2_n_1,
      O => \blue[1]_i_76_n_0\
    );
\blue[1]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_0_2_n_1,
      I1 => vga_memory_reg_6528_6591_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6464_6527_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_0_2_n_1,
      O => \blue[1]_i_77_n_0\
    );
\blue[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_0_2_n_1,
      I1 => vga_memory_reg_6784_6847_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6720_6783_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_0_2_n_1,
      O => \blue[1]_i_78_n_0\
    );
\blue[1]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_0_2_n_1,
      I1 => vga_memory_reg_7040_7103_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6976_7039_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_0_2_n_1,
      O => \blue[1]_i_79_n_0\
    );
\blue[1]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_0_2_n_1,
      I1 => vga_memory_reg_5248_5311_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5184_5247_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_0_2_n_1,
      O => \blue[1]_i_80_n_0\
    );
\blue[1]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_0_2_n_1,
      I1 => vga_memory_reg_5504_5567_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5440_5503_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_0_2_n_1,
      O => \blue[1]_i_81_n_0\
    );
\blue[1]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_0_2_n_1,
      I1 => vga_memory_reg_5760_5823_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5696_5759_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_0_2_n_1,
      O => \blue[1]_i_82_n_0\
    );
\blue[1]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_0_2_n_1,
      I1 => vga_memory_reg_6016_6079_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5952_6015_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_0_2_n_1,
      O => \blue[1]_i_83_n_0\
    );
\blue[1]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_0_2_n_1,
      I1 => vga_memory_reg_4224_4287_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4160_4223_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_0_2_n_1,
      O => \blue[1]_i_84_n_0\
    );
\blue[1]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_0_2_n_1,
      I1 => vga_memory_reg_4480_4543_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4416_4479_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_0_2_n_1,
      O => \blue[1]_i_85_n_0\
    );
\blue[1]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_0_2_n_1,
      I1 => vga_memory_reg_4736_4799_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4672_4735_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_0_2_n_1,
      O => \blue[1]_i_86_n_0\
    );
\blue[1]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_0_2_n_1,
      I1 => vga_memory_reg_4992_5055_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4928_4991_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_0_2_n_1,
      O => \blue[1]_i_87_n_0\
    );
\blue[1]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_0_2_n_1,
      I1 => vga_memory_reg_11392_11455_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11328_11391_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_0_2_n_1,
      O => \blue[1]_i_88_n_0\
    );
\blue[1]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_0_2_n_1,
      I1 => vga_memory_reg_11648_11711_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11584_11647_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_0_2_n_1,
      O => \blue[1]_i_89_n_0\
    );
\blue[1]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_0_2_n_1,
      I1 => vga_memory_reg_11904_11967_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11840_11903_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_0_2_n_1,
      O => \blue[1]_i_90_n_0\
    );
\blue[1]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_0_2_n_1,
      I1 => vga_memory_reg_12160_12223_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12096_12159_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_0_2_n_1,
      O => \blue[1]_i_91_n_0\
    );
\blue[1]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_0_2_n_1,
      I1 => vga_memory_reg_10368_10431_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10304_10367_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_0_2_n_1,
      O => \blue[1]_i_92_n_0\
    );
\blue[1]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_0_2_n_1,
      I1 => vga_memory_reg_10624_10687_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10560_10623_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_0_2_n_1,
      O => \blue[1]_i_93_n_0\
    );
\blue[1]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_0_2_n_1,
      I1 => vga_memory_reg_10880_10943_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10816_10879_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_0_2_n_1,
      O => \blue[1]_i_94_n_0\
    );
\blue[1]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_0_2_n_1,
      I1 => vga_memory_reg_11136_11199_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11072_11135_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_0_2_n_1,
      O => \blue[1]_i_95_n_0\
    );
\blue[1]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_0_2_n_1,
      I1 => vga_memory_reg_9344_9407_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9280_9343_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_0_2_n_1,
      O => \blue[1]_i_96_n_0\
    );
\blue[1]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_0_2_n_1,
      I1 => vga_memory_reg_9600_9663_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9536_9599_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_0_2_n_1,
      O => \blue[1]_i_97_n_0\
    );
\blue[1]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_0_2_n_1,
      I1 => vga_memory_reg_9856_9919_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9792_9855_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_0_2_n_1,
      O => \blue[1]_i_98_n_0\
    );
\blue[1]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_0_2_n_1,
      I1 => vga_memory_reg_10112_10175_0_2_n_1,
      I2 => \blue_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10048_10111_0_2_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_0_2_n_1,
      O => \blue[1]_i_99_n_0\
    );
\blue[2]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_0_2_n_2,
      I1 => vga_memory_reg_8320_8383_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8256_8319_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_0_2_n_2,
      O => \blue[2]_i_100_n_0\
    );
\blue[2]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_0_2_n_2,
      I1 => vga_memory_reg_8576_8639_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8512_8575_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_0_2_n_2,
      O => \blue[2]_i_101_n_0\
    );
\blue[2]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_0_2_n_2,
      I1 => vga_memory_reg_8832_8895_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8768_8831_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_0_2_n_2,
      O => \blue[2]_i_102_n_0\
    );
\blue[2]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_0_2_n_2,
      I1 => vga_memory_reg_9088_9151_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9024_9087_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_0_2_n_2,
      O => \blue[2]_i_103_n_0\
    );
\blue[2]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_0_2_n_2,
      I1 => vga_memory_reg_15488_15551_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15424_15487_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_0_2_n_2,
      O => \blue[2]_i_104_n_0\
    );
\blue[2]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_0_2_n_2,
      I1 => vga_memory_reg_15744_15807_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15680_15743_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_0_2_n_2,
      O => \blue[2]_i_105_n_0\
    );
\blue[2]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_0_2_n_2,
      I1 => vga_memory_reg_16000_16063_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15936_15999_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_0_2_n_2,
      O => \blue[2]_i_106_n_0\
    );
\blue[2]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_0_2_n_2,
      I1 => vga_memory_reg_16256_16319_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_16192_16255_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_0_2_n_2,
      O => \blue[2]_i_107_n_0\
    );
\blue[2]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_0_2_n_2,
      I1 => vga_memory_reg_14464_14527_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14400_14463_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_0_2_n_2,
      O => \blue[2]_i_108_n_0\
    );
\blue[2]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_0_2_n_2,
      I1 => vga_memory_reg_14720_14783_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14656_14719_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_0_2_n_2,
      O => \blue[2]_i_109_n_0\
    );
\blue[2]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_0_2_n_2,
      I1 => vga_memory_reg_14976_15039_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14912_14975_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_0_2_n_2,
      O => \blue[2]_i_110_n_0\
    );
\blue[2]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_0_2_n_2,
      I1 => vga_memory_reg_15232_15295_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15168_15231_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_0_2_n_2,
      O => \blue[2]_i_111_n_0\
    );
\blue[2]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_0_2_n_2,
      I1 => vga_memory_reg_13440_13503_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13376_13439_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_0_2_n_2,
      O => \blue[2]_i_112_n_0\
    );
\blue[2]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_0_2_n_2,
      I1 => vga_memory_reg_13696_13759_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13632_13695_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_0_2_n_2,
      O => \blue[2]_i_113_n_0\
    );
\blue[2]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_0_2_n_2,
      I1 => vga_memory_reg_13952_14015_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13888_13951_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_0_2_n_2,
      O => \blue[2]_i_114_n_0\
    );
\blue[2]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_0_2_n_2,
      I1 => vga_memory_reg_14208_14271_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14144_14207_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_0_2_n_2,
      O => \blue[2]_i_115_n_0\
    );
\blue[2]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_0_2_n_2,
      I1 => vga_memory_reg_12416_12479_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12352_12415_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_0_2_n_2,
      O => \blue[2]_i_116_n_0\
    );
\blue[2]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_0_2_n_2,
      I1 => vga_memory_reg_12672_12735_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12608_12671_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_0_2_n_2,
      O => \blue[2]_i_117_n_0\
    );
\blue[2]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_0_2_n_2,
      I1 => vga_memory_reg_12928_12991_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12864_12927_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_0_2_n_2,
      O => \blue[2]_i_118_n_0\
    );
\blue[2]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_0_2_n_2,
      I1 => vga_memory_reg_13184_13247_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13120_13183_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_0_2_n_2,
      O => \blue[2]_i_119_n_0\
    );
\blue[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[2]_i_8_n_0\,
      I1 => \blue_reg[2]_i_9_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[2]_i_10_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[2]_i_11_n_0\,
      O => \blue[2]_i_4_n_0\
    );
\blue[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[2]_i_12_n_0\,
      I1 => \blue_reg[2]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[2]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[2]_i_15_n_0\,
      O => \blue[2]_i_5_n_0\
    );
\blue[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_0_2_n_2,
      I1 => vga_memory_reg_3200_3263_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3136_3199_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_0_2_n_2,
      O => \blue[2]_i_56_n_0\
    );
\blue[2]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_0_2_n_2,
      I1 => vga_memory_reg_3456_3519_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3392_3455_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_0_2_n_2,
      O => \blue[2]_i_57_n_0\
    );
\blue[2]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_0_2_n_2,
      I1 => vga_memory_reg_3712_3775_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3648_3711_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_0_2_n_2,
      O => \blue[2]_i_58_n_0\
    );
\blue[2]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_0_2_n_2,
      I1 => vga_memory_reg_3968_4031_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3904_3967_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_0_2_n_2,
      O => \blue[2]_i_59_n_0\
    );
\blue[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[2]_i_16_n_0\,
      I1 => \blue_reg[2]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[2]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[2]_i_19_n_0\,
      O => \blue[2]_i_6_n_0\
    );
\blue[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_0_2_n_2,
      I1 => vga_memory_reg_2176_2239_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2112_2175_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_0_2_n_2,
      O => \blue[2]_i_60_n_0\
    );
\blue[2]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_0_2_n_2,
      I1 => vga_memory_reg_2432_2495_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2368_2431_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_0_2_n_2,
      O => \blue[2]_i_61_n_0\
    );
\blue[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_0_2_n_2,
      I1 => vga_memory_reg_2688_2751_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2624_2687_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_0_2_n_2,
      O => \blue[2]_i_62_n_0\
    );
\blue[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_0_2_n_2,
      I1 => vga_memory_reg_2944_3007_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2880_2943_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_0_2_n_2,
      O => \blue[2]_i_63_n_0\
    );
\blue[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_0_2_n_2,
      I1 => vga_memory_reg_1152_1215_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1088_1151_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_0_2_n_2,
      O => \blue[2]_i_64_n_0\
    );
\blue[2]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_0_2_n_2,
      I1 => vga_memory_reg_1408_1471_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1344_1407_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_0_2_n_2,
      O => \blue[2]_i_65_n_0\
    );
\blue[2]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_0_2_n_2,
      I1 => vga_memory_reg_1664_1727_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1600_1663_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_0_2_n_2,
      O => \blue[2]_i_66_n_0\
    );
\blue[2]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_0_2_n_2,
      I1 => vga_memory_reg_1920_1983_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1856_1919_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_0_2_n_2,
      O => \blue[2]_i_67_n_0\
    );
\blue[2]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_0_2_n_2,
      I1 => vga_memory_reg_128_191_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_64_127_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_0_2_n_2,
      O => \blue[2]_i_68_n_0\
    );
\blue[2]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_0_2_n_2,
      I1 => vga_memory_reg_384_447_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_320_383_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_0_2_n_2,
      O => \blue[2]_i_69_n_0\
    );
\blue[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[2]_i_20_n_0\,
      I1 => \blue_reg[2]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[2]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[2]_i_23_n_0\,
      O => \blue[2]_i_7_n_0\
    );
\blue[2]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_0_2_n_2,
      I1 => vga_memory_reg_640_703_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_576_639_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_0_2_n_2,
      O => \blue[2]_i_70_n_0\
    );
\blue[2]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_0_2_n_2,
      I1 => vga_memory_reg_896_959_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_832_895_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_0_2_n_2,
      O => \blue[2]_i_71_n_0\
    );
\blue[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_0_2_n_2,
      I1 => vga_memory_reg_7296_7359_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_7232_7295_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_0_2_n_2,
      O => \blue[2]_i_72_n_0\
    );
\blue[2]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_0_2_n_2,
      I1 => vga_memory_reg_7552_7615_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_7488_7551_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_0_2_n_2,
      O => \blue[2]_i_73_n_0\
    );
\blue[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_0_2_n_2,
      I1 => vga_memory_reg_7808_7871_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_7744_7807_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_0_2_n_2,
      O => \blue[2]_i_74_n_0\
    );
\blue[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_0_2_n_2,
      I1 => vga_memory_reg_8064_8127_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8000_8063_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_0_2_n_2,
      O => \blue[2]_i_75_n_0\
    );
\blue[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_0_2_n_2,
      I1 => vga_memory_reg_6272_6335_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6208_6271_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_0_2_n_2,
      O => \blue[2]_i_76_n_0\
    );
\blue[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_0_2_n_2,
      I1 => vga_memory_reg_6528_6591_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6464_6527_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_0_2_n_2,
      O => \blue[2]_i_77_n_0\
    );
\blue[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_0_2_n_2,
      I1 => vga_memory_reg_6784_6847_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6720_6783_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_0_2_n_2,
      O => \blue[2]_i_78_n_0\
    );
\blue[2]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_0_2_n_2,
      I1 => vga_memory_reg_7040_7103_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6976_7039_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_0_2_n_2,
      O => \blue[2]_i_79_n_0\
    );
\blue[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_0_2_n_2,
      I1 => vga_memory_reg_5248_5311_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5184_5247_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_0_2_n_2,
      O => \blue[2]_i_80_n_0\
    );
\blue[2]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_0_2_n_2,
      I1 => vga_memory_reg_5504_5567_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5440_5503_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_0_2_n_2,
      O => \blue[2]_i_81_n_0\
    );
\blue[2]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_0_2_n_2,
      I1 => vga_memory_reg_5760_5823_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5696_5759_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_0_2_n_2,
      O => \blue[2]_i_82_n_0\
    );
\blue[2]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_0_2_n_2,
      I1 => vga_memory_reg_6016_6079_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5952_6015_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_0_2_n_2,
      O => \blue[2]_i_83_n_0\
    );
\blue[2]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_0_2_n_2,
      I1 => vga_memory_reg_4224_4287_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4160_4223_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_0_2_n_2,
      O => \blue[2]_i_84_n_0\
    );
\blue[2]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_0_2_n_2,
      I1 => vga_memory_reg_4480_4543_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4416_4479_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_0_2_n_2,
      O => \blue[2]_i_85_n_0\
    );
\blue[2]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_0_2_n_2,
      I1 => vga_memory_reg_4736_4799_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4672_4735_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_0_2_n_2,
      O => \blue[2]_i_86_n_0\
    );
\blue[2]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_0_2_n_2,
      I1 => vga_memory_reg_4992_5055_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4928_4991_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_0_2_n_2,
      O => \blue[2]_i_87_n_0\
    );
\blue[2]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_0_2_n_2,
      I1 => vga_memory_reg_11392_11455_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11328_11391_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_0_2_n_2,
      O => \blue[2]_i_88_n_0\
    );
\blue[2]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_0_2_n_2,
      I1 => vga_memory_reg_11648_11711_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11584_11647_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_0_2_n_2,
      O => \blue[2]_i_89_n_0\
    );
\blue[2]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_0_2_n_2,
      I1 => vga_memory_reg_11904_11967_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11840_11903_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_0_2_n_2,
      O => \blue[2]_i_90_n_0\
    );
\blue[2]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_0_2_n_2,
      I1 => vga_memory_reg_12160_12223_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12096_12159_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_0_2_n_2,
      O => \blue[2]_i_91_n_0\
    );
\blue[2]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_0_2_n_2,
      I1 => vga_memory_reg_10368_10431_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10304_10367_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_0_2_n_2,
      O => \blue[2]_i_92_n_0\
    );
\blue[2]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_0_2_n_2,
      I1 => vga_memory_reg_10624_10687_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10560_10623_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_0_2_n_2,
      O => \blue[2]_i_93_n_0\
    );
\blue[2]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_0_2_n_2,
      I1 => vga_memory_reg_10880_10943_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10816_10879_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_0_2_n_2,
      O => \blue[2]_i_94_n_0\
    );
\blue[2]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_0_2_n_2,
      I1 => vga_memory_reg_11136_11199_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11072_11135_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_0_2_n_2,
      O => \blue[2]_i_95_n_0\
    );
\blue[2]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_0_2_n_2,
      I1 => vga_memory_reg_9344_9407_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9280_9343_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_0_2_n_2,
      O => \blue[2]_i_96_n_0\
    );
\blue[2]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_0_2_n_2,
      I1 => vga_memory_reg_9600_9663_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9536_9599_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_0_2_n_2,
      O => \blue[2]_i_97_n_0\
    );
\blue[2]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_0_2_n_2,
      I1 => vga_memory_reg_9856_9919_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9792_9855_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_0_2_n_2,
      O => \blue[2]_i_98_n_0\
    );
\blue[2]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_0_2_n_2,
      I1 => vga_memory_reg_10112_10175_0_2_n_2,
      I2 => \blue_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10048_10111_0_2_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_0_2_n_2,
      O => \blue[2]_i_99_n_0\
    );
\blue[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_3_5_n_0,
      I1 => vga_memory_reg_8320_8383_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_8256_8319_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_3_5_n_0,
      O => \blue[3]_i_100_n_0\
    );
\blue[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_3_5_n_0,
      I1 => vga_memory_reg_8576_8639_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_8512_8575_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_3_5_n_0,
      O => \blue[3]_i_101_n_0\
    );
\blue[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_3_5_n_0,
      I1 => vga_memory_reg_8832_8895_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_8768_8831_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_3_5_n_0,
      O => \blue[3]_i_102_n_0\
    );
\blue[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_3_5_n_0,
      I1 => vga_memory_reg_9088_9151_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_9024_9087_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_3_5_n_0,
      O => \blue[3]_i_103_n_0\
    );
\blue[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_3_5_n_0,
      I1 => vga_memory_reg_15488_15551_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_15424_15487_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_3_5_n_0,
      O => \blue[3]_i_104_n_0\
    );
\blue[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_3_5_n_0,
      I1 => vga_memory_reg_15744_15807_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_15680_15743_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_3_5_n_0,
      O => \blue[3]_i_105_n_0\
    );
\blue[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_3_5_n_0,
      I1 => vga_memory_reg_16000_16063_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_15936_15999_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_3_5_n_0,
      O => \blue[3]_i_106_n_0\
    );
\blue[3]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_3_5_n_0,
      I1 => vga_memory_reg_16256_16319_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_16192_16255_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_3_5_n_0,
      O => \blue[3]_i_107_n_0\
    );
\blue[3]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_3_5_n_0,
      I1 => vga_memory_reg_14464_14527_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_14400_14463_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_3_5_n_0,
      O => \blue[3]_i_108_n_0\
    );
\blue[3]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_3_5_n_0,
      I1 => vga_memory_reg_14720_14783_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_14656_14719_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_3_5_n_0,
      O => \blue[3]_i_109_n_0\
    );
\blue[3]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_3_5_n_0,
      I1 => vga_memory_reg_14976_15039_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_14912_14975_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_3_5_n_0,
      O => \blue[3]_i_110_n_0\
    );
\blue[3]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_3_5_n_0,
      I1 => vga_memory_reg_15232_15295_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_15168_15231_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_3_5_n_0,
      O => \blue[3]_i_111_n_0\
    );
\blue[3]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_3_5_n_0,
      I1 => vga_memory_reg_13440_13503_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_13376_13439_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_3_5_n_0,
      O => \blue[3]_i_112_n_0\
    );
\blue[3]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_3_5_n_0,
      I1 => vga_memory_reg_13696_13759_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_13632_13695_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_3_5_n_0,
      O => \blue[3]_i_113_n_0\
    );
\blue[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_3_5_n_0,
      I1 => vga_memory_reg_13952_14015_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_13888_13951_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_3_5_n_0,
      O => \blue[3]_i_114_n_0\
    );
\blue[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_3_5_n_0,
      I1 => vga_memory_reg_14208_14271_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_14144_14207_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_3_5_n_0,
      O => \blue[3]_i_115_n_0\
    );
\blue[3]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_3_5_n_0,
      I1 => vga_memory_reg_12416_12479_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_12352_12415_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_3_5_n_0,
      O => \blue[3]_i_116_n_0\
    );
\blue[3]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_3_5_n_0,
      I1 => vga_memory_reg_12672_12735_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_12608_12671_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_3_5_n_0,
      O => \blue[3]_i_117_n_0\
    );
\blue[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_3_5_n_0,
      I1 => vga_memory_reg_12928_12991_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_12864_12927_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_3_5_n_0,
      O => \blue[3]_i_118_n_0\
    );
\blue[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_3_5_n_0,
      I1 => vga_memory_reg_13184_13247_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_13120_13183_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_3_5_n_0,
      O => \blue[3]_i_119_n_0\
    );
\blue[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[3]_i_8_n_0\,
      I1 => \blue_reg[3]_i_9_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[3]_i_10_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[3]_i_11_n_0\,
      O => \blue[3]_i_4_n_0\
    );
\blue[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[3]_i_12_n_0\,
      I1 => \blue_reg[3]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[3]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[3]_i_15_n_0\,
      O => \blue[3]_i_5_n_0\
    );
\blue[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_3_5_n_0,
      I1 => vga_memory_reg_3200_3263_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_3136_3199_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_3_5_n_0,
      O => \blue[3]_i_56_n_0\
    );
\blue[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_3_5_n_0,
      I1 => vga_memory_reg_3456_3519_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_3392_3455_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_3_5_n_0,
      O => \blue[3]_i_57_n_0\
    );
\blue[3]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_3_5_n_0,
      I1 => vga_memory_reg_3712_3775_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_3648_3711_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_3_5_n_0,
      O => \blue[3]_i_58_n_0\
    );
\blue[3]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_3_5_n_0,
      I1 => vga_memory_reg_3968_4031_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_3904_3967_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_3_5_n_0,
      O => \blue[3]_i_59_n_0\
    );
\blue[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[3]_i_16_n_0\,
      I1 => \blue_reg[3]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[3]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[3]_i_19_n_0\,
      O => \blue[3]_i_6_n_0\
    );
\blue[3]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_3_5_n_0,
      I1 => vga_memory_reg_2176_2239_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_2112_2175_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_3_5_n_0,
      O => \blue[3]_i_60_n_0\
    );
\blue[3]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_3_5_n_0,
      I1 => vga_memory_reg_2432_2495_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_2368_2431_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_3_5_n_0,
      O => \blue[3]_i_61_n_0\
    );
\blue[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_3_5_n_0,
      I1 => vga_memory_reg_2688_2751_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_2624_2687_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_3_5_n_0,
      O => \blue[3]_i_62_n_0\
    );
\blue[3]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_3_5_n_0,
      I1 => vga_memory_reg_2944_3007_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_2880_2943_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_3_5_n_0,
      O => \blue[3]_i_63_n_0\
    );
\blue[3]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_3_5_n_0,
      I1 => vga_memory_reg_1152_1215_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_1088_1151_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_3_5_n_0,
      O => \blue[3]_i_64_n_0\
    );
\blue[3]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_3_5_n_0,
      I1 => vga_memory_reg_1408_1471_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_1344_1407_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_3_5_n_0,
      O => \blue[3]_i_65_n_0\
    );
\blue[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_3_5_n_0,
      I1 => vga_memory_reg_1664_1727_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_1600_1663_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_3_5_n_0,
      O => \blue[3]_i_66_n_0\
    );
\blue[3]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_3_5_n_0,
      I1 => vga_memory_reg_1920_1983_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_1856_1919_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_3_5_n_0,
      O => \blue[3]_i_67_n_0\
    );
\blue[3]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_3_5_n_0,
      I1 => vga_memory_reg_128_191_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_64_127_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_3_5_n_0,
      O => \blue[3]_i_68_n_0\
    );
\blue[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_3_5_n_0,
      I1 => vga_memory_reg_384_447_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_320_383_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_3_5_n_0,
      O => \blue[3]_i_69_n_0\
    );
\blue[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \blue_reg[3]_i_20_n_0\,
      I1 => \blue_reg[3]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \blue_reg[3]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \blue_reg[3]_i_23_n_0\,
      O => \blue[3]_i_7_n_0\
    );
\blue[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_3_5_n_0,
      I1 => vga_memory_reg_640_703_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_576_639_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_3_5_n_0,
      O => \blue[3]_i_70_n_0\
    );
\blue[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_3_5_n_0,
      I1 => vga_memory_reg_896_959_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_832_895_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_3_5_n_0,
      O => \blue[3]_i_71_n_0\
    );
\blue[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_3_5_n_0,
      I1 => vga_memory_reg_7296_7359_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_7232_7295_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_3_5_n_0,
      O => \blue[3]_i_72_n_0\
    );
\blue[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_3_5_n_0,
      I1 => vga_memory_reg_7552_7615_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_7488_7551_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_3_5_n_0,
      O => \blue[3]_i_73_n_0\
    );
\blue[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_3_5_n_0,
      I1 => vga_memory_reg_7808_7871_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_7744_7807_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_3_5_n_0,
      O => \blue[3]_i_74_n_0\
    );
\blue[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_3_5_n_0,
      I1 => vga_memory_reg_8064_8127_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_8000_8063_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_3_5_n_0,
      O => \blue[3]_i_75_n_0\
    );
\blue[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_3_5_n_0,
      I1 => vga_memory_reg_6272_6335_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_6208_6271_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_3_5_n_0,
      O => \blue[3]_i_76_n_0\
    );
\blue[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_3_5_n_0,
      I1 => vga_memory_reg_6528_6591_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_6464_6527_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_3_5_n_0,
      O => \blue[3]_i_77_n_0\
    );
\blue[3]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_3_5_n_0,
      I1 => vga_memory_reg_6784_6847_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_6720_6783_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_3_5_n_0,
      O => \blue[3]_i_78_n_0\
    );
\blue[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_3_5_n_0,
      I1 => vga_memory_reg_7040_7103_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_6976_7039_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_3_5_n_0,
      O => \blue[3]_i_79_n_0\
    );
\blue[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_3_5_n_0,
      I1 => vga_memory_reg_5248_5311_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_5184_5247_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_3_5_n_0,
      O => \blue[3]_i_80_n_0\
    );
\blue[3]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_3_5_n_0,
      I1 => vga_memory_reg_5504_5567_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_5440_5503_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_3_5_n_0,
      O => \blue[3]_i_81_n_0\
    );
\blue[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_3_5_n_0,
      I1 => vga_memory_reg_5760_5823_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_5696_5759_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_3_5_n_0,
      O => \blue[3]_i_82_n_0\
    );
\blue[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_3_5_n_0,
      I1 => vga_memory_reg_6016_6079_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_5952_6015_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_3_5_n_0,
      O => \blue[3]_i_83_n_0\
    );
\blue[3]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_3_5_n_0,
      I1 => vga_memory_reg_4224_4287_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_4160_4223_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_3_5_n_0,
      O => \blue[3]_i_84_n_0\
    );
\blue[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_3_5_n_0,
      I1 => vga_memory_reg_4480_4543_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_4416_4479_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_3_5_n_0,
      O => \blue[3]_i_85_n_0\
    );
\blue[3]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_3_5_n_0,
      I1 => vga_memory_reg_4736_4799_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_4672_4735_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_3_5_n_0,
      O => \blue[3]_i_86_n_0\
    );
\blue[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_3_5_n_0,
      I1 => vga_memory_reg_4992_5055_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_4928_4991_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_3_5_n_0,
      O => \blue[3]_i_87_n_0\
    );
\blue[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_3_5_n_0,
      I1 => vga_memory_reg_11392_11455_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_11328_11391_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_3_5_n_0,
      O => \blue[3]_i_88_n_0\
    );
\blue[3]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_3_5_n_0,
      I1 => vga_memory_reg_11648_11711_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_11584_11647_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_3_5_n_0,
      O => \blue[3]_i_89_n_0\
    );
\blue[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_3_5_n_0,
      I1 => vga_memory_reg_11904_11967_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_11840_11903_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_3_5_n_0,
      O => \blue[3]_i_90_n_0\
    );
\blue[3]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_3_5_n_0,
      I1 => vga_memory_reg_12160_12223_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_12096_12159_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_3_5_n_0,
      O => \blue[3]_i_91_n_0\
    );
\blue[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_3_5_n_0,
      I1 => vga_memory_reg_10368_10431_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_10304_10367_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_3_5_n_0,
      O => \blue[3]_i_92_n_0\
    );
\blue[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_3_5_n_0,
      I1 => vga_memory_reg_10624_10687_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_10560_10623_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_3_5_n_0,
      O => \blue[3]_i_93_n_0\
    );
\blue[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_3_5_n_0,
      I1 => vga_memory_reg_10880_10943_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_10816_10879_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_3_5_n_0,
      O => \blue[3]_i_94_n_0\
    );
\blue[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_3_5_n_0,
      I1 => vga_memory_reg_11136_11199_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_11072_11135_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_3_5_n_0,
      O => \blue[3]_i_95_n_0\
    );
\blue[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_3_5_n_0,
      I1 => vga_memory_reg_9344_9407_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_9280_9343_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_3_5_n_0,
      O => \blue[3]_i_96_n_0\
    );
\blue[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_3_5_n_0,
      I1 => vga_memory_reg_9600_9663_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_9536_9599_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_3_5_n_0,
      O => \blue[3]_i_97_n_0\
    );
\blue[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_3_5_n_0,
      I1 => vga_memory_reg_9856_9919_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_9792_9855_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_3_5_n_0,
      O => \blue[3]_i_98_n_0\
    );
\blue[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_3_5_n_0,
      I1 => vga_memory_reg_10112_10175_3_5_n_0,
      I2 => \blue_reg[3]_i_49_0\,
      I3 => vga_memory_reg_10048_10111_3_5_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_3_5_n_0,
      O => \blue[3]_i_99_n_0\
    );
\blue_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \blue_reg[0]_i_1_n_0\,
      Q => blue(0),
      R => SR(0)
    );
\blue_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_2_n_0\,
      I1 => \blue_reg[0]_i_3_n_0\,
      O => \blue_reg[0]_i_1_n_0\,
      S => \blue_reg[0]_0\(3)
    );
\blue_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_28_n_0\,
      I1 => \blue_reg[0]_i_29_n_0\,
      O => \blue_reg[0]_i_10_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_30_n_0\,
      I1 => \blue_reg[0]_i_31_n_0\,
      O => \blue_reg[0]_i_11_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_32_n_0\,
      I1 => \blue_reg[0]_i_33_n_0\,
      O => \blue_reg[0]_i_12_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_34_n_0\,
      I1 => \blue_reg[0]_i_35_n_0\,
      O => \blue_reg[0]_i_13_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_36_n_0\,
      I1 => \blue_reg[0]_i_37_n_0\,
      O => \blue_reg[0]_i_14_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_38_n_0\,
      I1 => \blue_reg[0]_i_39_n_0\,
      O => \blue_reg[0]_i_15_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_40_n_0\,
      I1 => \blue_reg[0]_i_41_n_0\,
      O => \blue_reg[0]_i_16_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_42_n_0\,
      I1 => \blue_reg[0]_i_43_n_0\,
      O => \blue_reg[0]_i_17_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_44_n_0\,
      I1 => \blue_reg[0]_i_45_n_0\,
      O => \blue_reg[0]_i_18_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_46_n_0\,
      I1 => \blue_reg[0]_i_47_n_0\,
      O => \blue_reg[0]_i_19_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_4_n_0\,
      I1 => \blue[0]_i_5_n_0\,
      O => \blue_reg[0]_i_2_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\blue_reg[0]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_48_n_0\,
      I1 => \blue_reg[0]_i_49_n_0\,
      O => \blue_reg[0]_i_20_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_50_n_0\,
      I1 => \blue_reg[0]_i_51_n_0\,
      O => \blue_reg[0]_i_21_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_52_n_0\,
      I1 => \blue_reg[0]_i_53_n_0\,
      O => \blue_reg[0]_i_22_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_54_n_0\,
      I1 => \blue_reg[0]_i_55_n_0\,
      O => \blue_reg[0]_i_23_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_56_n_0\,
      I1 => \blue[0]_i_57_n_0\,
      O => \blue_reg[0]_i_24_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_58_n_0\,
      I1 => \blue[0]_i_59_n_0\,
      O => \blue_reg[0]_i_25_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_60_n_0\,
      I1 => \blue[0]_i_61_n_0\,
      O => \blue_reg[0]_i_26_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_62_n_0\,
      I1 => \blue[0]_i_63_n_0\,
      O => \blue_reg[0]_i_27_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_64_n_0\,
      I1 => \blue[0]_i_65_n_0\,
      O => \blue_reg[0]_i_28_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_66_n_0\,
      I1 => \blue[0]_i_67_n_0\,
      O => \blue_reg[0]_i_29_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_6_n_0\,
      I1 => \blue[0]_i_7_n_0\,
      O => \blue_reg[0]_i_3_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\blue_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_68_n_0\,
      I1 => \blue[0]_i_69_n_0\,
      O => \blue_reg[0]_i_30_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_70_n_0\,
      I1 => \blue[0]_i_71_n_0\,
      O => \blue_reg[0]_i_31_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_72_n_0\,
      I1 => \blue[0]_i_73_n_0\,
      O => \blue_reg[0]_i_32_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_74_n_0\,
      I1 => \blue[0]_i_75_n_0\,
      O => \blue_reg[0]_i_33_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_76_n_0\,
      I1 => \blue[0]_i_77_n_0\,
      O => \blue_reg[0]_i_34_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_78_n_0\,
      I1 => \blue[0]_i_79_n_0\,
      O => \blue_reg[0]_i_35_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_80_n_0\,
      I1 => \blue[0]_i_81_n_0\,
      O => \blue_reg[0]_i_36_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_82_n_0\,
      I1 => \blue[0]_i_83_n_0\,
      O => \blue_reg[0]_i_37_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_84_n_0\,
      I1 => \blue[0]_i_85_n_0\,
      O => \blue_reg[0]_i_38_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_86_n_0\,
      I1 => \blue[0]_i_87_n_0\,
      O => \blue_reg[0]_i_39_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_88_n_0\,
      I1 => \blue[0]_i_89_n_0\,
      O => \blue_reg[0]_i_40_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_90_n_0\,
      I1 => \blue[0]_i_91_n_0\,
      O => \blue_reg[0]_i_41_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_92_n_0\,
      I1 => \blue[0]_i_93_n_0\,
      O => \blue_reg[0]_i_42_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_94_n_0\,
      I1 => \blue[0]_i_95_n_0\,
      O => \blue_reg[0]_i_43_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_96_n_0\,
      I1 => \blue[0]_i_97_n_0\,
      O => \blue_reg[0]_i_44_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_98_n_0\,
      I1 => \blue[0]_i_99_n_0\,
      O => \blue_reg[0]_i_45_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_100_n_0\,
      I1 => \blue[0]_i_101_n_0\,
      O => \blue_reg[0]_i_46_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_102_n_0\,
      I1 => \blue[0]_i_103_n_0\,
      O => \blue_reg[0]_i_47_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_104_n_0\,
      I1 => \blue[0]_i_105_n_0\,
      O => \blue_reg[0]_i_48_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_106_n_0\,
      I1 => \blue[0]_i_107_n_0\,
      O => \blue_reg[0]_i_49_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_108_n_0\,
      I1 => \blue[0]_i_109_n_0\,
      O => \blue_reg[0]_i_50_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_110_n_0\,
      I1 => \blue[0]_i_111_n_0\,
      O => \blue_reg[0]_i_51_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_112_n_0\,
      I1 => \blue[0]_i_113_n_0\,
      O => \blue_reg[0]_i_52_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_114_n_0\,
      I1 => \blue[0]_i_115_n_0\,
      O => \blue_reg[0]_i_53_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_116_n_0\,
      I1 => \blue[0]_i_117_n_0\,
      O => \blue_reg[0]_i_54_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[0]_i_118_n_0\,
      I1 => \blue[0]_i_119_n_0\,
      O => \blue_reg[0]_i_55_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_24_n_0\,
      I1 => \blue_reg[0]_i_25_n_0\,
      O => \blue_reg[0]_i_8_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[0]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[0]_i_26_n_0\,
      I1 => \blue_reg[0]_i_27_n_0\,
      O => \blue_reg[0]_i_9_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \blue_reg[1]_i_1_n_0\,
      Q => blue(1),
      R => SR(0)
    );
\blue_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_2_n_0\,
      I1 => \blue_reg[1]_i_3_n_0\,
      O => \blue_reg[1]_i_1_n_0\,
      S => \blue_reg[0]_0\(3)
    );
\blue_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_28_n_0\,
      I1 => \blue_reg[1]_i_29_n_0\,
      O => \blue_reg[1]_i_10_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_30_n_0\,
      I1 => \blue_reg[1]_i_31_n_0\,
      O => \blue_reg[1]_i_11_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_32_n_0\,
      I1 => \blue_reg[1]_i_33_n_0\,
      O => \blue_reg[1]_i_12_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_34_n_0\,
      I1 => \blue_reg[1]_i_35_n_0\,
      O => \blue_reg[1]_i_13_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_36_n_0\,
      I1 => \blue_reg[1]_i_37_n_0\,
      O => \blue_reg[1]_i_14_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_38_n_0\,
      I1 => \blue_reg[1]_i_39_n_0\,
      O => \blue_reg[1]_i_15_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_40_n_0\,
      I1 => \blue_reg[1]_i_41_n_0\,
      O => \blue_reg[1]_i_16_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_42_n_0\,
      I1 => \blue_reg[1]_i_43_n_0\,
      O => \blue_reg[1]_i_17_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_44_n_0\,
      I1 => \blue_reg[1]_i_45_n_0\,
      O => \blue_reg[1]_i_18_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_46_n_0\,
      I1 => \blue_reg[1]_i_47_n_0\,
      O => \blue_reg[1]_i_19_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_4_n_0\,
      I1 => \blue[1]_i_5_n_0\,
      O => \blue_reg[1]_i_2_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\blue_reg[1]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_48_n_0\,
      I1 => \blue_reg[1]_i_49_n_0\,
      O => \blue_reg[1]_i_20_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_50_n_0\,
      I1 => \blue_reg[1]_i_51_n_0\,
      O => \blue_reg[1]_i_21_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_52_n_0\,
      I1 => \blue_reg[1]_i_53_n_0\,
      O => \blue_reg[1]_i_22_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_54_n_0\,
      I1 => \blue_reg[1]_i_55_n_0\,
      O => \blue_reg[1]_i_23_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_56_n_0\,
      I1 => \blue[1]_i_57_n_0\,
      O => \blue_reg[1]_i_24_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_58_n_0\,
      I1 => \blue[1]_i_59_n_0\,
      O => \blue_reg[1]_i_25_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_60_n_0\,
      I1 => \blue[1]_i_61_n_0\,
      O => \blue_reg[1]_i_26_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_62_n_0\,
      I1 => \blue[1]_i_63_n_0\,
      O => \blue_reg[1]_i_27_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_64_n_0\,
      I1 => \blue[1]_i_65_n_0\,
      O => \blue_reg[1]_i_28_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_66_n_0\,
      I1 => \blue[1]_i_67_n_0\,
      O => \blue_reg[1]_i_29_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_6_n_0\,
      I1 => \blue[1]_i_7_n_0\,
      O => \blue_reg[1]_i_3_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\blue_reg[1]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_68_n_0\,
      I1 => \blue[1]_i_69_n_0\,
      O => \blue_reg[1]_i_30_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_70_n_0\,
      I1 => \blue[1]_i_71_n_0\,
      O => \blue_reg[1]_i_31_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_72_n_0\,
      I1 => \blue[1]_i_73_n_0\,
      O => \blue_reg[1]_i_32_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_74_n_0\,
      I1 => \blue[1]_i_75_n_0\,
      O => \blue_reg[1]_i_33_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_76_n_0\,
      I1 => \blue[1]_i_77_n_0\,
      O => \blue_reg[1]_i_34_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_78_n_0\,
      I1 => \blue[1]_i_79_n_0\,
      O => \blue_reg[1]_i_35_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_80_n_0\,
      I1 => \blue[1]_i_81_n_0\,
      O => \blue_reg[1]_i_36_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_82_n_0\,
      I1 => \blue[1]_i_83_n_0\,
      O => \blue_reg[1]_i_37_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_84_n_0\,
      I1 => \blue[1]_i_85_n_0\,
      O => \blue_reg[1]_i_38_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_86_n_0\,
      I1 => \blue[1]_i_87_n_0\,
      O => \blue_reg[1]_i_39_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_88_n_0\,
      I1 => \blue[1]_i_89_n_0\,
      O => \blue_reg[1]_i_40_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_90_n_0\,
      I1 => \blue[1]_i_91_n_0\,
      O => \blue_reg[1]_i_41_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_92_n_0\,
      I1 => \blue[1]_i_93_n_0\,
      O => \blue_reg[1]_i_42_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_94_n_0\,
      I1 => \blue[1]_i_95_n_0\,
      O => \blue_reg[1]_i_43_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_96_n_0\,
      I1 => \blue[1]_i_97_n_0\,
      O => \blue_reg[1]_i_44_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_98_n_0\,
      I1 => \blue[1]_i_99_n_0\,
      O => \blue_reg[1]_i_45_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_100_n_0\,
      I1 => \blue[1]_i_101_n_0\,
      O => \blue_reg[1]_i_46_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_102_n_0\,
      I1 => \blue[1]_i_103_n_0\,
      O => \blue_reg[1]_i_47_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_104_n_0\,
      I1 => \blue[1]_i_105_n_0\,
      O => \blue_reg[1]_i_48_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_106_n_0\,
      I1 => \blue[1]_i_107_n_0\,
      O => \blue_reg[1]_i_49_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_108_n_0\,
      I1 => \blue[1]_i_109_n_0\,
      O => \blue_reg[1]_i_50_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_110_n_0\,
      I1 => \blue[1]_i_111_n_0\,
      O => \blue_reg[1]_i_51_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_112_n_0\,
      I1 => \blue[1]_i_113_n_0\,
      O => \blue_reg[1]_i_52_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_114_n_0\,
      I1 => \blue[1]_i_115_n_0\,
      O => \blue_reg[1]_i_53_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_116_n_0\,
      I1 => \blue[1]_i_117_n_0\,
      O => \blue_reg[1]_i_54_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[1]_i_118_n_0\,
      I1 => \blue[1]_i_119_n_0\,
      O => \blue_reg[1]_i_55_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_24_n_0\,
      I1 => \blue_reg[1]_i_25_n_0\,
      O => \blue_reg[1]_i_8_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[1]_i_26_n_0\,
      I1 => \blue_reg[1]_i_27_n_0\,
      O => \blue_reg[1]_i_9_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \blue_reg[2]_i_1_n_0\,
      Q => blue(2),
      R => SR(0)
    );
\blue_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_2_n_0\,
      I1 => \blue_reg[2]_i_3_n_0\,
      O => \blue_reg[2]_i_1_n_0\,
      S => \blue_reg[0]_0\(3)
    );
\blue_reg[2]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_28_n_0\,
      I1 => \blue_reg[2]_i_29_n_0\,
      O => \blue_reg[2]_i_10_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_30_n_0\,
      I1 => \blue_reg[2]_i_31_n_0\,
      O => \blue_reg[2]_i_11_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_32_n_0\,
      I1 => \blue_reg[2]_i_33_n_0\,
      O => \blue_reg[2]_i_12_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_34_n_0\,
      I1 => \blue_reg[2]_i_35_n_0\,
      O => \blue_reg[2]_i_13_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_36_n_0\,
      I1 => \blue_reg[2]_i_37_n_0\,
      O => \blue_reg[2]_i_14_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_38_n_0\,
      I1 => \blue_reg[2]_i_39_n_0\,
      O => \blue_reg[2]_i_15_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_40_n_0\,
      I1 => \blue_reg[2]_i_41_n_0\,
      O => \blue_reg[2]_i_16_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_42_n_0\,
      I1 => \blue_reg[2]_i_43_n_0\,
      O => \blue_reg[2]_i_17_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_44_n_0\,
      I1 => \blue_reg[2]_i_45_n_0\,
      O => \blue_reg[2]_i_18_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_46_n_0\,
      I1 => \blue_reg[2]_i_47_n_0\,
      O => \blue_reg[2]_i_19_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_4_n_0\,
      I1 => \blue[2]_i_5_n_0\,
      O => \blue_reg[2]_i_2_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\blue_reg[2]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_48_n_0\,
      I1 => \blue_reg[2]_i_49_n_0\,
      O => \blue_reg[2]_i_20_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_50_n_0\,
      I1 => \blue_reg[2]_i_51_n_0\,
      O => \blue_reg[2]_i_21_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_52_n_0\,
      I1 => \blue_reg[2]_i_53_n_0\,
      O => \blue_reg[2]_i_22_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_54_n_0\,
      I1 => \blue_reg[2]_i_55_n_0\,
      O => \blue_reg[2]_i_23_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_56_n_0\,
      I1 => \blue[2]_i_57_n_0\,
      O => \blue_reg[2]_i_24_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_58_n_0\,
      I1 => \blue[2]_i_59_n_0\,
      O => \blue_reg[2]_i_25_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_60_n_0\,
      I1 => \blue[2]_i_61_n_0\,
      O => \blue_reg[2]_i_26_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_62_n_0\,
      I1 => \blue[2]_i_63_n_0\,
      O => \blue_reg[2]_i_27_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_64_n_0\,
      I1 => \blue[2]_i_65_n_0\,
      O => \blue_reg[2]_i_28_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_66_n_0\,
      I1 => \blue[2]_i_67_n_0\,
      O => \blue_reg[2]_i_29_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_6_n_0\,
      I1 => \blue[2]_i_7_n_0\,
      O => \blue_reg[2]_i_3_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\blue_reg[2]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_68_n_0\,
      I1 => \blue[2]_i_69_n_0\,
      O => \blue_reg[2]_i_30_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_70_n_0\,
      I1 => \blue[2]_i_71_n_0\,
      O => \blue_reg[2]_i_31_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_72_n_0\,
      I1 => \blue[2]_i_73_n_0\,
      O => \blue_reg[2]_i_32_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_74_n_0\,
      I1 => \blue[2]_i_75_n_0\,
      O => \blue_reg[2]_i_33_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_76_n_0\,
      I1 => \blue[2]_i_77_n_0\,
      O => \blue_reg[2]_i_34_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_78_n_0\,
      I1 => \blue[2]_i_79_n_0\,
      O => \blue_reg[2]_i_35_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_80_n_0\,
      I1 => \blue[2]_i_81_n_0\,
      O => \blue_reg[2]_i_36_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_82_n_0\,
      I1 => \blue[2]_i_83_n_0\,
      O => \blue_reg[2]_i_37_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_84_n_0\,
      I1 => \blue[2]_i_85_n_0\,
      O => \blue_reg[2]_i_38_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_86_n_0\,
      I1 => \blue[2]_i_87_n_0\,
      O => \blue_reg[2]_i_39_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_88_n_0\,
      I1 => \blue[2]_i_89_n_0\,
      O => \blue_reg[2]_i_40_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_90_n_0\,
      I1 => \blue[2]_i_91_n_0\,
      O => \blue_reg[2]_i_41_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_92_n_0\,
      I1 => \blue[2]_i_93_n_0\,
      O => \blue_reg[2]_i_42_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_94_n_0\,
      I1 => \blue[2]_i_95_n_0\,
      O => \blue_reg[2]_i_43_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_96_n_0\,
      I1 => \blue[2]_i_97_n_0\,
      O => \blue_reg[2]_i_44_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_98_n_0\,
      I1 => \blue[2]_i_99_n_0\,
      O => \blue_reg[2]_i_45_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_100_n_0\,
      I1 => \blue[2]_i_101_n_0\,
      O => \blue_reg[2]_i_46_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_102_n_0\,
      I1 => \blue[2]_i_103_n_0\,
      O => \blue_reg[2]_i_47_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_104_n_0\,
      I1 => \blue[2]_i_105_n_0\,
      O => \blue_reg[2]_i_48_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_106_n_0\,
      I1 => \blue[2]_i_107_n_0\,
      O => \blue_reg[2]_i_49_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_108_n_0\,
      I1 => \blue[2]_i_109_n_0\,
      O => \blue_reg[2]_i_50_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_110_n_0\,
      I1 => \blue[2]_i_111_n_0\,
      O => \blue_reg[2]_i_51_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_112_n_0\,
      I1 => \blue[2]_i_113_n_0\,
      O => \blue_reg[2]_i_52_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_114_n_0\,
      I1 => \blue[2]_i_115_n_0\,
      O => \blue_reg[2]_i_53_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_116_n_0\,
      I1 => \blue[2]_i_117_n_0\,
      O => \blue_reg[2]_i_54_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[2]_i_118_n_0\,
      I1 => \blue[2]_i_119_n_0\,
      O => \blue_reg[2]_i_55_n_0\,
      S => \blue_reg[2]_i_20_0\
    );
\blue_reg[2]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_24_n_0\,
      I1 => \blue_reg[2]_i_25_n_0\,
      O => \blue_reg[2]_i_8_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[2]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[2]_i_26_n_0\,
      I1 => \blue_reg[2]_i_27_n_0\,
      O => \blue_reg[2]_i_9_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \blue_reg[3]_i_1_n_0\,
      Q => blue(3),
      R => SR(0)
    );
\blue_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_2_n_0\,
      I1 => \blue_reg[3]_i_3_n_0\,
      O => \blue_reg[3]_i_1_n_0\,
      S => \blue_reg[0]_0\(3)
    );
\blue_reg[3]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_28_n_0\,
      I1 => \blue_reg[3]_i_29_n_0\,
      O => \blue_reg[3]_i_10_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_30_n_0\,
      I1 => \blue_reg[3]_i_31_n_0\,
      O => \blue_reg[3]_i_11_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_32_n_0\,
      I1 => \blue_reg[3]_i_33_n_0\,
      O => \blue_reg[3]_i_12_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_34_n_0\,
      I1 => \blue_reg[3]_i_35_n_0\,
      O => \blue_reg[3]_i_13_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_36_n_0\,
      I1 => \blue_reg[3]_i_37_n_0\,
      O => \blue_reg[3]_i_14_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_38_n_0\,
      I1 => \blue_reg[3]_i_39_n_0\,
      O => \blue_reg[3]_i_15_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_40_n_0\,
      I1 => \blue_reg[3]_i_41_n_0\,
      O => \blue_reg[3]_i_16_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_42_n_0\,
      I1 => \blue_reg[3]_i_43_n_0\,
      O => \blue_reg[3]_i_17_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_44_n_0\,
      I1 => \blue_reg[3]_i_45_n_0\,
      O => \blue_reg[3]_i_18_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_46_n_0\,
      I1 => \blue_reg[3]_i_47_n_0\,
      O => \blue_reg[3]_i_19_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_4_n_0\,
      I1 => \blue[3]_i_5_n_0\,
      O => \blue_reg[3]_i_2_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\blue_reg[3]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_48_n_0\,
      I1 => \blue_reg[3]_i_49_n_0\,
      O => \blue_reg[3]_i_20_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_50_n_0\,
      I1 => \blue_reg[3]_i_51_n_0\,
      O => \blue_reg[3]_i_21_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_52_n_0\,
      I1 => \blue_reg[3]_i_53_n_0\,
      O => \blue_reg[3]_i_22_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_54_n_0\,
      I1 => \blue_reg[3]_i_55_n_0\,
      O => \blue_reg[3]_i_23_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_56_n_0\,
      I1 => \blue[3]_i_57_n_0\,
      O => \blue_reg[3]_i_24_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_58_n_0\,
      I1 => \blue[3]_i_59_n_0\,
      O => \blue_reg[3]_i_25_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_60_n_0\,
      I1 => \blue[3]_i_61_n_0\,
      O => \blue_reg[3]_i_26_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_62_n_0\,
      I1 => \blue[3]_i_63_n_0\,
      O => \blue_reg[3]_i_27_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_64_n_0\,
      I1 => \blue[3]_i_65_n_0\,
      O => \blue_reg[3]_i_28_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_66_n_0\,
      I1 => \blue[3]_i_67_n_0\,
      O => \blue_reg[3]_i_29_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_6_n_0\,
      I1 => \blue[3]_i_7_n_0\,
      O => \blue_reg[3]_i_3_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\blue_reg[3]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_68_n_0\,
      I1 => \blue[3]_i_69_n_0\,
      O => \blue_reg[3]_i_30_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_70_n_0\,
      I1 => \blue[3]_i_71_n_0\,
      O => \blue_reg[3]_i_31_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_72_n_0\,
      I1 => \blue[3]_i_73_n_0\,
      O => \blue_reg[3]_i_32_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_74_n_0\,
      I1 => \blue[3]_i_75_n_0\,
      O => \blue_reg[3]_i_33_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_76_n_0\,
      I1 => \blue[3]_i_77_n_0\,
      O => \blue_reg[3]_i_34_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_78_n_0\,
      I1 => \blue[3]_i_79_n_0\,
      O => \blue_reg[3]_i_35_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_80_n_0\,
      I1 => \blue[3]_i_81_n_0\,
      O => \blue_reg[3]_i_36_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_82_n_0\,
      I1 => \blue[3]_i_83_n_0\,
      O => \blue_reg[3]_i_37_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_84_n_0\,
      I1 => \blue[3]_i_85_n_0\,
      O => \blue_reg[3]_i_38_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_86_n_0\,
      I1 => \blue[3]_i_87_n_0\,
      O => \blue_reg[3]_i_39_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_88_n_0\,
      I1 => \blue[3]_i_89_n_0\,
      O => \blue_reg[3]_i_40_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_90_n_0\,
      I1 => \blue[3]_i_91_n_0\,
      O => \blue_reg[3]_i_41_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_92_n_0\,
      I1 => \blue[3]_i_93_n_0\,
      O => \blue_reg[3]_i_42_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_94_n_0\,
      I1 => \blue[3]_i_95_n_0\,
      O => \blue_reg[3]_i_43_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_96_n_0\,
      I1 => \blue[3]_i_97_n_0\,
      O => \blue_reg[3]_i_44_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_98_n_0\,
      I1 => \blue[3]_i_99_n_0\,
      O => \blue_reg[3]_i_45_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_100_n_0\,
      I1 => \blue[3]_i_101_n_0\,
      O => \blue_reg[3]_i_46_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_102_n_0\,
      I1 => \blue[3]_i_103_n_0\,
      O => \blue_reg[3]_i_47_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_104_n_0\,
      I1 => \blue[3]_i_105_n_0\,
      O => \blue_reg[3]_i_48_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_106_n_0\,
      I1 => \blue[3]_i_107_n_0\,
      O => \blue_reg[3]_i_49_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_108_n_0\,
      I1 => \blue[3]_i_109_n_0\,
      O => \blue_reg[3]_i_50_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_110_n_0\,
      I1 => \blue[3]_i_111_n_0\,
      O => \blue_reg[3]_i_51_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_112_n_0\,
      I1 => \blue[3]_i_113_n_0\,
      O => \blue_reg[3]_i_52_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_114_n_0\,
      I1 => \blue[3]_i_115_n_0\,
      O => \blue_reg[3]_i_53_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_116_n_0\,
      I1 => \blue[3]_i_117_n_0\,
      O => \blue_reg[3]_i_54_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \blue[3]_i_118_n_0\,
      I1 => \blue[3]_i_119_n_0\,
      O => \blue_reg[3]_i_55_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\blue_reg[3]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_24_n_0\,
      I1 => \blue_reg[3]_i_25_n_0\,
      O => \blue_reg[3]_i_8_n_0\,
      S => \green[2]_i_4_0\
    );
\blue_reg[3]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \blue_reg[3]_i_26_n_0\,
      I1 => \blue_reg[3]_i_27_n_0\,
      O => \blue_reg[3]_i_9_n_0\,
      S => \green[2]_i_4_0\
    );
\green[0]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_3_5_n_1,
      I1 => vga_memory_reg_8320_8383_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8256_8319_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_3_5_n_1,
      O => \green[0]_i_100_n_0\
    );
\green[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_3_5_n_1,
      I1 => vga_memory_reg_8576_8639_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8512_8575_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_3_5_n_1,
      O => \green[0]_i_101_n_0\
    );
\green[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_3_5_n_1,
      I1 => vga_memory_reg_8832_8895_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8768_8831_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_3_5_n_1,
      O => \green[0]_i_102_n_0\
    );
\green[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_3_5_n_1,
      I1 => vga_memory_reg_9088_9151_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9024_9087_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_3_5_n_1,
      O => \green[0]_i_103_n_0\
    );
\green[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_3_5_n_1,
      I1 => vga_memory_reg_15488_15551_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15424_15487_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_3_5_n_1,
      O => \green[0]_i_104_n_0\
    );
\green[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_3_5_n_1,
      I1 => vga_memory_reg_15744_15807_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15680_15743_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_3_5_n_1,
      O => \green[0]_i_105_n_0\
    );
\green[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_3_5_n_1,
      I1 => vga_memory_reg_16000_16063_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15936_15999_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_3_5_n_1,
      O => \green[0]_i_106_n_0\
    );
\green[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_3_5_n_1,
      I1 => vga_memory_reg_16256_16319_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_16192_16255_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_3_5_n_1,
      O => \green[0]_i_107_n_0\
    );
\green[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_3_5_n_1,
      I1 => vga_memory_reg_14464_14527_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14400_14463_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_3_5_n_1,
      O => \green[0]_i_108_n_0\
    );
\green[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_3_5_n_1,
      I1 => vga_memory_reg_14720_14783_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14656_14719_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_3_5_n_1,
      O => \green[0]_i_109_n_0\
    );
\green[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_3_5_n_1,
      I1 => vga_memory_reg_14976_15039_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14912_14975_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_3_5_n_1,
      O => \green[0]_i_110_n_0\
    );
\green[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_3_5_n_1,
      I1 => vga_memory_reg_15232_15295_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15168_15231_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_3_5_n_1,
      O => \green[0]_i_111_n_0\
    );
\green[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_3_5_n_1,
      I1 => vga_memory_reg_13440_13503_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13376_13439_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_3_5_n_1,
      O => \green[0]_i_112_n_0\
    );
\green[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_3_5_n_1,
      I1 => vga_memory_reg_13696_13759_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13632_13695_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_3_5_n_1,
      O => \green[0]_i_113_n_0\
    );
\green[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_3_5_n_1,
      I1 => vga_memory_reg_13952_14015_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13888_13951_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_3_5_n_1,
      O => \green[0]_i_114_n_0\
    );
\green[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_3_5_n_1,
      I1 => vga_memory_reg_14208_14271_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14144_14207_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_3_5_n_1,
      O => \green[0]_i_115_n_0\
    );
\green[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_3_5_n_1,
      I1 => vga_memory_reg_12416_12479_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12352_12415_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_3_5_n_1,
      O => \green[0]_i_116_n_0\
    );
\green[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_3_5_n_1,
      I1 => vga_memory_reg_12672_12735_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12608_12671_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_3_5_n_1,
      O => \green[0]_i_117_n_0\
    );
\green[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_3_5_n_1,
      I1 => vga_memory_reg_12928_12991_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12864_12927_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_3_5_n_1,
      O => \green[0]_i_118_n_0\
    );
\green[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_3_5_n_1,
      I1 => vga_memory_reg_13184_13247_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13120_13183_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_3_5_n_1,
      O => \green[0]_i_119_n_0\
    );
\green[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[0]_i_8_n_0\,
      I1 => \green_reg[0]_i_9_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[0]_i_10_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[0]_i_11_n_0\,
      O => \green[0]_i_4_n_0\
    );
\green[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[0]_i_12_n_0\,
      I1 => \green_reg[0]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[0]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[0]_i_15_n_0\,
      O => \green[0]_i_5_n_0\
    );
\green[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_3_5_n_1,
      I1 => vga_memory_reg_3200_3263_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3136_3199_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_3_5_n_1,
      O => \green[0]_i_56_n_0\
    );
\green[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_3_5_n_1,
      I1 => vga_memory_reg_3456_3519_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3392_3455_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_3_5_n_1,
      O => \green[0]_i_57_n_0\
    );
\green[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_3_5_n_1,
      I1 => vga_memory_reg_3712_3775_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3648_3711_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_3_5_n_1,
      O => \green[0]_i_58_n_0\
    );
\green[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_3_5_n_1,
      I1 => vga_memory_reg_3968_4031_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3904_3967_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_3_5_n_1,
      O => \green[0]_i_59_n_0\
    );
\green[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[0]_i_16_n_0\,
      I1 => \green_reg[0]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[0]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[0]_i_19_n_0\,
      O => \green[0]_i_6_n_0\
    );
\green[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_3_5_n_1,
      I1 => vga_memory_reg_2176_2239_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2112_2175_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_3_5_n_1,
      O => \green[0]_i_60_n_0\
    );
\green[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_3_5_n_1,
      I1 => vga_memory_reg_2432_2495_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2368_2431_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_3_5_n_1,
      O => \green[0]_i_61_n_0\
    );
\green[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_3_5_n_1,
      I1 => vga_memory_reg_2688_2751_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2624_2687_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_3_5_n_1,
      O => \green[0]_i_62_n_0\
    );
\green[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_3_5_n_1,
      I1 => vga_memory_reg_2944_3007_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2880_2943_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_3_5_n_1,
      O => \green[0]_i_63_n_0\
    );
\green[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_3_5_n_1,
      I1 => vga_memory_reg_1152_1215_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1088_1151_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_3_5_n_1,
      O => \green[0]_i_64_n_0\
    );
\green[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_3_5_n_1,
      I1 => vga_memory_reg_1408_1471_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1344_1407_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_3_5_n_1,
      O => \green[0]_i_65_n_0\
    );
\green[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_3_5_n_1,
      I1 => vga_memory_reg_1664_1727_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1600_1663_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_3_5_n_1,
      O => \green[0]_i_66_n_0\
    );
\green[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_3_5_n_1,
      I1 => vga_memory_reg_1920_1983_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1856_1919_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_3_5_n_1,
      O => \green[0]_i_67_n_0\
    );
\green[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_3_5_n_1,
      I1 => vga_memory_reg_128_191_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_64_127_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_3_5_n_1,
      O => \green[0]_i_68_n_0\
    );
\green[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_3_5_n_1,
      I1 => vga_memory_reg_384_447_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_320_383_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_3_5_n_1,
      O => \green[0]_i_69_n_0\
    );
\green[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[0]_i_20_n_0\,
      I1 => \green_reg[0]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[0]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[0]_i_23_n_0\,
      O => \green[0]_i_7_n_0\
    );
\green[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_3_5_n_1,
      I1 => vga_memory_reg_640_703_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_576_639_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_3_5_n_1,
      O => \green[0]_i_70_n_0\
    );
\green[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_3_5_n_1,
      I1 => vga_memory_reg_896_959_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_832_895_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_3_5_n_1,
      O => \green[0]_i_71_n_0\
    );
\green[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_3_5_n_1,
      I1 => vga_memory_reg_7296_7359_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_7232_7295_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_3_5_n_1,
      O => \green[0]_i_72_n_0\
    );
\green[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_3_5_n_1,
      I1 => vga_memory_reg_7552_7615_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_7488_7551_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_3_5_n_1,
      O => \green[0]_i_73_n_0\
    );
\green[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_3_5_n_1,
      I1 => vga_memory_reg_7808_7871_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_7744_7807_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_3_5_n_1,
      O => \green[0]_i_74_n_0\
    );
\green[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_3_5_n_1,
      I1 => vga_memory_reg_8064_8127_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8000_8063_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_3_5_n_1,
      O => \green[0]_i_75_n_0\
    );
\green[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_3_5_n_1,
      I1 => vga_memory_reg_6272_6335_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6208_6271_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_3_5_n_1,
      O => \green[0]_i_76_n_0\
    );
\green[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_3_5_n_1,
      I1 => vga_memory_reg_6528_6591_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6464_6527_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_3_5_n_1,
      O => \green[0]_i_77_n_0\
    );
\green[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_3_5_n_1,
      I1 => vga_memory_reg_6784_6847_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6720_6783_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_3_5_n_1,
      O => \green[0]_i_78_n_0\
    );
\green[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_3_5_n_1,
      I1 => vga_memory_reg_7040_7103_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6976_7039_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_3_5_n_1,
      O => \green[0]_i_79_n_0\
    );
\green[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_3_5_n_1,
      I1 => vga_memory_reg_5248_5311_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5184_5247_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_3_5_n_1,
      O => \green[0]_i_80_n_0\
    );
\green[0]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_3_5_n_1,
      I1 => vga_memory_reg_5504_5567_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5440_5503_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_3_5_n_1,
      O => \green[0]_i_81_n_0\
    );
\green[0]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_3_5_n_1,
      I1 => vga_memory_reg_5760_5823_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5696_5759_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_3_5_n_1,
      O => \green[0]_i_82_n_0\
    );
\green[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_3_5_n_1,
      I1 => vga_memory_reg_6016_6079_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5952_6015_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_3_5_n_1,
      O => \green[0]_i_83_n_0\
    );
\green[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_3_5_n_1,
      I1 => vga_memory_reg_4224_4287_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4160_4223_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_3_5_n_1,
      O => \green[0]_i_84_n_0\
    );
\green[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_3_5_n_1,
      I1 => vga_memory_reg_4480_4543_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4416_4479_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_3_5_n_1,
      O => \green[0]_i_85_n_0\
    );
\green[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_3_5_n_1,
      I1 => vga_memory_reg_4736_4799_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4672_4735_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_3_5_n_1,
      O => \green[0]_i_86_n_0\
    );
\green[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_3_5_n_1,
      I1 => vga_memory_reg_4992_5055_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4928_4991_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_3_5_n_1,
      O => \green[0]_i_87_n_0\
    );
\green[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_3_5_n_1,
      I1 => vga_memory_reg_11392_11455_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11328_11391_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_3_5_n_1,
      O => \green[0]_i_88_n_0\
    );
\green[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_3_5_n_1,
      I1 => vga_memory_reg_11648_11711_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11584_11647_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_3_5_n_1,
      O => \green[0]_i_89_n_0\
    );
\green[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_3_5_n_1,
      I1 => vga_memory_reg_11904_11967_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11840_11903_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_3_5_n_1,
      O => \green[0]_i_90_n_0\
    );
\green[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_3_5_n_1,
      I1 => vga_memory_reg_12160_12223_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12096_12159_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_3_5_n_1,
      O => \green[0]_i_91_n_0\
    );
\green[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_3_5_n_1,
      I1 => vga_memory_reg_10368_10431_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10304_10367_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_3_5_n_1,
      O => \green[0]_i_92_n_0\
    );
\green[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_3_5_n_1,
      I1 => vga_memory_reg_10624_10687_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10560_10623_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_3_5_n_1,
      O => \green[0]_i_93_n_0\
    );
\green[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_3_5_n_1,
      I1 => vga_memory_reg_10880_10943_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10816_10879_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_3_5_n_1,
      O => \green[0]_i_94_n_0\
    );
\green[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_3_5_n_1,
      I1 => vga_memory_reg_11136_11199_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11072_11135_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_3_5_n_1,
      O => \green[0]_i_95_n_0\
    );
\green[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_3_5_n_1,
      I1 => vga_memory_reg_9344_9407_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9280_9343_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_3_5_n_1,
      O => \green[0]_i_96_n_0\
    );
\green[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_3_5_n_1,
      I1 => vga_memory_reg_9600_9663_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9536_9599_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_3_5_n_1,
      O => \green[0]_i_97_n_0\
    );
\green[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_3_5_n_1,
      I1 => vga_memory_reg_9856_9919_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9792_9855_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_3_5_n_1,
      O => \green[0]_i_98_n_0\
    );
\green[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_3_5_n_1,
      I1 => vga_memory_reg_10112_10175_3_5_n_1,
      I2 => \green_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10048_10111_3_5_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_3_5_n_1,
      O => \green[0]_i_99_n_0\
    );
\green[1]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_3_5_n_2,
      I1 => vga_memory_reg_8320_8383_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8256_8319_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_3_5_n_2,
      O => \green[1]_i_100_n_0\
    );
\green[1]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_3_5_n_2,
      I1 => vga_memory_reg_8576_8639_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8512_8575_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_3_5_n_2,
      O => \green[1]_i_101_n_0\
    );
\green[1]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_3_5_n_2,
      I1 => vga_memory_reg_8832_8895_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8768_8831_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_3_5_n_2,
      O => \green[1]_i_102_n_0\
    );
\green[1]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_3_5_n_2,
      I1 => vga_memory_reg_9088_9151_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9024_9087_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_3_5_n_2,
      O => \green[1]_i_103_n_0\
    );
\green[1]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_3_5_n_2,
      I1 => vga_memory_reg_15488_15551_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15424_15487_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_3_5_n_2,
      O => \green[1]_i_104_n_0\
    );
\green[1]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_3_5_n_2,
      I1 => vga_memory_reg_15744_15807_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15680_15743_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_3_5_n_2,
      O => \green[1]_i_105_n_0\
    );
\green[1]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_3_5_n_2,
      I1 => vga_memory_reg_16000_16063_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15936_15999_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_3_5_n_2,
      O => \green[1]_i_106_n_0\
    );
\green[1]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_3_5_n_2,
      I1 => vga_memory_reg_16256_16319_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_16192_16255_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_3_5_n_2,
      O => \green[1]_i_107_n_0\
    );
\green[1]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_3_5_n_2,
      I1 => vga_memory_reg_14464_14527_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14400_14463_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_3_5_n_2,
      O => \green[1]_i_108_n_0\
    );
\green[1]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_3_5_n_2,
      I1 => vga_memory_reg_14720_14783_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14656_14719_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_3_5_n_2,
      O => \green[1]_i_109_n_0\
    );
\green[1]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_3_5_n_2,
      I1 => vga_memory_reg_14976_15039_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14912_14975_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_3_5_n_2,
      O => \green[1]_i_110_n_0\
    );
\green[1]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_3_5_n_2,
      I1 => vga_memory_reg_15232_15295_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15168_15231_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_3_5_n_2,
      O => \green[1]_i_111_n_0\
    );
\green[1]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_3_5_n_2,
      I1 => vga_memory_reg_13440_13503_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13376_13439_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_3_5_n_2,
      O => \green[1]_i_112_n_0\
    );
\green[1]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_3_5_n_2,
      I1 => vga_memory_reg_13696_13759_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13632_13695_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_3_5_n_2,
      O => \green[1]_i_113_n_0\
    );
\green[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_3_5_n_2,
      I1 => vga_memory_reg_13952_14015_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13888_13951_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_3_5_n_2,
      O => \green[1]_i_114_n_0\
    );
\green[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_3_5_n_2,
      I1 => vga_memory_reg_14208_14271_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14144_14207_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_3_5_n_2,
      O => \green[1]_i_115_n_0\
    );
\green[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_3_5_n_2,
      I1 => vga_memory_reg_12416_12479_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12352_12415_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_3_5_n_2,
      O => \green[1]_i_116_n_0\
    );
\green[1]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_3_5_n_2,
      I1 => vga_memory_reg_12672_12735_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12608_12671_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_3_5_n_2,
      O => \green[1]_i_117_n_0\
    );
\green[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_3_5_n_2,
      I1 => vga_memory_reg_12928_12991_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12864_12927_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_3_5_n_2,
      O => \green[1]_i_118_n_0\
    );
\green[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_3_5_n_2,
      I1 => vga_memory_reg_13184_13247_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13120_13183_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_3_5_n_2,
      O => \green[1]_i_119_n_0\
    );
\green[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[1]_i_8_n_0\,
      I1 => \green_reg[1]_i_9_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[1]_i_10_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[1]_i_11_n_0\,
      O => \green[1]_i_4_n_0\
    );
\green[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[1]_i_12_n_0\,
      I1 => \green_reg[1]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[1]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[1]_i_15_n_0\,
      O => \green[1]_i_5_n_0\
    );
\green[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_3_5_n_2,
      I1 => vga_memory_reg_3200_3263_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3136_3199_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_3_5_n_2,
      O => \green[1]_i_56_n_0\
    );
\green[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_3_5_n_2,
      I1 => vga_memory_reg_3456_3519_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3392_3455_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_3_5_n_2,
      O => \green[1]_i_57_n_0\
    );
\green[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_3_5_n_2,
      I1 => vga_memory_reg_3712_3775_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3648_3711_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_3_5_n_2,
      O => \green[1]_i_58_n_0\
    );
\green[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_3_5_n_2,
      I1 => vga_memory_reg_3968_4031_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3904_3967_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_3_5_n_2,
      O => \green[1]_i_59_n_0\
    );
\green[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[1]_i_16_n_0\,
      I1 => \green_reg[1]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[1]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[1]_i_19_n_0\,
      O => \green[1]_i_6_n_0\
    );
\green[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_3_5_n_2,
      I1 => vga_memory_reg_2176_2239_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2112_2175_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_3_5_n_2,
      O => \green[1]_i_60_n_0\
    );
\green[1]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_3_5_n_2,
      I1 => vga_memory_reg_2432_2495_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2368_2431_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_3_5_n_2,
      O => \green[1]_i_61_n_0\
    );
\green[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_3_5_n_2,
      I1 => vga_memory_reg_2688_2751_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2624_2687_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_3_5_n_2,
      O => \green[1]_i_62_n_0\
    );
\green[1]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_3_5_n_2,
      I1 => vga_memory_reg_2944_3007_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2880_2943_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_3_5_n_2,
      O => \green[1]_i_63_n_0\
    );
\green[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_3_5_n_2,
      I1 => vga_memory_reg_1152_1215_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1088_1151_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_3_5_n_2,
      O => \green[1]_i_64_n_0\
    );
\green[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_3_5_n_2,
      I1 => vga_memory_reg_1408_1471_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1344_1407_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_3_5_n_2,
      O => \green[1]_i_65_n_0\
    );
\green[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_3_5_n_2,
      I1 => vga_memory_reg_1664_1727_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1600_1663_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_3_5_n_2,
      O => \green[1]_i_66_n_0\
    );
\green[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_3_5_n_2,
      I1 => vga_memory_reg_1920_1983_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1856_1919_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_3_5_n_2,
      O => \green[1]_i_67_n_0\
    );
\green[1]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_3_5_n_2,
      I1 => vga_memory_reg_128_191_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_64_127_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_3_5_n_2,
      O => \green[1]_i_68_n_0\
    );
\green[1]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_3_5_n_2,
      I1 => vga_memory_reg_384_447_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_320_383_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_3_5_n_2,
      O => \green[1]_i_69_n_0\
    );
\green[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[1]_i_20_n_0\,
      I1 => \green_reg[1]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[1]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[1]_i_23_n_0\,
      O => \green[1]_i_7_n_0\
    );
\green[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_3_5_n_2,
      I1 => vga_memory_reg_640_703_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_576_639_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_3_5_n_2,
      O => \green[1]_i_70_n_0\
    );
\green[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_3_5_n_2,
      I1 => vga_memory_reg_896_959_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_832_895_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_3_5_n_2,
      O => \green[1]_i_71_n_0\
    );
\green[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_3_5_n_2,
      I1 => vga_memory_reg_7296_7359_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_7232_7295_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_3_5_n_2,
      O => \green[1]_i_72_n_0\
    );
\green[1]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_3_5_n_2,
      I1 => vga_memory_reg_7552_7615_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_7488_7551_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_3_5_n_2,
      O => \green[1]_i_73_n_0\
    );
\green[1]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_3_5_n_2,
      I1 => vga_memory_reg_7808_7871_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_7744_7807_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_3_5_n_2,
      O => \green[1]_i_74_n_0\
    );
\green[1]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_3_5_n_2,
      I1 => vga_memory_reg_8064_8127_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8000_8063_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_3_5_n_2,
      O => \green[1]_i_75_n_0\
    );
\green[1]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_3_5_n_2,
      I1 => vga_memory_reg_6272_6335_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6208_6271_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_3_5_n_2,
      O => \green[1]_i_76_n_0\
    );
\green[1]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_3_5_n_2,
      I1 => vga_memory_reg_6528_6591_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6464_6527_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_3_5_n_2,
      O => \green[1]_i_77_n_0\
    );
\green[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_3_5_n_2,
      I1 => vga_memory_reg_6784_6847_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6720_6783_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_3_5_n_2,
      O => \green[1]_i_78_n_0\
    );
\green[1]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_3_5_n_2,
      I1 => vga_memory_reg_7040_7103_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6976_7039_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_3_5_n_2,
      O => \green[1]_i_79_n_0\
    );
\green[1]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_3_5_n_2,
      I1 => vga_memory_reg_5248_5311_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5184_5247_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_3_5_n_2,
      O => \green[1]_i_80_n_0\
    );
\green[1]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_3_5_n_2,
      I1 => vga_memory_reg_5504_5567_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5440_5503_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_3_5_n_2,
      O => \green[1]_i_81_n_0\
    );
\green[1]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_3_5_n_2,
      I1 => vga_memory_reg_5760_5823_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5696_5759_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_3_5_n_2,
      O => \green[1]_i_82_n_0\
    );
\green[1]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_3_5_n_2,
      I1 => vga_memory_reg_6016_6079_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5952_6015_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_3_5_n_2,
      O => \green[1]_i_83_n_0\
    );
\green[1]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_3_5_n_2,
      I1 => vga_memory_reg_4224_4287_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4160_4223_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_3_5_n_2,
      O => \green[1]_i_84_n_0\
    );
\green[1]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_3_5_n_2,
      I1 => vga_memory_reg_4480_4543_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4416_4479_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_3_5_n_2,
      O => \green[1]_i_85_n_0\
    );
\green[1]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_3_5_n_2,
      I1 => vga_memory_reg_4736_4799_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4672_4735_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_3_5_n_2,
      O => \green[1]_i_86_n_0\
    );
\green[1]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_3_5_n_2,
      I1 => vga_memory_reg_4992_5055_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4928_4991_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_3_5_n_2,
      O => \green[1]_i_87_n_0\
    );
\green[1]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_3_5_n_2,
      I1 => vga_memory_reg_11392_11455_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11328_11391_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_3_5_n_2,
      O => \green[1]_i_88_n_0\
    );
\green[1]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_3_5_n_2,
      I1 => vga_memory_reg_11648_11711_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11584_11647_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_3_5_n_2,
      O => \green[1]_i_89_n_0\
    );
\green[1]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_3_5_n_2,
      I1 => vga_memory_reg_11904_11967_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11840_11903_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_3_5_n_2,
      O => \green[1]_i_90_n_0\
    );
\green[1]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_3_5_n_2,
      I1 => vga_memory_reg_12160_12223_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12096_12159_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_3_5_n_2,
      O => \green[1]_i_91_n_0\
    );
\green[1]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_3_5_n_2,
      I1 => vga_memory_reg_10368_10431_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10304_10367_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_3_5_n_2,
      O => \green[1]_i_92_n_0\
    );
\green[1]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_3_5_n_2,
      I1 => vga_memory_reg_10624_10687_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10560_10623_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_3_5_n_2,
      O => \green[1]_i_93_n_0\
    );
\green[1]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_3_5_n_2,
      I1 => vga_memory_reg_10880_10943_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10816_10879_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_3_5_n_2,
      O => \green[1]_i_94_n_0\
    );
\green[1]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_3_5_n_2,
      I1 => vga_memory_reg_11136_11199_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11072_11135_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_3_5_n_2,
      O => \green[1]_i_95_n_0\
    );
\green[1]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_3_5_n_2,
      I1 => vga_memory_reg_9344_9407_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9280_9343_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_3_5_n_2,
      O => \green[1]_i_96_n_0\
    );
\green[1]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_3_5_n_2,
      I1 => vga_memory_reg_9600_9663_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9536_9599_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_3_5_n_2,
      O => \green[1]_i_97_n_0\
    );
\green[1]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_3_5_n_2,
      I1 => vga_memory_reg_9856_9919_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9792_9855_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_3_5_n_2,
      O => \green[1]_i_98_n_0\
    );
\green[1]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_3_5_n_2,
      I1 => vga_memory_reg_10112_10175_3_5_n_2,
      I2 => \green_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10048_10111_3_5_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_3_5_n_2,
      O => \green[1]_i_99_n_0\
    );
\green[2]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_6_8_n_0,
      I1 => vga_memory_reg_8320_8383_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8256_8319_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_6_8_n_0,
      O => \green[2]_i_100_n_0\
    );
\green[2]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_6_8_n_0,
      I1 => vga_memory_reg_8576_8639_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8512_8575_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_6_8_n_0,
      O => \green[2]_i_101_n_0\
    );
\green[2]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_6_8_n_0,
      I1 => vga_memory_reg_8832_8895_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8768_8831_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_6_8_n_0,
      O => \green[2]_i_102_n_0\
    );
\green[2]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_6_8_n_0,
      I1 => vga_memory_reg_9088_9151_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9024_9087_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_6_8_n_0,
      O => \green[2]_i_103_n_0\
    );
\green[2]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_6_8_n_0,
      I1 => vga_memory_reg_15488_15551_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15424_15487_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_6_8_n_0,
      O => \green[2]_i_104_n_0\
    );
\green[2]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_6_8_n_0,
      I1 => vga_memory_reg_15744_15807_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15680_15743_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_6_8_n_0,
      O => \green[2]_i_105_n_0\
    );
\green[2]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_6_8_n_0,
      I1 => vga_memory_reg_16000_16063_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15936_15999_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_6_8_n_0,
      O => \green[2]_i_106_n_0\
    );
\green[2]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_6_8_n_0,
      I1 => vga_memory_reg_16256_16319_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_16192_16255_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_6_8_n_0,
      O => \green[2]_i_107_n_0\
    );
\green[2]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_6_8_n_0,
      I1 => vga_memory_reg_14464_14527_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14400_14463_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_6_8_n_0,
      O => \green[2]_i_108_n_0\
    );
\green[2]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_6_8_n_0,
      I1 => vga_memory_reg_14720_14783_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14656_14719_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_6_8_n_0,
      O => \green[2]_i_109_n_0\
    );
\green[2]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_6_8_n_0,
      I1 => vga_memory_reg_14976_15039_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14912_14975_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_6_8_n_0,
      O => \green[2]_i_110_n_0\
    );
\green[2]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_6_8_n_0,
      I1 => vga_memory_reg_15232_15295_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15168_15231_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_6_8_n_0,
      O => \green[2]_i_111_n_0\
    );
\green[2]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_6_8_n_0,
      I1 => vga_memory_reg_13440_13503_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13376_13439_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_6_8_n_0,
      O => \green[2]_i_112_n_0\
    );
\green[2]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_6_8_n_0,
      I1 => vga_memory_reg_13696_13759_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13632_13695_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_6_8_n_0,
      O => \green[2]_i_113_n_0\
    );
\green[2]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_6_8_n_0,
      I1 => vga_memory_reg_13952_14015_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13888_13951_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_6_8_n_0,
      O => \green[2]_i_114_n_0\
    );
\green[2]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_6_8_n_0,
      I1 => vga_memory_reg_14208_14271_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14144_14207_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_6_8_n_0,
      O => \green[2]_i_115_n_0\
    );
\green[2]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_6_8_n_0,
      I1 => vga_memory_reg_12416_12479_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12352_12415_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_6_8_n_0,
      O => \green[2]_i_116_n_0\
    );
\green[2]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_6_8_n_0,
      I1 => vga_memory_reg_12672_12735_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12608_12671_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_6_8_n_0,
      O => \green[2]_i_117_n_0\
    );
\green[2]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_6_8_n_0,
      I1 => vga_memory_reg_12928_12991_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12864_12927_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_6_8_n_0,
      O => \green[2]_i_118_n_0\
    );
\green[2]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_6_8_n_0,
      I1 => vga_memory_reg_13184_13247_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13120_13183_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_6_8_n_0,
      O => \green[2]_i_119_n_0\
    );
\green[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[2]_i_8_n_0\,
      I1 => \green_reg[2]_i_9_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[2]_i_10_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[2]_i_11_n_0\,
      O => \green[2]_i_4_n_0\
    );
\green[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[2]_i_12_n_0\,
      I1 => \green_reg[2]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[2]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[2]_i_15_n_0\,
      O => \green[2]_i_5_n_0\
    );
\green[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_6_8_n_0,
      I1 => vga_memory_reg_3200_3263_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3136_3199_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_6_8_n_0,
      O => \green[2]_i_56_n_0\
    );
\green[2]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_6_8_n_0,
      I1 => vga_memory_reg_3456_3519_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3392_3455_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_6_8_n_0,
      O => \green[2]_i_57_n_0\
    );
\green[2]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_6_8_n_0,
      I1 => vga_memory_reg_3712_3775_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3648_3711_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_6_8_n_0,
      O => \green[2]_i_58_n_0\
    );
\green[2]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_6_8_n_0,
      I1 => vga_memory_reg_3968_4031_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3904_3967_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_6_8_n_0,
      O => \green[2]_i_59_n_0\
    );
\green[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[2]_i_16_n_0\,
      I1 => \green_reg[2]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[2]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[2]_i_19_n_0\,
      O => \green[2]_i_6_n_0\
    );
\green[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_6_8_n_0,
      I1 => vga_memory_reg_2176_2239_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2112_2175_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_6_8_n_0,
      O => \green[2]_i_60_n_0\
    );
\green[2]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_6_8_n_0,
      I1 => vga_memory_reg_2432_2495_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2368_2431_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_6_8_n_0,
      O => \green[2]_i_61_n_0\
    );
\green[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_6_8_n_0,
      I1 => vga_memory_reg_2688_2751_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2624_2687_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_6_8_n_0,
      O => \green[2]_i_62_n_0\
    );
\green[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_6_8_n_0,
      I1 => vga_memory_reg_2944_3007_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2880_2943_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_6_8_n_0,
      O => \green[2]_i_63_n_0\
    );
\green[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_6_8_n_0,
      I1 => vga_memory_reg_1152_1215_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1088_1151_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_6_8_n_0,
      O => \green[2]_i_64_n_0\
    );
\green[2]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_6_8_n_0,
      I1 => vga_memory_reg_1408_1471_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1344_1407_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_6_8_n_0,
      O => \green[2]_i_65_n_0\
    );
\green[2]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_6_8_n_0,
      I1 => vga_memory_reg_1664_1727_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1600_1663_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_6_8_n_0,
      O => \green[2]_i_66_n_0\
    );
\green[2]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_6_8_n_0,
      I1 => vga_memory_reg_1920_1983_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1856_1919_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_6_8_n_0,
      O => \green[2]_i_67_n_0\
    );
\green[2]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_6_8_n_0,
      I1 => vga_memory_reg_128_191_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_64_127_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_6_8_n_0,
      O => \green[2]_i_68_n_0\
    );
\green[2]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_6_8_n_0,
      I1 => vga_memory_reg_384_447_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_320_383_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_6_8_n_0,
      O => \green[2]_i_69_n_0\
    );
\green[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[2]_i_20_n_0\,
      I1 => \green_reg[2]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[2]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[2]_i_23_n_0\,
      O => \green[2]_i_7_n_0\
    );
\green[2]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_6_8_n_0,
      I1 => vga_memory_reg_640_703_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_576_639_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_6_8_n_0,
      O => \green[2]_i_70_n_0\
    );
\green[2]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_6_8_n_0,
      I1 => vga_memory_reg_896_959_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_832_895_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_6_8_n_0,
      O => \green[2]_i_71_n_0\
    );
\green[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_6_8_n_0,
      I1 => vga_memory_reg_7296_7359_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_7232_7295_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_6_8_n_0,
      O => \green[2]_i_72_n_0\
    );
\green[2]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_6_8_n_0,
      I1 => vga_memory_reg_7552_7615_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_7488_7551_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_6_8_n_0,
      O => \green[2]_i_73_n_0\
    );
\green[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_6_8_n_0,
      I1 => vga_memory_reg_7808_7871_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_7744_7807_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_6_8_n_0,
      O => \green[2]_i_74_n_0\
    );
\green[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_6_8_n_0,
      I1 => vga_memory_reg_8064_8127_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8000_8063_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_6_8_n_0,
      O => \green[2]_i_75_n_0\
    );
\green[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_6_8_n_0,
      I1 => vga_memory_reg_6272_6335_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6208_6271_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_6_8_n_0,
      O => \green[2]_i_76_n_0\
    );
\green[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_6_8_n_0,
      I1 => vga_memory_reg_6528_6591_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6464_6527_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_6_8_n_0,
      O => \green[2]_i_77_n_0\
    );
\green[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_6_8_n_0,
      I1 => vga_memory_reg_6784_6847_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6720_6783_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_6_8_n_0,
      O => \green[2]_i_78_n_0\
    );
\green[2]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_6_8_n_0,
      I1 => vga_memory_reg_7040_7103_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6976_7039_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_6_8_n_0,
      O => \green[2]_i_79_n_0\
    );
\green[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_6_8_n_0,
      I1 => vga_memory_reg_5248_5311_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5184_5247_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_6_8_n_0,
      O => \green[2]_i_80_n_0\
    );
\green[2]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_6_8_n_0,
      I1 => vga_memory_reg_5504_5567_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5440_5503_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_6_8_n_0,
      O => \green[2]_i_81_n_0\
    );
\green[2]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_6_8_n_0,
      I1 => vga_memory_reg_5760_5823_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5696_5759_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_6_8_n_0,
      O => \green[2]_i_82_n_0\
    );
\green[2]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_6_8_n_0,
      I1 => vga_memory_reg_6016_6079_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5952_6015_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_6_8_n_0,
      O => \green[2]_i_83_n_0\
    );
\green[2]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_6_8_n_0,
      I1 => vga_memory_reg_4224_4287_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4160_4223_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_6_8_n_0,
      O => \green[2]_i_84_n_0\
    );
\green[2]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_6_8_n_0,
      I1 => vga_memory_reg_4480_4543_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4416_4479_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_6_8_n_0,
      O => \green[2]_i_85_n_0\
    );
\green[2]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_6_8_n_0,
      I1 => vga_memory_reg_4736_4799_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4672_4735_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_6_8_n_0,
      O => \green[2]_i_86_n_0\
    );
\green[2]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_6_8_n_0,
      I1 => vga_memory_reg_4992_5055_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4928_4991_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_6_8_n_0,
      O => \green[2]_i_87_n_0\
    );
\green[2]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_6_8_n_0,
      I1 => vga_memory_reg_11392_11455_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11328_11391_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_6_8_n_0,
      O => \green[2]_i_88_n_0\
    );
\green[2]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_6_8_n_0,
      I1 => vga_memory_reg_11648_11711_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11584_11647_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_6_8_n_0,
      O => \green[2]_i_89_n_0\
    );
\green[2]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_6_8_n_0,
      I1 => vga_memory_reg_11904_11967_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11840_11903_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_6_8_n_0,
      O => \green[2]_i_90_n_0\
    );
\green[2]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_6_8_n_0,
      I1 => vga_memory_reg_12160_12223_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12096_12159_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_6_8_n_0,
      O => \green[2]_i_91_n_0\
    );
\green[2]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_6_8_n_0,
      I1 => vga_memory_reg_10368_10431_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10304_10367_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_6_8_n_0,
      O => \green[2]_i_92_n_0\
    );
\green[2]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_6_8_n_0,
      I1 => vga_memory_reg_10624_10687_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10560_10623_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_6_8_n_0,
      O => \green[2]_i_93_n_0\
    );
\green[2]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_6_8_n_0,
      I1 => vga_memory_reg_10880_10943_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10816_10879_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_6_8_n_0,
      O => \green[2]_i_94_n_0\
    );
\green[2]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_6_8_n_0,
      I1 => vga_memory_reg_11136_11199_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11072_11135_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_6_8_n_0,
      O => \green[2]_i_95_n_0\
    );
\green[2]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_6_8_n_0,
      I1 => vga_memory_reg_9344_9407_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9280_9343_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_6_8_n_0,
      O => \green[2]_i_96_n_0\
    );
\green[2]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_6_8_n_0,
      I1 => vga_memory_reg_9600_9663_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9536_9599_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_6_8_n_0,
      O => \green[2]_i_97_n_0\
    );
\green[2]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_6_8_n_0,
      I1 => vga_memory_reg_9856_9919_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9792_9855_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_6_8_n_0,
      O => \green[2]_i_98_n_0\
    );
\green[2]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_6_8_n_0,
      I1 => vga_memory_reg_10112_10175_6_8_n_0,
      I2 => \green_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10048_10111_6_8_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_6_8_n_0,
      O => \green[2]_i_99_n_0\
    );
\green[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_6_8_n_1,
      I1 => vga_memory_reg_8320_8383_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_8256_8319_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_6_8_n_1,
      O => \green[3]_i_100_n_0\
    );
\green[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_6_8_n_1,
      I1 => vga_memory_reg_8576_8639_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_8512_8575_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_6_8_n_1,
      O => \green[3]_i_101_n_0\
    );
\green[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_6_8_n_1,
      I1 => vga_memory_reg_8832_8895_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_8768_8831_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_6_8_n_1,
      O => \green[3]_i_102_n_0\
    );
\green[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_6_8_n_1,
      I1 => vga_memory_reg_9088_9151_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_9024_9087_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_6_8_n_1,
      O => \green[3]_i_103_n_0\
    );
\green[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_6_8_n_1,
      I1 => vga_memory_reg_15488_15551_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_15424_15487_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_6_8_n_1,
      O => \green[3]_i_104_n_0\
    );
\green[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_6_8_n_1,
      I1 => vga_memory_reg_15744_15807_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_15680_15743_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_6_8_n_1,
      O => \green[3]_i_105_n_0\
    );
\green[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_6_8_n_1,
      I1 => vga_memory_reg_16000_16063_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_15936_15999_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_6_8_n_1,
      O => \green[3]_i_106_n_0\
    );
\green[3]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_6_8_n_1,
      I1 => vga_memory_reg_16256_16319_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_16192_16255_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_6_8_n_1,
      O => \green[3]_i_107_n_0\
    );
\green[3]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_6_8_n_1,
      I1 => vga_memory_reg_14464_14527_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_14400_14463_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_6_8_n_1,
      O => \green[3]_i_108_n_0\
    );
\green[3]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_6_8_n_1,
      I1 => vga_memory_reg_14720_14783_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_14656_14719_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_6_8_n_1,
      O => \green[3]_i_109_n_0\
    );
\green[3]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_6_8_n_1,
      I1 => vga_memory_reg_14976_15039_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_14912_14975_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_6_8_n_1,
      O => \green[3]_i_110_n_0\
    );
\green[3]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_6_8_n_1,
      I1 => vga_memory_reg_15232_15295_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_15168_15231_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_6_8_n_1,
      O => \green[3]_i_111_n_0\
    );
\green[3]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_6_8_n_1,
      I1 => vga_memory_reg_13440_13503_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_13376_13439_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_6_8_n_1,
      O => \green[3]_i_112_n_0\
    );
\green[3]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_6_8_n_1,
      I1 => vga_memory_reg_13696_13759_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_13632_13695_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_6_8_n_1,
      O => \green[3]_i_113_n_0\
    );
\green[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_6_8_n_1,
      I1 => vga_memory_reg_13952_14015_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_13888_13951_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_6_8_n_1,
      O => \green[3]_i_114_n_0\
    );
\green[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_6_8_n_1,
      I1 => vga_memory_reg_14208_14271_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_14144_14207_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_6_8_n_1,
      O => \green[3]_i_115_n_0\
    );
\green[3]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_6_8_n_1,
      I1 => vga_memory_reg_12416_12479_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_12352_12415_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_6_8_n_1,
      O => \green[3]_i_116_n_0\
    );
\green[3]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_6_8_n_1,
      I1 => vga_memory_reg_12672_12735_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_12608_12671_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_6_8_n_1,
      O => \green[3]_i_117_n_0\
    );
\green[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_6_8_n_1,
      I1 => vga_memory_reg_12928_12991_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_12864_12927_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_6_8_n_1,
      O => \green[3]_i_118_n_0\
    );
\green[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_6_8_n_1,
      I1 => vga_memory_reg_13184_13247_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_13120_13183_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_6_8_n_1,
      O => \green[3]_i_119_n_0\
    );
\green[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[3]_i_8_n_0\,
      I1 => \green_reg[3]_i_9_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[3]_i_10_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[3]_i_11_n_0\,
      O => \green[3]_i_4_n_0\
    );
\green[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[3]_i_12_n_0\,
      I1 => \green_reg[3]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[3]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[3]_i_15_n_0\,
      O => \green[3]_i_5_n_0\
    );
\green[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_6_8_n_1,
      I1 => vga_memory_reg_3200_3263_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_3136_3199_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_6_8_n_1,
      O => \green[3]_i_56_n_0\
    );
\green[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_6_8_n_1,
      I1 => vga_memory_reg_3456_3519_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_3392_3455_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_6_8_n_1,
      O => \green[3]_i_57_n_0\
    );
\green[3]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_6_8_n_1,
      I1 => vga_memory_reg_3712_3775_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_3648_3711_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_6_8_n_1,
      O => \green[3]_i_58_n_0\
    );
\green[3]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_6_8_n_1,
      I1 => vga_memory_reg_3968_4031_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_3904_3967_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_6_8_n_1,
      O => \green[3]_i_59_n_0\
    );
\green[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[3]_i_16_n_0\,
      I1 => \green_reg[3]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[3]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[3]_i_19_n_0\,
      O => \green[3]_i_6_n_0\
    );
\green[3]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_6_8_n_1,
      I1 => vga_memory_reg_2176_2239_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_2112_2175_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_6_8_n_1,
      O => \green[3]_i_60_n_0\
    );
\green[3]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_6_8_n_1,
      I1 => vga_memory_reg_2432_2495_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_2368_2431_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_6_8_n_1,
      O => \green[3]_i_61_n_0\
    );
\green[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_6_8_n_1,
      I1 => vga_memory_reg_2688_2751_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_2624_2687_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_6_8_n_1,
      O => \green[3]_i_62_n_0\
    );
\green[3]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_6_8_n_1,
      I1 => vga_memory_reg_2944_3007_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_2880_2943_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_6_8_n_1,
      O => \green[3]_i_63_n_0\
    );
\green[3]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_6_8_n_1,
      I1 => vga_memory_reg_1152_1215_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_1088_1151_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_6_8_n_1,
      O => \green[3]_i_64_n_0\
    );
\green[3]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_6_8_n_1,
      I1 => vga_memory_reg_1408_1471_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_1344_1407_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_6_8_n_1,
      O => \green[3]_i_65_n_0\
    );
\green[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_6_8_n_1,
      I1 => vga_memory_reg_1664_1727_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_1600_1663_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_6_8_n_1,
      O => \green[3]_i_66_n_0\
    );
\green[3]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_6_8_n_1,
      I1 => vga_memory_reg_1920_1983_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_1856_1919_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_6_8_n_1,
      O => \green[3]_i_67_n_0\
    );
\green[3]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_6_8_n_1,
      I1 => vga_memory_reg_128_191_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_64_127_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_6_8_n_1,
      O => \green[3]_i_68_n_0\
    );
\green[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_6_8_n_1,
      I1 => vga_memory_reg_384_447_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_320_383_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_6_8_n_1,
      O => \green[3]_i_69_n_0\
    );
\green[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \green_reg[3]_i_20_n_0\,
      I1 => \green_reg[3]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \green_reg[3]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \green_reg[3]_i_23_n_0\,
      O => \green[3]_i_7_n_0\
    );
\green[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_6_8_n_1,
      I1 => vga_memory_reg_640_703_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_576_639_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_6_8_n_1,
      O => \green[3]_i_70_n_0\
    );
\green[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_6_8_n_1,
      I1 => vga_memory_reg_896_959_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_832_895_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_6_8_n_1,
      O => \green[3]_i_71_n_0\
    );
\green[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_6_8_n_1,
      I1 => vga_memory_reg_7296_7359_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_7232_7295_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_6_8_n_1,
      O => \green[3]_i_72_n_0\
    );
\green[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_6_8_n_1,
      I1 => vga_memory_reg_7552_7615_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_7488_7551_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_6_8_n_1,
      O => \green[3]_i_73_n_0\
    );
\green[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_6_8_n_1,
      I1 => vga_memory_reg_7808_7871_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_7744_7807_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_6_8_n_1,
      O => \green[3]_i_74_n_0\
    );
\green[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_6_8_n_1,
      I1 => vga_memory_reg_8064_8127_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_8000_8063_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_6_8_n_1,
      O => \green[3]_i_75_n_0\
    );
\green[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_6_8_n_1,
      I1 => vga_memory_reg_6272_6335_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_6208_6271_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_6_8_n_1,
      O => \green[3]_i_76_n_0\
    );
\green[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_6_8_n_1,
      I1 => vga_memory_reg_6528_6591_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_6464_6527_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_6_8_n_1,
      O => \green[3]_i_77_n_0\
    );
\green[3]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_6_8_n_1,
      I1 => vga_memory_reg_6784_6847_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_6720_6783_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_6_8_n_1,
      O => \green[3]_i_78_n_0\
    );
\green[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_6_8_n_1,
      I1 => vga_memory_reg_7040_7103_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_6976_7039_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_6_8_n_1,
      O => \green[3]_i_79_n_0\
    );
\green[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_6_8_n_1,
      I1 => vga_memory_reg_5248_5311_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_5184_5247_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_6_8_n_1,
      O => \green[3]_i_80_n_0\
    );
\green[3]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_6_8_n_1,
      I1 => vga_memory_reg_5504_5567_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_5440_5503_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_6_8_n_1,
      O => \green[3]_i_81_n_0\
    );
\green[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_6_8_n_1,
      I1 => vga_memory_reg_5760_5823_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_5696_5759_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_6_8_n_1,
      O => \green[3]_i_82_n_0\
    );
\green[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_6_8_n_1,
      I1 => vga_memory_reg_6016_6079_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_5952_6015_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_6_8_n_1,
      O => \green[3]_i_83_n_0\
    );
\green[3]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_6_8_n_1,
      I1 => vga_memory_reg_4224_4287_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_4160_4223_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_6_8_n_1,
      O => \green[3]_i_84_n_0\
    );
\green[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_6_8_n_1,
      I1 => vga_memory_reg_4480_4543_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_4416_4479_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_6_8_n_1,
      O => \green[3]_i_85_n_0\
    );
\green[3]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_6_8_n_1,
      I1 => vga_memory_reg_4736_4799_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_4672_4735_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_6_8_n_1,
      O => \green[3]_i_86_n_0\
    );
\green[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_6_8_n_1,
      I1 => vga_memory_reg_4992_5055_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_4928_4991_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_6_8_n_1,
      O => \green[3]_i_87_n_0\
    );
\green[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_6_8_n_1,
      I1 => vga_memory_reg_11392_11455_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_11328_11391_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_6_8_n_1,
      O => \green[3]_i_88_n_0\
    );
\green[3]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_6_8_n_1,
      I1 => vga_memory_reg_11648_11711_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_11584_11647_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_6_8_n_1,
      O => \green[3]_i_89_n_0\
    );
\green[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_6_8_n_1,
      I1 => vga_memory_reg_11904_11967_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_11840_11903_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_6_8_n_1,
      O => \green[3]_i_90_n_0\
    );
\green[3]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_6_8_n_1,
      I1 => vga_memory_reg_12160_12223_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_12096_12159_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_6_8_n_1,
      O => \green[3]_i_91_n_0\
    );
\green[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_6_8_n_1,
      I1 => vga_memory_reg_10368_10431_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_10304_10367_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_6_8_n_1,
      O => \green[3]_i_92_n_0\
    );
\green[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_6_8_n_1,
      I1 => vga_memory_reg_10624_10687_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_10560_10623_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_6_8_n_1,
      O => \green[3]_i_93_n_0\
    );
\green[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_6_8_n_1,
      I1 => vga_memory_reg_10880_10943_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_10816_10879_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_6_8_n_1,
      O => \green[3]_i_94_n_0\
    );
\green[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_6_8_n_1,
      I1 => vga_memory_reg_11136_11199_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_11072_11135_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_6_8_n_1,
      O => \green[3]_i_95_n_0\
    );
\green[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_6_8_n_1,
      I1 => vga_memory_reg_9344_9407_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_9280_9343_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_6_8_n_1,
      O => \green[3]_i_96_n_0\
    );
\green[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_6_8_n_1,
      I1 => vga_memory_reg_9600_9663_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_9536_9599_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_6_8_n_1,
      O => \green[3]_i_97_n_0\
    );
\green[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_6_8_n_1,
      I1 => vga_memory_reg_9856_9919_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_9792_9855_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_6_8_n_1,
      O => \green[3]_i_98_n_0\
    );
\green[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_6_8_n_1,
      I1 => vga_memory_reg_10112_10175_6_8_n_1,
      I2 => \green_reg[3]_i_49_0\,
      I3 => vga_memory_reg_10048_10111_6_8_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_6_8_n_1,
      O => \green[3]_i_99_n_0\
    );
\green_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \green_reg[0]_i_1_n_0\,
      Q => green(0),
      R => SR(0)
    );
\green_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_2_n_0\,
      I1 => \green_reg[0]_i_3_n_0\,
      O => \green_reg[0]_i_1_n_0\,
      S => \blue_reg[0]_0\(3)
    );
\green_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_28_n_0\,
      I1 => \green_reg[0]_i_29_n_0\,
      O => \green_reg[0]_i_10_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_30_n_0\,
      I1 => \green_reg[0]_i_31_n_0\,
      O => \green_reg[0]_i_11_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_32_n_0\,
      I1 => \green_reg[0]_i_33_n_0\,
      O => \green_reg[0]_i_12_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_34_n_0\,
      I1 => \green_reg[0]_i_35_n_0\,
      O => \green_reg[0]_i_13_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_36_n_0\,
      I1 => \green_reg[0]_i_37_n_0\,
      O => \green_reg[0]_i_14_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_38_n_0\,
      I1 => \green_reg[0]_i_39_n_0\,
      O => \green_reg[0]_i_15_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_40_n_0\,
      I1 => \green_reg[0]_i_41_n_0\,
      O => \green_reg[0]_i_16_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_42_n_0\,
      I1 => \green_reg[0]_i_43_n_0\,
      O => \green_reg[0]_i_17_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_44_n_0\,
      I1 => \green_reg[0]_i_45_n_0\,
      O => \green_reg[0]_i_18_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_46_n_0\,
      I1 => \green_reg[0]_i_47_n_0\,
      O => \green_reg[0]_i_19_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_4_n_0\,
      I1 => \green[0]_i_5_n_0\,
      O => \green_reg[0]_i_2_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\green_reg[0]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_48_n_0\,
      I1 => \green_reg[0]_i_49_n_0\,
      O => \green_reg[0]_i_20_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_50_n_0\,
      I1 => \green_reg[0]_i_51_n_0\,
      O => \green_reg[0]_i_21_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_52_n_0\,
      I1 => \green_reg[0]_i_53_n_0\,
      O => \green_reg[0]_i_22_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_54_n_0\,
      I1 => \green_reg[0]_i_55_n_0\,
      O => \green_reg[0]_i_23_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_56_n_0\,
      I1 => \green[0]_i_57_n_0\,
      O => \green_reg[0]_i_24_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_58_n_0\,
      I1 => \green[0]_i_59_n_0\,
      O => \green_reg[0]_i_25_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_60_n_0\,
      I1 => \green[0]_i_61_n_0\,
      O => \green_reg[0]_i_26_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_62_n_0\,
      I1 => \green[0]_i_63_n_0\,
      O => \green_reg[0]_i_27_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_64_n_0\,
      I1 => \green[0]_i_65_n_0\,
      O => \green_reg[0]_i_28_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_66_n_0\,
      I1 => \green[0]_i_67_n_0\,
      O => \green_reg[0]_i_29_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_6_n_0\,
      I1 => \green[0]_i_7_n_0\,
      O => \green_reg[0]_i_3_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\green_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_68_n_0\,
      I1 => \green[0]_i_69_n_0\,
      O => \green_reg[0]_i_30_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_70_n_0\,
      I1 => \green[0]_i_71_n_0\,
      O => \green_reg[0]_i_31_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_72_n_0\,
      I1 => \green[0]_i_73_n_0\,
      O => \green_reg[0]_i_32_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_74_n_0\,
      I1 => \green[0]_i_75_n_0\,
      O => \green_reg[0]_i_33_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_76_n_0\,
      I1 => \green[0]_i_77_n_0\,
      O => \green_reg[0]_i_34_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_78_n_0\,
      I1 => \green[0]_i_79_n_0\,
      O => \green_reg[0]_i_35_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_80_n_0\,
      I1 => \green[0]_i_81_n_0\,
      O => \green_reg[0]_i_36_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_82_n_0\,
      I1 => \green[0]_i_83_n_0\,
      O => \green_reg[0]_i_37_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_84_n_0\,
      I1 => \green[0]_i_85_n_0\,
      O => \green_reg[0]_i_38_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_86_n_0\,
      I1 => \green[0]_i_87_n_0\,
      O => \green_reg[0]_i_39_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_88_n_0\,
      I1 => \green[0]_i_89_n_0\,
      O => \green_reg[0]_i_40_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_90_n_0\,
      I1 => \green[0]_i_91_n_0\,
      O => \green_reg[0]_i_41_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_92_n_0\,
      I1 => \green[0]_i_93_n_0\,
      O => \green_reg[0]_i_42_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_94_n_0\,
      I1 => \green[0]_i_95_n_0\,
      O => \green_reg[0]_i_43_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_96_n_0\,
      I1 => \green[0]_i_97_n_0\,
      O => \green_reg[0]_i_44_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_98_n_0\,
      I1 => \green[0]_i_99_n_0\,
      O => \green_reg[0]_i_45_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_100_n_0\,
      I1 => \green[0]_i_101_n_0\,
      O => \green_reg[0]_i_46_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_102_n_0\,
      I1 => \green[0]_i_103_n_0\,
      O => \green_reg[0]_i_47_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_104_n_0\,
      I1 => \green[0]_i_105_n_0\,
      O => \green_reg[0]_i_48_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_106_n_0\,
      I1 => \green[0]_i_107_n_0\,
      O => \green_reg[0]_i_49_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_108_n_0\,
      I1 => \green[0]_i_109_n_0\,
      O => \green_reg[0]_i_50_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_110_n_0\,
      I1 => \green[0]_i_111_n_0\,
      O => \green_reg[0]_i_51_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_112_n_0\,
      I1 => \green[0]_i_113_n_0\,
      O => \green_reg[0]_i_52_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_114_n_0\,
      I1 => \green[0]_i_115_n_0\,
      O => \green_reg[0]_i_53_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_116_n_0\,
      I1 => \green[0]_i_117_n_0\,
      O => \green_reg[0]_i_54_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[0]_i_118_n_0\,
      I1 => \green[0]_i_119_n_0\,
      O => \green_reg[0]_i_55_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_24_n_0\,
      I1 => \green_reg[0]_i_25_n_0\,
      O => \green_reg[0]_i_8_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[0]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[0]_i_26_n_0\,
      I1 => \green_reg[0]_i_27_n_0\,
      O => \green_reg[0]_i_9_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \green_reg[1]_i_1_n_0\,
      Q => green(1),
      R => SR(0)
    );
\green_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_2_n_0\,
      I1 => \green_reg[1]_i_3_n_0\,
      O => \green_reg[1]_i_1_n_0\,
      S => \blue_reg[0]_0\(3)
    );
\green_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_28_n_0\,
      I1 => \green_reg[1]_i_29_n_0\,
      O => \green_reg[1]_i_10_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_30_n_0\,
      I1 => \green_reg[1]_i_31_n_0\,
      O => \green_reg[1]_i_11_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_32_n_0\,
      I1 => \green_reg[1]_i_33_n_0\,
      O => \green_reg[1]_i_12_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_34_n_0\,
      I1 => \green_reg[1]_i_35_n_0\,
      O => \green_reg[1]_i_13_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_36_n_0\,
      I1 => \green_reg[1]_i_37_n_0\,
      O => \green_reg[1]_i_14_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_38_n_0\,
      I1 => \green_reg[1]_i_39_n_0\,
      O => \green_reg[1]_i_15_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_40_n_0\,
      I1 => \green_reg[1]_i_41_n_0\,
      O => \green_reg[1]_i_16_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_42_n_0\,
      I1 => \green_reg[1]_i_43_n_0\,
      O => \green_reg[1]_i_17_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_44_n_0\,
      I1 => \green_reg[1]_i_45_n_0\,
      O => \green_reg[1]_i_18_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_46_n_0\,
      I1 => \green_reg[1]_i_47_n_0\,
      O => \green_reg[1]_i_19_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_4_n_0\,
      I1 => \green[1]_i_5_n_0\,
      O => \green_reg[1]_i_2_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\green_reg[1]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_48_n_0\,
      I1 => \green_reg[1]_i_49_n_0\,
      O => \green_reg[1]_i_20_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_50_n_0\,
      I1 => \green_reg[1]_i_51_n_0\,
      O => \green_reg[1]_i_21_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_52_n_0\,
      I1 => \green_reg[1]_i_53_n_0\,
      O => \green_reg[1]_i_22_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_54_n_0\,
      I1 => \green_reg[1]_i_55_n_0\,
      O => \green_reg[1]_i_23_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_56_n_0\,
      I1 => \green[1]_i_57_n_0\,
      O => \green_reg[1]_i_24_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_58_n_0\,
      I1 => \green[1]_i_59_n_0\,
      O => \green_reg[1]_i_25_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_60_n_0\,
      I1 => \green[1]_i_61_n_0\,
      O => \green_reg[1]_i_26_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_62_n_0\,
      I1 => \green[1]_i_63_n_0\,
      O => \green_reg[1]_i_27_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_64_n_0\,
      I1 => \green[1]_i_65_n_0\,
      O => \green_reg[1]_i_28_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_66_n_0\,
      I1 => \green[1]_i_67_n_0\,
      O => \green_reg[1]_i_29_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_6_n_0\,
      I1 => \green[1]_i_7_n_0\,
      O => \green_reg[1]_i_3_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\green_reg[1]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_68_n_0\,
      I1 => \green[1]_i_69_n_0\,
      O => \green_reg[1]_i_30_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_70_n_0\,
      I1 => \green[1]_i_71_n_0\,
      O => \green_reg[1]_i_31_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_72_n_0\,
      I1 => \green[1]_i_73_n_0\,
      O => \green_reg[1]_i_32_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_74_n_0\,
      I1 => \green[1]_i_75_n_0\,
      O => \green_reg[1]_i_33_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_76_n_0\,
      I1 => \green[1]_i_77_n_0\,
      O => \green_reg[1]_i_34_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_78_n_0\,
      I1 => \green[1]_i_79_n_0\,
      O => \green_reg[1]_i_35_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_80_n_0\,
      I1 => \green[1]_i_81_n_0\,
      O => \green_reg[1]_i_36_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_82_n_0\,
      I1 => \green[1]_i_83_n_0\,
      O => \green_reg[1]_i_37_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_84_n_0\,
      I1 => \green[1]_i_85_n_0\,
      O => \green_reg[1]_i_38_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_86_n_0\,
      I1 => \green[1]_i_87_n_0\,
      O => \green_reg[1]_i_39_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_88_n_0\,
      I1 => \green[1]_i_89_n_0\,
      O => \green_reg[1]_i_40_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_90_n_0\,
      I1 => \green[1]_i_91_n_0\,
      O => \green_reg[1]_i_41_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_92_n_0\,
      I1 => \green[1]_i_93_n_0\,
      O => \green_reg[1]_i_42_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_94_n_0\,
      I1 => \green[1]_i_95_n_0\,
      O => \green_reg[1]_i_43_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_96_n_0\,
      I1 => \green[1]_i_97_n_0\,
      O => \green_reg[1]_i_44_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_98_n_0\,
      I1 => \green[1]_i_99_n_0\,
      O => \green_reg[1]_i_45_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_100_n_0\,
      I1 => \green[1]_i_101_n_0\,
      O => \green_reg[1]_i_46_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_102_n_0\,
      I1 => \green[1]_i_103_n_0\,
      O => \green_reg[1]_i_47_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_104_n_0\,
      I1 => \green[1]_i_105_n_0\,
      O => \green_reg[1]_i_48_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_106_n_0\,
      I1 => \green[1]_i_107_n_0\,
      O => \green_reg[1]_i_49_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_108_n_0\,
      I1 => \green[1]_i_109_n_0\,
      O => \green_reg[1]_i_50_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_110_n_0\,
      I1 => \green[1]_i_111_n_0\,
      O => \green_reg[1]_i_51_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_112_n_0\,
      I1 => \green[1]_i_113_n_0\,
      O => \green_reg[1]_i_52_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_114_n_0\,
      I1 => \green[1]_i_115_n_0\,
      O => \green_reg[1]_i_53_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_116_n_0\,
      I1 => \green[1]_i_117_n_0\,
      O => \green_reg[1]_i_54_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[1]_i_118_n_0\,
      I1 => \green[1]_i_119_n_0\,
      O => \green_reg[1]_i_55_n_0\,
      S => \green_reg[1]_i_20_0\
    );
\green_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_24_n_0\,
      I1 => \green_reg[1]_i_25_n_0\,
      O => \green_reg[1]_i_8_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[1]_i_26_n_0\,
      I1 => \green_reg[1]_i_27_n_0\,
      O => \green_reg[1]_i_9_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \green_reg[2]_i_1_n_0\,
      Q => green(2),
      R => SR(0)
    );
\green_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_2_n_0\,
      I1 => \green_reg[2]_i_3_n_0\,
      O => \green_reg[2]_i_1_n_0\,
      S => \blue_reg[0]_0\(3)
    );
\green_reg[2]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_28_n_0\,
      I1 => \green_reg[2]_i_29_n_0\,
      O => \green_reg[2]_i_10_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_30_n_0\,
      I1 => \green_reg[2]_i_31_n_0\,
      O => \green_reg[2]_i_11_n_0\,
      S => \green[2]_i_4_0\
    );
\green_reg[2]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_32_n_0\,
      I1 => \green_reg[2]_i_33_n_0\,
      O => \green_reg[2]_i_12_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_34_n_0\,
      I1 => \green_reg[2]_i_35_n_0\,
      O => \green_reg[2]_i_13_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_36_n_0\,
      I1 => \green_reg[2]_i_37_n_0\,
      O => \green_reg[2]_i_14_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_38_n_0\,
      I1 => \green_reg[2]_i_39_n_0\,
      O => \green_reg[2]_i_15_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_40_n_0\,
      I1 => \green_reg[2]_i_41_n_0\,
      O => \green_reg[2]_i_16_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_42_n_0\,
      I1 => \green_reg[2]_i_43_n_0\,
      O => \green_reg[2]_i_17_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_44_n_0\,
      I1 => \green_reg[2]_i_45_n_0\,
      O => \green_reg[2]_i_18_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_46_n_0\,
      I1 => \green_reg[2]_i_47_n_0\,
      O => \green_reg[2]_i_19_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_4_n_0\,
      I1 => \green[2]_i_5_n_0\,
      O => \green_reg[2]_i_2_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\green_reg[2]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_48_n_0\,
      I1 => \green_reg[2]_i_49_n_0\,
      O => \green_reg[2]_i_20_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_50_n_0\,
      I1 => \green_reg[2]_i_51_n_0\,
      O => \green_reg[2]_i_21_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_52_n_0\,
      I1 => \green_reg[2]_i_53_n_0\,
      O => \green_reg[2]_i_22_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_54_n_0\,
      I1 => \green_reg[2]_i_55_n_0\,
      O => \green_reg[2]_i_23_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_56_n_0\,
      I1 => \green[2]_i_57_n_0\,
      O => \green_reg[2]_i_24_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_58_n_0\,
      I1 => \green[2]_i_59_n_0\,
      O => \green_reg[2]_i_25_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_60_n_0\,
      I1 => \green[2]_i_61_n_0\,
      O => \green_reg[2]_i_26_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_62_n_0\,
      I1 => \green[2]_i_63_n_0\,
      O => \green_reg[2]_i_27_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_64_n_0\,
      I1 => \green[2]_i_65_n_0\,
      O => \green_reg[2]_i_28_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_66_n_0\,
      I1 => \green[2]_i_67_n_0\,
      O => \green_reg[2]_i_29_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_6_n_0\,
      I1 => \green[2]_i_7_n_0\,
      O => \green_reg[2]_i_3_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\green_reg[2]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_68_n_0\,
      I1 => \green[2]_i_69_n_0\,
      O => \green_reg[2]_i_30_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_70_n_0\,
      I1 => \green[2]_i_71_n_0\,
      O => \green_reg[2]_i_31_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_72_n_0\,
      I1 => \green[2]_i_73_n_0\,
      O => \green_reg[2]_i_32_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_74_n_0\,
      I1 => \green[2]_i_75_n_0\,
      O => \green_reg[2]_i_33_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_76_n_0\,
      I1 => \green[2]_i_77_n_0\,
      O => \green_reg[2]_i_34_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_78_n_0\,
      I1 => \green[2]_i_79_n_0\,
      O => \green_reg[2]_i_35_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_80_n_0\,
      I1 => \green[2]_i_81_n_0\,
      O => \green_reg[2]_i_36_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_82_n_0\,
      I1 => \green[2]_i_83_n_0\,
      O => \green_reg[2]_i_37_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_84_n_0\,
      I1 => \green[2]_i_85_n_0\,
      O => \green_reg[2]_i_38_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_86_n_0\,
      I1 => \green[2]_i_87_n_0\,
      O => \green_reg[2]_i_39_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_88_n_0\,
      I1 => \green[2]_i_89_n_0\,
      O => \green_reg[2]_i_40_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_90_n_0\,
      I1 => \green[2]_i_91_n_0\,
      O => \green_reg[2]_i_41_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_92_n_0\,
      I1 => \green[2]_i_93_n_0\,
      O => \green_reg[2]_i_42_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_94_n_0\,
      I1 => \green[2]_i_95_n_0\,
      O => \green_reg[2]_i_43_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_96_n_0\,
      I1 => \green[2]_i_97_n_0\,
      O => \green_reg[2]_i_44_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_98_n_0\,
      I1 => \green[2]_i_99_n_0\,
      O => \green_reg[2]_i_45_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_100_n_0\,
      I1 => \green[2]_i_101_n_0\,
      O => \green_reg[2]_i_46_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_102_n_0\,
      I1 => \green[2]_i_103_n_0\,
      O => \green_reg[2]_i_47_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_104_n_0\,
      I1 => \green[2]_i_105_n_0\,
      O => \green_reg[2]_i_48_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_106_n_0\,
      I1 => \green[2]_i_107_n_0\,
      O => \green_reg[2]_i_49_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_108_n_0\,
      I1 => \green[2]_i_109_n_0\,
      O => \green_reg[2]_i_50_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_110_n_0\,
      I1 => \green[2]_i_111_n_0\,
      O => \green_reg[2]_i_51_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_112_n_0\,
      I1 => \green[2]_i_113_n_0\,
      O => \green_reg[2]_i_52_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_114_n_0\,
      I1 => \green[2]_i_115_n_0\,
      O => \green_reg[2]_i_53_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_116_n_0\,
      I1 => \green[2]_i_117_n_0\,
      O => \green_reg[2]_i_54_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[2]_i_118_n_0\,
      I1 => \green[2]_i_119_n_0\,
      O => \green_reg[2]_i_55_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[2]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_24_n_0\,
      I1 => \green_reg[2]_i_25_n_0\,
      O => \green_reg[2]_i_8_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[2]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[2]_i_26_n_0\,
      I1 => \green_reg[2]_i_27_n_0\,
      O => \green_reg[2]_i_9_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \green_reg[3]_i_1_n_0\,
      Q => green(3),
      R => SR(0)
    );
\green_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_2_n_0\,
      I1 => \green_reg[3]_i_3_n_0\,
      O => \green_reg[3]_i_1_n_0\,
      S => \blue_reg[0]_0\(3)
    );
\green_reg[3]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_28_n_0\,
      I1 => \green_reg[3]_i_29_n_0\,
      O => \green_reg[3]_i_10_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_30_n_0\,
      I1 => \green_reg[3]_i_31_n_0\,
      O => \green_reg[3]_i_11_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_32_n_0\,
      I1 => \green_reg[3]_i_33_n_0\,
      O => \green_reg[3]_i_12_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_34_n_0\,
      I1 => \green_reg[3]_i_35_n_0\,
      O => \green_reg[3]_i_13_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_36_n_0\,
      I1 => \green_reg[3]_i_37_n_0\,
      O => \green_reg[3]_i_14_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_38_n_0\,
      I1 => \green_reg[3]_i_39_n_0\,
      O => \green_reg[3]_i_15_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_40_n_0\,
      I1 => \green_reg[3]_i_41_n_0\,
      O => \green_reg[3]_i_16_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_42_n_0\,
      I1 => \green_reg[3]_i_43_n_0\,
      O => \green_reg[3]_i_17_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_44_n_0\,
      I1 => \green_reg[3]_i_45_n_0\,
      O => \green_reg[3]_i_18_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_46_n_0\,
      I1 => \green_reg[3]_i_47_n_0\,
      O => \green_reg[3]_i_19_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_4_n_0\,
      I1 => \green[3]_i_5_n_0\,
      O => \green_reg[3]_i_2_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\green_reg[3]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_48_n_0\,
      I1 => \green_reg[3]_i_49_n_0\,
      O => \green_reg[3]_i_20_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_50_n_0\,
      I1 => \green_reg[3]_i_51_n_0\,
      O => \green_reg[3]_i_21_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_52_n_0\,
      I1 => \green_reg[3]_i_53_n_0\,
      O => \green_reg[3]_i_22_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_54_n_0\,
      I1 => \green_reg[3]_i_55_n_0\,
      O => \green_reg[3]_i_23_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_56_n_0\,
      I1 => \green[3]_i_57_n_0\,
      O => \green_reg[3]_i_24_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_58_n_0\,
      I1 => \green[3]_i_59_n_0\,
      O => \green_reg[3]_i_25_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_60_n_0\,
      I1 => \green[3]_i_61_n_0\,
      O => \green_reg[3]_i_26_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_62_n_0\,
      I1 => \green[3]_i_63_n_0\,
      O => \green_reg[3]_i_27_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_64_n_0\,
      I1 => \green[3]_i_65_n_0\,
      O => \green_reg[3]_i_28_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_66_n_0\,
      I1 => \green[3]_i_67_n_0\,
      O => \green_reg[3]_i_29_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_6_n_0\,
      I1 => \green[3]_i_7_n_0\,
      O => \green_reg[3]_i_3_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\green_reg[3]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_68_n_0\,
      I1 => \green[3]_i_69_n_0\,
      O => \green_reg[3]_i_30_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_70_n_0\,
      I1 => \green[3]_i_71_n_0\,
      O => \green_reg[3]_i_31_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_72_n_0\,
      I1 => \green[3]_i_73_n_0\,
      O => \green_reg[3]_i_32_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_74_n_0\,
      I1 => \green[3]_i_75_n_0\,
      O => \green_reg[3]_i_33_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_76_n_0\,
      I1 => \green[3]_i_77_n_0\,
      O => \green_reg[3]_i_34_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_78_n_0\,
      I1 => \green[3]_i_79_n_0\,
      O => \green_reg[3]_i_35_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_80_n_0\,
      I1 => \green[3]_i_81_n_0\,
      O => \green_reg[3]_i_36_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_82_n_0\,
      I1 => \green[3]_i_83_n_0\,
      O => \green_reg[3]_i_37_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_84_n_0\,
      I1 => \green[3]_i_85_n_0\,
      O => \green_reg[3]_i_38_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_86_n_0\,
      I1 => \green[3]_i_87_n_0\,
      O => \green_reg[3]_i_39_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_88_n_0\,
      I1 => \green[3]_i_89_n_0\,
      O => \green_reg[3]_i_40_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_90_n_0\,
      I1 => \green[3]_i_91_n_0\,
      O => \green_reg[3]_i_41_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_92_n_0\,
      I1 => \green[3]_i_93_n_0\,
      O => \green_reg[3]_i_42_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_94_n_0\,
      I1 => \green[3]_i_95_n_0\,
      O => \green_reg[3]_i_43_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_96_n_0\,
      I1 => \green[3]_i_97_n_0\,
      O => \green_reg[3]_i_44_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_98_n_0\,
      I1 => \green[3]_i_99_n_0\,
      O => \green_reg[3]_i_45_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_100_n_0\,
      I1 => \green[3]_i_101_n_0\,
      O => \green_reg[3]_i_46_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_102_n_0\,
      I1 => \green[3]_i_103_n_0\,
      O => \green_reg[3]_i_47_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_104_n_0\,
      I1 => \green[3]_i_105_n_0\,
      O => \green_reg[3]_i_48_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_106_n_0\,
      I1 => \green[3]_i_107_n_0\,
      O => \green_reg[3]_i_49_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_108_n_0\,
      I1 => \green[3]_i_109_n_0\,
      O => \green_reg[3]_i_50_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_110_n_0\,
      I1 => \green[3]_i_111_n_0\,
      O => \green_reg[3]_i_51_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_112_n_0\,
      I1 => \green[3]_i_113_n_0\,
      O => \green_reg[3]_i_52_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_114_n_0\,
      I1 => \green[3]_i_115_n_0\,
      O => \green_reg[3]_i_53_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_116_n_0\,
      I1 => \green[3]_i_117_n_0\,
      O => \green_reg[3]_i_54_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \green[3]_i_118_n_0\,
      I1 => \green[3]_i_119_n_0\,
      O => \green_reg[3]_i_55_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\green_reg[3]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_24_n_0\,
      I1 => \green_reg[3]_i_25_n_0\,
      O => \green_reg[3]_i_8_n_0\,
      S => \red[3]_i_11_0\
    );
\green_reg[3]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \green_reg[3]_i_26_n_0\,
      I1 => \green_reg[3]_i_27_n_0\,
      O => \green_reg[3]_i_9_n_0\,
      S => \red[3]_i_11_0\
    );
hsync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => hsync,
      Q => hs,
      R => '0'
    );
\red[0]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_6_8_n_2,
      I1 => vga_memory_reg_8320_8383_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8256_8319_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_6_8_n_2,
      O => \red[0]_i_100_n_0\
    );
\red[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_6_8_n_2,
      I1 => vga_memory_reg_8576_8639_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8512_8575_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_6_8_n_2,
      O => \red[0]_i_101_n_0\
    );
\red[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_6_8_n_2,
      I1 => vga_memory_reg_8832_8895_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8768_8831_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_6_8_n_2,
      O => \red[0]_i_102_n_0\
    );
\red[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_6_8_n_2,
      I1 => vga_memory_reg_9088_9151_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9024_9087_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_6_8_n_2,
      O => \red[0]_i_103_n_0\
    );
\red[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_6_8_n_2,
      I1 => vga_memory_reg_15488_15551_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15424_15487_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_6_8_n_2,
      O => \red[0]_i_104_n_0\
    );
\red[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_6_8_n_2,
      I1 => vga_memory_reg_15744_15807_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15680_15743_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_6_8_n_2,
      O => \red[0]_i_105_n_0\
    );
\red[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_6_8_n_2,
      I1 => vga_memory_reg_16000_16063_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15936_15999_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_6_8_n_2,
      O => \red[0]_i_106_n_0\
    );
\red[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_6_8_n_2,
      I1 => vga_memory_reg_16256_16319_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_16192_16255_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_6_8_n_2,
      O => \red[0]_i_107_n_0\
    );
\red[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_6_8_n_2,
      I1 => vga_memory_reg_14464_14527_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14400_14463_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_6_8_n_2,
      O => \red[0]_i_108_n_0\
    );
\red[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_6_8_n_2,
      I1 => vga_memory_reg_14720_14783_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14656_14719_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_6_8_n_2,
      O => \red[0]_i_109_n_0\
    );
\red[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_6_8_n_2,
      I1 => vga_memory_reg_14976_15039_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14912_14975_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_6_8_n_2,
      O => \red[0]_i_110_n_0\
    );
\red[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_6_8_n_2,
      I1 => vga_memory_reg_15232_15295_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_15168_15231_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_6_8_n_2,
      O => \red[0]_i_111_n_0\
    );
\red[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_6_8_n_2,
      I1 => vga_memory_reg_13440_13503_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13376_13439_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_6_8_n_2,
      O => \red[0]_i_112_n_0\
    );
\red[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_6_8_n_2,
      I1 => vga_memory_reg_13696_13759_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13632_13695_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_6_8_n_2,
      O => \red[0]_i_113_n_0\
    );
\red[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_6_8_n_2,
      I1 => vga_memory_reg_13952_14015_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13888_13951_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_6_8_n_2,
      O => \red[0]_i_114_n_0\
    );
\red[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_6_8_n_2,
      I1 => vga_memory_reg_14208_14271_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_14144_14207_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_6_8_n_2,
      O => \red[0]_i_115_n_0\
    );
\red[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_6_8_n_2,
      I1 => vga_memory_reg_12416_12479_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12352_12415_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_6_8_n_2,
      O => \red[0]_i_116_n_0\
    );
\red[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_6_8_n_2,
      I1 => vga_memory_reg_12672_12735_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12608_12671_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_6_8_n_2,
      O => \red[0]_i_117_n_0\
    );
\red[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_6_8_n_2,
      I1 => vga_memory_reg_12928_12991_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12864_12927_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_6_8_n_2,
      O => \red[0]_i_118_n_0\
    );
\red[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_6_8_n_2,
      I1 => vga_memory_reg_13184_13247_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_13120_13183_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_6_8_n_2,
      O => \red[0]_i_119_n_0\
    );
\red[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[0]_i_8_n_0\,
      I1 => \red_reg[0]_i_9_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[0]_i_10_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[0]_i_11_n_0\,
      O => \red[0]_i_4_n_0\
    );
\red[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[0]_i_12_n_0\,
      I1 => \red_reg[0]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[0]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[0]_i_15_n_0\,
      O => \red[0]_i_5_n_0\
    );
\red[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_6_8_n_2,
      I1 => vga_memory_reg_3200_3263_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3136_3199_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_6_8_n_2,
      O => \red[0]_i_56_n_0\
    );
\red[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_6_8_n_2,
      I1 => vga_memory_reg_3456_3519_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3392_3455_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_6_8_n_2,
      O => \red[0]_i_57_n_0\
    );
\red[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_6_8_n_2,
      I1 => vga_memory_reg_3712_3775_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3648_3711_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_6_8_n_2,
      O => \red[0]_i_58_n_0\
    );
\red[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_6_8_n_2,
      I1 => vga_memory_reg_3968_4031_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_3904_3967_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_6_8_n_2,
      O => \red[0]_i_59_n_0\
    );
\red[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[0]_i_16_n_0\,
      I1 => \red_reg[0]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[0]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[0]_i_19_n_0\,
      O => \red[0]_i_6_n_0\
    );
\red[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_6_8_n_2,
      I1 => vga_memory_reg_2176_2239_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2112_2175_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_6_8_n_2,
      O => \red[0]_i_60_n_0\
    );
\red[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_6_8_n_2,
      I1 => vga_memory_reg_2432_2495_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2368_2431_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_6_8_n_2,
      O => \red[0]_i_61_n_0\
    );
\red[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_6_8_n_2,
      I1 => vga_memory_reg_2688_2751_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2624_2687_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_6_8_n_2,
      O => \red[0]_i_62_n_0\
    );
\red[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_6_8_n_2,
      I1 => vga_memory_reg_2944_3007_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_2880_2943_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_6_8_n_2,
      O => \red[0]_i_63_n_0\
    );
\red[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_6_8_n_2,
      I1 => vga_memory_reg_1152_1215_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1088_1151_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_6_8_n_2,
      O => \red[0]_i_64_n_0\
    );
\red[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_6_8_n_2,
      I1 => vga_memory_reg_1408_1471_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1344_1407_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_6_8_n_2,
      O => \red[0]_i_65_n_0\
    );
\red[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_6_8_n_2,
      I1 => vga_memory_reg_1664_1727_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1600_1663_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_6_8_n_2,
      O => \red[0]_i_66_n_0\
    );
\red[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_6_8_n_2,
      I1 => vga_memory_reg_1920_1983_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_1856_1919_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_6_8_n_2,
      O => \red[0]_i_67_n_0\
    );
\red[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_6_8_n_2,
      I1 => vga_memory_reg_128_191_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_64_127_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_6_8_n_2,
      O => \red[0]_i_68_n_0\
    );
\red[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_6_8_n_2,
      I1 => vga_memory_reg_384_447_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_320_383_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_6_8_n_2,
      O => \red[0]_i_69_n_0\
    );
\red[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[0]_i_20_n_0\,
      I1 => \red_reg[0]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[0]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[0]_i_23_n_0\,
      O => \red[0]_i_7_n_0\
    );
\red[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_6_8_n_2,
      I1 => vga_memory_reg_640_703_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_576_639_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_6_8_n_2,
      O => \red[0]_i_70_n_0\
    );
\red[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_6_8_n_2,
      I1 => vga_memory_reg_896_959_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_832_895_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_6_8_n_2,
      O => \red[0]_i_71_n_0\
    );
\red[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_6_8_n_2,
      I1 => vga_memory_reg_7296_7359_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_7232_7295_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_6_8_n_2,
      O => \red[0]_i_72_n_0\
    );
\red[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_6_8_n_2,
      I1 => vga_memory_reg_7552_7615_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_7488_7551_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_6_8_n_2,
      O => \red[0]_i_73_n_0\
    );
\red[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_6_8_n_2,
      I1 => vga_memory_reg_7808_7871_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_7744_7807_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_6_8_n_2,
      O => \red[0]_i_74_n_0\
    );
\red[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_6_8_n_2,
      I1 => vga_memory_reg_8064_8127_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_8000_8063_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_6_8_n_2,
      O => \red[0]_i_75_n_0\
    );
\red[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_6_8_n_2,
      I1 => vga_memory_reg_6272_6335_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6208_6271_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_6_8_n_2,
      O => \red[0]_i_76_n_0\
    );
\red[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_6_8_n_2,
      I1 => vga_memory_reg_6528_6591_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6464_6527_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_6_8_n_2,
      O => \red[0]_i_77_n_0\
    );
\red[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_6_8_n_2,
      I1 => vga_memory_reg_6784_6847_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6720_6783_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_6_8_n_2,
      O => \red[0]_i_78_n_0\
    );
\red[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_6_8_n_2,
      I1 => vga_memory_reg_7040_7103_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_6976_7039_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_6_8_n_2,
      O => \red[0]_i_79_n_0\
    );
\red[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_6_8_n_2,
      I1 => vga_memory_reg_5248_5311_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5184_5247_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_6_8_n_2,
      O => \red[0]_i_80_n_0\
    );
\red[0]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_6_8_n_2,
      I1 => vga_memory_reg_5504_5567_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5440_5503_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_6_8_n_2,
      O => \red[0]_i_81_n_0\
    );
\red[0]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_6_8_n_2,
      I1 => vga_memory_reg_5760_5823_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5696_5759_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_6_8_n_2,
      O => \red[0]_i_82_n_0\
    );
\red[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_6_8_n_2,
      I1 => vga_memory_reg_6016_6079_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_5952_6015_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_6_8_n_2,
      O => \red[0]_i_83_n_0\
    );
\red[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_6_8_n_2,
      I1 => vga_memory_reg_4224_4287_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4160_4223_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_6_8_n_2,
      O => \red[0]_i_84_n_0\
    );
\red[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_6_8_n_2,
      I1 => vga_memory_reg_4480_4543_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4416_4479_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_6_8_n_2,
      O => \red[0]_i_85_n_0\
    );
\red[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_6_8_n_2,
      I1 => vga_memory_reg_4736_4799_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4672_4735_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_6_8_n_2,
      O => \red[0]_i_86_n_0\
    );
\red[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_6_8_n_2,
      I1 => vga_memory_reg_4992_5055_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_4928_4991_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_6_8_n_2,
      O => \red[0]_i_87_n_0\
    );
\red[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_6_8_n_2,
      I1 => vga_memory_reg_11392_11455_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11328_11391_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_6_8_n_2,
      O => \red[0]_i_88_n_0\
    );
\red[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_6_8_n_2,
      I1 => vga_memory_reg_11648_11711_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11584_11647_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_6_8_n_2,
      O => \red[0]_i_89_n_0\
    );
\red[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_6_8_n_2,
      I1 => vga_memory_reg_11904_11967_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11840_11903_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_6_8_n_2,
      O => \red[0]_i_90_n_0\
    );
\red[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_6_8_n_2,
      I1 => vga_memory_reg_12160_12223_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_12096_12159_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_6_8_n_2,
      O => \red[0]_i_91_n_0\
    );
\red[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_6_8_n_2,
      I1 => vga_memory_reg_10368_10431_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10304_10367_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_6_8_n_2,
      O => \red[0]_i_92_n_0\
    );
\red[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_6_8_n_2,
      I1 => vga_memory_reg_10624_10687_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10560_10623_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_6_8_n_2,
      O => \red[0]_i_93_n_0\
    );
\red[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_6_8_n_2,
      I1 => vga_memory_reg_10880_10943_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10816_10879_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_6_8_n_2,
      O => \red[0]_i_94_n_0\
    );
\red[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_6_8_n_2,
      I1 => vga_memory_reg_11136_11199_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_11072_11135_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_6_8_n_2,
      O => \red[0]_i_95_n_0\
    );
\red[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_6_8_n_2,
      I1 => vga_memory_reg_9344_9407_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9280_9343_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_6_8_n_2,
      O => \red[0]_i_96_n_0\
    );
\red[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_6_8_n_2,
      I1 => vga_memory_reg_9600_9663_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9536_9599_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_6_8_n_2,
      O => \red[0]_i_97_n_0\
    );
\red[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_6_8_n_2,
      I1 => vga_memory_reg_9856_9919_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_9792_9855_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_6_8_n_2,
      O => \red[0]_i_98_n_0\
    );
\red[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_6_8_n_2,
      I1 => vga_memory_reg_10112_10175_6_8_n_2,
      I2 => \red_reg[0]_i_49_0\,
      I3 => vga_memory_reg_10048_10111_6_8_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_6_8_n_2,
      O => \red[0]_i_99_n_0\
    );
\red[1]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_9_11_n_0,
      I1 => vga_memory_reg_8320_8383_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8256_8319_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_9_11_n_0,
      O => \red[1]_i_100_n_0\
    );
\red[1]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_9_11_n_0,
      I1 => vga_memory_reg_8576_8639_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8512_8575_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_9_11_n_0,
      O => \red[1]_i_101_n_0\
    );
\red[1]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_9_11_n_0,
      I1 => vga_memory_reg_8832_8895_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8768_8831_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_9_11_n_0,
      O => \red[1]_i_102_n_0\
    );
\red[1]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_9_11_n_0,
      I1 => vga_memory_reg_9088_9151_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9024_9087_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_9_11_n_0,
      O => \red[1]_i_103_n_0\
    );
\red[1]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_9_11_n_0,
      I1 => vga_memory_reg_15488_15551_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15424_15487_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_9_11_n_0,
      O => \red[1]_i_104_n_0\
    );
\red[1]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_9_11_n_0,
      I1 => vga_memory_reg_15744_15807_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15680_15743_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_9_11_n_0,
      O => \red[1]_i_105_n_0\
    );
\red[1]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_9_11_n_0,
      I1 => vga_memory_reg_16000_16063_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15936_15999_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_9_11_n_0,
      O => \red[1]_i_106_n_0\
    );
\red[1]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_9_11_n_0,
      I1 => vga_memory_reg_16256_16319_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_16192_16255_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_9_11_n_0,
      O => \red[1]_i_107_n_0\
    );
\red[1]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_9_11_n_0,
      I1 => vga_memory_reg_14464_14527_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14400_14463_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_9_11_n_0,
      O => \red[1]_i_108_n_0\
    );
\red[1]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_9_11_n_0,
      I1 => vga_memory_reg_14720_14783_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14656_14719_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_9_11_n_0,
      O => \red[1]_i_109_n_0\
    );
\red[1]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_9_11_n_0,
      I1 => vga_memory_reg_14976_15039_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14912_14975_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_9_11_n_0,
      O => \red[1]_i_110_n_0\
    );
\red[1]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_9_11_n_0,
      I1 => vga_memory_reg_15232_15295_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_15168_15231_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_9_11_n_0,
      O => \red[1]_i_111_n_0\
    );
\red[1]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_9_11_n_0,
      I1 => vga_memory_reg_13440_13503_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13376_13439_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_9_11_n_0,
      O => \red[1]_i_112_n_0\
    );
\red[1]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_9_11_n_0,
      I1 => vga_memory_reg_13696_13759_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13632_13695_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_9_11_n_0,
      O => \red[1]_i_113_n_0\
    );
\red[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_9_11_n_0,
      I1 => vga_memory_reg_13952_14015_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13888_13951_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_9_11_n_0,
      O => \red[1]_i_114_n_0\
    );
\red[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_9_11_n_0,
      I1 => vga_memory_reg_14208_14271_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_14144_14207_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_9_11_n_0,
      O => \red[1]_i_115_n_0\
    );
\red[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_9_11_n_0,
      I1 => vga_memory_reg_12416_12479_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12352_12415_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_9_11_n_0,
      O => \red[1]_i_116_n_0\
    );
\red[1]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_9_11_n_0,
      I1 => vga_memory_reg_12672_12735_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12608_12671_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_9_11_n_0,
      O => \red[1]_i_117_n_0\
    );
\red[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_9_11_n_0,
      I1 => vga_memory_reg_12928_12991_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12864_12927_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_9_11_n_0,
      O => \red[1]_i_118_n_0\
    );
\red[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_9_11_n_0,
      I1 => vga_memory_reg_13184_13247_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_13120_13183_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_9_11_n_0,
      O => \red[1]_i_119_n_0\
    );
\red[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[1]_i_8_n_0\,
      I1 => \red_reg[1]_i_9_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[1]_i_10_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[1]_i_11_n_0\,
      O => \red[1]_i_4_n_0\
    );
\red[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[1]_i_12_n_0\,
      I1 => \red_reg[1]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[1]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[1]_i_15_n_0\,
      O => \red[1]_i_5_n_0\
    );
\red[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_9_11_n_0,
      I1 => vga_memory_reg_3200_3263_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3136_3199_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_9_11_n_0,
      O => \red[1]_i_56_n_0\
    );
\red[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_9_11_n_0,
      I1 => vga_memory_reg_3456_3519_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3392_3455_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_9_11_n_0,
      O => \red[1]_i_57_n_0\
    );
\red[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_9_11_n_0,
      I1 => vga_memory_reg_3712_3775_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3648_3711_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_9_11_n_0,
      O => \red[1]_i_58_n_0\
    );
\red[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_9_11_n_0,
      I1 => vga_memory_reg_3968_4031_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_3904_3967_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_9_11_n_0,
      O => \red[1]_i_59_n_0\
    );
\red[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[1]_i_16_n_0\,
      I1 => \red_reg[1]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[1]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[1]_i_19_n_0\,
      O => \red[1]_i_6_n_0\
    );
\red[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_9_11_n_0,
      I1 => vga_memory_reg_2176_2239_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2112_2175_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_9_11_n_0,
      O => \red[1]_i_60_n_0\
    );
\red[1]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_9_11_n_0,
      I1 => vga_memory_reg_2432_2495_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2368_2431_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_9_11_n_0,
      O => \red[1]_i_61_n_0\
    );
\red[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_9_11_n_0,
      I1 => vga_memory_reg_2688_2751_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2624_2687_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_9_11_n_0,
      O => \red[1]_i_62_n_0\
    );
\red[1]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_9_11_n_0,
      I1 => vga_memory_reg_2944_3007_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_2880_2943_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_9_11_n_0,
      O => \red[1]_i_63_n_0\
    );
\red[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_9_11_n_0,
      I1 => vga_memory_reg_1152_1215_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1088_1151_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_9_11_n_0,
      O => \red[1]_i_64_n_0\
    );
\red[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_9_11_n_0,
      I1 => vga_memory_reg_1408_1471_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1344_1407_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_9_11_n_0,
      O => \red[1]_i_65_n_0\
    );
\red[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_9_11_n_0,
      I1 => vga_memory_reg_1664_1727_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1600_1663_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_9_11_n_0,
      O => \red[1]_i_66_n_0\
    );
\red[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_9_11_n_0,
      I1 => vga_memory_reg_1920_1983_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_1856_1919_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_9_11_n_0,
      O => \red[1]_i_67_n_0\
    );
\red[1]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_9_11_n_0,
      I1 => vga_memory_reg_128_191_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_64_127_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_9_11_n_0,
      O => \red[1]_i_68_n_0\
    );
\red[1]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_9_11_n_0,
      I1 => vga_memory_reg_384_447_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_320_383_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_9_11_n_0,
      O => \red[1]_i_69_n_0\
    );
\red[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[1]_i_20_n_0\,
      I1 => \red_reg[1]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[1]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[1]_i_23_n_0\,
      O => \red[1]_i_7_n_0\
    );
\red[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_9_11_n_0,
      I1 => vga_memory_reg_640_703_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_576_639_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_9_11_n_0,
      O => \red[1]_i_70_n_0\
    );
\red[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_9_11_n_0,
      I1 => vga_memory_reg_896_959_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_832_895_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_9_11_n_0,
      O => \red[1]_i_71_n_0\
    );
\red[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_9_11_n_0,
      I1 => vga_memory_reg_7296_7359_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_7232_7295_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_9_11_n_0,
      O => \red[1]_i_72_n_0\
    );
\red[1]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_9_11_n_0,
      I1 => vga_memory_reg_7552_7615_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_7488_7551_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_9_11_n_0,
      O => \red[1]_i_73_n_0\
    );
\red[1]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_9_11_n_0,
      I1 => vga_memory_reg_7808_7871_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_7744_7807_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_9_11_n_0,
      O => \red[1]_i_74_n_0\
    );
\red[1]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_9_11_n_0,
      I1 => vga_memory_reg_8064_8127_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_8000_8063_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_9_11_n_0,
      O => \red[1]_i_75_n_0\
    );
\red[1]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_9_11_n_0,
      I1 => vga_memory_reg_6272_6335_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6208_6271_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_9_11_n_0,
      O => \red[1]_i_76_n_0\
    );
\red[1]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_9_11_n_0,
      I1 => vga_memory_reg_6528_6591_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6464_6527_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_9_11_n_0,
      O => \red[1]_i_77_n_0\
    );
\red[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_9_11_n_0,
      I1 => vga_memory_reg_6784_6847_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6720_6783_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_9_11_n_0,
      O => \red[1]_i_78_n_0\
    );
\red[1]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_9_11_n_0,
      I1 => vga_memory_reg_7040_7103_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_6976_7039_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_9_11_n_0,
      O => \red[1]_i_79_n_0\
    );
\red[1]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_9_11_n_0,
      I1 => vga_memory_reg_5248_5311_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5184_5247_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_9_11_n_0,
      O => \red[1]_i_80_n_0\
    );
\red[1]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_9_11_n_0,
      I1 => vga_memory_reg_5504_5567_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5440_5503_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_9_11_n_0,
      O => \red[1]_i_81_n_0\
    );
\red[1]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_9_11_n_0,
      I1 => vga_memory_reg_5760_5823_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5696_5759_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_9_11_n_0,
      O => \red[1]_i_82_n_0\
    );
\red[1]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_9_11_n_0,
      I1 => vga_memory_reg_6016_6079_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_5952_6015_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_9_11_n_0,
      O => \red[1]_i_83_n_0\
    );
\red[1]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_9_11_n_0,
      I1 => vga_memory_reg_4224_4287_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4160_4223_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_9_11_n_0,
      O => \red[1]_i_84_n_0\
    );
\red[1]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_9_11_n_0,
      I1 => vga_memory_reg_4480_4543_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4416_4479_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_9_11_n_0,
      O => \red[1]_i_85_n_0\
    );
\red[1]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_9_11_n_0,
      I1 => vga_memory_reg_4736_4799_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4672_4735_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_9_11_n_0,
      O => \red[1]_i_86_n_0\
    );
\red[1]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_9_11_n_0,
      I1 => vga_memory_reg_4992_5055_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_4928_4991_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_9_11_n_0,
      O => \red[1]_i_87_n_0\
    );
\red[1]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_9_11_n_0,
      I1 => vga_memory_reg_11392_11455_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11328_11391_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_9_11_n_0,
      O => \red[1]_i_88_n_0\
    );
\red[1]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_9_11_n_0,
      I1 => vga_memory_reg_11648_11711_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11584_11647_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_9_11_n_0,
      O => \red[1]_i_89_n_0\
    );
\red[1]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_9_11_n_0,
      I1 => vga_memory_reg_11904_11967_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11840_11903_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_9_11_n_0,
      O => \red[1]_i_90_n_0\
    );
\red[1]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_9_11_n_0,
      I1 => vga_memory_reg_12160_12223_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_12096_12159_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_9_11_n_0,
      O => \red[1]_i_91_n_0\
    );
\red[1]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_9_11_n_0,
      I1 => vga_memory_reg_10368_10431_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10304_10367_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_9_11_n_0,
      O => \red[1]_i_92_n_0\
    );
\red[1]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_9_11_n_0,
      I1 => vga_memory_reg_10624_10687_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10560_10623_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_9_11_n_0,
      O => \red[1]_i_93_n_0\
    );
\red[1]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_9_11_n_0,
      I1 => vga_memory_reg_10880_10943_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10816_10879_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_9_11_n_0,
      O => \red[1]_i_94_n_0\
    );
\red[1]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_9_11_n_0,
      I1 => vga_memory_reg_11136_11199_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_11072_11135_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_9_11_n_0,
      O => \red[1]_i_95_n_0\
    );
\red[1]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_9_11_n_0,
      I1 => vga_memory_reg_9344_9407_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9280_9343_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_9_11_n_0,
      O => \red[1]_i_96_n_0\
    );
\red[1]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_9_11_n_0,
      I1 => vga_memory_reg_9600_9663_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9536_9599_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_9_11_n_0,
      O => \red[1]_i_97_n_0\
    );
\red[1]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_9_11_n_0,
      I1 => vga_memory_reg_9856_9919_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_9792_9855_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_9_11_n_0,
      O => \red[1]_i_98_n_0\
    );
\red[1]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_9_11_n_0,
      I1 => vga_memory_reg_10112_10175_9_11_n_0,
      I2 => \red_reg[1]_i_49_0\,
      I3 => vga_memory_reg_10048_10111_9_11_n_0,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_9_11_n_0,
      O => \red[1]_i_99_n_0\
    );
\red[2]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_9_11_n_1,
      I1 => vga_memory_reg_8320_8383_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8256_8319_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_9_11_n_1,
      O => \red[2]_i_100_n_0\
    );
\red[2]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_9_11_n_1,
      I1 => vga_memory_reg_8576_8639_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8512_8575_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_9_11_n_1,
      O => \red[2]_i_101_n_0\
    );
\red[2]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_9_11_n_1,
      I1 => vga_memory_reg_8832_8895_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8768_8831_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_9_11_n_1,
      O => \red[2]_i_102_n_0\
    );
\red[2]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_9_11_n_1,
      I1 => vga_memory_reg_9088_9151_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9024_9087_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_9_11_n_1,
      O => \red[2]_i_103_n_0\
    );
\red[2]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_9_11_n_1,
      I1 => vga_memory_reg_15488_15551_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15424_15487_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_9_11_n_1,
      O => \red[2]_i_104_n_0\
    );
\red[2]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_9_11_n_1,
      I1 => vga_memory_reg_15744_15807_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15680_15743_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_9_11_n_1,
      O => \red[2]_i_105_n_0\
    );
\red[2]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_9_11_n_1,
      I1 => vga_memory_reg_16000_16063_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15936_15999_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_9_11_n_1,
      O => \red[2]_i_106_n_0\
    );
\red[2]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_9_11_n_1,
      I1 => vga_memory_reg_16256_16319_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_16192_16255_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_9_11_n_1,
      O => \red[2]_i_107_n_0\
    );
\red[2]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_9_11_n_1,
      I1 => vga_memory_reg_14464_14527_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14400_14463_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_9_11_n_1,
      O => \red[2]_i_108_n_0\
    );
\red[2]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_9_11_n_1,
      I1 => vga_memory_reg_14720_14783_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14656_14719_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_9_11_n_1,
      O => \red[2]_i_109_n_0\
    );
\red[2]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_9_11_n_1,
      I1 => vga_memory_reg_14976_15039_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14912_14975_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_9_11_n_1,
      O => \red[2]_i_110_n_0\
    );
\red[2]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_9_11_n_1,
      I1 => vga_memory_reg_15232_15295_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_15168_15231_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_9_11_n_1,
      O => \red[2]_i_111_n_0\
    );
\red[2]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_9_11_n_1,
      I1 => vga_memory_reg_13440_13503_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13376_13439_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_9_11_n_1,
      O => \red[2]_i_112_n_0\
    );
\red[2]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_9_11_n_1,
      I1 => vga_memory_reg_13696_13759_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13632_13695_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_9_11_n_1,
      O => \red[2]_i_113_n_0\
    );
\red[2]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_9_11_n_1,
      I1 => vga_memory_reg_13952_14015_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13888_13951_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_9_11_n_1,
      O => \red[2]_i_114_n_0\
    );
\red[2]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_9_11_n_1,
      I1 => vga_memory_reg_14208_14271_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_14144_14207_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_9_11_n_1,
      O => \red[2]_i_115_n_0\
    );
\red[2]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_9_11_n_1,
      I1 => vga_memory_reg_12416_12479_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12352_12415_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_9_11_n_1,
      O => \red[2]_i_116_n_0\
    );
\red[2]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_9_11_n_1,
      I1 => vga_memory_reg_12672_12735_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12608_12671_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_9_11_n_1,
      O => \red[2]_i_117_n_0\
    );
\red[2]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_9_11_n_1,
      I1 => vga_memory_reg_12928_12991_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12864_12927_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_9_11_n_1,
      O => \red[2]_i_118_n_0\
    );
\red[2]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_9_11_n_1,
      I1 => vga_memory_reg_13184_13247_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_13120_13183_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_9_11_n_1,
      O => \red[2]_i_119_n_0\
    );
\red[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[2]_i_8_n_0\,
      I1 => \red_reg[2]_i_9_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[2]_i_10_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[2]_i_11_n_0\,
      O => \red[2]_i_4_n_0\
    );
\red[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[2]_i_12_n_0\,
      I1 => \red_reg[2]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[2]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[2]_i_15_n_0\,
      O => \red[2]_i_5_n_0\
    );
\red[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_9_11_n_1,
      I1 => vga_memory_reg_3200_3263_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3136_3199_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_9_11_n_1,
      O => \red[2]_i_56_n_0\
    );
\red[2]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_9_11_n_1,
      I1 => vga_memory_reg_3456_3519_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3392_3455_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_9_11_n_1,
      O => \red[2]_i_57_n_0\
    );
\red[2]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_9_11_n_1,
      I1 => vga_memory_reg_3712_3775_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3648_3711_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_9_11_n_1,
      O => \red[2]_i_58_n_0\
    );
\red[2]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_9_11_n_1,
      I1 => vga_memory_reg_3968_4031_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_3904_3967_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_9_11_n_1,
      O => \red[2]_i_59_n_0\
    );
\red[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[2]_i_16_n_0\,
      I1 => \red_reg[2]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[2]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[2]_i_19_n_0\,
      O => \red[2]_i_6_n_0\
    );
\red[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_9_11_n_1,
      I1 => vga_memory_reg_2176_2239_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2112_2175_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_9_11_n_1,
      O => \red[2]_i_60_n_0\
    );
\red[2]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_9_11_n_1,
      I1 => vga_memory_reg_2432_2495_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2368_2431_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_9_11_n_1,
      O => \red[2]_i_61_n_0\
    );
\red[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_9_11_n_1,
      I1 => vga_memory_reg_2688_2751_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2624_2687_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_9_11_n_1,
      O => \red[2]_i_62_n_0\
    );
\red[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_9_11_n_1,
      I1 => vga_memory_reg_2944_3007_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_2880_2943_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_9_11_n_1,
      O => \red[2]_i_63_n_0\
    );
\red[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_9_11_n_1,
      I1 => vga_memory_reg_1152_1215_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1088_1151_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_9_11_n_1,
      O => \red[2]_i_64_n_0\
    );
\red[2]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_9_11_n_1,
      I1 => vga_memory_reg_1408_1471_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1344_1407_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_9_11_n_1,
      O => \red[2]_i_65_n_0\
    );
\red[2]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_9_11_n_1,
      I1 => vga_memory_reg_1664_1727_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1600_1663_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_9_11_n_1,
      O => \red[2]_i_66_n_0\
    );
\red[2]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_9_11_n_1,
      I1 => vga_memory_reg_1920_1983_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_1856_1919_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_9_11_n_1,
      O => \red[2]_i_67_n_0\
    );
\red[2]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_9_11_n_1,
      I1 => vga_memory_reg_128_191_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_64_127_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_9_11_n_1,
      O => \red[2]_i_68_n_0\
    );
\red[2]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_9_11_n_1,
      I1 => vga_memory_reg_384_447_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_320_383_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_9_11_n_1,
      O => \red[2]_i_69_n_0\
    );
\red[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[2]_i_20_n_0\,
      I1 => \red_reg[2]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[2]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[2]_i_23_n_0\,
      O => \red[2]_i_7_n_0\
    );
\red[2]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_9_11_n_1,
      I1 => vga_memory_reg_640_703_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_576_639_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_9_11_n_1,
      O => \red[2]_i_70_n_0\
    );
\red[2]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_9_11_n_1,
      I1 => vga_memory_reg_896_959_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_832_895_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_9_11_n_1,
      O => \red[2]_i_71_n_0\
    );
\red[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_9_11_n_1,
      I1 => vga_memory_reg_7296_7359_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_7232_7295_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_9_11_n_1,
      O => \red[2]_i_72_n_0\
    );
\red[2]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_9_11_n_1,
      I1 => vga_memory_reg_7552_7615_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_7488_7551_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_9_11_n_1,
      O => \red[2]_i_73_n_0\
    );
\red[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_9_11_n_1,
      I1 => vga_memory_reg_7808_7871_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_7744_7807_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_9_11_n_1,
      O => \red[2]_i_74_n_0\
    );
\red[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_9_11_n_1,
      I1 => vga_memory_reg_8064_8127_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_8000_8063_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_9_11_n_1,
      O => \red[2]_i_75_n_0\
    );
\red[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_9_11_n_1,
      I1 => vga_memory_reg_6272_6335_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6208_6271_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_9_11_n_1,
      O => \red[2]_i_76_n_0\
    );
\red[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_9_11_n_1,
      I1 => vga_memory_reg_6528_6591_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6464_6527_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_9_11_n_1,
      O => \red[2]_i_77_n_0\
    );
\red[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_9_11_n_1,
      I1 => vga_memory_reg_6784_6847_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6720_6783_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_9_11_n_1,
      O => \red[2]_i_78_n_0\
    );
\red[2]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_9_11_n_1,
      I1 => vga_memory_reg_7040_7103_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_6976_7039_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_9_11_n_1,
      O => \red[2]_i_79_n_0\
    );
\red[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_9_11_n_1,
      I1 => vga_memory_reg_5248_5311_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5184_5247_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_9_11_n_1,
      O => \red[2]_i_80_n_0\
    );
\red[2]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_9_11_n_1,
      I1 => vga_memory_reg_5504_5567_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5440_5503_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_9_11_n_1,
      O => \red[2]_i_81_n_0\
    );
\red[2]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_9_11_n_1,
      I1 => vga_memory_reg_5760_5823_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5696_5759_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_9_11_n_1,
      O => \red[2]_i_82_n_0\
    );
\red[2]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_9_11_n_1,
      I1 => vga_memory_reg_6016_6079_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_5952_6015_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_9_11_n_1,
      O => \red[2]_i_83_n_0\
    );
\red[2]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_9_11_n_1,
      I1 => vga_memory_reg_4224_4287_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4160_4223_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_9_11_n_1,
      O => \red[2]_i_84_n_0\
    );
\red[2]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_9_11_n_1,
      I1 => vga_memory_reg_4480_4543_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4416_4479_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_9_11_n_1,
      O => \red[2]_i_85_n_0\
    );
\red[2]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_9_11_n_1,
      I1 => vga_memory_reg_4736_4799_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4672_4735_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_9_11_n_1,
      O => \red[2]_i_86_n_0\
    );
\red[2]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_9_11_n_1,
      I1 => vga_memory_reg_4992_5055_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_4928_4991_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_9_11_n_1,
      O => \red[2]_i_87_n_0\
    );
\red[2]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_9_11_n_1,
      I1 => vga_memory_reg_11392_11455_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11328_11391_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_9_11_n_1,
      O => \red[2]_i_88_n_0\
    );
\red[2]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_9_11_n_1,
      I1 => vga_memory_reg_11648_11711_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11584_11647_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_9_11_n_1,
      O => \red[2]_i_89_n_0\
    );
\red[2]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_9_11_n_1,
      I1 => vga_memory_reg_11904_11967_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11840_11903_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_9_11_n_1,
      O => \red[2]_i_90_n_0\
    );
\red[2]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_9_11_n_1,
      I1 => vga_memory_reg_12160_12223_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_12096_12159_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_9_11_n_1,
      O => \red[2]_i_91_n_0\
    );
\red[2]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_9_11_n_1,
      I1 => vga_memory_reg_10368_10431_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10304_10367_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_9_11_n_1,
      O => \red[2]_i_92_n_0\
    );
\red[2]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_9_11_n_1,
      I1 => vga_memory_reg_10624_10687_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10560_10623_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_9_11_n_1,
      O => \red[2]_i_93_n_0\
    );
\red[2]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_9_11_n_1,
      I1 => vga_memory_reg_10880_10943_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10816_10879_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_9_11_n_1,
      O => \red[2]_i_94_n_0\
    );
\red[2]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_9_11_n_1,
      I1 => vga_memory_reg_11136_11199_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_11072_11135_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_9_11_n_1,
      O => \red[2]_i_95_n_0\
    );
\red[2]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_9_11_n_1,
      I1 => vga_memory_reg_9344_9407_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9280_9343_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_9_11_n_1,
      O => \red[2]_i_96_n_0\
    );
\red[2]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_9_11_n_1,
      I1 => vga_memory_reg_9600_9663_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9536_9599_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_9_11_n_1,
      O => \red[2]_i_97_n_0\
    );
\red[2]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_9_11_n_1,
      I1 => vga_memory_reg_9856_9919_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_9792_9855_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_9_11_n_1,
      O => \red[2]_i_98_n_0\
    );
\red[2]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_9_11_n_1,
      I1 => vga_memory_reg_10112_10175_9_11_n_1,
      I2 => \red_reg[2]_i_49_0\,
      I3 => vga_memory_reg_10048_10111_9_11_n_1,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_9_11_n_1,
      O => \red[2]_i_99_n_0\
    );
\red[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[3]_i_20_n_0\,
      I1 => \red_reg[3]_i_21_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[3]_i_22_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[3]_i_23_n_0\,
      O => \red[3]_i_10_n_0\
    );
\red[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9408_9471_9_11_n_2,
      I1 => vga_memory_reg_9344_9407_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_9280_9343_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9216_9279_9_11_n_2,
      O => \red[3]_i_100_n_0\
    );
\red[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9664_9727_9_11_n_2,
      I1 => vga_memory_reg_9600_9663_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_9536_9599_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9472_9535_9_11_n_2,
      O => \red[3]_i_101_n_0\
    );
\red[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9920_9983_9_11_n_2,
      I1 => vga_memory_reg_9856_9919_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_9792_9855_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9728_9791_9_11_n_2,
      O => \red[3]_i_102_n_0\
    );
\red[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10176_10239_9_11_n_2,
      I1 => vga_memory_reg_10112_10175_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_10048_10111_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_9984_10047_9_11_n_2,
      O => \red[3]_i_103_n_0\
    );
\red[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8384_8447_9_11_n_2,
      I1 => vga_memory_reg_8320_8383_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_8256_8319_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8192_8255_9_11_n_2,
      O => \red[3]_i_104_n_0\
    );
\red[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8640_8703_9_11_n_2,
      I1 => vga_memory_reg_8576_8639_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_8512_8575_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8448_8511_9_11_n_2,
      O => \red[3]_i_105_n_0\
    );
\red[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8896_8959_9_11_n_2,
      I1 => vga_memory_reg_8832_8895_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_8768_8831_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8704_8767_9_11_n_2,
      O => \red[3]_i_106_n_0\
    );
\red[3]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_9152_9215_9_11_n_2,
      I1 => vga_memory_reg_9088_9151_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_9024_9087_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_8960_9023_9_11_n_2,
      O => \red[3]_i_107_n_0\
    );
\red[3]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15552_15615_9_11_n_2,
      I1 => vga_memory_reg_15488_15551_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_15424_15487_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15360_15423_9_11_n_2,
      O => \red[3]_i_108_n_0\
    );
\red[3]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15808_15871_9_11_n_2,
      I1 => vga_memory_reg_15744_15807_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_15680_15743_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15616_15679_9_11_n_2,
      O => \red[3]_i_109_n_0\
    );
\red[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[3]_i_24_n_0\,
      I1 => \red_reg[3]_i_25_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[3]_i_26_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[3]_i_27_n_0\,
      O => \red[3]_i_11_n_0\
    );
\red[3]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16064_16127_9_11_n_2,
      I1 => vga_memory_reg_16000_16063_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_15936_15999_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15872_15935_9_11_n_2,
      O => \red[3]_i_110_n_0\
    );
\red[3]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_16320_16383_9_11_n_2,
      I1 => vga_memory_reg_16256_16319_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_16192_16255_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_16128_16191_9_11_n_2,
      O => \red[3]_i_111_n_0\
    );
\red[3]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14528_14591_9_11_n_2,
      I1 => vga_memory_reg_14464_14527_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_14400_14463_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14336_14399_9_11_n_2,
      O => \red[3]_i_112_n_0\
    );
\red[3]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14784_14847_9_11_n_2,
      I1 => vga_memory_reg_14720_14783_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_14656_14719_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14592_14655_9_11_n_2,
      O => \red[3]_i_113_n_0\
    );
\red[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15040_15103_9_11_n_2,
      I1 => vga_memory_reg_14976_15039_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_14912_14975_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14848_14911_9_11_n_2,
      O => \red[3]_i_114_n_0\
    );
\red[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_15296_15359_9_11_n_2,
      I1 => vga_memory_reg_15232_15295_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_15168_15231_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_15104_15167_9_11_n_2,
      O => \red[3]_i_115_n_0\
    );
\red[3]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13504_13567_9_11_n_2,
      I1 => vga_memory_reg_13440_13503_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_13376_13439_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13312_13375_9_11_n_2,
      O => \red[3]_i_116_n_0\
    );
\red[3]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13760_13823_9_11_n_2,
      I1 => vga_memory_reg_13696_13759_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_13632_13695_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13568_13631_9_11_n_2,
      O => \red[3]_i_117_n_0\
    );
\red[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14016_14079_9_11_n_2,
      I1 => vga_memory_reg_13952_14015_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_13888_13951_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13824_13887_9_11_n_2,
      O => \red[3]_i_118_n_0\
    );
\red[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_14272_14335_9_11_n_2,
      I1 => vga_memory_reg_14208_14271_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_14144_14207_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_14080_14143_9_11_n_2,
      O => \red[3]_i_119_n_0\
    );
\red[3]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12480_12543_9_11_n_2,
      I1 => vga_memory_reg_12416_12479_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_12352_12415_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12288_12351_9_11_n_2,
      O => \red[3]_i_120_n_0\
    );
\red[3]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12736_12799_9_11_n_2,
      I1 => vga_memory_reg_12672_12735_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_12608_12671_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12544_12607_9_11_n_2,
      O => \red[3]_i_121_n_0\
    );
\red[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12992_13055_9_11_n_2,
      I1 => vga_memory_reg_12928_12991_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_12864_12927_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12800_12863_9_11_n_2,
      O => \red[3]_i_122_n_0\
    );
\red[3]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_13248_13311_9_11_n_2,
      I1 => vga_memory_reg_13184_13247_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_13120_13183_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_13056_13119_9_11_n_2,
      O => \red[3]_i_123_n_0\
    );
\red[3]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3264_3327_9_11_n_2,
      I1 => vga_memory_reg_3200_3263_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_3136_3199_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3072_3135_9_11_n_2,
      O => \red[3]_i_60_n_0\
    );
\red[3]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3520_3583_9_11_n_2,
      I1 => vga_memory_reg_3456_3519_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_3392_3455_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3328_3391_9_11_n_2,
      O => \red[3]_i_61_n_0\
    );
\red[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3776_3839_9_11_n_2,
      I1 => vga_memory_reg_3712_3775_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_3648_3711_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3584_3647_9_11_n_2,
      O => \red[3]_i_62_n_0\
    );
\red[3]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4032_4095_9_11_n_2,
      I1 => vga_memory_reg_3968_4031_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_3904_3967_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_3840_3903_9_11_n_2,
      O => \red[3]_i_63_n_0\
    );
\red[3]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2240_2303_9_11_n_2,
      I1 => vga_memory_reg_2176_2239_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_2112_2175_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2048_2111_9_11_n_2,
      O => \red[3]_i_64_n_0\
    );
\red[3]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2496_2559_9_11_n_2,
      I1 => vga_memory_reg_2432_2495_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_2368_2431_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2304_2367_9_11_n_2,
      O => \red[3]_i_65_n_0\
    );
\red[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_2752_2815_9_11_n_2,
      I1 => vga_memory_reg_2688_2751_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_2624_2687_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2560_2623_9_11_n_2,
      O => \red[3]_i_66_n_0\
    );
\red[3]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_3008_3071_9_11_n_2,
      I1 => vga_memory_reg_2944_3007_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_2880_2943_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_2816_2879_9_11_n_2,
      O => \red[3]_i_67_n_0\
    );
\red[3]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1216_1279_9_11_n_2,
      I1 => vga_memory_reg_1152_1215_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_1088_1151_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1024_1087_9_11_n_2,
      O => \red[3]_i_68_n_0\
    );
\red[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1472_1535_9_11_n_2,
      I1 => vga_memory_reg_1408_1471_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_1344_1407_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1280_1343_9_11_n_2,
      O => \red[3]_i_69_n_0\
    );
\red[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1728_1791_9_11_n_2,
      I1 => vga_memory_reg_1664_1727_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_1600_1663_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1536_1599_9_11_n_2,
      O => \red[3]_i_70_n_0\
    );
\red[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_1984_2047_9_11_n_2,
      I1 => vga_memory_reg_1920_1983_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_1856_1919_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_1792_1855_9_11_n_2,
      O => \red[3]_i_71_n_0\
    );
\red[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_192_255_9_11_n_2,
      I1 => vga_memory_reg_128_191_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_64_127_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_0_63_9_11_n_2,
      O => \red[3]_i_72_n_0\
    );
\red[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_448_511_9_11_n_2,
      I1 => vga_memory_reg_384_447_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_320_383_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_256_319_9_11_n_2,
      O => \red[3]_i_73_n_0\
    );
\red[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_704_767_9_11_n_2,
      I1 => vga_memory_reg_640_703_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_576_639_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_512_575_9_11_n_2,
      O => \red[3]_i_74_n_0\
    );
\red[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_960_1023_9_11_n_2,
      I1 => vga_memory_reg_896_959_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_832_895_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_768_831_9_11_n_2,
      O => \red[3]_i_75_n_0\
    );
\red[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7360_7423_9_11_n_2,
      I1 => vga_memory_reg_7296_7359_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_7232_7295_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7168_7231_9_11_n_2,
      O => \red[3]_i_76_n_0\
    );
\red[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7616_7679_9_11_n_2,
      I1 => vga_memory_reg_7552_7615_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_7488_7551_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7424_7487_9_11_n_2,
      O => \red[3]_i_77_n_0\
    );
\red[3]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7872_7935_9_11_n_2,
      I1 => vga_memory_reg_7808_7871_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_7744_7807_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7680_7743_9_11_n_2,
      O => \red[3]_i_78_n_0\
    );
\red[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_8128_8191_9_11_n_2,
      I1 => vga_memory_reg_8064_8127_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_8000_8063_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_7936_7999_9_11_n_2,
      O => \red[3]_i_79_n_0\
    );
\red[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[3]_i_12_n_0\,
      I1 => \red_reg[3]_i_13_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[3]_i_14_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[3]_i_15_n_0\,
      O => \red[3]_i_8_n_0\
    );
\red[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6336_6399_9_11_n_2,
      I1 => vga_memory_reg_6272_6335_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_6208_6271_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6144_6207_9_11_n_2,
      O => \red[3]_i_80_n_0\
    );
\red[3]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6592_6655_9_11_n_2,
      I1 => vga_memory_reg_6528_6591_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_6464_6527_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6400_6463_9_11_n_2,
      O => \red[3]_i_81_n_0\
    );
\red[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6848_6911_9_11_n_2,
      I1 => vga_memory_reg_6784_6847_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_6720_6783_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6656_6719_9_11_n_2,
      O => \red[3]_i_82_n_0\
    );
\red[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_7104_7167_9_11_n_2,
      I1 => vga_memory_reg_7040_7103_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_6976_7039_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_6912_6975_9_11_n_2,
      O => \red[3]_i_83_n_0\
    );
\red[3]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5312_5375_9_11_n_2,
      I1 => vga_memory_reg_5248_5311_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_5184_5247_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5120_5183_9_11_n_2,
      O => \red[3]_i_84_n_0\
    );
\red[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5568_5631_9_11_n_2,
      I1 => vga_memory_reg_5504_5567_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_5440_5503_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5376_5439_9_11_n_2,
      O => \red[3]_i_85_n_0\
    );
\red[3]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5824_5887_9_11_n_2,
      I1 => vga_memory_reg_5760_5823_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_5696_5759_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5632_5695_9_11_n_2,
      O => \red[3]_i_86_n_0\
    );
\red[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_6080_6143_9_11_n_2,
      I1 => vga_memory_reg_6016_6079_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_5952_6015_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_5888_5951_9_11_n_2,
      O => \red[3]_i_87_n_0\
    );
\red[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4288_4351_9_11_n_2,
      I1 => vga_memory_reg_4224_4287_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_4160_4223_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4096_4159_9_11_n_2,
      O => \red[3]_i_88_n_0\
    );
\red[3]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4544_4607_9_11_n_2,
      I1 => vga_memory_reg_4480_4543_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_4416_4479_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4352_4415_9_11_n_2,
      O => \red[3]_i_89_n_0\
    );
\red[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \red_reg[3]_i_16_n_0\,
      I1 => \red_reg[3]_i_17_n_0\,
      I2 => \blue_reg[0]_0\(1),
      I3 => \red_reg[3]_i_18_n_0\,
      I4 => \blue_reg[0]_0\(0),
      I5 => \red_reg[3]_i_19_n_0\,
      O => \red[3]_i_9_n_0\
    );
\red[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_4800_4863_9_11_n_2,
      I1 => vga_memory_reg_4736_4799_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_4672_4735_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4608_4671_9_11_n_2,
      O => \red[3]_i_90_n_0\
    );
\red[3]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_5056_5119_9_11_n_2,
      I1 => vga_memory_reg_4992_5055_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_4928_4991_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_4864_4927_9_11_n_2,
      O => \red[3]_i_91_n_0\
    );
\red[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11456_11519_9_11_n_2,
      I1 => vga_memory_reg_11392_11455_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_11328_11391_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11264_11327_9_11_n_2,
      O => \red[3]_i_92_n_0\
    );
\red[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11712_11775_9_11_n_2,
      I1 => vga_memory_reg_11648_11711_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_11584_11647_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11520_11583_9_11_n_2,
      O => \red[3]_i_93_n_0\
    );
\red[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11968_12031_9_11_n_2,
      I1 => vga_memory_reg_11904_11967_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_11840_11903_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11776_11839_9_11_n_2,
      O => \red[3]_i_94_n_0\
    );
\red[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_12224_12287_9_11_n_2,
      I1 => vga_memory_reg_12160_12223_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_12096_12159_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_12032_12095_9_11_n_2,
      O => \red[3]_i_95_n_0\
    );
\red[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10432_10495_9_11_n_2,
      I1 => vga_memory_reg_10368_10431_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_10304_10367_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10240_10303_9_11_n_2,
      O => \red[3]_i_96_n_0\
    );
\red[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10688_10751_9_11_n_2,
      I1 => vga_memory_reg_10624_10687_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_10560_10623_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10496_10559_9_11_n_2,
      O => \red[3]_i_97_n_0\
    );
\red[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_10944_11007_9_11_n_2,
      I1 => vga_memory_reg_10880_10943_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_10816_10879_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_10752_10815_9_11_n_2,
      O => \red[3]_i_98_n_0\
    );
\red[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_memory_reg_11200_11263_9_11_n_2,
      I1 => vga_memory_reg_11136_11199_9_11_n_2,
      I2 => \red_reg[3]_i_53_1\,
      I3 => vga_memory_reg_11072_11135_9_11_n_2,
      I4 => \red_reg[3]_i_53_0\(5),
      I5 => vga_memory_reg_11008_11071_9_11_n_2,
      O => \red[3]_i_99_n_0\
    );
\red_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_in(0),
      Q => red(0),
      R => SR(0)
    );
\red_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_2_n_0\,
      I1 => \red_reg[0]_i_3_n_0\,
      O => p_1_in(0),
      S => \blue_reg[0]_0\(3)
    );
\red_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_28_n_0\,
      I1 => \red_reg[0]_i_29_n_0\,
      O => \red_reg[0]_i_10_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_30_n_0\,
      I1 => \red_reg[0]_i_31_n_0\,
      O => \red_reg[0]_i_11_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_32_n_0\,
      I1 => \red_reg[0]_i_33_n_0\,
      O => \red_reg[0]_i_12_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_34_n_0\,
      I1 => \red_reg[0]_i_35_n_0\,
      O => \red_reg[0]_i_13_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_36_n_0\,
      I1 => \red_reg[0]_i_37_n_0\,
      O => \red_reg[0]_i_14_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_38_n_0\,
      I1 => \red_reg[0]_i_39_n_0\,
      O => \red_reg[0]_i_15_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_40_n_0\,
      I1 => \red_reg[0]_i_41_n_0\,
      O => \red_reg[0]_i_16_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_42_n_0\,
      I1 => \red_reg[0]_i_43_n_0\,
      O => \red_reg[0]_i_17_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_44_n_0\,
      I1 => \red_reg[0]_i_45_n_0\,
      O => \red_reg[0]_i_18_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_46_n_0\,
      I1 => \red_reg[0]_i_47_n_0\,
      O => \red_reg[0]_i_19_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_4_n_0\,
      I1 => \red[0]_i_5_n_0\,
      O => \red_reg[0]_i_2_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\red_reg[0]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_48_n_0\,
      I1 => \red_reg[0]_i_49_n_0\,
      O => \red_reg[0]_i_20_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_50_n_0\,
      I1 => \red_reg[0]_i_51_n_0\,
      O => \red_reg[0]_i_21_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_52_n_0\,
      I1 => \red_reg[0]_i_53_n_0\,
      O => \red_reg[0]_i_22_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_54_n_0\,
      I1 => \red_reg[0]_i_55_n_0\,
      O => \red_reg[0]_i_23_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_56_n_0\,
      I1 => \red[0]_i_57_n_0\,
      O => \red_reg[0]_i_24_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_58_n_0\,
      I1 => \red[0]_i_59_n_0\,
      O => \red_reg[0]_i_25_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_60_n_0\,
      I1 => \red[0]_i_61_n_0\,
      O => \red_reg[0]_i_26_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_62_n_0\,
      I1 => \red[0]_i_63_n_0\,
      O => \red_reg[0]_i_27_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_64_n_0\,
      I1 => \red[0]_i_65_n_0\,
      O => \red_reg[0]_i_28_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_66_n_0\,
      I1 => \red[0]_i_67_n_0\,
      O => \red_reg[0]_i_29_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_6_n_0\,
      I1 => \red[0]_i_7_n_0\,
      O => \red_reg[0]_i_3_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\red_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_68_n_0\,
      I1 => \red[0]_i_69_n_0\,
      O => \red_reg[0]_i_30_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_70_n_0\,
      I1 => \red[0]_i_71_n_0\,
      O => \red_reg[0]_i_31_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_72_n_0\,
      I1 => \red[0]_i_73_n_0\,
      O => \red_reg[0]_i_32_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_74_n_0\,
      I1 => \red[0]_i_75_n_0\,
      O => \red_reg[0]_i_33_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_76_n_0\,
      I1 => \red[0]_i_77_n_0\,
      O => \red_reg[0]_i_34_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_78_n_0\,
      I1 => \red[0]_i_79_n_0\,
      O => \red_reg[0]_i_35_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_80_n_0\,
      I1 => \red[0]_i_81_n_0\,
      O => \red_reg[0]_i_36_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_82_n_0\,
      I1 => \red[0]_i_83_n_0\,
      O => \red_reg[0]_i_37_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_84_n_0\,
      I1 => \red[0]_i_85_n_0\,
      O => \red_reg[0]_i_38_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_86_n_0\,
      I1 => \red[0]_i_87_n_0\,
      O => \red_reg[0]_i_39_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_88_n_0\,
      I1 => \red[0]_i_89_n_0\,
      O => \red_reg[0]_i_40_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_90_n_0\,
      I1 => \red[0]_i_91_n_0\,
      O => \red_reg[0]_i_41_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_92_n_0\,
      I1 => \red[0]_i_93_n_0\,
      O => \red_reg[0]_i_42_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_94_n_0\,
      I1 => \red[0]_i_95_n_0\,
      O => \red_reg[0]_i_43_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_96_n_0\,
      I1 => \red[0]_i_97_n_0\,
      O => \red_reg[0]_i_44_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_98_n_0\,
      I1 => \red[0]_i_99_n_0\,
      O => \red_reg[0]_i_45_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_100_n_0\,
      I1 => \red[0]_i_101_n_0\,
      O => \red_reg[0]_i_46_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_102_n_0\,
      I1 => \red[0]_i_103_n_0\,
      O => \red_reg[0]_i_47_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_104_n_0\,
      I1 => \red[0]_i_105_n_0\,
      O => \red_reg[0]_i_48_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_106_n_0\,
      I1 => \red[0]_i_107_n_0\,
      O => \red_reg[0]_i_49_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_108_n_0\,
      I1 => \red[0]_i_109_n_0\,
      O => \red_reg[0]_i_50_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_110_n_0\,
      I1 => \red[0]_i_111_n_0\,
      O => \red_reg[0]_i_51_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_112_n_0\,
      I1 => \red[0]_i_113_n_0\,
      O => \red_reg[0]_i_52_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_114_n_0\,
      I1 => \red[0]_i_115_n_0\,
      O => \red_reg[0]_i_53_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_116_n_0\,
      I1 => \red[0]_i_117_n_0\,
      O => \red_reg[0]_i_54_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[0]_i_118_n_0\,
      I1 => \red[0]_i_119_n_0\,
      O => \red_reg[0]_i_55_n_0\,
      S => \red_reg[0]_i_20_0\
    );
\red_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_24_n_0\,
      I1 => \red_reg[0]_i_25_n_0\,
      O => \red_reg[0]_i_8_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[0]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[0]_i_26_n_0\,
      I1 => \red_reg[0]_i_27_n_0\,
      O => \red_reg[0]_i_9_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_in(1),
      Q => red(1),
      R => SR(0)
    );
\red_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_2_n_0\,
      I1 => \red_reg[1]_i_3_n_0\,
      O => p_1_in(1),
      S => \blue_reg[0]_0\(3)
    );
\red_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_28_n_0\,
      I1 => \red_reg[1]_i_29_n_0\,
      O => \red_reg[1]_i_10_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_30_n_0\,
      I1 => \red_reg[1]_i_31_n_0\,
      O => \red_reg[1]_i_11_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_32_n_0\,
      I1 => \red_reg[1]_i_33_n_0\,
      O => \red_reg[1]_i_12_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_34_n_0\,
      I1 => \red_reg[1]_i_35_n_0\,
      O => \red_reg[1]_i_13_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_36_n_0\,
      I1 => \red_reg[1]_i_37_n_0\,
      O => \red_reg[1]_i_14_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_38_n_0\,
      I1 => \red_reg[1]_i_39_n_0\,
      O => \red_reg[1]_i_15_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_40_n_0\,
      I1 => \red_reg[1]_i_41_n_0\,
      O => \red_reg[1]_i_16_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_42_n_0\,
      I1 => \red_reg[1]_i_43_n_0\,
      O => \red_reg[1]_i_17_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_44_n_0\,
      I1 => \red_reg[1]_i_45_n_0\,
      O => \red_reg[1]_i_18_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_46_n_0\,
      I1 => \red_reg[1]_i_47_n_0\,
      O => \red_reg[1]_i_19_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_4_n_0\,
      I1 => \red[1]_i_5_n_0\,
      O => \red_reg[1]_i_2_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\red_reg[1]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_48_n_0\,
      I1 => \red_reg[1]_i_49_n_0\,
      O => \red_reg[1]_i_20_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_50_n_0\,
      I1 => \red_reg[1]_i_51_n_0\,
      O => \red_reg[1]_i_21_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_52_n_0\,
      I1 => \red_reg[1]_i_53_n_0\,
      O => \red_reg[1]_i_22_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_54_n_0\,
      I1 => \red_reg[1]_i_55_n_0\,
      O => \red_reg[1]_i_23_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_56_n_0\,
      I1 => \red[1]_i_57_n_0\,
      O => \red_reg[1]_i_24_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_58_n_0\,
      I1 => \red[1]_i_59_n_0\,
      O => \red_reg[1]_i_25_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_60_n_0\,
      I1 => \red[1]_i_61_n_0\,
      O => \red_reg[1]_i_26_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_62_n_0\,
      I1 => \red[1]_i_63_n_0\,
      O => \red_reg[1]_i_27_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_64_n_0\,
      I1 => \red[1]_i_65_n_0\,
      O => \red_reg[1]_i_28_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_66_n_0\,
      I1 => \red[1]_i_67_n_0\,
      O => \red_reg[1]_i_29_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_6_n_0\,
      I1 => \red[1]_i_7_n_0\,
      O => \red_reg[1]_i_3_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\red_reg[1]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_68_n_0\,
      I1 => \red[1]_i_69_n_0\,
      O => \red_reg[1]_i_30_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_70_n_0\,
      I1 => \red[1]_i_71_n_0\,
      O => \red_reg[1]_i_31_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_72_n_0\,
      I1 => \red[1]_i_73_n_0\,
      O => \red_reg[1]_i_32_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_74_n_0\,
      I1 => \red[1]_i_75_n_0\,
      O => \red_reg[1]_i_33_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_76_n_0\,
      I1 => \red[1]_i_77_n_0\,
      O => \red_reg[1]_i_34_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_78_n_0\,
      I1 => \red[1]_i_79_n_0\,
      O => \red_reg[1]_i_35_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_80_n_0\,
      I1 => \red[1]_i_81_n_0\,
      O => \red_reg[1]_i_36_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_82_n_0\,
      I1 => \red[1]_i_83_n_0\,
      O => \red_reg[1]_i_37_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_84_n_0\,
      I1 => \red[1]_i_85_n_0\,
      O => \red_reg[1]_i_38_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_86_n_0\,
      I1 => \red[1]_i_87_n_0\,
      O => \red_reg[1]_i_39_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_88_n_0\,
      I1 => \red[1]_i_89_n_0\,
      O => \red_reg[1]_i_40_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_90_n_0\,
      I1 => \red[1]_i_91_n_0\,
      O => \red_reg[1]_i_41_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_92_n_0\,
      I1 => \red[1]_i_93_n_0\,
      O => \red_reg[1]_i_42_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_94_n_0\,
      I1 => \red[1]_i_95_n_0\,
      O => \red_reg[1]_i_43_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_96_n_0\,
      I1 => \red[1]_i_97_n_0\,
      O => \red_reg[1]_i_44_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_98_n_0\,
      I1 => \red[1]_i_99_n_0\,
      O => \red_reg[1]_i_45_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_100_n_0\,
      I1 => \red[1]_i_101_n_0\,
      O => \red_reg[1]_i_46_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_102_n_0\,
      I1 => \red[1]_i_103_n_0\,
      O => \red_reg[1]_i_47_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_104_n_0\,
      I1 => \red[1]_i_105_n_0\,
      O => \red_reg[1]_i_48_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_106_n_0\,
      I1 => \red[1]_i_107_n_0\,
      O => \red_reg[1]_i_49_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_108_n_0\,
      I1 => \red[1]_i_109_n_0\,
      O => \red_reg[1]_i_50_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_110_n_0\,
      I1 => \red[1]_i_111_n_0\,
      O => \red_reg[1]_i_51_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_112_n_0\,
      I1 => \red[1]_i_113_n_0\,
      O => \red_reg[1]_i_52_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_114_n_0\,
      I1 => \red[1]_i_115_n_0\,
      O => \red_reg[1]_i_53_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_116_n_0\,
      I1 => \red[1]_i_117_n_0\,
      O => \red_reg[1]_i_54_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[1]_i_118_n_0\,
      I1 => \red[1]_i_119_n_0\,
      O => \red_reg[1]_i_55_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_24_n_0\,
      I1 => \red_reg[1]_i_25_n_0\,
      O => \red_reg[1]_i_8_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[1]_i_26_n_0\,
      I1 => \red_reg[1]_i_27_n_0\,
      O => \red_reg[1]_i_9_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_in(2),
      Q => red(2),
      R => SR(0)
    );
\red_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_2_n_0\,
      I1 => \red_reg[2]_i_3_n_0\,
      O => p_1_in(2),
      S => \blue_reg[0]_0\(3)
    );
\red_reg[2]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_28_n_0\,
      I1 => \red_reg[2]_i_29_n_0\,
      O => \red_reg[2]_i_10_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_30_n_0\,
      I1 => \red_reg[2]_i_31_n_0\,
      O => \red_reg[2]_i_11_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_32_n_0\,
      I1 => \red_reg[2]_i_33_n_0\,
      O => \red_reg[2]_i_12_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_34_n_0\,
      I1 => \red_reg[2]_i_35_n_0\,
      O => \red_reg[2]_i_13_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_36_n_0\,
      I1 => \red_reg[2]_i_37_n_0\,
      O => \red_reg[2]_i_14_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_38_n_0\,
      I1 => \red_reg[2]_i_39_n_0\,
      O => \red_reg[2]_i_15_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_40_n_0\,
      I1 => \red_reg[2]_i_41_n_0\,
      O => \red_reg[2]_i_16_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_42_n_0\,
      I1 => \red_reg[2]_i_43_n_0\,
      O => \red_reg[2]_i_17_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_44_n_0\,
      I1 => \red_reg[2]_i_45_n_0\,
      O => \red_reg[2]_i_18_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_46_n_0\,
      I1 => \red_reg[2]_i_47_n_0\,
      O => \red_reg[2]_i_19_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_4_n_0\,
      I1 => \red[2]_i_5_n_0\,
      O => \red_reg[2]_i_2_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\red_reg[2]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_48_n_0\,
      I1 => \red_reg[2]_i_49_n_0\,
      O => \red_reg[2]_i_20_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_50_n_0\,
      I1 => \red_reg[2]_i_51_n_0\,
      O => \red_reg[2]_i_21_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_52_n_0\,
      I1 => \red_reg[2]_i_53_n_0\,
      O => \red_reg[2]_i_22_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_54_n_0\,
      I1 => \red_reg[2]_i_55_n_0\,
      O => \red_reg[2]_i_23_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_56_n_0\,
      I1 => \red[2]_i_57_n_0\,
      O => \red_reg[2]_i_24_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_58_n_0\,
      I1 => \red[2]_i_59_n_0\,
      O => \red_reg[2]_i_25_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_60_n_0\,
      I1 => \red[2]_i_61_n_0\,
      O => \red_reg[2]_i_26_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_62_n_0\,
      I1 => \red[2]_i_63_n_0\,
      O => \red_reg[2]_i_27_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_64_n_0\,
      I1 => \red[2]_i_65_n_0\,
      O => \red_reg[2]_i_28_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_66_n_0\,
      I1 => \red[2]_i_67_n_0\,
      O => \red_reg[2]_i_29_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_6_n_0\,
      I1 => \red[2]_i_7_n_0\,
      O => \red_reg[2]_i_3_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\red_reg[2]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_68_n_0\,
      I1 => \red[2]_i_69_n_0\,
      O => \red_reg[2]_i_30_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_70_n_0\,
      I1 => \red[2]_i_71_n_0\,
      O => \red_reg[2]_i_31_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_72_n_0\,
      I1 => \red[2]_i_73_n_0\,
      O => \red_reg[2]_i_32_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_74_n_0\,
      I1 => \red[2]_i_75_n_0\,
      O => \red_reg[2]_i_33_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_76_n_0\,
      I1 => \red[2]_i_77_n_0\,
      O => \red_reg[2]_i_34_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_78_n_0\,
      I1 => \red[2]_i_79_n_0\,
      O => \red_reg[2]_i_35_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_80_n_0\,
      I1 => \red[2]_i_81_n_0\,
      O => \red_reg[2]_i_36_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_82_n_0\,
      I1 => \red[2]_i_83_n_0\,
      O => \red_reg[2]_i_37_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_84_n_0\,
      I1 => \red[2]_i_85_n_0\,
      O => \red_reg[2]_i_38_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_86_n_0\,
      I1 => \red[2]_i_87_n_0\,
      O => \red_reg[2]_i_39_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_88_n_0\,
      I1 => \red[2]_i_89_n_0\,
      O => \red_reg[2]_i_40_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_90_n_0\,
      I1 => \red[2]_i_91_n_0\,
      O => \red_reg[2]_i_41_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_92_n_0\,
      I1 => \red[2]_i_93_n_0\,
      O => \red_reg[2]_i_42_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_94_n_0\,
      I1 => \red[2]_i_95_n_0\,
      O => \red_reg[2]_i_43_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_96_n_0\,
      I1 => \red[2]_i_97_n_0\,
      O => \red_reg[2]_i_44_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_98_n_0\,
      I1 => \red[2]_i_99_n_0\,
      O => \red_reg[2]_i_45_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_100_n_0\,
      I1 => \red[2]_i_101_n_0\,
      O => \red_reg[2]_i_46_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_102_n_0\,
      I1 => \red[2]_i_103_n_0\,
      O => \red_reg[2]_i_47_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_104_n_0\,
      I1 => \red[2]_i_105_n_0\,
      O => \red_reg[2]_i_48_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_106_n_0\,
      I1 => \red[2]_i_107_n_0\,
      O => \red_reg[2]_i_49_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_108_n_0\,
      I1 => \red[2]_i_109_n_0\,
      O => \red_reg[2]_i_50_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_110_n_0\,
      I1 => \red[2]_i_111_n_0\,
      O => \red_reg[2]_i_51_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_112_n_0\,
      I1 => \red[2]_i_113_n_0\,
      O => \red_reg[2]_i_52_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_114_n_0\,
      I1 => \red[2]_i_115_n_0\,
      O => \red_reg[2]_i_53_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_116_n_0\,
      I1 => \red[2]_i_117_n_0\,
      O => \red_reg[2]_i_54_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[2]_i_118_n_0\,
      I1 => \red[2]_i_119_n_0\,
      O => \red_reg[2]_i_55_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[2]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_24_n_0\,
      I1 => \red_reg[2]_i_25_n_0\,
      O => \red_reg[2]_i_8_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[2]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[2]_i_26_n_0\,
      I1 => \red_reg[2]_i_27_n_0\,
      O => \red_reg[2]_i_9_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => p_1_in(3),
      Q => red(3),
      R => SR(0)
    );
\red_reg[3]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_28_n_0\,
      I1 => \red_reg[3]_i_29_n_0\,
      O => \red_reg[3]_i_12_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_30_n_0\,
      I1 => \red_reg[3]_i_31_n_0\,
      O => \red_reg[3]_i_13_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_32_n_0\,
      I1 => \red_reg[3]_i_33_n_0\,
      O => \red_reg[3]_i_14_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_34_n_0\,
      I1 => \red_reg[3]_i_35_n_0\,
      O => \red_reg[3]_i_15_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_36_n_0\,
      I1 => \red_reg[3]_i_37_n_0\,
      O => \red_reg[3]_i_16_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_38_n_0\,
      I1 => \red_reg[3]_i_39_n_0\,
      O => \red_reg[3]_i_17_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_40_n_0\,
      I1 => \red_reg[3]_i_41_n_0\,
      O => \red_reg[3]_i_18_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_42_n_0\,
      I1 => \red_reg[3]_i_43_n_0\,
      O => \red_reg[3]_i_19_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_5_n_0\,
      I1 => \red_reg[3]_i_6_n_0\,
      O => p_1_in(3),
      S => \blue_reg[0]_0\(3)
    );
\red_reg[3]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_44_n_0\,
      I1 => \red_reg[3]_i_45_n_0\,
      O => \red_reg[3]_i_20_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_46_n_0\,
      I1 => \red_reg[3]_i_47_n_0\,
      O => \red_reg[3]_i_21_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_48_n_0\,
      I1 => \red_reg[3]_i_49_n_0\,
      O => \red_reg[3]_i_22_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_50_n_0\,
      I1 => \red_reg[3]_i_51_n_0\,
      O => \red_reg[3]_i_23_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_52_n_0\,
      I1 => \red_reg[3]_i_53_n_0\,
      O => \red_reg[3]_i_24_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_54_n_0\,
      I1 => \red_reg[3]_i_55_n_0\,
      O => \red_reg[3]_i_25_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_56_n_0\,
      I1 => \red_reg[3]_i_57_n_0\,
      O => \red_reg[3]_i_26_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \red_reg[3]_i_58_n_0\,
      I1 => \red_reg[3]_i_59_n_0\,
      O => \red_reg[3]_i_27_n_0\,
      S => \red[3]_i_11_0\
    );
\red_reg[3]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_60_n_0\,
      I1 => \red[3]_i_61_n_0\,
      O => \red_reg[3]_i_28_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_62_n_0\,
      I1 => \red[3]_i_63_n_0\,
      O => \red_reg[3]_i_29_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_64_n_0\,
      I1 => \red[3]_i_65_n_0\,
      O => \red_reg[3]_i_30_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_66_n_0\,
      I1 => \red[3]_i_67_n_0\,
      O => \red_reg[3]_i_31_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_68_n_0\,
      I1 => \red[3]_i_69_n_0\,
      O => \red_reg[3]_i_32_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_70_n_0\,
      I1 => \red[3]_i_71_n_0\,
      O => \red_reg[3]_i_33_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_72_n_0\,
      I1 => \red[3]_i_73_n_0\,
      O => \red_reg[3]_i_34_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_74_n_0\,
      I1 => \red[3]_i_75_n_0\,
      O => \red_reg[3]_i_35_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_76_n_0\,
      I1 => \red[3]_i_77_n_0\,
      O => \red_reg[3]_i_36_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_78_n_0\,
      I1 => \red[3]_i_79_n_0\,
      O => \red_reg[3]_i_37_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_80_n_0\,
      I1 => \red[3]_i_81_n_0\,
      O => \red_reg[3]_i_38_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_82_n_0\,
      I1 => \red[3]_i_83_n_0\,
      O => \red_reg[3]_i_39_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_84_n_0\,
      I1 => \red[3]_i_85_n_0\,
      O => \red_reg[3]_i_40_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_86_n_0\,
      I1 => \red[3]_i_87_n_0\,
      O => \red_reg[3]_i_41_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_88_n_0\,
      I1 => \red[3]_i_89_n_0\,
      O => \red_reg[3]_i_42_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_90_n_0\,
      I1 => \red[3]_i_91_n_0\,
      O => \red_reg[3]_i_43_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_92_n_0\,
      I1 => \red[3]_i_93_n_0\,
      O => \red_reg[3]_i_44_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_94_n_0\,
      I1 => \red[3]_i_95_n_0\,
      O => \red_reg[3]_i_45_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_96_n_0\,
      I1 => \red[3]_i_97_n_0\,
      O => \red_reg[3]_i_46_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_98_n_0\,
      I1 => \red[3]_i_99_n_0\,
      O => \red_reg[3]_i_47_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_100_n_0\,
      I1 => \red[3]_i_101_n_0\,
      O => \red_reg[3]_i_48_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_102_n_0\,
      I1 => \red[3]_i_103_n_0\,
      O => \red_reg[3]_i_49_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_8_n_0\,
      I1 => \red[3]_i_9_n_0\,
      O => \red_reg[3]_i_5_n_0\,
      S => \blue_reg[0]_0\(2)
    );
\red_reg[3]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_104_n_0\,
      I1 => \red[3]_i_105_n_0\,
      O => \red_reg[3]_i_50_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_106_n_0\,
      I1 => \red[3]_i_107_n_0\,
      O => \red_reg[3]_i_51_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_108_n_0\,
      I1 => \red[3]_i_109_n_0\,
      O => \red_reg[3]_i_52_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_110_n_0\,
      I1 => \red[3]_i_111_n_0\,
      O => \red_reg[3]_i_53_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_112_n_0\,
      I1 => \red[3]_i_113_n_0\,
      O => \red_reg[3]_i_54_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_114_n_0\,
      I1 => \red[3]_i_115_n_0\,
      O => \red_reg[3]_i_55_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_116_n_0\,
      I1 => \red[3]_i_117_n_0\,
      O => \red_reg[3]_i_56_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_118_n_0\,
      I1 => \red[3]_i_119_n_0\,
      O => \red_reg[3]_i_57_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_120_n_0\,
      I1 => \red[3]_i_121_n_0\,
      O => \red_reg[3]_i_58_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_122_n_0\,
      I1 => \red[3]_i_123_n_0\,
      O => \red_reg[3]_i_59_n_0\,
      S => \red_reg[3]_i_24_0\
    );
\red_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \red[3]_i_10_n_0\,
      I1 => \red[3]_i_11_n_0\,
      O => \red_reg[3]_i_6_n_0\,
      S => \blue_reg[0]_0\(2)
    );
vga_memory_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_0_63_0_2_n_0,
      DOB => vga_memory_reg_0_63_0_2_n_1,
      DOC => vga_memory_reg_0_63_0_2_n_2,
      DOD => NLW_vga_memory_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_0_63_0_2_i_1_n_0
    );
vga_memory_reg_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(22),
      I5 => Q(23),
      O => vga_memory_reg_0_63_0_2_i_1_n_0
    );
vga_memory_reg_0_63_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      I2 => Q(18),
      I3 => Q(19),
      O => vga_memory_reg_0_63_0_2_i_2_n_0
    );
vga_memory_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1) => \green[1]_i_67_0\(1),
      ADDRA(0) => \red[0]_i_105_0\(0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1) => \green[1]_i_67_0\(1),
      ADDRB(0) => \red[0]_i_105_0\(0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1) => \green[1]_i_67_0\(1),
      ADDRC(0) => \red[0]_i_105_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_0_63_3_5_n_0,
      DOB => vga_memory_reg_0_63_3_5_n_1,
      DOC => vga_memory_reg_0_63_3_5_n_2,
      DOD => NLW_vga_memory_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_0_63_0_2_i_1_n_0
    );
vga_memory_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_0_63_6_8_n_0,
      DOB => vga_memory_reg_0_63_6_8_n_1,
      DOC => vga_memory_reg_0_63_6_8_n_2,
      DOD => NLW_vga_memory_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_0_63_0_2_i_1_n_0
    );
vga_memory_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_0_63_9_11_n_0,
      DOB => vga_memory_reg_0_63_9_11_n_1,
      DOC => vga_memory_reg_0_63_9_11_n_2,
      DOD => NLW_vga_memory_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_0_63_0_2_i_1_n_0
    );
vga_memory_reg_10048_10111_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_103_0\(0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_103_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10048_10111_0_2_n_0,
      DOB => vga_memory_reg_10048_10111_0_2_n_1,
      DOC => vga_memory_reg_10048_10111_0_2_n_2,
      DOD => NLW_vga_memory_reg_10048_10111_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10048_10111_0_2_i_1_n_0
    );
vga_memory_reg_10048_10111_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_1856_1919_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(23),
      I4 => Q(25),
      I5 => Q(26),
      O => vga_memory_reg_10048_10111_0_2_i_1_n_0
    );
vga_memory_reg_10048_10111_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10048_10111_3_5_n_0,
      DOB => vga_memory_reg_10048_10111_3_5_n_1,
      DOC => vga_memory_reg_10048_10111_3_5_n_2,
      DOD => NLW_vga_memory_reg_10048_10111_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10048_10111_0_2_i_1_n_0
    );
vga_memory_reg_10048_10111_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10048_10111_6_8_n_0,
      DOB => vga_memory_reg_10048_10111_6_8_n_1,
      DOC => vga_memory_reg_10048_10111_6_8_n_2,
      DOD => NLW_vga_memory_reg_10048_10111_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10048_10111_0_2_i_1_n_0
    );
vga_memory_reg_10048_10111_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10048_10111_9_11_n_0,
      DOB => vga_memory_reg_10048_10111_9_11_n_1,
      DOC => vga_memory_reg_10048_10111_9_11_n_2,
      DOD => NLW_vga_memory_reg_10048_10111_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10048_10111_0_2_i_1_n_0
    );
vga_memory_reg_10112_10175_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10112_10175_0_2_n_0,
      DOB => vga_memory_reg_10112_10175_0_2_n_1,
      DOC => vga_memory_reg_10112_10175_0_2_n_2,
      DOD => NLW_vga_memory_reg_10112_10175_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10112_10175_0_2_i_1_n_0
    );
vga_memory_reg_10112_10175_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_1920_1983_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(23),
      I4 => Q(25),
      I5 => Q(26),
      O => vga_memory_reg_10112_10175_0_2_i_1_n_0
    );
vga_memory_reg_10112_10175_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10112_10175_3_5_n_0,
      DOB => vga_memory_reg_10112_10175_3_5_n_1,
      DOC => vga_memory_reg_10112_10175_3_5_n_2,
      DOD => NLW_vga_memory_reg_10112_10175_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10112_10175_0_2_i_1_n_0
    );
vga_memory_reg_10112_10175_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10112_10175_6_8_n_0,
      DOB => vga_memory_reg_10112_10175_6_8_n_1,
      DOC => vga_memory_reg_10112_10175_6_8_n_2,
      DOD => NLW_vga_memory_reg_10112_10175_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10112_10175_0_2_i_1_n_0
    );
vga_memory_reg_10112_10175_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10112_10175_9_11_n_0,
      DOB => vga_memory_reg_10112_10175_9_11_n_1,
      DOC => vga_memory_reg_10112_10175_9_11_n_2,
      DOD => NLW_vga_memory_reg_10112_10175_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10112_10175_0_2_i_1_n_0
    );
vga_memory_reg_10176_10239_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10176_10239_0_2_n_0,
      DOB => vga_memory_reg_10176_10239_0_2_n_1,
      DOC => vga_memory_reg_10176_10239_0_2_n_2,
      DOD => NLW_vga_memory_reg_10176_10239_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10176_10239_0_2_i_1_n_0
    );
vga_memory_reg_10176_10239_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(23),
      I4 => Q(22),
      I5 => Q(25),
      O => vga_memory_reg_10176_10239_0_2_i_1_n_0
    );
vga_memory_reg_10176_10239_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10176_10239_3_5_n_0,
      DOB => vga_memory_reg_10176_10239_3_5_n_1,
      DOC => vga_memory_reg_10176_10239_3_5_n_2,
      DOD => NLW_vga_memory_reg_10176_10239_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10176_10239_0_2_i_1_n_0
    );
vga_memory_reg_10176_10239_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10176_10239_6_8_n_0,
      DOB => vga_memory_reg_10176_10239_6_8_n_1,
      DOC => vga_memory_reg_10176_10239_6_8_n_2,
      DOD => NLW_vga_memory_reg_10176_10239_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10176_10239_0_2_i_1_n_0
    );
vga_memory_reg_10176_10239_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10176_10239_9_11_n_0,
      DOB => vga_memory_reg_10176_10239_9_11_n_1,
      DOC => vga_memory_reg_10176_10239_9_11_n_2,
      DOD => NLW_vga_memory_reg_10176_10239_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10176_10239_0_2_i_1_n_0
    );
vga_memory_reg_10240_10303_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10240_10303_0_2_n_0,
      DOB => vga_memory_reg_10240_10303_0_2_n_1,
      DOC => vga_memory_reg_10240_10303_0_2_n_2,
      DOD => NLW_vga_memory_reg_10240_10303_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10240_10303_0_2_i_1_n_0
    );
vga_memory_reg_10240_10303_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(25),
      I4 => Q(22),
      I5 => Q(24),
      O => vga_memory_reg_10240_10303_0_2_i_1_n_0
    );
vga_memory_reg_10240_10303_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1) => \green[1]_i_116_0\(1),
      ADDRA(0) => \green[1]_i_98_0\(0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1) => \green[1]_i_116_0\(1),
      ADDRB(0) => \green[1]_i_98_0\(0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1) => \green[1]_i_116_0\(1),
      ADDRC(0) => \green[1]_i_98_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10240_10303_3_5_n_0,
      DOB => vga_memory_reg_10240_10303_3_5_n_1,
      DOC => vga_memory_reg_10240_10303_3_5_n_2,
      DOD => NLW_vga_memory_reg_10240_10303_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10240_10303_0_2_i_1_n_0
    );
vga_memory_reg_10240_10303_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10240_10303_6_8_n_0,
      DOB => vga_memory_reg_10240_10303_6_8_n_1,
      DOC => vga_memory_reg_10240_10303_6_8_n_2,
      DOD => NLW_vga_memory_reg_10240_10303_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10240_10303_0_2_i_1_n_0
    );
vga_memory_reg_10240_10303_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10240_10303_9_11_n_0,
      DOB => vga_memory_reg_10240_10303_9_11_n_1,
      DOC => vga_memory_reg_10240_10303_9_11_n_2,
      DOD => NLW_vga_memory_reg_10240_10303_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10240_10303_0_2_i_1_n_0
    );
vga_memory_reg_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => ADDRB(5 downto 4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 4) => ADDRB(5 downto 4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 4) => ADDRB(5 downto 4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1024_1087_0_2_n_0,
      DOB => vga_memory_reg_1024_1087_0_2_n_1,
      DOC => vga_memory_reg_1024_1087_0_2_n_2,
      DOD => NLW_vga_memory_reg_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1024_1087_0_2_i_1_n_0
    );
vga_memory_reg_1024_1087_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(22),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_1024_1087_0_2_i_1_n_0
    );
vga_memory_reg_1024_1087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1024_1087_3_5_n_0,
      DOB => vga_memory_reg_1024_1087_3_5_n_1,
      DOC => vga_memory_reg_1024_1087_3_5_n_2,
      DOD => NLW_vga_memory_reg_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1024_1087_0_2_i_1_n_0
    );
vga_memory_reg_1024_1087_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1024_1087_6_8_n_0,
      DOB => vga_memory_reg_1024_1087_6_8_n_1,
      DOC => vga_memory_reg_1024_1087_6_8_n_2,
      DOD => NLW_vga_memory_reg_1024_1087_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1024_1087_0_2_i_1_n_0
    );
vga_memory_reg_1024_1087_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_0\(3),
      ADDRB(2) => \red[3]_i_74_0\(2),
      ADDRB(1) => \red[3]_i_60_0\(1),
      ADDRB(0) => \red[3]_i_74_0\(0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2) => \red[3]_i_74_0\(2),
      ADDRC(1) => \red[3]_i_60_0\(1),
      ADDRC(0) => \red[3]_i_74_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1024_1087_9_11_n_0,
      DOB => vga_memory_reg_1024_1087_9_11_n_1,
      DOC => vga_memory_reg_1024_1087_9_11_n_2,
      DOD => NLW_vga_memory_reg_1024_1087_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1024_1087_0_2_i_1_n_0
    );
vga_memory_reg_10304_10367_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10304_10367_0_2_n_0,
      DOB => vga_memory_reg_10304_10367_0_2_n_1,
      DOC => vga_memory_reg_10304_10367_0_2_n_2,
      DOD => NLW_vga_memory_reg_10304_10367_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10304_10367_0_2_i_1_n_0
    );
vga_memory_reg_10304_10367_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_64_127_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(25),
      I4 => Q(18),
      I5 => Q(24),
      O => vga_memory_reg_10304_10367_0_2_i_1_n_0
    );
vga_memory_reg_10304_10367_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1) => \green[1]_i_116_0\(1),
      ADDRA(0) => \green[1]_i_98_0\(0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1) => \green[1]_i_116_0\(1),
      ADDRB(0) => \green[1]_i_98_0\(0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1) => \green[1]_i_116_0\(1),
      ADDRC(0) => \green[1]_i_98_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10304_10367_3_5_n_0,
      DOB => vga_memory_reg_10304_10367_3_5_n_1,
      DOC => vga_memory_reg_10304_10367_3_5_n_2,
      DOD => NLW_vga_memory_reg_10304_10367_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10304_10367_0_2_i_1_n_0
    );
vga_memory_reg_10304_10367_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10304_10367_6_8_n_0,
      DOB => vga_memory_reg_10304_10367_6_8_n_1,
      DOC => vga_memory_reg_10304_10367_6_8_n_2,
      DOD => NLW_vga_memory_reg_10304_10367_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10304_10367_0_2_i_1_n_0
    );
vga_memory_reg_10304_10367_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10304_10367_9_11_n_0,
      DOB => vga_memory_reg_10304_10367_9_11_n_1,
      DOC => vga_memory_reg_10304_10367_9_11_n_2,
      DOD => NLW_vga_memory_reg_10304_10367_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10304_10367_0_2_i_1_n_0
    );
vga_memory_reg_10368_10431_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10368_10431_0_2_n_0,
      DOB => vga_memory_reg_10368_10431_0_2_n_1,
      DOC => vga_memory_reg_10368_10431_0_2_n_2,
      DOD => NLW_vga_memory_reg_10368_10431_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10368_10431_0_2_i_1_n_0
    );
vga_memory_reg_10368_10431_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_128_191_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(25),
      I4 => Q(19),
      I5 => Q(24),
      O => vga_memory_reg_10368_10431_0_2_i_1_n_0
    );
vga_memory_reg_10368_10431_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10368_10431_3_5_n_0,
      DOB => vga_memory_reg_10368_10431_3_5_n_1,
      DOC => vga_memory_reg_10368_10431_3_5_n_2,
      DOD => NLW_vga_memory_reg_10368_10431_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10368_10431_0_2_i_1_n_0
    );
vga_memory_reg_10368_10431_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10368_10431_6_8_n_0,
      DOB => vga_memory_reg_10368_10431_6_8_n_1,
      DOC => vga_memory_reg_10368_10431_6_8_n_2,
      DOD => NLW_vga_memory_reg_10368_10431_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10368_10431_0_2_i_1_n_0
    );
vga_memory_reg_10368_10431_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10368_10431_9_11_n_0,
      DOB => vga_memory_reg_10368_10431_9_11_n_1,
      DOC => vga_memory_reg_10368_10431_9_11_n_2,
      DOD => NLW_vga_memory_reg_10368_10431_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10368_10431_0_2_i_1_n_0
    );
vga_memory_reg_10432_10495_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10432_10495_0_2_n_0,
      DOB => vga_memory_reg_10432_10495_0_2_n_1,
      DOC => vga_memory_reg_10432_10495_0_2_n_2,
      DOD => NLW_vga_memory_reg_10432_10495_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10432_10495_0_2_i_1_n_0
    );
vga_memory_reg_10432_10495_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_10432_10495_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(21),
      I4 => Q(22),
      I5 => vga_memory_reg_2752_2815_0_2_i_2_n_0,
      O => vga_memory_reg_10432_10495_0_2_i_1_n_0
    );
vga_memory_reg_10432_10495_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(25),
      I1 => Q(23),
      O => vga_memory_reg_10432_10495_0_2_i_2_n_0
    );
vga_memory_reg_10432_10495_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_116_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_116_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_116_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10432_10495_3_5_n_0,
      DOB => vga_memory_reg_10432_10495_3_5_n_1,
      DOC => vga_memory_reg_10432_10495_3_5_n_2,
      DOD => NLW_vga_memory_reg_10432_10495_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10432_10495_0_2_i_1_n_0
    );
vga_memory_reg_10432_10495_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10432_10495_6_8_n_0,
      DOB => vga_memory_reg_10432_10495_6_8_n_1,
      DOC => vga_memory_reg_10432_10495_6_8_n_2,
      DOD => NLW_vga_memory_reg_10432_10495_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10432_10495_0_2_i_1_n_0
    );
vga_memory_reg_10432_10495_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10432_10495_9_11_n_0,
      DOB => vga_memory_reg_10432_10495_9_11_n_1,
      DOC => vga_memory_reg_10432_10495_9_11_n_2,
      DOD => NLW_vga_memory_reg_10432_10495_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10432_10495_0_2_i_1_n_0
    );
vga_memory_reg_10496_10559_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10496_10559_0_2_n_0,
      DOB => vga_memory_reg_10496_10559_0_2_n_1,
      DOC => vga_memory_reg_10496_10559_0_2_n_2,
      DOD => NLW_vga_memory_reg_10496_10559_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10496_10559_0_2_i_1_n_0
    );
vga_memory_reg_10496_10559_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_256_319_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(25),
      I4 => Q(20),
      I5 => Q(24),
      O => vga_memory_reg_10496_10559_0_2_i_1_n_0
    );
vga_memory_reg_10496_10559_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 1) => \green[1]_i_116_0\(2 downto 1),
      ADDRA(0) => \green[1]_i_98_0\(0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 1) => \green[1]_i_116_0\(2 downto 1),
      ADDRB(0) => \green[1]_i_98_0\(0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 1) => \green[1]_i_116_0\(2 downto 1),
      ADDRC(0) => \green[1]_i_98_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10496_10559_3_5_n_0,
      DOB => vga_memory_reg_10496_10559_3_5_n_1,
      DOC => vga_memory_reg_10496_10559_3_5_n_2,
      DOD => NLW_vga_memory_reg_10496_10559_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10496_10559_0_2_i_1_n_0
    );
vga_memory_reg_10496_10559_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10496_10559_6_8_n_0,
      DOB => vga_memory_reg_10496_10559_6_8_n_1,
      DOC => vga_memory_reg_10496_10559_6_8_n_2,
      DOD => NLW_vga_memory_reg_10496_10559_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10496_10559_0_2_i_1_n_0
    );
vga_memory_reg_10496_10559_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10496_10559_9_11_n_0,
      DOB => vga_memory_reg_10496_10559_9_11_n_1,
      DOC => vga_memory_reg_10496_10559_9_11_n_2,
      DOD => NLW_vga_memory_reg_10496_10559_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10496_10559_0_2_i_1_n_0
    );
vga_memory_reg_10560_10623_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10560_10623_0_2_n_0,
      DOB => vga_memory_reg_10560_10623_0_2_n_1,
      DOC => vga_memory_reg_10560_10623_0_2_n_2,
      DOD => NLW_vga_memory_reg_10560_10623_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10560_10623_0_2_i_1_n_0
    );
vga_memory_reg_10560_10623_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_10432_10495_0_2_i_2_n_0,
      I2 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(22),
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_10560_10623_0_2_i_1_n_0
    );
vga_memory_reg_10560_10623_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 1) => \green[1]_i_116_0\(2 downto 1),
      ADDRA(0) => \green[1]_i_98_0\(0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 1) => \green[1]_i_116_0\(2 downto 1),
      ADDRB(0) => \green[1]_i_98_0\(0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 1) => \green[1]_i_116_0\(2 downto 1),
      ADDRC(0) => \green[1]_i_98_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10560_10623_3_5_n_0,
      DOB => vga_memory_reg_10560_10623_3_5_n_1,
      DOC => vga_memory_reg_10560_10623_3_5_n_2,
      DOD => NLW_vga_memory_reg_10560_10623_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10560_10623_0_2_i_1_n_0
    );
vga_memory_reg_10560_10623_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10560_10623_6_8_n_0,
      DOB => vga_memory_reg_10560_10623_6_8_n_1,
      DOC => vga_memory_reg_10560_10623_6_8_n_2,
      DOD => NLW_vga_memory_reg_10560_10623_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10560_10623_0_2_i_1_n_0
    );
vga_memory_reg_10560_10623_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10560_10623_9_11_n_0,
      DOB => vga_memory_reg_10560_10623_9_11_n_1,
      DOC => vga_memory_reg_10560_10623_9_11_n_2,
      DOD => NLW_vga_memory_reg_10560_10623_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10560_10623_0_2_i_1_n_0
    );
vga_memory_reg_10624_10687_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10624_10687_0_2_n_0,
      DOB => vga_memory_reg_10624_10687_0_2_n_1,
      DOC => vga_memory_reg_10624_10687_0_2_n_2,
      DOD => NLW_vga_memory_reg_10624_10687_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10624_10687_0_2_i_1_n_0
    );
vga_memory_reg_10624_10687_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_10432_10495_0_2_i_2_n_0,
      I2 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(22),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_10624_10687_0_2_i_1_n_0
    );
vga_memory_reg_10624_10687_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 1) => \green[1]_i_116_0\(2 downto 1),
      ADDRC(0) => \green[1]_i_98_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10624_10687_3_5_n_0,
      DOB => vga_memory_reg_10624_10687_3_5_n_1,
      DOC => vga_memory_reg_10624_10687_3_5_n_2,
      DOD => NLW_vga_memory_reg_10624_10687_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10624_10687_0_2_i_1_n_0
    );
vga_memory_reg_10624_10687_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10624_10687_6_8_n_0,
      DOB => vga_memory_reg_10624_10687_6_8_n_1,
      DOC => vga_memory_reg_10624_10687_6_8_n_2,
      DOD => NLW_vga_memory_reg_10624_10687_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10624_10687_0_2_i_1_n_0
    );
vga_memory_reg_10624_10687_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10624_10687_9_11_n_0,
      DOB => vga_memory_reg_10624_10687_9_11_n_1,
      DOC => vga_memory_reg_10624_10687_9_11_n_2,
      DOD => NLW_vga_memory_reg_10624_10687_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10624_10687_0_2_i_1_n_0
    );
vga_memory_reg_10688_10751_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10688_10751_0_2_n_0,
      DOB => vga_memory_reg_10688_10751_0_2_n_1,
      DOC => vga_memory_reg_10688_10751_0_2_n_2,
      DOD => NLW_vga_memory_reg_10688_10751_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10688_10751_0_2_i_1_n_0
    );
vga_memory_reg_10688_10751_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(24),
      I1 => Q(20),
      I2 => Q(23),
      I3 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I4 => vga_memory_reg_6592_6655_0_2_i_2_n_0,
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_10688_10751_0_2_i_1_n_0
    );
vga_memory_reg_10688_10751_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      O => vga_memory_reg_10688_10751_0_2_i_2_n_0
    );
vga_memory_reg_10688_10751_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10688_10751_3_5_n_0,
      DOB => vga_memory_reg_10688_10751_3_5_n_1,
      DOC => vga_memory_reg_10688_10751_3_5_n_2,
      DOD => NLW_vga_memory_reg_10688_10751_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10688_10751_0_2_i_1_n_0
    );
vga_memory_reg_10688_10751_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10688_10751_6_8_n_0,
      DOB => vga_memory_reg_10688_10751_6_8_n_1,
      DOC => vga_memory_reg_10688_10751_6_8_n_2,
      DOD => NLW_vga_memory_reg_10688_10751_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10688_10751_0_2_i_1_n_0
    );
vga_memory_reg_10688_10751_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10688_10751_9_11_n_0,
      DOB => vga_memory_reg_10688_10751_9_11_n_1,
      DOC => vga_memory_reg_10688_10751_9_11_n_2,
      DOD => NLW_vga_memory_reg_10688_10751_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10688_10751_0_2_i_1_n_0
    );
vga_memory_reg_10752_10815_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10752_10815_0_2_n_0,
      DOB => vga_memory_reg_10752_10815_0_2_n_1,
      DOC => vga_memory_reg_10752_10815_0_2_n_2,
      DOD => NLW_vga_memory_reg_10752_10815_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10752_10815_0_2_i_1_n_0
    );
vga_memory_reg_10752_10815_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_512_575_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(25),
      I4 => Q(21),
      I5 => Q(24),
      O => vga_memory_reg_10752_10815_0_2_i_1_n_0
    );
vga_memory_reg_10752_10815_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10752_10815_3_5_n_0,
      DOB => vga_memory_reg_10752_10815_3_5_n_1,
      DOC => vga_memory_reg_10752_10815_3_5_n_2,
      DOD => NLW_vga_memory_reg_10752_10815_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10752_10815_0_2_i_1_n_0
    );
vga_memory_reg_10752_10815_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_93_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_119_0\(1),
      ADDRB(0) => \red[0]_i_93_0\(0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_93_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_119_0\(1),
      ADDRC(0) => \red[0]_i_93_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10752_10815_6_8_n_0,
      DOB => vga_memory_reg_10752_10815_6_8_n_1,
      DOC => vga_memory_reg_10752_10815_6_8_n_2,
      DOD => NLW_vga_memory_reg_10752_10815_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10752_10815_0_2_i_1_n_0
    );
vga_memory_reg_10752_10815_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10752_10815_9_11_n_0,
      DOB => vga_memory_reg_10752_10815_9_11_n_1,
      DOC => vga_memory_reg_10752_10815_9_11_n_2,
      DOD => NLW_vga_memory_reg_10752_10815_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10752_10815_0_2_i_1_n_0
    );
vga_memory_reg_10816_10879_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10816_10879_0_2_n_0,
      DOB => vga_memory_reg_10816_10879_0_2_n_1,
      DOC => vga_memory_reg_10816_10879_0_2_n_2,
      DOD => NLW_vga_memory_reg_10816_10879_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10816_10879_0_2_i_1_n_0
    );
vga_memory_reg_10816_10879_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_10432_10495_0_2_i_2_n_0,
      I2 => vga_memory_reg_5696_5759_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(22),
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_10816_10879_0_2_i_1_n_0
    );
vga_memory_reg_10816_10879_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10816_10879_3_5_n_0,
      DOB => vga_memory_reg_10816_10879_3_5_n_1,
      DOC => vga_memory_reg_10816_10879_3_5_n_2,
      DOD => NLW_vga_memory_reg_10816_10879_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10816_10879_0_2_i_1_n_0
    );
vga_memory_reg_10816_10879_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10816_10879_6_8_n_0,
      DOB => vga_memory_reg_10816_10879_6_8_n_1,
      DOC => vga_memory_reg_10816_10879_6_8_n_2,
      DOD => NLW_vga_memory_reg_10816_10879_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10816_10879_0_2_i_1_n_0
    );
vga_memory_reg_10816_10879_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10816_10879_9_11_n_0,
      DOB => vga_memory_reg_10816_10879_9_11_n_1,
      DOC => vga_memory_reg_10816_10879_9_11_n_2,
      DOD => NLW_vga_memory_reg_10816_10879_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10816_10879_0_2_i_1_n_0
    );
vga_memory_reg_10880_10943_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10880_10943_0_2_n_0,
      DOB => vga_memory_reg_10880_10943_0_2_n_1,
      DOC => vga_memory_reg_10880_10943_0_2_n_2,
      DOD => NLW_vga_memory_reg_10880_10943_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10880_10943_0_2_i_1_n_0
    );
vga_memory_reg_10880_10943_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_10432_10495_0_2_i_2_n_0,
      I2 => vga_memory_reg_704_767_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(22),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_10880_10943_0_2_i_1_n_0
    );
vga_memory_reg_10880_10943_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10880_10943_3_5_n_0,
      DOB => vga_memory_reg_10880_10943_3_5_n_1,
      DOC => vga_memory_reg_10880_10943_3_5_n_2,
      DOD => NLW_vga_memory_reg_10880_10943_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10880_10943_0_2_i_1_n_0
    );
vga_memory_reg_10880_10943_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10880_10943_6_8_n_0,
      DOB => vga_memory_reg_10880_10943_6_8_n_1,
      DOC => vga_memory_reg_10880_10943_6_8_n_2,
      DOD => NLW_vga_memory_reg_10880_10943_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10880_10943_0_2_i_1_n_0
    );
vga_memory_reg_10880_10943_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10880_10943_9_11_n_0,
      DOB => vga_memory_reg_10880_10943_9_11_n_1,
      DOC => vga_memory_reg_10880_10943_9_11_n_2,
      DOD => NLW_vga_memory_reg_10880_10943_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10880_10943_0_2_i_1_n_0
    );
vga_memory_reg_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => ADDRB(5 downto 4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 4) => ADDRB(5 downto 4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 4) => ADDRB(5 downto 4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1088_1151_0_2_n_0,
      DOB => vga_memory_reg_1088_1151_0_2_n_1,
      DOC => vga_memory_reg_1088_1151_0_2_n_2,
      DOD => NLW_vga_memory_reg_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1088_1151_0_2_i_1_n_0
    );
vga_memory_reg_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_1088_1151_0_2_i_2_n_0,
      I2 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I3 => Q(18),
      I4 => Q(22),
      I5 => vga_memory_reg_192_255_0_2_i_4_n_0,
      O => vga_memory_reg_1088_1151_0_2_i_1_n_0
    );
vga_memory_reg_1088_1151_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => vga_memory_reg_1088_1151_0_2_i_2_n_0
    );
vga_memory_reg_1088_1151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1088_1151_3_5_n_0,
      DOB => vga_memory_reg_1088_1151_3_5_n_1,
      DOC => vga_memory_reg_1088_1151_3_5_n_2,
      DOD => NLW_vga_memory_reg_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1088_1151_0_2_i_1_n_0
    );
vga_memory_reg_1088_1151_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1088_1151_6_8_n_0,
      DOB => vga_memory_reg_1088_1151_6_8_n_1,
      DOC => vga_memory_reg_1088_1151_6_8_n_2,
      DOD => NLW_vga_memory_reg_1088_1151_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1088_1151_0_2_i_1_n_0
    );
vga_memory_reg_1088_1151_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1088_1151_9_11_n_0,
      DOB => vga_memory_reg_1088_1151_9_11_n_1,
      DOC => vga_memory_reg_1088_1151_9_11_n_2,
      DOD => NLW_vga_memory_reg_1088_1151_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1088_1151_0_2_i_1_n_0
    );
vga_memory_reg_10944_11007_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10944_11007_0_2_n_0,
      DOB => vga_memory_reg_10944_11007_0_2_n_1,
      DOC => vga_memory_reg_10944_11007_0_2_n_2,
      DOD => NLW_vga_memory_reg_10944_11007_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10944_11007_0_2_i_1_n_0
    );
vga_memory_reg_10944_11007_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_2816_2879_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(20),
      I4 => Q(22),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_10944_11007_0_2_i_1_n_0
    );
vga_memory_reg_10944_11007_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10944_11007_3_5_n_0,
      DOB => vga_memory_reg_10944_11007_3_5_n_1,
      DOC => vga_memory_reg_10944_11007_3_5_n_2,
      DOD => NLW_vga_memory_reg_10944_11007_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10944_11007_0_2_i_1_n_0
    );
vga_memory_reg_10944_11007_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_10944_11007_6_8_n_0,
      DOB => vga_memory_reg_10944_11007_6_8_n_1,
      DOC => vga_memory_reg_10944_11007_6_8_n_2,
      DOD => NLW_vga_memory_reg_10944_11007_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10944_11007_0_2_i_1_n_0
    );
vga_memory_reg_10944_11007_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_10944_11007_9_11_n_0,
      DOB => vga_memory_reg_10944_11007_9_11_n_1,
      DOC => vga_memory_reg_10944_11007_9_11_n_2,
      DOD => NLW_vga_memory_reg_10944_11007_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_10944_11007_0_2_i_1_n_0
    );
vga_memory_reg_11008_11071_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11008_11071_0_2_n_0,
      DOB => vga_memory_reg_11008_11071_0_2_n_1,
      DOC => vga_memory_reg_11008_11071_0_2_n_2,
      DOD => NLW_vga_memory_reg_11008_11071_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11008_11071_0_2_i_1_n_0
    );
vga_memory_reg_11008_11071_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_10432_10495_0_2_i_2_n_0,
      I2 => vga_memory_reg_832_895_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(22),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_11008_11071_0_2_i_1_n_0
    );
vga_memory_reg_11008_11071_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11008_11071_3_5_n_0,
      DOB => vga_memory_reg_11008_11071_3_5_n_1,
      DOC => vga_memory_reg_11008_11071_3_5_n_2,
      DOD => NLW_vga_memory_reg_11008_11071_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11008_11071_0_2_i_1_n_0
    );
vga_memory_reg_11008_11071_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_93_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_119_0\(1),
      ADDRA(0) => \red[0]_i_93_0\(0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_93_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_119_0\(1),
      ADDRB(0) => \red[0]_i_93_0\(0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_93_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_119_0\(1),
      ADDRC(0) => \red[0]_i_93_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11008_11071_6_8_n_0,
      DOB => vga_memory_reg_11008_11071_6_8_n_1,
      DOC => vga_memory_reg_11008_11071_6_8_n_2,
      DOD => NLW_vga_memory_reg_11008_11071_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11008_11071_0_2_i_1_n_0
    );
vga_memory_reg_11008_11071_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11008_11071_9_11_n_0,
      DOB => vga_memory_reg_11008_11071_9_11_n_1,
      DOC => vga_memory_reg_11008_11071_9_11_n_2,
      DOD => NLW_vga_memory_reg_11008_11071_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11008_11071_0_2_i_1_n_0
    );
vga_memory_reg_11072_11135_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11072_11135_0_2_n_0,
      DOB => vga_memory_reg_11072_11135_0_2_n_1,
      DOC => vga_memory_reg_11072_11135_0_2_n_2,
      DOD => NLW_vga_memory_reg_11072_11135_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11072_11135_0_2_i_1_n_0
    );
vga_memory_reg_11072_11135_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_6976_7039_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(22),
      I4 => Q(25),
      I5 => Q(26),
      O => vga_memory_reg_11072_11135_0_2_i_1_n_0
    );
vga_memory_reg_11072_11135_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11072_11135_3_5_n_0,
      DOB => vga_memory_reg_11072_11135_3_5_n_1,
      DOC => vga_memory_reg_11072_11135_3_5_n_2,
      DOD => NLW_vga_memory_reg_11072_11135_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11072_11135_0_2_i_1_n_0
    );
vga_memory_reg_11072_11135_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 1) => \red[0]_i_119_0\(2 downto 1),
      ADDRB(0) => \red[0]_i_93_0\(0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 1) => \red[0]_i_119_0\(2 downto 1),
      ADDRC(0) => \red[0]_i_93_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11072_11135_6_8_n_0,
      DOB => vga_memory_reg_11072_11135_6_8_n_1,
      DOC => vga_memory_reg_11072_11135_6_8_n_2,
      DOD => NLW_vga_memory_reg_11072_11135_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11072_11135_0_2_i_1_n_0
    );
vga_memory_reg_11072_11135_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11072_11135_9_11_n_0,
      DOB => vga_memory_reg_11072_11135_9_11_n_1,
      DOC => vga_memory_reg_11072_11135_9_11_n_2,
      DOD => NLW_vga_memory_reg_11072_11135_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11072_11135_0_2_i_1_n_0
    );
vga_memory_reg_11136_11199_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11136_11199_0_2_n_0,
      DOB => vga_memory_reg_11136_11199_0_2_n_1,
      DOC => vga_memory_reg_11136_11199_0_2_n_2,
      DOD => NLW_vga_memory_reg_11136_11199_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11136_11199_0_2_i_1_n_0
    );
vga_memory_reg_11136_11199_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_7040_7103_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(22),
      I4 => Q(25),
      I5 => Q(26),
      O => vga_memory_reg_11136_11199_0_2_i_1_n_0
    );
vga_memory_reg_11136_11199_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11136_11199_3_5_n_0,
      DOB => vga_memory_reg_11136_11199_3_5_n_1,
      DOC => vga_memory_reg_11136_11199_3_5_n_2,
      DOD => NLW_vga_memory_reg_11136_11199_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11136_11199_0_2_i_1_n_0
    );
vga_memory_reg_11136_11199_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11136_11199_6_8_n_0,
      DOB => vga_memory_reg_11136_11199_6_8_n_1,
      DOC => vga_memory_reg_11136_11199_6_8_n_2,
      DOD => NLW_vga_memory_reg_11136_11199_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11136_11199_0_2_i_1_n_0
    );
vga_memory_reg_11136_11199_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11136_11199_9_11_n_0,
      DOB => vga_memory_reg_11136_11199_9_11_n_1,
      DOC => vga_memory_reg_11136_11199_9_11_n_2,
      DOD => NLW_vga_memory_reg_11136_11199_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11136_11199_0_2_i_1_n_0
    );
vga_memory_reg_11200_11263_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11200_11263_0_2_n_0,
      DOB => vga_memory_reg_11200_11263_0_2_n_1,
      DOC => vga_memory_reg_11200_11263_0_2_n_2,
      DOD => NLW_vga_memory_reg_11200_11263_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11200_11263_0_2_i_1_n_0
    );
vga_memory_reg_11200_11263_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(22),
      I4 => Q(23),
      I5 => Q(25),
      O => vga_memory_reg_11200_11263_0_2_i_1_n_0
    );
vga_memory_reg_11200_11263_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11200_11263_3_5_n_0,
      DOB => vga_memory_reg_11200_11263_3_5_n_1,
      DOC => vga_memory_reg_11200_11263_3_5_n_2,
      DOD => NLW_vga_memory_reg_11200_11263_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11200_11263_0_2_i_1_n_0
    );
vga_memory_reg_11200_11263_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11200_11263_6_8_n_0,
      DOB => vga_memory_reg_11200_11263_6_8_n_1,
      DOC => vga_memory_reg_11200_11263_6_8_n_2,
      DOD => NLW_vga_memory_reg_11200_11263_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11200_11263_0_2_i_1_n_0
    );
vga_memory_reg_11200_11263_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11200_11263_9_11_n_0,
      DOB => vga_memory_reg_11200_11263_9_11_n_1,
      DOC => vga_memory_reg_11200_11263_9_11_n_2,
      DOD => NLW_vga_memory_reg_11200_11263_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11200_11263_0_2_i_1_n_0
    );
vga_memory_reg_11264_11327_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11264_11327_0_2_n_0,
      DOB => vga_memory_reg_11264_11327_0_2_n_1,
      DOC => vga_memory_reg_11264_11327_0_2_n_2,
      DOD => NLW_vga_memory_reg_11264_11327_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11264_11327_0_2_i_1_n_0
    );
vga_memory_reg_11264_11327_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(25),
      I4 => Q(22),
      I5 => Q(24),
      O => vga_memory_reg_11264_11327_0_2_i_1_n_0
    );
vga_memory_reg_11264_11327_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11264_11327_3_5_n_0,
      DOB => vga_memory_reg_11264_11327_3_5_n_1,
      DOC => vga_memory_reg_11264_11327_3_5_n_2,
      DOD => NLW_vga_memory_reg_11264_11327_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11264_11327_0_2_i_1_n_0
    );
vga_memory_reg_11264_11327_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11264_11327_6_8_n_0,
      DOB => vga_memory_reg_11264_11327_6_8_n_1,
      DOC => vga_memory_reg_11264_11327_6_8_n_2,
      DOD => NLW_vga_memory_reg_11264_11327_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11264_11327_0_2_i_1_n_0
    );
vga_memory_reg_11264_11327_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11264_11327_9_11_n_0,
      DOB => vga_memory_reg_11264_11327_9_11_n_1,
      DOC => vga_memory_reg_11264_11327_9_11_n_2,
      DOD => NLW_vga_memory_reg_11264_11327_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11264_11327_0_2_i_1_n_0
    );
vga_memory_reg_11328_11391_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11328_11391_0_2_n_0,
      DOB => vga_memory_reg_11328_11391_0_2_n_1,
      DOC => vga_memory_reg_11328_11391_0_2_n_2,
      DOD => NLW_vga_memory_reg_11328_11391_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11328_11391_0_2_i_1_n_0
    );
vga_memory_reg_11328_11391_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_10432_10495_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(22),
      I4 => vga_memory_reg_1216_1279_0_2_i_2_n_0,
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_11328_11391_0_2_i_1_n_0
    );
vga_memory_reg_11328_11391_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11328_11391_3_5_n_0,
      DOB => vga_memory_reg_11328_11391_3_5_n_1,
      DOC => vga_memory_reg_11328_11391_3_5_n_2,
      DOD => NLW_vga_memory_reg_11328_11391_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11328_11391_0_2_i_1_n_0
    );
vga_memory_reg_11328_11391_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11328_11391_6_8_n_0,
      DOB => vga_memory_reg_11328_11391_6_8_n_1,
      DOC => vga_memory_reg_11328_11391_6_8_n_2,
      DOD => NLW_vga_memory_reg_11328_11391_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11328_11391_0_2_i_1_n_0
    );
vga_memory_reg_11328_11391_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11328_11391_9_11_n_0,
      DOB => vga_memory_reg_11328_11391_9_11_n_1,
      DOC => vga_memory_reg_11328_11391_9_11_n_2,
      DOD => NLW_vga_memory_reg_11328_11391_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11328_11391_0_2_i_1_n_0
    );
vga_memory_reg_11392_11455_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11392_11455_0_2_n_0,
      DOB => vga_memory_reg_11392_11455_0_2_n_1,
      DOC => vga_memory_reg_11392_11455_0_2_n_2,
      DOD => NLW_vga_memory_reg_11392_11455_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11392_11455_0_2_i_1_n_0
    );
vga_memory_reg_11392_11455_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_10432_10495_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(22),
      I4 => vga_memory_reg_1216_1279_0_2_i_2_n_0,
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_11392_11455_0_2_i_1_n_0
    );
vga_memory_reg_11392_11455_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11392_11455_3_5_n_0,
      DOB => vga_memory_reg_11392_11455_3_5_n_1,
      DOC => vga_memory_reg_11392_11455_3_5_n_2,
      DOD => NLW_vga_memory_reg_11392_11455_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11392_11455_0_2_i_1_n_0
    );
vga_memory_reg_11392_11455_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11392_11455_6_8_n_0,
      DOB => vga_memory_reg_11392_11455_6_8_n_1,
      DOC => vga_memory_reg_11392_11455_6_8_n_2,
      DOD => NLW_vga_memory_reg_11392_11455_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11392_11455_0_2_i_1_n_0
    );
vga_memory_reg_11392_11455_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11392_11455_9_11_n_0,
      DOB => vga_memory_reg_11392_11455_9_11_n_1,
      DOC => vga_memory_reg_11392_11455_9_11_n_2,
      DOD => NLW_vga_memory_reg_11392_11455_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11392_11455_0_2_i_1_n_0
    );
vga_memory_reg_11456_11519_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11456_11519_0_2_n_0,
      DOB => vga_memory_reg_11456_11519_0_2_n_1,
      DOC => vga_memory_reg_11456_11519_0_2_n_2,
      DOD => NLW_vga_memory_reg_11456_11519_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11456_11519_0_2_i_1_n_0
    );
vga_memory_reg_11456_11519_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(20),
      I4 => Q(21),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_11456_11519_0_2_i_1_n_0
    );
vga_memory_reg_11456_11519_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11456_11519_3_5_n_0,
      DOB => vga_memory_reg_11456_11519_3_5_n_1,
      DOC => vga_memory_reg_11456_11519_3_5_n_2,
      DOD => NLW_vga_memory_reg_11456_11519_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11456_11519_0_2_i_1_n_0
    );
vga_memory_reg_11456_11519_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11456_11519_6_8_n_0,
      DOB => vga_memory_reg_11456_11519_6_8_n_1,
      DOC => vga_memory_reg_11456_11519_6_8_n_2,
      DOD => NLW_vga_memory_reg_11456_11519_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11456_11519_0_2_i_1_n_0
    );
vga_memory_reg_11456_11519_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11456_11519_9_11_n_0,
      DOB => vga_memory_reg_11456_11519_9_11_n_1,
      DOC => vga_memory_reg_11456_11519_9_11_n_2,
      DOD => NLW_vga_memory_reg_11456_11519_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11456_11519_0_2_i_1_n_0
    );
vga_memory_reg_11520_11583_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_108_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_108_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_108_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11520_11583_0_2_n_0,
      DOB => vga_memory_reg_11520_11583_0_2_n_1,
      DOC => vga_memory_reg_11520_11583_0_2_n_2,
      DOD => NLW_vga_memory_reg_11520_11583_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11520_11583_0_2_i_1_n_0
    );
vga_memory_reg_11520_11583_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_10432_10495_0_2_i_2_n_0,
      I2 => vga_memory_reg_1344_1407_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(21),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_11520_11583_0_2_i_1_n_0
    );
vga_memory_reg_11520_11583_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11520_11583_3_5_n_0,
      DOB => vga_memory_reg_11520_11583_3_5_n_1,
      DOC => vga_memory_reg_11520_11583_3_5_n_2,
      DOD => NLW_vga_memory_reg_11520_11583_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11520_11583_0_2_i_1_n_0
    );
vga_memory_reg_11520_11583_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11520_11583_6_8_n_0,
      DOB => vga_memory_reg_11520_11583_6_8_n_1,
      DOC => vga_memory_reg_11520_11583_6_8_n_2,
      DOD => NLW_vga_memory_reg_11520_11583_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11520_11583_0_2_i_1_n_0
    );
vga_memory_reg_11520_11583_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red[3]_i_99_0\(2),
      ADDRB(1) => \red_reg[3]_i_53_0\(1),
      ADDRB(0) => \red[3]_i_99_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red[3]_i_99_0\(2),
      ADDRC(1) => \red_reg[3]_i_53_0\(1),
      ADDRC(0) => \red[3]_i_99_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11520_11583_9_11_n_0,
      DOB => vga_memory_reg_11520_11583_9_11_n_1,
      DOC => vga_memory_reg_11520_11583_9_11_n_2,
      DOD => NLW_vga_memory_reg_11520_11583_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11520_11583_0_2_i_1_n_0
    );
vga_memory_reg_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 4) => ADDRB(5 downto 4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1152_1215_0_2_n_0,
      DOB => vga_memory_reg_1152_1215_0_2_n_1,
      DOC => vga_memory_reg_1152_1215_0_2_n_2,
      DOD => NLW_vga_memory_reg_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1152_1215_0_2_i_1_n_0
    );
vga_memory_reg_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_1088_1151_0_2_i_2_n_0,
      I2 => vga_memory_reg_640_703_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(22),
      I5 => vga_memory_reg_192_255_0_2_i_4_n_0,
      O => vga_memory_reg_1152_1215_0_2_i_1_n_0
    );
vga_memory_reg_1152_1215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1152_1215_3_5_n_0,
      DOB => vga_memory_reg_1152_1215_3_5_n_1,
      DOC => vga_memory_reg_1152_1215_3_5_n_2,
      DOD => NLW_vga_memory_reg_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1152_1215_0_2_i_1_n_0
    );
vga_memory_reg_1152_1215_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1152_1215_6_8_n_0,
      DOB => vga_memory_reg_1152_1215_6_8_n_1,
      DOC => vga_memory_reg_1152_1215_6_8_n_2,
      DOD => NLW_vga_memory_reg_1152_1215_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1152_1215_0_2_i_1_n_0
    );
vga_memory_reg_1152_1215_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1152_1215_9_11_n_0,
      DOB => vga_memory_reg_1152_1215_9_11_n_1,
      DOC => vga_memory_reg_1152_1215_9_11_n_2,
      DOD => NLW_vga_memory_reg_1152_1215_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1152_1215_0_2_i_1_n_0
    );
vga_memory_reg_11584_11647_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11584_11647_0_2_n_0,
      DOB => vga_memory_reg_11584_11647_0_2_n_1,
      DOC => vga_memory_reg_11584_11647_0_2_n_2,
      DOD => NLW_vga_memory_reg_11584_11647_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11584_11647_0_2_i_1_n_0
    );
vga_memory_reg_11584_11647_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(21),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_11584_11647_0_2_i_1_n_0
    );
vga_memory_reg_11584_11647_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11584_11647_3_5_n_0,
      DOB => vga_memory_reg_11584_11647_3_5_n_1,
      DOC => vga_memory_reg_11584_11647_3_5_n_2,
      DOD => NLW_vga_memory_reg_11584_11647_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11584_11647_0_2_i_1_n_0
    );
vga_memory_reg_11584_11647_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11584_11647_6_8_n_0,
      DOB => vga_memory_reg_11584_11647_6_8_n_1,
      DOC => vga_memory_reg_11584_11647_6_8_n_2,
      DOD => NLW_vga_memory_reg_11584_11647_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11584_11647_0_2_i_1_n_0
    );
vga_memory_reg_11584_11647_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11584_11647_9_11_n_0,
      DOB => vga_memory_reg_11584_11647_9_11_n_1,
      DOC => vga_memory_reg_11584_11647_9_11_n_2,
      DOD => NLW_vga_memory_reg_11584_11647_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11584_11647_0_2_i_1_n_0
    );
vga_memory_reg_11648_11711_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11648_11711_0_2_n_0,
      DOB => vga_memory_reg_11648_11711_0_2_n_1,
      DOC => vga_memory_reg_11648_11711_0_2_n_2,
      DOD => NLW_vga_memory_reg_11648_11711_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11648_11711_0_2_i_1_n_0
    );
vga_memory_reg_11648_11711_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I3 => Q(18),
      I4 => Q(21),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_11648_11711_0_2_i_1_n_0
    );
vga_memory_reg_11648_11711_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11648_11711_3_5_n_0,
      DOB => vga_memory_reg_11648_11711_3_5_n_1,
      DOC => vga_memory_reg_11648_11711_3_5_n_2,
      DOD => NLW_vga_memory_reg_11648_11711_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11648_11711_0_2_i_1_n_0
    );
vga_memory_reg_11648_11711_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11648_11711_6_8_n_0,
      DOB => vga_memory_reg_11648_11711_6_8_n_1,
      DOC => vga_memory_reg_11648_11711_6_8_n_2,
      DOD => NLW_vga_memory_reg_11648_11711_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11648_11711_0_2_i_1_n_0
    );
vga_memory_reg_11648_11711_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11648_11711_9_11_n_0,
      DOB => vga_memory_reg_11648_11711_9_11_n_1,
      DOC => vga_memory_reg_11648_11711_9_11_n_2,
      DOD => NLW_vga_memory_reg_11648_11711_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11648_11711_0_2_i_1_n_0
    );
vga_memory_reg_11712_11775_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_96_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11712_11775_0_2_n_0,
      DOB => vga_memory_reg_11712_11775_0_2_n_1,
      DOC => vga_memory_reg_11712_11775_0_2_n_2,
      DOD => NLW_vga_memory_reg_11712_11775_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11712_11775_0_2_i_1_n_0
    );
vga_memory_reg_11712_11775_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_1472_1535_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(21),
      I4 => Q(23),
      I5 => Q(25),
      O => vga_memory_reg_11712_11775_0_2_i_1_n_0
    );
vga_memory_reg_11712_11775_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11712_11775_3_5_n_0,
      DOB => vga_memory_reg_11712_11775_3_5_n_1,
      DOC => vga_memory_reg_11712_11775_3_5_n_2,
      DOD => NLW_vga_memory_reg_11712_11775_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11712_11775_0_2_i_1_n_0
    );
vga_memory_reg_11712_11775_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11712_11775_6_8_n_0,
      DOB => vga_memory_reg_11712_11775_6_8_n_1,
      DOC => vga_memory_reg_11712_11775_6_8_n_2,
      DOD => NLW_vga_memory_reg_11712_11775_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11712_11775_0_2_i_1_n_0
    );
vga_memory_reg_11712_11775_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 0) => \red[3]_i_99_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11712_11775_9_11_n_0,
      DOB => vga_memory_reg_11712_11775_9_11_n_1,
      DOC => vga_memory_reg_11712_11775_9_11_n_2,
      DOD => NLW_vga_memory_reg_11712_11775_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11712_11775_0_2_i_1_n_0
    );
vga_memory_reg_11776_11839_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_108_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_108_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_108_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11776_11839_0_2_n_0,
      DOB => vga_memory_reg_11776_11839_0_2_n_1,
      DOC => vga_memory_reg_11776_11839_0_2_n_2,
      DOD => NLW_vga_memory_reg_11776_11839_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11776_11839_0_2_i_1_n_0
    );
vga_memory_reg_11776_11839_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => Q(24),
      I1 => Q(23),
      I2 => Q(25),
      I3 => Q(21),
      I4 => Q(22),
      I5 => vga_memory_reg_11776_11839_0_2_i_2_n_0,
      O => vga_memory_reg_11776_11839_0_2_i_1_n_0
    );
vga_memory_reg_11776_11839_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Q(19),
      I1 => Q(20),
      I2 => Q(26),
      I3 => Q(18),
      O => vga_memory_reg_11776_11839_0_2_i_2_n_0
    );
vga_memory_reg_11776_11839_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11776_11839_3_5_n_0,
      DOB => vga_memory_reg_11776_11839_3_5_n_1,
      DOC => vga_memory_reg_11776_11839_3_5_n_2,
      DOD => NLW_vga_memory_reg_11776_11839_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11776_11839_0_2_i_1_n_0
    );
vga_memory_reg_11776_11839_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11776_11839_6_8_n_0,
      DOB => vga_memory_reg_11776_11839_6_8_n_1,
      DOC => vga_memory_reg_11776_11839_6_8_n_2,
      DOD => NLW_vga_memory_reg_11776_11839_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11776_11839_0_2_i_1_n_0
    );
vga_memory_reg_11776_11839_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRA(0) => \red[3]_i_94_0\,
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRB(0) => \red[3]_i_94_0\,
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRC(0) => \red[3]_i_94_0\,
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11776_11839_9_11_n_0,
      DOB => vga_memory_reg_11776_11839_9_11_n_1,
      DOC => vga_memory_reg_11776_11839_9_11_n_2,
      DOD => NLW_vga_memory_reg_11776_11839_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11776_11839_0_2_i_1_n_0
    );
vga_memory_reg_11840_11903_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_108_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_108_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_108_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11840_11903_0_2_n_0,
      DOB => vga_memory_reg_11840_11903_0_2_n_1,
      DOC => vga_memory_reg_11840_11903_0_2_n_2,
      DOD => NLW_vga_memory_reg_11840_11903_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11840_11903_0_2_i_1_n_0
    );
vga_memory_reg_11840_11903_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(21),
      I4 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_11840_11903_0_2_i_1_n_0
    );
vga_memory_reg_11840_11903_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11840_11903_3_5_n_0,
      DOB => vga_memory_reg_11840_11903_3_5_n_1,
      DOC => vga_memory_reg_11840_11903_3_5_n_2,
      DOD => NLW_vga_memory_reg_11840_11903_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11840_11903_0_2_i_1_n_0
    );
vga_memory_reg_11840_11903_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11840_11903_6_8_n_0,
      DOB => vga_memory_reg_11840_11903_6_8_n_1,
      DOC => vga_memory_reg_11840_11903_6_8_n_2,
      DOD => NLW_vga_memory_reg_11840_11903_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11840_11903_0_2_i_1_n_0
    );
vga_memory_reg_11840_11903_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRA(0) => \red[3]_i_94_0\,
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRB(0) => \red[3]_i_94_0\,
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRC(0) => \red[3]_i_94_0\,
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11840_11903_9_11_n_0,
      DOB => vga_memory_reg_11840_11903_9_11_n_1,
      DOC => vga_memory_reg_11840_11903_9_11_n_2,
      DOD => NLW_vga_memory_reg_11840_11903_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11840_11903_0_2_i_1_n_0
    );
vga_memory_reg_11904_11967_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_108_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_108_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_108_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11904_11967_0_2_n_0,
      DOB => vga_memory_reg_11904_11967_0_2_n_1,
      DOC => vga_memory_reg_11904_11967_0_2_n_2,
      DOD => NLW_vga_memory_reg_11904_11967_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11904_11967_0_2_i_1_n_0
    );
vga_memory_reg_11904_11967_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_704_767_0_2_i_2_n_0,
      I3 => Q(18),
      I4 => Q(20),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_11904_11967_0_2_i_1_n_0
    );
vga_memory_reg_11904_11967_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11904_11967_3_5_n_0,
      DOB => vga_memory_reg_11904_11967_3_5_n_1,
      DOC => vga_memory_reg_11904_11967_3_5_n_2,
      DOD => NLW_vga_memory_reg_11904_11967_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11904_11967_0_2_i_1_n_0
    );
vga_memory_reg_11904_11967_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11904_11967_6_8_n_0,
      DOB => vga_memory_reg_11904_11967_6_8_n_1,
      DOC => vga_memory_reg_11904_11967_6_8_n_2,
      DOD => NLW_vga_memory_reg_11904_11967_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11904_11967_0_2_i_1_n_0
    );
vga_memory_reg_11904_11967_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRA(0) => \red[3]_i_94_0\,
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRB(0) => \red[3]_i_94_0\,
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRC(0) => \red[3]_i_94_0\,
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11904_11967_9_11_n_0,
      DOB => vga_memory_reg_11904_11967_9_11_n_1,
      DOC => vga_memory_reg_11904_11967_9_11_n_2,
      DOD => NLW_vga_memory_reg_11904_11967_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11904_11967_0_2_i_1_n_0
    );
vga_memory_reg_11968_12031_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_108_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_108_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_108_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11968_12031_0_2_n_0,
      DOB => vga_memory_reg_11968_12031_0_2_n_1,
      DOC => vga_memory_reg_11968_12031_0_2_n_2,
      DOD => NLW_vga_memory_reg_11968_12031_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11968_12031_0_2_i_1_n_0
    );
vga_memory_reg_11968_12031_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_1728_1791_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(20),
      I4 => Q(23),
      I5 => Q(25),
      O => vga_memory_reg_11968_12031_0_2_i_1_n_0
    );
vga_memory_reg_11968_12031_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11968_12031_3_5_n_0,
      DOB => vga_memory_reg_11968_12031_3_5_n_1,
      DOC => vga_memory_reg_11968_12031_3_5_n_2,
      DOD => NLW_vga_memory_reg_11968_12031_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11968_12031_0_2_i_1_n_0
    );
vga_memory_reg_11968_12031_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_11968_12031_6_8_n_0,
      DOB => vga_memory_reg_11968_12031_6_8_n_1,
      DOC => vga_memory_reg_11968_12031_6_8_n_2,
      DOD => NLW_vga_memory_reg_11968_12031_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11968_12031_0_2_i_1_n_0
    );
vga_memory_reg_11968_12031_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRA(0) => \red[3]_i_94_0\,
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRB(0) => \red[3]_i_94_0\,
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRC(0) => \red[3]_i_94_0\,
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_11968_12031_9_11_n_0,
      DOB => vga_memory_reg_11968_12031_9_11_n_1,
      DOC => vga_memory_reg_11968_12031_9_11_n_2,
      DOD => NLW_vga_memory_reg_11968_12031_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_11968_12031_0_2_i_1_n_0
    );
vga_memory_reg_12032_12095_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_108_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_108_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_108_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12032_12095_0_2_n_0,
      DOB => vga_memory_reg_12032_12095_0_2_n_1,
      DOC => vga_memory_reg_12032_12095_0_2_n_2,
      DOD => NLW_vga_memory_reg_12032_12095_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12032_12095_0_2_i_1_n_0
    );
vga_memory_reg_12032_12095_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => Q(24),
      I1 => Q(22),
      I2 => Q(23),
      I3 => Q(20),
      I4 => Q(21),
      I5 => vga_memory_reg_12032_12095_0_2_i_2_n_0,
      O => vga_memory_reg_12032_12095_0_2_i_1_n_0
    );
vga_memory_reg_12032_12095_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      I2 => Q(25),
      I3 => Q(26),
      O => vga_memory_reg_12032_12095_0_2_i_2_n_0
    );
vga_memory_reg_12032_12095_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12032_12095_3_5_n_0,
      DOB => vga_memory_reg_12032_12095_3_5_n_1,
      DOC => vga_memory_reg_12032_12095_3_5_n_2,
      DOD => NLW_vga_memory_reg_12032_12095_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12032_12095_0_2_i_1_n_0
    );
vga_memory_reg_12032_12095_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12032_12095_6_8_n_0,
      DOB => vga_memory_reg_12032_12095_6_8_n_1,
      DOC => vga_memory_reg_12032_12095_6_8_n_2,
      DOD => NLW_vga_memory_reg_12032_12095_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12032_12095_0_2_i_1_n_0
    );
vga_memory_reg_12032_12095_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRA(0) => \red[3]_i_94_0\,
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRB(0) => \red[3]_i_94_0\,
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRC(0) => \red[3]_i_94_0\,
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_12032_12095_9_11_n_0,
      DOB => vga_memory_reg_12032_12095_9_11_n_1,
      DOC => vga_memory_reg_12032_12095_9_11_n_2,
      DOD => NLW_vga_memory_reg_12032_12095_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12032_12095_0_2_i_1_n_0
    );
vga_memory_reg_12096_12159_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_108_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_108_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_108_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12096_12159_0_2_n_0,
      DOB => vga_memory_reg_12096_12159_0_2_n_1,
      DOC => vga_memory_reg_12096_12159_0_2_n_2,
      DOD => NLW_vga_memory_reg_12096_12159_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12096_12159_0_2_i_1_n_0
    );
vga_memory_reg_12096_12159_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_1856_1919_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(19),
      I4 => Q(23),
      I5 => Q(25),
      O => vga_memory_reg_12096_12159_0_2_i_1_n_0
    );
vga_memory_reg_12096_12159_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12096_12159_3_5_n_0,
      DOB => vga_memory_reg_12096_12159_3_5_n_1,
      DOC => vga_memory_reg_12096_12159_3_5_n_2,
      DOD => NLW_vga_memory_reg_12096_12159_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12096_12159_0_2_i_1_n_0
    );
vga_memory_reg_12096_12159_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12096_12159_6_8_n_0,
      DOB => vga_memory_reg_12096_12159_6_8_n_1,
      DOC => vga_memory_reg_12096_12159_6_8_n_2,
      DOD => NLW_vga_memory_reg_12096_12159_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12096_12159_0_2_i_1_n_0
    );
vga_memory_reg_12096_12159_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRA(0) => \red[3]_i_94_0\,
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRB(0) => \red[3]_i_94_0\,
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRC(0) => \red[3]_i_94_0\,
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_12096_12159_9_11_n_0,
      DOB => vga_memory_reg_12096_12159_9_11_n_1,
      DOC => vga_memory_reg_12096_12159_9_11_n_2,
      DOD => NLW_vga_memory_reg_12096_12159_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12096_12159_0_2_i_1_n_0
    );
vga_memory_reg_12160_12223_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_108_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_108_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_108_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12160_12223_0_2_n_0,
      DOB => vga_memory_reg_12160_12223_0_2_n_1,
      DOC => vga_memory_reg_12160_12223_0_2_n_2,
      DOD => NLW_vga_memory_reg_12160_12223_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12160_12223_0_2_i_1_n_0
    );
vga_memory_reg_12160_12223_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_1920_1983_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(18),
      I4 => Q(23),
      I5 => Q(25),
      O => vga_memory_reg_12160_12223_0_2_i_1_n_0
    );
vga_memory_reg_12160_12223_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12160_12223_3_5_n_0,
      DOB => vga_memory_reg_12160_12223_3_5_n_1,
      DOC => vga_memory_reg_12160_12223_3_5_n_2,
      DOD => NLW_vga_memory_reg_12160_12223_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12160_12223_0_2_i_1_n_0
    );
vga_memory_reg_12160_12223_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12160_12223_6_8_n_0,
      DOB => vga_memory_reg_12160_12223_6_8_n_1,
      DOC => vga_memory_reg_12160_12223_6_8_n_2,
      DOD => NLW_vga_memory_reg_12160_12223_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12160_12223_0_2_i_1_n_0
    );
vga_memory_reg_12160_12223_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRA(0) => \red[3]_i_94_0\,
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRB(0) => \red[3]_i_94_0\,
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRC(0) => \red[3]_i_94_0\,
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_12160_12223_9_11_n_0,
      DOB => vga_memory_reg_12160_12223_9_11_n_1,
      DOC => vga_memory_reg_12160_12223_9_11_n_2,
      DOD => NLW_vga_memory_reg_12160_12223_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12160_12223_0_2_i_1_n_0
    );
vga_memory_reg_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1216_1279_0_2_n_0,
      DOB => vga_memory_reg_1216_1279_0_2_n_1,
      DOC => vga_memory_reg_1216_1279_0_2_n_2,
      DOD => NLW_vga_memory_reg_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1216_1279_0_2_i_1_n_0
    );
vga_memory_reg_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_448_511_0_2_i_2_n_0,
      I2 => vga_memory_reg_1216_1279_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(22),
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_1216_1279_0_2_i_1_n_0
    );
vga_memory_reg_1216_1279_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(21),
      I1 => Q(20),
      O => vga_memory_reg_1216_1279_0_2_i_2_n_0
    );
vga_memory_reg_1216_1279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1216_1279_3_5_n_0,
      DOB => vga_memory_reg_1216_1279_3_5_n_1,
      DOC => vga_memory_reg_1216_1279_3_5_n_2,
      DOD => NLW_vga_memory_reg_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1216_1279_0_2_i_1_n_0
    );
vga_memory_reg_1216_1279_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1216_1279_6_8_n_0,
      DOB => vga_memory_reg_1216_1279_6_8_n_1,
      DOC => vga_memory_reg_1216_1279_6_8_n_2,
      DOD => NLW_vga_memory_reg_1216_1279_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1216_1279_0_2_i_1_n_0
    );
vga_memory_reg_1216_1279_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1216_1279_9_11_n_0,
      DOB => vga_memory_reg_1216_1279_9_11_n_1,
      DOC => vga_memory_reg_1216_1279_9_11_n_2,
      DOD => NLW_vga_memory_reg_1216_1279_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1216_1279_0_2_i_1_n_0
    );
vga_memory_reg_12224_12287_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_108_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_108_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_108_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_96_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12224_12287_0_2_n_0,
      DOB => vga_memory_reg_12224_12287_0_2_n_1,
      DOC => vga_memory_reg_12224_12287_0_2_n_2,
      DOD => NLW_vga_memory_reg_12224_12287_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12224_12287_0_2_i_1_n_0
    );
vga_memory_reg_12224_12287_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(25),
      I3 => Q(26),
      I4 => Q(22),
      I5 => Q(23),
      O => vga_memory_reg_12224_12287_0_2_i_1_n_0
    );
vga_memory_reg_12224_12287_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_116_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12224_12287_3_5_n_0,
      DOB => vga_memory_reg_12224_12287_3_5_n_1,
      DOC => vga_memory_reg_12224_12287_3_5_n_2,
      DOD => NLW_vga_memory_reg_12224_12287_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12224_12287_0_2_i_1_n_0
    );
vga_memory_reg_12224_12287_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_12224_12287_6_8_n_0,
      DOB => vga_memory_reg_12224_12287_6_8_n_1,
      DOC => vga_memory_reg_12224_12287_6_8_n_2,
      DOD => NLW_vga_memory_reg_12224_12287_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12224_12287_0_2_i_1_n_0
    );
vga_memory_reg_12224_12287_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRA(0) => \red[3]_i_94_0\,
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRB(0) => \red[3]_i_94_0\,
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2 downto 1) => \red_reg[3]_i_53_0\(2 downto 1),
      ADDRC(0) => \red[3]_i_94_0\,
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_12224_12287_9_11_n_0,
      DOB => vga_memory_reg_12224_12287_9_11_n_1,
      DOC => vga_memory_reg_12224_12287_9_11_n_2,
      DOD => NLW_vga_memory_reg_12224_12287_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12224_12287_0_2_i_1_n_0
    );
vga_memory_reg_12288_12351_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_108_0\(3),
      ADDRA(2) => \blue[2]_i_96_0\(2),
      ADDRA(1) => \blue[2]_i_108_0\(1),
      ADDRA(0) => \blue[2]_i_96_0\(0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_108_0\(3),
      ADDRB(2) => \blue[2]_i_96_0\(2),
      ADDRB(1) => \blue[2]_i_108_0\(1),
      ADDRB(0) => \blue[2]_i_96_0\(0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_108_0\(3),
      ADDRC(2) => \blue[2]_i_96_0\(2),
      ADDRC(1) => \blue[2]_i_108_0\(1),
      ADDRC(0) => \blue[2]_i_96_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12288_12351_0_2_n_0,
      DOB => vga_memory_reg_12288_12351_0_2_n_1,
      DOC => vga_memory_reg_12288_12351_0_2_n_2,
      DOD => NLW_vga_memory_reg_12288_12351_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12288_12351_0_2_i_1_n_0
    );
vga_memory_reg_12288_12351_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(22),
      I5 => Q(23),
      O => vga_memory_reg_12288_12351_0_2_i_1_n_0
    );
vga_memory_reg_12288_12351_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12288_12351_3_5_n_0,
      DOB => vga_memory_reg_12288_12351_3_5_n_1,
      DOC => vga_memory_reg_12288_12351_3_5_n_2,
      DOD => NLW_vga_memory_reg_12288_12351_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12288_12351_0_2_i_1_n_0
    );
vga_memory_reg_12288_12351_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12288_12351_6_8_n_0,
      DOB => vga_memory_reg_12288_12351_6_8_n_1,
      DOC => vga_memory_reg_12288_12351_6_8_n_2,
      DOD => NLW_vga_memory_reg_12288_12351_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12288_12351_0_2_i_1_n_0
    );
vga_memory_reg_12288_12351_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12288_12351_9_11_n_0,
      DOB => vga_memory_reg_12288_12351_9_11_n_1,
      DOC => vga_memory_reg_12288_12351_9_11_n_2,
      DOD => NLW_vga_memory_reg_12288_12351_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12288_12351_0_2_i_1_n_0
    );
vga_memory_reg_12352_12415_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_108_0\(3),
      ADDRA(2) => \blue[2]_i_96_0\(2),
      ADDRA(1) => \blue[2]_i_108_0\(1),
      ADDRA(0) => \blue[2]_i_96_0\(0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_108_0\(3),
      ADDRB(2) => \blue[2]_i_96_0\(2),
      ADDRB(1) => \blue[2]_i_108_0\(1),
      ADDRB(0) => \blue[2]_i_96_0\(0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_108_0\(3),
      ADDRC(2) => \blue[2]_i_96_0\(2),
      ADDRC(1) => \blue[2]_i_108_0\(1),
      ADDRC(0) => \blue[2]_i_96_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12352_12415_0_2_n_0,
      DOB => vga_memory_reg_12352_12415_0_2_n_1,
      DOC => vga_memory_reg_12352_12415_0_2_n_2,
      DOD => NLW_vga_memory_reg_12352_12415_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12352_12415_0_2_i_1_n_0
    );
vga_memory_reg_12352_12415_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_64_127_0_2_i_2_n_0,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(18),
      I5 => Q(23),
      O => vga_memory_reg_12352_12415_0_2_i_1_n_0
    );
vga_memory_reg_12352_12415_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12352_12415_3_5_n_0,
      DOB => vga_memory_reg_12352_12415_3_5_n_1,
      DOC => vga_memory_reg_12352_12415_3_5_n_2,
      DOD => NLW_vga_memory_reg_12352_12415_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12352_12415_0_2_i_1_n_0
    );
vga_memory_reg_12352_12415_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12352_12415_6_8_n_0,
      DOB => vga_memory_reg_12352_12415_6_8_n_1,
      DOC => vga_memory_reg_12352_12415_6_8_n_2,
      DOD => NLW_vga_memory_reg_12352_12415_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12352_12415_0_2_i_1_n_0
    );
vga_memory_reg_12352_12415_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12352_12415_9_11_n_0,
      DOB => vga_memory_reg_12352_12415_9_11_n_1,
      DOC => vga_memory_reg_12352_12415_9_11_n_2,
      DOD => NLW_vga_memory_reg_12352_12415_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12352_12415_0_2_i_1_n_0
    );
vga_memory_reg_12416_12479_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_96_0\(0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_96_0\(0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_96_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12416_12479_0_2_n_0,
      DOB => vga_memory_reg_12416_12479_0_2_n_1,
      DOC => vga_memory_reg_12416_12479_0_2_n_2,
      DOD => NLW_vga_memory_reg_12416_12479_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12416_12479_0_2_i_1_n_0
    );
vga_memory_reg_12416_12479_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_128_191_0_2_i_2_n_0,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(19),
      I5 => Q(23),
      O => vga_memory_reg_12416_12479_0_2_i_1_n_0
    );
vga_memory_reg_12416_12479_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12416_12479_3_5_n_0,
      DOB => vga_memory_reg_12416_12479_3_5_n_1,
      DOC => vga_memory_reg_12416_12479_3_5_n_2,
      DOD => NLW_vga_memory_reg_12416_12479_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12416_12479_0_2_i_1_n_0
    );
vga_memory_reg_12416_12479_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12416_12479_6_8_n_0,
      DOB => vga_memory_reg_12416_12479_6_8_n_1,
      DOC => vga_memory_reg_12416_12479_6_8_n_2,
      DOD => NLW_vga_memory_reg_12416_12479_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12416_12479_0_2_i_1_n_0
    );
vga_memory_reg_12416_12479_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12416_12479_9_11_n_0,
      DOB => vga_memory_reg_12416_12479_9_11_n_1,
      DOC => vga_memory_reg_12416_12479_9_11_n_2,
      DOD => NLW_vga_memory_reg_12416_12479_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12416_12479_0_2_i_1_n_0
    );
vga_memory_reg_12480_12543_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \blue[2]_i_108_0\(3 downto 2),
      ADDRA(1 downto 0) => \blue[2]_i_96_0\(1 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \blue[2]_i_108_0\(3 downto 2),
      ADDRB(1 downto 0) => \blue[2]_i_96_0\(1 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_96_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12480_12543_0_2_n_0,
      DOB => vga_memory_reg_12480_12543_0_2_n_1,
      DOC => vga_memory_reg_12480_12543_0_2_n_2,
      DOD => NLW_vga_memory_reg_12480_12543_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12480_12543_0_2_i_1_n_0
    );
vga_memory_reg_12480_12543_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(21),
      I4 => Q(22),
      I5 => vga_memory_reg_2752_2815_0_2_i_2_n_0,
      O => vga_memory_reg_12480_12543_0_2_i_1_n_0
    );
vga_memory_reg_12480_12543_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(25),
      I1 => Q(24),
      O => vga_memory_reg_12480_12543_0_2_i_2_n_0
    );
vga_memory_reg_12480_12543_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12480_12543_3_5_n_0,
      DOB => vga_memory_reg_12480_12543_3_5_n_1,
      DOC => vga_memory_reg_12480_12543_3_5_n_2,
      DOD => NLW_vga_memory_reg_12480_12543_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12480_12543_0_2_i_1_n_0
    );
vga_memory_reg_12480_12543_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12480_12543_6_8_n_0,
      DOB => vga_memory_reg_12480_12543_6_8_n_1,
      DOC => vga_memory_reg_12480_12543_6_8_n_2,
      DOD => NLW_vga_memory_reg_12480_12543_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12480_12543_0_2_i_1_n_0
    );
vga_memory_reg_12480_12543_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12480_12543_9_11_n_0,
      DOB => vga_memory_reg_12480_12543_9_11_n_1,
      DOC => vga_memory_reg_12480_12543_9_11_n_2,
      DOD => NLW_vga_memory_reg_12480_12543_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12480_12543_0_2_i_1_n_0
    );
vga_memory_reg_12544_12607_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_96_0\(0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_96_0\(0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_96_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12544_12607_0_2_n_0,
      DOB => vga_memory_reg_12544_12607_0_2_n_1,
      DOC => vga_memory_reg_12544_12607_0_2_n_2,
      DOD => NLW_vga_memory_reg_12544_12607_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12544_12607_0_2_i_1_n_0
    );
vga_memory_reg_12544_12607_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_256_319_0_2_i_2_n_0,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(20),
      I5 => Q(23),
      O => vga_memory_reg_12544_12607_0_2_i_1_n_0
    );
vga_memory_reg_12544_12607_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12544_12607_3_5_n_0,
      DOB => vga_memory_reg_12544_12607_3_5_n_1,
      DOC => vga_memory_reg_12544_12607_3_5_n_2,
      DOD => NLW_vga_memory_reg_12544_12607_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12544_12607_0_2_i_1_n_0
    );
vga_memory_reg_12544_12607_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12544_12607_6_8_n_0,
      DOB => vga_memory_reg_12544_12607_6_8_n_1,
      DOC => vga_memory_reg_12544_12607_6_8_n_2,
      DOD => NLW_vga_memory_reg_12544_12607_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12544_12607_0_2_i_1_n_0
    );
vga_memory_reg_12544_12607_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12544_12607_9_11_n_0,
      DOB => vga_memory_reg_12544_12607_9_11_n_1,
      DOC => vga_memory_reg_12544_12607_9_11_n_2,
      DOD => NLW_vga_memory_reg_12544_12607_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12544_12607_0_2_i_1_n_0
    );
vga_memory_reg_12608_12671_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_96_0\(0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_96_0\(0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_96_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12608_12671_0_2_n_0,
      DOB => vga_memory_reg_12608_12671_0_2_n_1,
      DOC => vga_memory_reg_12608_12671_0_2_n_2,
      DOD => NLW_vga_memory_reg_12608_12671_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12608_12671_0_2_i_1_n_0
    );
vga_memory_reg_12608_12671_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(22),
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_12608_12671_0_2_i_1_n_0
    );
vga_memory_reg_12608_12671_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12608_12671_3_5_n_0,
      DOB => vga_memory_reg_12608_12671_3_5_n_1,
      DOC => vga_memory_reg_12608_12671_3_5_n_2,
      DOD => NLW_vga_memory_reg_12608_12671_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12608_12671_0_2_i_1_n_0
    );
vga_memory_reg_12608_12671_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12608_12671_6_8_n_0,
      DOB => vga_memory_reg_12608_12671_6_8_n_1,
      DOC => vga_memory_reg_12608_12671_6_8_n_2,
      DOD => NLW_vga_memory_reg_12608_12671_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12608_12671_0_2_i_1_n_0
    );
vga_memory_reg_12608_12671_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12608_12671_9_11_n_0,
      DOB => vga_memory_reg_12608_12671_9_11_n_1,
      DOC => vga_memory_reg_12608_12671_9_11_n_2,
      DOD => NLW_vga_memory_reg_12608_12671_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12608_12671_0_2_i_1_n_0
    );
vga_memory_reg_12672_12735_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_96_0\(0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_96_0\(0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_96_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12672_12735_0_2_n_0,
      DOB => vga_memory_reg_12672_12735_0_2_n_1,
      DOC => vga_memory_reg_12672_12735_0_2_n_2,
      DOD => NLW_vga_memory_reg_12672_12735_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12672_12735_0_2_i_1_n_0
    );
vga_memory_reg_12672_12735_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(22),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_12672_12735_0_2_i_1_n_0
    );
vga_memory_reg_12672_12735_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12672_12735_3_5_n_0,
      DOB => vga_memory_reg_12672_12735_3_5_n_1,
      DOC => vga_memory_reg_12672_12735_3_5_n_2,
      DOD => NLW_vga_memory_reg_12672_12735_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12672_12735_0_2_i_1_n_0
    );
vga_memory_reg_12672_12735_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12672_12735_6_8_n_0,
      DOB => vga_memory_reg_12672_12735_6_8_n_1,
      DOC => vga_memory_reg_12672_12735_6_8_n_2,
      DOD => NLW_vga_memory_reg_12672_12735_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12672_12735_0_2_i_1_n_0
    );
vga_memory_reg_12672_12735_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12672_12735_9_11_n_0,
      DOB => vga_memory_reg_12672_12735_9_11_n_1,
      DOC => vga_memory_reg_12672_12735_9_11_n_2,
      DOD => NLW_vga_memory_reg_12672_12735_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12672_12735_0_2_i_1_n_0
    );
vga_memory_reg_12736_12799_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_108_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_96_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12736_12799_0_2_n_0,
      DOB => vga_memory_reg_12736_12799_0_2_n_1,
      DOC => vga_memory_reg_12736_12799_0_2_n_2,
      DOD => NLW_vga_memory_reg_12736_12799_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12736_12799_0_2_i_1_n_0
    );
vga_memory_reg_12736_12799_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(23),
      I1 => Q(20),
      I2 => Q(24),
      I3 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I4 => vga_memory_reg_6592_6655_0_2_i_2_n_0,
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_12736_12799_0_2_i_1_n_0
    );
vga_memory_reg_12736_12799_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12736_12799_3_5_n_0,
      DOB => vga_memory_reg_12736_12799_3_5_n_1,
      DOC => vga_memory_reg_12736_12799_3_5_n_2,
      DOD => NLW_vga_memory_reg_12736_12799_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12736_12799_0_2_i_1_n_0
    );
vga_memory_reg_12736_12799_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_93_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_93_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_93_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_119_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12736_12799_6_8_n_0,
      DOB => vga_memory_reg_12736_12799_6_8_n_1,
      DOC => vga_memory_reg_12736_12799_6_8_n_2,
      DOD => NLW_vga_memory_reg_12736_12799_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12736_12799_0_2_i_1_n_0
    );
vga_memory_reg_12736_12799_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12736_12799_9_11_n_0,
      DOB => vga_memory_reg_12736_12799_9_11_n_1,
      DOC => vga_memory_reg_12736_12799_9_11_n_2,
      DOD => NLW_vga_memory_reg_12736_12799_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12736_12799_0_2_i_1_n_0
    );
vga_memory_reg_12800_12863_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12800_12863_0_2_n_0,
      DOB => vga_memory_reg_12800_12863_0_2_n_1,
      DOC => vga_memory_reg_12800_12863_0_2_n_2,
      DOD => NLW_vga_memory_reg_12800_12863_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12800_12863_0_2_i_1_n_0
    );
vga_memory_reg_12800_12863_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_512_575_0_2_i_2_n_0,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(21),
      I5 => Q(23),
      O => vga_memory_reg_12800_12863_0_2_i_1_n_0
    );
vga_memory_reg_12800_12863_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_116_0\(3 downto 2),
      ADDRB(1) => ADDRB(1),
      ADDRB(0) => \green[1]_i_116_0\(0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_116_0\(3 downto 2),
      ADDRC(1) => ADDRB(1),
      ADDRC(0) => \green[1]_i_116_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12800_12863_3_5_n_0,
      DOB => vga_memory_reg_12800_12863_3_5_n_1,
      DOC => vga_memory_reg_12800_12863_3_5_n_2,
      DOD => NLW_vga_memory_reg_12800_12863_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12800_12863_0_2_i_1_n_0
    );
vga_memory_reg_12800_12863_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12800_12863_6_8_n_0,
      DOB => vga_memory_reg_12800_12863_6_8_n_1,
      DOC => vga_memory_reg_12800_12863_6_8_n_2,
      DOD => NLW_vga_memory_reg_12800_12863_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12800_12863_0_2_i_1_n_0
    );
vga_memory_reg_12800_12863_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12800_12863_9_11_n_0,
      DOB => vga_memory_reg_12800_12863_9_11_n_1,
      DOC => vga_memory_reg_12800_12863_9_11_n_2,
      DOD => NLW_vga_memory_reg_12800_12863_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12800_12863_0_2_i_1_n_0
    );
vga_memory_reg_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 4) => ADDRB(5 downto 4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 4) => ADDRB(5 downto 4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 4) => ADDRB(5 downto 4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1280_1343_0_2_n_0,
      DOB => vga_memory_reg_1280_1343_0_2_n_1,
      DOC => vga_memory_reg_1280_1343_0_2_n_2,
      DOD => NLW_vga_memory_reg_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1280_1343_0_2_i_1_n_0
    );
vga_memory_reg_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_1088_1151_0_2_i_2_n_0,
      I2 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(22),
      I5 => vga_memory_reg_192_255_0_2_i_4_n_0,
      O => vga_memory_reg_1280_1343_0_2_i_1_n_0
    );
vga_memory_reg_1280_1343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1280_1343_3_5_n_0,
      DOB => vga_memory_reg_1280_1343_3_5_n_1,
      DOC => vga_memory_reg_1280_1343_3_5_n_2,
      DOD => NLW_vga_memory_reg_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1280_1343_0_2_i_1_n_0
    );
vga_memory_reg_1280_1343_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1280_1343_6_8_n_0,
      DOB => vga_memory_reg_1280_1343_6_8_n_1,
      DOC => vga_memory_reg_1280_1343_6_8_n_2,
      DOD => NLW_vga_memory_reg_1280_1343_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1280_1343_0_2_i_1_n_0
    );
vga_memory_reg_1280_1343_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_74_0\(0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_74_0\(0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_74_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1280_1343_9_11_n_0,
      DOB => vga_memory_reg_1280_1343_9_11_n_1,
      DOC => vga_memory_reg_1280_1343_9_11_n_2,
      DOD => NLW_vga_memory_reg_1280_1343_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1280_1343_0_2_i_1_n_0
    );
vga_memory_reg_12864_12927_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12864_12927_0_2_n_0,
      DOB => vga_memory_reg_12864_12927_0_2_n_1,
      DOC => vga_memory_reg_12864_12927_0_2_n_2,
      DOD => NLW_vga_memory_reg_12864_12927_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12864_12927_0_2_i_1_n_0
    );
vga_memory_reg_12864_12927_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => vga_memory_reg_5696_5759_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(22),
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_12864_12927_0_2_i_1_n_0
    );
vga_memory_reg_12864_12927_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12864_12927_3_5_n_0,
      DOB => vga_memory_reg_12864_12927_3_5_n_1,
      DOC => vga_memory_reg_12864_12927_3_5_n_2,
      DOD => NLW_vga_memory_reg_12864_12927_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12864_12927_0_2_i_1_n_0
    );
vga_memory_reg_12864_12927_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12864_12927_6_8_n_0,
      DOB => vga_memory_reg_12864_12927_6_8_n_1,
      DOC => vga_memory_reg_12864_12927_6_8_n_2,
      DOD => NLW_vga_memory_reg_12864_12927_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12864_12927_0_2_i_1_n_0
    );
vga_memory_reg_12864_12927_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12864_12927_9_11_n_0,
      DOB => vga_memory_reg_12864_12927_9_11_n_1,
      DOC => vga_memory_reg_12864_12927_9_11_n_2,
      DOD => NLW_vga_memory_reg_12864_12927_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12864_12927_0_2_i_1_n_0
    );
vga_memory_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_128_191_0_2_n_0,
      DOB => vga_memory_reg_128_191_0_2_n_1,
      DOC => vga_memory_reg_128_191_0_2_n_2,
      DOD => NLW_vga_memory_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_128_191_0_2_i_1_n_0
    );
vga_memory_reg_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_128_191_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_128_191_0_2_i_1_n_0
    );
vga_memory_reg_128_191_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(21),
      I1 => Q(22),
      I2 => Q(18),
      I3 => Q(20),
      O => vga_memory_reg_128_191_0_2_i_2_n_0
    );
vga_memory_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_128_191_3_5_n_0,
      DOB => vga_memory_reg_128_191_3_5_n_1,
      DOC => vga_memory_reg_128_191_3_5_n_2,
      DOD => NLW_vga_memory_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_128_191_0_2_i_1_n_0
    );
vga_memory_reg_128_191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_128_191_6_8_n_0,
      DOB => vga_memory_reg_128_191_6_8_n_1,
      DOC => vga_memory_reg_128_191_6_8_n_2,
      DOD => NLW_vga_memory_reg_128_191_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_128_191_0_2_i_1_n_0
    );
vga_memory_reg_128_191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_128_191_9_11_n_0,
      DOB => vga_memory_reg_128_191_9_11_n_1,
      DOC => vga_memory_reg_128_191_9_11_n_2,
      DOD => NLW_vga_memory_reg_128_191_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_128_191_0_2_i_1_n_0
    );
vga_memory_reg_12928_12991_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12928_12991_0_2_n_0,
      DOB => vga_memory_reg_12928_12991_0_2_n_1,
      DOC => vga_memory_reg_12928_12991_0_2_n_2,
      DOD => NLW_vga_memory_reg_12928_12991_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12928_12991_0_2_i_1_n_0
    );
vga_memory_reg_12928_12991_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => vga_memory_reg_704_767_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(22),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_12928_12991_0_2_i_1_n_0
    );
vga_memory_reg_12928_12991_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12928_12991_3_5_n_0,
      DOB => vga_memory_reg_12928_12991_3_5_n_1,
      DOC => vga_memory_reg_12928_12991_3_5_n_2,
      DOD => NLW_vga_memory_reg_12928_12991_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12928_12991_0_2_i_1_n_0
    );
vga_memory_reg_12928_12991_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12928_12991_6_8_n_0,
      DOB => vga_memory_reg_12928_12991_6_8_n_1,
      DOC => vga_memory_reg_12928_12991_6_8_n_2,
      DOD => NLW_vga_memory_reg_12928_12991_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12928_12991_0_2_i_1_n_0
    );
vga_memory_reg_12928_12991_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12928_12991_9_11_n_0,
      DOB => vga_memory_reg_12928_12991_9_11_n_1,
      DOC => vga_memory_reg_12928_12991_9_11_n_2,
      DOD => NLW_vga_memory_reg_12928_12991_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12928_12991_0_2_i_1_n_0
    );
vga_memory_reg_12992_13055_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12992_13055_0_2_n_0,
      DOB => vga_memory_reg_12992_13055_0_2_n_1,
      DOC => vga_memory_reg_12992_13055_0_2_n_2,
      DOD => NLW_vga_memory_reg_12992_13055_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12992_13055_0_2_i_1_n_0
    );
vga_memory_reg_12992_13055_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12992_13055_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(20),
      I4 => Q(22),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_12992_13055_0_2_i_1_n_0
    );
vga_memory_reg_12992_13055_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(24),
      I1 => Q(21),
      O => vga_memory_reg_12992_13055_0_2_i_2_n_0
    );
vga_memory_reg_12992_13055_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_116_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_12992_13055_3_5_n_0,
      DOB => vga_memory_reg_12992_13055_3_5_n_1,
      DOC => vga_memory_reg_12992_13055_3_5_n_2,
      DOD => NLW_vga_memory_reg_12992_13055_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12992_13055_0_2_i_1_n_0
    );
vga_memory_reg_12992_13055_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_12992_13055_6_8_n_0,
      DOB => vga_memory_reg_12992_13055_6_8_n_1,
      DOC => vga_memory_reg_12992_13055_6_8_n_2,
      DOD => NLW_vga_memory_reg_12992_13055_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12992_13055_0_2_i_1_n_0
    );
vga_memory_reg_12992_13055_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_12992_13055_9_11_n_0,
      DOB => vga_memory_reg_12992_13055_9_11_n_1,
      DOC => vga_memory_reg_12992_13055_9_11_n_2,
      DOD => NLW_vga_memory_reg_12992_13055_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_12992_13055_0_2_i_1_n_0
    );
vga_memory_reg_13056_13119_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13056_13119_0_2_n_0,
      DOB => vga_memory_reg_13056_13119_0_2_n_1,
      DOC => vga_memory_reg_13056_13119_0_2_n_2,
      DOD => NLW_vga_memory_reg_13056_13119_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13056_13119_0_2_i_1_n_0
    );
vga_memory_reg_13056_13119_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => vga_memory_reg_832_895_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(22),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_13056_13119_0_2_i_1_n_0
    );
vga_memory_reg_13056_13119_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 1) => ADDRB(2 downto 1),
      ADDRA(0) => \green[1]_i_116_0\(0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 1) => ADDRB(2 downto 1),
      ADDRB(0) => \green[1]_i_116_0\(0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 1) => ADDRB(2 downto 1),
      ADDRC(0) => \green[1]_i_116_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13056_13119_3_5_n_0,
      DOB => vga_memory_reg_13056_13119_3_5_n_1,
      DOC => vga_memory_reg_13056_13119_3_5_n_2,
      DOD => NLW_vga_memory_reg_13056_13119_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13056_13119_0_2_i_1_n_0
    );
vga_memory_reg_13056_13119_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_93_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_93_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13056_13119_6_8_n_0,
      DOB => vga_memory_reg_13056_13119_6_8_n_1,
      DOC => vga_memory_reg_13056_13119_6_8_n_2,
      DOD => NLW_vga_memory_reg_13056_13119_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13056_13119_0_2_i_1_n_0
    );
vga_memory_reg_13056_13119_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13056_13119_9_11_n_0,
      DOB => vga_memory_reg_13056_13119_9_11_n_1,
      DOC => vga_memory_reg_13056_13119_9_11_n_2,
      DOD => NLW_vga_memory_reg_13056_13119_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13056_13119_0_2_i_1_n_0
    );
vga_memory_reg_13120_13183_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13120_13183_0_2_n_0,
      DOB => vga_memory_reg_13120_13183_0_2_n_1,
      DOC => vga_memory_reg_13120_13183_0_2_n_2,
      DOD => NLW_vga_memory_reg_13120_13183_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13120_13183_0_2_i_1_n_0
    );
vga_memory_reg_13120_13183_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12992_13055_0_2_i_2_n_0,
      I2 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(22),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_13120_13183_0_2_i_1_n_0
    );
vga_memory_reg_13120_13183_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 1) => ADDRB(2 downto 1),
      ADDRA(0) => \green[1]_i_116_0\(0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 1) => ADDRB(2 downto 1),
      ADDRB(0) => \green[1]_i_116_0\(0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 1) => ADDRB(2 downto 1),
      ADDRC(0) => \green[1]_i_116_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13120_13183_3_5_n_0,
      DOB => vga_memory_reg_13120_13183_3_5_n_1,
      DOC => vga_memory_reg_13120_13183_3_5_n_2,
      DOD => NLW_vga_memory_reg_13120_13183_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13120_13183_0_2_i_1_n_0
    );
vga_memory_reg_13120_13183_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_93_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13120_13183_6_8_n_0,
      DOB => vga_memory_reg_13120_13183_6_8_n_1,
      DOC => vga_memory_reg_13120_13183_6_8_n_2,
      DOD => NLW_vga_memory_reg_13120_13183_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13120_13183_0_2_i_1_n_0
    );
vga_memory_reg_13120_13183_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13120_13183_9_11_n_0,
      DOB => vga_memory_reg_13120_13183_9_11_n_1,
      DOC => vga_memory_reg_13120_13183_9_11_n_2,
      DOD => NLW_vga_memory_reg_13120_13183_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13120_13183_0_2_i_1_n_0
    );
vga_memory_reg_13184_13247_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13184_13247_0_2_n_0,
      DOB => vga_memory_reg_13184_13247_0_2_n_1,
      DOC => vga_memory_reg_13184_13247_0_2_n_2,
      DOD => NLW_vga_memory_reg_13184_13247_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13184_13247_0_2_i_1_n_0
    );
vga_memory_reg_13184_13247_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12992_13055_0_2_i_2_n_0,
      I2 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I3 => Q(18),
      I4 => Q(22),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_13184_13247_0_2_i_1_n_0
    );
vga_memory_reg_13184_13247_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 1) => ADDRB(2 downto 1),
      ADDRB(0) => \green[1]_i_116_0\(0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 1) => ADDRB(2 downto 1),
      ADDRC(0) => \green[1]_i_116_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13184_13247_3_5_n_0,
      DOB => vga_memory_reg_13184_13247_3_5_n_1,
      DOC => vga_memory_reg_13184_13247_3_5_n_2,
      DOD => NLW_vga_memory_reg_13184_13247_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13184_13247_0_2_i_1_n_0
    );
vga_memory_reg_13184_13247_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13184_13247_6_8_n_0,
      DOB => vga_memory_reg_13184_13247_6_8_n_1,
      DOC => vga_memory_reg_13184_13247_6_8_n_2,
      DOD => NLW_vga_memory_reg_13184_13247_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13184_13247_0_2_i_1_n_0
    );
vga_memory_reg_13184_13247_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13184_13247_9_11_n_0,
      DOB => vga_memory_reg_13184_13247_9_11_n_1,
      DOC => vga_memory_reg_13184_13247_9_11_n_2,
      DOD => NLW_vga_memory_reg_13184_13247_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13184_13247_0_2_i_1_n_0
    );
vga_memory_reg_13248_13311_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13248_13311_0_2_n_0,
      DOB => vga_memory_reg_13248_13311_0_2_n_1,
      DOC => vga_memory_reg_13248_13311_0_2_n_2,
      DOD => NLW_vga_memory_reg_13248_13311_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13248_13311_0_2_i_1_n_0
    );
vga_memory_reg_13248_13311_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(22),
      I4 => Q(24),
      I5 => Q(25),
      O => vga_memory_reg_13248_13311_0_2_i_1_n_0
    );
vga_memory_reg_13248_13311_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13248_13311_3_5_n_0,
      DOB => vga_memory_reg_13248_13311_3_5_n_1,
      DOC => vga_memory_reg_13248_13311_3_5_n_2,
      DOD => NLW_vga_memory_reg_13248_13311_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13248_13311_0_2_i_1_n_0
    );
vga_memory_reg_13248_13311_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13248_13311_6_8_n_0,
      DOB => vga_memory_reg_13248_13311_6_8_n_1,
      DOC => vga_memory_reg_13248_13311_6_8_n_2,
      DOD => NLW_vga_memory_reg_13248_13311_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13248_13311_0_2_i_1_n_0
    );
vga_memory_reg_13248_13311_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13248_13311_9_11_n_0,
      DOB => vga_memory_reg_13248_13311_9_11_n_1,
      DOC => vga_memory_reg_13248_13311_9_11_n_2,
      DOD => NLW_vga_memory_reg_13248_13311_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13248_13311_0_2_i_1_n_0
    );
vga_memory_reg_13312_13375_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13312_13375_0_2_n_0,
      DOB => vga_memory_reg_13312_13375_0_2_n_1,
      DOC => vga_memory_reg_13312_13375_0_2_n_2,
      DOD => NLW_vga_memory_reg_13312_13375_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13312_13375_0_2_i_1_n_0
    );
vga_memory_reg_13312_13375_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(22),
      I5 => Q(23),
      O => vga_memory_reg_13312_13375_0_2_i_1_n_0
    );
vga_memory_reg_13312_13375_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13312_13375_3_5_n_0,
      DOB => vga_memory_reg_13312_13375_3_5_n_1,
      DOC => vga_memory_reg_13312_13375_3_5_n_2,
      DOD => NLW_vga_memory_reg_13312_13375_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13312_13375_0_2_i_1_n_0
    );
vga_memory_reg_13312_13375_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13312_13375_6_8_n_0,
      DOB => vga_memory_reg_13312_13375_6_8_n_1,
      DOC => vga_memory_reg_13312_13375_6_8_n_2,
      DOD => NLW_vga_memory_reg_13312_13375_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13312_13375_0_2_i_1_n_0
    );
vga_memory_reg_13312_13375_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13312_13375_9_11_n_0,
      DOB => vga_memory_reg_13312_13375_9_11_n_1,
      DOC => vga_memory_reg_13312_13375_9_11_n_2,
      DOD => NLW_vga_memory_reg_13312_13375_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13312_13375_0_2_i_1_n_0
    );
vga_memory_reg_13376_13439_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13376_13439_0_2_n_0,
      DOB => vga_memory_reg_13376_13439_0_2_n_1,
      DOC => vga_memory_reg_13376_13439_0_2_n_2,
      DOD => NLW_vga_memory_reg_13376_13439_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13376_13439_0_2_i_1_n_0
    );
vga_memory_reg_13376_13439_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(22),
      I4 => vga_memory_reg_1216_1279_0_2_i_2_n_0,
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_13376_13439_0_2_i_1_n_0
    );
vga_memory_reg_13376_13439_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13376_13439_3_5_n_0,
      DOB => vga_memory_reg_13376_13439_3_5_n_1,
      DOC => vga_memory_reg_13376_13439_3_5_n_2,
      DOD => NLW_vga_memory_reg_13376_13439_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13376_13439_0_2_i_1_n_0
    );
vga_memory_reg_13376_13439_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13376_13439_6_8_n_0,
      DOB => vga_memory_reg_13376_13439_6_8_n_1,
      DOC => vga_memory_reg_13376_13439_6_8_n_2,
      DOD => NLW_vga_memory_reg_13376_13439_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13376_13439_0_2_i_1_n_0
    );
vga_memory_reg_13376_13439_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13376_13439_9_11_n_0,
      DOB => vga_memory_reg_13376_13439_9_11_n_1,
      DOC => vga_memory_reg_13376_13439_9_11_n_2,
      DOD => NLW_vga_memory_reg_13376_13439_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13376_13439_0_2_i_1_n_0
    );
vga_memory_reg_13440_13503_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13440_13503_0_2_n_0,
      DOB => vga_memory_reg_13440_13503_0_2_n_1,
      DOC => vga_memory_reg_13440_13503_0_2_n_2,
      DOD => NLW_vga_memory_reg_13440_13503_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13440_13503_0_2_i_1_n_0
    );
vga_memory_reg_13440_13503_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(22),
      I4 => vga_memory_reg_1216_1279_0_2_i_2_n_0,
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_13440_13503_0_2_i_1_n_0
    );
vga_memory_reg_13440_13503_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13440_13503_3_5_n_0,
      DOB => vga_memory_reg_13440_13503_3_5_n_1,
      DOC => vga_memory_reg_13440_13503_3_5_n_2,
      DOD => NLW_vga_memory_reg_13440_13503_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13440_13503_0_2_i_1_n_0
    );
vga_memory_reg_13440_13503_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13440_13503_6_8_n_0,
      DOB => vga_memory_reg_13440_13503_6_8_n_1,
      DOC => vga_memory_reg_13440_13503_6_8_n_2,
      DOD => NLW_vga_memory_reg_13440_13503_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13440_13503_0_2_i_1_n_0
    );
vga_memory_reg_13440_13503_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13440_13503_9_11_n_0,
      DOB => vga_memory_reg_13440_13503_9_11_n_1,
      DOC => vga_memory_reg_13440_13503_9_11_n_2,
      DOD => NLW_vga_memory_reg_13440_13503_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13440_13503_0_2_i_1_n_0
    );
vga_memory_reg_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 4) => ADDRB(5 downto 4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1344_1407_0_2_n_0,
      DOB => vga_memory_reg_1344_1407_0_2_n_1,
      DOC => vga_memory_reg_1344_1407_0_2_n_2,
      DOD => NLW_vga_memory_reg_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1344_1407_0_2_i_1_n_0
    );
vga_memory_reg_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_448_511_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(21),
      I4 => vga_memory_reg_1344_1407_0_2_i_2_n_0,
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_1344_1407_0_2_i_1_n_0
    );
vga_memory_reg_1344_1407_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => vga_memory_reg_1344_1407_0_2_i_2_n_0
    );
vga_memory_reg_1344_1407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1344_1407_3_5_n_0,
      DOB => vga_memory_reg_1344_1407_3_5_n_1,
      DOC => vga_memory_reg_1344_1407_3_5_n_2,
      DOD => NLW_vga_memory_reg_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1344_1407_0_2_i_1_n_0
    );
vga_memory_reg_1344_1407_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1344_1407_6_8_n_0,
      DOB => vga_memory_reg_1344_1407_6_8_n_1,
      DOC => vga_memory_reg_1344_1407_6_8_n_2,
      DOD => NLW_vga_memory_reg_1344_1407_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1344_1407_0_2_i_1_n_0
    );
vga_memory_reg_1344_1407_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_74_0\(0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_74_0\(0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_74_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1344_1407_9_11_n_0,
      DOB => vga_memory_reg_1344_1407_9_11_n_1,
      DOC => vga_memory_reg_1344_1407_9_11_n_2,
      DOD => NLW_vga_memory_reg_1344_1407_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1344_1407_0_2_i_1_n_0
    );
vga_memory_reg_13504_13567_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13504_13567_0_2_n_0,
      DOB => vga_memory_reg_13504_13567_0_2_n_1,
      DOC => vga_memory_reg_13504_13567_0_2_n_2,
      DOD => NLW_vga_memory_reg_13504_13567_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13504_13567_0_2_i_1_n_0
    );
vga_memory_reg_13504_13567_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(20),
      I4 => Q(21),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_13504_13567_0_2_i_1_n_0
    );
vga_memory_reg_13504_13567_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13504_13567_3_5_n_0,
      DOB => vga_memory_reg_13504_13567_3_5_n_1,
      DOC => vga_memory_reg_13504_13567_3_5_n_2,
      DOD => NLW_vga_memory_reg_13504_13567_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13504_13567_0_2_i_1_n_0
    );
vga_memory_reg_13504_13567_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_119_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13504_13567_6_8_n_0,
      DOB => vga_memory_reg_13504_13567_6_8_n_1,
      DOC => vga_memory_reg_13504_13567_6_8_n_2,
      DOD => NLW_vga_memory_reg_13504_13567_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13504_13567_0_2_i_1_n_0
    );
vga_memory_reg_13504_13567_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13504_13567_9_11_n_0,
      DOB => vga_memory_reg_13504_13567_9_11_n_1,
      DOC => vga_memory_reg_13504_13567_9_11_n_2,
      DOD => NLW_vga_memory_reg_13504_13567_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13504_13567_0_2_i_1_n_0
    );
vga_memory_reg_13568_13631_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13568_13631_0_2_n_0,
      DOB => vga_memory_reg_13568_13631_0_2_n_1,
      DOC => vga_memory_reg_13568_13631_0_2_n_2,
      DOD => NLW_vga_memory_reg_13568_13631_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13568_13631_0_2_i_1_n_0
    );
vga_memory_reg_13568_13631_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => vga_memory_reg_1344_1407_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(21),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_13568_13631_0_2_i_1_n_0
    );
vga_memory_reg_13568_13631_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13568_13631_3_5_n_0,
      DOB => vga_memory_reg_13568_13631_3_5_n_1,
      DOC => vga_memory_reg_13568_13631_3_5_n_2,
      DOD => NLW_vga_memory_reg_13568_13631_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13568_13631_0_2_i_1_n_0
    );
vga_memory_reg_13568_13631_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_119_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_105_0\(1),
      ADDRA(0) => \red[0]_i_119_0\(0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_119_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_105_0\(1),
      ADDRB(0) => \red[0]_i_119_0\(0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_119_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_105_0\(1),
      ADDRC(0) => \red[0]_i_119_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13568_13631_6_8_n_0,
      DOB => vga_memory_reg_13568_13631_6_8_n_1,
      DOC => vga_memory_reg_13568_13631_6_8_n_2,
      DOD => NLW_vga_memory_reg_13568_13631_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13568_13631_0_2_i_1_n_0
    );
vga_memory_reg_13568_13631_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red_reg[3]_i_53_0\(3 downto 2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red_reg[3]_i_53_0\(3 downto 2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red_reg[3]_i_53_0\(3 downto 2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13568_13631_9_11_n_0,
      DOB => vga_memory_reg_13568_13631_9_11_n_1,
      DOC => vga_memory_reg_13568_13631_9_11_n_2,
      DOD => NLW_vga_memory_reg_13568_13631_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13568_13631_0_2_i_1_n_0
    );
vga_memory_reg_13632_13695_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13632_13695_0_2_n_0,
      DOB => vga_memory_reg_13632_13695_0_2_n_1,
      DOC => vga_memory_reg_13632_13695_0_2_n_2,
      DOD => NLW_vga_memory_reg_13632_13695_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13632_13695_0_2_i_1_n_0
    );
vga_memory_reg_13632_13695_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I2 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(21),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_13632_13695_0_2_i_1_n_0
    );
vga_memory_reg_13632_13695_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13632_13695_3_5_n_0,
      DOB => vga_memory_reg_13632_13695_3_5_n_1,
      DOC => vga_memory_reg_13632_13695_3_5_n_2,
      DOD => NLW_vga_memory_reg_13632_13695_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13632_13695_0_2_i_1_n_0
    );
vga_memory_reg_13632_13695_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_119_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_105_0\(1),
      ADDRA(0) => \red[0]_i_119_0\(0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_119_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_105_0\(1),
      ADDRB(0) => \red[0]_i_119_0\(0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_119_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_105_0\(1),
      ADDRC(0) => \red[0]_i_119_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13632_13695_6_8_n_0,
      DOB => vga_memory_reg_13632_13695_6_8_n_1,
      DOC => vga_memory_reg_13632_13695_6_8_n_2,
      DOD => NLW_vga_memory_reg_13632_13695_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13632_13695_0_2_i_1_n_0
    );
vga_memory_reg_13632_13695_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red_reg[3]_i_53_0\(3 downto 2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13632_13695_9_11_n_0,
      DOB => vga_memory_reg_13632_13695_9_11_n_1,
      DOC => vga_memory_reg_13632_13695_9_11_n_2,
      DOD => NLW_vga_memory_reg_13632_13695_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13632_13695_0_2_i_1_n_0
    );
vga_memory_reg_13696_13759_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13696_13759_0_2_n_0,
      DOB => vga_memory_reg_13696_13759_0_2_n_1,
      DOC => vga_memory_reg_13696_13759_0_2_n_2,
      DOD => NLW_vga_memory_reg_13696_13759_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13696_13759_0_2_i_1_n_0
    );
vga_memory_reg_13696_13759_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I2 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I3 => Q(18),
      I4 => Q(21),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_13696_13759_0_2_i_1_n_0
    );
vga_memory_reg_13696_13759_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13696_13759_3_5_n_0,
      DOB => vga_memory_reg_13696_13759_3_5_n_1,
      DOC => vga_memory_reg_13696_13759_3_5_n_2,
      DOD => NLW_vga_memory_reg_13696_13759_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13696_13759_0_2_i_1_n_0
    );
vga_memory_reg_13696_13759_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 1) => \red[0]_i_105_0\(2 downto 1),
      ADDRA(0) => \red[0]_i_119_0\(0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 1) => \red[0]_i_105_0\(2 downto 1),
      ADDRB(0) => \red[0]_i_119_0\(0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 1) => \red[0]_i_105_0\(2 downto 1),
      ADDRC(0) => \red[0]_i_119_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13696_13759_6_8_n_0,
      DOB => vga_memory_reg_13696_13759_6_8_n_1,
      DOC => vga_memory_reg_13696_13759_6_8_n_2,
      DOD => NLW_vga_memory_reg_13696_13759_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13696_13759_0_2_i_1_n_0
    );
vga_memory_reg_13696_13759_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_99_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red[3]_i_99_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red[3]_i_99_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13696_13759_9_11_n_0,
      DOB => vga_memory_reg_13696_13759_9_11_n_1,
      DOC => vga_memory_reg_13696_13759_9_11_n_2,
      DOD => NLW_vga_memory_reg_13696_13759_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13696_13759_0_2_i_1_n_0
    );
vga_memory_reg_13760_13823_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13760_13823_0_2_n_0,
      DOB => vga_memory_reg_13760_13823_0_2_n_1,
      DOC => vga_memory_reg_13760_13823_0_2_n_2,
      DOD => NLW_vga_memory_reg_13760_13823_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13760_13823_0_2_i_1_n_0
    );
vga_memory_reg_13760_13823_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_1472_1535_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(21),
      I4 => Q(24),
      I5 => Q(25),
      O => vga_memory_reg_13760_13823_0_2_i_1_n_0
    );
vga_memory_reg_13760_13823_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13760_13823_3_5_n_0,
      DOB => vga_memory_reg_13760_13823_3_5_n_1,
      DOC => vga_memory_reg_13760_13823_3_5_n_2,
      DOD => NLW_vga_memory_reg_13760_13823_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13760_13823_0_2_i_1_n_0
    );
vga_memory_reg_13760_13823_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2) => \red[0]_i_105_0\(2),
      ADDRA(1) => \red[0]_i_119_0\(1),
      ADDRA(0) => \red[0]_i_105_0\(0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2) => \red[0]_i_105_0\(2),
      ADDRB(1) => \red[0]_i_119_0\(1),
      ADDRB(0) => \red[0]_i_105_0\(0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 1) => \red[0]_i_105_0\(2 downto 1),
      ADDRC(0) => \red[0]_i_119_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13760_13823_6_8_n_0,
      DOB => vga_memory_reg_13760_13823_6_8_n_1,
      DOC => vga_memory_reg_13760_13823_6_8_n_2,
      DOD => NLW_vga_memory_reg_13760_13823_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13760_13823_0_2_i_1_n_0
    );
vga_memory_reg_13760_13823_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_117_0\(1),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_117_0\(1),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_117_0\(1),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13760_13823_9_11_n_0,
      DOB => vga_memory_reg_13760_13823_9_11_n_1,
      DOC => vga_memory_reg_13760_13823_9_11_n_2,
      DOD => NLW_vga_memory_reg_13760_13823_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13760_13823_0_2_i_1_n_0
    );
vga_memory_reg_13824_13887_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13824_13887_0_2_n_0,
      DOB => vga_memory_reg_13824_13887_0_2_n_1,
      DOC => vga_memory_reg_13824_13887_0_2_n_2,
      DOD => NLW_vga_memory_reg_13824_13887_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13824_13887_0_2_i_1_n_0
    );
vga_memory_reg_13824_13887_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => vga_memory_reg_1536_1599_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(20),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_13824_13887_0_2_i_1_n_0
    );
vga_memory_reg_13824_13887_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13824_13887_3_5_n_0,
      DOB => vga_memory_reg_13824_13887_3_5_n_1,
      DOC => vga_memory_reg_13824_13887_3_5_n_2,
      DOD => NLW_vga_memory_reg_13824_13887_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13824_13887_0_2_i_1_n_0
    );
vga_memory_reg_13824_13887_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13824_13887_6_8_n_0,
      DOB => vga_memory_reg_13824_13887_6_8_n_1,
      DOC => vga_memory_reg_13824_13887_6_8_n_2,
      DOD => NLW_vga_memory_reg_13824_13887_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13824_13887_0_2_i_1_n_0
    );
vga_memory_reg_13824_13887_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13824_13887_9_11_n_0,
      DOB => vga_memory_reg_13824_13887_9_11_n_1,
      DOC => vga_memory_reg_13824_13887_9_11_n_2,
      DOD => NLW_vga_memory_reg_13824_13887_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13824_13887_0_2_i_1_n_0
    );
vga_memory_reg_13888_13951_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13888_13951_0_2_n_0,
      DOB => vga_memory_reg_13888_13951_0_2_n_1,
      DOC => vga_memory_reg_13888_13951_0_2_n_2,
      DOD => NLW_vga_memory_reg_13888_13951_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13888_13951_0_2_i_1_n_0
    );
vga_memory_reg_13888_13951_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(21),
      I4 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_13888_13951_0_2_i_1_n_0
    );
vga_memory_reg_13888_13951_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13888_13951_3_5_n_0,
      DOB => vga_memory_reg_13888_13951_3_5_n_1,
      DOC => vga_memory_reg_13888_13951_3_5_n_2,
      DOD => NLW_vga_memory_reg_13888_13951_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13888_13951_0_2_i_1_n_0
    );
vga_memory_reg_13888_13951_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13888_13951_6_8_n_0,
      DOB => vga_memory_reg_13888_13951_6_8_n_1,
      DOC => vga_memory_reg_13888_13951_6_8_n_2,
      DOD => NLW_vga_memory_reg_13888_13951_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13888_13951_0_2_i_1_n_0
    );
vga_memory_reg_13888_13951_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13888_13951_9_11_n_0,
      DOB => vga_memory_reg_13888_13951_9_11_n_1,
      DOC => vga_memory_reg_13888_13951_9_11_n_2,
      DOD => NLW_vga_memory_reg_13888_13951_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13888_13951_0_2_i_1_n_0
    );
vga_memory_reg_13952_14015_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13952_14015_0_2_n_0,
      DOB => vga_memory_reg_13952_14015_0_2_n_1,
      DOC => vga_memory_reg_13952_14015_0_2_n_2,
      DOD => NLW_vga_memory_reg_13952_14015_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13952_14015_0_2_i_1_n_0
    );
vga_memory_reg_13952_14015_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => Q(24),
      I3 => Q(19),
      I4 => Q(21),
      I5 => vga_memory_reg_13952_14015_0_2_i_2_n_0,
      O => vga_memory_reg_13952_14015_0_2_i_1_n_0
    );
vga_memory_reg_13952_14015_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(18),
      I1 => Q(20),
      I2 => Q(25),
      I3 => Q(26),
      O => vga_memory_reg_13952_14015_0_2_i_2_n_0
    );
vga_memory_reg_13952_14015_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_13952_14015_3_5_n_0,
      DOB => vga_memory_reg_13952_14015_3_5_n_1,
      DOC => vga_memory_reg_13952_14015_3_5_n_2,
      DOD => NLW_vga_memory_reg_13952_14015_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13952_14015_0_2_i_1_n_0
    );
vga_memory_reg_13952_14015_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_13952_14015_6_8_n_0,
      DOB => vga_memory_reg_13952_14015_6_8_n_1,
      DOC => vga_memory_reg_13952_14015_6_8_n_2,
      DOD => NLW_vga_memory_reg_13952_14015_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13952_14015_0_2_i_1_n_0
    );
vga_memory_reg_13952_14015_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_13952_14015_9_11_n_0,
      DOB => vga_memory_reg_13952_14015_9_11_n_1,
      DOC => vga_memory_reg_13952_14015_9_11_n_2,
      DOD => NLW_vga_memory_reg_13952_14015_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_13952_14015_0_2_i_1_n_0
    );
vga_memory_reg_14016_14079_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14016_14079_0_2_n_0,
      DOB => vga_memory_reg_14016_14079_0_2_n_1,
      DOC => vga_memory_reg_14016_14079_0_2_n_2,
      DOD => NLW_vga_memory_reg_14016_14079_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14016_14079_0_2_i_1_n_0
    );
vga_memory_reg_14016_14079_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_1728_1791_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(20),
      I4 => Q(24),
      I5 => Q(25),
      O => vga_memory_reg_14016_14079_0_2_i_1_n_0
    );
vga_memory_reg_14016_14079_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14016_14079_3_5_n_0,
      DOB => vga_memory_reg_14016_14079_3_5_n_1,
      DOC => vga_memory_reg_14016_14079_3_5_n_2,
      DOD => NLW_vga_memory_reg_14016_14079_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14016_14079_0_2_i_1_n_0
    );
vga_memory_reg_14016_14079_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14016_14079_6_8_n_0,
      DOB => vga_memory_reg_14016_14079_6_8_n_1,
      DOC => vga_memory_reg_14016_14079_6_8_n_2,
      DOD => NLW_vga_memory_reg_14016_14079_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14016_14079_0_2_i_1_n_0
    );
vga_memory_reg_14016_14079_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14016_14079_9_11_n_0,
      DOB => vga_memory_reg_14016_14079_9_11_n_1,
      DOC => vga_memory_reg_14016_14079_9_11_n_2,
      DOD => NLW_vga_memory_reg_14016_14079_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14016_14079_0_2_i_1_n_0
    );
vga_memory_reg_14080_14143_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14080_14143_0_2_n_0,
      DOB => vga_memory_reg_14080_14143_0_2_n_1,
      DOC => vga_memory_reg_14080_14143_0_2_n_2,
      DOD => NLW_vga_memory_reg_14080_14143_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14080_14143_0_2_i_1_n_0
    );
vga_memory_reg_14080_14143_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => Q(24),
      I3 => Q(20),
      I4 => Q(21),
      I5 => vga_memory_reg_12032_12095_0_2_i_2_n_0,
      O => vga_memory_reg_14080_14143_0_2_i_1_n_0
    );
vga_memory_reg_14080_14143_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14080_14143_3_5_n_0,
      DOB => vga_memory_reg_14080_14143_3_5_n_1,
      DOC => vga_memory_reg_14080_14143_3_5_n_2,
      DOD => NLW_vga_memory_reg_14080_14143_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14080_14143_0_2_i_1_n_0
    );
vga_memory_reg_14080_14143_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14080_14143_6_8_n_0,
      DOB => vga_memory_reg_14080_14143_6_8_n_1,
      DOC => vga_memory_reg_14080_14143_6_8_n_2,
      DOD => NLW_vga_memory_reg_14080_14143_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14080_14143_0_2_i_1_n_0
    );
vga_memory_reg_14080_14143_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14080_14143_9_11_n_0,
      DOB => vga_memory_reg_14080_14143_9_11_n_1,
      DOC => vga_memory_reg_14080_14143_9_11_n_2,
      DOD => NLW_vga_memory_reg_14080_14143_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14080_14143_0_2_i_1_n_0
    );
vga_memory_reg_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1408_1471_0_2_n_0,
      DOB => vga_memory_reg_1408_1471_0_2_n_1,
      DOC => vga_memory_reg_1408_1471_0_2_n_2,
      DOD => NLW_vga_memory_reg_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1408_1471_0_2_i_1_n_0
    );
vga_memory_reg_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_448_511_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(21),
      I4 => vga_memory_reg_1344_1407_0_2_i_2_n_0,
      I5 => vga_memory_reg_896_959_0_2_i_2_n_0,
      O => vga_memory_reg_1408_1471_0_2_i_1_n_0
    );
vga_memory_reg_1408_1471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1408_1471_3_5_n_0,
      DOB => vga_memory_reg_1408_1471_3_5_n_1,
      DOC => vga_memory_reg_1408_1471_3_5_n_2,
      DOD => NLW_vga_memory_reg_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1408_1471_0_2_i_1_n_0
    );
vga_memory_reg_1408_1471_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1408_1471_6_8_n_0,
      DOB => vga_memory_reg_1408_1471_6_8_n_1,
      DOC => vga_memory_reg_1408_1471_6_8_n_2,
      DOD => NLW_vga_memory_reg_1408_1471_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1408_1471_0_2_i_1_n_0
    );
vga_memory_reg_1408_1471_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_74_0\(0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_74_0\(0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_74_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1408_1471_9_11_n_0,
      DOB => vga_memory_reg_1408_1471_9_11_n_1,
      DOC => vga_memory_reg_1408_1471_9_11_n_2,
      DOD => NLW_vga_memory_reg_1408_1471_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1408_1471_0_2_i_1_n_0
    );
vga_memory_reg_14144_14207_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14144_14207_0_2_n_0,
      DOB => vga_memory_reg_14144_14207_0_2_n_1,
      DOC => vga_memory_reg_14144_14207_0_2_n_2,
      DOD => NLW_vga_memory_reg_14144_14207_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14144_14207_0_2_i_1_n_0
    );
vga_memory_reg_14144_14207_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_1856_1919_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(19),
      I4 => Q(24),
      I5 => Q(25),
      O => vga_memory_reg_14144_14207_0_2_i_1_n_0
    );
vga_memory_reg_14144_14207_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14144_14207_3_5_n_0,
      DOB => vga_memory_reg_14144_14207_3_5_n_1,
      DOC => vga_memory_reg_14144_14207_3_5_n_2,
      DOD => NLW_vga_memory_reg_14144_14207_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14144_14207_0_2_i_1_n_0
    );
vga_memory_reg_14144_14207_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14144_14207_6_8_n_0,
      DOB => vga_memory_reg_14144_14207_6_8_n_1,
      DOC => vga_memory_reg_14144_14207_6_8_n_2,
      DOD => NLW_vga_memory_reg_14144_14207_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14144_14207_0_2_i_1_n_0
    );
vga_memory_reg_14144_14207_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14144_14207_9_11_n_0,
      DOB => vga_memory_reg_14144_14207_9_11_n_1,
      DOC => vga_memory_reg_14144_14207_9_11_n_2,
      DOD => NLW_vga_memory_reg_14144_14207_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14144_14207_0_2_i_1_n_0
    );
vga_memory_reg_14208_14271_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14208_14271_0_2_n_0,
      DOB => vga_memory_reg_14208_14271_0_2_n_1,
      DOC => vga_memory_reg_14208_14271_0_2_n_2,
      DOD => NLW_vga_memory_reg_14208_14271_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14208_14271_0_2_i_1_n_0
    );
vga_memory_reg_14208_14271_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_1920_1983_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(18),
      I4 => Q(24),
      I5 => Q(25),
      O => vga_memory_reg_14208_14271_0_2_i_1_n_0
    );
vga_memory_reg_14208_14271_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14208_14271_3_5_n_0,
      DOB => vga_memory_reg_14208_14271_3_5_n_1,
      DOC => vga_memory_reg_14208_14271_3_5_n_2,
      DOD => NLW_vga_memory_reg_14208_14271_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14208_14271_0_2_i_1_n_0
    );
vga_memory_reg_14208_14271_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14208_14271_6_8_n_0,
      DOB => vga_memory_reg_14208_14271_6_8_n_1,
      DOC => vga_memory_reg_14208_14271_6_8_n_2,
      DOD => NLW_vga_memory_reg_14208_14271_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14208_14271_0_2_i_1_n_0
    );
vga_memory_reg_14208_14271_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14208_14271_9_11_n_0,
      DOB => vga_memory_reg_14208_14271_9_11_n_1,
      DOC => vga_memory_reg_14208_14271_9_11_n_2,
      DOD => NLW_vga_memory_reg_14208_14271_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14208_14271_0_2_i_1_n_0
    );
vga_memory_reg_14272_14335_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14272_14335_0_2_n_0,
      DOB => vga_memory_reg_14272_14335_0_2_n_1,
      DOC => vga_memory_reg_14272_14335_0_2_n_2,
      DOD => NLW_vga_memory_reg_14272_14335_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14272_14335_0_2_i_1_n_0
    );
vga_memory_reg_14272_14335_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(23),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(25),
      I3 => Q(26),
      I4 => Q(22),
      I5 => Q(24),
      O => vga_memory_reg_14272_14335_0_2_i_1_n_0
    );
vga_memory_reg_14272_14335_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14272_14335_3_5_n_0,
      DOB => vga_memory_reg_14272_14335_3_5_n_1,
      DOC => vga_memory_reg_14272_14335_3_5_n_2,
      DOD => NLW_vga_memory_reg_14272_14335_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14272_14335_0_2_i_1_n_0
    );
vga_memory_reg_14272_14335_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14272_14335_6_8_n_0,
      DOB => vga_memory_reg_14272_14335_6_8_n_1,
      DOC => vga_memory_reg_14272_14335_6_8_n_2,
      DOD => NLW_vga_memory_reg_14272_14335_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14272_14335_0_2_i_1_n_0
    );
vga_memory_reg_14272_14335_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2) => \red_reg[3]_i_53_0\(2),
      ADDRA(1) => \red[3]_i_117_0\(0),
      ADDRA(0) => \red_reg[3]_i_53_0\(0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2) => \red_reg[3]_i_53_0\(2),
      ADDRB(1) => \red[3]_i_117_0\(0),
      ADDRB(0) => \red_reg[3]_i_53_0\(0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2) => \red_reg[3]_i_53_0\(2),
      ADDRC(1) => \red[3]_i_117_0\(0),
      ADDRC(0) => \red_reg[3]_i_53_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14272_14335_9_11_n_0,
      DOB => vga_memory_reg_14272_14335_9_11_n_1,
      DOC => vga_memory_reg_14272_14335_9_11_n_2,
      DOD => NLW_vga_memory_reg_14272_14335_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14272_14335_0_2_i_1_n_0
    );
vga_memory_reg_14336_14399_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_74_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_74_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_74_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14336_14399_0_2_n_0,
      DOB => vga_memory_reg_14336_14399_0_2_n_1,
      DOC => vga_memory_reg_14336_14399_0_2_n_2,
      DOD => NLW_vga_memory_reg_14336_14399_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14336_14399_0_2_i_1_n_0
    );
vga_memory_reg_14336_14399_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(22),
      O => vga_memory_reg_14336_14399_0_2_i_1_n_0
    );
vga_memory_reg_14336_14399_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14336_14399_3_5_n_0,
      DOB => vga_memory_reg_14336_14399_3_5_n_1,
      DOC => vga_memory_reg_14336_14399_3_5_n_2,
      DOD => NLW_vga_memory_reg_14336_14399_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14336_14399_0_2_i_1_n_0
    );
vga_memory_reg_14336_14399_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14336_14399_6_8_n_0,
      DOB => vga_memory_reg_14336_14399_6_8_n_1,
      DOC => vga_memory_reg_14336_14399_6_8_n_2,
      DOD => NLW_vga_memory_reg_14336_14399_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14336_14399_0_2_i_1_n_0
    );
vga_memory_reg_14336_14399_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14336_14399_9_11_n_0,
      DOB => vga_memory_reg_14336_14399_9_11_n_1,
      DOC => vga_memory_reg_14336_14399_9_11_n_2,
      DOD => NLW_vga_memory_reg_14336_14399_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14336_14399_0_2_i_1_n_0
    );
vga_memory_reg_14400_14463_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_90_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_74_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_90_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_74_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_74_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14400_14463_0_2_n_0,
      DOB => vga_memory_reg_14400_14463_0_2_n_1,
      DOC => vga_memory_reg_14400_14463_0_2_n_2,
      DOD => NLW_vga_memory_reg_14400_14463_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14400_14463_0_2_i_1_n_0
    );
vga_memory_reg_14400_14463_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(22),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(23),
      I4 => vga_memory_reg_1216_1279_0_2_i_2_n_0,
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_14400_14463_0_2_i_1_n_0
    );
vga_memory_reg_14400_14463_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14400_14463_3_5_n_0,
      DOB => vga_memory_reg_14400_14463_3_5_n_1,
      DOC => vga_memory_reg_14400_14463_3_5_n_2,
      DOD => NLW_vga_memory_reg_14400_14463_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14400_14463_0_2_i_1_n_0
    );
vga_memory_reg_14400_14463_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14400_14463_6_8_n_0,
      DOB => vga_memory_reg_14400_14463_6_8_n_1,
      DOC => vga_memory_reg_14400_14463_6_8_n_2,
      DOD => NLW_vga_memory_reg_14400_14463_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14400_14463_0_2_i_1_n_0
    );
vga_memory_reg_14400_14463_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14400_14463_9_11_n_0,
      DOB => vga_memory_reg_14400_14463_9_11_n_1,
      DOC => vga_memory_reg_14400_14463_9_11_n_2,
      DOD => NLW_vga_memory_reg_14400_14463_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14400_14463_0_2_i_1_n_0
    );
vga_memory_reg_14464_14527_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_74_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_74_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_90_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_74_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14464_14527_0_2_n_0,
      DOB => vga_memory_reg_14464_14527_0_2_n_1,
      DOC => vga_memory_reg_14464_14527_0_2_n_2,
      DOD => NLW_vga_memory_reg_14464_14527_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14464_14527_0_2_i_1_n_0
    );
vga_memory_reg_14464_14527_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(22),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(23),
      I4 => vga_memory_reg_1216_1279_0_2_i_2_n_0,
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_14464_14527_0_2_i_1_n_0
    );
vga_memory_reg_14464_14527_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14464_14527_3_5_n_0,
      DOB => vga_memory_reg_14464_14527_3_5_n_1,
      DOC => vga_memory_reg_14464_14527_3_5_n_2,
      DOD => NLW_vga_memory_reg_14464_14527_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14464_14527_0_2_i_1_n_0
    );
vga_memory_reg_14464_14527_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14464_14527_6_8_n_0,
      DOB => vga_memory_reg_14464_14527_6_8_n_1,
      DOC => vga_memory_reg_14464_14527_6_8_n_2,
      DOD => NLW_vga_memory_reg_14464_14527_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14464_14527_0_2_i_1_n_0
    );
vga_memory_reg_14464_14527_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14464_14527_9_11_n_0,
      DOB => vga_memory_reg_14464_14527_9_11_n_1,
      DOC => vga_memory_reg_14464_14527_9_11_n_2,
      DOD => NLW_vga_memory_reg_14464_14527_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14464_14527_0_2_i_1_n_0
    );
vga_memory_reg_14528_14591_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_108_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_74_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_74_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14528_14591_0_2_n_0,
      DOB => vga_memory_reg_14528_14591_0_2_n_1,
      DOC => vga_memory_reg_14528_14591_0_2_n_2,
      DOD => NLW_vga_memory_reg_14528_14591_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14528_14591_0_2_i_1_n_0
    );
vga_memory_reg_14528_14591_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(20),
      I4 => Q(21),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_14528_14591_0_2_i_1_n_0
    );
vga_memory_reg_14528_14591_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14528_14591_3_5_n_0,
      DOB => vga_memory_reg_14528_14591_3_5_n_1,
      DOC => vga_memory_reg_14528_14591_3_5_n_2,
      DOD => NLW_vga_memory_reg_14528_14591_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14528_14591_0_2_i_1_n_0
    );
vga_memory_reg_14528_14591_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14528_14591_6_8_n_0,
      DOB => vga_memory_reg_14528_14591_6_8_n_1,
      DOC => vga_memory_reg_14528_14591_6_8_n_2,
      DOD => NLW_vga_memory_reg_14528_14591_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14528_14591_0_2_i_1_n_0
    );
vga_memory_reg_14528_14591_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14528_14591_9_11_n_0,
      DOB => vga_memory_reg_14528_14591_9_11_n_1,
      DOC => vga_memory_reg_14528_14591_9_11_n_2,
      DOD => NLW_vga_memory_reg_14528_14591_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14528_14591_0_2_i_1_n_0
    );
vga_memory_reg_14592_14655_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_74_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_74_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_74_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14592_14655_0_2_n_0,
      DOB => vga_memory_reg_14592_14655_0_2_n_1,
      DOC => vga_memory_reg_14592_14655_0_2_n_2,
      DOD => NLW_vga_memory_reg_14592_14655_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14592_14655_0_2_i_1_n_0
    );
vga_memory_reg_14592_14655_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => Q(22),
      I1 => Q(24),
      I2 => Q(25),
      I3 => Q(20),
      I4 => Q(23),
      I5 => vga_memory_reg_14592_14655_0_2_i_2_n_0,
      O => vga_memory_reg_14592_14655_0_2_i_1_n_0
    );
vga_memory_reg_14592_14655_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      I2 => Q(26),
      I3 => Q(18),
      O => vga_memory_reg_14592_14655_0_2_i_2_n_0
    );
vga_memory_reg_14592_14655_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14592_14655_3_5_n_0,
      DOB => vga_memory_reg_14592_14655_3_5_n_1,
      DOC => vga_memory_reg_14592_14655_3_5_n_2,
      DOD => NLW_vga_memory_reg_14592_14655_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14592_14655_0_2_i_1_n_0
    );
vga_memory_reg_14592_14655_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14592_14655_6_8_n_0,
      DOB => vga_memory_reg_14592_14655_6_8_n_1,
      DOC => vga_memory_reg_14592_14655_6_8_n_2,
      DOD => NLW_vga_memory_reg_14592_14655_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14592_14655_0_2_i_1_n_0
    );
vga_memory_reg_14592_14655_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14592_14655_9_11_n_0,
      DOB => vga_memory_reg_14592_14655_9_11_n_1,
      DOC => vga_memory_reg_14592_14655_9_11_n_2,
      DOD => NLW_vga_memory_reg_14592_14655_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14592_14655_0_2_i_1_n_0
    );
vga_memory_reg_14656_14719_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_74_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_74_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_74_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14656_14719_0_2_n_0,
      DOB => vga_memory_reg_14656_14719_0_2_n_1,
      DOC => vga_memory_reg_14656_14719_0_2_n_2,
      DOD => NLW_vga_memory_reg_14656_14719_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14656_14719_0_2_i_1_n_0
    );
vga_memory_reg_14656_14719_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(21),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_14656_14719_0_2_i_1_n_0
    );
vga_memory_reg_14656_14719_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14656_14719_3_5_n_0,
      DOB => vga_memory_reg_14656_14719_3_5_n_1,
      DOC => vga_memory_reg_14656_14719_3_5_n_2,
      DOD => NLW_vga_memory_reg_14656_14719_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14656_14719_0_2_i_1_n_0
    );
vga_memory_reg_14656_14719_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14656_14719_6_8_n_0,
      DOB => vga_memory_reg_14656_14719_6_8_n_1,
      DOC => vga_memory_reg_14656_14719_6_8_n_2,
      DOD => NLW_vga_memory_reg_14656_14719_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14656_14719_0_2_i_1_n_0
    );
vga_memory_reg_14656_14719_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14656_14719_9_11_n_0,
      DOB => vga_memory_reg_14656_14719_9_11_n_1,
      DOC => vga_memory_reg_14656_14719_9_11_n_2,
      DOD => NLW_vga_memory_reg_14656_14719_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14656_14719_0_2_i_1_n_0
    );
vga_memory_reg_14720_14783_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_74_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_74_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_74_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14720_14783_0_2_n_0,
      DOB => vga_memory_reg_14720_14783_0_2_n_1,
      DOC => vga_memory_reg_14720_14783_0_2_n_2,
      DOD => NLW_vga_memory_reg_14720_14783_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14720_14783_0_2_i_1_n_0
    );
vga_memory_reg_14720_14783_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I3 => Q(18),
      I4 => Q(21),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_14720_14783_0_2_i_1_n_0
    );
vga_memory_reg_14720_14783_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14720_14783_3_5_n_0,
      DOB => vga_memory_reg_14720_14783_3_5_n_1,
      DOC => vga_memory_reg_14720_14783_3_5_n_2,
      DOD => NLW_vga_memory_reg_14720_14783_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14720_14783_0_2_i_1_n_0
    );
vga_memory_reg_14720_14783_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14720_14783_6_8_n_0,
      DOB => vga_memory_reg_14720_14783_6_8_n_1,
      DOC => vga_memory_reg_14720_14783_6_8_n_2,
      DOD => NLW_vga_memory_reg_14720_14783_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14720_14783_0_2_i_1_n_0
    );
vga_memory_reg_14720_14783_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14720_14783_9_11_n_0,
      DOB => vga_memory_reg_14720_14783_9_11_n_1,
      DOC => vga_memory_reg_14720_14783_9_11_n_2,
      DOD => NLW_vga_memory_reg_14720_14783_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14720_14783_0_2_i_1_n_0
    );
vga_memory_reg_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1472_1535_0_2_n_0,
      DOB => vga_memory_reg_1472_1535_0_2_n_1,
      DOC => vga_memory_reg_1472_1535_0_2_n_2,
      DOD => NLW_vga_memory_reg_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1472_1535_0_2_i_1_n_0
    );
vga_memory_reg_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1472_1535_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(26),
      I5 => Q(21),
      O => vga_memory_reg_1472_1535_0_2_i_1_n_0
    );
vga_memory_reg_1472_1535_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      I2 => Q(18),
      I3 => Q(19),
      O => vga_memory_reg_1472_1535_0_2_i_2_n_0
    );
vga_memory_reg_1472_1535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1472_1535_3_5_n_0,
      DOB => vga_memory_reg_1472_1535_3_5_n_1,
      DOC => vga_memory_reg_1472_1535_3_5_n_2,
      DOD => NLW_vga_memory_reg_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1472_1535_0_2_i_1_n_0
    );
vga_memory_reg_1472_1535_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1472_1535_6_8_n_0,
      DOB => vga_memory_reg_1472_1535_6_8_n_1,
      DOC => vga_memory_reg_1472_1535_6_8_n_2,
      DOD => NLW_vga_memory_reg_1472_1535_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1472_1535_0_2_i_1_n_0
    );
vga_memory_reg_1472_1535_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_74_0\(0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_74_0\(0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_74_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1472_1535_9_11_n_0,
      DOB => vga_memory_reg_1472_1535_9_11_n_1,
      DOC => vga_memory_reg_1472_1535_9_11_n_2,
      DOD => NLW_vga_memory_reg_1472_1535_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1472_1535_0_2_i_1_n_0
    );
vga_memory_reg_14784_14847_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_74_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_74_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_74_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14784_14847_0_2_n_0,
      DOB => vga_memory_reg_14784_14847_0_2_n_1,
      DOC => vga_memory_reg_14784_14847_0_2_n_2,
      DOD => NLW_vga_memory_reg_14784_14847_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14784_14847_0_2_i_1_n_0
    );
vga_memory_reg_14784_14847_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(22),
      I1 => vga_memory_reg_2496_2559_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(21),
      I4 => Q(24),
      I5 => Q(25),
      O => vga_memory_reg_14784_14847_0_2_i_1_n_0
    );
vga_memory_reg_14784_14847_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_116_0\(3),
      ADDRB(2 downto 0) => ADDRB(2 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_116_0\(3),
      ADDRC(2 downto 0) => ADDRB(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14784_14847_3_5_n_0,
      DOB => vga_memory_reg_14784_14847_3_5_n_1,
      DOC => vga_memory_reg_14784_14847_3_5_n_2,
      DOD => NLW_vga_memory_reg_14784_14847_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14784_14847_0_2_i_1_n_0
    );
vga_memory_reg_14784_14847_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14784_14847_6_8_n_0,
      DOB => vga_memory_reg_14784_14847_6_8_n_1,
      DOC => vga_memory_reg_14784_14847_6_8_n_2,
      DOD => NLW_vga_memory_reg_14784_14847_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14784_14847_0_2_i_1_n_0
    );
vga_memory_reg_14784_14847_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14784_14847_9_11_n_0,
      DOB => vga_memory_reg_14784_14847_9_11_n_1,
      DOC => vga_memory_reg_14784_14847_9_11_n_2,
      DOD => NLW_vga_memory_reg_14784_14847_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14784_14847_0_2_i_1_n_0
    );
vga_memory_reg_14848_14911_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_74_0\(3),
      ADDRA(2) => \blue[2]_i_108_0\(2),
      ADDRA(1) => \red[3]_i_74_0\(1),
      ADDRA(0) => \blue[2]_i_108_0\(0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_74_0\(3),
      ADDRB(2) => \blue[2]_i_108_0\(2),
      ADDRB(1) => \red[3]_i_74_0\(1),
      ADDRB(0) => \blue[2]_i_108_0\(0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_74_0\(3),
      ADDRC(2) => \blue[2]_i_108_0\(2),
      ADDRC(1) => \red[3]_i_74_0\(1),
      ADDRC(0) => \blue[2]_i_108_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14848_14911_0_2_n_0,
      DOB => vga_memory_reg_14848_14911_0_2_n_1,
      DOC => vga_memory_reg_14848_14911_0_2_n_2,
      DOD => NLW_vga_memory_reg_14848_14911_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14848_14911_0_2_i_1_n_0
    );
vga_memory_reg_14848_14911_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => Q(22),
      I1 => Q(24),
      I2 => Q(25),
      I3 => Q(21),
      I4 => Q(23),
      I5 => vga_memory_reg_11776_11839_0_2_i_2_n_0,
      O => vga_memory_reg_14848_14911_0_2_i_1_n_0
    );
vga_memory_reg_14848_14911_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4 downto 0) => ADDRB(4 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4 downto 0) => ADDRB(4 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4 downto 0) => ADDRB(4 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14848_14911_3_5_n_0,
      DOB => vga_memory_reg_14848_14911_3_5_n_1,
      DOC => vga_memory_reg_14848_14911_3_5_n_2,
      DOD => NLW_vga_memory_reg_14848_14911_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14848_14911_0_2_i_1_n_0
    );
vga_memory_reg_14848_14911_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14848_14911_6_8_n_0,
      DOB => vga_memory_reg_14848_14911_6_8_n_1,
      DOC => vga_memory_reg_14848_14911_6_8_n_2,
      DOD => NLW_vga_memory_reg_14848_14911_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14848_14911_0_2_i_1_n_0
    );
vga_memory_reg_14848_14911_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14848_14911_9_11_n_0,
      DOB => vga_memory_reg_14848_14911_9_11_n_1,
      DOC => vga_memory_reg_14848_14911_9_11_n_2,
      DOD => NLW_vga_memory_reg_14848_14911_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14848_14911_0_2_i_1_n_0
    );
vga_memory_reg_14912_14975_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_74_0\(3),
      ADDRA(2) => \blue[2]_i_108_0\(2),
      ADDRA(1) => \red[3]_i_74_0\(1),
      ADDRA(0) => \blue[2]_i_108_0\(0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_74_0\(3),
      ADDRB(2) => \blue[2]_i_108_0\(2),
      ADDRB(1) => \red[3]_i_74_0\(1),
      ADDRB(0) => \blue[2]_i_108_0\(0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_74_0\(3),
      ADDRC(2) => \blue[2]_i_108_0\(2),
      ADDRC(1) => \red[3]_i_74_0\(1),
      ADDRC(0) => \blue[2]_i_108_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14912_14975_0_2_n_0,
      DOB => vga_memory_reg_14912_14975_0_2_n_1,
      DOC => vga_memory_reg_14912_14975_0_2_n_2,
      DOD => NLW_vga_memory_reg_14912_14975_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14912_14975_0_2_i_1_n_0
    );
vga_memory_reg_14912_14975_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(22),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(21),
      I4 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_14912_14975_0_2_i_1_n_0
    );
vga_memory_reg_14912_14975_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4 downto 0) => ADDRB(4 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4 downto 0) => ADDRB(4 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4 downto 0) => ADDRB(4 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14912_14975_3_5_n_0,
      DOB => vga_memory_reg_14912_14975_3_5_n_1,
      DOC => vga_memory_reg_14912_14975_3_5_n_2,
      DOD => NLW_vga_memory_reg_14912_14975_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14912_14975_0_2_i_1_n_0
    );
vga_memory_reg_14912_14975_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14912_14975_6_8_n_0,
      DOB => vga_memory_reg_14912_14975_6_8_n_1,
      DOC => vga_memory_reg_14912_14975_6_8_n_2,
      DOD => NLW_vga_memory_reg_14912_14975_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14912_14975_0_2_i_1_n_0
    );
vga_memory_reg_14912_14975_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14912_14975_9_11_n_0,
      DOB => vga_memory_reg_14912_14975_9_11_n_1,
      DOC => vga_memory_reg_14912_14975_9_11_n_2,
      DOD => NLW_vga_memory_reg_14912_14975_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14912_14975_0_2_i_1_n_0
    );
vga_memory_reg_14976_15039_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_74_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_74_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_74_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_108_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14976_15039_0_2_n_0,
      DOB => vga_memory_reg_14976_15039_0_2_n_1,
      DOC => vga_memory_reg_14976_15039_0_2_n_2,
      DOD => NLW_vga_memory_reg_14976_15039_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14976_15039_0_2_i_1_n_0
    );
vga_memory_reg_14976_15039_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_704_767_0_2_i_2_n_0,
      I3 => Q(18),
      I4 => Q(20),
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_14976_15039_0_2_i_1_n_0
    );
vga_memory_reg_14976_15039_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4 downto 0) => ADDRB(4 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4 downto 0) => ADDRB(4 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4 downto 0) => ADDRB(4 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_14976_15039_3_5_n_0,
      DOB => vga_memory_reg_14976_15039_3_5_n_1,
      DOC => vga_memory_reg_14976_15039_3_5_n_2,
      DOD => NLW_vga_memory_reg_14976_15039_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14976_15039_0_2_i_1_n_0
    );
vga_memory_reg_14976_15039_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_14976_15039_6_8_n_0,
      DOB => vga_memory_reg_14976_15039_6_8_n_1,
      DOC => vga_memory_reg_14976_15039_6_8_n_2,
      DOD => NLW_vga_memory_reg_14976_15039_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14976_15039_0_2_i_1_n_0
    );
vga_memory_reg_14976_15039_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_14976_15039_9_11_n_0,
      DOB => vga_memory_reg_14976_15039_9_11_n_1,
      DOC => vga_memory_reg_14976_15039_9_11_n_2,
      DOD => NLW_vga_memory_reg_14976_15039_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_14976_15039_0_2_i_1_n_0
    );
vga_memory_reg_15040_15103_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[3]_i_74_0\(3 downto 2),
      ADDRA(1 downto 0) => \blue[2]_i_108_0\(1 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[3]_i_74_0\(3 downto 2),
      ADDRB(1 downto 0) => \blue[2]_i_108_0\(1 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[3]_i_74_0\(3 downto 2),
      ADDRC(1 downto 0) => \blue[2]_i_108_0\(1 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15040_15103_0_2_n_0,
      DOB => vga_memory_reg_15040_15103_0_2_n_1,
      DOC => vga_memory_reg_15040_15103_0_2_n_2,
      DOD => NLW_vga_memory_reg_15040_15103_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15040_15103_0_2_i_1_n_0
    );
vga_memory_reg_15040_15103_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(22),
      I1 => Q(21),
      I2 => Q(23),
      I3 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I4 => vga_memory_reg_2752_2815_0_2_i_2_n_0,
      I5 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      O => vga_memory_reg_15040_15103_0_2_i_1_n_0
    );
vga_memory_reg_15040_15103_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_116_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_116_0\(3),
      ADDRA(2 downto 0) => ADDRB(2 downto 0),
      ADDRB(5) => \green[1]_i_116_0\(4),
      ADDRB(4 downto 0) => ADDRB(4 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4 downto 0) => ADDRB(4 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15040_15103_3_5_n_0,
      DOB => vga_memory_reg_15040_15103_3_5_n_1,
      DOC => vga_memory_reg_15040_15103_3_5_n_2,
      DOD => NLW_vga_memory_reg_15040_15103_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15040_15103_0_2_i_1_n_0
    );
vga_memory_reg_15040_15103_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15040_15103_6_8_n_0,
      DOB => vga_memory_reg_15040_15103_6_8_n_1,
      DOC => vga_memory_reg_15040_15103_6_8_n_2,
      DOD => NLW_vga_memory_reg_15040_15103_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15040_15103_0_2_i_1_n_0
    );
vga_memory_reg_15040_15103_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15040_15103_9_11_n_0,
      DOB => vga_memory_reg_15040_15103_9_11_n_1,
      DOC => vga_memory_reg_15040_15103_9_11_n_2,
      DOD => NLW_vga_memory_reg_15040_15103_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15040_15103_0_2_i_1_n_0
    );
vga_memory_reg_15104_15167_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_108_0\(0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_108_0\(0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_108_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15104_15167_0_2_n_0,
      DOB => vga_memory_reg_15104_15167_0_2_n_1,
      DOC => vga_memory_reg_15104_15167_0_2_n_2,
      DOD => NLW_vga_memory_reg_15104_15167_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15104_15167_0_2_i_1_n_0
    );
vga_memory_reg_15104_15167_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(22),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(21),
      I4 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_15104_15167_0_2_i_1_n_0
    );
vga_memory_reg_15104_15167_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5) => \green[1]_i_116_0\(4),
      ADDRC(4 downto 0) => ADDRB(4 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15104_15167_3_5_n_0,
      DOB => vga_memory_reg_15104_15167_3_5_n_1,
      DOC => vga_memory_reg_15104_15167_3_5_n_2,
      DOD => NLW_vga_memory_reg_15104_15167_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15104_15167_0_2_i_1_n_0
    );
vga_memory_reg_15104_15167_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15104_15167_6_8_n_0,
      DOB => vga_memory_reg_15104_15167_6_8_n_1,
      DOC => vga_memory_reg_15104_15167_6_8_n_2,
      DOD => NLW_vga_memory_reg_15104_15167_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15104_15167_0_2_i_1_n_0
    );
vga_memory_reg_15104_15167_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15104_15167_9_11_n_0,
      DOB => vga_memory_reg_15104_15167_9_11_n_1,
      DOC => vga_memory_reg_15104_15167_9_11_n_2,
      DOD => NLW_vga_memory_reg_15104_15167_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15104_15167_0_2_i_1_n_0
    );
vga_memory_reg_15168_15231_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_108_0\(0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_108_0\(0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_108_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15168_15231_0_2_n_0,
      DOB => vga_memory_reg_15168_15231_0_2_n_1,
      DOC => vga_memory_reg_15168_15231_0_2_n_2,
      DOD => NLW_vga_memory_reg_15168_15231_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15168_15231_0_2_i_1_n_0
    );
vga_memory_reg_15168_15231_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(22),
      I1 => Q(21),
      I2 => Q(23),
      I3 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I4 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      I5 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      O => vga_memory_reg_15168_15231_0_2_i_1_n_0
    );
vga_memory_reg_15168_15231_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15168_15231_3_5_n_0,
      DOB => vga_memory_reg_15168_15231_3_5_n_1,
      DOC => vga_memory_reg_15168_15231_3_5_n_2,
      DOD => NLW_vga_memory_reg_15168_15231_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15168_15231_0_2_i_1_n_0
    );
vga_memory_reg_15168_15231_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15168_15231_6_8_n_0,
      DOB => vga_memory_reg_15168_15231_6_8_n_1,
      DOC => vga_memory_reg_15168_15231_6_8_n_2,
      DOD => NLW_vga_memory_reg_15168_15231_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15168_15231_0_2_i_1_n_0
    );
vga_memory_reg_15168_15231_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15168_15231_9_11_n_0,
      DOB => vga_memory_reg_15168_15231_9_11_n_1,
      DOC => vga_memory_reg_15168_15231_9_11_n_2,
      DOD => NLW_vga_memory_reg_15168_15231_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15168_15231_0_2_i_1_n_0
    );
vga_memory_reg_15232_15295_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_108_0\(0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_108_0\(0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_108_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15232_15295_0_2_n_0,
      DOB => vga_memory_reg_15232_15295_0_2_n_1,
      DOC => vga_memory_reg_15232_15295_0_2_n_2,
      DOD => NLW_vga_memory_reg_15232_15295_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15232_15295_0_2_i_1_n_0
    );
vga_memory_reg_15232_15295_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(22),
      I1 => Q(21),
      I2 => Q(23),
      I3 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I4 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      I5 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      O => vga_memory_reg_15232_15295_0_2_i_1_n_0
    );
vga_memory_reg_15232_15295_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15232_15295_3_5_n_0,
      DOB => vga_memory_reg_15232_15295_3_5_n_1,
      DOC => vga_memory_reg_15232_15295_3_5_n_2,
      DOD => NLW_vga_memory_reg_15232_15295_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15232_15295_0_2_i_1_n_0
    );
vga_memory_reg_15232_15295_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15232_15295_6_8_n_0,
      DOB => vga_memory_reg_15232_15295_6_8_n_1,
      DOC => vga_memory_reg_15232_15295_6_8_n_2,
      DOD => NLW_vga_memory_reg_15232_15295_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15232_15295_0_2_i_1_n_0
    );
vga_memory_reg_15232_15295_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15232_15295_9_11_n_0,
      DOB => vga_memory_reg_15232_15295_9_11_n_1,
      DOC => vga_memory_reg_15232_15295_9_11_n_2,
      DOD => NLW_vga_memory_reg_15232_15295_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15232_15295_0_2_i_1_n_0
    );
vga_memory_reg_15296_15359_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_108_0\(0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_108_0\(0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_108_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15296_15359_0_2_n_0,
      DOB => vga_memory_reg_15296_15359_0_2_n_1,
      DOC => vga_memory_reg_15296_15359_0_2_n_2,
      DOD => NLW_vga_memory_reg_15296_15359_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15296_15359_0_2_i_1_n_0
    );
vga_memory_reg_15296_15359_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(22),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(25),
      I3 => Q(26),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_15296_15359_0_2_i_1_n_0
    );
vga_memory_reg_15296_15359_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15296_15359_3_5_n_0,
      DOB => vga_memory_reg_15296_15359_3_5_n_1,
      DOC => vga_memory_reg_15296_15359_3_5_n_2,
      DOD => NLW_vga_memory_reg_15296_15359_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15296_15359_0_2_i_1_n_0
    );
vga_memory_reg_15296_15359_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_119_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_119_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15296_15359_6_8_n_0,
      DOB => vga_memory_reg_15296_15359_6_8_n_1,
      DOC => vga_memory_reg_15296_15359_6_8_n_2,
      DOD => NLW_vga_memory_reg_15296_15359_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15296_15359_0_2_i_1_n_0
    );
vga_memory_reg_15296_15359_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15296_15359_9_11_n_0,
      DOB => vga_memory_reg_15296_15359_9_11_n_1,
      DOC => vga_memory_reg_15296_15359_9_11_n_2,
      DOD => NLW_vga_memory_reg_15296_15359_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15296_15359_0_2_i_1_n_0
    );
vga_memory_reg_15360_15423_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_108_0\(0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_108_0\(0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_74_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_108_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15360_15423_0_2_n_0,
      DOB => vga_memory_reg_15360_15423_0_2_n_1,
      DOC => vga_memory_reg_15360_15423_0_2_n_2,
      DOD => NLW_vga_memory_reg_15360_15423_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15360_15423_0_2_i_1_n_0
    );
vga_memory_reg_15360_15423_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(21),
      I1 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      I2 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(20),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_15360_15423_0_2_i_1_n_0
    );
vga_memory_reg_15360_15423_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 2) => ADDRB(5 downto 2),
      ADDRB(1) => ADDRC(0),
      ADDRB(0) => ADDRB(0),
      ADDRC(5 downto 2) => ADDRB(5 downto 2),
      ADDRC(1) => ADDRC(0),
      ADDRC(0) => ADDRB(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15360_15423_3_5_n_0,
      DOB => vga_memory_reg_15360_15423_3_5_n_1,
      DOC => vga_memory_reg_15360_15423_3_5_n_2,
      DOD => NLW_vga_memory_reg_15360_15423_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15360_15423_0_2_i_1_n_0
    );
vga_memory_reg_15360_15423_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15360_15423_6_8_n_0,
      DOB => vga_memory_reg_15360_15423_6_8_n_1,
      DOC => vga_memory_reg_15360_15423_6_8_n_2,
      DOD => NLW_vga_memory_reg_15360_15423_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15360_15423_0_2_i_1_n_0
    );
vga_memory_reg_15360_15423_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15360_15423_9_11_n_0,
      DOB => vga_memory_reg_15360_15423_9_11_n_1,
      DOC => vga_memory_reg_15360_15423_9_11_n_2,
      DOD => NLW_vga_memory_reg_15360_15423_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15360_15423_0_2_i_1_n_0
    );
vga_memory_reg_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1536_1599_0_2_n_0,
      DOB => vga_memory_reg_1536_1599_0_2_n_1,
      DOC => vga_memory_reg_1536_1599_0_2_n_2,
      DOD => NLW_vga_memory_reg_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1536_1599_0_2_i_1_n_0
    );
vga_memory_reg_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => Q(20),
      I2 => Q(23),
      I3 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I4 => vga_memory_reg_1536_1599_0_2_i_2_n_0,
      I5 => vga_memory_reg_192_255_0_2_i_4_n_0,
      O => vga_memory_reg_1536_1599_0_2_i_1_n_0
    );
vga_memory_reg_1536_1599_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(22),
      I1 => Q(21),
      O => vga_memory_reg_1536_1599_0_2_i_2_n_0
    );
vga_memory_reg_1536_1599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1536_1599_3_5_n_0,
      DOB => vga_memory_reg_1536_1599_3_5_n_1,
      DOC => vga_memory_reg_1536_1599_3_5_n_2,
      DOD => NLW_vga_memory_reg_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1536_1599_0_2_i_1_n_0
    );
vga_memory_reg_1536_1599_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1536_1599_6_8_n_0,
      DOB => vga_memory_reg_1536_1599_6_8_n_1,
      DOC => vga_memory_reg_1536_1599_6_8_n_2,
      DOD => NLW_vga_memory_reg_1536_1599_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1536_1599_0_2_i_1_n_0
    );
vga_memory_reg_1536_1599_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_74_0\(0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_74_0\(0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_74_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1536_1599_9_11_n_0,
      DOB => vga_memory_reg_1536_1599_9_11_n_1,
      DOC => vga_memory_reg_1536_1599_9_11_n_2,
      DOD => NLW_vga_memory_reg_1536_1599_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1536_1599_0_2_i_1_n_0
    );
vga_memory_reg_15424_15487_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15424_15487_0_2_n_0,
      DOB => vga_memory_reg_15424_15487_0_2_n_1,
      DOC => vga_memory_reg_15424_15487_0_2_n_2,
      DOD => NLW_vga_memory_reg_15424_15487_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15424_15487_0_2_i_1_n_0
    );
vga_memory_reg_15424_15487_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(21),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(22),
      I4 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_15424_15487_0_2_i_1_n_0
    );
vga_memory_reg_15424_15487_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15424_15487_3_5_n_0,
      DOB => vga_memory_reg_15424_15487_3_5_n_1,
      DOC => vga_memory_reg_15424_15487_3_5_n_2,
      DOD => NLW_vga_memory_reg_15424_15487_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15424_15487_0_2_i_1_n_0
    );
vga_memory_reg_15424_15487_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15424_15487_6_8_n_0,
      DOB => vga_memory_reg_15424_15487_6_8_n_1,
      DOC => vga_memory_reg_15424_15487_6_8_n_2,
      DOD => NLW_vga_memory_reg_15424_15487_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15424_15487_0_2_i_1_n_0
    );
vga_memory_reg_15424_15487_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15424_15487_9_11_n_0,
      DOB => vga_memory_reg_15424_15487_9_11_n_1,
      DOC => vga_memory_reg_15424_15487_9_11_n_2,
      DOD => NLW_vga_memory_reg_15424_15487_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15424_15487_0_2_i_1_n_0
    );
vga_memory_reg_15488_15551_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15488_15551_0_2_n_0,
      DOB => vga_memory_reg_15488_15551_0_2_n_1,
      DOC => vga_memory_reg_15488_15551_0_2_n_2,
      DOD => NLW_vga_memory_reg_15488_15551_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15488_15551_0_2_i_1_n_0
    );
vga_memory_reg_15488_15551_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(21),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(22),
      I4 => vga_memory_reg_640_703_0_2_i_2_n_0,
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_15488_15551_0_2_i_1_n_0
    );
vga_memory_reg_15488_15551_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15488_15551_3_5_n_0,
      DOB => vga_memory_reg_15488_15551_3_5_n_1,
      DOC => vga_memory_reg_15488_15551_3_5_n_2,
      DOD => NLW_vga_memory_reg_15488_15551_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15488_15551_0_2_i_1_n_0
    );
vga_memory_reg_15488_15551_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15488_15551_6_8_n_0,
      DOB => vga_memory_reg_15488_15551_6_8_n_1,
      DOC => vga_memory_reg_15488_15551_6_8_n_2,
      DOD => NLW_vga_memory_reg_15488_15551_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15488_15551_0_2_i_1_n_0
    );
vga_memory_reg_15488_15551_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15488_15551_9_11_n_0,
      DOB => vga_memory_reg_15488_15551_9_11_n_1,
      DOC => vga_memory_reg_15488_15551_9_11_n_2,
      DOD => NLW_vga_memory_reg_15488_15551_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15488_15551_0_2_i_1_n_0
    );
vga_memory_reg_15552_15615_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15552_15615_0_2_n_0,
      DOB => vga_memory_reg_15552_15615_0_2_n_1,
      DOC => vga_memory_reg_15552_15615_0_2_n_2,
      DOD => NLW_vga_memory_reg_15552_15615_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15552_15615_0_2_i_1_n_0
    );
vga_memory_reg_15552_15615_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => Q(21),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(26),
      I4 => Q(20),
      I5 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      O => vga_memory_reg_15552_15615_0_2_i_1_n_0
    );
vga_memory_reg_15552_15615_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => ADDRB(5 downto 0),
      ADDRB(5 downto 0) => ADDRB(5 downto 0),
      ADDRC(5 downto 0) => ADDRB(5 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15552_15615_3_5_n_0,
      DOB => vga_memory_reg_15552_15615_3_5_n_1,
      DOC => vga_memory_reg_15552_15615_3_5_n_2,
      DOD => NLW_vga_memory_reg_15552_15615_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15552_15615_0_2_i_1_n_0
    );
vga_memory_reg_15552_15615_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_119_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_105_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15552_15615_6_8_n_0,
      DOB => vga_memory_reg_15552_15615_6_8_n_1,
      DOC => vga_memory_reg_15552_15615_6_8_n_2,
      DOD => NLW_vga_memory_reg_15552_15615_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15552_15615_0_2_i_1_n_0
    );
vga_memory_reg_15552_15615_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15552_15615_9_11_n_0,
      DOB => vga_memory_reg_15552_15615_9_11_n_1,
      DOC => vga_memory_reg_15552_15615_9_11_n_2,
      DOD => NLW_vga_memory_reg_15552_15615_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15552_15615_0_2_i_1_n_0
    );
vga_memory_reg_15616_15679_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15616_15679_0_2_n_0,
      DOB => vga_memory_reg_15616_15679_0_2_n_1,
      DOC => vga_memory_reg_15616_15679_0_2_n_2,
      DOD => NLW_vga_memory_reg_15616_15679_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15616_15679_0_2_i_1_n_0
    );
vga_memory_reg_15616_15679_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(21),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(22),
      I4 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_15616_15679_0_2_i_1_n_0
    );
vga_memory_reg_15616_15679_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 2) => ADDRB(5 downto 2),
      ADDRA(1) => ADDRC(0),
      ADDRA(0) => ADDRB(0),
      ADDRB(5 downto 2) => ADDRB(5 downto 2),
      ADDRB(1) => ADDRC(0),
      ADDRB(0) => ADDRB(0),
      ADDRC(5 downto 2) => ADDRB(5 downto 2),
      ADDRC(1) => ADDRC(0),
      ADDRC(0) => ADDRB(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15616_15679_3_5_n_0,
      DOB => vga_memory_reg_15616_15679_3_5_n_1,
      DOC => vga_memory_reg_15616_15679_3_5_n_2,
      DOD => NLW_vga_memory_reg_15616_15679_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15616_15679_0_2_i_1_n_0
    );
vga_memory_reg_15616_15679_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15616_15679_6_8_n_0,
      DOB => vga_memory_reg_15616_15679_6_8_n_1,
      DOC => vga_memory_reg_15616_15679_6_8_n_2,
      DOD => NLW_vga_memory_reg_15616_15679_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15616_15679_0_2_i_1_n_0
    );
vga_memory_reg_15616_15679_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15616_15679_9_11_n_0,
      DOB => vga_memory_reg_15616_15679_9_11_n_1,
      DOC => vga_memory_reg_15616_15679_9_11_n_2,
      DOD => NLW_vga_memory_reg_15616_15679_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15616_15679_0_2_i_1_n_0
    );
vga_memory_reg_15680_15743_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15680_15743_0_2_n_0,
      DOB => vga_memory_reg_15680_15743_0_2_n_1,
      DOC => vga_memory_reg_15680_15743_0_2_n_2,
      DOD => NLW_vga_memory_reg_15680_15743_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15680_15743_0_2_i_1_n_0
    );
vga_memory_reg_15680_15743_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(21),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(20),
      I4 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      I5 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      O => vga_memory_reg_15680_15743_0_2_i_1_n_0
    );
vga_memory_reg_15680_15743_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => ADDRB(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => ADDRB(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => ADDRB(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15680_15743_3_5_n_0,
      DOB => vga_memory_reg_15680_15743_3_5_n_1,
      DOC => vga_memory_reg_15680_15743_3_5_n_2,
      DOD => NLW_vga_memory_reg_15680_15743_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15680_15743_0_2_i_1_n_0
    );
vga_memory_reg_15680_15743_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_119_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_119_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15680_15743_6_8_n_0,
      DOB => vga_memory_reg_15680_15743_6_8_n_1,
      DOC => vga_memory_reg_15680_15743_6_8_n_2,
      DOD => NLW_vga_memory_reg_15680_15743_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15680_15743_0_2_i_1_n_0
    );
vga_memory_reg_15680_15743_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15680_15743_9_11_n_0,
      DOB => vga_memory_reg_15680_15743_9_11_n_1,
      DOC => vga_memory_reg_15680_15743_9_11_n_2,
      DOD => NLW_vga_memory_reg_15680_15743_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15680_15743_0_2_i_1_n_0
    );
vga_memory_reg_15744_15807_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15744_15807_0_2_n_0,
      DOB => vga_memory_reg_15744_15807_0_2_n_1,
      DOC => vga_memory_reg_15744_15807_0_2_n_2,
      DOD => NLW_vga_memory_reg_15744_15807_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15744_15807_0_2_i_1_n_0
    );
vga_memory_reg_15744_15807_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(21),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(20),
      I4 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      I5 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      O => vga_memory_reg_15744_15807_0_2_i_1_n_0
    );
vga_memory_reg_15744_15807_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => ADDRB(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => ADDRB(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => ADDRB(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15744_15807_3_5_n_0,
      DOB => vga_memory_reg_15744_15807_3_5_n_1,
      DOC => vga_memory_reg_15744_15807_3_5_n_2,
      DOD => NLW_vga_memory_reg_15744_15807_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15744_15807_0_2_i_1_n_0
    );
vga_memory_reg_15744_15807_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_119_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15744_15807_6_8_n_0,
      DOB => vga_memory_reg_15744_15807_6_8_n_1,
      DOC => vga_memory_reg_15744_15807_6_8_n_2,
      DOD => NLW_vga_memory_reg_15744_15807_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15744_15807_0_2_i_1_n_0
    );
vga_memory_reg_15744_15807_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15744_15807_9_11_n_0,
      DOB => vga_memory_reg_15744_15807_9_11_n_1,
      DOC => vga_memory_reg_15744_15807_9_11_n_2,
      DOD => NLW_vga_memory_reg_15744_15807_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15744_15807_0_2_i_1_n_0
    );
vga_memory_reg_15808_15871_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15808_15871_0_2_n_0,
      DOB => vga_memory_reg_15808_15871_0_2_n_1,
      DOC => vga_memory_reg_15808_15871_0_2_n_2,
      DOD => NLW_vga_memory_reg_15808_15871_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15808_15871_0_2_i_1_n_0
    );
vga_memory_reg_15808_15871_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(21),
      I1 => vga_memory_reg_1472_1535_0_2_i_2_n_0,
      I2 => Q(25),
      I3 => Q(26),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_15808_15871_0_2_i_1_n_0
    );
vga_memory_reg_15808_15871_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => ADDRB(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => ADDRB(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => ADDRB(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15808_15871_3_5_n_0,
      DOB => vga_memory_reg_15808_15871_3_5_n_1,
      DOC => vga_memory_reg_15808_15871_3_5_n_2,
      DOD => NLW_vga_memory_reg_15808_15871_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15808_15871_0_2_i_1_n_0
    );
vga_memory_reg_15808_15871_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15808_15871_6_8_n_0,
      DOB => vga_memory_reg_15808_15871_6_8_n_1,
      DOC => vga_memory_reg_15808_15871_6_8_n_2,
      DOD => NLW_vga_memory_reg_15808_15871_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15808_15871_0_2_i_1_n_0
    );
vga_memory_reg_15808_15871_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15808_15871_9_11_n_0,
      DOB => vga_memory_reg_15808_15871_9_11_n_1,
      DOC => vga_memory_reg_15808_15871_9_11_n_2,
      DOD => NLW_vga_memory_reg_15808_15871_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15808_15871_0_2_i_1_n_0
    );
vga_memory_reg_15872_15935_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15872_15935_0_2_n_0,
      DOB => vga_memory_reg_15872_15935_0_2_n_1,
      DOC => vga_memory_reg_15872_15935_0_2_n_2,
      DOD => NLW_vga_memory_reg_15872_15935_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15872_15935_0_2_i_1_n_0
    );
vga_memory_reg_15872_15935_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(20),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => Q(21),
      I3 => Q(22),
      I4 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I5 => vga_memory_reg_10688_10751_0_2_i_2_n_0,
      O => vga_memory_reg_15872_15935_0_2_i_1_n_0
    );
vga_memory_reg_15872_15935_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => ADDRB(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15872_15935_3_5_n_0,
      DOB => vga_memory_reg_15872_15935_3_5_n_1,
      DOC => vga_memory_reg_15872_15935_3_5_n_2,
      DOD => NLW_vga_memory_reg_15872_15935_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15872_15935_0_2_i_1_n_0
    );
vga_memory_reg_15872_15935_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15872_15935_6_8_n_0,
      DOB => vga_memory_reg_15872_15935_6_8_n_1,
      DOC => vga_memory_reg_15872_15935_6_8_n_2,
      DOD => NLW_vga_memory_reg_15872_15935_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15872_15935_0_2_i_1_n_0
    );
vga_memory_reg_15872_15935_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15872_15935_9_11_n_0,
      DOB => vga_memory_reg_15872_15935_9_11_n_1,
      DOC => vga_memory_reg_15872_15935_9_11_n_2,
      DOD => NLW_vga_memory_reg_15872_15935_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15872_15935_0_2_i_1_n_0
    );
vga_memory_reg_15936_15999_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15936_15999_0_2_n_0,
      DOB => vga_memory_reg_15936_15999_0_2_n_1,
      DOC => vga_memory_reg_15936_15999_0_2_n_2,
      DOD => NLW_vga_memory_reg_15936_15999_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15936_15999_0_2_i_1_n_0
    );
vga_memory_reg_15936_15999_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(20),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(21),
      I4 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      I5 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      O => vga_memory_reg_15936_15999_0_2_i_1_n_0
    );
vga_memory_reg_15936_15999_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_15936_15999_3_5_n_0,
      DOB => vga_memory_reg_15936_15999_3_5_n_1,
      DOC => vga_memory_reg_15936_15999_3_5_n_2,
      DOD => NLW_vga_memory_reg_15936_15999_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15936_15999_0_2_i_1_n_0
    );
vga_memory_reg_15936_15999_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_15936_15999_6_8_n_0,
      DOB => vga_memory_reg_15936_15999_6_8_n_1,
      DOC => vga_memory_reg_15936_15999_6_8_n_2,
      DOD => NLW_vga_memory_reg_15936_15999_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15936_15999_0_2_i_1_n_0
    );
vga_memory_reg_15936_15999_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_15936_15999_9_11_n_0,
      DOB => vga_memory_reg_15936_15999_9_11_n_1,
      DOC => vga_memory_reg_15936_15999_9_11_n_2,
      DOD => NLW_vga_memory_reg_15936_15999_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_15936_15999_0_2_i_1_n_0
    );
vga_memory_reg_16000_16063_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16000_16063_0_2_n_0,
      DOB => vga_memory_reg_16000_16063_0_2_n_1,
      DOC => vga_memory_reg_16000_16063_0_2_n_2,
      DOD => NLW_vga_memory_reg_16000_16063_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16000_16063_0_2_i_1_n_0
    );
vga_memory_reg_16000_16063_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(20),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(21),
      I4 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      I5 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      O => vga_memory_reg_16000_16063_0_2_i_1_n_0
    );
vga_memory_reg_16000_16063_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_16000_16063_3_5_n_0,
      DOB => vga_memory_reg_16000_16063_3_5_n_1,
      DOC => vga_memory_reg_16000_16063_3_5_n_2,
      DOD => NLW_vga_memory_reg_16000_16063_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16000_16063_0_2_i_1_n_0
    );
vga_memory_reg_16000_16063_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16000_16063_6_8_n_0,
      DOB => vga_memory_reg_16000_16063_6_8_n_1,
      DOC => vga_memory_reg_16000_16063_6_8_n_2,
      DOD => NLW_vga_memory_reg_16000_16063_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16000_16063_0_2_i_1_n_0
    );
vga_memory_reg_16000_16063_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_16000_16063_9_11_n_0,
      DOB => vga_memory_reg_16000_16063_9_11_n_1,
      DOC => vga_memory_reg_16000_16063_9_11_n_2,
      DOD => NLW_vga_memory_reg_16000_16063_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16000_16063_0_2_i_1_n_0
    );
vga_memory_reg_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1600_1663_0_2_n_0,
      DOB => vga_memory_reg_1600_1663_0_2_n_1,
      DOC => vga_memory_reg_1600_1663_0_2_n_2,
      DOD => NLW_vga_memory_reg_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1600_1663_0_2_i_1_n_0
    );
vga_memory_reg_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_448_511_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(20),
      I4 => vga_memory_reg_1536_1599_0_2_i_2_n_0,
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_1600_1663_0_2_i_1_n_0
    );
vga_memory_reg_1600_1663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1600_1663_3_5_n_0,
      DOB => vga_memory_reg_1600_1663_3_5_n_1,
      DOC => vga_memory_reg_1600_1663_3_5_n_2,
      DOD => NLW_vga_memory_reg_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1600_1663_0_2_i_1_n_0
    );
vga_memory_reg_1600_1663_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1600_1663_6_8_n_0,
      DOB => vga_memory_reg_1600_1663_6_8_n_1,
      DOC => vga_memory_reg_1600_1663_6_8_n_2,
      DOD => NLW_vga_memory_reg_1600_1663_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1600_1663_0_2_i_1_n_0
    );
vga_memory_reg_1600_1663_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_74_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1600_1663_9_11_n_0,
      DOB => vga_memory_reg_1600_1663_9_11_n_1,
      DOC => vga_memory_reg_1600_1663_9_11_n_2,
      DOD => NLW_vga_memory_reg_1600_1663_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1600_1663_0_2_i_1_n_0
    );
vga_memory_reg_16064_16127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16064_16127_0_2_n_0,
      DOB => vga_memory_reg_16064_16127_0_2_n_1,
      DOC => vga_memory_reg_16064_16127_0_2_n_2,
      DOD => NLW_vga_memory_reg_16064_16127_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16064_16127_0_2_i_1_n_0
    );
vga_memory_reg_16064_16127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(20),
      I1 => vga_memory_reg_1728_1791_0_2_i_2_n_0,
      I2 => Q(25),
      I3 => Q(26),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_16064_16127_0_2_i_1_n_0
    );
vga_memory_reg_16064_16127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_16064_16127_3_5_n_0,
      DOB => vga_memory_reg_16064_16127_3_5_n_1,
      DOC => vga_memory_reg_16064_16127_3_5_n_2,
      DOD => NLW_vga_memory_reg_16064_16127_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16064_16127_0_2_i_1_n_0
    );
vga_memory_reg_16064_16127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16064_16127_6_8_n_0,
      DOB => vga_memory_reg_16064_16127_6_8_n_1,
      DOC => vga_memory_reg_16064_16127_6_8_n_2,
      DOD => NLW_vga_memory_reg_16064_16127_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16064_16127_0_2_i_1_n_0
    );
vga_memory_reg_16064_16127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_16064_16127_9_11_n_0,
      DOB => vga_memory_reg_16064_16127_9_11_n_1,
      DOC => vga_memory_reg_16064_16127_9_11_n_2,
      DOD => NLW_vga_memory_reg_16064_16127_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16064_16127_0_2_i_1_n_0
    );
vga_memory_reg_16128_16191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16128_16191_0_2_n_0,
      DOB => vga_memory_reg_16128_16191_0_2_n_1,
      DOC => vga_memory_reg_16128_16191_0_2_n_2,
      DOD => NLW_vga_memory_reg_16128_16191_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16128_16191_0_2_i_1_n_0
    );
vga_memory_reg_16128_16191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(19),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(21),
      I4 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      I5 => vga_memory_reg_12480_12543_0_2_i_2_n_0,
      O => vga_memory_reg_16128_16191_0_2_i_1_n_0
    );
vga_memory_reg_16128_16191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_16128_16191_3_5_n_0,
      DOB => vga_memory_reg_16128_16191_3_5_n_1,
      DOC => vga_memory_reg_16128_16191_3_5_n_2,
      DOD => NLW_vga_memory_reg_16128_16191_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16128_16191_0_2_i_1_n_0
    );
vga_memory_reg_16128_16191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_105_0\(3 downto 2),
      ADDRA(1) => \green[1]_i_67_0\(1),
      ADDRA(0) => \red[0]_i_105_0\(0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_105_0\(3 downto 2),
      ADDRB(1) => \green[1]_i_67_0\(1),
      ADDRB(0) => \red[0]_i_105_0\(0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_105_0\(3 downto 2),
      ADDRC(1) => \green[1]_i_67_0\(1),
      ADDRC(0) => \red[0]_i_105_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16128_16191_6_8_n_0,
      DOB => vga_memory_reg_16128_16191_6_8_n_1,
      DOC => vga_memory_reg_16128_16191_6_8_n_2,
      DOD => NLW_vga_memory_reg_16128_16191_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16128_16191_0_2_i_1_n_0
    );
vga_memory_reg_16128_16191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_16128_16191_9_11_n_0,
      DOB => vga_memory_reg_16128_16191_9_11_n_1,
      DOC => vga_memory_reg_16128_16191_9_11_n_2,
      DOD => NLW_vga_memory_reg_16128_16191_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16128_16191_0_2_i_1_n_0
    );
vga_memory_reg_16192_16255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16192_16255_0_2_n_0,
      DOB => vga_memory_reg_16192_16255_0_2_n_1,
      DOC => vga_memory_reg_16192_16255_0_2_n_2,
      DOD => NLW_vga_memory_reg_16192_16255_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16192_16255_0_2_i_1_n_0
    );
vga_memory_reg_16192_16255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(19),
      I1 => vga_memory_reg_1856_1919_0_2_i_2_n_0,
      I2 => Q(25),
      I3 => Q(26),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_16192_16255_0_2_i_1_n_0
    );
vga_memory_reg_16192_16255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_16192_16255_3_5_n_0,
      DOB => vga_memory_reg_16192_16255_3_5_n_1,
      DOC => vga_memory_reg_16192_16255_3_5_n_2,
      DOD => NLW_vga_memory_reg_16192_16255_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16192_16255_0_2_i_1_n_0
    );
vga_memory_reg_16192_16255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_105_0\(3 downto 2),
      ADDRA(1) => \green[1]_i_67_0\(1),
      ADDRA(0) => \red[0]_i_105_0\(0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_105_0\(3 downto 2),
      ADDRB(1) => \green[1]_i_67_0\(1),
      ADDRB(0) => \red[0]_i_105_0\(0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_105_0\(3 downto 2),
      ADDRC(1) => \green[1]_i_67_0\(1),
      ADDRC(0) => \red[0]_i_105_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16192_16255_6_8_n_0,
      DOB => vga_memory_reg_16192_16255_6_8_n_1,
      DOC => vga_memory_reg_16192_16255_6_8_n_2,
      DOD => NLW_vga_memory_reg_16192_16255_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16192_16255_0_2_i_1_n_0
    );
vga_memory_reg_16192_16255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_16192_16255_9_11_n_0,
      DOB => vga_memory_reg_16192_16255_9_11_n_1,
      DOC => vga_memory_reg_16192_16255_9_11_n_2,
      DOD => NLW_vga_memory_reg_16192_16255_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16192_16255_0_2_i_1_n_0
    );
vga_memory_reg_16256_16319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16256_16319_0_2_n_0,
      DOB => vga_memory_reg_16256_16319_0_2_n_1,
      DOC => vga_memory_reg_16256_16319_0_2_n_2,
      DOD => NLW_vga_memory_reg_16256_16319_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16256_16319_0_2_i_1_n_0
    );
vga_memory_reg_16256_16319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(18),
      I1 => vga_memory_reg_1920_1983_0_2_i_2_n_0,
      I2 => Q(25),
      I3 => Q(26),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_16256_16319_0_2_i_1_n_0
    );
vga_memory_reg_16256_16319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_16256_16319_3_5_n_0,
      DOB => vga_memory_reg_16256_16319_3_5_n_1,
      DOC => vga_memory_reg_16256_16319_3_5_n_2,
      DOD => NLW_vga_memory_reg_16256_16319_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16256_16319_0_2_i_1_n_0
    );
vga_memory_reg_16256_16319_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_105_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16256_16319_6_8_n_0,
      DOB => vga_memory_reg_16256_16319_6_8_n_1,
      DOC => vga_memory_reg_16256_16319_6_8_n_2,
      DOD => NLW_vga_memory_reg_16256_16319_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16256_16319_0_2_i_1_n_0
    );
vga_memory_reg_16256_16319_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_16256_16319_9_11_n_0,
      DOB => vga_memory_reg_16256_16319_9_11_n_1,
      DOC => vga_memory_reg_16256_16319_9_11_n_2,
      DOD => NLW_vga_memory_reg_16256_16319_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16256_16319_0_2_i_1_n_0
    );
vga_memory_reg_16320_16383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_116_3\(5 downto 0),
      DIA => \blue[2]_i_116_0\,
      DIB => \blue[2]_i_116_1\,
      DIC => \blue[2]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16320_16383_0_2_n_0,
      DOB => vga_memory_reg_16320_16383_0_2_n_1,
      DOC => vga_memory_reg_16320_16383_0_2_n_2,
      DOD => NLW_vga_memory_reg_16320_16383_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16320_16383_0_2_i_1_n_0
    );
vga_memory_reg_16320_16383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(22),
      I5 => Q(23),
      O => vga_memory_reg_16320_16383_0_2_i_1_n_0
    );
vga_memory_reg_16320_16383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_116_4\(5 downto 0),
      DIA => \green[1]_i_116_1\,
      DIB => \green[1]_i_116_2\,
      DIC => \green[1]_i_116_3\,
      DID => '0',
      DOA => vga_memory_reg_16320_16383_3_5_n_0,
      DOB => vga_memory_reg_16320_16383_3_5_n_1,
      DOC => vga_memory_reg_16320_16383_3_5_n_2,
      DOD => NLW_vga_memory_reg_16320_16383_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16320_16383_0_2_i_1_n_0
    );
vga_memory_reg_16320_16383_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \red[0]_i_105_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \red[0]_i_105_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \red[0]_i_105_0\(1 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_116_3\(5 downto 0),
      DIA => \red[0]_i_116_0\,
      DIB => \red[0]_i_116_1\,
      DIC => \red[0]_i_116_2\,
      DID => '0',
      DOA => vga_memory_reg_16320_16383_6_8_n_0,
      DOB => vga_memory_reg_16320_16383_6_8_n_1,
      DOC => vga_memory_reg_16320_16383_6_8_n_2,
      DOD => NLW_vga_memory_reg_16320_16383_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16320_16383_0_2_i_1_n_0
    );
vga_memory_reg_16320_16383_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red_reg[3]_i_53_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_118_0\(0),
      ADDRA(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRB(5) => \red_reg[3]_i_53_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_118_0\(0),
      ADDRB(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRC(5) => \red_reg[3]_i_53_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_118_0\(0),
      ADDRC(2 downto 0) => \red[0]_i_68_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_120_3\(5 downto 0),
      DIA => \red[3]_i_120_0\,
      DIB => \red[3]_i_120_1\,
      DIC => \red[3]_i_120_2\,
      DID => '0',
      DOA => vga_memory_reg_16320_16383_9_11_n_0,
      DOB => vga_memory_reg_16320_16383_9_11_n_1,
      DOC => vga_memory_reg_16320_16383_9_11_n_2,
      DOD => NLW_vga_memory_reg_16320_16383_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_16320_16383_0_2_i_1_n_0
    );
vga_memory_reg_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1664_1727_0_2_n_0,
      DOB => vga_memory_reg_1664_1727_0_2_n_1,
      DOC => vga_memory_reg_1664_1727_0_2_n_2,
      DOD => NLW_vga_memory_reg_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1664_1727_0_2_i_1_n_0
    );
vga_memory_reg_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_448_511_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(20),
      I4 => vga_memory_reg_1536_1599_0_2_i_2_n_0,
      I5 => vga_memory_reg_896_959_0_2_i_2_n_0,
      O => vga_memory_reg_1664_1727_0_2_i_1_n_0
    );
vga_memory_reg_1664_1727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1664_1727_3_5_n_0,
      DOB => vga_memory_reg_1664_1727_3_5_n_1,
      DOC => vga_memory_reg_1664_1727_3_5_n_2,
      DOD => NLW_vga_memory_reg_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1664_1727_0_2_i_1_n_0
    );
vga_memory_reg_1664_1727_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1664_1727_6_8_n_0,
      DOB => vga_memory_reg_1664_1727_6_8_n_1,
      DOC => vga_memory_reg_1664_1727_6_8_n_2,
      DOD => NLW_vga_memory_reg_1664_1727_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1664_1727_0_2_i_1_n_0
    );
vga_memory_reg_1664_1727_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1664_1727_9_11_n_0,
      DOB => vga_memory_reg_1664_1727_9_11_n_1,
      DOC => vga_memory_reg_1664_1727_9_11_n_2,
      DOD => NLW_vga_memory_reg_1664_1727_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1664_1727_0_2_i_1_n_0
    );
vga_memory_reg_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1728_1791_0_2_n_0,
      DOB => vga_memory_reg_1728_1791_0_2_n_1,
      DOC => vga_memory_reg_1728_1791_0_2_n_2,
      DOD => NLW_vga_memory_reg_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1728_1791_0_2_i_1_n_0
    );
vga_memory_reg_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1728_1791_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(26),
      I5 => Q(20),
      O => vga_memory_reg_1728_1791_0_2_i_1_n_0
    );
vga_memory_reg_1728_1791_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(21),
      I1 => Q(22),
      I2 => Q(18),
      I3 => Q(19),
      O => vga_memory_reg_1728_1791_0_2_i_2_n_0
    );
vga_memory_reg_1728_1791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1728_1791_3_5_n_0,
      DOB => vga_memory_reg_1728_1791_3_5_n_1,
      DOC => vga_memory_reg_1728_1791_3_5_n_2,
      DOD => NLW_vga_memory_reg_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1728_1791_0_2_i_1_n_0
    );
vga_memory_reg_1728_1791_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1728_1791_6_8_n_0,
      DOB => vga_memory_reg_1728_1791_6_8_n_1,
      DOC => vga_memory_reg_1728_1791_6_8_n_2,
      DOD => NLW_vga_memory_reg_1728_1791_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1728_1791_0_2_i_1_n_0
    );
vga_memory_reg_1728_1791_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1728_1791_9_11_n_0,
      DOB => vga_memory_reg_1728_1791_9_11_n_1,
      DOC => vga_memory_reg_1728_1791_9_11_n_2,
      DOD => NLW_vga_memory_reg_1728_1791_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1728_1791_0_2_i_1_n_0
    );
vga_memory_reg_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2) => ADDRC(1),
      ADDRA(1) => \blue[2]_i_65_0\(1),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2) => ADDRC(1),
      ADDRB(1) => \blue[2]_i_65_0\(1),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2) => ADDRC(1),
      ADDRC(1) => \blue[2]_i_65_0\(1),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1792_1855_0_2_n_0,
      DOB => vga_memory_reg_1792_1855_0_2_n_1,
      DOC => vga_memory_reg_1792_1855_0_2_n_2,
      DOD => NLW_vga_memory_reg_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1792_1855_0_2_i_1_n_0
    );
vga_memory_reg_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_448_511_0_2_i_2_n_0,
      I2 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I3 => vga_memory_reg_1536_1599_0_2_i_2_n_0,
      I4 => Q(20),
      I5 => Q(25),
      O => vga_memory_reg_1792_1855_0_2_i_1_n_0
    );
vga_memory_reg_1792_1855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1792_1855_3_5_n_0,
      DOB => vga_memory_reg_1792_1855_3_5_n_1,
      DOC => vga_memory_reg_1792_1855_3_5_n_2,
      DOD => NLW_vga_memory_reg_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1792_1855_0_2_i_1_n_0
    );
vga_memory_reg_1792_1855_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1792_1855_6_8_n_0,
      DOB => vga_memory_reg_1792_1855_6_8_n_1,
      DOC => vga_memory_reg_1792_1855_6_8_n_2,
      DOD => NLW_vga_memory_reg_1792_1855_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1792_1855_0_2_i_1_n_0
    );
vga_memory_reg_1792_1855_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1792_1855_9_11_n_0,
      DOB => vga_memory_reg_1792_1855_9_11_n_1,
      DOC => vga_memory_reg_1792_1855_9_11_n_2,
      DOD => NLW_vga_memory_reg_1792_1855_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1792_1855_0_2_i_1_n_0
    );
vga_memory_reg_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_65_0\(3),
      ADDRA(2) => ADDRC(1),
      ADDRA(1) => \blue[2]_i_65_0\(1),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_65_0\(3),
      ADDRB(2) => ADDRC(1),
      ADDRB(1) => \blue[2]_i_65_0\(1),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_65_0\(3),
      ADDRC(2) => ADDRC(1),
      ADDRC(1) => \blue[2]_i_65_0\(1),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1856_1919_0_2_n_0,
      DOB => vga_memory_reg_1856_1919_0_2_n_1,
      DOC => vga_memory_reg_1856_1919_0_2_n_2,
      DOD => NLW_vga_memory_reg_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1856_1919_0_2_i_1_n_0
    );
vga_memory_reg_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1856_1919_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(26),
      I5 => Q(19),
      O => vga_memory_reg_1856_1919_0_2_i_1_n_0
    );
vga_memory_reg_1856_1919_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(21),
      I1 => Q(22),
      I2 => Q(18),
      I3 => Q(20),
      O => vga_memory_reg_1856_1919_0_2_i_2_n_0
    );
vga_memory_reg_1856_1919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1856_1919_3_5_n_0,
      DOB => vga_memory_reg_1856_1919_3_5_n_1,
      DOC => vga_memory_reg_1856_1919_3_5_n_2,
      DOD => NLW_vga_memory_reg_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1856_1919_0_2_i_1_n_0
    );
vga_memory_reg_1856_1919_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1856_1919_6_8_n_0,
      DOB => vga_memory_reg_1856_1919_6_8_n_1,
      DOC => vga_memory_reg_1856_1919_6_8_n_2,
      DOD => NLW_vga_memory_reg_1856_1919_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1856_1919_0_2_i_1_n_0
    );
vga_memory_reg_1856_1919_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1856_1919_9_11_n_0,
      DOB => vga_memory_reg_1856_1919_9_11_n_1,
      DOC => vga_memory_reg_1856_1919_9_11_n_2,
      DOD => NLW_vga_memory_reg_1856_1919_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1856_1919_0_2_i_1_n_0
    );
vga_memory_reg_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_65_0\(3 downto 1),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_65_0\(3 downto 1),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_65_0\(3 downto 1),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1920_1983_0_2_n_0,
      DOB => vga_memory_reg_1920_1983_0_2_n_1,
      DOC => vga_memory_reg_1920_1983_0_2_n_2,
      DOD => NLW_vga_memory_reg_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1920_1983_0_2_i_1_n_0
    );
vga_memory_reg_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1920_1983_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(26),
      I5 => Q(18),
      O => vga_memory_reg_1920_1983_0_2_i_1_n_0
    );
vga_memory_reg_1920_1983_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(21),
      I1 => Q(22),
      I2 => Q(19),
      I3 => Q(20),
      O => vga_memory_reg_1920_1983_0_2_i_2_n_0
    );
vga_memory_reg_1920_1983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1920_1983_3_5_n_0,
      DOB => vga_memory_reg_1920_1983_3_5_n_1,
      DOC => vga_memory_reg_1920_1983_3_5_n_2,
      DOD => NLW_vga_memory_reg_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1920_1983_0_2_i_1_n_0
    );
vga_memory_reg_1920_1983_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1920_1983_6_8_n_0,
      DOB => vga_memory_reg_1920_1983_6_8_n_1,
      DOC => vga_memory_reg_1920_1983_6_8_n_2,
      DOD => NLW_vga_memory_reg_1920_1983_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1920_1983_0_2_i_1_n_0
    );
vga_memory_reg_1920_1983_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1920_1983_9_11_n_0,
      DOB => vga_memory_reg_1920_1983_9_11_n_1,
      DOC => vga_memory_reg_1920_1983_9_11_n_2,
      DOD => NLW_vga_memory_reg_1920_1983_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1920_1983_0_2_i_1_n_0
    );
vga_memory_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_192_255_0_2_n_0,
      DOB => vga_memory_reg_192_255_0_2_n_1,
      DOC => vga_memory_reg_192_255_0_2_n_2,
      DOD => NLW_vga_memory_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_192_255_0_2_i_1_n_0
    );
vga_memory_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(21),
      I4 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I5 => vga_memory_reg_192_255_0_2_i_4_n_0,
      O => vga_memory_reg_192_255_0_2_i_1_n_0
    );
vga_memory_reg_192_255_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      O => vga_memory_reg_192_255_0_2_i_2_n_0
    );
vga_memory_reg_192_255_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      O => vga_memory_reg_192_255_0_2_i_3_n_0
    );
vga_memory_reg_192_255_0_2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(25),
      I1 => Q(24),
      O => vga_memory_reg_192_255_0_2_i_4_n_0
    );
vga_memory_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_192_255_3_5_n_0,
      DOB => vga_memory_reg_192_255_3_5_n_1,
      DOC => vga_memory_reg_192_255_3_5_n_2,
      DOD => NLW_vga_memory_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_192_255_0_2_i_1_n_0
    );
vga_memory_reg_192_255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_192_255_6_8_n_0,
      DOB => vga_memory_reg_192_255_6_8_n_1,
      DOC => vga_memory_reg_192_255_6_8_n_2,
      DOD => NLW_vga_memory_reg_192_255_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_192_255_0_2_i_1_n_0
    );
vga_memory_reg_192_255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_192_255_9_11_n_0,
      DOB => vga_memory_reg_192_255_9_11_n_1,
      DOC => vga_memory_reg_192_255_9_11_n_2,
      DOD => NLW_vga_memory_reg_192_255_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_192_255_0_2_i_1_n_0
    );
vga_memory_reg_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \blue[2]_i_65_0\(3 downto 2),
      ADDRA(1) => ADDRC(0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \blue[2]_i_65_0\(3 downto 2),
      ADDRB(1) => ADDRC(0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_65_0\(3 downto 1),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_1984_2047_0_2_n_0,
      DOB => vga_memory_reg_1984_2047_0_2_n_1,
      DOC => vga_memory_reg_1984_2047_0_2_n_2,
      DOD => NLW_vga_memory_reg_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1984_2047_0_2_i_1_n_0
    );
vga_memory_reg_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(22),
      I5 => Q(26),
      O => vga_memory_reg_1984_2047_0_2_i_1_n_0
    );
vga_memory_reg_1984_2047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_1984_2047_3_5_n_0,
      DOB => vga_memory_reg_1984_2047_3_5_n_1,
      DOC => vga_memory_reg_1984_2047_3_5_n_2,
      DOD => NLW_vga_memory_reg_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1984_2047_0_2_i_1_n_0
    );
vga_memory_reg_1984_2047_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_1984_2047_6_8_n_0,
      DOB => vga_memory_reg_1984_2047_6_8_n_1,
      DOC => vga_memory_reg_1984_2047_6_8_n_2,
      DOD => NLW_vga_memory_reg_1984_2047_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1984_2047_0_2_i_1_n_0
    );
vga_memory_reg_1984_2047_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_1984_2047_9_11_n_0,
      DOB => vga_memory_reg_1984_2047_9_11_n_1,
      DOC => vga_memory_reg_1984_2047_9_11_n_2,
      DOD => NLW_vga_memory_reg_1984_2047_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_1984_2047_0_2_i_1_n_0
    );
vga_memory_reg_2048_2111_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_65_0\(3 downto 1),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_65_0\(3 downto 1),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_65_0\(3 downto 1),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2048_2111_0_2_n_0,
      DOB => vga_memory_reg_2048_2111_0_2_n_1,
      DOC => vga_memory_reg_2048_2111_0_2_n_2,
      DOD => NLW_vga_memory_reg_2048_2111_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2048_2111_0_2_i_1_n_0
    );
vga_memory_reg_2048_2111_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(25),
      I4 => Q(22),
      I5 => Q(24),
      O => vga_memory_reg_2048_2111_0_2_i_1_n_0
    );
vga_memory_reg_2048_2111_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2048_2111_3_5_n_0,
      DOB => vga_memory_reg_2048_2111_3_5_n_1,
      DOC => vga_memory_reg_2048_2111_3_5_n_2,
      DOD => NLW_vga_memory_reg_2048_2111_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2048_2111_0_2_i_1_n_0
    );
vga_memory_reg_2048_2111_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2048_2111_6_8_n_0,
      DOB => vga_memory_reg_2048_2111_6_8_n_1,
      DOC => vga_memory_reg_2048_2111_6_8_n_2,
      DOD => NLW_vga_memory_reg_2048_2111_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2048_2111_0_2_i_1_n_0
    );
vga_memory_reg_2048_2111_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2048_2111_9_11_n_0,
      DOB => vga_memory_reg_2048_2111_9_11_n_1,
      DOC => vga_memory_reg_2048_2111_9_11_n_2,
      DOD => NLW_vga_memory_reg_2048_2111_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2048_2111_0_2_i_1_n_0
    );
vga_memory_reg_2112_2175_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_65_0\(3 downto 1),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_65_0\(3 downto 1),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_65_0\(3 downto 1),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2112_2175_0_2_n_0,
      DOB => vga_memory_reg_2112_2175_0_2_n_1,
      DOC => vga_memory_reg_2112_2175_0_2_n_2,
      DOD => NLW_vga_memory_reg_2112_2175_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2112_2175_0_2_i_1_n_0
    );
vga_memory_reg_2112_2175_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_64_127_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(23),
      I4 => Q(24),
      I5 => Q(25),
      O => vga_memory_reg_2112_2175_0_2_i_1_n_0
    );
vga_memory_reg_2112_2175_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2112_2175_3_5_n_0,
      DOB => vga_memory_reg_2112_2175_3_5_n_1,
      DOC => vga_memory_reg_2112_2175_3_5_n_2,
      DOD => NLW_vga_memory_reg_2112_2175_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2112_2175_0_2_i_1_n_0
    );
vga_memory_reg_2112_2175_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2112_2175_6_8_n_0,
      DOB => vga_memory_reg_2112_2175_6_8_n_1,
      DOC => vga_memory_reg_2112_2175_6_8_n_2,
      DOD => NLW_vga_memory_reg_2112_2175_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2112_2175_0_2_i_1_n_0
    );
vga_memory_reg_2112_2175_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2112_2175_9_11_n_0,
      DOB => vga_memory_reg_2112_2175_9_11_n_1,
      DOC => vga_memory_reg_2112_2175_9_11_n_2,
      DOD => NLW_vga_memory_reg_2112_2175_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2112_2175_0_2_i_1_n_0
    );
vga_memory_reg_2176_2239_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2176_2239_0_2_n_0,
      DOB => vga_memory_reg_2176_2239_0_2_n_1,
      DOC => vga_memory_reg_2176_2239_0_2_n_2,
      DOD => NLW_vga_memory_reg_2176_2239_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2176_2239_0_2_i_1_n_0
    );
vga_memory_reg_2176_2239_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_128_191_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(23),
      I4 => Q(24),
      I5 => Q(25),
      O => vga_memory_reg_2176_2239_0_2_i_1_n_0
    );
vga_memory_reg_2176_2239_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2176_2239_3_5_n_0,
      DOB => vga_memory_reg_2176_2239_3_5_n_1,
      DOC => vga_memory_reg_2176_2239_3_5_n_2,
      DOD => NLW_vga_memory_reg_2176_2239_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2176_2239_0_2_i_1_n_0
    );
vga_memory_reg_2176_2239_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2176_2239_6_8_n_0,
      DOB => vga_memory_reg_2176_2239_6_8_n_1,
      DOC => vga_memory_reg_2176_2239_6_8_n_2,
      DOD => NLW_vga_memory_reg_2176_2239_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2176_2239_0_2_i_1_n_0
    );
vga_memory_reg_2176_2239_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2176_2239_9_11_n_0,
      DOB => vga_memory_reg_2176_2239_9_11_n_1,
      DOC => vga_memory_reg_2176_2239_9_11_n_2,
      DOD => NLW_vga_memory_reg_2176_2239_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2176_2239_0_2_i_1_n_0
    );
vga_memory_reg_2240_2303_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2240_2303_0_2_n_0,
      DOB => vga_memory_reg_2240_2303_0_2_n_1,
      DOC => vga_memory_reg_2240_2303_0_2_n_2,
      DOD => NLW_vga_memory_reg_2240_2303_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2240_2303_0_2_i_1_n_0
    );
vga_memory_reg_2240_2303_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_2240_2303_0_2_i_2_n_0,
      I2 => vga_memory_reg_1216_1279_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(23),
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_2240_2303_0_2_i_1_n_0
    );
vga_memory_reg_2240_2303_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(24),
      I1 => Q(22),
      O => vga_memory_reg_2240_2303_0_2_i_2_n_0
    );
vga_memory_reg_2240_2303_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2240_2303_3_5_n_0,
      DOB => vga_memory_reg_2240_2303_3_5_n_1,
      DOC => vga_memory_reg_2240_2303_3_5_n_2,
      DOD => NLW_vga_memory_reg_2240_2303_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2240_2303_0_2_i_1_n_0
    );
vga_memory_reg_2240_2303_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2240_2303_6_8_n_0,
      DOB => vga_memory_reg_2240_2303_6_8_n_1,
      DOC => vga_memory_reg_2240_2303_6_8_n_2,
      DOD => NLW_vga_memory_reg_2240_2303_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2240_2303_0_2_i_1_n_0
    );
vga_memory_reg_2240_2303_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2240_2303_9_11_n_0,
      DOB => vga_memory_reg_2240_2303_9_11_n_1,
      DOC => vga_memory_reg_2240_2303_9_11_n_2,
      DOD => NLW_vga_memory_reg_2240_2303_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2240_2303_0_2_i_1_n_0
    );
vga_memory_reg_2304_2367_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2304_2367_0_2_n_0,
      DOB => vga_memory_reg_2304_2367_0_2_n_1,
      DOC => vga_memory_reg_2304_2367_0_2_n_2,
      DOD => NLW_vga_memory_reg_2304_2367_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2304_2367_0_2_i_1_n_0
    );
vga_memory_reg_2304_2367_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_256_319_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(23),
      I4 => Q(24),
      I5 => Q(25),
      O => vga_memory_reg_2304_2367_0_2_i_1_n_0
    );
vga_memory_reg_2304_2367_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1) => \green[1]_i_86_0\(1),
      ADDRB(0) => \green[1]_i_67_0\(0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1) => \green[1]_i_86_0\(1),
      ADDRC(0) => \green[1]_i_67_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2304_2367_3_5_n_0,
      DOB => vga_memory_reg_2304_2367_3_5_n_1,
      DOC => vga_memory_reg_2304_2367_3_5_n_2,
      DOD => NLW_vga_memory_reg_2304_2367_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2304_2367_0_2_i_1_n_0
    );
vga_memory_reg_2304_2367_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2304_2367_6_8_n_0,
      DOB => vga_memory_reg_2304_2367_6_8_n_1,
      DOC => vga_memory_reg_2304_2367_6_8_n_2,
      DOD => NLW_vga_memory_reg_2304_2367_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2304_2367_0_2_i_1_n_0
    );
vga_memory_reg_2304_2367_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2304_2367_9_11_n_0,
      DOB => vga_memory_reg_2304_2367_9_11_n_1,
      DOC => vga_memory_reg_2304_2367_9_11_n_2,
      DOD => NLW_vga_memory_reg_2304_2367_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2304_2367_0_2_i_1_n_0
    );
vga_memory_reg_2368_2431_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2368_2431_0_2_n_0,
      DOB => vga_memory_reg_2368_2431_0_2_n_1,
      DOC => vga_memory_reg_2368_2431_0_2_n_2,
      DOD => NLW_vga_memory_reg_2368_2431_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2368_2431_0_2_i_1_n_0
    );
vga_memory_reg_2368_2431_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_2240_2303_0_2_i_2_n_0,
      I2 => vga_memory_reg_2368_2431_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(23),
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_2368_2431_0_2_i_1_n_0
    );
vga_memory_reg_2368_2431_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => vga_memory_reg_2368_2431_0_2_i_2_n_0
    );
vga_memory_reg_2368_2431_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2368_2431_3_5_n_0,
      DOB => vga_memory_reg_2368_2431_3_5_n_1,
      DOC => vga_memory_reg_2368_2431_3_5_n_2,
      DOD => NLW_vga_memory_reg_2368_2431_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2368_2431_0_2_i_1_n_0
    );
vga_memory_reg_2368_2431_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2368_2431_6_8_n_0,
      DOB => vga_memory_reg_2368_2431_6_8_n_1,
      DOC => vga_memory_reg_2368_2431_6_8_n_2,
      DOD => NLW_vga_memory_reg_2368_2431_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2368_2431_0_2_i_1_n_0
    );
vga_memory_reg_2368_2431_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2368_2431_9_11_n_0,
      DOB => vga_memory_reg_2368_2431_9_11_n_1,
      DOC => vga_memory_reg_2368_2431_9_11_n_2,
      DOD => NLW_vga_memory_reg_2368_2431_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2368_2431_0_2_i_1_n_0
    );
vga_memory_reg_2432_2495_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2432_2495_0_2_n_0,
      DOB => vga_memory_reg_2432_2495_0_2_n_1,
      DOC => vga_memory_reg_2432_2495_0_2_n_2,
      DOD => NLW_vga_memory_reg_2432_2495_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2432_2495_0_2_i_1_n_0
    );
vga_memory_reg_2432_2495_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_2240_2303_0_2_i_2_n_0,
      I2 => vga_memory_reg_2432_2495_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(23),
      I5 => vga_memory_reg_896_959_0_2_i_2_n_0,
      O => vga_memory_reg_2432_2495_0_2_i_1_n_0
    );
vga_memory_reg_2432_2495_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(21),
      I1 => Q(18),
      O => vga_memory_reg_2432_2495_0_2_i_2_n_0
    );
vga_memory_reg_2432_2495_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2432_2495_3_5_n_0,
      DOB => vga_memory_reg_2432_2495_3_5_n_1,
      DOC => vga_memory_reg_2432_2495_3_5_n_2,
      DOD => NLW_vga_memory_reg_2432_2495_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2432_2495_0_2_i_1_n_0
    );
vga_memory_reg_2432_2495_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2432_2495_6_8_n_0,
      DOB => vga_memory_reg_2432_2495_6_8_n_1,
      DOC => vga_memory_reg_2432_2495_6_8_n_2,
      DOD => NLW_vga_memory_reg_2432_2495_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2432_2495_0_2_i_1_n_0
    );
vga_memory_reg_2432_2495_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2432_2495_9_11_n_0,
      DOB => vga_memory_reg_2432_2495_9_11_n_1,
      DOC => vga_memory_reg_2432_2495_9_11_n_2,
      DOD => NLW_vga_memory_reg_2432_2495_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2432_2495_0_2_i_1_n_0
    );
vga_memory_reg_2496_2559_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2496_2559_0_2_n_0,
      DOB => vga_memory_reg_2496_2559_0_2_n_1,
      DOC => vga_memory_reg_2496_2559_0_2_n_2,
      DOD => NLW_vga_memory_reg_2496_2559_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2496_2559_0_2_i_1_n_0
    );
vga_memory_reg_2496_2559_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_2496_2559_0_2_i_2_n_0,
      I2 => Q(22),
      I3 => Q(24),
      I4 => Q(26),
      I5 => Q(21),
      O => vga_memory_reg_2496_2559_0_2_i_1_n_0
    );
vga_memory_reg_2496_2559_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(20),
      I1 => Q(23),
      I2 => Q(18),
      I3 => Q(19),
      O => vga_memory_reg_2496_2559_0_2_i_2_n_0
    );
vga_memory_reg_2496_2559_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2496_2559_3_5_n_0,
      DOB => vga_memory_reg_2496_2559_3_5_n_1,
      DOC => vga_memory_reg_2496_2559_3_5_n_2,
      DOD => NLW_vga_memory_reg_2496_2559_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2496_2559_0_2_i_1_n_0
    );
vga_memory_reg_2496_2559_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2496_2559_6_8_n_0,
      DOB => vga_memory_reg_2496_2559_6_8_n_1,
      DOC => vga_memory_reg_2496_2559_6_8_n_2,
      DOD => NLW_vga_memory_reg_2496_2559_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2496_2559_0_2_i_1_n_0
    );
vga_memory_reg_2496_2559_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2496_2559_9_11_n_0,
      DOB => vga_memory_reg_2496_2559_9_11_n_1,
      DOC => vga_memory_reg_2496_2559_9_11_n_2,
      DOD => NLW_vga_memory_reg_2496_2559_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2496_2559_0_2_i_1_n_0
    );
vga_memory_reg_2560_2623_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2560_2623_0_2_n_0,
      DOB => vga_memory_reg_2560_2623_0_2_n_1,
      DOC => vga_memory_reg_2560_2623_0_2_n_2,
      DOD => NLW_vga_memory_reg_2560_2623_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2560_2623_0_2_i_1_n_0
    );
vga_memory_reg_2560_2623_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_512_575_0_2_i_2_n_0,
      I2 => Q(21),
      I3 => Q(23),
      I4 => Q(24),
      I5 => Q(25),
      O => vga_memory_reg_2560_2623_0_2_i_1_n_0
    );
vga_memory_reg_2560_2623_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 1) => \green[1]_i_86_0\(2 downto 1),
      ADDRA(0) => \green[1]_i_67_0\(0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 1) => \green[1]_i_86_0\(2 downto 1),
      ADDRB(0) => \green[1]_i_67_0\(0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 1) => \green[1]_i_86_0\(2 downto 1),
      ADDRC(0) => \green[1]_i_67_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2560_2623_3_5_n_0,
      DOB => vga_memory_reg_2560_2623_3_5_n_1,
      DOC => vga_memory_reg_2560_2623_3_5_n_2,
      DOD => NLW_vga_memory_reg_2560_2623_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2560_2623_0_2_i_1_n_0
    );
vga_memory_reg_2560_2623_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2560_2623_6_8_n_0,
      DOB => vga_memory_reg_2560_2623_6_8_n_1,
      DOC => vga_memory_reg_2560_2623_6_8_n_2,
      DOD => NLW_vga_memory_reg_2560_2623_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2560_2623_0_2_i_1_n_0
    );
vga_memory_reg_2560_2623_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2560_2623_9_11_n_0,
      DOB => vga_memory_reg_2560_2623_9_11_n_1,
      DOC => vga_memory_reg_2560_2623_9_11_n_2,
      DOD => NLW_vga_memory_reg_2560_2623_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2560_2623_0_2_i_1_n_0
    );
vga_memory_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_256_319_0_2_n_0,
      DOB => vga_memory_reg_256_319_0_2_n_1,
      DOC => vga_memory_reg_256_319_0_2_n_2,
      DOD => NLW_vga_memory_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_256_319_0_2_i_1_n_0
    );
vga_memory_reg_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_256_319_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_256_319_0_2_i_1_n_0
    );
vga_memory_reg_256_319_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(21),
      I1 => Q(22),
      I2 => Q(18),
      I3 => Q(19),
      O => vga_memory_reg_256_319_0_2_i_2_n_0
    );
vga_memory_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_256_319_3_5_n_0,
      DOB => vga_memory_reg_256_319_3_5_n_1,
      DOC => vga_memory_reg_256_319_3_5_n_2,
      DOD => NLW_vga_memory_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_256_319_0_2_i_1_n_0
    );
vga_memory_reg_256_319_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_68_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_68_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_68_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_68_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_256_319_6_8_n_0,
      DOB => vga_memory_reg_256_319_6_8_n_1,
      DOC => vga_memory_reg_256_319_6_8_n_2,
      DOD => NLW_vga_memory_reg_256_319_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_256_319_0_2_i_1_n_0
    );
vga_memory_reg_256_319_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_256_319_9_11_n_0,
      DOB => vga_memory_reg_256_319_9_11_n_1,
      DOC => vga_memory_reg_256_319_9_11_n_2,
      DOD => NLW_vga_memory_reg_256_319_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_256_319_0_2_i_1_n_0
    );
vga_memory_reg_2624_2687_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2624_2687_0_2_n_0,
      DOB => vga_memory_reg_2624_2687_0_2_n_1,
      DOC => vga_memory_reg_2624_2687_0_2_n_2,
      DOD => NLW_vga_memory_reg_2624_2687_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2624_2687_0_2_i_1_n_0
    );
vga_memory_reg_2624_2687_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_2240_2303_0_2_i_2_n_0,
      I2 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(23),
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_2624_2687_0_2_i_1_n_0
    );
vga_memory_reg_2624_2687_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 1) => \green[1]_i_86_0\(2 downto 1),
      ADDRC(0) => \green[1]_i_67_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2624_2687_3_5_n_0,
      DOB => vga_memory_reg_2624_2687_3_5_n_1,
      DOC => vga_memory_reg_2624_2687_3_5_n_2,
      DOD => NLW_vga_memory_reg_2624_2687_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2624_2687_0_2_i_1_n_0
    );
vga_memory_reg_2624_2687_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2624_2687_6_8_n_0,
      DOB => vga_memory_reg_2624_2687_6_8_n_1,
      DOC => vga_memory_reg_2624_2687_6_8_n_2,
      DOD => NLW_vga_memory_reg_2624_2687_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2624_2687_0_2_i_1_n_0
    );
vga_memory_reg_2624_2687_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2624_2687_9_11_n_0,
      DOB => vga_memory_reg_2624_2687_9_11_n_1,
      DOC => vga_memory_reg_2624_2687_9_11_n_2,
      DOD => NLW_vga_memory_reg_2624_2687_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2624_2687_0_2_i_1_n_0
    );
vga_memory_reg_2688_2751_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2688_2751_0_2_n_0,
      DOB => vga_memory_reg_2688_2751_0_2_n_1,
      DOC => vga_memory_reg_2688_2751_0_2_n_2,
      DOD => NLW_vga_memory_reg_2688_2751_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2688_2751_0_2_i_1_n_0
    );
vga_memory_reg_2688_2751_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_2240_2303_0_2_i_2_n_0,
      I2 => vga_memory_reg_640_703_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(23),
      I5 => vga_memory_reg_896_959_0_2_i_2_n_0,
      O => vga_memory_reg_2688_2751_0_2_i_1_n_0
    );
vga_memory_reg_2688_2751_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2688_2751_3_5_n_0,
      DOB => vga_memory_reg_2688_2751_3_5_n_1,
      DOC => vga_memory_reg_2688_2751_3_5_n_2,
      DOD => NLW_vga_memory_reg_2688_2751_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2688_2751_0_2_i_1_n_0
    );
vga_memory_reg_2688_2751_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2688_2751_6_8_n_0,
      DOB => vga_memory_reg_2688_2751_6_8_n_1,
      DOC => vga_memory_reg_2688_2751_6_8_n_2,
      DOD => NLW_vga_memory_reg_2688_2751_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2688_2751_0_2_i_1_n_0
    );
vga_memory_reg_2688_2751_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2688_2751_9_11_n_0,
      DOB => vga_memory_reg_2688_2751_9_11_n_1,
      DOC => vga_memory_reg_2688_2751_9_11_n_2,
      DOD => NLW_vga_memory_reg_2688_2751_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2688_2751_0_2_i_1_n_0
    );
vga_memory_reg_2752_2815_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2752_2815_0_2_n_0,
      DOB => vga_memory_reg_2752_2815_0_2_n_1,
      DOC => vga_memory_reg_2752_2815_0_2_n_2,
      DOD => NLW_vga_memory_reg_2752_2815_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2752_2815_0_2_i_1_n_0
    );
vga_memory_reg_2752_2815_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(25),
      I1 => Q(21),
      I2 => Q(23),
      I3 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I4 => vga_memory_reg_2240_2303_0_2_i_2_n_0,
      I5 => vga_memory_reg_2752_2815_0_2_i_2_n_0,
      O => vga_memory_reg_2752_2815_0_2_i_1_n_0
    );
vga_memory_reg_2752_2815_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(20),
      I1 => Q(26),
      O => vga_memory_reg_2752_2815_0_2_i_2_n_0
    );
vga_memory_reg_2752_2815_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2752_2815_3_5_n_0,
      DOB => vga_memory_reg_2752_2815_3_5_n_1,
      DOC => vga_memory_reg_2752_2815_3_5_n_2,
      DOD => NLW_vga_memory_reg_2752_2815_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2752_2815_0_2_i_1_n_0
    );
vga_memory_reg_2752_2815_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2752_2815_6_8_n_0,
      DOB => vga_memory_reg_2752_2815_6_8_n_1,
      DOC => vga_memory_reg_2752_2815_6_8_n_2,
      DOD => NLW_vga_memory_reg_2752_2815_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2752_2815_0_2_i_1_n_0
    );
vga_memory_reg_2752_2815_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2752_2815_9_11_n_0,
      DOB => vga_memory_reg_2752_2815_9_11_n_1,
      DOC => vga_memory_reg_2752_2815_9_11_n_2,
      DOD => NLW_vga_memory_reg_2752_2815_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2752_2815_0_2_i_1_n_0
    );
vga_memory_reg_2816_2879_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2816_2879_0_2_n_0,
      DOB => vga_memory_reg_2816_2879_0_2_n_1,
      DOC => vga_memory_reg_2816_2879_0_2_n_2,
      DOD => NLW_vga_memory_reg_2816_2879_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2816_2879_0_2_i_1_n_0
    );
vga_memory_reg_2816_2879_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_2240_2303_0_2_i_2_n_0,
      I2 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I3 => vga_memory_reg_2816_2879_0_2_i_2_n_0,
      I4 => Q(20),
      I5 => Q(25),
      O => vga_memory_reg_2816_2879_0_2_i_1_n_0
    );
vga_memory_reg_2816_2879_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(23),
      I1 => Q(21),
      O => vga_memory_reg_2816_2879_0_2_i_2_n_0
    );
vga_memory_reg_2816_2879_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2816_2879_3_5_n_0,
      DOB => vga_memory_reg_2816_2879_3_5_n_1,
      DOC => vga_memory_reg_2816_2879_3_5_n_2,
      DOD => NLW_vga_memory_reg_2816_2879_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2816_2879_0_2_i_1_n_0
    );
vga_memory_reg_2816_2879_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2816_2879_6_8_n_0,
      DOB => vga_memory_reg_2816_2879_6_8_n_1,
      DOC => vga_memory_reg_2816_2879_6_8_n_2,
      DOD => NLW_vga_memory_reg_2816_2879_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2816_2879_0_2_i_1_n_0
    );
vga_memory_reg_2816_2879_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2816_2879_9_11_n_0,
      DOB => vga_memory_reg_2816_2879_9_11_n_1,
      DOC => vga_memory_reg_2816_2879_9_11_n_2,
      DOD => NLW_vga_memory_reg_2816_2879_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2816_2879_0_2_i_1_n_0
    );
vga_memory_reg_2880_2943_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2880_2943_0_2_n_0,
      DOB => vga_memory_reg_2880_2943_0_2_n_1,
      DOC => vga_memory_reg_2880_2943_0_2_n_2,
      DOD => NLW_vga_memory_reg_2880_2943_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2880_2943_0_2_i_1_n_0
    );
vga_memory_reg_2880_2943_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(25),
      I1 => Q(21),
      I2 => Q(23),
      I3 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I4 => vga_memory_reg_2240_2303_0_2_i_2_n_0,
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_2880_2943_0_2_i_1_n_0
    );
vga_memory_reg_2880_2943_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(19),
      I1 => Q(26),
      O => vga_memory_reg_2880_2943_0_2_i_2_n_0
    );
vga_memory_reg_2880_2943_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2880_2943_3_5_n_0,
      DOB => vga_memory_reg_2880_2943_3_5_n_1,
      DOC => vga_memory_reg_2880_2943_3_5_n_2,
      DOD => NLW_vga_memory_reg_2880_2943_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2880_2943_0_2_i_1_n_0
    );
vga_memory_reg_2880_2943_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2880_2943_6_8_n_0,
      DOB => vga_memory_reg_2880_2943_6_8_n_1,
      DOC => vga_memory_reg_2880_2943_6_8_n_2,
      DOD => NLW_vga_memory_reg_2880_2943_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2880_2943_0_2_i_1_n_0
    );
vga_memory_reg_2880_2943_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2880_2943_9_11_n_0,
      DOB => vga_memory_reg_2880_2943_9_11_n_1,
      DOC => vga_memory_reg_2880_2943_9_11_n_2,
      DOD => NLW_vga_memory_reg_2880_2943_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2880_2943_0_2_i_1_n_0
    );
vga_memory_reg_2944_3007_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_2944_3007_0_2_n_0,
      DOB => vga_memory_reg_2944_3007_0_2_n_1,
      DOC => vga_memory_reg_2944_3007_0_2_n_2,
      DOD => NLW_vga_memory_reg_2944_3007_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2944_3007_0_2_i_1_n_0
    );
vga_memory_reg_2944_3007_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(25),
      I1 => Q(21),
      I2 => Q(23),
      I3 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I4 => vga_memory_reg_2240_2303_0_2_i_2_n_0,
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_2944_3007_0_2_i_1_n_0
    );
vga_memory_reg_2944_3007_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(18),
      I1 => Q(26),
      O => vga_memory_reg_2944_3007_0_2_i_2_n_0
    );
vga_memory_reg_2944_3007_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_2944_3007_3_5_n_0,
      DOB => vga_memory_reg_2944_3007_3_5_n_1,
      DOC => vga_memory_reg_2944_3007_3_5_n_2,
      DOD => NLW_vga_memory_reg_2944_3007_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2944_3007_0_2_i_1_n_0
    );
vga_memory_reg_2944_3007_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_2944_3007_6_8_n_0,
      DOB => vga_memory_reg_2944_3007_6_8_n_1,
      DOC => vga_memory_reg_2944_3007_6_8_n_2,
      DOD => NLW_vga_memory_reg_2944_3007_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2944_3007_0_2_i_1_n_0
    );
vga_memory_reg_2944_3007_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_2944_3007_9_11_n_0,
      DOB => vga_memory_reg_2944_3007_9_11_n_1,
      DOC => vga_memory_reg_2944_3007_9_11_n_2,
      DOD => NLW_vga_memory_reg_2944_3007_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_2944_3007_0_2_i_1_n_0
    );
vga_memory_reg_3008_3071_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3008_3071_0_2_n_0,
      DOB => vga_memory_reg_3008_3071_0_2_n_1,
      DOC => vga_memory_reg_3008_3071_0_2_n_2,
      DOD => NLW_vga_memory_reg_3008_3071_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3008_3071_0_2_i_1_n_0
    );
vga_memory_reg_3008_3071_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(22),
      I3 => Q(24),
      I4 => Q(23),
      I5 => Q(26),
      O => vga_memory_reg_3008_3071_0_2_i_1_n_0
    );
vga_memory_reg_3008_3071_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3008_3071_3_5_n_0,
      DOB => vga_memory_reg_3008_3071_3_5_n_1,
      DOC => vga_memory_reg_3008_3071_3_5_n_2,
      DOD => NLW_vga_memory_reg_3008_3071_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3008_3071_0_2_i_1_n_0
    );
vga_memory_reg_3008_3071_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3008_3071_6_8_n_0,
      DOB => vga_memory_reg_3008_3071_6_8_n_1,
      DOC => vga_memory_reg_3008_3071_6_8_n_2,
      DOD => NLW_vga_memory_reg_3008_3071_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3008_3071_0_2_i_1_n_0
    );
vga_memory_reg_3008_3071_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3008_3071_9_11_n_0,
      DOB => vga_memory_reg_3008_3071_9_11_n_1,
      DOC => vga_memory_reg_3008_3071_9_11_n_2,
      DOD => NLW_vga_memory_reg_3008_3071_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3008_3071_0_2_i_1_n_0
    );
vga_memory_reg_3072_3135_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3072_3135_0_2_n_0,
      DOB => vga_memory_reg_3072_3135_0_2_n_1,
      DOC => vga_memory_reg_3072_3135_0_2_n_2,
      DOD => NLW_vga_memory_reg_3072_3135_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3072_3135_0_2_i_1_n_0
    );
vga_memory_reg_3072_3135_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(22),
      I3 => Q(23),
      I4 => Q(24),
      I5 => Q(25),
      O => vga_memory_reg_3072_3135_0_2_i_1_n_0
    );
vga_memory_reg_3072_3135_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3072_3135_3_5_n_0,
      DOB => vga_memory_reg_3072_3135_3_5_n_1,
      DOC => vga_memory_reg_3072_3135_3_5_n_2,
      DOD => NLW_vga_memory_reg_3072_3135_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3072_3135_0_2_i_1_n_0
    );
vga_memory_reg_3072_3135_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3072_3135_6_8_n_0,
      DOB => vga_memory_reg_3072_3135_6_8_n_1,
      DOC => vga_memory_reg_3072_3135_6_8_n_2,
      DOD => NLW_vga_memory_reg_3072_3135_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3072_3135_0_2_i_1_n_0
    );
vga_memory_reg_3072_3135_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_1\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_1\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_1\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3072_3135_9_11_n_0,
      DOB => vga_memory_reg_3072_3135_9_11_n_1,
      DOC => vga_memory_reg_3072_3135_9_11_n_2,
      DOD => NLW_vga_memory_reg_3072_3135_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3072_3135_0_2_i_1_n_0
    );
vga_memory_reg_3136_3199_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3136_3199_0_2_n_0,
      DOB => vga_memory_reg_3136_3199_0_2_n_1,
      DOC => vga_memory_reg_3136_3199_0_2_n_2,
      DOD => NLW_vga_memory_reg_3136_3199_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3136_3199_0_2_i_1_n_0
    );
vga_memory_reg_3136_3199_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => Q(21),
      I2 => Q(24),
      I3 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I4 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_3136_3199_0_2_i_1_n_0
    );
vga_memory_reg_3136_3199_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      O => vga_memory_reg_3136_3199_0_2_i_2_n_0
    );
vga_memory_reg_3136_3199_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3136_3199_3_5_n_0,
      DOB => vga_memory_reg_3136_3199_3_5_n_1,
      DOC => vga_memory_reg_3136_3199_3_5_n_2,
      DOD => NLW_vga_memory_reg_3136_3199_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3136_3199_0_2_i_1_n_0
    );
vga_memory_reg_3136_3199_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_62_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_62_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_62_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3136_3199_6_8_n_0,
      DOB => vga_memory_reg_3136_3199_6_8_n_1,
      DOC => vga_memory_reg_3136_3199_6_8_n_2,
      DOD => NLW_vga_memory_reg_3136_3199_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3136_3199_0_2_i_1_n_0
    );
vga_memory_reg_3136_3199_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_1\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_1\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_1\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3136_3199_9_11_n_0,
      DOB => vga_memory_reg_3136_3199_9_11_n_1,
      DOC => vga_memory_reg_3136_3199_9_11_n_2,
      DOD => NLW_vga_memory_reg_3136_3199_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3136_3199_0_2_i_1_n_0
    );
vga_memory_reg_3200_3263_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3200_3263_0_2_n_0,
      DOB => vga_memory_reg_3200_3263_0_2_n_1,
      DOC => vga_memory_reg_3200_3263_0_2_n_2,
      DOD => NLW_vga_memory_reg_3200_3263_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3200_3263_0_2_i_1_n_0
    );
vga_memory_reg_3200_3263_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => Q(21),
      I2 => Q(24),
      I3 => vga_memory_reg_640_703_0_2_i_2_n_0,
      I4 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I5 => vga_memory_reg_896_959_0_2_i_2_n_0,
      O => vga_memory_reg_3200_3263_0_2_i_1_n_0
    );
vga_memory_reg_3200_3263_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3200_3263_3_5_n_0,
      DOB => vga_memory_reg_3200_3263_3_5_n_1,
      DOC => vga_memory_reg_3200_3263_3_5_n_2,
      DOD => NLW_vga_memory_reg_3200_3263_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3200_3263_0_2_i_1_n_0
    );
vga_memory_reg_3200_3263_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3200_3263_6_8_n_0,
      DOB => vga_memory_reg_3200_3263_6_8_n_1,
      DOC => vga_memory_reg_3200_3263_6_8_n_2,
      DOD => NLW_vga_memory_reg_3200_3263_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3200_3263_0_2_i_1_n_0
    );
vga_memory_reg_3200_3263_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3200_3263_9_11_n_0,
      DOB => vga_memory_reg_3200_3263_9_11_n_1,
      DOC => vga_memory_reg_3200_3263_9_11_n_2,
      DOD => NLW_vga_memory_reg_3200_3263_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3200_3263_0_2_i_1_n_0
    );
vga_memory_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_320_383_0_2_n_0,
      DOB => vga_memory_reg_320_383_0_2_n_1,
      DOC => vga_memory_reg_320_383_0_2_n_2,
      DOD => NLW_vga_memory_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_320_383_0_2_i_1_n_0
    );
vga_memory_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(21),
      I4 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I5 => vga_memory_reg_192_255_0_2_i_4_n_0,
      O => vga_memory_reg_320_383_0_2_i_1_n_0
    );
vga_memory_reg_320_383_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => vga_memory_reg_320_383_0_2_i_2_n_0
    );
vga_memory_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_320_383_3_5_n_0,
      DOB => vga_memory_reg_320_383_3_5_n_1,
      DOC => vga_memory_reg_320_383_3_5_n_2,
      DOD => NLW_vga_memory_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_320_383_0_2_i_1_n_0
    );
vga_memory_reg_320_383_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_320_383_6_8_n_0,
      DOB => vga_memory_reg_320_383_6_8_n_1,
      DOC => vga_memory_reg_320_383_6_8_n_2,
      DOD => NLW_vga_memory_reg_320_383_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_320_383_0_2_i_1_n_0
    );
vga_memory_reg_320_383_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_320_383_9_11_n_0,
      DOB => vga_memory_reg_320_383_9_11_n_1,
      DOC => vga_memory_reg_320_383_9_11_n_2,
      DOD => NLW_vga_memory_reg_320_383_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_320_383_0_2_i_1_n_0
    );
vga_memory_reg_3264_3327_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3264_3327_0_2_n_0,
      DOB => vga_memory_reg_3264_3327_0_2_n_1,
      DOC => vga_memory_reg_3264_3327_0_2_n_2,
      DOD => NLW_vga_memory_reg_3264_3327_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3264_3327_0_2_i_1_n_0
    );
vga_memory_reg_3264_3327_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(21),
      I4 => Q(24),
      I5 => vga_memory_reg_2752_2815_0_2_i_2_n_0,
      O => vga_memory_reg_3264_3327_0_2_i_1_n_0
    );
vga_memory_reg_3264_3327_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3264_3327_3_5_n_0,
      DOB => vga_memory_reg_3264_3327_3_5_n_1,
      DOC => vga_memory_reg_3264_3327_3_5_n_2,
      DOD => NLW_vga_memory_reg_3264_3327_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3264_3327_0_2_i_1_n_0
    );
vga_memory_reg_3264_3327_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_62_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_62_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3264_3327_6_8_n_0,
      DOB => vga_memory_reg_3264_3327_6_8_n_1,
      DOC => vga_memory_reg_3264_3327_6_8_n_2,
      DOD => NLW_vga_memory_reg_3264_3327_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3264_3327_0_2_i_1_n_0
    );
vga_memory_reg_3264_3327_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3264_3327_9_11_n_0,
      DOB => vga_memory_reg_3264_3327_9_11_n_1,
      DOC => vga_memory_reg_3264_3327_9_11_n_2,
      DOD => NLW_vga_memory_reg_3264_3327_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3264_3327_0_2_i_1_n_0
    );
vga_memory_reg_3328_3391_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3328_3391_0_2_n_0,
      DOB => vga_memory_reg_3328_3391_0_2_n_1,
      DOC => vga_memory_reg_3328_3391_0_2_n_2,
      DOD => NLW_vga_memory_reg_3328_3391_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3328_3391_0_2_i_1_n_0
    );
vga_memory_reg_3328_3391_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_3328_3391_0_2_i_2_n_0,
      I2 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I3 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I4 => Q(20),
      I5 => Q(25),
      O => vga_memory_reg_3328_3391_0_2_i_1_n_0
    );
vga_memory_reg_3328_3391_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(24),
      I1 => Q(21),
      O => vga_memory_reg_3328_3391_0_2_i_2_n_0
    );
vga_memory_reg_3328_3391_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3328_3391_3_5_n_0,
      DOB => vga_memory_reg_3328_3391_3_5_n_1,
      DOC => vga_memory_reg_3328_3391_3_5_n_2,
      DOD => NLW_vga_memory_reg_3328_3391_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3328_3391_0_2_i_1_n_0
    );
vga_memory_reg_3328_3391_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3328_3391_6_8_n_0,
      DOB => vga_memory_reg_3328_3391_6_8_n_1,
      DOC => vga_memory_reg_3328_3391_6_8_n_2,
      DOD => NLW_vga_memory_reg_3328_3391_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3328_3391_0_2_i_1_n_0
    );
vga_memory_reg_3328_3391_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_1\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_1\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_1\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3328_3391_9_11_n_0,
      DOB => vga_memory_reg_3328_3391_9_11_n_1,
      DOC => vga_memory_reg_3328_3391_9_11_n_2,
      DOD => NLW_vga_memory_reg_3328_3391_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3328_3391_0_2_i_1_n_0
    );
vga_memory_reg_3392_3455_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3392_3455_0_2_n_0,
      DOB => vga_memory_reg_3392_3455_0_2_n_1,
      DOC => vga_memory_reg_3392_3455_0_2_n_2,
      DOD => NLW_vga_memory_reg_3392_3455_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3392_3455_0_2_i_1_n_0
    );
vga_memory_reg_3392_3455_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(24),
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_3392_3455_0_2_i_1_n_0
    );
vga_memory_reg_3392_3455_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3392_3455_3_5_n_0,
      DOB => vga_memory_reg_3392_3455_3_5_n_1,
      DOC => vga_memory_reg_3392_3455_3_5_n_2,
      DOD => NLW_vga_memory_reg_3392_3455_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3392_3455_0_2_i_1_n_0
    );
vga_memory_reg_3392_3455_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3392_3455_6_8_n_0,
      DOB => vga_memory_reg_3392_3455_6_8_n_1,
      DOC => vga_memory_reg_3392_3455_6_8_n_2,
      DOD => NLW_vga_memory_reg_3392_3455_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3392_3455_0_2_i_1_n_0
    );
vga_memory_reg_3392_3455_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_1\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_1\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_1\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3392_3455_9_11_n_0,
      DOB => vga_memory_reg_3392_3455_9_11_n_1,
      DOC => vga_memory_reg_3392_3455_9_11_n_2,
      DOD => NLW_vga_memory_reg_3392_3455_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3392_3455_0_2_i_1_n_0
    );
vga_memory_reg_3456_3519_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3456_3519_0_2_n_0,
      DOB => vga_memory_reg_3456_3519_0_2_n_1,
      DOC => vga_memory_reg_3456_3519_0_2_n_2,
      DOD => NLW_vga_memory_reg_3456_3519_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3456_3519_0_2_i_1_n_0
    );
vga_memory_reg_3456_3519_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(24),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_3456_3519_0_2_i_1_n_0
    );
vga_memory_reg_3456_3519_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3456_3519_3_5_n_0,
      DOB => vga_memory_reg_3456_3519_3_5_n_1,
      DOC => vga_memory_reg_3456_3519_3_5_n_2,
      DOD => NLW_vga_memory_reg_3456_3519_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3456_3519_0_2_i_1_n_0
    );
vga_memory_reg_3456_3519_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3456_3519_6_8_n_0,
      DOB => vga_memory_reg_3456_3519_6_8_n_1,
      DOC => vga_memory_reg_3456_3519_6_8_n_2,
      DOD => NLW_vga_memory_reg_3456_3519_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3456_3519_0_2_i_1_n_0
    );
vga_memory_reg_3456_3519_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_1\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_1\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_1\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3456_3519_9_11_n_0,
      DOB => vga_memory_reg_3456_3519_9_11_n_1,
      DOC => vga_memory_reg_3456_3519_9_11_n_2,
      DOD => NLW_vga_memory_reg_3456_3519_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3456_3519_0_2_i_1_n_0
    );
vga_memory_reg_3520_3583_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3520_3583_0_2_n_0,
      DOB => vga_memory_reg_3520_3583_0_2_n_1,
      DOC => vga_memory_reg_3520_3583_0_2_n_2,
      DOD => NLW_vga_memory_reg_3520_3583_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3520_3583_0_2_i_1_n_0
    );
vga_memory_reg_3520_3583_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1472_1535_0_2_i_2_n_0,
      I2 => Q(21),
      I3 => Q(24),
      I4 => Q(23),
      I5 => Q(26),
      O => vga_memory_reg_3520_3583_0_2_i_1_n_0
    );
vga_memory_reg_3520_3583_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3520_3583_3_5_n_0,
      DOB => vga_memory_reg_3520_3583_3_5_n_1,
      DOC => vga_memory_reg_3520_3583_3_5_n_2,
      DOD => NLW_vga_memory_reg_3520_3583_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3520_3583_0_2_i_1_n_0
    );
vga_memory_reg_3520_3583_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3520_3583_6_8_n_0,
      DOB => vga_memory_reg_3520_3583_6_8_n_1,
      DOC => vga_memory_reg_3520_3583_6_8_n_2,
      DOD => NLW_vga_memory_reg_3520_3583_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3520_3583_0_2_i_1_n_0
    );
vga_memory_reg_3520_3583_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_1\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_1\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_1\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3520_3583_9_11_n_0,
      DOB => vga_memory_reg_3520_3583_9_11_n_1,
      DOC => vga_memory_reg_3520_3583_9_11_n_2,
      DOD => NLW_vga_memory_reg_3520_3583_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3520_3583_0_2_i_1_n_0
    );
vga_memory_reg_3584_3647_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3584_3647_0_2_n_0,
      DOB => vga_memory_reg_3584_3647_0_2_n_1,
      DOC => vga_memory_reg_3584_3647_0_2_n_2,
      DOD => NLW_vga_memory_reg_3584_3647_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3584_3647_0_2_i_1_n_0
    );
vga_memory_reg_3584_3647_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_3584_3647_0_2_i_2_n_0,
      I2 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I3 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I4 => Q(21),
      I5 => Q(25),
      O => vga_memory_reg_3584_3647_0_2_i_1_n_0
    );
vga_memory_reg_3584_3647_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(24),
      I1 => Q(20),
      O => vga_memory_reg_3584_3647_0_2_i_2_n_0
    );
vga_memory_reg_3584_3647_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3584_3647_3_5_n_0,
      DOB => vga_memory_reg_3584_3647_3_5_n_1,
      DOC => vga_memory_reg_3584_3647_3_5_n_2,
      DOD => NLW_vga_memory_reg_3584_3647_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3584_3647_0_2_i_1_n_0
    );
vga_memory_reg_3584_3647_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3584_3647_6_8_n_0,
      DOB => vga_memory_reg_3584_3647_6_8_n_1,
      DOC => vga_memory_reg_3584_3647_6_8_n_2,
      DOD => NLW_vga_memory_reg_3584_3647_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3584_3647_0_2_i_1_n_0
    );
vga_memory_reg_3584_3647_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_1\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_1\(3),
      ADDRB(2) => \red[3]_i_60_0\(2),
      ADDRB(1) => \red[3]_i_60_1\(1),
      ADDRB(0) => \red[3]_i_60_0\(0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_1\(3),
      ADDRC(2) => \red[3]_i_60_0\(2),
      ADDRC(1) => \red[3]_i_60_1\(1),
      ADDRC(0) => \red[3]_i_60_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3584_3647_9_11_n_0,
      DOB => vga_memory_reg_3584_3647_9_11_n_1,
      DOC => vga_memory_reg_3584_3647_9_11_n_2,
      DOD => NLW_vga_memory_reg_3584_3647_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3584_3647_0_2_i_1_n_0
    );
vga_memory_reg_3648_3711_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3648_3711_0_2_n_0,
      DOB => vga_memory_reg_3648_3711_0_2_n_1,
      DOC => vga_memory_reg_3648_3711_0_2_n_2,
      DOD => NLW_vga_memory_reg_3648_3711_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3648_3711_0_2_i_1_n_0
    );
vga_memory_reg_3648_3711_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_3648_3711_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(24),
      I4 => Q(26),
      I5 => Q(19),
      O => vga_memory_reg_3648_3711_0_2_i_1_n_0
    );
vga_memory_reg_3648_3711_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(18),
      I3 => Q(21),
      O => vga_memory_reg_3648_3711_0_2_i_2_n_0
    );
vga_memory_reg_3648_3711_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3648_3711_3_5_n_0,
      DOB => vga_memory_reg_3648_3711_3_5_n_1,
      DOC => vga_memory_reg_3648_3711_3_5_n_2,
      DOD => NLW_vga_memory_reg_3648_3711_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3648_3711_0_2_i_1_n_0
    );
vga_memory_reg_3648_3711_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3648_3711_6_8_n_0,
      DOB => vga_memory_reg_3648_3711_6_8_n_1,
      DOC => vga_memory_reg_3648_3711_6_8_n_2,
      DOD => NLW_vga_memory_reg_3648_3711_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3648_3711_0_2_i_1_n_0
    );
vga_memory_reg_3648_3711_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_1\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_1\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_1\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3648_3711_9_11_n_0,
      DOB => vga_memory_reg_3648_3711_9_11_n_1,
      DOC => vga_memory_reg_3648_3711_9_11_n_2,
      DOD => NLW_vga_memory_reg_3648_3711_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3648_3711_0_2_i_1_n_0
    );
vga_memory_reg_3712_3775_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3712_3775_0_2_n_0,
      DOB => vga_memory_reg_3712_3775_0_2_n_1,
      DOC => vga_memory_reg_3712_3775_0_2_n_2,
      DOD => NLW_vga_memory_reg_3712_3775_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3712_3775_0_2_i_1_n_0
    );
vga_memory_reg_3712_3775_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_704_767_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(24),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_3712_3775_0_2_i_1_n_0
    );
vga_memory_reg_3712_3775_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3712_3775_3_5_n_0,
      DOB => vga_memory_reg_3712_3775_3_5_n_1,
      DOC => vga_memory_reg_3712_3775_3_5_n_2,
      DOD => NLW_vga_memory_reg_3712_3775_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3712_3775_0_2_i_1_n_0
    );
vga_memory_reg_3712_3775_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3712_3775_6_8_n_0,
      DOB => vga_memory_reg_3712_3775_6_8_n_1,
      DOC => vga_memory_reg_3712_3775_6_8_n_2,
      DOD => NLW_vga_memory_reg_3712_3775_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3712_3775_0_2_i_1_n_0
    );
vga_memory_reg_3712_3775_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_1\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_1\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_1\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3712_3775_9_11_n_0,
      DOB => vga_memory_reg_3712_3775_9_11_n_1,
      DOC => vga_memory_reg_3712_3775_9_11_n_2,
      DOD => NLW_vga_memory_reg_3712_3775_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3712_3775_0_2_i_1_n_0
    );
vga_memory_reg_3776_3839_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_65_0\(3 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3776_3839_0_2_n_0,
      DOB => vga_memory_reg_3776_3839_0_2_n_1,
      DOC => vga_memory_reg_3776_3839_0_2_n_2,
      DOD => NLW_vga_memory_reg_3776_3839_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3776_3839_0_2_i_1_n_0
    );
vga_memory_reg_3776_3839_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1728_1791_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(24),
      I4 => Q(23),
      I5 => Q(26),
      O => vga_memory_reg_3776_3839_0_2_i_1_n_0
    );
vga_memory_reg_3776_3839_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3776_3839_3_5_n_0,
      DOB => vga_memory_reg_3776_3839_3_5_n_1,
      DOC => vga_memory_reg_3776_3839_3_5_n_2,
      DOD => NLW_vga_memory_reg_3776_3839_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3776_3839_0_2_i_1_n_0
    );
vga_memory_reg_3776_3839_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3776_3839_6_8_n_0,
      DOB => vga_memory_reg_3776_3839_6_8_n_1,
      DOC => vga_memory_reg_3776_3839_6_8_n_2,
      DOD => NLW_vga_memory_reg_3776_3839_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3776_3839_0_2_i_1_n_0
    );
vga_memory_reg_3776_3839_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_1\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_1\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_1\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3776_3839_9_11_n_0,
      DOB => vga_memory_reg_3776_3839_9_11_n_1,
      DOC => vga_memory_reg_3776_3839_9_11_n_2,
      DOD => NLW_vga_memory_reg_3776_3839_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3776_3839_0_2_i_1_n_0
    );
vga_memory_reg_3840_3903_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3840_3903_0_2_n_0,
      DOB => vga_memory_reg_3840_3903_0_2_n_1,
      DOC => vga_memory_reg_3840_3903_0_2_n_2,
      DOD => NLW_vga_memory_reg_3840_3903_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3840_3903_0_2_i_1_n_0
    );
vga_memory_reg_3840_3903_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_832_895_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(24),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_3840_3903_0_2_i_1_n_0
    );
vga_memory_reg_3840_3903_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3840_3903_3_5_n_0,
      DOB => vga_memory_reg_3840_3903_3_5_n_1,
      DOC => vga_memory_reg_3840_3903_3_5_n_2,
      DOD => NLW_vga_memory_reg_3840_3903_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3840_3903_0_2_i_1_n_0
    );
vga_memory_reg_3840_3903_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3840_3903_6_8_n_0,
      DOB => vga_memory_reg_3840_3903_6_8_n_1,
      DOC => vga_memory_reg_3840_3903_6_8_n_2,
      DOD => NLW_vga_memory_reg_3840_3903_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3840_3903_0_2_i_1_n_0
    );
vga_memory_reg_3840_3903_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_1\(3),
      ADDRA(2) => \red[3]_i_60_0\(2),
      ADDRA(1) => \red[3]_i_60_1\(1),
      ADDRA(0) => \red[3]_i_60_0\(0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_1\(3),
      ADDRB(2) => \red[3]_i_60_0\(2),
      ADDRB(1) => \red[3]_i_60_1\(1),
      ADDRB(0) => \red[3]_i_60_0\(0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_1\(3),
      ADDRC(2) => \red[3]_i_60_0\(2),
      ADDRC(1) => \red[3]_i_60_1\(1),
      ADDRC(0) => \red[3]_i_60_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3840_3903_9_11_n_0,
      DOB => vga_memory_reg_3840_3903_9_11_n_1,
      DOC => vga_memory_reg_3840_3903_9_11_n_2,
      DOD => NLW_vga_memory_reg_3840_3903_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3840_3903_0_2_i_1_n_0
    );
vga_memory_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_384_447_0_2_n_0,
      DOB => vga_memory_reg_384_447_0_2_n_1,
      DOC => vga_memory_reg_384_447_0_2_n_2,
      DOD => NLW_vga_memory_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_384_447_0_2_i_1_n_0
    );
vga_memory_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(21),
      I4 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I5 => vga_memory_reg_192_255_0_2_i_4_n_0,
      O => vga_memory_reg_384_447_0_2_i_1_n_0
    );
vga_memory_reg_384_447_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(20),
      I1 => Q(19),
      O => vga_memory_reg_384_447_0_2_i_2_n_0
    );
vga_memory_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_384_447_3_5_n_0,
      DOB => vga_memory_reg_384_447_3_5_n_1,
      DOC => vga_memory_reg_384_447_3_5_n_2,
      DOD => NLW_vga_memory_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_384_447_0_2_i_1_n_0
    );
vga_memory_reg_384_447_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_384_447_6_8_n_0,
      DOB => vga_memory_reg_384_447_6_8_n_1,
      DOC => vga_memory_reg_384_447_6_8_n_2,
      DOD => NLW_vga_memory_reg_384_447_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_384_447_0_2_i_1_n_0
    );
vga_memory_reg_384_447_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_384_447_9_11_n_0,
      DOB => vga_memory_reg_384_447_9_11_n_1,
      DOC => vga_memory_reg_384_447_9_11_n_2,
      DOD => NLW_vga_memory_reg_384_447_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_384_447_0_2_i_1_n_0
    );
vga_memory_reg_3904_3967_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_65_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_65_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3904_3967_0_2_n_0,
      DOB => vga_memory_reg_3904_3967_0_2_n_1,
      DOC => vga_memory_reg_3904_3967_0_2_n_2,
      DOD => NLW_vga_memory_reg_3904_3967_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3904_3967_0_2_i_1_n_0
    );
vga_memory_reg_3904_3967_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1856_1919_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(24),
      I4 => Q(23),
      I5 => Q(26),
      O => vga_memory_reg_3904_3967_0_2_i_1_n_0
    );
vga_memory_reg_3904_3967_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3904_3967_3_5_n_0,
      DOB => vga_memory_reg_3904_3967_3_5_n_1,
      DOC => vga_memory_reg_3904_3967_3_5_n_2,
      DOD => NLW_vga_memory_reg_3904_3967_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3904_3967_0_2_i_1_n_0
    );
vga_memory_reg_3904_3967_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3904_3967_6_8_n_0,
      DOB => vga_memory_reg_3904_3967_6_8_n_1,
      DOC => vga_memory_reg_3904_3967_6_8_n_2,
      DOD => NLW_vga_memory_reg_3904_3967_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3904_3967_0_2_i_1_n_0
    );
vga_memory_reg_3904_3967_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRA(0) => \red[3]_i_60_0\(0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_0\(0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3904_3967_9_11_n_0,
      DOB => vga_memory_reg_3904_3967_9_11_n_1,
      DOC => vga_memory_reg_3904_3967_9_11_n_2,
      DOD => NLW_vga_memory_reg_3904_3967_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3904_3967_0_2_i_1_n_0
    );
vga_memory_reg_3968_4031_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_65_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_3968_4031_0_2_n_0,
      DOB => vga_memory_reg_3968_4031_0_2_n_1,
      DOC => vga_memory_reg_3968_4031_0_2_n_2,
      DOD => NLW_vga_memory_reg_3968_4031_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3968_4031_0_2_i_1_n_0
    );
vga_memory_reg_3968_4031_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1920_1983_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(24),
      I4 => Q(23),
      I5 => Q(26),
      O => vga_memory_reg_3968_4031_0_2_i_1_n_0
    );
vga_memory_reg_3968_4031_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_3968_4031_3_5_n_0,
      DOB => vga_memory_reg_3968_4031_3_5_n_1,
      DOC => vga_memory_reg_3968_4031_3_5_n_2,
      DOD => NLW_vga_memory_reg_3968_4031_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3968_4031_0_2_i_1_n_0
    );
vga_memory_reg_3968_4031_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_3968_4031_6_8_n_0,
      DOB => vga_memory_reg_3968_4031_6_8_n_1,
      DOC => vga_memory_reg_3968_4031_6_8_n_2,
      DOD => NLW_vga_memory_reg_3968_4031_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3968_4031_0_2_i_1_n_0
    );
vga_memory_reg_3968_4031_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRA(0) => \red[3]_i_60_0\(0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_0\(0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_3968_4031_9_11_n_0,
      DOB => vga_memory_reg_3968_4031_9_11_n_1,
      DOC => vga_memory_reg_3968_4031_9_11_n_2,
      DOD => NLW_vga_memory_reg_3968_4031_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_3968_4031_0_2_i_1_n_0
    );
vga_memory_reg_4032_4095_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_4032_4095_0_2_n_0,
      DOB => vga_memory_reg_4032_4095_0_2_n_1,
      DOC => vga_memory_reg_4032_4095_0_2_n_2,
      DOD => NLW_vga_memory_reg_4032_4095_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4032_4095_0_2_i_1_n_0
    );
vga_memory_reg_4032_4095_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(24),
      I4 => Q(22),
      I5 => Q(23),
      O => vga_memory_reg_4032_4095_0_2_i_1_n_0
    );
vga_memory_reg_4032_4095_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_4032_4095_3_5_n_0,
      DOB => vga_memory_reg_4032_4095_3_5_n_1,
      DOC => vga_memory_reg_4032_4095_3_5_n_2,
      DOD => NLW_vga_memory_reg_4032_4095_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4032_4095_0_2_i_1_n_0
    );
vga_memory_reg_4032_4095_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_4032_4095_6_8_n_0,
      DOB => vga_memory_reg_4032_4095_6_8_n_1,
      DOC => vga_memory_reg_4032_4095_6_8_n_2,
      DOD => NLW_vga_memory_reg_4032_4095_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4032_4095_0_2_i_1_n_0
    );
vga_memory_reg_4032_4095_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRA(0) => \red[3]_i_60_0\(0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_0\(0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_4032_4095_9_11_n_0,
      DOB => vga_memory_reg_4032_4095_9_11_n_1,
      DOC => vga_memory_reg_4032_4095_9_11_n_2,
      DOD => NLW_vga_memory_reg_4032_4095_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4032_4095_0_2_i_1_n_0
    );
vga_memory_reg_4096_4159_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4096_4159_0_2_n_0,
      DOB => vga_memory_reg_4096_4159_0_2_n_1,
      DOC => vga_memory_reg_4096_4159_0_2_n_2,
      DOD => NLW_vga_memory_reg_4096_4159_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4096_4159_0_2_i_1_n_0
    );
vga_memory_reg_4096_4159_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(24),
      I3 => Q(25),
      I4 => Q(22),
      I5 => Q(23),
      O => vga_memory_reg_4096_4159_0_2_i_1_n_0
    );
vga_memory_reg_4096_4159_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4096_4159_3_5_n_0,
      DOB => vga_memory_reg_4096_4159_3_5_n_1,
      DOC => vga_memory_reg_4096_4159_3_5_n_2,
      DOD => NLW_vga_memory_reg_4096_4159_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4096_4159_0_2_i_1_n_0
    );
vga_memory_reg_4096_4159_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4096_4159_6_8_n_0,
      DOB => vga_memory_reg_4096_4159_6_8_n_1,
      DOC => vga_memory_reg_4096_4159_6_8_n_2,
      DOD => NLW_vga_memory_reg_4096_4159_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4096_4159_0_2_i_1_n_0
    );
vga_memory_reg_4096_4159_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRA(0) => \red[3]_i_60_0\(0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_0\(0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4096_4159_9_11_n_0,
      DOB => vga_memory_reg_4096_4159_9_11_n_1,
      DOC => vga_memory_reg_4096_4159_9_11_n_2,
      DOD => NLW_vga_memory_reg_4096_4159_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4096_4159_0_2_i_1_n_0
    );
vga_memory_reg_4160_4223_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4160_4223_0_2_n_0,
      DOB => vga_memory_reg_4160_4223_0_2_n_1,
      DOC => vga_memory_reg_4160_4223_0_2_n_2,
      DOD => NLW_vga_memory_reg_4160_4223_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4160_4223_0_2_i_1_n_0
    );
vga_memory_reg_4160_4223_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_64_127_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(24),
      I4 => Q(23),
      I5 => Q(25),
      O => vga_memory_reg_4160_4223_0_2_i_1_n_0
    );
vga_memory_reg_4160_4223_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4160_4223_3_5_n_0,
      DOB => vga_memory_reg_4160_4223_3_5_n_1,
      DOC => vga_memory_reg_4160_4223_3_5_n_2,
      DOD => NLW_vga_memory_reg_4160_4223_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4160_4223_0_2_i_1_n_0
    );
vga_memory_reg_4160_4223_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4160_4223_6_8_n_0,
      DOB => vga_memory_reg_4160_4223_6_8_n_1,
      DOC => vga_memory_reg_4160_4223_6_8_n_2,
      DOD => NLW_vga_memory_reg_4160_4223_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4160_4223_0_2_i_1_n_0
    );
vga_memory_reg_4160_4223_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRA(0) => \red[3]_i_60_0\(0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_0\(0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4160_4223_9_11_n_0,
      DOB => vga_memory_reg_4160_4223_9_11_n_1,
      DOC => vga_memory_reg_4160_4223_9_11_n_2,
      DOD => NLW_vga_memory_reg_4160_4223_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4160_4223_0_2_i_1_n_0
    );
vga_memory_reg_4224_4287_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4224_4287_0_2_n_0,
      DOB => vga_memory_reg_4224_4287_0_2_n_1,
      DOC => vga_memory_reg_4224_4287_0_2_n_2,
      DOD => NLW_vga_memory_reg_4224_4287_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4224_4287_0_2_i_1_n_0
    );
vga_memory_reg_4224_4287_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_128_191_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(24),
      I4 => Q(23),
      I5 => Q(25),
      O => vga_memory_reg_4224_4287_0_2_i_1_n_0
    );
vga_memory_reg_4224_4287_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4224_4287_3_5_n_0,
      DOB => vga_memory_reg_4224_4287_3_5_n_1,
      DOC => vga_memory_reg_4224_4287_3_5_n_2,
      DOD => NLW_vga_memory_reg_4224_4287_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4224_4287_0_2_i_1_n_0
    );
vga_memory_reg_4224_4287_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4224_4287_6_8_n_0,
      DOB => vga_memory_reg_4224_4287_6_8_n_1,
      DOC => vga_memory_reg_4224_4287_6_8_n_2,
      DOD => NLW_vga_memory_reg_4224_4287_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4224_4287_0_2_i_1_n_0
    );
vga_memory_reg_4224_4287_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRA(0) => \red[3]_i_60_0\(0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_0\(0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_60_1\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4224_4287_9_11_n_0,
      DOB => vga_memory_reg_4224_4287_9_11_n_1,
      DOC => vga_memory_reg_4224_4287_9_11_n_2,
      DOD => NLW_vga_memory_reg_4224_4287_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4224_4287_0_2_i_1_n_0
    );
vga_memory_reg_4288_4351_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4288_4351_0_2_n_0,
      DOB => vga_memory_reg_4288_4351_0_2_n_1,
      DOC => vga_memory_reg_4288_4351_0_2_n_2,
      DOD => NLW_vga_memory_reg_4288_4351_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4288_4351_0_2_i_1_n_0
    );
vga_memory_reg_4288_4351_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => vga_memory_reg_1216_1279_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(24),
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_4288_4351_0_2_i_1_n_0
    );
vga_memory_reg_4288_4351_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_67_0\(2),
      ADDRA(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_67_0\(2),
      ADDRB(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_67_0\(2),
      ADDRC(2 downto 0) => \green[1]_i_86_0\(2 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4288_4351_3_5_n_0,
      DOB => vga_memory_reg_4288_4351_3_5_n_1,
      DOC => vga_memory_reg_4288_4351_3_5_n_2,
      DOD => NLW_vga_memory_reg_4288_4351_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4288_4351_0_2_i_1_n_0
    );
vga_memory_reg_4288_4351_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4288_4351_6_8_n_0,
      DOB => vga_memory_reg_4288_4351_6_8_n_1,
      DOC => vga_memory_reg_4288_4351_6_8_n_2,
      DOD => NLW_vga_memory_reg_4288_4351_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4288_4351_0_2_i_1_n_0
    );
vga_memory_reg_4288_4351_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4288_4351_9_11_n_0,
      DOB => vga_memory_reg_4288_4351_9_11_n_1,
      DOC => vga_memory_reg_4288_4351_9_11_n_2,
      DOD => NLW_vga_memory_reg_4288_4351_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4288_4351_0_2_i_1_n_0
    );
vga_memory_reg_4352_4415_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2) => \blue[2]_i_65_0\(2),
      ADDRA(1) => ADDRA(1),
      ADDRA(0) => \blue[2]_i_65_0\(0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2) => \blue[2]_i_65_0\(2),
      ADDRB(1) => ADDRA(1),
      ADDRB(0) => \blue[2]_i_65_0\(0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2) => \blue[2]_i_65_0\(2),
      ADDRC(1) => ADDRA(1),
      ADDRC(0) => \blue[2]_i_65_0\(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4352_4415_0_2_n_0,
      DOB => vga_memory_reg_4352_4415_0_2_n_1,
      DOC => vga_memory_reg_4352_4415_0_2_n_2,
      DOD => NLW_vga_memory_reg_4352_4415_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4352_4415_0_2_i_1_n_0
    );
vga_memory_reg_4352_4415_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_256_319_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(24),
      I4 => Q(23),
      I5 => Q(25),
      O => vga_memory_reg_4352_4415_0_2_i_1_n_0
    );
vga_memory_reg_4352_4415_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4352_4415_3_5_n_0,
      DOB => vga_memory_reg_4352_4415_3_5_n_1,
      DOC => vga_memory_reg_4352_4415_3_5_n_2,
      DOD => NLW_vga_memory_reg_4352_4415_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4352_4415_0_2_i_1_n_0
    );
vga_memory_reg_4352_4415_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4352_4415_6_8_n_0,
      DOB => vga_memory_reg_4352_4415_6_8_n_1,
      DOC => vga_memory_reg_4352_4415_6_8_n_2,
      DOD => NLW_vga_memory_reg_4352_4415_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4352_4415_0_2_i_1_n_0
    );
vga_memory_reg_4352_4415_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4352_4415_9_11_n_0,
      DOB => vga_memory_reg_4352_4415_9_11_n_1,
      DOC => vga_memory_reg_4352_4415_9_11_n_2,
      DOD => NLW_vga_memory_reg_4352_4415_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4352_4415_0_2_i_1_n_0
    );
vga_memory_reg_4416_4479_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2) => \blue[2]_i_65_0\(2),
      ADDRA(1) => ADDRA(1),
      ADDRA(0) => \blue[2]_i_65_0\(0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2) => \blue[2]_i_65_0\(2),
      ADDRB(1) => ADDRA(1),
      ADDRB(0) => \blue[2]_i_65_0\(0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2) => \blue[2]_i_65_0\(2),
      ADDRC(1) => ADDRA(1),
      ADDRC(0) => \blue[2]_i_65_0\(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4416_4479_0_2_n_0,
      DOB => vga_memory_reg_4416_4479_0_2_n_1,
      DOC => vga_memory_reg_4416_4479_0_2_n_2,
      DOD => NLW_vga_memory_reg_4416_4479_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4416_4479_0_2_i_1_n_0
    );
vga_memory_reg_4416_4479_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => vga_memory_reg_2368_2431_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(24),
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_4416_4479_0_2_i_1_n_0
    );
vga_memory_reg_4416_4479_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4416_4479_3_5_n_0,
      DOB => vga_memory_reg_4416_4479_3_5_n_1,
      DOC => vga_memory_reg_4416_4479_3_5_n_2,
      DOD => NLW_vga_memory_reg_4416_4479_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4416_4479_0_2_i_1_n_0
    );
vga_memory_reg_4416_4479_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4416_4479_6_8_n_0,
      DOB => vga_memory_reg_4416_4479_6_8_n_1,
      DOC => vga_memory_reg_4416_4479_6_8_n_2,
      DOD => NLW_vga_memory_reg_4416_4479_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4416_4479_0_2_i_1_n_0
    );
vga_memory_reg_4416_4479_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4416_4479_9_11_n_0,
      DOB => vga_memory_reg_4416_4479_9_11_n_1,
      DOC => vga_memory_reg_4416_4479_9_11_n_2,
      DOD => NLW_vga_memory_reg_4416_4479_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4416_4479_0_2_i_1_n_0
    );
vga_memory_reg_4480_4543_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => ADDRA(3),
      ADDRA(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => ADDRA(3),
      ADDRB(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => ADDRA(3),
      ADDRC(2 downto 0) => \blue[2]_i_65_0\(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4480_4543_0_2_n_0,
      DOB => vga_memory_reg_4480_4543_0_2_n_1,
      DOC => vga_memory_reg_4480_4543_0_2_n_2,
      DOD => NLW_vga_memory_reg_4480_4543_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4480_4543_0_2_i_1_n_0
    );
vga_memory_reg_4480_4543_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_4480_4543_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(24),
      I4 => Q(19),
      I5 => Q(25),
      O => vga_memory_reg_4480_4543_0_2_i_1_n_0
    );
vga_memory_reg_4480_4543_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(18),
      I3 => Q(21),
      O => vga_memory_reg_4480_4543_0_2_i_2_n_0
    );
vga_memory_reg_4480_4543_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4480_4543_3_5_n_0,
      DOB => vga_memory_reg_4480_4543_3_5_n_1,
      DOC => vga_memory_reg_4480_4543_3_5_n_2,
      DOD => NLW_vga_memory_reg_4480_4543_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4480_4543_0_2_i_1_n_0
    );
vga_memory_reg_4480_4543_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4480_4543_6_8_n_0,
      DOB => vga_memory_reg_4480_4543_6_8_n_1,
      DOC => vga_memory_reg_4480_4543_6_8_n_2,
      DOD => NLW_vga_memory_reg_4480_4543_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4480_4543_0_2_i_1_n_0
    );
vga_memory_reg_4480_4543_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4480_4543_9_11_n_0,
      DOB => vga_memory_reg_4480_4543_9_11_n_1,
      DOC => vga_memory_reg_4480_4543_9_11_n_2,
      DOD => NLW_vga_memory_reg_4480_4543_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4480_4543_0_2_i_1_n_0
    );
vga_memory_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_448_511_0_2_n_0,
      DOB => vga_memory_reg_448_511_0_2_n_1,
      DOC => vga_memory_reg_448_511_0_2_n_2,
      DOD => NLW_vga_memory_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_448_511_0_2_i_1_n_0
    );
vga_memory_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_448_511_0_2_i_2_n_0,
      I2 => Q(21),
      I3 => Q(22),
      I4 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_448_511_0_2_i_1_n_0
    );
vga_memory_reg_448_511_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(24),
      I1 => Q(23),
      O => vga_memory_reg_448_511_0_2_i_2_n_0
    );
vga_memory_reg_448_511_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(25),
      I1 => Q(18),
      O => vga_memory_reg_448_511_0_2_i_3_n_0
    );
vga_memory_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_448_511_3_5_n_0,
      DOB => vga_memory_reg_448_511_3_5_n_1,
      DOC => vga_memory_reg_448_511_3_5_n_2,
      DOD => NLW_vga_memory_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_448_511_0_2_i_1_n_0
    );
vga_memory_reg_448_511_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_448_511_6_8_n_0,
      DOB => vga_memory_reg_448_511_6_8_n_1,
      DOC => vga_memory_reg_448_511_6_8_n_2,
      DOD => NLW_vga_memory_reg_448_511_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_448_511_0_2_i_1_n_0
    );
vga_memory_reg_448_511_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_448_511_9_11_n_0,
      DOB => vga_memory_reg_448_511_9_11_n_1,
      DOC => vga_memory_reg_448_511_9_11_n_2,
      DOD => NLW_vga_memory_reg_448_511_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_448_511_0_2_i_1_n_0
    );
vga_memory_reg_4544_4607_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => ADDRA(3 downto 2),
      ADDRA(1 downto 0) => \blue[2]_i_65_0\(1 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => ADDRA(3 downto 2),
      ADDRB(1 downto 0) => \blue[2]_i_65_0\(1 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => ADDRA(3 downto 2),
      ADDRC(1 downto 0) => \blue[2]_i_65_0\(1 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4544_4607_0_2_n_0,
      DOB => vga_memory_reg_4544_4607_0_2_n_1,
      DOC => vga_memory_reg_4544_4607_0_2_n_2,
      DOD => NLW_vga_memory_reg_4544_4607_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4544_4607_0_2_i_1_n_0
    );
vga_memory_reg_4544_4607_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(25),
      I1 => Q(20),
      I2 => Q(24),
      I3 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I4 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I5 => vga_memory_reg_4544_4607_0_2_i_2_n_0,
      O => vga_memory_reg_4544_4607_0_2_i_1_n_0
    );
vga_memory_reg_4544_4607_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(21),
      I1 => Q(26),
      O => vga_memory_reg_4544_4607_0_2_i_2_n_0
    );
vga_memory_reg_4544_4607_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_67_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_67_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4544_4607_3_5_n_0,
      DOB => vga_memory_reg_4544_4607_3_5_n_1,
      DOC => vga_memory_reg_4544_4607_3_5_n_2,
      DOD => NLW_vga_memory_reg_4544_4607_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4544_4607_0_2_i_1_n_0
    );
vga_memory_reg_4544_4607_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4544_4607_6_8_n_0,
      DOB => vga_memory_reg_4544_4607_6_8_n_1,
      DOC => vga_memory_reg_4544_4607_6_8_n_2,
      DOD => NLW_vga_memory_reg_4544_4607_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4544_4607_0_2_i_1_n_0
    );
vga_memory_reg_4544_4607_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4544_4607_9_11_n_0,
      DOB => vga_memory_reg_4544_4607_9_11_n_1,
      DOC => vga_memory_reg_4544_4607_9_11_n_2,
      DOD => NLW_vga_memory_reg_4544_4607_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4544_4607_0_2_i_1_n_0
    );
vga_memory_reg_4608_4671_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => ADDRA(3 downto 1),
      ADDRA(0) => \blue[2]_i_65_0\(0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => ADDRA(3 downto 1),
      ADDRB(0) => \blue[2]_i_65_0\(0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => ADDRA(3 downto 1),
      ADDRC(0) => \blue[2]_i_65_0\(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4608_4671_0_2_n_0,
      DOB => vga_memory_reg_4608_4671_0_2_n_1,
      DOC => vga_memory_reg_4608_4671_0_2_n_2,
      DOD => NLW_vga_memory_reg_4608_4671_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4608_4671_0_2_i_1_n_0
    );
vga_memory_reg_4608_4671_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_512_575_0_2_i_2_n_0,
      I2 => Q(21),
      I3 => Q(24),
      I4 => Q(23),
      I5 => Q(25),
      O => vga_memory_reg_4608_4671_0_2_i_1_n_0
    );
vga_memory_reg_4608_4671_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_67_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4608_4671_3_5_n_0,
      DOB => vga_memory_reg_4608_4671_3_5_n_1,
      DOC => vga_memory_reg_4608_4671_3_5_n_2,
      DOD => NLW_vga_memory_reg_4608_4671_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4608_4671_0_2_i_1_n_0
    );
vga_memory_reg_4608_4671_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4608_4671_6_8_n_0,
      DOB => vga_memory_reg_4608_4671_6_8_n_1,
      DOC => vga_memory_reg_4608_4671_6_8_n_2,
      DOD => NLW_vga_memory_reg_4608_4671_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4608_4671_0_2_i_1_n_0
    );
vga_memory_reg_4608_4671_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4608_4671_9_11_n_0,
      DOB => vga_memory_reg_4608_4671_9_11_n_1,
      DOC => vga_memory_reg_4608_4671_9_11_n_2,
      DOD => NLW_vga_memory_reg_4608_4671_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4608_4671_0_2_i_1_n_0
    );
vga_memory_reg_4672_4735_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => ADDRA(3 downto 1),
      ADDRA(0) => \blue[2]_i_65_0\(0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => ADDRA(3 downto 1),
      ADDRB(0) => \blue[2]_i_65_0\(0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => ADDRA(3 downto 1),
      ADDRC(0) => \blue[2]_i_65_0\(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4672_4735_0_2_n_0,
      DOB => vga_memory_reg_4672_4735_0_2_n_1,
      DOC => vga_memory_reg_4672_4735_0_2_n_2,
      DOD => NLW_vga_memory_reg_4672_4735_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4672_4735_0_2_i_1_n_0
    );
vga_memory_reg_4672_4735_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(24),
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_4672_4735_0_2_i_1_n_0
    );
vga_memory_reg_4672_4735_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4672_4735_3_5_n_0,
      DOB => vga_memory_reg_4672_4735_3_5_n_1,
      DOC => vga_memory_reg_4672_4735_3_5_n_2,
      DOD => NLW_vga_memory_reg_4672_4735_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4672_4735_0_2_i_1_n_0
    );
vga_memory_reg_4672_4735_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4672_4735_6_8_n_0,
      DOB => vga_memory_reg_4672_4735_6_8_n_1,
      DOC => vga_memory_reg_4672_4735_6_8_n_2,
      DOD => NLW_vga_memory_reg_4672_4735_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4672_4735_0_2_i_1_n_0
    );
vga_memory_reg_4672_4735_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4672_4735_9_11_n_0,
      DOB => vga_memory_reg_4672_4735_9_11_n_1,
      DOC => vga_memory_reg_4672_4735_9_11_n_2,
      DOD => NLW_vga_memory_reg_4672_4735_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4672_4735_0_2_i_1_n_0
    );
vga_memory_reg_4736_4799_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => ADDRA(3 downto 1),
      ADDRA(0) => \blue[2]_i_65_0\(0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => ADDRA(3 downto 1),
      ADDRB(0) => \blue[2]_i_65_0\(0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => ADDRA(3 downto 1),
      ADDRC(0) => \blue[2]_i_65_0\(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4736_4799_0_2_n_0,
      DOB => vga_memory_reg_4736_4799_0_2_n_1,
      DOC => vga_memory_reg_4736_4799_0_2_n_2,
      DOD => NLW_vga_memory_reg_4736_4799_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4736_4799_0_2_i_1_n_0
    );
vga_memory_reg_4736_4799_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => vga_memory_reg_640_703_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(24),
      I5 => vga_memory_reg_896_959_0_2_i_2_n_0,
      O => vga_memory_reg_4736_4799_0_2_i_1_n_0
    );
vga_memory_reg_4736_4799_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4736_4799_3_5_n_0,
      DOB => vga_memory_reg_4736_4799_3_5_n_1,
      DOC => vga_memory_reg_4736_4799_3_5_n_2,
      DOD => NLW_vga_memory_reg_4736_4799_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4736_4799_0_2_i_1_n_0
    );
vga_memory_reg_4736_4799_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4736_4799_6_8_n_0,
      DOB => vga_memory_reg_4736_4799_6_8_n_1,
      DOC => vga_memory_reg_4736_4799_6_8_n_2,
      DOD => NLW_vga_memory_reg_4736_4799_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4736_4799_0_2_i_1_n_0
    );
vga_memory_reg_4736_4799_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4736_4799_9_11_n_0,
      DOB => vga_memory_reg_4736_4799_9_11_n_1,
      DOC => vga_memory_reg_4736_4799_9_11_n_2,
      DOD => NLW_vga_memory_reg_4736_4799_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4736_4799_0_2_i_1_n_0
    );
vga_memory_reg_4800_4863_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => ADDRA(3 downto 1),
      ADDRB(0) => \blue[2]_i_65_0\(0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => ADDRA(3 downto 1),
      ADDRC(0) => \blue[2]_i_65_0\(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4800_4863_0_2_n_0,
      DOB => vga_memory_reg_4800_4863_0_2_n_1,
      DOC => vga_memory_reg_4800_4863_0_2_n_2,
      DOD => NLW_vga_memory_reg_4800_4863_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4800_4863_0_2_i_1_n_0
    );
vga_memory_reg_4800_4863_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(25),
      I1 => Q(21),
      I2 => Q(24),
      I3 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I4 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I5 => vga_memory_reg_2752_2815_0_2_i_2_n_0,
      O => vga_memory_reg_4800_4863_0_2_i_1_n_0
    );
vga_memory_reg_4800_4863_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4800_4863_3_5_n_0,
      DOB => vga_memory_reg_4800_4863_3_5_n_1,
      DOC => vga_memory_reg_4800_4863_3_5_n_2,
      DOD => NLW_vga_memory_reg_4800_4863_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4800_4863_0_2_i_1_n_0
    );
vga_memory_reg_4800_4863_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_62_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4800_4863_6_8_n_0,
      DOB => vga_memory_reg_4800_4863_6_8_n_1,
      DOC => vga_memory_reg_4800_4863_6_8_n_2,
      DOD => NLW_vga_memory_reg_4800_4863_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4800_4863_0_2_i_1_n_0
    );
vga_memory_reg_4800_4863_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4800_4863_9_11_n_0,
      DOB => vga_memory_reg_4800_4863_9_11_n_1,
      DOC => vga_memory_reg_4800_4863_9_11_n_2,
      DOD => NLW_vga_memory_reg_4800_4863_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4800_4863_0_2_i_1_n_0
    );
vga_memory_reg_4864_4927_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4864_4927_0_2_n_0,
      DOB => vga_memory_reg_4864_4927_0_2_n_1,
      DOC => vga_memory_reg_4864_4927_0_2_n_2,
      DOD => NLW_vga_memory_reg_4864_4927_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4864_4927_0_2_i_1_n_0
    );
vga_memory_reg_4864_4927_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(24),
      I5 => vga_memory_reg_4864_4927_0_2_i_2_n_0,
      O => vga_memory_reg_4864_4927_0_2_i_1_n_0
    );
vga_memory_reg_4864_4927_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(25),
      I1 => Q(20),
      O => vga_memory_reg_4864_4927_0_2_i_2_n_0
    );
vga_memory_reg_4864_4927_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_86_0\(3 downto 2),
      ADDRB(1) => \green[1]_i_72_0\(1),
      ADDRB(0) => \green[1]_i_86_0\(0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_86_0\(3 downto 2),
      ADDRC(1) => \green[1]_i_72_0\(1),
      ADDRC(0) => \green[1]_i_86_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4864_4927_3_5_n_0,
      DOB => vga_memory_reg_4864_4927_3_5_n_1,
      DOC => vga_memory_reg_4864_4927_3_5_n_2,
      DOD => NLW_vga_memory_reg_4864_4927_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4864_4927_0_2_i_1_n_0
    );
vga_memory_reg_4864_4927_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4864_4927_6_8_n_0,
      DOB => vga_memory_reg_4864_4927_6_8_n_1,
      DOC => vga_memory_reg_4864_4927_6_8_n_2,
      DOD => NLW_vga_memory_reg_4864_4927_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4864_4927_0_2_i_1_n_0
    );
vga_memory_reg_4864_4927_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4864_4927_9_11_n_0,
      DOB => vga_memory_reg_4864_4927_9_11_n_1,
      DOC => vga_memory_reg_4864_4927_9_11_n_2,
      DOD => NLW_vga_memory_reg_4864_4927_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4864_4927_0_2_i_1_n_0
    );
vga_memory_reg_4928_4991_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4928_4991_0_2_n_0,
      DOB => vga_memory_reg_4928_4991_0_2_n_1,
      DOC => vga_memory_reg_4928_4991_0_2_n_2,
      DOD => NLW_vga_memory_reg_4928_4991_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4928_4991_0_2_i_1_n_0
    );
vga_memory_reg_4928_4991_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(25),
      I1 => Q(21),
      I2 => Q(24),
      I3 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I4 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_4928_4991_0_2_i_1_n_0
    );
vga_memory_reg_4928_4991_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4928_4991_3_5_n_0,
      DOB => vga_memory_reg_4928_4991_3_5_n_1,
      DOC => vga_memory_reg_4928_4991_3_5_n_2,
      DOD => NLW_vga_memory_reg_4928_4991_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4928_4991_0_2_i_1_n_0
    );
vga_memory_reg_4928_4991_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4928_4991_6_8_n_0,
      DOB => vga_memory_reg_4928_4991_6_8_n_1,
      DOC => vga_memory_reg_4928_4991_6_8_n_2,
      DOD => NLW_vga_memory_reg_4928_4991_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4928_4991_0_2_i_1_n_0
    );
vga_memory_reg_4928_4991_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4928_4991_9_11_n_0,
      DOB => vga_memory_reg_4928_4991_9_11_n_1,
      DOC => vga_memory_reg_4928_4991_9_11_n_2,
      DOD => NLW_vga_memory_reg_4928_4991_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4928_4991_0_2_i_1_n_0
    );
vga_memory_reg_4992_5055_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4992_5055_0_2_n_0,
      DOB => vga_memory_reg_4992_5055_0_2_n_1,
      DOC => vga_memory_reg_4992_5055_0_2_n_2,
      DOD => NLW_vga_memory_reg_4992_5055_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4992_5055_0_2_i_1_n_0
    );
vga_memory_reg_4992_5055_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(25),
      I1 => Q(21),
      I2 => Q(24),
      I3 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I4 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_4992_5055_0_2_i_1_n_0
    );
vga_memory_reg_4992_5055_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4992_5055_3_5_n_0,
      DOB => vga_memory_reg_4992_5055_3_5_n_1,
      DOC => vga_memory_reg_4992_5055_3_5_n_2,
      DOD => NLW_vga_memory_reg_4992_5055_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4992_5055_0_2_i_1_n_0
    );
vga_memory_reg_4992_5055_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_4992_5055_6_8_n_0,
      DOB => vga_memory_reg_4992_5055_6_8_n_1,
      DOC => vga_memory_reg_4992_5055_6_8_n_2,
      DOD => NLW_vga_memory_reg_4992_5055_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4992_5055_0_2_i_1_n_0
    );
vga_memory_reg_4992_5055_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_4992_5055_9_11_n_0,
      DOB => vga_memory_reg_4992_5055_9_11_n_1,
      DOC => vga_memory_reg_4992_5055_9_11_n_2,
      DOD => NLW_vga_memory_reg_4992_5055_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_4992_5055_0_2_i_1_n_0
    );
vga_memory_reg_5056_5119_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5056_5119_0_2_n_0,
      DOB => vga_memory_reg_5056_5119_0_2_n_1,
      DOC => vga_memory_reg_5056_5119_0_2_n_2,
      DOD => NLW_vga_memory_reg_5056_5119_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5056_5119_0_2_i_1_n_0
    );
vga_memory_reg_5056_5119_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(22),
      I3 => Q(23),
      I4 => Q(24),
      I5 => Q(26),
      O => vga_memory_reg_5056_5119_0_2_i_1_n_0
    );
vga_memory_reg_5056_5119_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \green[1]_i_86_0\(3 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5056_5119_3_5_n_0,
      DOB => vga_memory_reg_5056_5119_3_5_n_1,
      DOC => vga_memory_reg_5056_5119_3_5_n_2,
      DOD => NLW_vga_memory_reg_5056_5119_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5056_5119_0_2_i_1_n_0
    );
vga_memory_reg_5056_5119_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5056_5119_6_8_n_0,
      DOB => vga_memory_reg_5056_5119_6_8_n_1,
      DOC => vga_memory_reg_5056_5119_6_8_n_2,
      DOD => NLW_vga_memory_reg_5056_5119_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5056_5119_0_2_i_1_n_0
    );
vga_memory_reg_5056_5119_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5056_5119_9_11_n_0,
      DOB => vga_memory_reg_5056_5119_9_11_n_1,
      DOC => vga_memory_reg_5056_5119_9_11_n_2,
      DOD => NLW_vga_memory_reg_5056_5119_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5056_5119_0_2_i_1_n_0
    );
vga_memory_reg_5120_5183_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5120_5183_0_2_n_0,
      DOB => vga_memory_reg_5120_5183_0_2_n_1,
      DOC => vga_memory_reg_5120_5183_0_2_n_2,
      DOD => NLW_vga_memory_reg_5120_5183_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5120_5183_0_2_i_1_n_0
    );
vga_memory_reg_5120_5183_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(22),
      I3 => Q(24),
      I4 => Q(23),
      I5 => Q(25),
      O => vga_memory_reg_5120_5183_0_2_i_1_n_0
    );
vga_memory_reg_5120_5183_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_86_0\(3 downto 2),
      ADDRA(1) => \green[1]_i_72_0\(1),
      ADDRA(0) => \green[1]_i_86_0\(0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_86_0\(3 downto 2),
      ADDRB(1) => \green[1]_i_72_0\(1),
      ADDRB(0) => \green[1]_i_86_0\(0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_86_0\(3 downto 2),
      ADDRC(1) => \green[1]_i_72_0\(1),
      ADDRC(0) => \green[1]_i_86_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5120_5183_3_5_n_0,
      DOB => vga_memory_reg_5120_5183_3_5_n_1,
      DOC => vga_memory_reg_5120_5183_3_5_n_2,
      DOD => NLW_vga_memory_reg_5120_5183_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5120_5183_0_2_i_1_n_0
    );
vga_memory_reg_5120_5183_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5120_5183_6_8_n_0,
      DOB => vga_memory_reg_5120_5183_6_8_n_1,
      DOC => vga_memory_reg_5120_5183_6_8_n_2,
      DOD => NLW_vga_memory_reg_5120_5183_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5120_5183_0_2_i_1_n_0
    );
vga_memory_reg_5120_5183_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5120_5183_9_11_n_0,
      DOB => vga_memory_reg_5120_5183_9_11_n_1,
      DOC => vga_memory_reg_5120_5183_9_11_n_2,
      DOD => NLW_vga_memory_reg_5120_5183_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5120_5183_0_2_i_1_n_0
    );
vga_memory_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_512_575_0_2_n_0,
      DOB => vga_memory_reg_512_575_0_2_n_1,
      DOC => vga_memory_reg_512_575_0_2_n_2,
      DOD => NLW_vga_memory_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_512_575_0_2_i_1_n_0
    );
vga_memory_reg_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_512_575_0_2_i_2_n_0,
      I2 => Q(21),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_512_575_0_2_i_1_n_0
    );
vga_memory_reg_512_575_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(22),
      I2 => Q(18),
      I3 => Q(19),
      O => vga_memory_reg_512_575_0_2_i_2_n_0
    );
vga_memory_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_512_575_3_5_n_0,
      DOB => vga_memory_reg_512_575_3_5_n_1,
      DOC => vga_memory_reg_512_575_3_5_n_2,
      DOD => NLW_vga_memory_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_512_575_0_2_i_1_n_0
    );
vga_memory_reg_512_575_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[0]_i_68_0\(3 downto 2),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_68_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_68_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_68_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_512_575_6_8_n_0,
      DOB => vga_memory_reg_512_575_6_8_n_1,
      DOC => vga_memory_reg_512_575_6_8_n_2,
      DOD => NLW_vga_memory_reg_512_575_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_512_575_0_2_i_1_n_0
    );
vga_memory_reg_512_575_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_512_575_9_11_n_0,
      DOB => vga_memory_reg_512_575_9_11_n_1,
      DOC => vga_memory_reg_512_575_9_11_n_2,
      DOD => NLW_vga_memory_reg_512_575_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_512_575_0_2_i_1_n_0
    );
vga_memory_reg_5184_5247_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5184_5247_0_2_n_0,
      DOB => vga_memory_reg_5184_5247_0_2_n_1,
      DOC => vga_memory_reg_5184_5247_0_2_n_2,
      DOD => NLW_vga_memory_reg_5184_5247_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5184_5247_0_2_i_1_n_0
    );
vga_memory_reg_5184_5247_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => Q(21),
      I2 => Q(23),
      I3 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I4 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_5184_5247_0_2_i_1_n_0
    );
vga_memory_reg_5184_5247_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(24),
      I1 => Q(22),
      O => vga_memory_reg_5184_5247_0_2_i_2_n_0
    );
vga_memory_reg_5184_5247_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1) => \green[1]_i_72_0\(1),
      ADDRA(0) => \green[1]_i_86_0\(0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1) => \green[1]_i_72_0\(1),
      ADDRB(0) => \green[1]_i_86_0\(0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1) => \green[1]_i_72_0\(1),
      ADDRC(0) => \green[1]_i_86_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5184_5247_3_5_n_0,
      DOB => vga_memory_reg_5184_5247_3_5_n_1,
      DOC => vga_memory_reg_5184_5247_3_5_n_2,
      DOD => NLW_vga_memory_reg_5184_5247_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5184_5247_0_2_i_1_n_0
    );
vga_memory_reg_5184_5247_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_62_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_62_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5184_5247_6_8_n_0,
      DOB => vga_memory_reg_5184_5247_6_8_n_1,
      DOC => vga_memory_reg_5184_5247_6_8_n_2,
      DOD => NLW_vga_memory_reg_5184_5247_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5184_5247_0_2_i_1_n_0
    );
vga_memory_reg_5184_5247_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5184_5247_9_11_n_0,
      DOB => vga_memory_reg_5184_5247_9_11_n_1,
      DOC => vga_memory_reg_5184_5247_9_11_n_2,
      DOD => NLW_vga_memory_reg_5184_5247_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5184_5247_0_2_i_1_n_0
    );
vga_memory_reg_5248_5311_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5248_5311_0_2_n_0,
      DOB => vga_memory_reg_5248_5311_0_2_n_1,
      DOC => vga_memory_reg_5248_5311_0_2_n_2,
      DOD => NLW_vga_memory_reg_5248_5311_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5248_5311_0_2_i_1_n_0
    );
vga_memory_reg_5248_5311_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => Q(21),
      I2 => Q(23),
      I3 => vga_memory_reg_640_703_0_2_i_2_n_0,
      I4 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I5 => vga_memory_reg_896_959_0_2_i_2_n_0,
      O => vga_memory_reg_5248_5311_0_2_i_1_n_0
    );
vga_memory_reg_5248_5311_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1) => \green[1]_i_72_0\(1),
      ADDRA(0) => \green[1]_i_86_0\(0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1) => \green[1]_i_72_0\(1),
      ADDRB(0) => \green[1]_i_86_0\(0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1) => \green[1]_i_72_0\(1),
      ADDRC(0) => \green[1]_i_86_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5248_5311_3_5_n_0,
      DOB => vga_memory_reg_5248_5311_3_5_n_1,
      DOC => vga_memory_reg_5248_5311_3_5_n_2,
      DOD => NLW_vga_memory_reg_5248_5311_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5248_5311_0_2_i_1_n_0
    );
vga_memory_reg_5248_5311_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_62_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5248_5311_6_8_n_0,
      DOB => vga_memory_reg_5248_5311_6_8_n_1,
      DOC => vga_memory_reg_5248_5311_6_8_n_2,
      DOD => NLW_vga_memory_reg_5248_5311_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5248_5311_0_2_i_1_n_0
    );
vga_memory_reg_5248_5311_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5248_5311_9_11_n_0,
      DOB => vga_memory_reg_5248_5311_9_11_n_1,
      DOC => vga_memory_reg_5248_5311_9_11_n_2,
      DOD => NLW_vga_memory_reg_5248_5311_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5248_5311_0_2_i_1_n_0
    );
vga_memory_reg_5312_5375_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5312_5375_0_2_n_0,
      DOB => vga_memory_reg_5312_5375_0_2_n_1,
      DOC => vga_memory_reg_5312_5375_0_2_n_2,
      DOD => NLW_vga_memory_reg_5312_5375_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5312_5375_0_2_i_1_n_0
    );
vga_memory_reg_5312_5375_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(21),
      I4 => Q(23),
      I5 => vga_memory_reg_2752_2815_0_2_i_2_n_0,
      O => vga_memory_reg_5312_5375_0_2_i_1_n_0
    );
vga_memory_reg_5312_5375_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5312_5375_3_5_n_0,
      DOB => vga_memory_reg_5312_5375_3_5_n_1,
      DOC => vga_memory_reg_5312_5375_3_5_n_2,
      DOD => NLW_vga_memory_reg_5312_5375_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5312_5375_0_2_i_1_n_0
    );
vga_memory_reg_5312_5375_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5312_5375_6_8_n_0,
      DOB => vga_memory_reg_5312_5375_6_8_n_1,
      DOC => vga_memory_reg_5312_5375_6_8_n_2,
      DOD => NLW_vga_memory_reg_5312_5375_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5312_5375_0_2_i_1_n_0
    );
vga_memory_reg_5312_5375_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5312_5375_9_11_n_0,
      DOB => vga_memory_reg_5312_5375_9_11_n_1,
      DOC => vga_memory_reg_5312_5375_9_11_n_2,
      DOD => NLW_vga_memory_reg_5312_5375_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5312_5375_0_2_i_1_n_0
    );
vga_memory_reg_5376_5439_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5376_5439_0_2_n_0,
      DOB => vga_memory_reg_5376_5439_0_2_n_1,
      DOC => vga_memory_reg_5376_5439_0_2_n_2,
      DOD => NLW_vga_memory_reg_5376_5439_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5376_5439_0_2_i_1_n_0
    );
vga_memory_reg_5376_5439_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_1088_1151_0_2_i_2_n_0,
      I2 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I3 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I4 => Q(20),
      I5 => Q(25),
      O => vga_memory_reg_5376_5439_0_2_i_1_n_0
    );
vga_memory_reg_5376_5439_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5376_5439_3_5_n_0,
      DOB => vga_memory_reg_5376_5439_3_5_n_1,
      DOC => vga_memory_reg_5376_5439_3_5_n_2,
      DOD => NLW_vga_memory_reg_5376_5439_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5376_5439_0_2_i_1_n_0
    );
vga_memory_reg_5376_5439_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5376_5439_6_8_n_0,
      DOB => vga_memory_reg_5376_5439_6_8_n_1,
      DOC => vga_memory_reg_5376_5439_6_8_n_2,
      DOD => NLW_vga_memory_reg_5376_5439_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5376_5439_0_2_i_1_n_0
    );
vga_memory_reg_5376_5439_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5376_5439_9_11_n_0,
      DOB => vga_memory_reg_5376_5439_9_11_n_1,
      DOC => vga_memory_reg_5376_5439_9_11_n_2,
      DOD => NLW_vga_memory_reg_5376_5439_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5376_5439_0_2_i_1_n_0
    );
vga_memory_reg_5440_5503_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5440_5503_0_2_n_0,
      DOB => vga_memory_reg_5440_5503_0_2_n_1,
      DOC => vga_memory_reg_5440_5503_0_2_n_2,
      DOD => NLW_vga_memory_reg_5440_5503_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5440_5503_0_2_i_1_n_0
    );
vga_memory_reg_5440_5503_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I2 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(23),
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_5440_5503_0_2_i_1_n_0
    );
vga_memory_reg_5440_5503_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5440_5503_3_5_n_0,
      DOB => vga_memory_reg_5440_5503_3_5_n_1,
      DOC => vga_memory_reg_5440_5503_3_5_n_2,
      DOD => NLW_vga_memory_reg_5440_5503_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5440_5503_0_2_i_1_n_0
    );
vga_memory_reg_5440_5503_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5440_5503_6_8_n_0,
      DOB => vga_memory_reg_5440_5503_6_8_n_1,
      DOC => vga_memory_reg_5440_5503_6_8_n_2,
      DOD => NLW_vga_memory_reg_5440_5503_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5440_5503_0_2_i_1_n_0
    );
vga_memory_reg_5440_5503_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5440_5503_9_11_n_0,
      DOB => vga_memory_reg_5440_5503_9_11_n_1,
      DOC => vga_memory_reg_5440_5503_9_11_n_2,
      DOD => NLW_vga_memory_reg_5440_5503_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5440_5503_0_2_i_1_n_0
    );
vga_memory_reg_5504_5567_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5504_5567_0_2_n_0,
      DOB => vga_memory_reg_5504_5567_0_2_n_1,
      DOC => vga_memory_reg_5504_5567_0_2_n_2,
      DOD => NLW_vga_memory_reg_5504_5567_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5504_5567_0_2_i_1_n_0
    );
vga_memory_reg_5504_5567_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I2 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(23),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_5504_5567_0_2_i_1_n_0
    );
vga_memory_reg_5504_5567_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5504_5567_3_5_n_0,
      DOB => vga_memory_reg_5504_5567_3_5_n_1,
      DOC => vga_memory_reg_5504_5567_3_5_n_2,
      DOD => NLW_vga_memory_reg_5504_5567_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5504_5567_0_2_i_1_n_0
    );
vga_memory_reg_5504_5567_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5504_5567_6_8_n_0,
      DOB => vga_memory_reg_5504_5567_6_8_n_1,
      DOC => vga_memory_reg_5504_5567_6_8_n_2,
      DOD => NLW_vga_memory_reg_5504_5567_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5504_5567_0_2_i_1_n_0
    );
vga_memory_reg_5504_5567_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5504_5567_9_11_n_0,
      DOB => vga_memory_reg_5504_5567_9_11_n_1,
      DOC => vga_memory_reg_5504_5567_9_11_n_2,
      DOD => NLW_vga_memory_reg_5504_5567_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5504_5567_0_2_i_1_n_0
    );
vga_memory_reg_5568_5631_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5568_5631_0_2_n_0,
      DOB => vga_memory_reg_5568_5631_0_2_n_1,
      DOC => vga_memory_reg_5568_5631_0_2_n_2,
      DOD => NLW_vga_memory_reg_5568_5631_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5568_5631_0_2_i_1_n_0
    );
vga_memory_reg_5568_5631_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1472_1535_0_2_i_2_n_0,
      I2 => Q(21),
      I3 => Q(23),
      I4 => Q(24),
      I5 => Q(26),
      O => vga_memory_reg_5568_5631_0_2_i_1_n_0
    );
vga_memory_reg_5568_5631_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5568_5631_3_5_n_0,
      DOB => vga_memory_reg_5568_5631_3_5_n_1,
      DOC => vga_memory_reg_5568_5631_3_5_n_2,
      DOD => NLW_vga_memory_reg_5568_5631_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5568_5631_0_2_i_1_n_0
    );
vga_memory_reg_5568_5631_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5568_5631_6_8_n_0,
      DOB => vga_memory_reg_5568_5631_6_8_n_1,
      DOC => vga_memory_reg_5568_5631_6_8_n_2,
      DOD => NLW_vga_memory_reg_5568_5631_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5568_5631_0_2_i_1_n_0
    );
vga_memory_reg_5568_5631_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5568_5631_9_11_n_0,
      DOB => vga_memory_reg_5568_5631_9_11_n_1,
      DOC => vga_memory_reg_5568_5631_9_11_n_2,
      DOD => NLW_vga_memory_reg_5568_5631_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5568_5631_0_2_i_1_n_0
    );
vga_memory_reg_5632_5695_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5632_5695_0_2_n_0,
      DOB => vga_memory_reg_5632_5695_0_2_n_1,
      DOC => vga_memory_reg_5632_5695_0_2_n_2,
      DOD => NLW_vga_memory_reg_5632_5695_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5632_5695_0_2_i_1_n_0
    );
vga_memory_reg_5632_5695_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_5632_5695_0_2_i_2_n_0,
      I2 => Q(22),
      I3 => Q(24),
      I4 => Q(21),
      I5 => Q(25),
      O => vga_memory_reg_5632_5695_0_2_i_1_n_0
    );
vga_memory_reg_5632_5695_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(23),
      I2 => Q(18),
      I3 => Q(19),
      O => vga_memory_reg_5632_5695_0_2_i_2_n_0
    );
vga_memory_reg_5632_5695_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5632_5695_3_5_n_0,
      DOB => vga_memory_reg_5632_5695_3_5_n_1,
      DOC => vga_memory_reg_5632_5695_3_5_n_2,
      DOD => NLW_vga_memory_reg_5632_5695_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5632_5695_0_2_i_1_n_0
    );
vga_memory_reg_5632_5695_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_74_0\(1),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_74_0\(1),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_74_0\(1),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5632_5695_6_8_n_0,
      DOB => vga_memory_reg_5632_5695_6_8_n_1,
      DOC => vga_memory_reg_5632_5695_6_8_n_2,
      DOD => NLW_vga_memory_reg_5632_5695_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5632_5695_0_2_i_1_n_0
    );
vga_memory_reg_5632_5695_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_87_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_87_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5632_5695_9_11_n_0,
      DOB => vga_memory_reg_5632_5695_9_11_n_1,
      DOC => vga_memory_reg_5632_5695_9_11_n_2,
      DOD => NLW_vga_memory_reg_5632_5695_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5632_5695_0_2_i_1_n_0
    );
vga_memory_reg_5696_5759_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5696_5759_0_2_n_0,
      DOB => vga_memory_reg_5696_5759_0_2_n_1,
      DOC => vga_memory_reg_5696_5759_0_2_n_2,
      DOD => NLW_vga_memory_reg_5696_5759_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5696_5759_0_2_i_1_n_0
    );
vga_memory_reg_5696_5759_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I2 => vga_memory_reg_5696_5759_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(23),
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_5696_5759_0_2_i_1_n_0
    );
vga_memory_reg_5696_5759_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(21),
      I1 => Q(18),
      O => vga_memory_reg_5696_5759_0_2_i_2_n_0
    );
vga_memory_reg_5696_5759_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5696_5759_3_5_n_0,
      DOB => vga_memory_reg_5696_5759_3_5_n_1,
      DOC => vga_memory_reg_5696_5759_3_5_n_2,
      DOD => NLW_vga_memory_reg_5696_5759_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5696_5759_0_2_i_1_n_0
    );
vga_memory_reg_5696_5759_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_74_0\(1),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_74_0\(1),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_74_0\(1),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5696_5759_6_8_n_0,
      DOB => vga_memory_reg_5696_5759_6_8_n_1,
      DOC => vga_memory_reg_5696_5759_6_8_n_2,
      DOD => NLW_vga_memory_reg_5696_5759_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5696_5759_0_2_i_1_n_0
    );
vga_memory_reg_5696_5759_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5696_5759_9_11_n_0,
      DOB => vga_memory_reg_5696_5759_9_11_n_1,
      DOC => vga_memory_reg_5696_5759_9_11_n_2,
      DOD => NLW_vga_memory_reg_5696_5759_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5696_5759_0_2_i_1_n_0
    );
vga_memory_reg_5760_5823_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5760_5823_0_2_n_0,
      DOB => vga_memory_reg_5760_5823_0_2_n_1,
      DOC => vga_memory_reg_5760_5823_0_2_n_2,
      DOD => NLW_vga_memory_reg_5760_5823_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5760_5823_0_2_i_1_n_0
    );
vga_memory_reg_5760_5823_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I2 => vga_memory_reg_704_767_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(23),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_5760_5823_0_2_i_1_n_0
    );
vga_memory_reg_5760_5823_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5760_5823_3_5_n_0,
      DOB => vga_memory_reg_5760_5823_3_5_n_1,
      DOC => vga_memory_reg_5760_5823_3_5_n_2,
      DOD => NLW_vga_memory_reg_5760_5823_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5760_5823_0_2_i_1_n_0
    );
vga_memory_reg_5760_5823_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_62_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_62_0\(0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_62_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_62_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5760_5823_6_8_n_0,
      DOB => vga_memory_reg_5760_5823_6_8_n_1,
      DOC => vga_memory_reg_5760_5823_6_8_n_2,
      DOD => NLW_vga_memory_reg_5760_5823_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5760_5823_0_2_i_1_n_0
    );
vga_memory_reg_5760_5823_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5760_5823_9_11_n_0,
      DOB => vga_memory_reg_5760_5823_9_11_n_1,
      DOC => vga_memory_reg_5760_5823_9_11_n_2,
      DOD => NLW_vga_memory_reg_5760_5823_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5760_5823_0_2_i_1_n_0
    );
vga_memory_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_576_639_0_2_n_0,
      DOB => vga_memory_reg_576_639_0_2_n_1,
      DOC => vga_memory_reg_576_639_0_2_n_2,
      DOD => NLW_vga_memory_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_576_639_0_2_i_1_n_0
    );
vga_memory_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I3 => Q(18),
      I4 => Q(21),
      I5 => vga_memory_reg_192_255_0_2_i_4_n_0,
      O => vga_memory_reg_576_639_0_2_i_1_n_0
    );
vga_memory_reg_576_639_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(20),
      I1 => Q(19),
      O => vga_memory_reg_576_639_0_2_i_2_n_0
    );
vga_memory_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_576_639_3_5_n_0,
      DOB => vga_memory_reg_576_639_3_5_n_1,
      DOC => vga_memory_reg_576_639_3_5_n_2,
      DOD => NLW_vga_memory_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_576_639_0_2_i_1_n_0
    );
vga_memory_reg_576_639_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_576_639_6_8_n_0,
      DOB => vga_memory_reg_576_639_6_8_n_1,
      DOC => vga_memory_reg_576_639_6_8_n_2,
      DOD => NLW_vga_memory_reg_576_639_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_576_639_0_2_i_1_n_0
    );
vga_memory_reg_576_639_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_576_639_9_11_n_0,
      DOB => vga_memory_reg_576_639_9_11_n_1,
      DOC => vga_memory_reg_576_639_9_11_n_2,
      DOD => NLW_vga_memory_reg_576_639_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_576_639_0_2_i_1_n_0
    );
vga_memory_reg_5824_5887_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5824_5887_0_2_n_0,
      DOB => vga_memory_reg_5824_5887_0_2_n_1,
      DOC => vga_memory_reg_5824_5887_0_2_n_2,
      DOD => NLW_vga_memory_reg_5824_5887_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5824_5887_0_2_i_1_n_0
    );
vga_memory_reg_5824_5887_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1728_1791_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(23),
      I4 => Q(24),
      I5 => Q(26),
      O => vga_memory_reg_5824_5887_0_2_i_1_n_0
    );
vga_memory_reg_5824_5887_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5824_5887_3_5_n_0,
      DOB => vga_memory_reg_5824_5887_3_5_n_1,
      DOC => vga_memory_reg_5824_5887_3_5_n_2,
      DOD => NLW_vga_memory_reg_5824_5887_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5824_5887_0_2_i_1_n_0
    );
vga_memory_reg_5824_5887_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2) => \red[0]_i_74_0\(2),
      ADDRA(1) => \red[0]_i_80_0\(0),
      ADDRA(0) => \red[0]_i_74_0\(0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2) => \red[0]_i_74_0\(2),
      ADDRB(1) => \red[0]_i_80_0\(0),
      ADDRB(0) => \red[0]_i_62_0\(0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2) => \red[0]_i_74_0\(2),
      ADDRC(1) => \red[0]_i_80_0\(0),
      ADDRC(0) => \red[0]_i_62_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5824_5887_6_8_n_0,
      DOB => vga_memory_reg_5824_5887_6_8_n_1,
      DOC => vga_memory_reg_5824_5887_6_8_n_2,
      DOD => NLW_vga_memory_reg_5824_5887_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5824_5887_0_2_i_1_n_0
    );
vga_memory_reg_5824_5887_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_60_1\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRB(5) => \red[3]_i_60_1\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRC(5) => \red[3]_i_60_1\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_60_1\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5824_5887_9_11_n_0,
      DOB => vga_memory_reg_5824_5887_9_11_n_1,
      DOC => vga_memory_reg_5824_5887_9_11_n_2,
      DOD => NLW_vga_memory_reg_5824_5887_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5824_5887_0_2_i_1_n_0
    );
vga_memory_reg_5888_5951_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5888_5951_0_2_n_0,
      DOB => vga_memory_reg_5888_5951_0_2_n_1,
      DOC => vga_memory_reg_5888_5951_0_2_n_2,
      DOD => NLW_vga_memory_reg_5888_5951_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5888_5951_0_2_i_1_n_0
    );
vga_memory_reg_5888_5951_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_5184_5247_0_2_i_2_n_0,
      I2 => vga_memory_reg_832_895_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(23),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_5888_5951_0_2_i_1_n_0
    );
vga_memory_reg_5888_5951_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5888_5951_3_5_n_0,
      DOB => vga_memory_reg_5888_5951_3_5_n_1,
      DOC => vga_memory_reg_5888_5951_3_5_n_2,
      DOD => NLW_vga_memory_reg_5888_5951_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5888_5951_0_2_i_1_n_0
    );
vga_memory_reg_5888_5951_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5888_5951_6_8_n_0,
      DOB => vga_memory_reg_5888_5951_6_8_n_1,
      DOC => vga_memory_reg_5888_5951_6_8_n_2,
      DOD => NLW_vga_memory_reg_5888_5951_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5888_5951_0_2_i_1_n_0
    );
vga_memory_reg_5888_5951_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_87_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_87_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_87_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5888_5951_9_11_n_0,
      DOB => vga_memory_reg_5888_5951_9_11_n_1,
      DOC => vga_memory_reg_5888_5951_9_11_n_2,
      DOD => NLW_vga_memory_reg_5888_5951_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5888_5951_0_2_i_1_n_0
    );
vga_memory_reg_5952_6015_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5952_6015_0_2_n_0,
      DOB => vga_memory_reg_5952_6015_0_2_n_1,
      DOC => vga_memory_reg_5952_6015_0_2_n_2,
      DOD => NLW_vga_memory_reg_5952_6015_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5952_6015_0_2_i_1_n_0
    );
vga_memory_reg_5952_6015_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1856_1919_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(23),
      I4 => Q(24),
      I5 => Q(26),
      O => vga_memory_reg_5952_6015_0_2_i_1_n_0
    );
vga_memory_reg_5952_6015_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5952_6015_3_5_n_0,
      DOB => vga_memory_reg_5952_6015_3_5_n_1,
      DOC => vga_memory_reg_5952_6015_3_5_n_2,
      DOD => NLW_vga_memory_reg_5952_6015_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5952_6015_0_2_i_1_n_0
    );
vga_memory_reg_5952_6015_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_5952_6015_6_8_n_0,
      DOB => vga_memory_reg_5952_6015_6_8_n_1,
      DOC => vga_memory_reg_5952_6015_6_8_n_2,
      DOD => NLW_vga_memory_reg_5952_6015_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5952_6015_0_2_i_1_n_0
    );
vga_memory_reg_5952_6015_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_87_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_87_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_87_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_5952_6015_9_11_n_0,
      DOB => vga_memory_reg_5952_6015_9_11_n_1,
      DOC => vga_memory_reg_5952_6015_9_11_n_2,
      DOD => NLW_vga_memory_reg_5952_6015_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_5952_6015_0_2_i_1_n_0
    );
vga_memory_reg_6016_6079_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6016_6079_0_2_n_0,
      DOB => vga_memory_reg_6016_6079_0_2_n_1,
      DOC => vga_memory_reg_6016_6079_0_2_n_2,
      DOD => NLW_vga_memory_reg_6016_6079_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6016_6079_0_2_i_1_n_0
    );
vga_memory_reg_6016_6079_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1920_1983_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(23),
      I4 => Q(24),
      I5 => Q(26),
      O => vga_memory_reg_6016_6079_0_2_i_1_n_0
    );
vga_memory_reg_6016_6079_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6016_6079_3_5_n_0,
      DOB => vga_memory_reg_6016_6079_3_5_n_1,
      DOC => vga_memory_reg_6016_6079_3_5_n_2,
      DOD => NLW_vga_memory_reg_6016_6079_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6016_6079_0_2_i_1_n_0
    );
vga_memory_reg_6016_6079_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6016_6079_6_8_n_0,
      DOB => vga_memory_reg_6016_6079_6_8_n_1,
      DOC => vga_memory_reg_6016_6079_6_8_n_2,
      DOD => NLW_vga_memory_reg_6016_6079_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6016_6079_0_2_i_1_n_0
    );
vga_memory_reg_6016_6079_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_87_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_87_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_87_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6016_6079_9_11_n_0,
      DOB => vga_memory_reg_6016_6079_9_11_n_1,
      DOC => vga_memory_reg_6016_6079_9_11_n_2,
      DOD => NLW_vga_memory_reg_6016_6079_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6016_6079_0_2_i_1_n_0
    );
vga_memory_reg_6080_6143_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6080_6143_0_2_n_0,
      DOB => vga_memory_reg_6080_6143_0_2_n_1,
      DOC => vga_memory_reg_6080_6143_0_2_n_2,
      DOD => NLW_vga_memory_reg_6080_6143_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6080_6143_0_2_i_1_n_0
    );
vga_memory_reg_6080_6143_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(23),
      I4 => Q(22),
      I5 => Q(24),
      O => vga_memory_reg_6080_6143_0_2_i_1_n_0
    );
vga_memory_reg_6080_6143_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6080_6143_3_5_n_0,
      DOB => vga_memory_reg_6080_6143_3_5_n_1,
      DOC => vga_memory_reg_6080_6143_3_5_n_2,
      DOD => NLW_vga_memory_reg_6080_6143_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6080_6143_0_2_i_1_n_0
    );
vga_memory_reg_6080_6143_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6080_6143_6_8_n_0,
      DOB => vga_memory_reg_6080_6143_6_8_n_1,
      DOC => vga_memory_reg_6080_6143_6_8_n_2,
      DOD => NLW_vga_memory_reg_6080_6143_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6080_6143_0_2_i_1_n_0
    );
vga_memory_reg_6080_6143_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_87_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_87_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_87_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6080_6143_9_11_n_0,
      DOB => vga_memory_reg_6080_6143_9_11_n_1,
      DOC => vga_memory_reg_6080_6143_9_11_n_2,
      DOD => NLW_vga_memory_reg_6080_6143_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6080_6143_0_2_i_1_n_0
    );
vga_memory_reg_6144_6207_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6144_6207_0_2_n_0,
      DOB => vga_memory_reg_6144_6207_0_2_n_1,
      DOC => vga_memory_reg_6144_6207_0_2_n_2,
      DOD => NLW_vga_memory_reg_6144_6207_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6144_6207_0_2_i_1_n_0
    );
vga_memory_reg_6144_6207_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(22),
      I5 => Q(25),
      O => vga_memory_reg_6144_6207_0_2_i_1_n_0
    );
vga_memory_reg_6144_6207_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6144_6207_3_5_n_0,
      DOB => vga_memory_reg_6144_6207_3_5_n_1,
      DOC => vga_memory_reg_6144_6207_3_5_n_2,
      DOD => NLW_vga_memory_reg_6144_6207_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6144_6207_0_2_i_1_n_0
    );
vga_memory_reg_6144_6207_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6144_6207_6_8_n_0,
      DOB => vga_memory_reg_6144_6207_6_8_n_1,
      DOC => vga_memory_reg_6144_6207_6_8_n_2,
      DOD => NLW_vga_memory_reg_6144_6207_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6144_6207_0_2_i_1_n_0
    );
vga_memory_reg_6144_6207_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_87_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_87_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_87_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6144_6207_9_11_n_0,
      DOB => vga_memory_reg_6144_6207_9_11_n_1,
      DOC => vga_memory_reg_6144_6207_9_11_n_2,
      DOD => NLW_vga_memory_reg_6144_6207_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6144_6207_0_2_i_1_n_0
    );
vga_memory_reg_6208_6271_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6208_6271_0_2_n_0,
      DOB => vga_memory_reg_6208_6271_0_2_n_1,
      DOC => vga_memory_reg_6208_6271_0_2_n_2,
      DOD => NLW_vga_memory_reg_6208_6271_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6208_6271_0_2_i_1_n_0
    );
vga_memory_reg_6208_6271_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_64_127_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(18),
      I5 => Q(25),
      O => vga_memory_reg_6208_6271_0_2_i_1_n_0
    );
vga_memory_reg_6208_6271_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6208_6271_3_5_n_0,
      DOB => vga_memory_reg_6208_6271_3_5_n_1,
      DOC => vga_memory_reg_6208_6271_3_5_n_2,
      DOD => NLW_vga_memory_reg_6208_6271_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6208_6271_0_2_i_1_n_0
    );
vga_memory_reg_6208_6271_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6208_6271_6_8_n_0,
      DOB => vga_memory_reg_6208_6271_6_8_n_1,
      DOC => vga_memory_reg_6208_6271_6_8_n_2,
      DOD => NLW_vga_memory_reg_6208_6271_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6208_6271_0_2_i_1_n_0
    );
vga_memory_reg_6208_6271_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_87_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_87_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_87_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6208_6271_9_11_n_0,
      DOB => vga_memory_reg_6208_6271_9_11_n_1,
      DOC => vga_memory_reg_6208_6271_9_11_n_2,
      DOD => NLW_vga_memory_reg_6208_6271_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6208_6271_0_2_i_1_n_0
    );
vga_memory_reg_6272_6335_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6272_6335_0_2_n_0,
      DOB => vga_memory_reg_6272_6335_0_2_n_1,
      DOC => vga_memory_reg_6272_6335_0_2_n_2,
      DOD => NLW_vga_memory_reg_6272_6335_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6272_6335_0_2_i_1_n_0
    );
vga_memory_reg_6272_6335_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_128_191_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(19),
      I5 => Q(25),
      O => vga_memory_reg_6272_6335_0_2_i_1_n_0
    );
vga_memory_reg_6272_6335_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6272_6335_3_5_n_0,
      DOB => vga_memory_reg_6272_6335_3_5_n_1,
      DOC => vga_memory_reg_6272_6335_3_5_n_2,
      DOD => NLW_vga_memory_reg_6272_6335_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6272_6335_0_2_i_1_n_0
    );
vga_memory_reg_6272_6335_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6272_6335_6_8_n_0,
      DOB => vga_memory_reg_6272_6335_6_8_n_1,
      DOC => vga_memory_reg_6272_6335_6_8_n_2,
      DOD => NLW_vga_memory_reg_6272_6335_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6272_6335_0_2_i_1_n_0
    );
vga_memory_reg_6272_6335_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_87_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_87_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_87_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6272_6335_9_11_n_0,
      DOB => vga_memory_reg_6272_6335_9_11_n_1,
      DOC => vga_memory_reg_6272_6335_9_11_n_2,
      DOD => NLW_vga_memory_reg_6272_6335_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6272_6335_0_2_i_1_n_0
    );
vga_memory_reg_6336_6399_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => ADDRA(3 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => ADDRA(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6336_6399_0_2_n_0,
      DOB => vga_memory_reg_6336_6399_0_2_n_1,
      DOC => vga_memory_reg_6336_6399_0_2_n_2,
      DOD => NLW_vga_memory_reg_6336_6399_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6336_6399_0_2_i_1_n_0
    );
vga_memory_reg_6336_6399_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(21),
      I4 => Q(22),
      I5 => vga_memory_reg_2752_2815_0_2_i_2_n_0,
      O => vga_memory_reg_6336_6399_0_2_i_1_n_0
    );
vga_memory_reg_6336_6399_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(24),
      I1 => Q(23),
      O => vga_memory_reg_6336_6399_0_2_i_2_n_0
    );
vga_memory_reg_6336_6399_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6336_6399_3_5_n_0,
      DOB => vga_memory_reg_6336_6399_3_5_n_1,
      DOC => vga_memory_reg_6336_6399_3_5_n_2,
      DOD => NLW_vga_memory_reg_6336_6399_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6336_6399_0_2_i_1_n_0
    );
vga_memory_reg_6336_6399_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6336_6399_6_8_n_0,
      DOB => vga_memory_reg_6336_6399_6_8_n_1,
      DOC => vga_memory_reg_6336_6399_6_8_n_2,
      DOD => NLW_vga_memory_reg_6336_6399_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6336_6399_0_2_i_1_n_0
    );
vga_memory_reg_6336_6399_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_87_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_87_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_87_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_60_1\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6336_6399_9_11_n_0,
      DOB => vga_memory_reg_6336_6399_9_11_n_1,
      DOC => vga_memory_reg_6336_6399_9_11_n_2,
      DOD => NLW_vga_memory_reg_6336_6399_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6336_6399_0_2_i_1_n_0
    );
vga_memory_reg_6400_6463_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_103_0\(3),
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6400_6463_0_2_n_0,
      DOB => vga_memory_reg_6400_6463_0_2_n_1,
      DOC => vga_memory_reg_6400_6463_0_2_n_2,
      DOD => NLW_vga_memory_reg_6400_6463_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6400_6463_0_2_i_1_n_0
    );
vga_memory_reg_6400_6463_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_256_319_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(20),
      I5 => Q(25),
      O => vga_memory_reg_6400_6463_0_2_i_1_n_0
    );
vga_memory_reg_6400_6463_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6400_6463_3_5_n_0,
      DOB => vga_memory_reg_6400_6463_3_5_n_1,
      DOC => vga_memory_reg_6400_6463_3_5_n_2,
      DOD => NLW_vga_memory_reg_6400_6463_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6400_6463_0_2_i_1_n_0
    );
vga_memory_reg_6400_6463_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6400_6463_6_8_n_0,
      DOB => vga_memory_reg_6400_6463_6_8_n_1,
      DOC => vga_memory_reg_6400_6463_6_8_n_2,
      DOD => NLW_vga_memory_reg_6400_6463_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6400_6463_0_2_i_1_n_0
    );
vga_memory_reg_6400_6463_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_87_0\(3),
      ADDRA(2) => \red[3]_i_60_1\(2),
      ADDRA(1) => \red[3]_i_87_0\(1),
      ADDRA(0) => \red[3]_i_60_1\(0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_87_0\(3),
      ADDRB(2) => \red[3]_i_60_1\(2),
      ADDRB(1) => \red[3]_i_87_0\(1),
      ADDRB(0) => \red[3]_i_60_1\(0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_87_0\(3),
      ADDRC(2) => \red[3]_i_60_1\(2),
      ADDRC(1) => \red[3]_i_87_0\(1),
      ADDRC(0) => \red[3]_i_60_1\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6400_6463_9_11_n_0,
      DOB => vga_memory_reg_6400_6463_9_11_n_1,
      DOC => vga_memory_reg_6400_6463_9_11_n_2,
      DOD => NLW_vga_memory_reg_6400_6463_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6400_6463_0_2_i_1_n_0
    );
vga_memory_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_640_703_0_2_n_0,
      DOB => vga_memory_reg_640_703_0_2_n_1,
      DOC => vga_memory_reg_640_703_0_2_n_2,
      DOD => NLW_vga_memory_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_640_703_0_2_i_1_n_0
    );
vga_memory_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => vga_memory_reg_640_703_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(21),
      I5 => vga_memory_reg_192_255_0_2_i_4_n_0,
      O => vga_memory_reg_640_703_0_2_i_1_n_0
    );
vga_memory_reg_640_703_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(20),
      I1 => Q(18),
      O => vga_memory_reg_640_703_0_2_i_2_n_0
    );
vga_memory_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_640_703_3_5_n_0,
      DOB => vga_memory_reg_640_703_3_5_n_1,
      DOC => vga_memory_reg_640_703_3_5_n_2,
      DOD => NLW_vga_memory_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_640_703_0_2_i_1_n_0
    );
vga_memory_reg_640_703_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_640_703_6_8_n_0,
      DOB => vga_memory_reg_640_703_6_8_n_1,
      DOC => vga_memory_reg_640_703_6_8_n_2,
      DOD => NLW_vga_memory_reg_640_703_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_640_703_0_2_i_1_n_0
    );
vga_memory_reg_640_703_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_640_703_9_11_n_0,
      DOB => vga_memory_reg_640_703_9_11_n_1,
      DOC => vga_memory_reg_640_703_9_11_n_2,
      DOD => NLW_vga_memory_reg_640_703_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_640_703_0_2_i_1_n_0
    );
vga_memory_reg_6464_6527_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_103_0\(3),
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6464_6527_0_2_n_0,
      DOB => vga_memory_reg_6464_6527_0_2_n_1,
      DOC => vga_memory_reg_6464_6527_0_2_n_2,
      DOD => NLW_vga_memory_reg_6464_6527_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6464_6527_0_2_i_1_n_0
    );
vga_memory_reg_6464_6527_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(22),
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_6464_6527_0_2_i_1_n_0
    );
vga_memory_reg_6464_6527_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6464_6527_3_5_n_0,
      DOB => vga_memory_reg_6464_6527_3_5_n_1,
      DOC => vga_memory_reg_6464_6527_3_5_n_2,
      DOD => NLW_vga_memory_reg_6464_6527_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6464_6527_0_2_i_1_n_0
    );
vga_memory_reg_6464_6527_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6464_6527_6_8_n_0,
      DOB => vga_memory_reg_6464_6527_6_8_n_1,
      DOC => vga_memory_reg_6464_6527_6_8_n_2,
      DOD => NLW_vga_memory_reg_6464_6527_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6464_6527_0_2_i_1_n_0
    );
vga_memory_reg_6464_6527_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_87_0\(3),
      ADDRA(2) => \red[3]_i_60_1\(2),
      ADDRA(1) => \red[3]_i_87_0\(1),
      ADDRA(0) => \red[3]_i_60_1\(0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_87_0\(3),
      ADDRB(2) => \red[3]_i_60_1\(2),
      ADDRB(1) => \red[3]_i_87_0\(1),
      ADDRB(0) => \red[3]_i_60_1\(0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_87_0\(3),
      ADDRC(2) => \red[3]_i_60_1\(2),
      ADDRC(1) => \red[3]_i_87_0\(1),
      ADDRC(0) => \red[3]_i_60_1\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6464_6527_9_11_n_0,
      DOB => vga_memory_reg_6464_6527_9_11_n_1,
      DOC => vga_memory_reg_6464_6527_9_11_n_2,
      DOD => NLW_vga_memory_reg_6464_6527_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6464_6527_0_2_i_1_n_0
    );
vga_memory_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_64_127_0_2_n_0,
      DOB => vga_memory_reg_64_127_0_2_n_1,
      DOC => vga_memory_reg_64_127_0_2_n_2,
      DOD => NLW_vga_memory_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_64_127_0_2_i_1_n_0
    );
vga_memory_reg_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_64_127_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_64_127_0_2_i_1_n_0
    );
vga_memory_reg_64_127_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(21),
      I1 => Q(22),
      I2 => Q(19),
      I3 => Q(20),
      O => vga_memory_reg_64_127_0_2_i_2_n_0
    );
vga_memory_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_64_127_3_5_n_0,
      DOB => vga_memory_reg_64_127_3_5_n_1,
      DOC => vga_memory_reg_64_127_3_5_n_2,
      DOD => NLW_vga_memory_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_64_127_0_2_i_1_n_0
    );
vga_memory_reg_64_127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_68_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_64_127_6_8_n_0,
      DOB => vga_memory_reg_64_127_6_8_n_1,
      DOC => vga_memory_reg_64_127_6_8_n_2,
      DOD => NLW_vga_memory_reg_64_127_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_64_127_0_2_i_1_n_0
    );
vga_memory_reg_64_127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_108_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \blue[2]_i_108_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \blue[2]_i_108_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_64_127_9_11_n_0,
      DOB => vga_memory_reg_64_127_9_11_n_1,
      DOC => vga_memory_reg_64_127_9_11_n_2,
      DOD => NLW_vga_memory_reg_64_127_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_64_127_0_2_i_1_n_0
    );
vga_memory_reg_6528_6591_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_59_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_103_0\(3),
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(5) => \blue[2]_i_59_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6528_6591_0_2_n_0,
      DOB => vga_memory_reg_6528_6591_0_2_n_1,
      DOC => vga_memory_reg_6528_6591_0_2_n_2,
      DOD => NLW_vga_memory_reg_6528_6591_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6528_6591_0_2_i_1_n_0
    );
vga_memory_reg_6528_6591_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(22),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_6528_6591_0_2_i_1_n_0
    );
vga_memory_reg_6528_6591_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6528_6591_3_5_n_0,
      DOB => vga_memory_reg_6528_6591_3_5_n_1,
      DOC => vga_memory_reg_6528_6591_3_5_n_2,
      DOD => NLW_vga_memory_reg_6528_6591_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6528_6591_0_2_i_1_n_0
    );
vga_memory_reg_6528_6591_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6528_6591_6_8_n_0,
      DOB => vga_memory_reg_6528_6591_6_8_n_1,
      DOC => vga_memory_reg_6528_6591_6_8_n_2,
      DOD => NLW_vga_memory_reg_6528_6591_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6528_6591_0_2_i_1_n_0
    );
vga_memory_reg_6528_6591_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_60_1\(0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_1\(0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_1\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6528_6591_9_11_n_0,
      DOB => vga_memory_reg_6528_6591_9_11_n_1,
      DOC => vga_memory_reg_6528_6591_9_11_n_2,
      DOD => NLW_vga_memory_reg_6528_6591_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6528_6591_0_2_i_1_n_0
    );
vga_memory_reg_6592_6655_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => ADDRA(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(5) => \blue[2]_i_59_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6592_6655_0_2_n_0,
      DOB => vga_memory_reg_6592_6655_0_2_n_1,
      DOC => vga_memory_reg_6592_6655_0_2_n_2,
      DOD => NLW_vga_memory_reg_6592_6655_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6592_6655_0_2_i_1_n_0
    );
vga_memory_reg_6592_6655_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(25),
      I1 => Q(20),
      I2 => Q(23),
      I3 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I4 => vga_memory_reg_6592_6655_0_2_i_2_n_0,
      I5 => vga_memory_reg_6592_6655_0_2_i_3_n_0,
      O => vga_memory_reg_6592_6655_0_2_i_1_n_0
    );
vga_memory_reg_6592_6655_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(22),
      I1 => Q(21),
      O => vga_memory_reg_6592_6655_0_2_i_2_n_0
    );
vga_memory_reg_6592_6655_0_2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(26),
      I1 => Q(24),
      O => vga_memory_reg_6592_6655_0_2_i_3_n_0
    );
vga_memory_reg_6592_6655_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6592_6655_3_5_n_0,
      DOB => vga_memory_reg_6592_6655_3_5_n_1,
      DOC => vga_memory_reg_6592_6655_3_5_n_2,
      DOD => NLW_vga_memory_reg_6592_6655_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6592_6655_0_2_i_1_n_0
    );
vga_memory_reg_6592_6655_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6592_6655_6_8_n_0,
      DOB => vga_memory_reg_6592_6655_6_8_n_1,
      DOC => vga_memory_reg_6592_6655_6_8_n_2,
      DOD => NLW_vga_memory_reg_6592_6655_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6592_6655_0_2_i_1_n_0
    );
vga_memory_reg_6592_6655_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[3]_i_87_0\(3 downto 2),
      ADDRA(1 downto 0) => \red[3]_i_60_1\(1 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[3]_i_87_0\(3 downto 2),
      ADDRB(1 downto 0) => \red[3]_i_60_1\(1 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_1\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6592_6655_9_11_n_0,
      DOB => vga_memory_reg_6592_6655_9_11_n_1,
      DOC => vga_memory_reg_6592_6655_9_11_n_2,
      DOD => NLW_vga_memory_reg_6592_6655_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6592_6655_0_2_i_1_n_0
    );
vga_memory_reg_6656_6719_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_103_0\(3),
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6656_6719_0_2_n_0,
      DOB => vga_memory_reg_6656_6719_0_2_n_1,
      DOC => vga_memory_reg_6656_6719_0_2_n_2,
      DOD => NLW_vga_memory_reg_6656_6719_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6656_6719_0_2_i_1_n_0
    );
vga_memory_reg_6656_6719_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_512_575_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(21),
      I5 => Q(25),
      O => vga_memory_reg_6656_6719_0_2_i_1_n_0
    );
vga_memory_reg_6656_6719_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6656_6719_3_5_n_0,
      DOB => vga_memory_reg_6656_6719_3_5_n_1,
      DOC => vga_memory_reg_6656_6719_3_5_n_2,
      DOD => NLW_vga_memory_reg_6656_6719_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6656_6719_0_2_i_1_n_0
    );
vga_memory_reg_6656_6719_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6656_6719_6_8_n_0,
      DOB => vga_memory_reg_6656_6719_6_8_n_1,
      DOC => vga_memory_reg_6656_6719_6_8_n_2,
      DOD => NLW_vga_memory_reg_6656_6719_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6656_6719_0_2_i_1_n_0
    );
vga_memory_reg_6656_6719_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_60_1\(0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_1\(0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_1\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6656_6719_9_11_n_0,
      DOB => vga_memory_reg_6656_6719_9_11_n_1,
      DOC => vga_memory_reg_6656_6719_9_11_n_2,
      DOD => NLW_vga_memory_reg_6656_6719_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6656_6719_0_2_i_1_n_0
    );
vga_memory_reg_6720_6783_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_103_0\(3),
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6720_6783_0_2_n_0,
      DOB => vga_memory_reg_6720_6783_0_2_n_1,
      DOC => vga_memory_reg_6720_6783_0_2_n_2,
      DOD => NLW_vga_memory_reg_6720_6783_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6720_6783_0_2_i_1_n_0
    );
vga_memory_reg_6720_6783_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_5696_5759_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(22),
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_6720_6783_0_2_i_1_n_0
    );
vga_memory_reg_6720_6783_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6720_6783_3_5_n_0,
      DOB => vga_memory_reg_6720_6783_3_5_n_1,
      DOC => vga_memory_reg_6720_6783_3_5_n_2,
      DOD => NLW_vga_memory_reg_6720_6783_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6720_6783_0_2_i_1_n_0
    );
vga_memory_reg_6720_6783_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6720_6783_6_8_n_0,
      DOB => vga_memory_reg_6720_6783_6_8_n_1,
      DOC => vga_memory_reg_6720_6783_6_8_n_2,
      DOD => NLW_vga_memory_reg_6720_6783_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6720_6783_0_2_i_1_n_0
    );
vga_memory_reg_6720_6783_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_60_1\(0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_1\(0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_1\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6720_6783_9_11_n_0,
      DOB => vga_memory_reg_6720_6783_9_11_n_1,
      DOC => vga_memory_reg_6720_6783_9_11_n_2,
      DOD => NLW_vga_memory_reg_6720_6783_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6720_6783_0_2_i_1_n_0
    );
vga_memory_reg_6784_6847_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_103_0\(3),
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6784_6847_0_2_n_0,
      DOB => vga_memory_reg_6784_6847_0_2_n_1,
      DOC => vga_memory_reg_6784_6847_0_2_n_2,
      DOD => NLW_vga_memory_reg_6784_6847_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6784_6847_0_2_i_1_n_0
    );
vga_memory_reg_6784_6847_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_704_767_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(22),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_6784_6847_0_2_i_1_n_0
    );
vga_memory_reg_6784_6847_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6784_6847_3_5_n_0,
      DOB => vga_memory_reg_6784_6847_3_5_n_1,
      DOC => vga_memory_reg_6784_6847_3_5_n_2,
      DOD => NLW_vga_memory_reg_6784_6847_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6784_6847_0_2_i_1_n_0
    );
vga_memory_reg_6784_6847_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6784_6847_6_8_n_0,
      DOB => vga_memory_reg_6784_6847_6_8_n_1,
      DOC => vga_memory_reg_6784_6847_6_8_n_2,
      DOD => NLW_vga_memory_reg_6784_6847_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6784_6847_0_2_i_1_n_0
    );
vga_memory_reg_6784_6847_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_60_1\(0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_1\(0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_1\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6784_6847_9_11_n_0,
      DOB => vga_memory_reg_6784_6847_9_11_n_1,
      DOC => vga_memory_reg_6784_6847_9_11_n_2,
      DOD => NLW_vga_memory_reg_6784_6847_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6784_6847_0_2_i_1_n_0
    );
vga_memory_reg_6848_6911_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_103_0\(3),
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6848_6911_0_2_n_0,
      DOB => vga_memory_reg_6848_6911_0_2_n_1,
      DOC => vga_memory_reg_6848_6911_0_2_n_2,
      DOD => NLW_vga_memory_reg_6848_6911_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6848_6911_0_2_i_1_n_0
    );
vga_memory_reg_6848_6911_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6848_6911_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(22),
      I4 => Q(24),
      I5 => Q(26),
      O => vga_memory_reg_6848_6911_0_2_i_1_n_0
    );
vga_memory_reg_6848_6911_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      I2 => Q(18),
      I3 => Q(19),
      O => vga_memory_reg_6848_6911_0_2_i_2_n_0
    );
vga_memory_reg_6848_6911_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_86_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_86_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6848_6911_3_5_n_0,
      DOB => vga_memory_reg_6848_6911_3_5_n_1,
      DOC => vga_memory_reg_6848_6911_3_5_n_2,
      DOD => NLW_vga_memory_reg_6848_6911_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6848_6911_0_2_i_1_n_0
    );
vga_memory_reg_6848_6911_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6848_6911_6_8_n_0,
      DOB => vga_memory_reg_6848_6911_6_8_n_1,
      DOC => vga_memory_reg_6848_6911_6_8_n_2,
      DOD => NLW_vga_memory_reg_6848_6911_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6848_6911_0_2_i_1_n_0
    );
vga_memory_reg_6848_6911_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_60_1\(0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_1\(0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_1\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6848_6911_9_11_n_0,
      DOB => vga_memory_reg_6848_6911_9_11_n_1,
      DOC => vga_memory_reg_6848_6911_9_11_n_2,
      DOD => NLW_vga_memory_reg_6848_6911_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6848_6911_0_2_i_1_n_0
    );
vga_memory_reg_6912_6975_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_103_0\(3),
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2) => ADDRA(2),
      ADDRB(1) => \blue[2]_i_103_0\(1),
      ADDRB(0) => ADDRA(0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2) => ADDRA(2),
      ADDRC(1) => \blue[2]_i_103_0\(1),
      ADDRC(0) => ADDRA(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6912_6975_0_2_n_0,
      DOB => vga_memory_reg_6912_6975_0_2_n_1,
      DOC => vga_memory_reg_6912_6975_0_2_n_2,
      DOD => NLW_vga_memory_reg_6912_6975_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6912_6975_0_2_i_1_n_0
    );
vga_memory_reg_6912_6975_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_832_895_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(22),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_6912_6975_0_2_i_1_n_0
    );
vga_memory_reg_6912_6975_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6912_6975_3_5_n_0,
      DOB => vga_memory_reg_6912_6975_3_5_n_1,
      DOC => vga_memory_reg_6912_6975_3_5_n_2,
      DOD => NLW_vga_memory_reg_6912_6975_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6912_6975_0_2_i_1_n_0
    );
vga_memory_reg_6912_6975_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6912_6975_6_8_n_0,
      DOB => vga_memory_reg_6912_6975_6_8_n_1,
      DOC => vga_memory_reg_6912_6975_6_8_n_2,
      DOD => NLW_vga_memory_reg_6912_6975_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6912_6975_0_2_i_1_n_0
    );
vga_memory_reg_6912_6975_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_60_1\(0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_87_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_60_1\(0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6912_6975_9_11_n_0,
      DOB => vga_memory_reg_6912_6975_9_11_n_1,
      DOC => vga_memory_reg_6912_6975_9_11_n_2,
      DOD => NLW_vga_memory_reg_6912_6975_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6912_6975_0_2_i_1_n_0
    );
vga_memory_reg_6976_7039_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_103_0\(3),
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6976_7039_0_2_n_0,
      DOB => vga_memory_reg_6976_7039_0_2_n_1,
      DOC => vga_memory_reg_6976_7039_0_2_n_2,
      DOD => NLW_vga_memory_reg_6976_7039_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6976_7039_0_2_i_1_n_0
    );
vga_memory_reg_6976_7039_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6976_7039_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(22),
      I4 => Q(24),
      I5 => Q(26),
      O => vga_memory_reg_6976_7039_0_2_i_1_n_0
    );
vga_memory_reg_6976_7039_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      I2 => Q(18),
      I3 => Q(20),
      O => vga_memory_reg_6976_7039_0_2_i_2_n_0
    );
vga_memory_reg_6976_7039_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6976_7039_3_5_n_0,
      DOB => vga_memory_reg_6976_7039_3_5_n_1,
      DOC => vga_memory_reg_6976_7039_3_5_n_2,
      DOD => NLW_vga_memory_reg_6976_7039_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6976_7039_0_2_i_1_n_0
    );
vga_memory_reg_6976_7039_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_6976_7039_6_8_n_0,
      DOB => vga_memory_reg_6976_7039_6_8_n_1,
      DOC => vga_memory_reg_6976_7039_6_8_n_2,
      DOD => NLW_vga_memory_reg_6976_7039_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6976_7039_0_2_i_1_n_0
    );
vga_memory_reg_6976_7039_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_6976_7039_9_11_n_0,
      DOB => vga_memory_reg_6976_7039_9_11_n_1,
      DOC => vga_memory_reg_6976_7039_9_11_n_2,
      DOD => NLW_vga_memory_reg_6976_7039_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_6976_7039_0_2_i_1_n_0
    );
vga_memory_reg_7040_7103_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_103_0\(3),
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7040_7103_0_2_n_0,
      DOB => vga_memory_reg_7040_7103_0_2_n_1,
      DOC => vga_memory_reg_7040_7103_0_2_n_2,
      DOD => NLW_vga_memory_reg_7040_7103_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7040_7103_0_2_i_1_n_0
    );
vga_memory_reg_7040_7103_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_7040_7103_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(22),
      I4 => Q(24),
      I5 => Q(26),
      O => vga_memory_reg_7040_7103_0_2_i_1_n_0
    );
vga_memory_reg_7040_7103_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      I2 => Q(19),
      I3 => Q(20),
      O => vga_memory_reg_7040_7103_0_2_i_2_n_0
    );
vga_memory_reg_7040_7103_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7040_7103_3_5_n_0,
      DOB => vga_memory_reg_7040_7103_3_5_n_1,
      DOC => vga_memory_reg_7040_7103_3_5_n_2,
      DOD => NLW_vga_memory_reg_7040_7103_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7040_7103_0_2_i_1_n_0
    );
vga_memory_reg_7040_7103_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7040_7103_6_8_n_0,
      DOB => vga_memory_reg_7040_7103_6_8_n_1,
      DOC => vga_memory_reg_7040_7103_6_8_n_2,
      DOD => NLW_vga_memory_reg_7040_7103_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7040_7103_0_2_i_1_n_0
    );
vga_memory_reg_7040_7103_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7040_7103_9_11_n_0,
      DOB => vga_memory_reg_7040_7103_9_11_n_1,
      DOC => vga_memory_reg_7040_7103_9_11_n_2,
      DOD => NLW_vga_memory_reg_7040_7103_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7040_7103_0_2_i_1_n_0
    );
vga_memory_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_704_767_0_2_n_0,
      DOB => vga_memory_reg_704_767_0_2_n_1,
      DOC => vga_memory_reg_704_767_0_2_n_2,
      DOD => NLW_vga_memory_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_704_767_0_2_i_1_n_0
    );
vga_memory_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_448_511_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(22),
      I4 => vga_memory_reg_704_767_0_2_i_2_n_0,
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_704_767_0_2_i_1_n_0
    );
vga_memory_reg_704_767_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(21),
      I1 => Q(19),
      O => vga_memory_reg_704_767_0_2_i_2_n_0
    );
vga_memory_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_704_767_3_5_n_0,
      DOB => vga_memory_reg_704_767_3_5_n_1,
      DOC => vga_memory_reg_704_767_3_5_n_2,
      DOD => NLW_vga_memory_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_704_767_0_2_i_1_n_0
    );
vga_memory_reg_704_767_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_704_767_6_8_n_0,
      DOB => vga_memory_reg_704_767_6_8_n_1,
      DOC => vga_memory_reg_704_767_6_8_n_2,
      DOD => NLW_vga_memory_reg_704_767_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_704_767_0_2_i_1_n_0
    );
vga_memory_reg_704_767_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_704_767_9_11_n_0,
      DOB => vga_memory_reg_704_767_9_11_n_1,
      DOC => vga_memory_reg_704_767_9_11_n_2,
      DOD => NLW_vga_memory_reg_704_767_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_704_767_0_2_i_1_n_0
    );
vga_memory_reg_7104_7167_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_103_0\(3),
      ADDRA(2 downto 0) => ADDRA(2 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_103_0\(3),
      ADDRB(2 downto 0) => ADDRA(2 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_103_0\(3),
      ADDRC(2 downto 0) => ADDRA(2 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7104_7167_0_2_n_0,
      DOB => vga_memory_reg_7104_7167_0_2_n_1,
      DOC => vga_memory_reg_7104_7167_0_2_n_2,
      DOD => NLW_vga_memory_reg_7104_7167_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7104_7167_0_2_i_1_n_0
    );
vga_memory_reg_7104_7167_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(22),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_7104_7167_0_2_i_1_n_0
    );
vga_memory_reg_7104_7167_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_86_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7104_7167_3_5_n_0,
      DOB => vga_memory_reg_7104_7167_3_5_n_1,
      DOC => vga_memory_reg_7104_7167_3_5_n_2,
      DOD => NLW_vga_memory_reg_7104_7167_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7104_7167_0_2_i_1_n_0
    );
vga_memory_reg_7104_7167_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7104_7167_6_8_n_0,
      DOB => vga_memory_reg_7104_7167_6_8_n_1,
      DOC => vga_memory_reg_7104_7167_6_8_n_2,
      DOD => NLW_vga_memory_reg_7104_7167_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7104_7167_0_2_i_1_n_0
    );
vga_memory_reg_7104_7167_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7104_7167_9_11_n_0,
      DOB => vga_memory_reg_7104_7167_9_11_n_1,
      DOC => vga_memory_reg_7104_7167_9_11_n_2,
      DOD => NLW_vga_memory_reg_7104_7167_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7104_7167_0_2_i_1_n_0
    );
vga_memory_reg_7168_7231_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRA(0) => ADDRA(0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRB(0) => ADDRA(0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRC(0) => ADDRA(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7168_7231_0_2_n_0,
      DOB => vga_memory_reg_7168_7231_0_2_n_1,
      DOC => vga_memory_reg_7168_7231_0_2_n_2,
      DOD => NLW_vga_memory_reg_7168_7231_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7168_7231_0_2_i_1_n_0
    );
vga_memory_reg_7168_7231_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(22),
      I5 => Q(25),
      O => vga_memory_reg_7168_7231_0_2_i_1_n_0
    );
vga_memory_reg_7168_7231_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_86_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_86_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7168_7231_3_5_n_0,
      DOB => vga_memory_reg_7168_7231_3_5_n_1,
      DOC => vga_memory_reg_7168_7231_3_5_n_2,
      DOD => NLW_vga_memory_reg_7168_7231_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7168_7231_0_2_i_1_n_0
    );
vga_memory_reg_7168_7231_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7168_7231_6_8_n_0,
      DOB => vga_memory_reg_7168_7231_6_8_n_1,
      DOC => vga_memory_reg_7168_7231_6_8_n_2,
      DOD => NLW_vga_memory_reg_7168_7231_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7168_7231_0_2_i_1_n_0
    );
vga_memory_reg_7168_7231_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7168_7231_9_11_n_0,
      DOB => vga_memory_reg_7168_7231_9_11_n_1,
      DOC => vga_memory_reg_7168_7231_9_11_n_2,
      DOD => NLW_vga_memory_reg_7168_7231_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7168_7231_0_2_i_1_n_0
    );
vga_memory_reg_7232_7295_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRA(0) => ADDRA(0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRB(0) => ADDRA(0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRC(0) => ADDRA(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7232_7295_0_2_n_0,
      DOB => vga_memory_reg_7232_7295_0_2_n_1,
      DOC => vga_memory_reg_7232_7295_0_2_n_2,
      DOD => NLW_vga_memory_reg_7232_7295_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7232_7295_0_2_i_1_n_0
    );
vga_memory_reg_7232_7295_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(22),
      I4 => vga_memory_reg_1216_1279_0_2_i_2_n_0,
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_7232_7295_0_2_i_1_n_0
    );
vga_memory_reg_7232_7295_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_86_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7232_7295_3_5_n_0,
      DOB => vga_memory_reg_7232_7295_3_5_n_1,
      DOC => vga_memory_reg_7232_7295_3_5_n_2,
      DOD => NLW_vga_memory_reg_7232_7295_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7232_7295_0_2_i_1_n_0
    );
vga_memory_reg_7232_7295_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7232_7295_6_8_n_0,
      DOB => vga_memory_reg_7232_7295_6_8_n_1,
      DOC => vga_memory_reg_7232_7295_6_8_n_2,
      DOD => NLW_vga_memory_reg_7232_7295_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7232_7295_0_2_i_1_n_0
    );
vga_memory_reg_7232_7295_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7232_7295_9_11_n_0,
      DOB => vga_memory_reg_7232_7295_9_11_n_1,
      DOC => vga_memory_reg_7232_7295_9_11_n_2,
      DOD => NLW_vga_memory_reg_7232_7295_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7232_7295_0_2_i_1_n_0
    );
vga_memory_reg_7296_7359_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRA(0) => ADDRA(0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRB(0) => ADDRA(0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRC(0) => ADDRA(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7296_7359_0_2_n_0,
      DOB => vga_memory_reg_7296_7359_0_2_n_1,
      DOC => vga_memory_reg_7296_7359_0_2_n_2,
      DOD => NLW_vga_memory_reg_7296_7359_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7296_7359_0_2_i_1_n_0
    );
vga_memory_reg_7296_7359_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(22),
      I4 => vga_memory_reg_1216_1279_0_2_i_2_n_0,
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_7296_7359_0_2_i_1_n_0
    );
vga_memory_reg_7296_7359_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7296_7359_3_5_n_0,
      DOB => vga_memory_reg_7296_7359_3_5_n_1,
      DOC => vga_memory_reg_7296_7359_3_5_n_2,
      DOD => NLW_vga_memory_reg_7296_7359_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7296_7359_0_2_i_1_n_0
    );
vga_memory_reg_7296_7359_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7296_7359_6_8_n_0,
      DOB => vga_memory_reg_7296_7359_6_8_n_1,
      DOC => vga_memory_reg_7296_7359_6_8_n_2,
      DOD => NLW_vga_memory_reg_7296_7359_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7296_7359_0_2_i_1_n_0
    );
vga_memory_reg_7296_7359_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7296_7359_9_11_n_0,
      DOB => vga_memory_reg_7296_7359_9_11_n_1,
      DOC => vga_memory_reg_7296_7359_9_11_n_2,
      DOD => NLW_vga_memory_reg_7296_7359_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7296_7359_0_2_i_1_n_0
    );
vga_memory_reg_7360_7423_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRA(0) => ADDRA(0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRB(0) => ADDRA(0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_103_0\(3 downto 1),
      ADDRC(0) => ADDRA(0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7360_7423_0_2_n_0,
      DOB => vga_memory_reg_7360_7423_0_2_n_1,
      DOC => vga_memory_reg_7360_7423_0_2_n_2,
      DOD => NLW_vga_memory_reg_7360_7423_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7360_7423_0_2_i_1_n_0
    );
vga_memory_reg_7360_7423_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(20),
      I4 => Q(21),
      I5 => vga_memory_reg_6592_6655_0_2_i_3_n_0,
      O => vga_memory_reg_7360_7423_0_2_i_1_n_0
    );
vga_memory_reg_7360_7423_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7360_7423_3_5_n_0,
      DOB => vga_memory_reg_7360_7423_3_5_n_1,
      DOC => vga_memory_reg_7360_7423_3_5_n_2,
      DOD => NLW_vga_memory_reg_7360_7423_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7360_7423_0_2_i_1_n_0
    );
vga_memory_reg_7360_7423_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_80_0\(1),
      ADDRB(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_80_0\(1),
      ADDRC(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7360_7423_6_8_n_0,
      DOB => vga_memory_reg_7360_7423_6_8_n_1,
      DOC => vga_memory_reg_7360_7423_6_8_n_2,
      DOD => NLW_vga_memory_reg_7360_7423_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7360_7423_0_2_i_1_n_0
    );
vga_memory_reg_7360_7423_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7360_7423_9_11_n_0,
      DOB => vga_memory_reg_7360_7423_9_11_n_1,
      DOC => vga_memory_reg_7360_7423_9_11_n_2,
      DOD => NLW_vga_memory_reg_7360_7423_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7360_7423_0_2_i_1_n_0
    );
vga_memory_reg_7424_7487_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7424_7487_0_2_n_0,
      DOB => vga_memory_reg_7424_7487_0_2_n_1,
      DOC => vga_memory_reg_7424_7487_0_2_n_2,
      DOD => NLW_vga_memory_reg_7424_7487_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7424_7487_0_2_i_1_n_0
    );
vga_memory_reg_7424_7487_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_1344_1407_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(21),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_7424_7487_0_2_i_1_n_0
    );
vga_memory_reg_7424_7487_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7424_7487_3_5_n_0,
      DOB => vga_memory_reg_7424_7487_3_5_n_1,
      DOC => vga_memory_reg_7424_7487_3_5_n_2,
      DOD => NLW_vga_memory_reg_7424_7487_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7424_7487_0_2_i_1_n_0
    );
vga_memory_reg_7424_7487_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7424_7487_6_8_n_0,
      DOB => vga_memory_reg_7424_7487_6_8_n_1,
      DOC => vga_memory_reg_7424_7487_6_8_n_2,
      DOD => NLW_vga_memory_reg_7424_7487_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7424_7487_0_2_i_1_n_0
    );
vga_memory_reg_7424_7487_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7424_7487_9_11_n_0,
      DOB => vga_memory_reg_7424_7487_9_11_n_1,
      DOC => vga_memory_reg_7424_7487_9_11_n_2,
      DOD => NLW_vga_memory_reg_7424_7487_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7424_7487_0_2_i_1_n_0
    );
vga_memory_reg_7488_7551_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7488_7551_0_2_n_0,
      DOB => vga_memory_reg_7488_7551_0_2_n_1,
      DOC => vga_memory_reg_7488_7551_0_2_n_2,
      DOD => NLW_vga_memory_reg_7488_7551_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7488_7551_0_2_i_1_n_0
    );
vga_memory_reg_7488_7551_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(21),
      I5 => vga_memory_reg_6592_6655_0_2_i_3_n_0,
      O => vga_memory_reg_7488_7551_0_2_i_1_n_0
    );
vga_memory_reg_7488_7551_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7488_7551_3_5_n_0,
      DOB => vga_memory_reg_7488_7551_3_5_n_1,
      DOC => vga_memory_reg_7488_7551_3_5_n_2,
      DOD => NLW_vga_memory_reg_7488_7551_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7488_7551_0_2_i_1_n_0
    );
vga_memory_reg_7488_7551_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7488_7551_6_8_n_0,
      DOB => vga_memory_reg_7488_7551_6_8_n_1,
      DOC => vga_memory_reg_7488_7551_6_8_n_2,
      DOD => NLW_vga_memory_reg_7488_7551_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7488_7551_0_2_i_1_n_0
    );
vga_memory_reg_7488_7551_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7488_7551_9_11_n_0,
      DOB => vga_memory_reg_7488_7551_9_11_n_1,
      DOC => vga_memory_reg_7488_7551_9_11_n_2,
      DOD => NLW_vga_memory_reg_7488_7551_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7488_7551_0_2_i_1_n_0
    );
vga_memory_reg_7552_7615_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7552_7615_0_2_n_0,
      DOB => vga_memory_reg_7552_7615_0_2_n_1,
      DOC => vga_memory_reg_7552_7615_0_2_n_2,
      DOD => NLW_vga_memory_reg_7552_7615_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7552_7615_0_2_i_1_n_0
    );
vga_memory_reg_7552_7615_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I3 => Q(18),
      I4 => Q(21),
      I5 => vga_memory_reg_6592_6655_0_2_i_3_n_0,
      O => vga_memory_reg_7552_7615_0_2_i_1_n_0
    );
vga_memory_reg_7552_7615_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7552_7615_3_5_n_0,
      DOB => vga_memory_reg_7552_7615_3_5_n_1,
      DOC => vga_memory_reg_7552_7615_3_5_n_2,
      DOD => NLW_vga_memory_reg_7552_7615_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7552_7615_0_2_i_1_n_0
    );
vga_memory_reg_7552_7615_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7552_7615_6_8_n_0,
      DOB => vga_memory_reg_7552_7615_6_8_n_1,
      DOC => vga_memory_reg_7552_7615_6_8_n_2,
      DOD => NLW_vga_memory_reg_7552_7615_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7552_7615_0_2_i_1_n_0
    );
vga_memory_reg_7552_7615_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7552_7615_9_11_n_0,
      DOB => vga_memory_reg_7552_7615_9_11_n_1,
      DOC => vga_memory_reg_7552_7615_9_11_n_2,
      DOD => NLW_vga_memory_reg_7552_7615_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7552_7615_0_2_i_1_n_0
    );
vga_memory_reg_7616_7679_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7616_7679_0_2_n_0,
      DOB => vga_memory_reg_7616_7679_0_2_n_1,
      DOC => vga_memory_reg_7616_7679_0_2_n_2,
      DOD => NLW_vga_memory_reg_7616_7679_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7616_7679_0_2_i_1_n_0
    );
vga_memory_reg_7616_7679_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1472_1535_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(21),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_7616_7679_0_2_i_1_n_0
    );
vga_memory_reg_7616_7679_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_72_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7616_7679_3_5_n_0,
      DOB => vga_memory_reg_7616_7679_3_5_n_1,
      DOC => vga_memory_reg_7616_7679_3_5_n_2,
      DOD => NLW_vga_memory_reg_7616_7679_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7616_7679_0_2_i_1_n_0
    );
vga_memory_reg_7616_7679_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_80_0\(1),
      ADDRA(2 downto 0) => \red[0]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7616_7679_6_8_n_0,
      DOB => vga_memory_reg_7616_7679_6_8_n_1,
      DOC => vga_memory_reg_7616_7679_6_8_n_2,
      DOD => NLW_vga_memory_reg_7616_7679_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7616_7679_0_2_i_1_n_0
    );
vga_memory_reg_7616_7679_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7616_7679_9_11_n_0,
      DOB => vga_memory_reg_7616_7679_9_11_n_1,
      DOC => vga_memory_reg_7616_7679_9_11_n_2,
      DOD => NLW_vga_memory_reg_7616_7679_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7616_7679_0_2_i_1_n_0
    );
vga_memory_reg_7680_7743_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7680_7743_0_2_n_0,
      DOB => vga_memory_reg_7680_7743_0_2_n_1,
      DOC => vga_memory_reg_7680_7743_0_2_n_2,
      DOD => NLW_vga_memory_reg_7680_7743_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7680_7743_0_2_i_1_n_0
    );
vga_memory_reg_7680_7743_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_6336_6399_0_2_i_2_n_0,
      I2 => vga_memory_reg_1536_1599_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(20),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_7680_7743_0_2_i_1_n_0
    );
vga_memory_reg_7680_7743_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1) => \green[1]_i_98_0\(1),
      ADDRA(0) => \green[1]_i_72_0\(0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1) => \green[1]_i_98_0\(1),
      ADDRB(0) => \green[1]_i_72_0\(0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1) => \green[1]_i_98_0\(1),
      ADDRC(0) => \green[1]_i_72_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7680_7743_3_5_n_0,
      DOB => vga_memory_reg_7680_7743_3_5_n_1,
      DOC => vga_memory_reg_7680_7743_3_5_n_2,
      DOD => NLW_vga_memory_reg_7680_7743_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7680_7743_0_2_i_1_n_0
    );
vga_memory_reg_7680_7743_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7680_7743_6_8_n_0,
      DOB => vga_memory_reg_7680_7743_6_8_n_1,
      DOC => vga_memory_reg_7680_7743_6_8_n_2,
      DOD => NLW_vga_memory_reg_7680_7743_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7680_7743_0_2_i_1_n_0
    );
vga_memory_reg_7680_7743_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7680_7743_9_11_n_0,
      DOB => vga_memory_reg_7680_7743_9_11_n_1,
      DOC => vga_memory_reg_7680_7743_9_11_n_2,
      DOD => NLW_vga_memory_reg_7680_7743_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7680_7743_0_2_i_1_n_0
    );
vga_memory_reg_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_768_831_0_2_n_0,
      DOB => vga_memory_reg_768_831_0_2_n_1,
      DOC => vga_memory_reg_768_831_0_2_n_2,
      DOD => NLW_vga_memory_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_768_831_0_2_i_1_n_0
    );
vga_memory_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(21),
      I5 => vga_memory_reg_192_255_0_2_i_4_n_0,
      O => vga_memory_reg_768_831_0_2_i_1_n_0
    );
vga_memory_reg_768_831_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      O => vga_memory_reg_768_831_0_2_i_2_n_0
    );
vga_memory_reg_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_768_831_3_5_n_0,
      DOB => vga_memory_reg_768_831_3_5_n_1,
      DOC => vga_memory_reg_768_831_3_5_n_2,
      DOD => NLW_vga_memory_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_768_831_0_2_i_1_n_0
    );
vga_memory_reg_768_831_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_768_831_6_8_n_0,
      DOB => vga_memory_reg_768_831_6_8_n_1,
      DOC => vga_memory_reg_768_831_6_8_n_2,
      DOD => NLW_vga_memory_reg_768_831_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_768_831_0_2_i_1_n_0
    );
vga_memory_reg_768_831_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_768_831_9_11_n_0,
      DOB => vga_memory_reg_768_831_9_11_n_1,
      DOC => vga_memory_reg_768_831_9_11_n_2,
      DOD => NLW_vga_memory_reg_768_831_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_768_831_0_2_i_1_n_0
    );
vga_memory_reg_7744_7807_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7744_7807_0_2_n_0,
      DOB => vga_memory_reg_7744_7807_0_2_n_1,
      DOC => vga_memory_reg_7744_7807_0_2_n_2,
      DOD => NLW_vga_memory_reg_7744_7807_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7744_7807_0_2_i_1_n_0
    );
vga_memory_reg_7744_7807_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(21),
      I4 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I5 => vga_memory_reg_6592_6655_0_2_i_3_n_0,
      O => vga_memory_reg_7744_7807_0_2_i_1_n_0
    );
vga_memory_reg_7744_7807_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_72_0\(3),
      ADDRA(2) => \green[1]_i_80_0\(0),
      ADDRA(1) => \green[1]_i_98_0\(1),
      ADDRA(0) => \green[1]_i_72_0\(0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_72_0\(3),
      ADDRB(2) => \green[1]_i_80_0\(0),
      ADDRB(1) => \green[1]_i_98_0\(1),
      ADDRB(0) => \green[1]_i_72_0\(0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_72_0\(3),
      ADDRC(2) => \green[1]_i_80_0\(0),
      ADDRC(1) => \green[1]_i_98_0\(1),
      ADDRC(0) => \green[1]_i_72_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7744_7807_3_5_n_0,
      DOB => vga_memory_reg_7744_7807_3_5_n_1,
      DOC => vga_memory_reg_7744_7807_3_5_n_2,
      DOD => NLW_vga_memory_reg_7744_7807_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7744_7807_0_2_i_1_n_0
    );
vga_memory_reg_7744_7807_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7744_7807_6_8_n_0,
      DOB => vga_memory_reg_7744_7807_6_8_n_1,
      DOC => vga_memory_reg_7744_7807_6_8_n_2,
      DOD => NLW_vga_memory_reg_7744_7807_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7744_7807_0_2_i_1_n_0
    );
vga_memory_reg_7744_7807_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7744_7807_9_11_n_0,
      DOB => vga_memory_reg_7744_7807_9_11_n_1,
      DOC => vga_memory_reg_7744_7807_9_11_n_2,
      DOD => NLW_vga_memory_reg_7744_7807_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7744_7807_0_2_i_1_n_0
    );
vga_memory_reg_7808_7871_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7808_7871_0_2_n_0,
      DOB => vga_memory_reg_7808_7871_0_2_n_1,
      DOC => vga_memory_reg_7808_7871_0_2_n_2,
      DOD => NLW_vga_memory_reg_7808_7871_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7808_7871_0_2_i_1_n_0
    );
vga_memory_reg_7808_7871_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_7808_7871_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(20),
      I4 => Q(24),
      I5 => Q(26),
      O => vga_memory_reg_7808_7871_0_2_i_1_n_0
    );
vga_memory_reg_7808_7871_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(19),
      I3 => Q(21),
      O => vga_memory_reg_7808_7871_0_2_i_2_n_0
    );
vga_memory_reg_7808_7871_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1) => \green[1]_i_98_0\(1),
      ADDRA(0) => \green[1]_i_72_0\(0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1) => \green[1]_i_98_0\(1),
      ADDRB(0) => \green[1]_i_72_0\(0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1) => \green[1]_i_98_0\(1),
      ADDRC(0) => \green[1]_i_72_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7808_7871_3_5_n_0,
      DOB => vga_memory_reg_7808_7871_3_5_n_1,
      DOC => vga_memory_reg_7808_7871_3_5_n_2,
      DOD => NLW_vga_memory_reg_7808_7871_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7808_7871_0_2_i_1_n_0
    );
vga_memory_reg_7808_7871_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_80_0\(2),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_80_0\(2),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7808_7871_6_8_n_0,
      DOB => vga_memory_reg_7808_7871_6_8_n_1,
      DOC => vga_memory_reg_7808_7871_6_8_n_2,
      DOD => NLW_vga_memory_reg_7808_7871_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7808_7871_0_2_i_1_n_0
    );
vga_memory_reg_7808_7871_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7808_7871_9_11_n_0,
      DOB => vga_memory_reg_7808_7871_9_11_n_1,
      DOC => vga_memory_reg_7808_7871_9_11_n_2,
      DOD => NLW_vga_memory_reg_7808_7871_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7808_7871_0_2_i_1_n_0
    );
vga_memory_reg_7872_7935_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7872_7935_0_2_n_0,
      DOB => vga_memory_reg_7872_7935_0_2_n_1,
      DOC => vga_memory_reg_7872_7935_0_2_n_2,
      DOD => NLW_vga_memory_reg_7872_7935_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7872_7935_0_2_i_1_n_0
    );
vga_memory_reg_7872_7935_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1728_1791_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(20),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_7872_7935_0_2_i_1_n_0
    );
vga_memory_reg_7872_7935_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \green[1]_i_72_0\(3 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \green[1]_i_72_0\(3 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1) => \green[1]_i_98_0\(1),
      ADDRC(0) => \green[1]_i_72_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7872_7935_3_5_n_0,
      DOB => vga_memory_reg_7872_7935_3_5_n_1,
      DOC => vga_memory_reg_7872_7935_3_5_n_2,
      DOD => NLW_vga_memory_reg_7872_7935_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7872_7935_0_2_i_1_n_0
    );
vga_memory_reg_7872_7935_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_80_0\(2),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7872_7935_6_8_n_0,
      DOB => vga_memory_reg_7872_7935_6_8_n_1,
      DOC => vga_memory_reg_7872_7935_6_8_n_2,
      DOD => NLW_vga_memory_reg_7872_7935_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7872_7935_0_2_i_1_n_0
    );
vga_memory_reg_7872_7935_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7872_7935_9_11_n_0,
      DOB => vga_memory_reg_7872_7935_9_11_n_1,
      DOC => vga_memory_reg_7872_7935_9_11_n_2,
      DOD => NLW_vga_memory_reg_7872_7935_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7872_7935_0_2_i_1_n_0
    );
vga_memory_reg_7936_7999_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7936_7999_0_2_n_0,
      DOB => vga_memory_reg_7936_7999_0_2_n_1,
      DOC => vga_memory_reg_7936_7999_0_2_n_2,
      DOD => NLW_vga_memory_reg_7936_7999_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7936_7999_0_2_i_1_n_0
    );
vga_memory_reg_7936_7999_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_3136_3199_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(21),
      I4 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I5 => vga_memory_reg_6592_6655_0_2_i_3_n_0,
      O => vga_memory_reg_7936_7999_0_2_i_1_n_0
    );
vga_memory_reg_7936_7999_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1) => \green[1]_i_98_0\(1),
      ADDRB(0) => \green[1]_i_72_0\(0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1) => \green[1]_i_98_0\(1),
      ADDRC(0) => \green[1]_i_72_0\(0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7936_7999_3_5_n_0,
      DOB => vga_memory_reg_7936_7999_3_5_n_1,
      DOC => vga_memory_reg_7936_7999_3_5_n_2,
      DOD => NLW_vga_memory_reg_7936_7999_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7936_7999_0_2_i_1_n_0
    );
vga_memory_reg_7936_7999_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_7936_7999_6_8_n_0,
      DOB => vga_memory_reg_7936_7999_6_8_n_1,
      DOC => vga_memory_reg_7936_7999_6_8_n_2,
      DOD => NLW_vga_memory_reg_7936_7999_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7936_7999_0_2_i_1_n_0
    );
vga_memory_reg_7936_7999_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_7936_7999_9_11_n_0,
      DOB => vga_memory_reg_7936_7999_9_11_n_1,
      DOC => vga_memory_reg_7936_7999_9_11_n_2,
      DOD => NLW_vga_memory_reg_7936_7999_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_7936_7999_0_2_i_1_n_0
    );
vga_memory_reg_8000_8063_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_8000_8063_0_2_n_0,
      DOB => vga_memory_reg_8000_8063_0_2_n_1,
      DOC => vga_memory_reg_8000_8063_0_2_n_2,
      DOD => NLW_vga_memory_reg_8000_8063_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8000_8063_0_2_i_1_n_0
    );
vga_memory_reg_8000_8063_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1856_1919_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(19),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_8000_8063_0_2_i_1_n_0
    );
vga_memory_reg_8000_8063_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_8000_8063_3_5_n_0,
      DOB => vga_memory_reg_8000_8063_3_5_n_1,
      DOC => vga_memory_reg_8000_8063_3_5_n_2,
      DOD => NLW_vga_memory_reg_8000_8063_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8000_8063_0_2_i_1_n_0
    );
vga_memory_reg_8000_8063_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_8000_8063_6_8_n_0,
      DOB => vga_memory_reg_8000_8063_6_8_n_1,
      DOC => vga_memory_reg_8000_8063_6_8_n_2,
      DOD => NLW_vga_memory_reg_8000_8063_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8000_8063_0_2_i_1_n_0
    );
vga_memory_reg_8000_8063_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_8000_8063_9_11_n_0,
      DOB => vga_memory_reg_8000_8063_9_11_n_1,
      DOC => vga_memory_reg_8000_8063_9_11_n_2,
      DOD => NLW_vga_memory_reg_8000_8063_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8000_8063_0_2_i_1_n_0
    );
vga_memory_reg_8064_8127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_8064_8127_0_2_n_0,
      DOB => vga_memory_reg_8064_8127_0_2_n_1,
      DOC => vga_memory_reg_8064_8127_0_2_n_2,
      DOD => NLW_vga_memory_reg_8064_8127_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8064_8127_0_2_i_1_n_0
    );
vga_memory_reg_8064_8127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_1920_1983_0_2_i_2_n_0,
      I2 => Q(26),
      I3 => Q(18),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_8064_8127_0_2_i_1_n_0
    );
vga_memory_reg_8064_8127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_8064_8127_3_5_n_0,
      DOB => vga_memory_reg_8064_8127_3_5_n_1,
      DOC => vga_memory_reg_8064_8127_3_5_n_2,
      DOD => NLW_vga_memory_reg_8064_8127_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8064_8127_0_2_i_1_n_0
    );
vga_memory_reg_8064_8127_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_8064_8127_6_8_n_0,
      DOB => vga_memory_reg_8064_8127_6_8_n_1,
      DOC => vga_memory_reg_8064_8127_6_8_n_2,
      DOD => NLW_vga_memory_reg_8064_8127_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8064_8127_0_2_i_1_n_0
    );
vga_memory_reg_8064_8127_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_8064_8127_9_11_n_0,
      DOB => vga_memory_reg_8064_8127_9_11_n_1,
      DOC => vga_memory_reg_8064_8127_9_11_n_2,
      DOD => NLW_vga_memory_reg_8064_8127_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8064_8127_0_2_i_1_n_0
    );
vga_memory_reg_8128_8191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => \blue[2]_i_84_0\,
      DIB => \blue[2]_i_84_1\,
      DIC => \blue[2]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_8128_8191_0_2_n_0,
      DOB => vga_memory_reg_8128_8191_0_2_n_1,
      DOC => vga_memory_reg_8128_8191_0_2_n_2,
      DOD => NLW_vga_memory_reg_8128_8191_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8128_8191_0_2_i_1_n_0
    );
vga_memory_reg_8128_8191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(24),
      I3 => Q(26),
      I4 => Q(22),
      I5 => Q(23),
      O => vga_memory_reg_8128_8191_0_2_i_1_n_0
    );
vga_memory_reg_8128_8191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_84_3\(5 downto 0),
      DIA => \green[1]_i_84_0\,
      DIB => \green[1]_i_84_1\,
      DIC => \green[1]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_8128_8191_3_5_n_0,
      DOB => vga_memory_reg_8128_8191_3_5_n_1,
      DOC => vga_memory_reg_8128_8191_3_5_n_2,
      DOD => NLW_vga_memory_reg_8128_8191_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8128_8191_0_2_i_1_n_0
    );
vga_memory_reg_8128_8191_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_84_3\(5 downto 0),
      DIA => \red[0]_i_84_0\,
      DIB => \red[0]_i_84_1\,
      DIC => \red[0]_i_84_2\,
      DID => '0',
      DOA => vga_memory_reg_8128_8191_6_8_n_0,
      DOB => vga_memory_reg_8128_8191_6_8_n_1,
      DOC => vga_memory_reg_8128_8191_6_8_n_2,
      DOD => NLW_vga_memory_reg_8128_8191_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8128_8191_0_2_i_1_n_0
    );
vga_memory_reg_8128_8191_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_88_3\(5 downto 0),
      DIA => \red[3]_i_88_0\,
      DIB => \red[3]_i_88_1\,
      DIC => \red[3]_i_88_2\,
      DID => '0',
      DOA => vga_memory_reg_8128_8191_9_11_n_0,
      DOB => vga_memory_reg_8128_8191_9_11_n_1,
      DOC => vga_memory_reg_8128_8191_9_11_n_2,
      DOD => NLW_vga_memory_reg_8128_8191_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8128_8191_0_2_i_1_n_0
    );
vga_memory_reg_8192_8255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8192_8255_0_2_n_0,
      DOB => vga_memory_reg_8192_8255_0_2_n_1,
      DOC => vga_memory_reg_8192_8255_0_2_n_2,
      DOD => NLW_vga_memory_reg_8192_8255_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8192_8255_0_2_i_1_n_0
    );
vga_memory_reg_8192_8255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(25),
      I3 => Q(24),
      I4 => Q(22),
      I5 => Q(23),
      O => vga_memory_reg_8192_8255_0_2_i_1_n_0
    );
vga_memory_reg_8192_8255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8192_8255_3_5_n_0,
      DOB => vga_memory_reg_8192_8255_3_5_n_1,
      DOC => vga_memory_reg_8192_8255_3_5_n_2,
      DOD => NLW_vga_memory_reg_8192_8255_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8192_8255_0_2_i_1_n_0
    );
vga_memory_reg_8192_8255_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[0]_i_74_0\(3 downto 2),
      ADDRB(1) => \red[0]_i_93_0\(1),
      ADDRB(0) => \red[0]_i_74_0\(0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[0]_i_74_0\(3 downto 2),
      ADDRC(1) => \red[0]_i_93_0\(1),
      ADDRC(0) => \red[0]_i_74_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8192_8255_6_8_n_0,
      DOB => vga_memory_reg_8192_8255_6_8_n_1,
      DOC => vga_memory_reg_8192_8255_6_8_n_2,
      DOD => NLW_vga_memory_reg_8192_8255_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8192_8255_0_2_i_1_n_0
    );
vga_memory_reg_8192_8255_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8192_8255_9_11_n_0,
      DOB => vga_memory_reg_8192_8255_9_11_n_1,
      DOC => vga_memory_reg_8192_8255_9_11_n_2,
      DOD => NLW_vga_memory_reg_8192_8255_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8192_8255_0_2_i_1_n_0
    );
vga_memory_reg_8256_8319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8256_8319_0_2_n_0,
      DOB => vga_memory_reg_8256_8319_0_2_n_1,
      DOC => vga_memory_reg_8256_8319_0_2_n_2,
      DOD => NLW_vga_memory_reg_8256_8319_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8256_8319_0_2_i_1_n_0
    );
vga_memory_reg_8256_8319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_64_127_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_8256_8319_0_2_i_1_n_0
    );
vga_memory_reg_8256_8319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8256_8319_3_5_n_0,
      DOB => vga_memory_reg_8256_8319_3_5_n_1,
      DOC => vga_memory_reg_8256_8319_3_5_n_2,
      DOD => NLW_vga_memory_reg_8256_8319_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8256_8319_0_2_i_1_n_0
    );
vga_memory_reg_8256_8319_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8256_8319_6_8_n_0,
      DOB => vga_memory_reg_8256_8319_6_8_n_1,
      DOC => vga_memory_reg_8256_8319_6_8_n_2,
      DOD => NLW_vga_memory_reg_8256_8319_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8256_8319_0_2_i_1_n_0
    );
vga_memory_reg_8256_8319_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8256_8319_9_11_n_0,
      DOB => vga_memory_reg_8256_8319_9_11_n_1,
      DOC => vga_memory_reg_8256_8319_9_11_n_2,
      DOD => NLW_vga_memory_reg_8256_8319_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8256_8319_0_2_i_1_n_0
    );
vga_memory_reg_8320_8383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8320_8383_0_2_n_0,
      DOB => vga_memory_reg_8320_8383_0_2_n_1,
      DOC => vga_memory_reg_8320_8383_0_2_n_2,
      DOD => NLW_vga_memory_reg_8320_8383_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8320_8383_0_2_i_1_n_0
    );
vga_memory_reg_8320_8383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_128_191_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_8320_8383_0_2_i_1_n_0
    );
vga_memory_reg_8320_8383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8320_8383_3_5_n_0,
      DOB => vga_memory_reg_8320_8383_3_5_n_1,
      DOC => vga_memory_reg_8320_8383_3_5_n_2,
      DOD => NLW_vga_memory_reg_8320_8383_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8320_8383_0_2_i_1_n_0
    );
vga_memory_reg_8320_8383_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8320_8383_6_8_n_0,
      DOB => vga_memory_reg_8320_8383_6_8_n_1,
      DOC => vga_memory_reg_8320_8383_6_8_n_2,
      DOD => NLW_vga_memory_reg_8320_8383_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8320_8383_0_2_i_1_n_0
    );
vga_memory_reg_8320_8383_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8320_8383_9_11_n_0,
      DOB => vga_memory_reg_8320_8383_9_11_n_1,
      DOC => vga_memory_reg_8320_8383_9_11_n_2,
      DOD => NLW_vga_memory_reg_8320_8383_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8320_8383_0_2_i_1_n_0
    );
vga_memory_reg_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_832_895_0_2_n_0,
      DOB => vga_memory_reg_832_895_0_2_n_1,
      DOC => vga_memory_reg_832_895_0_2_n_2,
      DOD => NLW_vga_memory_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_832_895_0_2_i_1_n_0
    );
vga_memory_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_448_511_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(22),
      I4 => vga_memory_reg_832_895_0_2_i_2_n_0,
      I5 => vga_memory_reg_448_511_0_2_i_3_n_0,
      O => vga_memory_reg_832_895_0_2_i_1_n_0
    );
vga_memory_reg_832_895_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(21),
      I1 => Q(20),
      O => vga_memory_reg_832_895_0_2_i_2_n_0
    );
vga_memory_reg_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_832_895_3_5_n_0,
      DOB => vga_memory_reg_832_895_3_5_n_1,
      DOC => vga_memory_reg_832_895_3_5_n_2,
      DOD => NLW_vga_memory_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_832_895_0_2_i_1_n_0
    );
vga_memory_reg_832_895_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_832_895_6_8_n_0,
      DOB => vga_memory_reg_832_895_6_8_n_1,
      DOC => vga_memory_reg_832_895_6_8_n_2,
      DOD => NLW_vga_memory_reg_832_895_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_832_895_0_2_i_1_n_0
    );
vga_memory_reg_832_895_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_832_895_9_11_n_0,
      DOB => vga_memory_reg_832_895_9_11_n_1,
      DOC => vga_memory_reg_832_895_9_11_n_2,
      DOD => NLW_vga_memory_reg_832_895_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_832_895_0_2_i_1_n_0
    );
vga_memory_reg_8384_8447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8384_8447_0_2_n_0,
      DOB => vga_memory_reg_8384_8447_0_2_n_1,
      DOC => vga_memory_reg_8384_8447_0_2_n_2,
      DOD => NLW_vga_memory_reg_8384_8447_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8384_8447_0_2_i_1_n_0
    );
vga_memory_reg_8384_8447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_8384_8447_0_2_i_2_n_0,
      I2 => Q(19),
      I3 => Q(25),
      I4 => Q(18),
      I5 => Q(24),
      O => vga_memory_reg_8384_8447_0_2_i_1_n_0
    );
vga_memory_reg_8384_8447_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(20),
      I3 => Q(21),
      O => vga_memory_reg_8384_8447_0_2_i_2_n_0
    );
vga_memory_reg_8384_8447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8384_8447_3_5_n_0,
      DOB => vga_memory_reg_8384_8447_3_5_n_1,
      DOC => vga_memory_reg_8384_8447_3_5_n_2,
      DOD => NLW_vga_memory_reg_8384_8447_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8384_8447_0_2_i_1_n_0
    );
vga_memory_reg_8384_8447_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_74_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8384_8447_6_8_n_0,
      DOB => vga_memory_reg_8384_8447_6_8_n_1,
      DOC => vga_memory_reg_8384_8447_6_8_n_2,
      DOD => NLW_vga_memory_reg_8384_8447_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8384_8447_0_2_i_1_n_0
    );
vga_memory_reg_8384_8447_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_87_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8384_8447_9_11_n_0,
      DOB => vga_memory_reg_8384_8447_9_11_n_1,
      DOC => vga_memory_reg_8384_8447_9_11_n_2,
      DOD => NLW_vga_memory_reg_8384_8447_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8384_8447_0_2_i_1_n_0
    );
vga_memory_reg_8448_8511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8448_8511_0_2_n_0,
      DOB => vga_memory_reg_8448_8511_0_2_n_1,
      DOC => vga_memory_reg_8448_8511_0_2_n_2,
      DOD => NLW_vga_memory_reg_8448_8511_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8448_8511_0_2_i_1_n_0
    );
vga_memory_reg_8448_8511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_256_319_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_8448_8511_0_2_i_1_n_0
    );
vga_memory_reg_8448_8511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8448_8511_3_5_n_0,
      DOB => vga_memory_reg_8448_8511_3_5_n_1,
      DOC => vga_memory_reg_8448_8511_3_5_n_2,
      DOD => NLW_vga_memory_reg_8448_8511_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8448_8511_0_2_i_1_n_0
    );
vga_memory_reg_8448_8511_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8448_8511_6_8_n_0,
      DOB => vga_memory_reg_8448_8511_6_8_n_1,
      DOC => vga_memory_reg_8448_8511_6_8_n_2,
      DOD => NLW_vga_memory_reg_8448_8511_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8448_8511_0_2_i_1_n_0
    );
vga_memory_reg_8448_8511_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_87_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_99_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_87_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_99_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_87_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_99_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8448_8511_9_11_n_0,
      DOB => vga_memory_reg_8448_8511_9_11_n_1,
      DOC => vga_memory_reg_8448_8511_9_11_n_2,
      DOD => NLW_vga_memory_reg_8448_8511_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8448_8511_0_2_i_1_n_0
    );
vga_memory_reg_8512_8575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8512_8575_0_2_n_0,
      DOB => vga_memory_reg_8512_8575_0_2_n_1,
      DOC => vga_memory_reg_8512_8575_0_2_n_2,
      DOD => NLW_vga_memory_reg_8512_8575_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8512_8575_0_2_i_1_n_0
    );
vga_memory_reg_8512_8575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_8512_8575_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(25),
      I4 => Q(18),
      I5 => Q(24),
      O => vga_memory_reg_8512_8575_0_2_i_1_n_0
    );
vga_memory_reg_8512_8575_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(19),
      I3 => Q(21),
      O => vga_memory_reg_8512_8575_0_2_i_2_n_0
    );
vga_memory_reg_8512_8575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8512_8575_3_5_n_0,
      DOB => vga_memory_reg_8512_8575_3_5_n_1,
      DOC => vga_memory_reg_8512_8575_3_5_n_2,
      DOD => NLW_vga_memory_reg_8512_8575_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8512_8575_0_2_i_1_n_0
    );
vga_memory_reg_8512_8575_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8512_8575_6_8_n_0,
      DOB => vga_memory_reg_8512_8575_6_8_n_1,
      DOC => vga_memory_reg_8512_8575_6_8_n_2,
      DOD => NLW_vga_memory_reg_8512_8575_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8512_8575_0_2_i_1_n_0
    );
vga_memory_reg_8512_8575_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_99_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_99_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_99_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8512_8575_9_11_n_0,
      DOB => vga_memory_reg_8512_8575_9_11_n_1,
      DOC => vga_memory_reg_8512_8575_9_11_n_2,
      DOD => NLW_vga_memory_reg_8512_8575_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8512_8575_0_2_i_1_n_0
    );
vga_memory_reg_8576_8639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8576_8639_0_2_n_0,
      DOB => vga_memory_reg_8576_8639_0_2_n_1,
      DOC => vga_memory_reg_8576_8639_0_2_n_2,
      DOD => NLW_vga_memory_reg_8576_8639_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8576_8639_0_2_i_1_n_0
    );
vga_memory_reg_8576_8639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_4480_4543_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(25),
      I4 => Q(19),
      I5 => Q(24),
      O => vga_memory_reg_8576_8639_0_2_i_1_n_0
    );
vga_memory_reg_8576_8639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8576_8639_3_5_n_0,
      DOB => vga_memory_reg_8576_8639_3_5_n_1,
      DOC => vga_memory_reg_8576_8639_3_5_n_2,
      DOD => NLW_vga_memory_reg_8576_8639_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8576_8639_0_2_i_1_n_0
    );
vga_memory_reg_8576_8639_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8576_8639_6_8_n_0,
      DOB => vga_memory_reg_8576_8639_6_8_n_1,
      DOC => vga_memory_reg_8576_8639_6_8_n_2,
      DOD => NLW_vga_memory_reg_8576_8639_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8576_8639_0_2_i_1_n_0
    );
vga_memory_reg_8576_8639_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_99_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_99_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_99_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8576_8639_9_11_n_0,
      DOB => vga_memory_reg_8576_8639_9_11_n_1,
      DOC => vga_memory_reg_8576_8639_9_11_n_2,
      DOD => NLW_vga_memory_reg_8576_8639_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8576_8639_0_2_i_1_n_0
    );
vga_memory_reg_8640_8703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8640_8703_0_2_n_0,
      DOB => vga_memory_reg_8640_8703_0_2_n_1,
      DOC => vga_memory_reg_8640_8703_0_2_n_2,
      DOD => NLW_vga_memory_reg_8640_8703_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8640_8703_0_2_i_1_n_0
    );
vga_memory_reg_8640_8703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(24),
      I1 => Q(20),
      I2 => Q(25),
      I3 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I4 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I5 => vga_memory_reg_4544_4607_0_2_i_2_n_0,
      O => vga_memory_reg_8640_8703_0_2_i_1_n_0
    );
vga_memory_reg_8640_8703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8640_8703_3_5_n_0,
      DOB => vga_memory_reg_8640_8703_3_5_n_1,
      DOC => vga_memory_reg_8640_8703_3_5_n_2,
      DOD => NLW_vga_memory_reg_8640_8703_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8640_8703_0_2_i_1_n_0
    );
vga_memory_reg_8640_8703_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8640_8703_6_8_n_0,
      DOB => vga_memory_reg_8640_8703_6_8_n_1,
      DOC => vga_memory_reg_8640_8703_6_8_n_2,
      DOD => NLW_vga_memory_reg_8640_8703_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8640_8703_0_2_i_1_n_0
    );
vga_memory_reg_8640_8703_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_99_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_99_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_99_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8640_8703_9_11_n_0,
      DOB => vga_memory_reg_8640_8703_9_11_n_1,
      DOC => vga_memory_reg_8640_8703_9_11_n_2,
      DOD => NLW_vga_memory_reg_8640_8703_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8640_8703_0_2_i_1_n_0
    );
vga_memory_reg_8704_8767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8704_8767_0_2_n_0,
      DOB => vga_memory_reg_8704_8767_0_2_n_1,
      DOC => vga_memory_reg_8704_8767_0_2_n_2,
      DOD => NLW_vga_memory_reg_8704_8767_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8704_8767_0_2_i_1_n_0
    );
vga_memory_reg_8704_8767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_512_575_0_2_i_2_n_0,
      I2 => Q(21),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_8704_8767_0_2_i_1_n_0
    );
vga_memory_reg_8704_8767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8704_8767_3_5_n_0,
      DOB => vga_memory_reg_8704_8767_3_5_n_1,
      DOC => vga_memory_reg_8704_8767_3_5_n_2,
      DOD => NLW_vga_memory_reg_8704_8767_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8704_8767_0_2_i_1_n_0
    );
vga_memory_reg_8704_8767_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8704_8767_6_8_n_0,
      DOB => vga_memory_reg_8704_8767_6_8_n_1,
      DOC => vga_memory_reg_8704_8767_6_8_n_2,
      DOD => NLW_vga_memory_reg_8704_8767_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8704_8767_0_2_i_1_n_0
    );
vga_memory_reg_8704_8767_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_99_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_99_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_99_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8704_8767_9_11_n_0,
      DOB => vga_memory_reg_8704_8767_9_11_n_1,
      DOC => vga_memory_reg_8704_8767_9_11_n_2,
      DOD => NLW_vga_memory_reg_8704_8767_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8704_8767_0_2_i_1_n_0
    );
vga_memory_reg_8768_8831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8768_8831_0_2_n_0,
      DOB => vga_memory_reg_8768_8831_0_2_n_1,
      DOC => vga_memory_reg_8768_8831_0_2_n_2,
      DOD => NLW_vga_memory_reg_8768_8831_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8768_8831_0_2_i_1_n_0
    );
vga_memory_reg_8768_8831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I3 => vga_memory_reg_8768_8831_0_2_i_2_n_0,
      I4 => Q(18),
      I5 => Q(24),
      O => vga_memory_reg_8768_8831_0_2_i_1_n_0
    );
vga_memory_reg_8768_8831_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(25),
      I1 => Q(21),
      O => vga_memory_reg_8768_8831_0_2_i_2_n_0
    );
vga_memory_reg_8768_8831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8768_8831_3_5_n_0,
      DOB => vga_memory_reg_8768_8831_3_5_n_1,
      DOC => vga_memory_reg_8768_8831_3_5_n_2,
      DOD => NLW_vga_memory_reg_8768_8831_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8768_8831_0_2_i_1_n_0
    );
vga_memory_reg_8768_8831_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8768_8831_6_8_n_0,
      DOB => vga_memory_reg_8768_8831_6_8_n_1,
      DOC => vga_memory_reg_8768_8831_6_8_n_2,
      DOD => NLW_vga_memory_reg_8768_8831_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8768_8831_0_2_i_1_n_0
    );
vga_memory_reg_8768_8831_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_99_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_99_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_99_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8768_8831_9_11_n_0,
      DOB => vga_memory_reg_8768_8831_9_11_n_1,
      DOC => vga_memory_reg_8768_8831_9_11_n_2,
      DOD => NLW_vga_memory_reg_8768_8831_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8768_8831_0_2_i_1_n_0
    );
vga_memory_reg_8832_8895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8832_8895_0_2_n_0,
      DOB => vga_memory_reg_8832_8895_0_2_n_1,
      DOC => vga_memory_reg_8832_8895_0_2_n_2,
      DOD => NLW_vga_memory_reg_8832_8895_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8832_8895_0_2_i_1_n_0
    );
vga_memory_reg_8832_8895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => vga_memory_reg_640_703_0_2_i_2_n_0,
      I3 => vga_memory_reg_8768_8831_0_2_i_2_n_0,
      I4 => Q(19),
      I5 => Q(24),
      O => vga_memory_reg_8832_8895_0_2_i_1_n_0
    );
vga_memory_reg_8832_8895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8832_8895_3_5_n_0,
      DOB => vga_memory_reg_8832_8895_3_5_n_1,
      DOC => vga_memory_reg_8832_8895_3_5_n_2,
      DOD => NLW_vga_memory_reg_8832_8895_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8832_8895_0_2_i_1_n_0
    );
vga_memory_reg_8832_8895_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8832_8895_6_8_n_0,
      DOB => vga_memory_reg_8832_8895_6_8_n_1,
      DOC => vga_memory_reg_8832_8895_6_8_n_2,
      DOD => NLW_vga_memory_reg_8832_8895_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8832_8895_0_2_i_1_n_0
    );
vga_memory_reg_8832_8895_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_99_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_99_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_99_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8832_8895_9_11_n_0,
      DOB => vga_memory_reg_8832_8895_9_11_n_1,
      DOC => vga_memory_reg_8832_8895_9_11_n_2,
      DOD => NLW_vga_memory_reg_8832_8895_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8832_8895_0_2_i_1_n_0
    );
vga_memory_reg_8896_8959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8896_8959_0_2_n_0,
      DOB => vga_memory_reg_8896_8959_0_2_n_1,
      DOC => vga_memory_reg_8896_8959_0_2_n_2,
      DOD => NLW_vga_memory_reg_8896_8959_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8896_8959_0_2_i_1_n_0
    );
vga_memory_reg_8896_8959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(24),
      I1 => Q(21),
      I2 => Q(25),
      I3 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I4 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I5 => vga_memory_reg_2752_2815_0_2_i_2_n_0,
      O => vga_memory_reg_8896_8959_0_2_i_1_n_0
    );
vga_memory_reg_8896_8959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8896_8959_3_5_n_0,
      DOB => vga_memory_reg_8896_8959_3_5_n_1,
      DOC => vga_memory_reg_8896_8959_3_5_n_2,
      DOD => NLW_vga_memory_reg_8896_8959_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8896_8959_0_2_i_1_n_0
    );
vga_memory_reg_8896_8959_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8896_8959_6_8_n_0,
      DOB => vga_memory_reg_8896_8959_6_8_n_1,
      DOC => vga_memory_reg_8896_8959_6_8_n_2,
      DOD => NLW_vga_memory_reg_8896_8959_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8896_8959_0_2_i_1_n_0
    );
vga_memory_reg_8896_8959_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_99_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_99_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_99_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8896_8959_9_11_n_0,
      DOB => vga_memory_reg_8896_8959_9_11_n_1,
      DOC => vga_memory_reg_8896_8959_9_11_n_2,
      DOD => NLW_vga_memory_reg_8896_8959_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8896_8959_0_2_i_1_n_0
    );
vga_memory_reg_8960_9023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_96_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_96_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8960_9023_0_2_n_0,
      DOB => vga_memory_reg_8960_9023_0_2_n_1,
      DOC => vga_memory_reg_8960_9023_0_2_n_2,
      DOD => NLW_vga_memory_reg_8960_9023_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8960_9023_0_2_i_1_n_0
    );
vga_memory_reg_8960_9023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I2 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I3 => vga_memory_reg_8768_8831_0_2_i_2_n_0,
      I4 => Q(20),
      I5 => Q(24),
      O => vga_memory_reg_8960_9023_0_2_i_1_n_0
    );
vga_memory_reg_8960_9023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8960_9023_3_5_n_0,
      DOB => vga_memory_reg_8960_9023_3_5_n_1,
      DOC => vga_memory_reg_8960_9023_3_5_n_2,
      DOD => NLW_vga_memory_reg_8960_9023_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8960_9023_0_2_i_1_n_0
    );
vga_memory_reg_8960_9023_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_8960_9023_6_8_n_0,
      DOB => vga_memory_reg_8960_9023_6_8_n_1,
      DOC => vga_memory_reg_8960_9023_6_8_n_2,
      DOD => NLW_vga_memory_reg_8960_9023_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8960_9023_0_2_i_1_n_0
    );
vga_memory_reg_8960_9023_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_99_0\(3),
      ADDRA(2) => \red[3]_i_87_0\(2),
      ADDRA(1) => \red[3]_i_99_0\(1),
      ADDRA(0) => \red[3]_i_87_0\(0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_99_0\(3),
      ADDRB(2) => \red[3]_i_87_0\(2),
      ADDRB(1) => \red[3]_i_99_0\(1),
      ADDRB(0) => \red[3]_i_87_0\(0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_99_0\(3),
      ADDRC(2) => \red[3]_i_87_0\(2),
      ADDRC(1) => \red[3]_i_99_0\(1),
      ADDRC(0) => \red[3]_i_87_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_8960_9023_9_11_n_0,
      DOB => vga_memory_reg_8960_9023_9_11_n_1,
      DOC => vga_memory_reg_8960_9023_9_11_n_2,
      DOD => NLW_vga_memory_reg_8960_9023_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_8960_9023_0_2_i_1_n_0
    );
vga_memory_reg_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_896_959_0_2_n_0,
      DOB => vga_memory_reg_896_959_0_2_n_1,
      DOC => vga_memory_reg_896_959_0_2_n_2,
      DOD => NLW_vga_memory_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_896_959_0_2_i_1_n_0
    );
vga_memory_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_448_511_0_2_i_2_n_0,
      I2 => Q(18),
      I3 => Q(22),
      I4 => vga_memory_reg_832_895_0_2_i_2_n_0,
      I5 => vga_memory_reg_896_959_0_2_i_2_n_0,
      O => vga_memory_reg_896_959_0_2_i_1_n_0
    );
vga_memory_reg_896_959_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(25),
      I1 => Q(19),
      O => vga_memory_reg_896_959_0_2_i_2_n_0
    );
vga_memory_reg_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_896_959_3_5_n_0,
      DOB => vga_memory_reg_896_959_3_5_n_1,
      DOC => vga_memory_reg_896_959_3_5_n_2,
      DOD => NLW_vga_memory_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_896_959_0_2_i_1_n_0
    );
vga_memory_reg_896_959_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_896_959_6_8_n_0,
      DOB => vga_memory_reg_896_959_6_8_n_1,
      DOC => vga_memory_reg_896_959_6_8_n_2,
      DOD => NLW_vga_memory_reg_896_959_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_896_959_0_2_i_1_n_0
    );
vga_memory_reg_896_959_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_896_959_9_11_n_0,
      DOB => vga_memory_reg_896_959_9_11_n_1,
      DOC => vga_memory_reg_896_959_9_11_n_2,
      DOD => NLW_vga_memory_reg_896_959_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_896_959_0_2_i_1_n_0
    );
vga_memory_reg_9024_9087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_96_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_96_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9024_9087_0_2_n_0,
      DOB => vga_memory_reg_9024_9087_0_2_n_1,
      DOC => vga_memory_reg_9024_9087_0_2_n_2,
      DOD => NLW_vga_memory_reg_9024_9087_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9024_9087_0_2_i_1_n_0
    );
vga_memory_reg_9024_9087_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(24),
      I1 => Q(21),
      I2 => Q(25),
      I3 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I4 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_9024_9087_0_2_i_1_n_0
    );
vga_memory_reg_9024_9087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9024_9087_3_5_n_0,
      DOB => vga_memory_reg_9024_9087_3_5_n_1,
      DOC => vga_memory_reg_9024_9087_3_5_n_2,
      DOD => NLW_vga_memory_reg_9024_9087_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9024_9087_0_2_i_1_n_0
    );
vga_memory_reg_9024_9087_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9024_9087_6_8_n_0,
      DOB => vga_memory_reg_9024_9087_6_8_n_1,
      DOC => vga_memory_reg_9024_9087_6_8_n_2,
      DOD => NLW_vga_memory_reg_9024_9087_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9024_9087_0_2_i_1_n_0
    );
vga_memory_reg_9024_9087_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_99_0\(3),
      ADDRA(2) => \red[3]_i_87_0\(2),
      ADDRA(1) => \red[3]_i_99_0\(1),
      ADDRA(0) => \red[3]_i_87_0\(0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_99_0\(3),
      ADDRB(2) => \red[3]_i_87_0\(2),
      ADDRB(1) => \red[3]_i_99_0\(1),
      ADDRB(0) => \red[3]_i_87_0\(0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_99_0\(3),
      ADDRC(2) => \red[3]_i_87_0\(2),
      ADDRC(1) => \red[3]_i_99_0\(1),
      ADDRC(0) => \red[3]_i_87_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9024_9087_9_11_n_0,
      DOB => vga_memory_reg_9024_9087_9_11_n_1,
      DOC => vga_memory_reg_9024_9087_9_11_n_2,
      DOD => NLW_vga_memory_reg_9024_9087_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9024_9087_0_2_i_1_n_0
    );
vga_memory_reg_9088_9151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9088_9151_0_2_n_0,
      DOB => vga_memory_reg_9088_9151_0_2_n_1,
      DOC => vga_memory_reg_9088_9151_0_2_n_2,
      DOD => NLW_vga_memory_reg_9088_9151_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9088_9151_0_2_i_1_n_0
    );
vga_memory_reg_9088_9151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(24),
      I1 => Q(21),
      I2 => Q(25),
      I3 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I4 => vga_memory_reg_192_255_0_2_i_2_n_0,
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_9088_9151_0_2_i_1_n_0
    );
vga_memory_reg_9088_9151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9088_9151_3_5_n_0,
      DOB => vga_memory_reg_9088_9151_3_5_n_1,
      DOC => vga_memory_reg_9088_9151_3_5_n_2,
      DOD => NLW_vga_memory_reg_9088_9151_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9088_9151_0_2_i_1_n_0
    );
vga_memory_reg_9088_9151_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9088_9151_6_8_n_0,
      DOB => vga_memory_reg_9088_9151_6_8_n_1,
      DOC => vga_memory_reg_9088_9151_6_8_n_2,
      DOD => NLW_vga_memory_reg_9088_9151_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9088_9151_0_2_i_1_n_0
    );
vga_memory_reg_9088_9151_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_99_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_99_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_99_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_87_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9088_9151_9_11_n_0,
      DOB => vga_memory_reg_9088_9151_9_11_n_1,
      DOC => vga_memory_reg_9088_9151_9_11_n_2,
      DOD => NLW_vga_memory_reg_9088_9151_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9088_9151_0_2_i_1_n_0
    );
vga_memory_reg_9152_9215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => ADDRA(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRB(5) => ADDRA(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \blue[2]_i_103_0\(3 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9152_9215_0_2_n_0,
      DOB => vga_memory_reg_9152_9215_0_2_n_1,
      DOC => vga_memory_reg_9152_9215_0_2_n_2,
      DOD => NLW_vga_memory_reg_9152_9215_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9152_9215_0_2_i_1_n_0
    );
vga_memory_reg_9152_9215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(22),
      I3 => Q(23),
      I4 => Q(25),
      I5 => Q(26),
      O => vga_memory_reg_9152_9215_0_2_i_1_n_0
    );
vga_memory_reg_9152_9215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9152_9215_3_5_n_0,
      DOB => vga_memory_reg_9152_9215_3_5_n_1,
      DOC => vga_memory_reg_9152_9215_3_5_n_2,
      DOD => NLW_vga_memory_reg_9152_9215_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9152_9215_0_2_i_1_n_0
    );
vga_memory_reg_9152_9215_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9152_9215_6_8_n_0,
      DOB => vga_memory_reg_9152_9215_6_8_n_1,
      DOC => vga_memory_reg_9152_9215_6_8_n_2,
      DOD => NLW_vga_memory_reg_9152_9215_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9152_9215_0_2_i_1_n_0
    );
vga_memory_reg_9152_9215_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \red[3]_i_99_0\(3 downto 2),
      ADDRA(1 downto 0) => \red[3]_i_87_0\(1 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \red[3]_i_99_0\(3 downto 2),
      ADDRB(1 downto 0) => \red[3]_i_87_0\(1 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \red[3]_i_99_0\(3 downto 2),
      ADDRC(1 downto 0) => \red[3]_i_87_0\(1 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9152_9215_9_11_n_0,
      DOB => vga_memory_reg_9152_9215_9_11_n_1,
      DOC => vga_memory_reg_9152_9215_9_11_n_2,
      DOD => NLW_vga_memory_reg_9152_9215_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9152_9215_0_2_i_1_n_0
    );
vga_memory_reg_9216_9279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_96_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_96_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRC(5) => ADDRA(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9216_9279_0_2_n_0,
      DOB => vga_memory_reg_9216_9279_0_2_n_1,
      DOC => vga_memory_reg_9216_9279_0_2_n_2,
      DOD => NLW_vga_memory_reg_9216_9279_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9216_9279_0_2_i_1_n_0
    );
vga_memory_reg_9216_9279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_0_63_0_2_i_2_n_0,
      I2 => Q(22),
      I3 => Q(25),
      I4 => Q(23),
      I5 => Q(24),
      O => vga_memory_reg_9216_9279_0_2_i_1_n_0
    );
vga_memory_reg_9216_9279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9216_9279_3_5_n_0,
      DOB => vga_memory_reg_9216_9279_3_5_n_1,
      DOC => vga_memory_reg_9216_9279_3_5_n_2,
      DOD => NLW_vga_memory_reg_9216_9279_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9216_9279_0_2_i_1_n_0
    );
vga_memory_reg_9216_9279_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9216_9279_6_8_n_0,
      DOB => vga_memory_reg_9216_9279_6_8_n_1,
      DOC => vga_memory_reg_9216_9279_6_8_n_2,
      DOD => NLW_vga_memory_reg_9216_9279_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9216_9279_0_2_i_1_n_0
    );
vga_memory_reg_9216_9279_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_87_0\(0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_87_0\(0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_87_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9216_9279_9_11_n_0,
      DOB => vga_memory_reg_9216_9279_9_11_n_1,
      DOC => vga_memory_reg_9216_9279_9_11_n_2,
      DOD => NLW_vga_memory_reg_9216_9279_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9216_9279_0_2_i_1_n_0
    );
vga_memory_reg_9280_9343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_96_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_96_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9280_9343_0_2_n_0,
      DOB => vga_memory_reg_9280_9343_0_2_n_1,
      DOC => vga_memory_reg_9280_9343_0_2_n_2,
      DOD => NLW_vga_memory_reg_9280_9343_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9280_9343_0_2_i_1_n_0
    );
vga_memory_reg_9280_9343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_1088_1151_0_2_i_2_n_0,
      I2 => vga_memory_reg_576_639_0_2_i_2_n_0,
      I3 => vga_memory_reg_9280_9343_0_2_i_2_n_0,
      I4 => Q(18),
      I5 => Q(24),
      O => vga_memory_reg_9280_9343_0_2_i_1_n_0
    );
vga_memory_reg_9280_9343_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(25),
      I1 => Q(22),
      O => vga_memory_reg_9280_9343_0_2_i_2_n_0
    );
vga_memory_reg_9280_9343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9280_9343_3_5_n_0,
      DOB => vga_memory_reg_9280_9343_3_5_n_1,
      DOC => vga_memory_reg_9280_9343_3_5_n_2,
      DOD => NLW_vga_memory_reg_9280_9343_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9280_9343_0_2_i_1_n_0
    );
vga_memory_reg_9280_9343_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9280_9343_6_8_n_0,
      DOB => vga_memory_reg_9280_9343_6_8_n_1,
      DOC => vga_memory_reg_9280_9343_6_8_n_2,
      DOD => NLW_vga_memory_reg_9280_9343_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9280_9343_0_2_i_1_n_0
    );
vga_memory_reg_9280_9343_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_87_0\(0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_87_0\(0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_87_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9280_9343_9_11_n_0,
      DOB => vga_memory_reg_9280_9343_9_11_n_1,
      DOC => vga_memory_reg_9280_9343_9_11_n_2,
      DOD => NLW_vga_memory_reg_9280_9343_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9280_9343_0_2_i_1_n_0
    );
vga_memory_reg_9344_9407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_96_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_96_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9344_9407_0_2_n_0,
      DOB => vga_memory_reg_9344_9407_0_2_n_1,
      DOC => vga_memory_reg_9344_9407_0_2_n_2,
      DOD => NLW_vga_memory_reg_9344_9407_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9344_9407_0_2_i_1_n_0
    );
vga_memory_reg_9344_9407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_9344_9407_0_2_i_2_n_0,
      I2 => Q(22),
      I3 => Q(25),
      I4 => Q(19),
      I5 => Q(24),
      O => vga_memory_reg_9344_9407_0_2_i_1_n_0
    );
vga_memory_reg_9344_9407_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(21),
      I1 => Q(23),
      I2 => Q(18),
      I3 => Q(20),
      O => vga_memory_reg_9344_9407_0_2_i_2_n_0
    );
vga_memory_reg_9344_9407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9344_9407_3_5_n_0,
      DOB => vga_memory_reg_9344_9407_3_5_n_1,
      DOC => vga_memory_reg_9344_9407_3_5_n_2,
      DOD => NLW_vga_memory_reg_9344_9407_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9344_9407_0_2_i_1_n_0
    );
vga_memory_reg_9344_9407_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9344_9407_6_8_n_0,
      DOB => vga_memory_reg_9344_9407_6_8_n_1,
      DOC => vga_memory_reg_9344_9407_6_8_n_2,
      DOD => NLW_vga_memory_reg_9344_9407_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9344_9407_0_2_i_1_n_0
    );
vga_memory_reg_9344_9407_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_87_0\(0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_87_0\(0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_87_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9344_9407_9_11_n_0,
      DOB => vga_memory_reg_9344_9407_9_11_n_1,
      DOC => vga_memory_reg_9344_9407_9_11_n_2,
      DOD => NLW_vga_memory_reg_9344_9407_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9344_9407_0_2_i_1_n_0
    );
vga_memory_reg_9408_9471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_96_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_96_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9408_9471_0_2_n_0,
      DOB => vga_memory_reg_9408_9471_0_2_n_1,
      DOC => vga_memory_reg_9408_9471_0_2_n_2,
      DOD => NLW_vga_memory_reg_9408_9471_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9408_9471_0_2_i_1_n_0
    );
vga_memory_reg_9408_9471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_9280_9343_0_2_i_2_n_0,
      I2 => vga_memory_reg_192_255_0_2_i_3_n_0,
      I3 => Q(21),
      I4 => Q(23),
      I5 => vga_memory_reg_2752_2815_0_2_i_2_n_0,
      O => vga_memory_reg_9408_9471_0_2_i_1_n_0
    );
vga_memory_reg_9408_9471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9408_9471_3_5_n_0,
      DOB => vga_memory_reg_9408_9471_3_5_n_1,
      DOC => vga_memory_reg_9408_9471_3_5_n_2,
      DOD => NLW_vga_memory_reg_9408_9471_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9408_9471_0_2_i_1_n_0
    );
vga_memory_reg_9408_9471_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9408_9471_6_8_n_0,
      DOB => vga_memory_reg_9408_9471_6_8_n_1,
      DOC => vga_memory_reg_9408_9471_6_8_n_2,
      DOD => NLW_vga_memory_reg_9408_9471_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9408_9471_0_2_i_1_n_0
    );
vga_memory_reg_9408_9471_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_87_0\(0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_87_0\(0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_87_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9408_9471_9_11_n_0,
      DOB => vga_memory_reg_9408_9471_9_11_n_1,
      DOC => vga_memory_reg_9408_9471_9_11_n_2,
      DOD => NLW_vga_memory_reg_9408_9471_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9408_9471_0_2_i_1_n_0
    );
vga_memory_reg_9472_9535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_96_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_96_0\(3),
      ADDRB(2) => \blue[2]_i_103_0\(2),
      ADDRB(1) => \blue[2]_i_96_0\(1),
      ADDRB(0) => \blue[2]_i_103_0\(0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2) => \blue[2]_i_103_0\(2),
      ADDRC(1) => \blue[2]_i_96_0\(1),
      ADDRC(0) => \blue[2]_i_103_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9472_9535_0_2_n_0,
      DOB => vga_memory_reg_9472_9535_0_2_n_1,
      DOC => vga_memory_reg_9472_9535_0_2_n_2,
      DOD => NLW_vga_memory_reg_9472_9535_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9472_9535_0_2_i_1_n_0
    );
vga_memory_reg_9472_9535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_1088_1151_0_2_i_2_n_0,
      I2 => vga_memory_reg_768_831_0_2_i_2_n_0,
      I3 => vga_memory_reg_9280_9343_0_2_i_2_n_0,
      I4 => Q(20),
      I5 => Q(24),
      O => vga_memory_reg_9472_9535_0_2_i_1_n_0
    );
vga_memory_reg_9472_9535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9472_9535_3_5_n_0,
      DOB => vga_memory_reg_9472_9535_3_5_n_1,
      DOC => vga_memory_reg_9472_9535_3_5_n_2,
      DOD => NLW_vga_memory_reg_9472_9535_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9472_9535_0_2_i_1_n_0
    );
vga_memory_reg_9472_9535_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9472_9535_6_8_n_0,
      DOB => vga_memory_reg_9472_9535_6_8_n_1,
      DOC => vga_memory_reg_9472_9535_6_8_n_2,
      DOD => NLW_vga_memory_reg_9472_9535_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9472_9535_0_2_i_1_n_0
    );
vga_memory_reg_9472_9535_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_87_0\(0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_87_0\(0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_87_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9472_9535_9_11_n_0,
      DOB => vga_memory_reg_9472_9535_9_11_n_1,
      DOC => vga_memory_reg_9472_9535_9_11_n_2,
      DOD => NLW_vga_memory_reg_9472_9535_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9472_9535_0_2_i_1_n_0
    );
vga_memory_reg_9536_9599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_96_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_96_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9536_9599_0_2_n_0,
      DOB => vga_memory_reg_9536_9599_0_2_n_1,
      DOC => vga_memory_reg_9536_9599_0_2_n_2,
      DOD => NLW_vga_memory_reg_9536_9599_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9536_9599_0_2_i_1_n_0
    );
vga_memory_reg_9536_9599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_9280_9343_0_2_i_2_n_0,
      I2 => vga_memory_reg_320_383_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(23),
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_9536_9599_0_2_i_1_n_0
    );
vga_memory_reg_9536_9599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9536_9599_3_5_n_0,
      DOB => vga_memory_reg_9536_9599_3_5_n_1,
      DOC => vga_memory_reg_9536_9599_3_5_n_2,
      DOD => NLW_vga_memory_reg_9536_9599_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9536_9599_0_2_i_1_n_0
    );
vga_memory_reg_9536_9599_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9536_9599_6_8_n_0,
      DOB => vga_memory_reg_9536_9599_6_8_n_1,
      DOC => vga_memory_reg_9536_9599_6_8_n_2,
      DOD => NLW_vga_memory_reg_9536_9599_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9536_9599_0_2_i_1_n_0
    );
vga_memory_reg_9536_9599_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRA(0) => \red[3]_i_87_0\(0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRB(0) => \red[3]_i_87_0\(0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_87_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9536_9599_9_11_n_0,
      DOB => vga_memory_reg_9536_9599_9_11_n_1,
      DOC => vga_memory_reg_9536_9599_9_11_n_2,
      DOD => NLW_vga_memory_reg_9536_9599_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9536_9599_0_2_i_1_n_0
    );
vga_memory_reg_9600_9663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_96_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_96_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9600_9663_0_2_n_0,
      DOB => vga_memory_reg_9600_9663_0_2_n_1,
      DOC => vga_memory_reg_9600_9663_0_2_n_2,
      DOD => NLW_vga_memory_reg_9600_9663_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9600_9663_0_2_i_1_n_0
    );
vga_memory_reg_9600_9663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_9280_9343_0_2_i_2_n_0,
      I2 => vga_memory_reg_384_447_0_2_i_2_n_0,
      I3 => Q(21),
      I4 => Q(23),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_9600_9663_0_2_i_1_n_0
    );
vga_memory_reg_9600_9663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9600_9663_3_5_n_0,
      DOB => vga_memory_reg_9600_9663_3_5_n_1,
      DOC => vga_memory_reg_9600_9663_3_5_n_2,
      DOD => NLW_vga_memory_reg_9600_9663_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9600_9663_0_2_i_1_n_0
    );
vga_memory_reg_9600_9663_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9600_9663_6_8_n_0,
      DOB => vga_memory_reg_9600_9663_6_8_n_1,
      DOC => vga_memory_reg_9600_9663_6_8_n_2,
      DOD => NLW_vga_memory_reg_9600_9663_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9600_9663_0_2_i_1_n_0
    );
vga_memory_reg_9600_9663_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \red[3]_i_99_0\(3 downto 1),
      ADDRC(0) => \red[3]_i_87_0\(0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9600_9663_9_11_n_0,
      DOB => vga_memory_reg_9600_9663_9_11_n_1,
      DOC => vga_memory_reg_9600_9663_9_11_n_2,
      DOD => NLW_vga_memory_reg_9600_9663_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9600_9663_0_2_i_1_n_0
    );
vga_memory_reg_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 3) => ADDRB(5 downto 3),
      ADDRA(2 downto 1) => ADDRC(1 downto 0),
      ADDRA(0) => \green[1]_i_106_0\(0),
      ADDRB(5 downto 3) => ADDRB(5 downto 3),
      ADDRB(2 downto 1) => ADDRC(1 downto 0),
      ADDRB(0) => \green[1]_i_106_0\(0),
      ADDRC(5 downto 3) => ADDRB(5 downto 3),
      ADDRC(2 downto 1) => ADDRC(1 downto 0),
      ADDRC(0) => \green[1]_i_106_0\(0),
      ADDRD(5 downto 0) => Q(17 downto 12),
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => vga_memory_reg_960_1023_0_2_n_0,
      DOB => vga_memory_reg_960_1023_0_2_n_1,
      DOC => vga_memory_reg_960_1023_0_2_n_2,
      DOD => NLW_vga_memory_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_960_1023_0_2_i_1_n_0
    );
vga_memory_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Q(25),
      I1 => vga_memory_reg_960_1023_0_2_i_2_n_0,
      I2 => Q(23),
      I3 => Q(24),
      I4 => Q(26),
      I5 => Q(22),
      O => vga_memory_reg_960_1023_0_2_i_1_n_0
    );
vga_memory_reg_960_1023_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      I2 => Q(18),
      I3 => Q(19),
      O => vga_memory_reg_960_1023_0_2_i_2_n_0
    );
vga_memory_reg_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_105_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_105_0\(3),
      ADDRA(2) => \red[0]_i_107_0\(0),
      ADDRA(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRB(5) => \red[0]_i_105_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_105_0\(3),
      ADDRB(2) => \red[0]_i_107_0\(0),
      ADDRB(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRC(5) => \red[0]_i_105_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_105_0\(3),
      ADDRC(2) => \red[0]_i_107_0\(0),
      ADDRC(1 downto 0) => \green[1]_i_67_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_68_0\(5 downto 0),
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => vga_memory_reg_960_1023_3_5_n_0,
      DOB => vga_memory_reg_960_1023_3_5_n_1,
      DOC => vga_memory_reg_960_1023_3_5_n_2,
      DOD => NLW_vga_memory_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_960_1023_0_2_i_1_n_0
    );
vga_memory_reg_960_1023_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_68_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_68_0\(3),
      ADDRA(2) => \red[0]_i_70_0\(1),
      ADDRA(1) => \red[0]_i_62_0\(1),
      ADDRA(0) => \red[0]_i_70_0\(0),
      ADDRB(5) => \red[0]_i_68_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_68_0\(3),
      ADDRB(2) => \red[0]_i_70_0\(1),
      ADDRB(1) => \red[0]_i_62_0\(1),
      ADDRB(0) => \red[0]_i_70_0\(0),
      ADDRC(5) => \red[0]_i_68_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_68_0\(3),
      ADDRC(2) => \red[0]_i_70_0\(1),
      ADDRC(1) => \red[0]_i_62_0\(1),
      ADDRC(0) => \red[0]_i_70_0\(0),
      ADDRD(5 downto 0) => \red[0]_i_68_1\(5 downto 0),
      DIA => Q(6),
      DIB => Q(7),
      DIC => Q(8),
      DID => '0',
      DOA => vga_memory_reg_960_1023_6_8_n_0,
      DOB => vga_memory_reg_960_1023_6_8_n_1,
      DOC => vga_memory_reg_960_1023_6_8_n_2,
      DOD => NLW_vga_memory_reg_960_1023_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_960_1023_0_2_i_1_n_0
    );
vga_memory_reg_960_1023_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[3]_i_60_0\(3),
      ADDRA(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRB(5) => \red[3]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[3]_i_60_0\(3),
      ADDRB(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRC(5) => \red[3]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[3]_i_60_0\(3),
      ADDRC(2 downto 0) => \red[3]_i_74_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_72_0\(5 downto 0),
      DIA => Q(9),
      DIB => Q(10),
      DIC => Q(11),
      DID => '0',
      DOA => vga_memory_reg_960_1023_9_11_n_0,
      DOB => vga_memory_reg_960_1023_9_11_n_1,
      DOC => vga_memory_reg_960_1023_9_11_n_2,
      DOD => NLW_vga_memory_reg_960_1023_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_960_1023_0_2_i_1_n_0
    );
vga_memory_reg_9664_9727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_96_0\(3),
      ADDRA(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_96_0\(3),
      ADDRB(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2 downto 0) => \blue[2]_i_103_0\(2 downto 0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9664_9727_0_2_n_0,
      DOB => vga_memory_reg_9664_9727_0_2_n_1,
      DOC => vga_memory_reg_9664_9727_0_2_n_2,
      DOD => NLW_vga_memory_reg_9664_9727_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9664_9727_0_2_i_1_n_0
    );
vga_memory_reg_9664_9727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_1472_1535_0_2_i_2_n_0,
      I2 => Q(21),
      I3 => Q(23),
      I4 => Q(25),
      I5 => Q(26),
      O => vga_memory_reg_9664_9727_0_2_i_1_n_0
    );
vga_memory_reg_9664_9727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 2) => \green[1]_i_72_0\(3 downto 2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9664_9727_3_5_n_0,
      DOB => vga_memory_reg_9664_9727_3_5_n_1,
      DOC => vga_memory_reg_9664_9727_3_5_n_2,
      DOD => NLW_vga_memory_reg_9664_9727_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9664_9727_0_2_i_1_n_0
    );
vga_memory_reg_9664_9727_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9664_9727_6_8_n_0,
      DOB => vga_memory_reg_9664_9727_6_8_n_1,
      DOC => vga_memory_reg_9664_9727_6_8_n_2,
      DOD => NLW_vga_memory_reg_9664_9727_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9664_9727_0_2_i_1_n_0
    );
vga_memory_reg_9664_9727_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9664_9727_9_11_n_0,
      DOB => vga_memory_reg_9664_9727_9_11_n_1,
      DOC => vga_memory_reg_9664_9727_9_11_n_2,
      DOD => NLW_vga_memory_reg_9664_9727_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9664_9727_0_2_i_1_n_0
    );
vga_memory_reg_9728_9791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \blue[2]_i_96_0\(3),
      ADDRA(2) => \blue[2]_i_103_0\(2),
      ADDRA(1) => \blue[2]_i_96_0\(1),
      ADDRA(0) => \blue[2]_i_103_0\(0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \blue[2]_i_96_0\(3),
      ADDRB(2) => \blue[2]_i_103_0\(2),
      ADDRB(1) => \blue[2]_i_96_0\(1),
      ADDRB(0) => \blue[2]_i_103_0\(0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \blue[2]_i_96_0\(3),
      ADDRC(2) => \blue[2]_i_103_0\(2),
      ADDRC(1) => \blue[2]_i_96_0\(1),
      ADDRC(0) => \blue[2]_i_103_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9728_9791_0_2_n_0,
      DOB => vga_memory_reg_9728_9791_0_2_n_1,
      DOC => vga_memory_reg_9728_9791_0_2_n_2,
      DOD => NLW_vga_memory_reg_9728_9791_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9728_9791_0_2_i_1_n_0
    );
vga_memory_reg_9728_9791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => Q(26),
      I1 => vga_memory_reg_5632_5695_0_2_i_2_n_0,
      I2 => Q(22),
      I3 => Q(25),
      I4 => Q(21),
      I5 => Q(24),
      O => vga_memory_reg_9728_9791_0_2_i_1_n_0
    );
vga_memory_reg_9728_9791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9728_9791_3_5_n_0,
      DOB => vga_memory_reg_9728_9791_3_5_n_1,
      DOC => vga_memory_reg_9728_9791_3_5_n_2,
      DOD => NLW_vga_memory_reg_9728_9791_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9728_9791_0_2_i_1_n_0
    );
vga_memory_reg_9728_9791_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9728_9791_6_8_n_0,
      DOB => vga_memory_reg_9728_9791_6_8_n_1,
      DOC => vga_memory_reg_9728_9791_6_8_n_2,
      DOD => NLW_vga_memory_reg_9728_9791_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9728_9791_0_2_i_1_n_0
    );
vga_memory_reg_9728_9791_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9728_9791_9_11_n_0,
      DOB => vga_memory_reg_9728_9791_9_11_n_1,
      DOC => vga_memory_reg_9728_9791_9_11_n_2,
      DOD => NLW_vga_memory_reg_9728_9791_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9728_9791_0_2_i_1_n_0
    );
vga_memory_reg_9792_9855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_103_0\(0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_103_0\(0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_103_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9792_9855_0_2_n_0,
      DOB => vga_memory_reg_9792_9855_0_2_n_1,
      DOC => vga_memory_reg_9792_9855_0_2_n_2,
      DOD => NLW_vga_memory_reg_9792_9855_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9792_9855_0_2_i_1_n_0
    );
vga_memory_reg_9792_9855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_9280_9343_0_2_i_2_n_0,
      I2 => vga_memory_reg_5696_5759_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(23),
      I5 => vga_memory_reg_2880_2943_0_2_i_2_n_0,
      O => vga_memory_reg_9792_9855_0_2_i_1_n_0
    );
vga_memory_reg_9792_9855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_72_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_72_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9792_9855_3_5_n_0,
      DOB => vga_memory_reg_9792_9855_3_5_n_1,
      DOC => vga_memory_reg_9792_9855_3_5_n_2,
      DOD => NLW_vga_memory_reg_9792_9855_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9792_9855_0_2_i_1_n_0
    );
vga_memory_reg_9792_9855_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9792_9855_6_8_n_0,
      DOB => vga_memory_reg_9792_9855_6_8_n_1,
      DOC => vga_memory_reg_9792_9855_6_8_n_2,
      DOD => NLW_vga_memory_reg_9792_9855_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9792_9855_0_2_i_1_n_0
    );
vga_memory_reg_9792_9855_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9792_9855_9_11_n_0,
      DOB => vga_memory_reg_9792_9855_9_11_n_1,
      DOC => vga_memory_reg_9792_9855_9_11_n_2,
      DOD => NLW_vga_memory_reg_9792_9855_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9792_9855_0_2_i_1_n_0
    );
vga_memory_reg_9856_9919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_103_0\(0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_103_0\(0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_103_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9856_9919_0_2_n_0,
      DOB => vga_memory_reg_9856_9919_0_2_n_1,
      DOC => vga_memory_reg_9856_9919_0_2_n_2,
      DOD => NLW_vga_memory_reg_9856_9919_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9856_9919_0_2_i_1_n_0
    );
vga_memory_reg_9856_9919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_9280_9343_0_2_i_2_n_0,
      I2 => vga_memory_reg_704_767_0_2_i_2_n_0,
      I3 => Q(20),
      I4 => Q(23),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_9856_9919_0_2_i_1_n_0
    );
vga_memory_reg_9856_9919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_72_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9856_9919_3_5_n_0,
      DOB => vga_memory_reg_9856_9919_3_5_n_1,
      DOC => vga_memory_reg_9856_9919_3_5_n_2,
      DOD => NLW_vga_memory_reg_9856_9919_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9856_9919_0_2_i_1_n_0
    );
vga_memory_reg_9856_9919_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9856_9919_6_8_n_0,
      DOB => vga_memory_reg_9856_9919_6_8_n_1,
      DOC => vga_memory_reg_9856_9919_6_8_n_2,
      DOD => NLW_vga_memory_reg_9856_9919_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9856_9919_0_2_i_1_n_0
    );
vga_memory_reg_9856_9919_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9856_9919_9_11_n_0,
      DOB => vga_memory_reg_9856_9919_9_11_n_1,
      DOC => vga_memory_reg_9856_9919_9_11_n_2,
      DOD => NLW_vga_memory_reg_9856_9919_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9856_9919_0_2_i_1_n_0
    );
vga_memory_reg_9920_9983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_103_0\(0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_103_0\(0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_103_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9920_9983_0_2_n_0,
      DOB => vga_memory_reg_9920_9983_0_2_n_1,
      DOC => vga_memory_reg_9920_9983_0_2_n_2,
      DOD => NLW_vga_memory_reg_9920_9983_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9920_9983_0_2_i_1_n_0
    );
vga_memory_reg_9920_9983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_1728_1791_0_2_i_2_n_0,
      I2 => Q(20),
      I3 => Q(23),
      I4 => Q(25),
      I5 => Q(26),
      O => vga_memory_reg_9920_9983_0_2_i_1_n_0
    );
vga_memory_reg_9920_9983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9920_9983_3_5_n_0,
      DOB => vga_memory_reg_9920_9983_3_5_n_1,
      DOC => vga_memory_reg_9920_9983_3_5_n_2,
      DOD => NLW_vga_memory_reg_9920_9983_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9920_9983_0_2_i_1_n_0
    );
vga_memory_reg_9920_9983_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \red[0]_i_74_0\(3),
      ADDRA(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \red[0]_i_74_0\(3),
      ADDRB(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \red[0]_i_74_0\(3),
      ADDRC(2 downto 0) => \red[0]_i_93_0\(2 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9920_9983_6_8_n_0,
      DOB => vga_memory_reg_9920_9983_6_8_n_1,
      DOC => vga_memory_reg_9920_9983_6_8_n_2,
      DOD => NLW_vga_memory_reg_9920_9983_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9920_9983_0_2_i_1_n_0
    );
vga_memory_reg_9920_9983_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9920_9983_9_11_n_0,
      DOB => vga_memory_reg_9920_9983_9_11_n_1,
      DOC => vga_memory_reg_9920_9983_9_11_n_2,
      DOD => NLW_vga_memory_reg_9920_9983_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9920_9983_0_2_i_1_n_0
    );
vga_memory_reg_9984_10047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \blue[2]_i_96_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRA(0) => \blue[2]_i_103_0\(0),
      ADDRB(5) => \blue[2]_i_96_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRB(0) => \blue[2]_i_103_0\(0),
      ADDRC(5) => \blue[2]_i_96_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 1) => \blue[2]_i_96_0\(3 downto 1),
      ADDRC(0) => \blue[2]_i_103_0\(0),
      ADDRD(5 downto 0) => \blue[2]_i_100_3\(5 downto 0),
      DIA => \blue[2]_i_100_0\,
      DIB => \blue[2]_i_100_1\,
      DIC => \blue[2]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9984_10047_0_2_n_0,
      DOB => vga_memory_reg_9984_10047_0_2_n_1,
      DOC => vga_memory_reg_9984_10047_0_2_n_2,
      DOD => NLW_vga_memory_reg_9984_10047_0_2_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9984_10047_0_2_i_1_n_0
    );
vga_memory_reg_9984_10047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(24),
      I1 => vga_memory_reg_9280_9343_0_2_i_2_n_0,
      I2 => vga_memory_reg_832_895_0_2_i_2_n_0,
      I3 => Q(19),
      I4 => Q(23),
      I5 => vga_memory_reg_2944_3007_0_2_i_2_n_0,
      O => vga_memory_reg_9984_10047_0_2_i_1_n_0
    );
vga_memory_reg_9984_10047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \green[1]_i_98_0\(3),
      ADDRA(4) => ADDRB(4),
      ADDRA(3) => \green[1]_i_98_0\(2),
      ADDRA(2) => \green[1]_i_72_0\(2),
      ADDRA(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRB(5) => \green[1]_i_98_0\(3),
      ADDRB(4) => ADDRB(4),
      ADDRB(3) => \green[1]_i_98_0\(2),
      ADDRB(2) => \green[1]_i_72_0\(2),
      ADDRB(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRC(5) => \green[1]_i_98_0\(3),
      ADDRC(4) => ADDRB(4),
      ADDRC(3) => \green[1]_i_98_0\(2),
      ADDRC(2) => \green[1]_i_72_0\(2),
      ADDRC(1 downto 0) => \green[1]_i_98_0\(1 downto 0),
      ADDRD(5 downto 0) => \green[1]_i_100_3\(5 downto 0),
      DIA => \green[1]_i_100_0\,
      DIB => \green[1]_i_100_1\,
      DIC => \green[1]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9984_10047_3_5_n_0,
      DOB => vga_memory_reg_9984_10047_3_5_n_1,
      DOC => vga_memory_reg_9984_10047_3_5_n_2,
      DOD => NLW_vga_memory_reg_9984_10047_3_5_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9984_10047_0_2_i_1_n_0
    );
vga_memory_reg_9984_10047_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[0]_i_74_0\(4),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRB(5) => \red[0]_i_74_0\(4),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRC(5) => \red[0]_i_74_0\(4),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[0]_i_93_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[0]_i_100_3\(5 downto 0),
      DIA => \red[0]_i_100_0\,
      DIB => \red[0]_i_100_1\,
      DIC => \red[0]_i_100_2\,
      DID => '0',
      DOA => vga_memory_reg_9984_10047_6_8_n_0,
      DOB => vga_memory_reg_9984_10047_6_8_n_1,
      DOC => vga_memory_reg_9984_10047_6_8_n_2,
      DOD => NLW_vga_memory_reg_9984_10047_6_8_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9984_10047_0_2_i_1_n_0
    );
vga_memory_reg_9984_10047_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \red[3]_i_105_0\(0),
      ADDRA(4) => ADDRB(4),
      ADDRA(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRB(5) => \red[3]_i_105_0\(0),
      ADDRB(4) => ADDRB(4),
      ADDRB(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRC(5) => \red[3]_i_105_0\(0),
      ADDRC(4) => ADDRB(4),
      ADDRC(3 downto 0) => \red[3]_i_99_0\(3 downto 0),
      ADDRD(5 downto 0) => \red[3]_i_104_3\(5 downto 0),
      DIA => \red[3]_i_104_0\,
      DIB => \red[3]_i_104_1\,
      DIC => \red[3]_i_104_2\,
      DID => '0',
      DOA => vga_memory_reg_9984_10047_9_11_n_0,
      DOB => vga_memory_reg_9984_10047_9_11_n_1,
      DOC => vga_memory_reg_9984_10047_9_11_n_2,
      DOD => NLW_vga_memory_reg_9984_10047_9_11_DOD_UNCONNECTED,
      WCLK => clk,
      WE => vga_memory_reg_9984_10047_0_2_i_1_n_0
    );
vsync_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => vsync,
      Q => vs,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_MCU_vga_basic_control_0_0_vga_timing is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hcount_next_reg[3]_rep_0\ : out STD_LOGIC;
    \vcount_next_reg[5]_rep_0\ : out STD_LOGIC;
    \vcount_next_reg[5]_rep__0_0\ : out STD_LOGIC;
    \vcount_next_reg[4]_rep_0\ : out STD_LOGIC;
    \vcount_next_reg[4]_rep__0_0\ : out STD_LOGIC;
    \vcount_next_reg[4]_rep__1_0\ : out STD_LOGIC;
    \vcount_next_reg[4]_rep__2_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep__0_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep__1_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep__2_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep__3_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep__4_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep__5_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep__6_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep__7_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep__8_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep__9_0\ : out STD_LOGIC;
    \vcount_next_reg[3]_rep__10_0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \hcount_next_reg[8]_rep_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hcount_next_reg[8]_rep__1_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__2_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__3_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__4_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__5_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hcount_next_reg[8]_rep__6_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__8_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hcount_next_reg[8]_rep__9_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRB : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__11_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__12_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hcount_next_reg[8]_rep__13_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__14_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__15_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hcount_next_reg[8]_rep__16_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__17_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__18_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__19_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__20_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \hcount_next_reg[8]_rep__21_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[8]_rep__22_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \hcount_next_reg[6]_rep_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hcount_next_reg[6]_rep__15_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hcount_next_reg[6]_rep__19_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \hcount_next_reg[6]_rep__23_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRC : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \hcount_next_reg[5]_rep__13_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hcount_next_reg[5]_rep__15_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hcount_next_reg[5]_rep__21_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \hcount_next_reg[3]_rep__10_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    hsync : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    vsync : out STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_MCU_vga_basic_control_0_0_vga_timing : entity is "vga_timing";
end microblaze_MCU_vga_basic_control_0_0_vga_timing;

architecture STRUCTURE of microblaze_MCU_vga_basic_control_0_0_vga_timing is
  signal \^addra\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^addrb\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal hcount : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \hcount_next[10]_i_2_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_i_1_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__17_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__18_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__19_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__20_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__21_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__22_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__23_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hcount_next[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__17_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__18_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__19_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__20_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__21_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__22_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__23_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hcount_next[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__17_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__18_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__19_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__20_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__21_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__22_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hcount_next[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__17_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__18_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__19_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__20_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__21_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__22_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__23_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hcount_next[6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__17_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__18_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__19_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__20_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__21_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__22_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \hcount_next[8]_rep_i_1_n_0\ : STD_LOGIC;
  signal \^hcount_next_reg[3]_rep_0\ : STD_LOGIC;
  signal \^hcount_next_reg[6]_rep__15_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^hcount_next_reg[6]_rep__19_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^hcount_next_reg[8]_rep_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^hcount_next_reg[8]_rep__11_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^hcount_next_reg[8]_rep__14_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^hcount_next_reg[8]_rep__15_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^hcount_next_reg[8]_rep__18_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^hcount_next_reg[8]_rep__19_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^hcount_next_reg[8]_rep__1_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^hcount_next_reg[8]_rep__22_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^hcount_next_reg[8]_rep__3_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^hcount_next_reg[8]_rep__4_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal hsync_out_i_2_n_0 : STD_LOGIC;
  signal \i___23_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___23_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___23_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___23_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___23_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___23_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___23_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___23_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___37_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___37_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___37_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___37_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___37_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___37_carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \red[3]_i_3_n_0\ : STD_LOGIC;
  signal \red[3]_i_4_n_0\ : STD_LOGIC;
  signal \red[3]_i_7_n_0\ : STD_LOGIC;
  signal vcount : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \vcount_next0_inferred__0/i___23_carry__0_n_3\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___23_carry__0_n_6\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___23_carry__0_n_7\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___23_carry_n_0\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___23_carry_n_1\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___23_carry_n_2\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___23_carry_n_3\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___23_carry_n_4\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___23_carry_n_5\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___23_carry_n_6\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__0_n_0\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__0_n_1\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__0_n_2\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__0_n_3\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__0_n_4\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__0_n_5\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__0_n_6\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__0_n_7\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__1_n_2\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__1_n_3\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__1_n_5\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__1_n_6\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry__1_n_7\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry_n_0\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry_n_1\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry_n_2\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry_n_3\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry_n_4\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i___37_carry_n_5\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \vcount_next0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal vcount_next1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \vcount_next[2]_i_1_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \vcount_next[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \vcount_next[4]_i_2_n_0\ : STD_LOGIC;
  signal \vcount_next[4]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \vcount_next[4]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \vcount_next[4]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \vcount_next[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \vcount_next[5]_i_2_n_0\ : STD_LOGIC;
  signal \vcount_next[5]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \vcount_next[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \vcount_next[6]_i_2_n_0\ : STD_LOGIC;
  signal \vcount_next[7]_i_2_n_0\ : STD_LOGIC;
  signal \vcount_next[9]_i_3_n_0\ : STD_LOGIC;
  signal \vcount_next[9]_i_4_n_0\ : STD_LOGIC;
  signal \vcount_next[9]_i_5_n_0\ : STD_LOGIC;
  signal \^vcount_next_reg[5]_rep__0_0\ : STD_LOGIC;
  signal vsync_out_i_2_n_0 : STD_LOGIC;
  signal \NLW_vcount_next0_inferred__0/i___23_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_vcount_next0_inferred__0/i___23_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vcount_next0_inferred__0/i___23_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vcount_next0_inferred__0/i___37_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vcount_next0_inferred__0/i___37_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vcount_next0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vcount_next0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vcount_next0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_vcount_next0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vcount_next0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hcount_next[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \hcount_next[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \hcount_next[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \hcount_next[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \hcount_next[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \hcount_next[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \hcount_next[8]_i_1\ : label is "soft_lutpair35";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__0\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__1\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__10\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__11\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__12\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__13\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__14\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__15\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__16\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__17\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__18\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__19\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__2\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__20\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__21\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__22\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__23\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__3\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__4\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__5\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__6\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__7\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__8\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[3]_rep__9\ : label is "hcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__0\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__1\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__10\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__11\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__12\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__13\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__14\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__15\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__16\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__17\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__18\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__19\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__2\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__20\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__21\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__22\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__23\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__3\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__4\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__5\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__6\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__7\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__8\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[4]_rep__9\ : label is "hcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__0\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__1\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__10\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__11\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__12\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__13\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__14\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__15\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__16\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__17\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__18\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__19\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__2\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__20\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__21\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__22\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__3\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__4\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__5\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__6\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__7\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__8\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[5]_rep__9\ : label is "hcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__0\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__1\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__10\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__11\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__12\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__13\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__14\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__15\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__16\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__17\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__18\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__19\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__2\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__20\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__21\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__22\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__23\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__3\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__4\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__5\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__6\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__7\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__8\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[6]_rep__9\ : label is "hcount_next_reg[6]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__0\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__1\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__10\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__11\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__12\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__13\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__14\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__15\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__16\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__17\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__18\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__19\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__2\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__20\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__21\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__22\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__3\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__4\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__5\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__6\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__7\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__8\ : label is "hcount_next_reg[8]";
  attribute ORIG_CELL_NAME of \hcount_next_reg[8]_rep__9\ : label is "hcount_next_reg[8]";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___23_carry_i_3\ : label is "lutpair0";
  attribute HLUTNM of \i___23_carry_i_8\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \vcount_next[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \vcount_next[4]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \vcount_next[5]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \vcount_next[6]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \vcount_next[7]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \vcount_next[8]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \vcount_next[9]_i_4\ : label is "soft_lutpair34";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep__0\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep__1\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep__10\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep__2\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep__3\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep__4\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep__5\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep__6\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep__7\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep__8\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[3]_rep__9\ : label is "vcount_next_reg[3]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[4]\ : label is "vcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[4]_rep\ : label is "vcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[4]_rep__0\ : label is "vcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[4]_rep__1\ : label is "vcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[4]_rep__2\ : label is "vcount_next_reg[4]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[5]\ : label is "vcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[5]_rep\ : label is "vcount_next_reg[5]";
  attribute ORIG_CELL_NAME of \vcount_next_reg[5]_rep__0\ : label is "vcount_next_reg[5]";
begin
  ADDRA(4 downto 0) <= \^addra\(4 downto 0);
  ADDRB(4 downto 0) <= \^addrb\(4 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \hcount_next_reg[3]_rep_0\ <= \^hcount_next_reg[3]_rep_0\;
  \hcount_next_reg[6]_rep__15_0\(3 downto 0) <= \^hcount_next_reg[6]_rep__15_0\(3 downto 0);
  \hcount_next_reg[6]_rep__19_0\(3 downto 0) <= \^hcount_next_reg[6]_rep__19_0\(3 downto 0);
  \hcount_next_reg[8]_rep_0\(4 downto 0) <= \^hcount_next_reg[8]_rep_0\(4 downto 0);
  \hcount_next_reg[8]_rep__11_0\(4 downto 0) <= \^hcount_next_reg[8]_rep__11_0\(4 downto 0);
  \hcount_next_reg[8]_rep__14_0\(4 downto 0) <= \^hcount_next_reg[8]_rep__14_0\(4 downto 0);
  \hcount_next_reg[8]_rep__15_0\(3 downto 0) <= \^hcount_next_reg[8]_rep__15_0\(3 downto 0);
  \hcount_next_reg[8]_rep__18_0\(4 downto 0) <= \^hcount_next_reg[8]_rep__18_0\(4 downto 0);
  \hcount_next_reg[8]_rep__19_0\(4 downto 0) <= \^hcount_next_reg[8]_rep__19_0\(4 downto 0);
  \hcount_next_reg[8]_rep__1_0\(4 downto 0) <= \^hcount_next_reg[8]_rep__1_0\(4 downto 0);
  \hcount_next_reg[8]_rep__22_0\(4 downto 0) <= \^hcount_next_reg[8]_rep__22_0\(4 downto 0);
  \hcount_next_reg[8]_rep__3_0\(4 downto 0) <= \^hcount_next_reg[8]_rep__3_0\(4 downto 0);
  \hcount_next_reg[8]_rep__4_0\(4 downto 0) <= \^hcount_next_reg[8]_rep__4_0\(4 downto 0);
  \out\(6 downto 0) <= \^out\(6 downto 0);
  \vcount_next_reg[5]_rep__0_0\ <= \^vcount_next_reg[5]_rep__0_0\;
\hcount_next[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hcount(0),
      O => \p_0_in__0\(0)
    );
\hcount_next[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => hcount(10),
      I1 => \^hcount_next_reg[8]_rep__4_0\(4),
      I2 => \^hcount_next_reg[8]_rep__3_0\(3),
      I3 => \^out\(4),
      I4 => \hcount_next[10]_i_2_n_0\,
      I5 => \^out\(6),
      O => \p_0_in__0\(10)
    );
\hcount_next[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__22_0\(1),
      I2 => hcount(2),
      I3 => hcount(0),
      I4 => hcount(1),
      I5 => \^hcount_next_reg[3]_rep_0\,
      O => \hcount_next[10]_i_2_n_0\
    );
\hcount_next[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hcount(0),
      I1 => hcount(1),
      O => \p_0_in__0\(1)
    );
\hcount_next[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => hcount(2),
      I1 => hcount(0),
      I2 => hcount(1),
      O => \p_0_in__0\(2)
    );
\hcount_next[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_i_1_n_0\
    );
\hcount_next[3]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1_n_0\
    );
\hcount_next[3]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__0_n_0\
    );
\hcount_next[3]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__1_n_0\
    );
\hcount_next[3]_rep_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__10_n_0\
    );
\hcount_next[3]_rep_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__11_n_0\
    );
\hcount_next[3]_rep_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__12_n_0\
    );
\hcount_next[3]_rep_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__13_n_0\
    );
\hcount_next[3]_rep_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__14_n_0\
    );
\hcount_next[3]_rep_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__15_n_0\
    );
\hcount_next[3]_rep_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__16_n_0\
    );
\hcount_next[3]_rep_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__17_n_0\
    );
\hcount_next[3]_rep_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__18_n_0\
    );
\hcount_next[3]_rep_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__19_n_0\
    );
\hcount_next[3]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__2_n_0\
    );
\hcount_next[3]_rep_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__20_n_0\
    );
\hcount_next[3]_rep_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__21_n_0\
    );
\hcount_next[3]_rep_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__22_n_0\
    );
\hcount_next[3]_rep_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__23_n_0\
    );
\hcount_next[3]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__3_n_0\
    );
\hcount_next[3]_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__4_n_0\
    );
\hcount_next[3]_rep_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__5_n_0\
    );
\hcount_next[3]_rep_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__6_n_0\
    );
\hcount_next[3]_rep_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__7_n_0\
    );
\hcount_next[3]_rep_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__8_n_0\
    );
\hcount_next[3]_rep_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      O => \hcount_next[3]_rep_i_1__9_n_0\
    );
\hcount_next[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[3]_rep_0\,
      O => \p_0_in__0\(4)
    );
\hcount_next[4]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^out\(0),
      O => \hcount_next[4]_rep_i_1_n_0\
    );
\hcount_next[4]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__0_n_0\
    );
\hcount_next[4]_rep_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__1_n_0\
    );
\hcount_next[4]_rep_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__10_n_0\
    );
\hcount_next[4]_rep_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__11_n_0\
    );
\hcount_next[4]_rep_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__12_n_0\
    );
\hcount_next[4]_rep_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__13_n_0\
    );
\hcount_next[4]_rep_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__14_n_0\
    );
\hcount_next[4]_rep_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__15_n_0\
    );
\hcount_next[4]_rep_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__16_n_0\
    );
\hcount_next[4]_rep_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__17_n_0\
    );
\hcount_next[4]_rep_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__18_n_0\
    );
\hcount_next[4]_rep_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__19_n_0\
    );
\hcount_next[4]_rep_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__2_n_0\
    );
\hcount_next[4]_rep_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__20_n_0\
    );
\hcount_next[4]_rep_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__21_n_0\
    );
\hcount_next[4]_rep_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__22_n_0\
    );
\hcount_next[4]_rep_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__23_n_0\
    );
\hcount_next[4]_rep_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__3_n_0\
    );
\hcount_next[4]_rep_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__4_n_0\
    );
\hcount_next[4]_rep_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__5_n_0\
    );
\hcount_next[4]_rep_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__6_n_0\
    );
\hcount_next[4]_rep_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__7_n_0\
    );
\hcount_next[4]_rep_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__8_n_0\
    );
\hcount_next[4]_rep_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(1),
      I1 => hcount(2),
      I2 => hcount(0),
      I3 => hcount(1),
      I4 => \^hcount_next_reg[8]_rep_0\(0),
      O => \hcount_next[4]_rep_i_1__9_n_0\
    );
\hcount_next[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[3]_rep_0\,
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^out\(1),
      O => \p_0_in__0\(5)
    );
\hcount_next[5]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__3_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[6]_rep__19_0\(1),
      O => \hcount_next[5]_rep_i_1_n_0\
    );
\hcount_next[5]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__3_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[6]_rep__19_0\(1),
      O => \hcount_next[5]_rep_i_1__0_n_0\
    );
\hcount_next[5]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__3_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[6]_rep__19_0\(1),
      O => \hcount_next[5]_rep_i_1__1_n_0\
    );
\hcount_next[5]_rep_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__11_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^addrb\(1),
      O => \hcount_next[5]_rep_i_1__10_n_0\
    );
\hcount_next[5]_rep_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__15_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__14_0\(1),
      O => \hcount_next[5]_rep_i_1__11_n_0\
    );
\hcount_next[5]_rep_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__15_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__14_0\(1),
      O => \hcount_next[5]_rep_i_1__12_n_0\
    );
\hcount_next[5]_rep_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__15_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__14_0\(1),
      O => \hcount_next[5]_rep_i_1__13_n_0\
    );
\hcount_next[5]_rep_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__15_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__14_0\(1),
      O => \hcount_next[5]_rep_i_1__14_n_0\
    );
\hcount_next[5]_rep_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__19_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__18_0\(1),
      O => \hcount_next[5]_rep_i_1__15_n_0\
    );
\hcount_next[5]_rep_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__19_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__18_0\(1),
      O => \hcount_next[5]_rep_i_1__16_n_0\
    );
\hcount_next[5]_rep_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__19_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__18_0\(1),
      O => \hcount_next[5]_rep_i_1__17_n_0\
    );
\hcount_next[5]_rep_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__19_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__18_0\(1),
      O => \hcount_next[5]_rep_i_1__18_n_0\
    );
\hcount_next[5]_rep_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__22_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__22_0\(1),
      O => \hcount_next[5]_rep_i_1__19_n_0\
    );
\hcount_next[5]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__3_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[6]_rep__19_0\(1),
      O => \hcount_next[5]_rep_i_1__2_n_0\
    );
\hcount_next[5]_rep_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__22_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__22_0\(1),
      O => \hcount_next[5]_rep_i_1__20_n_0\
    );
\hcount_next[5]_rep_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__22_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__22_0\(1),
      O => \hcount_next[5]_rep_i_1__21_n_0\
    );
\hcount_next[5]_rep_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__22_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[8]_rep__22_0\(1),
      O => \hcount_next[5]_rep_i_1__22_n_0\
    );
\hcount_next[5]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^addra\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[6]_rep__15_0\(1),
      O => \hcount_next[5]_rep_i_1__3_n_0\
    );
\hcount_next[5]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^addra\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[6]_rep__15_0\(1),
      O => \hcount_next[5]_rep_i_1__4_n_0\
    );
\hcount_next[5]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^addra\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[6]_rep__15_0\(1),
      O => \hcount_next[5]_rep_i_1__5_n_0\
    );
\hcount_next[5]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^addra\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^hcount_next_reg[6]_rep__15_0\(1),
      O => \hcount_next[5]_rep_i_1__6_n_0\
    );
\hcount_next[5]_rep_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__11_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^addrb\(1),
      O => \hcount_next[5]_rep_i_1__7_n_0\
    );
\hcount_next[5]_rep_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__11_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^addrb\(1),
      O => \hcount_next[5]_rep_i_1__8_n_0\
    );
\hcount_next[5]_rep_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__11_0\(0),
      I2 => hcount(1),
      I3 => hcount(0),
      I4 => hcount(2),
      I5 => \^addrb\(1),
      O => \hcount_next[5]_rep_i_1__9_n_0\
    );
\hcount_next[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \p_0_in__0\(6)
    );
\hcount_next[6]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1_n_0\
    );
\hcount_next[6]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__0_n_0\
    );
\hcount_next[6]_rep_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__1_n_0\
    );
\hcount_next[6]_rep_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__10_n_0\
    );
\hcount_next[6]_rep_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__11_n_0\
    );
\hcount_next[6]_rep_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__12_n_0\
    );
\hcount_next[6]_rep_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__13_n_0\
    );
\hcount_next[6]_rep_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__14_n_0\
    );
\hcount_next[6]_rep_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__15_n_0\
    );
\hcount_next[6]_rep_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__16_n_0\
    );
\hcount_next[6]_rep_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__17_n_0\
    );
\hcount_next[6]_rep_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__18_n_0\
    );
\hcount_next[6]_rep_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__19_n_0\
    );
\hcount_next[6]_rep_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__2_n_0\
    );
\hcount_next[6]_rep_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__20_n_0\
    );
\hcount_next[6]_rep_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__21_n_0\
    );
\hcount_next[6]_rep_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__22_n_0\
    );
\hcount_next[6]_rep_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__23_n_0\
    );
\hcount_next[6]_rep_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__3_n_0\
    );
\hcount_next[6]_rep_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__4_n_0\
    );
\hcount_next[6]_rep_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__5_n_0\
    );
\hcount_next[6]_rep_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__6_n_0\
    );
\hcount_next[6]_rep_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__7_n_0\
    );
\hcount_next[6]_rep_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__8_n_0\
    );
\hcount_next[6]_rep_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out\(3),
      I1 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[6]_rep_i_1__9_n_0\
    );
\hcount_next[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^out\(4),
      I1 => \hcount_next[10]_i_2_n_0\,
      I2 => \^out\(3),
      O => \p_0_in__0\(7)
    );
\hcount_next[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \p_0_in__0\(8)
    );
\hcount_next[8]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1_n_0\
    );
\hcount_next[8]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__1_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__0_n_0\
    );
\hcount_next[8]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__1_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__1_n_0\
    );
\hcount_next[8]_rep_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__10_n_0\
    );
\hcount_next[8]_rep_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__11_n_0\
    );
\hcount_next[8]_rep_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__12_n_0\
    );
\hcount_next[8]_rep_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__13_n_0\
    );
\hcount_next[8]_rep_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__14_n_0\
    );
\hcount_next[8]_rep_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__15_n_0\
    );
\hcount_next[8]_rep_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__16_n_0\
    );
\hcount_next[8]_rep_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__17_n_0\
    );
\hcount_next[8]_rep_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__18_n_0\
    );
\hcount_next[8]_rep_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__19_n_0\
    );
\hcount_next[8]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__2_n_0\
    );
\hcount_next[8]_rep_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__20_n_0\
    );
\hcount_next[8]_rep_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__21_n_0\
    );
\hcount_next[8]_rep_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__22_n_0\
    );
\hcount_next[8]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__3_n_0\
    );
\hcount_next[8]_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__4_n_0\
    );
\hcount_next[8]_rep_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__5_n_0\
    );
\hcount_next[8]_rep_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__6_n_0\
    );
\hcount_next[8]_rep_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__7_n_0\
    );
\hcount_next[8]_rep_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__8_n_0\
    );
\hcount_next[8]_rep_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^hcount_next_reg[8]_rep_0\(4),
      I1 => \^hcount_next_reg[8]_rep__22_0\(3),
      I2 => \^out\(4),
      I3 => \hcount_next[10]_i_2_n_0\,
      O => \hcount_next[8]_rep_i_1__9_n_0\
    );
\hcount_next[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^out\(6),
      I1 => \hcount_next[10]_i_2_n_0\,
      I2 => \^out\(4),
      I3 => \^hcount_next_reg[8]_rep__3_0\(3),
      I4 => \^hcount_next_reg[8]_rep__4_0\(4),
      O => \p_0_in__0\(9)
    );
\hcount_next_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hcount(0),
      R => clear
    );
\hcount_next_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(10),
      Q => hcount(10),
      R => clear
    );
\hcount_next_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hcount(1),
      R => clear
    );
\hcount_next_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => hcount(2),
      R => clear
    );
\hcount_next_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_i_1_n_0\,
      Q => \^out\(0),
      R => clear
    );
\hcount_next_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1_n_0\,
      Q => \^hcount_next_reg[3]_rep_0\,
      R => clear
    );
\hcount_next_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__0_n_0\,
      Q => \^hcount_next_reg[8]_rep_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__1_n_0\,
      Q => \^hcount_next_reg[8]_rep__1_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__10_n_0\,
      Q => \hcount_next_reg[3]_rep__10_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__11_n_0\,
      Q => \^addrb\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__12_n_0\,
      Q => \^hcount_next_reg[8]_rep__11_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__13_n_0\,
      Q => \hcount_next_reg[8]_rep__12_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__14_n_0\,
      Q => \hcount_next_reg[8]_rep__13_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__15_n_0\,
      Q => \^hcount_next_reg[8]_rep__14_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__16_n_0\,
      Q => \^hcount_next_reg[8]_rep__15_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__17_n_0\,
      Q => \hcount_next_reg[8]_rep__16_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__18_n_0\,
      Q => \hcount_next_reg[8]_rep__17_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__19_n_0\,
      Q => \^hcount_next_reg[8]_rep__18_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__2_n_0\,
      Q => \hcount_next_reg[8]_rep__2_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__20_n_0\,
      Q => \^hcount_next_reg[8]_rep__19_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__21_n_0\,
      Q => \hcount_next_reg[8]_rep__21_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__22_n_0\,
      Q => \hcount_next_reg[5]_rep__21_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__23\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__23_n_0\,
      Q => \^hcount_next_reg[8]_rep__22_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__3_n_0\,
      Q => \^hcount_next_reg[6]_rep__19_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__4_n_0\,
      Q => \^hcount_next_reg[8]_rep__3_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__5_n_0\,
      Q => \^hcount_next_reg[8]_rep__4_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__6_n_0\,
      Q => \hcount_next_reg[8]_rep__6_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__7_n_0\,
      Q => \^hcount_next_reg[6]_rep__15_0\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__8_n_0\,
      Q => \^addra\(0),
      R => clear
    );
\hcount_next_reg[3]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[3]_rep_i_1__9_n_0\,
      Q => \hcount_next_reg[8]_rep__9_0\(0),
      R => clear
    );
\hcount_next_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \^out\(1),
      R => clear
    );
\hcount_next_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1_n_0\,
      Q => \hcount_next_reg[6]_rep__23_0\(0),
      R => clear
    );
\hcount_next_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__0_n_0\,
      Q => \^hcount_next_reg[8]_rep__22_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__1_n_0\,
      Q => \hcount_next_reg[8]_rep__21_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__10_n_0\,
      Q => \hcount_next_reg[8]_rep__12_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__11_n_0\,
      Q => \^hcount_next_reg[8]_rep__11_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__12_n_0\,
      Q => \^addrb\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__13_n_0\,
      Q => ADDRC(0),
      R => clear
    );
\hcount_next_reg[4]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__14_n_0\,
      Q => \hcount_next_reg[8]_rep__9_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__15_n_0\,
      Q => \^addra\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__16_n_0\,
      Q => \^hcount_next_reg[6]_rep__15_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__17_n_0\,
      Q => \hcount_next_reg[8]_rep__6_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__18_n_0\,
      Q => \^hcount_next_reg[8]_rep__4_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__19_n_0\,
      Q => \^hcount_next_reg[8]_rep__3_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__2_n_0\,
      Q => \hcount_next_reg[8]_rep__20_0\(0),
      R => clear
    );
\hcount_next_reg[4]_rep__20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__20_n_0\,
      Q => \^hcount_next_reg[6]_rep__19_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__21_n_0\,
      Q => \hcount_next_reg[8]_rep__2_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__22_n_0\,
      Q => \^hcount_next_reg[8]_rep__1_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__23\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__23_n_0\,
      Q => \^hcount_next_reg[8]_rep_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__3_n_0\,
      Q => \^hcount_next_reg[8]_rep__19_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__4_n_0\,
      Q => \^hcount_next_reg[8]_rep__18_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__5_n_0\,
      Q => \hcount_next_reg[8]_rep__17_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__6_n_0\,
      Q => \hcount_next_reg[8]_rep__16_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__7_n_0\,
      Q => \^hcount_next_reg[8]_rep__15_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__8_n_0\,
      Q => \^hcount_next_reg[8]_rep__14_0\(1),
      R => clear
    );
\hcount_next_reg[4]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[4]_rep_i_1__9_n_0\,
      Q => \hcount_next_reg[8]_rep__13_0\(1),
      R => clear
    );
\hcount_next_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \^out\(2),
      R => clear
    );
\hcount_next_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1_n_0\,
      Q => \^hcount_next_reg[8]_rep_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__0_n_0\,
      Q => \^hcount_next_reg[8]_rep__1_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__1_n_0\,
      Q => \hcount_next_reg[8]_rep__2_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__10_n_0\,
      Q => \^addrb\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__11_n_0\,
      Q => \^hcount_next_reg[8]_rep__11_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__12_n_0\,
      Q => \hcount_next_reg[8]_rep__13_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__13_n_0\,
      Q => \hcount_next_reg[5]_rep__13_0\(0),
      R => clear
    );
\hcount_next_reg[5]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__14_n_0\,
      Q => \^hcount_next_reg[8]_rep__14_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__15_n_0\,
      Q => \hcount_next_reg[5]_rep__15_0\(0),
      R => clear
    );
\hcount_next_reg[5]_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__16_n_0\,
      Q => \hcount_next_reg[8]_rep__16_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__17_n_0\,
      Q => \hcount_next_reg[8]_rep__17_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__18_n_0\,
      Q => \^hcount_next_reg[8]_rep__18_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__19_n_0\,
      Q => \^hcount_next_reg[8]_rep__19_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__2_n_0\,
      Q => \^hcount_next_reg[6]_rep__19_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__20_n_0\,
      Q => \hcount_next_reg[8]_rep__21_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__21_n_0\,
      Q => \hcount_next_reg[5]_rep__21_0\(1),
      R => clear
    );
\hcount_next_reg[5]_rep__22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__22_n_0\,
      Q => \^hcount_next_reg[8]_rep__22_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__3_n_0\,
      Q => \^hcount_next_reg[8]_rep__3_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__4_n_0\,
      Q => \^hcount_next_reg[8]_rep__4_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__5_n_0\,
      Q => \hcount_next_reg[8]_rep__6_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__6_n_0\,
      Q => \^hcount_next_reg[6]_rep__15_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__7_n_0\,
      Q => \^addra\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__8_n_0\,
      Q => \hcount_next_reg[8]_rep__9_0\(2),
      R => clear
    );
\hcount_next_reg[5]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[5]_rep_i_1__9_n_0\,
      Q => ADDRC(1),
      R => clear
    );
\hcount_next_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => \^out\(3),
      R => clear
    );
\hcount_next_reg[6]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1_n_0\,
      Q => \hcount_next_reg[6]_rep_0\(0),
      R => clear
    );
\hcount_next_reg[6]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__0_n_0\,
      Q => \^hcount_next_reg[8]_rep__22_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__1_n_0\,
      Q => \hcount_next_reg[8]_rep__21_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__10_n_0\,
      Q => \hcount_next_reg[8]_rep__12_0\(2),
      R => clear
    );
\hcount_next_reg[6]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__11_n_0\,
      Q => \^hcount_next_reg[8]_rep__11_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__12_n_0\,
      Q => \^addrb\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__13_n_0\,
      Q => \hcount_next_reg[8]_rep__9_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__14_n_0\,
      Q => \^addra\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__15_n_0\,
      Q => \^hcount_next_reg[6]_rep__15_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__16_n_0\,
      Q => \hcount_next_reg[8]_rep__6_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__17_n_0\,
      Q => \^hcount_next_reg[8]_rep__4_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__18_n_0\,
      Q => \^hcount_next_reg[8]_rep__3_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__19_n_0\,
      Q => \^hcount_next_reg[6]_rep__19_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__2_n_0\,
      Q => \hcount_next_reg[8]_rep__20_0\(1),
      R => clear
    );
\hcount_next_reg[6]_rep__20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__20_n_0\,
      Q => \hcount_next_reg[8]_rep__2_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__21_n_0\,
      Q => \^hcount_next_reg[8]_rep__1_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__22_n_0\,
      Q => \^hcount_next_reg[8]_rep_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__23\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__23_n_0\,
      Q => \hcount_next_reg[6]_rep__23_0\(1),
      R => clear
    );
\hcount_next_reg[6]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__3_n_0\,
      Q => \^hcount_next_reg[8]_rep__19_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__4_n_0\,
      Q => \^hcount_next_reg[8]_rep__18_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__5_n_0\,
      Q => \hcount_next_reg[8]_rep__17_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__6_n_0\,
      Q => \hcount_next_reg[8]_rep__16_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__7_n_0\,
      Q => \^hcount_next_reg[8]_rep__15_0\(2),
      R => clear
    );
\hcount_next_reg[6]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__8_n_0\,
      Q => \^hcount_next_reg[8]_rep__14_0\(3),
      R => clear
    );
\hcount_next_reg[6]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[6]_rep_i_1__9_n_0\,
      Q => \hcount_next_reg[8]_rep__13_0\(3),
      R => clear
    );
\hcount_next_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(7),
      Q => \^out\(4),
      R => clear
    );
\hcount_next_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(8),
      Q => \^out\(5),
      R => clear
    );
\hcount_next_reg[8]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1_n_0\,
      Q => \^hcount_next_reg[8]_rep_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__0_n_0\,
      Q => \hcount_next_reg[8]_rep__0_0\(0),
      R => clear
    );
\hcount_next_reg[8]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__1_n_0\,
      Q => \^hcount_next_reg[8]_rep__1_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__10_n_0\,
      Q => \^addrb\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__11\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__11_n_0\,
      Q => \^hcount_next_reg[8]_rep__11_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__12\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__12_n_0\,
      Q => \hcount_next_reg[8]_rep__12_0\(3),
      R => clear
    );
\hcount_next_reg[8]_rep__13\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__13_n_0\,
      Q => \hcount_next_reg[8]_rep__13_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__14\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__14_n_0\,
      Q => \^hcount_next_reg[8]_rep__14_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__15\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__15_n_0\,
      Q => \^hcount_next_reg[8]_rep__15_0\(3),
      R => clear
    );
\hcount_next_reg[8]_rep__16\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__16_n_0\,
      Q => \hcount_next_reg[8]_rep__16_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__17\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__17_n_0\,
      Q => \hcount_next_reg[8]_rep__17_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__18\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__18_n_0\,
      Q => \^hcount_next_reg[8]_rep__18_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__19\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__19_n_0\,
      Q => \^hcount_next_reg[8]_rep__19_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__2_n_0\,
      Q => \hcount_next_reg[8]_rep__2_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__20\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__20_n_0\,
      Q => \hcount_next_reg[8]_rep__20_0\(2),
      R => clear
    );
\hcount_next_reg[8]_rep__21\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__21_n_0\,
      Q => \hcount_next_reg[8]_rep__21_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__22\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__22_n_0\,
      Q => \^hcount_next_reg[8]_rep__22_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__3_n_0\,
      Q => \^hcount_next_reg[8]_rep__3_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__4_n_0\,
      Q => \^hcount_next_reg[8]_rep__4_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__5_n_0\,
      Q => \hcount_next_reg[8]_rep__5_0\(0),
      R => clear
    );
\hcount_next_reg[8]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__6_n_0\,
      Q => \hcount_next_reg[8]_rep__6_0\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__7_n_0\,
      Q => \^addra\(4),
      R => clear
    );
\hcount_next_reg[8]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__8_n_0\,
      Q => \hcount_next_reg[8]_rep__8_0\(0),
      R => clear
    );
\hcount_next_reg[8]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \hcount_next[8]_rep_i_1__9_n_0\,
      Q => \hcount_next_reg[8]_rep__9_0\(4),
      R => clear
    );
\hcount_next_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__0\(9),
      Q => \^out\(6),
      R => clear
    );
hsync_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088888880"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(6),
      I2 => \^out\(4),
      I3 => \^out\(3),
      I4 => \^out\(2),
      I5 => hsync_out_i_2_n_0,
      O => hsync
    );
hsync_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => hcount(10),
      I1 => \^hcount_next_reg[3]_rep_0\,
      I2 => \^out\(2),
      I3 => \^out\(1),
      I4 => \^out\(3),
      I5 => \^out\(4),
      O => hsync_out_i_2_n_0
    );
\i___23_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i__carry__2_n_7\,
      I1 => \vcount_next0_inferred__0/i__carry__2_n_2\,
      O => \i___23_carry_i_1_n_0\
    );
\i___23_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i__carry__2_n_7\,
      I1 => \vcount_next0_inferred__0/i__carry__2_n_2\,
      I2 => \vcount_next0_inferred__0/i__carry__1_n_4\,
      O => \i___23_carry_i_2_n_0\
    );
\i___23_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i__carry__2_n_7\,
      I1 => \vcount_next0_inferred__0/i__carry__1_n_4\,
      O => \i___23_carry_i_3_n_0\
    );
\i___23_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i__carry__1_n_4\,
      I1 => \vcount_next0_inferred__0/i__carry__2_n_2\,
      O => \i___23_carry_i_4_n_0\
    );
\i___23_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i__carry__2_n_7\,
      I1 => \vcount_next0_inferred__0/i__carry__2_n_2\,
      O => \i___23_carry_i_5_n_0\
    );
\i___23_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i__carry__1_n_4\,
      I1 => \vcount_next0_inferred__0/i__carry__2_n_2\,
      I2 => \vcount_next0_inferred__0/i__carry__2_n_7\,
      O => \i___23_carry_i_6_n_0\
    );
\i___23_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \i___23_carry_i_3_n_0\,
      I1 => \vcount_next0_inferred__0/i__carry__2_n_2\,
      I2 => \vcount_next0_inferred__0/i__carry__1_n_4\,
      I3 => \vcount_next0_inferred__0/i__carry__2_n_7\,
      O => \i___23_carry_i_7_n_0\
    );
\i___23_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i__carry__2_n_7\,
      I1 => \vcount_next0_inferred__0/i__carry__1_n_4\,
      I2 => \vcount_next0_inferred__0/i__carry__2_n_2\,
      O => \i___23_carry_i_8_n_0\
    );
\i___37_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i__carry__0_i_9_n_0\,
      I1 => vcount(5),
      I2 => \^q\(0),
      O => \i___37_carry__0_i_1_n_0\
    );
\i___37_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i__carry__2_n_2\,
      I1 => \vcount_next0_inferred__0/i__carry__1_n_4\,
      O => \i___37_carry__0_i_2_n_0\
    );
\i___37_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
        port map (
      I0 => vcount(5),
      I1 => \^q\(0),
      I2 => \i__carry__0_i_9_n_0\,
      I3 => \^q\(1),
      I4 => \vcount_next0_inferred__0/i___23_carry_n_5\,
      O => \i___37_carry__0_i_3_n_0\
    );
\i___37_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => vcount_next1(6),
      I1 => \vcount_next0_inferred__0/i___23_carry_n_6\,
      O => \i___37_carry__0_i_4_n_0\
    );
\i___37_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \i__carry__0_i_1_n_0\,
      I1 => \vcount_next0_inferred__0/i__carry__2_n_7\,
      I2 => \vcount_next0_inferred__0/i__carry__1_n_4\,
      I3 => \vcount_next0_inferred__0/i__carry__2_n_2\,
      O => \i___37_carry__0_i_5_n_0\
    );
\i___37_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => vcount_next1(4),
      I1 => \vcount_next0_inferred__0/i__carry__1_n_4\,
      I2 => \vcount_next0_inferred__0/i__carry__2_n_2\,
      O => \i___37_carry__0_i_6_n_0\
    );
\i___37_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => vcount(5),
      I1 => \^q\(0),
      I2 => \i__carry__0_i_9_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => vcount_next1(9)
    );
\i___37_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \i__carry__0_i_9_n_0\,
      I2 => \^q\(0),
      I3 => vcount(5),
      I4 => \^q\(2),
      O => \i___37_carry__1_i_2_n_0\
    );
\i___37_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___23_carry__0_n_6\,
      I1 => vcount_next1(10),
      O => \i___37_carry__1_i_3_n_0\
    );
\i___37_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => vcount_next1(9),
      I1 => \vcount_next0_inferred__0/i___23_carry__0_n_7\,
      O => \i___37_carry__1_i_4_n_0\
    );
\i___37_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF20002000DFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \i__carry__0_i_9_n_0\,
      I2 => \^q\(0),
      I3 => vcount(5),
      I4 => \^q\(2),
      I5 => \vcount_next0_inferred__0/i___23_carry_n_4\,
      O => \i___37_carry__1_i_5_n_0\
    );
\i___37_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i__carry__2_n_7\,
      O => \i___37_carry_i_1_n_0\
    );
\i___37_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vcount(1),
      I1 => vcount(0),
      I2 => vcount(2),
      O => \i___37_carry_i_2_n_0\
    );
\i___37_carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vcount(0),
      O => vcount_next1(0)
    );
\i___37_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => vcount(3),
      I1 => vcount(1),
      I2 => vcount(0),
      I3 => vcount(2),
      I4 => \vcount_next0_inferred__0/i__carry__2_n_7\,
      O => \i___37_carry_i_4_n_0\
    );
\i___37_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => vcount(2),
      I1 => vcount(0),
      I2 => vcount(1),
      I3 => \vcount_next0_inferred__0/i__carry__1_n_4\,
      O => \i___37_carry_i_5_n_0\
    );
\i___37_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => vcount(1),
      I1 => vcount(0),
      O => \i___37_carry_i_6_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => vcount(1),
      I1 => vcount(0),
      I2 => vcount(2),
      I3 => vcount(3),
      I4 => vcount(4),
      I5 => vcount(5),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i__carry__0_i_9_n_0\,
      I1 => vcount(5),
      I2 => \^q\(0),
      O => vcount_next1(6)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => vcount(1),
      I1 => vcount(0),
      I2 => vcount(2),
      I3 => vcount(3),
      I4 => vcount(4),
      O => vcount_next1(4)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => vcount(2),
      I1 => vcount(0),
      I2 => vcount(1),
      I3 => vcount(3),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => vcount(1),
      I1 => vcount(0),
      I2 => vcount(2),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A966"
    )
        port map (
      I0 => \^q\(1),
      I1 => \i__carry__0_i_9_n_0\,
      I2 => \^q\(0),
      I3 => vcount(5),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => vcount(4),
      I1 => vcount(3),
      I2 => vcount(2),
      I3 => vcount(0),
      I4 => vcount(1),
      I5 => vcount_next1(6),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AA5A5A5A5A5A5A5"
    )
        port map (
      I0 => vcount(5),
      I1 => vcount(4),
      I2 => vcount(3),
      I3 => vcount(2),
      I4 => vcount(0),
      I5 => vcount(1),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AA5A5A5"
    )
        port map (
      I0 => vcount(4),
      I1 => vcount(3),
      I2 => vcount(2),
      I3 => vcount(0),
      I4 => vcount(1),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => vcount(4),
      I1 => vcount(3),
      I2 => vcount(2),
      I3 => vcount(0),
      I4 => vcount(1),
      O => \i__carry__0_i_9_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \i__carry__0_i_9_n_0\,
      I3 => \^q\(0),
      I4 => vcount(5),
      I5 => \^q\(3),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => vcount(5),
      I1 => \^q\(0),
      I2 => \i__carry__0_i_9_n_0\,
      I3 => \^q\(1),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \i__carry__0_i_9_n_0\,
      I1 => vcount(5),
      I2 => \^q\(0),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5595555555555555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \i__carry__0_i_9_n_0\,
      I4 => \^q\(0),
      I5 => vcount(5),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555559555555"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \i__carry__0_i_9_n_0\,
      I3 => \^q\(0),
      I4 => vcount(5),
      I5 => \^q\(3),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A59AA5A5A5A5A5A5"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \i__carry__0_i_9_n_0\,
      I4 => \^q\(0),
      I5 => vcount(5),
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5A9A569"
    )
        port map (
      I0 => \^q\(2),
      I1 => vcount(5),
      I2 => \^q\(0),
      I3 => \i__carry__0_i_9_n_0\,
      I4 => \^q\(1),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => vcount(5),
      I2 => \^q\(0),
      I3 => \i__carry__0_i_9_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => vcount_next1(10)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \i__carry__0_i_9_n_0\,
      I3 => \^q\(0),
      I4 => vcount(5),
      I5 => \^q\(3),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => vcount(0),
      I1 => vcount(1),
      O => vcount_next1(1)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vcount(0),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A969"
    )
        port map (
      I0 => vcount(3),
      I1 => vcount(1),
      I2 => vcount(0),
      I3 => vcount(2),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => vcount(2),
      I1 => vcount(0),
      I2 => vcount(1),
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => vcount(1),
      I1 => vcount(0),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vcount(0),
      O => \i__carry_i_6_n_0\
    );
\red[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \red[3]_i_3_n_0\,
      I1 => \red[3]_i_4_n_0\,
      I2 => hcount(10),
      O => SR(0)
    );
\red[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A888A888A888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \red[3]_i_7_n_0\,
      I2 => \^q\(0),
      I3 => \^vcount_next_reg[5]_rep__0_0\,
      I4 => vcount(4),
      I5 => vcount(3),
      O => \red[3]_i_3_n_0\
    );
\red[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(3),
      I2 => \^out\(4),
      I3 => \^out\(6),
      I4 => \^out\(5),
      O => \red[3]_i_4_n_0\
    );
\red[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \red[3]_i_7_n_0\
    );
\vcount_next0_inferred__0/i___23_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vcount_next0_inferred__0/i___23_carry_n_0\,
      CO(2) => \vcount_next0_inferred__0/i___23_carry_n_1\,
      CO(1) => \vcount_next0_inferred__0/i___23_carry_n_2\,
      CO(0) => \vcount_next0_inferred__0/i___23_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___23_carry_i_1_n_0\,
      DI(2) => \i___23_carry_i_2_n_0\,
      DI(1) => \i___23_carry_i_3_n_0\,
      DI(0) => \i___23_carry_i_4_n_0\,
      O(3) => \vcount_next0_inferred__0/i___23_carry_n_4\,
      O(2) => \vcount_next0_inferred__0/i___23_carry_n_5\,
      O(1) => \vcount_next0_inferred__0/i___23_carry_n_6\,
      O(0) => \NLW_vcount_next0_inferred__0/i___23_carry_O_UNCONNECTED\(0),
      S(3) => \i___23_carry_i_5_n_0\,
      S(2) => \i___23_carry_i_6_n_0\,
      S(1) => \i___23_carry_i_7_n_0\,
      S(0) => \i___23_carry_i_8_n_0\
    );
\vcount_next0_inferred__0/i___23_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcount_next0_inferred__0/i___23_carry_n_0\,
      CO(3 downto 1) => \NLW_vcount_next0_inferred__0/i___23_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \vcount_next0_inferred__0/i___23_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_vcount_next0_inferred__0/i___23_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \vcount_next0_inferred__0/i___23_carry__0_n_6\,
      O(0) => \vcount_next0_inferred__0/i___23_carry__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \vcount_next0_inferred__0/i__carry__2_n_7\,
      S(0) => \vcount_next0_inferred__0/i__carry__1_n_4\
    );
\vcount_next0_inferred__0/i___37_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vcount_next0_inferred__0/i___37_carry_n_0\,
      CO(2) => \vcount_next0_inferred__0/i___37_carry_n_1\,
      CO(1) => \vcount_next0_inferred__0/i___37_carry_n_2\,
      CO(0) => \vcount_next0_inferred__0/i___37_carry_n_3\,
      CYINIT => '1',
      DI(3) => \i___37_carry_i_1_n_0\,
      DI(2) => \i___37_carry_i_2_n_0\,
      DI(1) => '1',
      DI(0) => vcount_next1(0),
      O(3) => \vcount_next0_inferred__0/i___37_carry_n_4\,
      O(2) => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O(1 downto 0) => p_2_in(1 downto 0),
      S(3) => \i___37_carry_i_4_n_0\,
      S(2) => \i___37_carry_i_5_n_0\,
      S(1) => \i___37_carry_i_6_n_0\,
      S(0) => vcount(0)
    );
\vcount_next0_inferred__0/i___37_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcount_next0_inferred__0/i___37_carry_n_0\,
      CO(3) => \vcount_next0_inferred__0/i___37_carry__0_n_0\,
      CO(2) => \vcount_next0_inferred__0/i___37_carry__0_n_1\,
      CO(1) => \vcount_next0_inferred__0/i___37_carry__0_n_2\,
      CO(0) => \vcount_next0_inferred__0/i___37_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__1_i_2_n_0\,
      DI(2) => \i___37_carry__0_i_1_n_0\,
      DI(1) => \i__carry__0_i_1_n_0\,
      DI(0) => \i___37_carry__0_i_2_n_0\,
      O(3) => \vcount_next0_inferred__0/i___37_carry__0_n_4\,
      O(2) => \vcount_next0_inferred__0/i___37_carry__0_n_5\,
      O(1) => \vcount_next0_inferred__0/i___37_carry__0_n_6\,
      O(0) => \vcount_next0_inferred__0/i___37_carry__0_n_7\,
      S(3) => \i___37_carry__0_i_3_n_0\,
      S(2) => \i___37_carry__0_i_4_n_0\,
      S(1) => \i___37_carry__0_i_5_n_0\,
      S(0) => \i___37_carry__0_i_6_n_0\
    );
\vcount_next0_inferred__0/i___37_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcount_next0_inferred__0/i___37_carry__0_n_0\,
      CO(3 downto 2) => \NLW_vcount_next0_inferred__0/i___37_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \vcount_next0_inferred__0/i___37_carry__1_n_2\,
      CO(0) => \vcount_next0_inferred__0/i___37_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => vcount_next1(9),
      DI(0) => \i___37_carry__1_i_2_n_0\,
      O(3) => \NLW_vcount_next0_inferred__0/i___37_carry__1_O_UNCONNECTED\(3),
      O(2) => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      O(1) => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      O(0) => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      S(3) => '0',
      S(2) => \i___37_carry__1_i_3_n_0\,
      S(1) => \i___37_carry__1_i_4_n_0\,
      S(0) => \i___37_carry__1_i_5_n_0\
    );
\vcount_next0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vcount_next0_inferred__0/i__carry_n_0\,
      CO(2) => \vcount_next0_inferred__0/i__carry_n_1\,
      CO(1) => \vcount_next0_inferred__0/i__carry_n_2\,
      CO(0) => \vcount_next0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => vcount_next1(1),
      DI(2) => \i__carry_i_2_n_0\,
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \NLW_vcount_next0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_3_n_0\,
      S(2) => \i__carry_i_4_n_0\,
      S(1) => \i__carry_i_5_n_0\,
      S(0) => \i__carry_i_6_n_0\
    );
\vcount_next0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcount_next0_inferred__0/i__carry_n_0\,
      CO(3) => \vcount_next0_inferred__0/i__carry__0_n_0\,
      CO(2) => \vcount_next0_inferred__0/i__carry__0_n_1\,
      CO(1) => \vcount_next0_inferred__0/i__carry__0_n_2\,
      CO(0) => \vcount_next0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__0_i_1_n_0\,
      DI(2) => vcount_next1(4),
      DI(1) => \i__carry__0_i_3_n_0\,
      DI(0) => \i__carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_vcount_next0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\vcount_next0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcount_next0_inferred__0/i__carry__0_n_0\,
      CO(3) => \vcount_next0_inferred__0/i__carry__1_n_0\,
      CO(2) => \vcount_next0_inferred__0/i__carry__1_n_1\,
      CO(1) => \vcount_next0_inferred__0/i__carry__1_n_2\,
      CO(0) => \vcount_next0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => \i__carry__1_i_1_n_0\,
      DI(1) => \i__carry__1_i_2_n_0\,
      DI(0) => \i__carry__1_i_3_n_0\,
      O(3) => \vcount_next0_inferred__0/i__carry__1_n_4\,
      O(2 downto 0) => \NLW_vcount_next0_inferred__0/i__carry__1_O_UNCONNECTED\(2 downto 0),
      S(3) => \i__carry__1_i_4_n_0\,
      S(2) => \i__carry__1_i_5_n_0\,
      S(1) => \i__carry__1_i_6_n_0\,
      S(0) => \i__carry__1_i_7_n_0\
    );
\vcount_next0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vcount_next0_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_vcount_next0_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \vcount_next0_inferred__0/i__carry__2_n_2\,
      CO(0) => \NLW_vcount_next0_inferred__0/i__carry__2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => vcount_next1(10),
      O(3 downto 1) => \NLW_vcount_next0_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \vcount_next0_inferred__0/i__carry__2_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \i__carry__2_i_2_n_0\
    );
\vcount_next[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56556666"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      I1 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next[9]_i_5_n_0\,
      I4 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      O => \vcount_next[2]_i_1_n_0\
    );
\vcount_next[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => p_2_in(3)
    );
\vcount_next[3]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1_n_0\
    );
\vcount_next[3]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1__0_n_0\
    );
\vcount_next[3]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1__1_n_0\
    );
\vcount_next[3]_rep_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1__10_n_0\
    );
\vcount_next[3]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1__2_n_0\
    );
\vcount_next[3]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1__3_n_0\
    );
\vcount_next[3]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1__4_n_0\
    );
\vcount_next[3]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1__5_n_0\
    );
\vcount_next[3]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1__6_n_0\
    );
\vcount_next[3]_rep_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1__7_n_0\
    );
\vcount_next[3]_rep_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1__8_n_0\
    );
\vcount_next[3]_rep_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I5 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[3]_rep_i_1__9_n_0\
    );
\vcount_next[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry__0_n_7\,
      I5 => \vcount_next[4]_i_2_n_0\,
      O => p_2_in(4)
    );
\vcount_next[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I1 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[4]_i_2_n_0\
    );
\vcount_next[4]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry__0_n_7\,
      I5 => \vcount_next[4]_i_2_n_0\,
      O => \vcount_next[4]_rep_i_1_n_0\
    );
\vcount_next[4]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry__0_n_7\,
      I5 => \vcount_next[4]_i_2_n_0\,
      O => \vcount_next[4]_rep_i_1__0_n_0\
    );
\vcount_next[4]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry__0_n_7\,
      I5 => \vcount_next[4]_i_2_n_0\,
      O => \vcount_next[4]_rep_i_1__1_n_0\
    );
\vcount_next[4]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry__0_n_7\,
      I5 => \vcount_next[4]_i_2_n_0\,
      O => \vcount_next[4]_rep_i_1__2_n_0\
    );
\vcount_next[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry__0_n_6\,
      I5 => \vcount_next[5]_i_2_n_0\,
      O => p_2_in(5)
    );
\vcount_next[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      I1 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I2 => \vcount_next0_inferred__0/i___37_carry__0_n_7\,
      O => \vcount_next[5]_i_2_n_0\
    );
\vcount_next[5]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry__0_n_6\,
      I5 => \vcount_next[5]_i_2_n_0\,
      O => \vcount_next[5]_rep_i_1_n_0\
    );
\vcount_next[5]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000005DFFA2"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I4 => \vcount_next0_inferred__0/i___37_carry__0_n_6\,
      I5 => \vcount_next[5]_i_2_n_0\,
      O => \vcount_next[5]_rep_i_1__0_n_0\
    );
\vcount_next[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C6C6C6C4C"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next0_inferred__0/i___37_carry__0_n_5\,
      I2 => \vcount_next[6]_i_2_n_0\,
      I3 => \vcount_next0_inferred__0/i___37_carry__0_n_4\,
      I4 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I5 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      O => p_2_in(6)
    );
\vcount_next[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__0_n_6\,
      I1 => \vcount_next0_inferred__0/i___37_carry__0_n_7\,
      I2 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I3 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      O => \vcount_next[6]_i_2_n_0\
    );
\vcount_next[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C3D2D0"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[7]_i_2_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__0_n_4\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I4 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      O => p_2_in(7)
    );
\vcount_next[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000000"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__0_n_5\,
      I1 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      I2 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I3 => \vcount_next0_inferred__0/i___37_carry__0_n_7\,
      I4 => \vcount_next0_inferred__0/i___37_carry__0_n_6\,
      O => \vcount_next[7]_i_2_n_0\
    );
\vcount_next[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3C70"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next[9]_i_5_n_0\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      O => p_2_in(8)
    );
\vcount_next[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => hcount(10),
      I1 => \vcount_next[9]_i_3_n_0\,
      I2 => \^out\(4),
      I3 => \^hcount_next_reg[8]_rep__4_0\(4),
      I4 => \^out\(6),
      I5 => \vcount_next[9]_i_4_n_0\,
      O => clear
    );
\vcount_next[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4A44"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__1_n_6\,
      I1 => \vcount_next0_inferred__0/i___37_carry__1_n_5\,
      I2 => \vcount_next0_inferred__0/i___37_carry__1_n_7\,
      I3 => \vcount_next[9]_i_5_n_0\,
      O => p_2_in(9)
    );
\vcount_next[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^hcount_next_reg[8]_rep__3_0\(3),
      O => \vcount_next[9]_i_3_n_0\
    );
\vcount_next[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^hcount_next_reg[3]_rep_0\,
      I1 => hcount(1),
      I2 => hcount(0),
      I3 => hcount(2),
      I4 => \^hcount_next_reg[8]_rep__22_0\(1),
      O => \vcount_next[9]_i_4_n_0\
    );
\vcount_next[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515155555555555"
    )
        port map (
      I0 => \vcount_next0_inferred__0/i___37_carry__0_n_4\,
      I1 => \vcount_next0_inferred__0/i___37_carry__0_n_6\,
      I2 => \vcount_next0_inferred__0/i___37_carry__0_n_7\,
      I3 => \vcount_next0_inferred__0/i___37_carry_n_4\,
      I4 => \vcount_next0_inferred__0/i___37_carry_n_5\,
      I5 => \vcount_next0_inferred__0/i___37_carry__0_n_5\,
      O => \vcount_next[9]_i_5_n_0\
    );
\vcount_next_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => p_2_in(0),
      Q => vcount(0),
      R => '0'
    );
\vcount_next_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => p_2_in(1),
      Q => vcount(1),
      R => '0'
    );
\vcount_next_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[2]_i_1_n_0\,
      Q => vcount(2),
      R => '0'
    );
\vcount_next_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => p_2_in(3),
      Q => vcount(3),
      R => '0'
    );
\vcount_next_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1_n_0\,
      Q => \vcount_next_reg[3]_rep_0\,
      R => '0'
    );
\vcount_next_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1__0_n_0\,
      Q => \vcount_next_reg[3]_rep__0_0\,
      R => '0'
    );
\vcount_next_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1__1_n_0\,
      Q => \vcount_next_reg[3]_rep__1_0\,
      R => '0'
    );
\vcount_next_reg[3]_rep__10\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1__10_n_0\,
      Q => \vcount_next_reg[3]_rep__10_0\,
      R => '0'
    );
\vcount_next_reg[3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1__2_n_0\,
      Q => \vcount_next_reg[3]_rep__2_0\,
      R => '0'
    );
\vcount_next_reg[3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1__3_n_0\,
      Q => \vcount_next_reg[3]_rep__3_0\,
      R => '0'
    );
\vcount_next_reg[3]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1__4_n_0\,
      Q => \vcount_next_reg[3]_rep__4_0\,
      R => '0'
    );
\vcount_next_reg[3]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1__5_n_0\,
      Q => \vcount_next_reg[3]_rep__5_0\,
      R => '0'
    );
\vcount_next_reg[3]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1__6_n_0\,
      Q => \vcount_next_reg[3]_rep__6_0\,
      R => '0'
    );
\vcount_next_reg[3]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1__7_n_0\,
      Q => \vcount_next_reg[3]_rep__7_0\,
      R => '0'
    );
\vcount_next_reg[3]_rep__8\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1__8_n_0\,
      Q => \vcount_next_reg[3]_rep__8_0\,
      R => '0'
    );
\vcount_next_reg[3]_rep__9\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[3]_rep_i_1__9_n_0\,
      Q => \vcount_next_reg[3]_rep__9_0\,
      R => '0'
    );
\vcount_next_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => p_2_in(4),
      Q => vcount(4),
      R => '0'
    );
\vcount_next_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[4]_rep_i_1_n_0\,
      Q => \vcount_next_reg[4]_rep_0\,
      R => '0'
    );
\vcount_next_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[4]_rep_i_1__0_n_0\,
      Q => \vcount_next_reg[4]_rep__0_0\,
      R => '0'
    );
\vcount_next_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[4]_rep_i_1__1_n_0\,
      Q => \vcount_next_reg[4]_rep__1_0\,
      R => '0'
    );
\vcount_next_reg[4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[4]_rep_i_1__2_n_0\,
      Q => \vcount_next_reg[4]_rep__2_0\,
      R => '0'
    );
\vcount_next_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => p_2_in(5),
      Q => vcount(5),
      R => '0'
    );
\vcount_next_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[5]_rep_i_1_n_0\,
      Q => \vcount_next_reg[5]_rep_0\,
      R => '0'
    );
\vcount_next_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => \vcount_next[5]_rep_i_1__0_n_0\,
      Q => \^vcount_next_reg[5]_rep__0_0\,
      R => '0'
    );
\vcount_next_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => p_2_in(6),
      Q => \^q\(0),
      R => '0'
    );
\vcount_next_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => p_2_in(7),
      Q => \^q\(1),
      R => '0'
    );
\vcount_next_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => p_2_in(8),
      Q => \^q\(2),
      R => '0'
    );
\vcount_next_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clear,
      D => p_2_in(9),
      Q => \^q\(3),
      R => '0'
    );
vsync_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002228"
    )
        port map (
      I0 => \red[3]_i_3_n_0\,
      I1 => vcount(2),
      I2 => vcount(1),
      I3 => vcount(0),
      I4 => vsync_out_i_2_n_0,
      O => vsync
    );
vsync_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => vcount(3),
      I2 => vcount(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^vcount_next_reg[5]_rep__0_0\,
      O => vsync_out_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0_S00_AXI is
  port (
    led : out STD_LOGIC;
    hs : out STD_LOGIC;
    vs : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    blue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    red : out STD_LOGIC_VECTOR ( 3 downto 0 );
    green : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    clk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0_S00_AXI : entity is "vga_basic_control_v1_0_S00_AXI";
end microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0_S00_AXI;

architecture STRUCTURE of microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awaddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \hcount__0\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal hsync : STD_LOGIC;
  signal \^led\ : STD_LOGIC;
  signal my_timing_n_10 : STD_LOGIC;
  signal my_timing_n_100 : STD_LOGIC;
  signal my_timing_n_101 : STD_LOGIC;
  signal my_timing_n_102 : STD_LOGIC;
  signal my_timing_n_103 : STD_LOGIC;
  signal my_timing_n_104 : STD_LOGIC;
  signal my_timing_n_105 : STD_LOGIC;
  signal my_timing_n_106 : STD_LOGIC;
  signal my_timing_n_107 : STD_LOGIC;
  signal my_timing_n_108 : STD_LOGIC;
  signal my_timing_n_109 : STD_LOGIC;
  signal my_timing_n_11 : STD_LOGIC;
  signal my_timing_n_110 : STD_LOGIC;
  signal my_timing_n_111 : STD_LOGIC;
  signal my_timing_n_112 : STD_LOGIC;
  signal my_timing_n_113 : STD_LOGIC;
  signal my_timing_n_114 : STD_LOGIC;
  signal my_timing_n_115 : STD_LOGIC;
  signal my_timing_n_116 : STD_LOGIC;
  signal my_timing_n_117 : STD_LOGIC;
  signal my_timing_n_118 : STD_LOGIC;
  signal my_timing_n_119 : STD_LOGIC;
  signal my_timing_n_12 : STD_LOGIC;
  signal my_timing_n_120 : STD_LOGIC;
  signal my_timing_n_121 : STD_LOGIC;
  signal my_timing_n_122 : STD_LOGIC;
  signal my_timing_n_123 : STD_LOGIC;
  signal my_timing_n_124 : STD_LOGIC;
  signal my_timing_n_125 : STD_LOGIC;
  signal my_timing_n_126 : STD_LOGIC;
  signal my_timing_n_127 : STD_LOGIC;
  signal my_timing_n_128 : STD_LOGIC;
  signal my_timing_n_129 : STD_LOGIC;
  signal my_timing_n_13 : STD_LOGIC;
  signal my_timing_n_130 : STD_LOGIC;
  signal my_timing_n_131 : STD_LOGIC;
  signal my_timing_n_132 : STD_LOGIC;
  signal my_timing_n_133 : STD_LOGIC;
  signal my_timing_n_134 : STD_LOGIC;
  signal my_timing_n_135 : STD_LOGIC;
  signal my_timing_n_136 : STD_LOGIC;
  signal my_timing_n_137 : STD_LOGIC;
  signal my_timing_n_138 : STD_LOGIC;
  signal my_timing_n_139 : STD_LOGIC;
  signal my_timing_n_14 : STD_LOGIC;
  signal my_timing_n_140 : STD_LOGIC;
  signal my_timing_n_141 : STD_LOGIC;
  signal my_timing_n_142 : STD_LOGIC;
  signal my_timing_n_143 : STD_LOGIC;
  signal my_timing_n_144 : STD_LOGIC;
  signal my_timing_n_145 : STD_LOGIC;
  signal my_timing_n_146 : STD_LOGIC;
  signal my_timing_n_147 : STD_LOGIC;
  signal my_timing_n_148 : STD_LOGIC;
  signal my_timing_n_149 : STD_LOGIC;
  signal my_timing_n_15 : STD_LOGIC;
  signal my_timing_n_150 : STD_LOGIC;
  signal my_timing_n_151 : STD_LOGIC;
  signal my_timing_n_153 : STD_LOGIC;
  signal my_timing_n_16 : STD_LOGIC;
  signal my_timing_n_17 : STD_LOGIC;
  signal my_timing_n_18 : STD_LOGIC;
  signal my_timing_n_19 : STD_LOGIC;
  signal my_timing_n_20 : STD_LOGIC;
  signal my_timing_n_21 : STD_LOGIC;
  signal my_timing_n_22 : STD_LOGIC;
  signal my_timing_n_30 : STD_LOGIC;
  signal my_timing_n_31 : STD_LOGIC;
  signal my_timing_n_32 : STD_LOGIC;
  signal my_timing_n_33 : STD_LOGIC;
  signal my_timing_n_34 : STD_LOGIC;
  signal my_timing_n_35 : STD_LOGIC;
  signal my_timing_n_36 : STD_LOGIC;
  signal my_timing_n_37 : STD_LOGIC;
  signal my_timing_n_38 : STD_LOGIC;
  signal my_timing_n_39 : STD_LOGIC;
  signal my_timing_n_4 : STD_LOGIC;
  signal my_timing_n_40 : STD_LOGIC;
  signal my_timing_n_41 : STD_LOGIC;
  signal my_timing_n_42 : STD_LOGIC;
  signal my_timing_n_43 : STD_LOGIC;
  signal my_timing_n_44 : STD_LOGIC;
  signal my_timing_n_45 : STD_LOGIC;
  signal my_timing_n_46 : STD_LOGIC;
  signal my_timing_n_47 : STD_LOGIC;
  signal my_timing_n_48 : STD_LOGIC;
  signal my_timing_n_49 : STD_LOGIC;
  signal my_timing_n_5 : STD_LOGIC;
  signal my_timing_n_50 : STD_LOGIC;
  signal my_timing_n_51 : STD_LOGIC;
  signal my_timing_n_52 : STD_LOGIC;
  signal my_timing_n_53 : STD_LOGIC;
  signal my_timing_n_54 : STD_LOGIC;
  signal my_timing_n_55 : STD_LOGIC;
  signal my_timing_n_56 : STD_LOGIC;
  signal my_timing_n_57 : STD_LOGIC;
  signal my_timing_n_58 : STD_LOGIC;
  signal my_timing_n_59 : STD_LOGIC;
  signal my_timing_n_6 : STD_LOGIC;
  signal my_timing_n_60 : STD_LOGIC;
  signal my_timing_n_61 : STD_LOGIC;
  signal my_timing_n_62 : STD_LOGIC;
  signal my_timing_n_63 : STD_LOGIC;
  signal my_timing_n_64 : STD_LOGIC;
  signal my_timing_n_65 : STD_LOGIC;
  signal my_timing_n_66 : STD_LOGIC;
  signal my_timing_n_67 : STD_LOGIC;
  signal my_timing_n_68 : STD_LOGIC;
  signal my_timing_n_69 : STD_LOGIC;
  signal my_timing_n_7 : STD_LOGIC;
  signal my_timing_n_70 : STD_LOGIC;
  signal my_timing_n_71 : STD_LOGIC;
  signal my_timing_n_72 : STD_LOGIC;
  signal my_timing_n_73 : STD_LOGIC;
  signal my_timing_n_74 : STD_LOGIC;
  signal my_timing_n_75 : STD_LOGIC;
  signal my_timing_n_76 : STD_LOGIC;
  signal my_timing_n_77 : STD_LOGIC;
  signal my_timing_n_78 : STD_LOGIC;
  signal my_timing_n_79 : STD_LOGIC;
  signal my_timing_n_8 : STD_LOGIC;
  signal my_timing_n_80 : STD_LOGIC;
  signal my_timing_n_81 : STD_LOGIC;
  signal my_timing_n_82 : STD_LOGIC;
  signal my_timing_n_83 : STD_LOGIC;
  signal my_timing_n_84 : STD_LOGIC;
  signal my_timing_n_85 : STD_LOGIC;
  signal my_timing_n_86 : STD_LOGIC;
  signal my_timing_n_87 : STD_LOGIC;
  signal my_timing_n_88 : STD_LOGIC;
  signal my_timing_n_89 : STD_LOGIC;
  signal my_timing_n_9 : STD_LOGIC;
  signal my_timing_n_90 : STD_LOGIC;
  signal my_timing_n_91 : STD_LOGIC;
  signal my_timing_n_92 : STD_LOGIC;
  signal my_timing_n_93 : STD_LOGIC;
  signal my_timing_n_94 : STD_LOGIC;
  signal my_timing_n_95 : STD_LOGIC;
  signal my_timing_n_96 : STD_LOGIC;
  signal my_timing_n_97 : STD_LOGIC;
  signal my_timing_n_98 : STD_LOGIC;
  signal my_timing_n_99 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[26]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[26]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[10]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[10]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[11]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[11]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[11]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__10_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__11_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__12_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__13_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__6_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__7_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__8_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep__9_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[12]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__10_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__11_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__12_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__13_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__6_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__7_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__8_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep__9_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[13]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__10_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__11_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__12_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__13_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__6_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__7_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__8_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep__9_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[14]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__10_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__11_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__12_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__13_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__6_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__7_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__8_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep__9_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[15]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__10_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__11_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__12_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__13_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__6_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__7_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__8_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep__9_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[16]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__10_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__11_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__12_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__13_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__2_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__3_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__4_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__5_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__6_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__7_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__8_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep__9_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[17]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[4]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[6]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[7]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[7]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[7]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[8]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[8]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[9]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[9]_rep__1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg[9]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
  signal vcount : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal vsync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_araddr[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \slv_reg0[26]_i_3\ : label is "soft_lutpair38";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep__0\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[0]_rep__1\ : label is "slv_reg0_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[10]\ : label is "slv_reg0_reg[10]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[10]_rep\ : label is "slv_reg0_reg[10]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[10]_rep__0\ : label is "slv_reg0_reg[10]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[10]_rep__1\ : label is "slv_reg0_reg[10]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[11]\ : label is "slv_reg0_reg[11]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[11]_rep\ : label is "slv_reg0_reg[11]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[11]_rep__0\ : label is "slv_reg0_reg[11]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[11]_rep__1\ : label is "slv_reg0_reg[11]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__0\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__1\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__10\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__11\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__12\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__13\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__2\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__3\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__4\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__5\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__6\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__7\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__8\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[12]_rep__9\ : label is "slv_reg0_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__0\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__1\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__10\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__11\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__12\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__13\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__2\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__3\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__4\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__5\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__6\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__7\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__8\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[13]_rep__9\ : label is "slv_reg0_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__0\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__1\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__10\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__11\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__12\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__13\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__2\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__3\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__4\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__5\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__6\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__7\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__8\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[14]_rep__9\ : label is "slv_reg0_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__0\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__1\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__10\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__11\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__12\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__13\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__2\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__3\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__4\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__5\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__6\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__7\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__8\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[15]_rep__9\ : label is "slv_reg0_reg[15]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__0\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__1\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__10\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__11\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__12\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__13\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__2\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__3\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__4\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__5\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__6\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__7\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__8\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[16]_rep__9\ : label is "slv_reg0_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__0\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__1\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__10\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__11\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__12\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__13\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__2\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__3\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__4\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__5\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__6\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__7\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__8\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[17]_rep__9\ : label is "slv_reg0_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]_rep\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]_rep__0\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[1]_rep__1\ : label is "slv_reg0_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]_rep\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]_rep__0\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[2]_rep__1\ : label is "slv_reg0_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]_rep\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]_rep__0\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[3]_rep__1\ : label is "slv_reg0_reg[3]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]_rep\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]_rep__0\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[4]_rep__1\ : label is "slv_reg0_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]\ : label is "slv_reg0_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]_rep\ : label is "slv_reg0_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]_rep__0\ : label is "slv_reg0_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[5]_rep__1\ : label is "slv_reg0_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[6]\ : label is "slv_reg0_reg[6]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[6]_rep\ : label is "slv_reg0_reg[6]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[6]_rep__0\ : label is "slv_reg0_reg[6]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[6]_rep__1\ : label is "slv_reg0_reg[6]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[7]\ : label is "slv_reg0_reg[7]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[7]_rep\ : label is "slv_reg0_reg[7]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[7]_rep__0\ : label is "slv_reg0_reg[7]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[7]_rep__1\ : label is "slv_reg0_reg[7]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[8]\ : label is "slv_reg0_reg[8]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[8]_rep\ : label is "slv_reg0_reg[8]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[8]_rep__0\ : label is "slv_reg0_reg[8]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[8]_rep__1\ : label is "slv_reg0_reg[8]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[9]\ : label is "slv_reg0_reg[9]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[9]_rep\ : label is "slv_reg0_reg[9]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[9]_rep__0\ : label is "slv_reg0_reg[9]";
  attribute ORIG_CELL_NAME of \slv_reg0_reg[9]_rep__1\ : label is "slv_reg0_reg[9]";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  led <= \^led\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \slv_reg0[26]_i_1_n_0\
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      R => \slv_reg0[26]_i_1_n_0\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_awvalid,
      I5 => axi_awaddr(2),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => aw_en_reg_n_0,
      I4 => s00_axi_awvalid,
      I5 => axi_awaddr(3),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => axi_awaddr(2),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => axi_awaddr(3),
      R => \slv_reg0[26]_i_1_n_0\
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => \slv_reg0[26]_i_1_n_0\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => axi_araddr(2),
      I2 => slv_reg2(0),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[0]\,
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => axi_araddr(2),
      I2 => slv_reg2(10),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[10]\,
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(11),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[11]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(12),
      I1 => axi_araddr(3),
      I2 => p_0_in(0),
      I3 => axi_araddr(2),
      I4 => slv_reg1(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(13),
      I1 => axi_araddr(3),
      I2 => p_0_in(1),
      I3 => axi_araddr(2),
      I4 => slv_reg1(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(14),
      I1 => axi_araddr(3),
      I2 => p_0_in(2),
      I3 => axi_araddr(2),
      I4 => slv_reg1(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(15),
      I1 => axi_araddr(3),
      I2 => p_0_in(3),
      I3 => axi_araddr(2),
      I4 => slv_reg1(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(16),
      I1 => axi_araddr(3),
      I2 => p_0_in(4),
      I3 => axi_araddr(2),
      I4 => slv_reg1(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => axi_araddr(2),
      I2 => slv_reg2(17),
      I3 => axi_araddr(3),
      I4 => p_0_in(5),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(18),
      I1 => axi_araddr(3),
      I2 => p_0_in(6),
      I3 => axi_araddr(2),
      I4 => slv_reg1(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(19),
      I1 => axi_araddr(3),
      I2 => p_0_in(7),
      I3 => axi_araddr(2),
      I4 => slv_reg1(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(1),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[1]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => axi_araddr(2),
      I2 => slv_reg2(20),
      I3 => axi_araddr(3),
      I4 => p_0_in(8),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(21),
      I1 => axi_araddr(3),
      I2 => p_0_in(9),
      I3 => axi_araddr(2),
      I4 => slv_reg1(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => axi_araddr(2),
      I2 => slv_reg2(22),
      I3 => axi_araddr(3),
      I4 => p_0_in(10),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(23),
      I1 => axi_araddr(3),
      I2 => p_0_in(11),
      I3 => axi_araddr(2),
      I4 => slv_reg1(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => axi_araddr(2),
      I2 => slv_reg2(24),
      I3 => axi_araddr(3),
      I4 => p_0_in(12),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(25),
      I1 => axi_araddr(3),
      I2 => p_0_in(13),
      I3 => axi_araddr(2),
      I4 => slv_reg1(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(26),
      I1 => axi_araddr(3),
      I2 => \^led\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(27),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[27]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(28),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[28]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => axi_araddr(2),
      I2 => slv_reg2(29),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[29]\,
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(2),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[2]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(30),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[30]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(31),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[31]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(3),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[3]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(4),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[4]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => axi_araddr(2),
      I2 => slv_reg2(5),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[5]\,
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(6),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[6]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(7),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[7]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => axi_araddr(2),
      I2 => slv_reg2(8),
      I3 => axi_araddr(3),
      I4 => \slv_reg0_reg_n_0_[8]\,
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => slv_reg2(9),
      I1 => axi_araddr(3),
      I2 => \slv_reg0_reg_n_0_[9]\,
      I3 => axi_araddr(2),
      I4 => slv_reg1(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => \slv_reg0[26]_i_1_n_0\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => \slv_reg0[26]_i_1_n_0\
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => \slv_reg0[26]_i_1_n_0\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => \slv_reg0[26]_i_1_n_0\
    );
my_draw_background: entity work.microblaze_MCU_vga_basic_control_0_0_draw_background
     port map (
      ADDRA(4) => my_timing_n_62,
      ADDRA(3) => my_timing_n_63,
      ADDRA(2) => my_timing_n_64,
      ADDRA(1) => my_timing_n_65,
      ADDRA(0) => my_timing_n_66,
      ADDRB(5) => my_timing_n_73,
      ADDRB(4) => \hcount__0\(7),
      ADDRB(3) => my_timing_n_74,
      ADDRB(2) => my_timing_n_75,
      ADDRB(1) => my_timing_n_76,
      ADDRB(0) => my_timing_n_77,
      ADDRC(1) => my_timing_n_145,
      ADDRC(0) => my_timing_n_146,
      ADDRD(5) => \slv_reg0_reg[17]_rep_n_0\,
      ADDRD(4) => \slv_reg0_reg[16]_rep_n_0\,
      ADDRD(3) => \slv_reg0_reg[15]_rep_n_0\,
      ADDRD(2) => \slv_reg0_reg[14]_rep_n_0\,
      ADDRD(1) => \slv_reg0_reg[13]_rep_n_0\,
      ADDRD(0) => \slv_reg0_reg[12]_rep_n_0\,
      Q(26) => \^led\,
      Q(25 downto 12) => p_0_in(13 downto 0),
      Q(11) => \slv_reg0_reg_n_0_[11]\,
      Q(10) => \slv_reg0_reg_n_0_[10]\,
      Q(9) => \slv_reg0_reg_n_0_[9]\,
      Q(8) => \slv_reg0_reg_n_0_[8]\,
      Q(7) => \slv_reg0_reg_n_0_[7]\,
      Q(6) => \slv_reg0_reg_n_0_[6]\,
      Q(5) => \slv_reg0_reg_n_0_[5]\,
      Q(4) => \slv_reg0_reg_n_0_[4]\,
      Q(3) => \slv_reg0_reg_n_0_[3]\,
      Q(2) => \slv_reg0_reg_n_0_[2]\,
      Q(1) => \slv_reg0_reg_n_0_[1]\,
      Q(0) => \slv_reg0_reg_n_0_[0]\,
      SR(0) => my_timing_n_153,
      blue(3 downto 0) => blue(3 downto 0),
      \blue[2]_i_100_0\ => \slv_reg0_reg[0]_rep__0_n_0\,
      \blue[2]_i_100_1\ => \slv_reg0_reg[1]_rep__0_n_0\,
      \blue[2]_i_100_2\ => \slv_reg0_reg[2]_rep__0_n_0\,
      \blue[2]_i_100_3\(5) => \slv_reg0_reg[17]_rep__0_n_0\,
      \blue[2]_i_100_3\(4) => \slv_reg0_reg[16]_rep__0_n_0\,
      \blue[2]_i_100_3\(3) => \slv_reg0_reg[15]_rep__0_n_0\,
      \blue[2]_i_100_3\(2) => \slv_reg0_reg[14]_rep__0_n_0\,
      \blue[2]_i_100_3\(1) => \slv_reg0_reg[13]_rep__0_n_0\,
      \blue[2]_i_100_3\(0) => \slv_reg0_reg[12]_rep__0_n_0\,
      \blue[2]_i_103_0\(3) => my_timing_n_135,
      \blue[2]_i_103_0\(2) => my_timing_n_136,
      \blue[2]_i_103_0\(1) => my_timing_n_137,
      \blue[2]_i_103_0\(0) => my_timing_n_138,
      \blue[2]_i_108_0\(4) => my_timing_n_51,
      \blue[2]_i_108_0\(3) => my_timing_n_52,
      \blue[2]_i_108_0\(2) => my_timing_n_53,
      \blue[2]_i_108_0\(1) => my_timing_n_54,
      \blue[2]_i_108_0\(0) => my_timing_n_55,
      \blue[2]_i_116_0\ => \slv_reg0_reg[0]_rep__1_n_0\,
      \blue[2]_i_116_1\ => \slv_reg0_reg[1]_rep__1_n_0\,
      \blue[2]_i_116_2\ => \slv_reg0_reg[2]_rep__1_n_0\,
      \blue[2]_i_116_3\(5) => \slv_reg0_reg[17]_rep__1_n_0\,
      \blue[2]_i_116_3\(4) => \slv_reg0_reg[16]_rep__1_n_0\,
      \blue[2]_i_116_3\(3) => \slv_reg0_reg[15]_rep__1_n_0\,
      \blue[2]_i_116_3\(2) => \slv_reg0_reg[14]_rep__1_n_0\,
      \blue[2]_i_116_3\(1) => \slv_reg0_reg[13]_rep__1_n_0\,
      \blue[2]_i_116_3\(0) => \slv_reg0_reg[12]_rep__1_n_0\,
      \blue[2]_i_59_0\(0) => my_timing_n_67,
      \blue[2]_i_65_0\(4) => my_timing_n_68,
      \blue[2]_i_65_0\(3) => my_timing_n_69,
      \blue[2]_i_65_0\(2) => my_timing_n_70,
      \blue[2]_i_65_0\(1) => my_timing_n_71,
      \blue[2]_i_65_0\(0) => my_timing_n_72,
      \blue[2]_i_84_0\ => \slv_reg0_reg[0]_rep_n_0\,
      \blue[2]_i_84_1\ => \slv_reg0_reg[1]_rep_n_0\,
      \blue[2]_i_84_2\ => \slv_reg0_reg[2]_rep_n_0\,
      \blue[2]_i_90_0\(0) => my_timing_n_56,
      \blue[2]_i_96_0\(4) => my_timing_n_57,
      \blue[2]_i_96_0\(3) => my_timing_n_58,
      \blue[2]_i_96_0\(2) => my_timing_n_59,
      \blue[2]_i_96_0\(1) => my_timing_n_60,
      \blue[2]_i_96_0\(0) => my_timing_n_61,
      \blue_reg[0]_0\(3 downto 0) => vcount(9 downto 6),
      \blue_reg[0]_i_49_0\ => my_timing_n_22,
      \blue_reg[1]_i_49_0\ => my_timing_n_21,
      \blue_reg[2]_i_20_0\ => my_timing_n_7,
      \blue_reg[2]_i_49_0\ => my_timing_n_20,
      \blue_reg[3]_i_49_0\ => my_timing_n_19,
      clk => clk,
      green(3 downto 0) => green(3 downto 0),
      \green[1]_i_100_0\ => \slv_reg0_reg[3]_rep__0_n_0\,
      \green[1]_i_100_1\ => \slv_reg0_reg[4]_rep__0_n_0\,
      \green[1]_i_100_2\ => \slv_reg0_reg[5]_rep__0_n_0\,
      \green[1]_i_100_3\(5) => \slv_reg0_reg[17]_rep__4_n_0\,
      \green[1]_i_100_3\(4) => \slv_reg0_reg[16]_rep__4_n_0\,
      \green[1]_i_100_3\(3) => \slv_reg0_reg[15]_rep__4_n_0\,
      \green[1]_i_100_3\(2) => \slv_reg0_reg[14]_rep__4_n_0\,
      \green[1]_i_100_3\(1) => \slv_reg0_reg[13]_rep__4_n_0\,
      \green[1]_i_100_3\(0) => \slv_reg0_reg[12]_rep__4_n_0\,
      \green[1]_i_106_0\(0) => my_timing_n_151,
      \green[1]_i_116_0\(4) => my_timing_n_78,
      \green[1]_i_116_0\(3) => my_timing_n_79,
      \green[1]_i_116_0\(2) => my_timing_n_80,
      \green[1]_i_116_0\(1) => my_timing_n_81,
      \green[1]_i_116_0\(0) => my_timing_n_82,
      \green[1]_i_116_1\ => \slv_reg0_reg[3]_rep__1_n_0\,
      \green[1]_i_116_2\ => \slv_reg0_reg[4]_rep__1_n_0\,
      \green[1]_i_116_3\ => \slv_reg0_reg[5]_rep__1_n_0\,
      \green[1]_i_116_4\(5) => \slv_reg0_reg[17]_rep__5_n_0\,
      \green[1]_i_116_4\(4) => \slv_reg0_reg[16]_rep__5_n_0\,
      \green[1]_i_116_4\(3) => \slv_reg0_reg[15]_rep__5_n_0\,
      \green[1]_i_116_4\(2) => \slv_reg0_reg[14]_rep__5_n_0\,
      \green[1]_i_116_4\(1) => \slv_reg0_reg[13]_rep__5_n_0\,
      \green[1]_i_116_4\(0) => \slv_reg0_reg[12]_rep__5_n_0\,
      \green[1]_i_67_0\(3) => my_timing_n_97,
      \green[1]_i_67_0\(2) => my_timing_n_98,
      \green[1]_i_67_0\(1) => my_timing_n_99,
      \green[1]_i_67_0\(0) => my_timing_n_100,
      \green[1]_i_68_0\(5) => \slv_reg0_reg[17]_rep__2_n_0\,
      \green[1]_i_68_0\(4) => \slv_reg0_reg[16]_rep__2_n_0\,
      \green[1]_i_68_0\(3) => \slv_reg0_reg[15]_rep__2_n_0\,
      \green[1]_i_68_0\(2) => \slv_reg0_reg[14]_rep__2_n_0\,
      \green[1]_i_68_0\(1) => \slv_reg0_reg[13]_rep__2_n_0\,
      \green[1]_i_68_0\(0) => \slv_reg0_reg[12]_rep__2_n_0\,
      \green[1]_i_72_0\(4) => my_timing_n_87,
      \green[1]_i_72_0\(3) => my_timing_n_88,
      \green[1]_i_72_0\(2) => my_timing_n_89,
      \green[1]_i_72_0\(1) => my_timing_n_90,
      \green[1]_i_72_0\(0) => my_timing_n_91,
      \green[1]_i_80_0\(0) => my_timing_n_147,
      \green[1]_i_84_0\ => \slv_reg0_reg[3]_rep_n_0\,
      \green[1]_i_84_1\ => \slv_reg0_reg[4]_rep_n_0\,
      \green[1]_i_84_2\ => \slv_reg0_reg[5]_rep_n_0\,
      \green[1]_i_84_3\(5) => \slv_reg0_reg[17]_rep__3_n_0\,
      \green[1]_i_84_3\(4) => \slv_reg0_reg[16]_rep__3_n_0\,
      \green[1]_i_84_3\(3) => \slv_reg0_reg[15]_rep__3_n_0\,
      \green[1]_i_84_3\(2) => \slv_reg0_reg[14]_rep__3_n_0\,
      \green[1]_i_84_3\(1) => \slv_reg0_reg[13]_rep__3_n_0\,
      \green[1]_i_84_3\(0) => \slv_reg0_reg[12]_rep__3_n_0\,
      \green[1]_i_86_0\(4) => my_timing_n_92,
      \green[1]_i_86_0\(3) => my_timing_n_93,
      \green[1]_i_86_0\(2) => my_timing_n_94,
      \green[1]_i_86_0\(1) => my_timing_n_95,
      \green[1]_i_86_0\(0) => my_timing_n_96,
      \green[1]_i_98_0\(3) => my_timing_n_83,
      \green[1]_i_98_0\(2) => my_timing_n_84,
      \green[1]_i_98_0\(1) => my_timing_n_85,
      \green[1]_i_98_0\(0) => my_timing_n_86,
      \green[2]_i_4_0\ => my_timing_n_5,
      \green_reg[0]_i_49_0\ => my_timing_n_18,
      \green_reg[1]_i_20_0\ => my_timing_n_8,
      \green_reg[1]_i_49_0\ => my_timing_n_17,
      \green_reg[2]_i_49_0\ => my_timing_n_16,
      \green_reg[3]_i_49_0\ => my_timing_n_15,
      hs => hs,
      hsync => hsync,
      red(3 downto 0) => red(3 downto 0),
      \red[0]_i_100_0\ => \slv_reg0_reg[6]_rep__0_n_0\,
      \red[0]_i_100_1\ => \slv_reg0_reg[7]_rep__0_n_0\,
      \red[0]_i_100_2\ => \slv_reg0_reg[8]_rep__0_n_0\,
      \red[0]_i_100_3\(5) => \slv_reg0_reg[17]_rep__8_n_0\,
      \red[0]_i_100_3\(4) => \slv_reg0_reg[16]_rep__8_n_0\,
      \red[0]_i_100_3\(3) => \slv_reg0_reg[15]_rep__8_n_0\,
      \red[0]_i_100_3\(2) => \slv_reg0_reg[14]_rep__8_n_0\,
      \red[0]_i_100_3\(1) => \slv_reg0_reg[13]_rep__8_n_0\,
      \red[0]_i_100_3\(0) => \slv_reg0_reg[12]_rep__8_n_0\,
      \red[0]_i_105_0\(4) => my_timing_n_101,
      \red[0]_i_105_0\(3) => my_timing_n_102,
      \red[0]_i_105_0\(2) => my_timing_n_103,
      \red[0]_i_105_0\(1) => my_timing_n_104,
      \red[0]_i_105_0\(0) => my_timing_n_105,
      \red[0]_i_107_0\(0) => my_timing_n_148,
      \red[0]_i_116_0\ => \slv_reg0_reg[6]_rep__1_n_0\,
      \red[0]_i_116_1\ => \slv_reg0_reg[7]_rep__1_n_0\,
      \red[0]_i_116_2\ => \slv_reg0_reg[8]_rep__1_n_0\,
      \red[0]_i_116_3\(5) => \slv_reg0_reg[17]_rep__9_n_0\,
      \red[0]_i_116_3\(4) => \slv_reg0_reg[16]_rep__9_n_0\,
      \red[0]_i_116_3\(3) => \slv_reg0_reg[15]_rep__9_n_0\,
      \red[0]_i_116_3\(2) => \slv_reg0_reg[14]_rep__9_n_0\,
      \red[0]_i_116_3\(1) => \slv_reg0_reg[13]_rep__9_n_0\,
      \red[0]_i_116_3\(0) => \slv_reg0_reg[12]_rep__9_n_0\,
      \red[0]_i_119_0\(4) => my_timing_n_106,
      \red[0]_i_119_0\(3) => my_timing_n_107,
      \red[0]_i_119_0\(2) => my_timing_n_108,
      \red[0]_i_119_0\(1) => my_timing_n_109,
      \red[0]_i_119_0\(0) => my_timing_n_110,
      \red[0]_i_62_0\(4) => my_timing_n_124,
      \red[0]_i_62_0\(3) => my_timing_n_125,
      \red[0]_i_62_0\(2) => my_timing_n_126,
      \red[0]_i_62_0\(1) => my_timing_n_127,
      \red[0]_i_62_0\(0) => my_timing_n_128,
      \red[0]_i_68_0\(4) => my_timing_n_129,
      \red[0]_i_68_0\(3) => my_timing_n_130,
      \red[0]_i_68_0\(2) => my_timing_n_131,
      \red[0]_i_68_0\(1) => my_timing_n_132,
      \red[0]_i_68_0\(0) => my_timing_n_133,
      \red[0]_i_68_1\(5) => \slv_reg0_reg[17]_rep__6_n_0\,
      \red[0]_i_68_1\(4) => \slv_reg0_reg[16]_rep__6_n_0\,
      \red[0]_i_68_1\(3) => \slv_reg0_reg[15]_rep__6_n_0\,
      \red[0]_i_68_1\(2) => \slv_reg0_reg[14]_rep__6_n_0\,
      \red[0]_i_68_1\(1) => \slv_reg0_reg[13]_rep__6_n_0\,
      \red[0]_i_68_1\(0) => \slv_reg0_reg[12]_rep__6_n_0\,
      \red[0]_i_70_0\(1) => my_timing_n_149,
      \red[0]_i_70_0\(0) => my_timing_n_150,
      \red[0]_i_74_0\(4) => my_timing_n_116,
      \red[0]_i_74_0\(3) => my_timing_n_117,
      \red[0]_i_74_0\(2) => my_timing_n_118,
      \red[0]_i_74_0\(1) => my_timing_n_119,
      \red[0]_i_74_0\(0) => my_timing_n_120,
      \red[0]_i_80_0\(2) => my_timing_n_121,
      \red[0]_i_80_0\(1) => my_timing_n_122,
      \red[0]_i_80_0\(0) => my_timing_n_123,
      \red[0]_i_84_0\ => \slv_reg0_reg[6]_rep_n_0\,
      \red[0]_i_84_1\ => \slv_reg0_reg[7]_rep_n_0\,
      \red[0]_i_84_2\ => \slv_reg0_reg[8]_rep_n_0\,
      \red[0]_i_84_3\(5) => \slv_reg0_reg[17]_rep__7_n_0\,
      \red[0]_i_84_3\(4) => \slv_reg0_reg[16]_rep__7_n_0\,
      \red[0]_i_84_3\(3) => \slv_reg0_reg[15]_rep__7_n_0\,
      \red[0]_i_84_3\(2) => \slv_reg0_reg[14]_rep__7_n_0\,
      \red[0]_i_84_3\(1) => \slv_reg0_reg[13]_rep__7_n_0\,
      \red[0]_i_84_3\(0) => \slv_reg0_reg[12]_rep__7_n_0\,
      \red[0]_i_93_0\(4) => my_timing_n_111,
      \red[0]_i_93_0\(3) => my_timing_n_112,
      \red[0]_i_93_0\(2) => my_timing_n_113,
      \red[0]_i_93_0\(1) => my_timing_n_114,
      \red[0]_i_93_0\(0) => my_timing_n_115,
      \red[3]_i_104_0\ => \slv_reg0_reg[9]_rep__0_n_0\,
      \red[3]_i_104_1\ => \slv_reg0_reg[10]_rep__0_n_0\,
      \red[3]_i_104_2\ => \slv_reg0_reg[11]_rep__0_n_0\,
      \red[3]_i_104_3\(5) => \slv_reg0_reg[17]_rep__12_n_0\,
      \red[3]_i_104_3\(4) => \slv_reg0_reg[16]_rep__12_n_0\,
      \red[3]_i_104_3\(3) => \slv_reg0_reg[15]_rep__12_n_0\,
      \red[3]_i_104_3\(2) => \slv_reg0_reg[14]_rep__12_n_0\,
      \red[3]_i_104_3\(1) => \slv_reg0_reg[13]_rep__12_n_0\,
      \red[3]_i_104_3\(0) => \slv_reg0_reg[12]_rep__12_n_0\,
      \red[3]_i_105_0\(0) => my_timing_n_35,
      \red[3]_i_117_0\(1) => my_timing_n_143,
      \red[3]_i_117_0\(0) => my_timing_n_144,
      \red[3]_i_118_0\(0) => my_timing_n_134,
      \red[3]_i_11_0\ => my_timing_n_6,
      \red[3]_i_120_0\ => \slv_reg0_reg[9]_rep__1_n_0\,
      \red[3]_i_120_1\ => \slv_reg0_reg[10]_rep__1_n_0\,
      \red[3]_i_120_2\ => \slv_reg0_reg[11]_rep__1_n_0\,
      \red[3]_i_120_3\(5) => \slv_reg0_reg[17]_rep__13_n_0\,
      \red[3]_i_120_3\(4) => \slv_reg0_reg[16]_rep__13_n_0\,
      \red[3]_i_120_3\(3) => \slv_reg0_reg[15]_rep__13_n_0\,
      \red[3]_i_120_3\(2) => \slv_reg0_reg[14]_rep__13_n_0\,
      \red[3]_i_120_3\(1) => \slv_reg0_reg[13]_rep__13_n_0\,
      \red[3]_i_120_3\(0) => \slv_reg0_reg[12]_rep__13_n_0\,
      \red[3]_i_60_0\(3) => my_timing_n_139,
      \red[3]_i_60_0\(2) => my_timing_n_140,
      \red[3]_i_60_0\(1) => my_timing_n_141,
      \red[3]_i_60_0\(0) => my_timing_n_142,
      \red[3]_i_60_1\(4) => my_timing_n_41,
      \red[3]_i_60_1\(3) => my_timing_n_42,
      \red[3]_i_60_1\(2) => my_timing_n_43,
      \red[3]_i_60_1\(1) => my_timing_n_44,
      \red[3]_i_60_1\(0) => my_timing_n_45,
      \red[3]_i_72_0\(5) => \slv_reg0_reg[17]_rep__10_n_0\,
      \red[3]_i_72_0\(4) => \slv_reg0_reg[16]_rep__10_n_0\,
      \red[3]_i_72_0\(3) => \slv_reg0_reg[15]_rep__10_n_0\,
      \red[3]_i_72_0\(2) => \slv_reg0_reg[14]_rep__10_n_0\,
      \red[3]_i_72_0\(1) => \slv_reg0_reg[13]_rep__10_n_0\,
      \red[3]_i_72_0\(0) => \slv_reg0_reg[12]_rep__10_n_0\,
      \red[3]_i_74_0\(4) => my_timing_n_46,
      \red[3]_i_74_0\(3) => my_timing_n_47,
      \red[3]_i_74_0\(2) => my_timing_n_48,
      \red[3]_i_74_0\(1) => my_timing_n_49,
      \red[3]_i_74_0\(0) => my_timing_n_50,
      \red[3]_i_87_0\(4) => my_timing_n_36,
      \red[3]_i_87_0\(3) => my_timing_n_37,
      \red[3]_i_87_0\(2) => my_timing_n_38,
      \red[3]_i_87_0\(1) => my_timing_n_39,
      \red[3]_i_87_0\(0) => my_timing_n_40,
      \red[3]_i_88_0\ => \slv_reg0_reg[9]_rep_n_0\,
      \red[3]_i_88_1\ => \slv_reg0_reg[10]_rep_n_0\,
      \red[3]_i_88_2\ => \slv_reg0_reg[11]_rep_n_0\,
      \red[3]_i_88_3\(5) => \slv_reg0_reg[17]_rep__11_n_0\,
      \red[3]_i_88_3\(4) => \slv_reg0_reg[16]_rep__11_n_0\,
      \red[3]_i_88_3\(3) => \slv_reg0_reg[15]_rep__11_n_0\,
      \red[3]_i_88_3\(2) => \slv_reg0_reg[14]_rep__11_n_0\,
      \red[3]_i_88_3\(1) => \slv_reg0_reg[13]_rep__11_n_0\,
      \red[3]_i_88_3\(0) => \slv_reg0_reg[12]_rep__11_n_0\,
      \red[3]_i_94_0\ => my_timing_n_4,
      \red[3]_i_99_0\(4) => my_timing_n_30,
      \red[3]_i_99_0\(3) => my_timing_n_31,
      \red[3]_i_99_0\(2) => my_timing_n_32,
      \red[3]_i_99_0\(1) => my_timing_n_33,
      \red[3]_i_99_0\(0) => my_timing_n_34,
      \red_reg[0]_i_20_0\ => my_timing_n_9,
      \red_reg[0]_i_49_0\ => my_timing_n_14,
      \red_reg[1]_i_49_0\ => my_timing_n_13,
      \red_reg[2]_i_49_0\ => my_timing_n_12,
      \red_reg[3]_i_24_0\ => my_timing_n_10,
      \red_reg[3]_i_53_0\(5 downto 4) => \hcount__0\(9 downto 8),
      \red_reg[3]_i_53_0\(3 downto 0) => \hcount__0\(6 downto 3),
      \red_reg[3]_i_53_1\ => my_timing_n_11,
      vs => vs,
      vsync => vsync
    );
my_timing: entity work.microblaze_MCU_vga_basic_control_0_0_vga_timing
     port map (
      ADDRA(4) => my_timing_n_62,
      ADDRA(3) => my_timing_n_63,
      ADDRA(2) => my_timing_n_64,
      ADDRA(1) => my_timing_n_65,
      ADDRA(0) => my_timing_n_66,
      ADDRB(4) => my_timing_n_73,
      ADDRB(3) => my_timing_n_74,
      ADDRB(2) => my_timing_n_75,
      ADDRB(1) => my_timing_n_76,
      ADDRB(0) => my_timing_n_77,
      ADDRC(1) => my_timing_n_145,
      ADDRC(0) => my_timing_n_146,
      Q(3 downto 0) => vcount(9 downto 6),
      SR(0) => my_timing_n_153,
      clk => clk,
      \hcount_next_reg[3]_rep_0\ => my_timing_n_4,
      \hcount_next_reg[3]_rep__10_0\(0) => my_timing_n_151,
      \hcount_next_reg[5]_rep__13_0\(0) => my_timing_n_147,
      \hcount_next_reg[5]_rep__15_0\(0) => my_timing_n_148,
      \hcount_next_reg[5]_rep__21_0\(1) => my_timing_n_149,
      \hcount_next_reg[5]_rep__21_0\(0) => my_timing_n_150,
      \hcount_next_reg[6]_rep_0\(0) => my_timing_n_134,
      \hcount_next_reg[6]_rep__15_0\(3) => my_timing_n_135,
      \hcount_next_reg[6]_rep__15_0\(2) => my_timing_n_136,
      \hcount_next_reg[6]_rep__15_0\(1) => my_timing_n_137,
      \hcount_next_reg[6]_rep__15_0\(0) => my_timing_n_138,
      \hcount_next_reg[6]_rep__19_0\(3) => my_timing_n_139,
      \hcount_next_reg[6]_rep__19_0\(2) => my_timing_n_140,
      \hcount_next_reg[6]_rep__19_0\(1) => my_timing_n_141,
      \hcount_next_reg[6]_rep__19_0\(0) => my_timing_n_142,
      \hcount_next_reg[6]_rep__23_0\(1) => my_timing_n_143,
      \hcount_next_reg[6]_rep__23_0\(0) => my_timing_n_144,
      \hcount_next_reg[8]_rep_0\(4) => my_timing_n_30,
      \hcount_next_reg[8]_rep_0\(3) => my_timing_n_31,
      \hcount_next_reg[8]_rep_0\(2) => my_timing_n_32,
      \hcount_next_reg[8]_rep_0\(1) => my_timing_n_33,
      \hcount_next_reg[8]_rep_0\(0) => my_timing_n_34,
      \hcount_next_reg[8]_rep__0_0\(0) => my_timing_n_35,
      \hcount_next_reg[8]_rep__11_0\(4) => my_timing_n_78,
      \hcount_next_reg[8]_rep__11_0\(3) => my_timing_n_79,
      \hcount_next_reg[8]_rep__11_0\(2) => my_timing_n_80,
      \hcount_next_reg[8]_rep__11_0\(1) => my_timing_n_81,
      \hcount_next_reg[8]_rep__11_0\(0) => my_timing_n_82,
      \hcount_next_reg[8]_rep__12_0\(3) => my_timing_n_83,
      \hcount_next_reg[8]_rep__12_0\(2) => my_timing_n_84,
      \hcount_next_reg[8]_rep__12_0\(1) => my_timing_n_85,
      \hcount_next_reg[8]_rep__12_0\(0) => my_timing_n_86,
      \hcount_next_reg[8]_rep__13_0\(4) => my_timing_n_87,
      \hcount_next_reg[8]_rep__13_0\(3) => my_timing_n_88,
      \hcount_next_reg[8]_rep__13_0\(2) => my_timing_n_89,
      \hcount_next_reg[8]_rep__13_0\(1) => my_timing_n_90,
      \hcount_next_reg[8]_rep__13_0\(0) => my_timing_n_91,
      \hcount_next_reg[8]_rep__14_0\(4) => my_timing_n_92,
      \hcount_next_reg[8]_rep__14_0\(3) => my_timing_n_93,
      \hcount_next_reg[8]_rep__14_0\(2) => my_timing_n_94,
      \hcount_next_reg[8]_rep__14_0\(1) => my_timing_n_95,
      \hcount_next_reg[8]_rep__14_0\(0) => my_timing_n_96,
      \hcount_next_reg[8]_rep__15_0\(3) => my_timing_n_97,
      \hcount_next_reg[8]_rep__15_0\(2) => my_timing_n_98,
      \hcount_next_reg[8]_rep__15_0\(1) => my_timing_n_99,
      \hcount_next_reg[8]_rep__15_0\(0) => my_timing_n_100,
      \hcount_next_reg[8]_rep__16_0\(4) => my_timing_n_101,
      \hcount_next_reg[8]_rep__16_0\(3) => my_timing_n_102,
      \hcount_next_reg[8]_rep__16_0\(2) => my_timing_n_103,
      \hcount_next_reg[8]_rep__16_0\(1) => my_timing_n_104,
      \hcount_next_reg[8]_rep__16_0\(0) => my_timing_n_105,
      \hcount_next_reg[8]_rep__17_0\(4) => my_timing_n_106,
      \hcount_next_reg[8]_rep__17_0\(3) => my_timing_n_107,
      \hcount_next_reg[8]_rep__17_0\(2) => my_timing_n_108,
      \hcount_next_reg[8]_rep__17_0\(1) => my_timing_n_109,
      \hcount_next_reg[8]_rep__17_0\(0) => my_timing_n_110,
      \hcount_next_reg[8]_rep__18_0\(4) => my_timing_n_111,
      \hcount_next_reg[8]_rep__18_0\(3) => my_timing_n_112,
      \hcount_next_reg[8]_rep__18_0\(2) => my_timing_n_113,
      \hcount_next_reg[8]_rep__18_0\(1) => my_timing_n_114,
      \hcount_next_reg[8]_rep__18_0\(0) => my_timing_n_115,
      \hcount_next_reg[8]_rep__19_0\(4) => my_timing_n_116,
      \hcount_next_reg[8]_rep__19_0\(3) => my_timing_n_117,
      \hcount_next_reg[8]_rep__19_0\(2) => my_timing_n_118,
      \hcount_next_reg[8]_rep__19_0\(1) => my_timing_n_119,
      \hcount_next_reg[8]_rep__19_0\(0) => my_timing_n_120,
      \hcount_next_reg[8]_rep__1_0\(4) => my_timing_n_36,
      \hcount_next_reg[8]_rep__1_0\(3) => my_timing_n_37,
      \hcount_next_reg[8]_rep__1_0\(2) => my_timing_n_38,
      \hcount_next_reg[8]_rep__1_0\(1) => my_timing_n_39,
      \hcount_next_reg[8]_rep__1_0\(0) => my_timing_n_40,
      \hcount_next_reg[8]_rep__20_0\(2) => my_timing_n_121,
      \hcount_next_reg[8]_rep__20_0\(1) => my_timing_n_122,
      \hcount_next_reg[8]_rep__20_0\(0) => my_timing_n_123,
      \hcount_next_reg[8]_rep__21_0\(4) => my_timing_n_124,
      \hcount_next_reg[8]_rep__21_0\(3) => my_timing_n_125,
      \hcount_next_reg[8]_rep__21_0\(2) => my_timing_n_126,
      \hcount_next_reg[8]_rep__21_0\(1) => my_timing_n_127,
      \hcount_next_reg[8]_rep__21_0\(0) => my_timing_n_128,
      \hcount_next_reg[8]_rep__22_0\(4) => my_timing_n_129,
      \hcount_next_reg[8]_rep__22_0\(3) => my_timing_n_130,
      \hcount_next_reg[8]_rep__22_0\(2) => my_timing_n_131,
      \hcount_next_reg[8]_rep__22_0\(1) => my_timing_n_132,
      \hcount_next_reg[8]_rep__22_0\(0) => my_timing_n_133,
      \hcount_next_reg[8]_rep__2_0\(4) => my_timing_n_41,
      \hcount_next_reg[8]_rep__2_0\(3) => my_timing_n_42,
      \hcount_next_reg[8]_rep__2_0\(2) => my_timing_n_43,
      \hcount_next_reg[8]_rep__2_0\(1) => my_timing_n_44,
      \hcount_next_reg[8]_rep__2_0\(0) => my_timing_n_45,
      \hcount_next_reg[8]_rep__3_0\(4) => my_timing_n_46,
      \hcount_next_reg[8]_rep__3_0\(3) => my_timing_n_47,
      \hcount_next_reg[8]_rep__3_0\(2) => my_timing_n_48,
      \hcount_next_reg[8]_rep__3_0\(1) => my_timing_n_49,
      \hcount_next_reg[8]_rep__3_0\(0) => my_timing_n_50,
      \hcount_next_reg[8]_rep__4_0\(4) => my_timing_n_51,
      \hcount_next_reg[8]_rep__4_0\(3) => my_timing_n_52,
      \hcount_next_reg[8]_rep__4_0\(2) => my_timing_n_53,
      \hcount_next_reg[8]_rep__4_0\(1) => my_timing_n_54,
      \hcount_next_reg[8]_rep__4_0\(0) => my_timing_n_55,
      \hcount_next_reg[8]_rep__5_0\(0) => my_timing_n_56,
      \hcount_next_reg[8]_rep__6_0\(4) => my_timing_n_57,
      \hcount_next_reg[8]_rep__6_0\(3) => my_timing_n_58,
      \hcount_next_reg[8]_rep__6_0\(2) => my_timing_n_59,
      \hcount_next_reg[8]_rep__6_0\(1) => my_timing_n_60,
      \hcount_next_reg[8]_rep__6_0\(0) => my_timing_n_61,
      \hcount_next_reg[8]_rep__8_0\(0) => my_timing_n_67,
      \hcount_next_reg[8]_rep__9_0\(4) => my_timing_n_68,
      \hcount_next_reg[8]_rep__9_0\(3) => my_timing_n_69,
      \hcount_next_reg[8]_rep__9_0\(2) => my_timing_n_70,
      \hcount_next_reg[8]_rep__9_0\(1) => my_timing_n_71,
      \hcount_next_reg[8]_rep__9_0\(0) => my_timing_n_72,
      hsync => hsync,
      \out\(6 downto 0) => \hcount__0\(9 downto 3),
      \vcount_next_reg[3]_rep_0\ => my_timing_n_11,
      \vcount_next_reg[3]_rep__0_0\ => my_timing_n_12,
      \vcount_next_reg[3]_rep__10_0\ => my_timing_n_22,
      \vcount_next_reg[3]_rep__1_0\ => my_timing_n_13,
      \vcount_next_reg[3]_rep__2_0\ => my_timing_n_14,
      \vcount_next_reg[3]_rep__3_0\ => my_timing_n_15,
      \vcount_next_reg[3]_rep__4_0\ => my_timing_n_16,
      \vcount_next_reg[3]_rep__5_0\ => my_timing_n_17,
      \vcount_next_reg[3]_rep__6_0\ => my_timing_n_18,
      \vcount_next_reg[3]_rep__7_0\ => my_timing_n_19,
      \vcount_next_reg[3]_rep__8_0\ => my_timing_n_20,
      \vcount_next_reg[3]_rep__9_0\ => my_timing_n_21,
      \vcount_next_reg[4]_rep_0\ => my_timing_n_7,
      \vcount_next_reg[4]_rep__0_0\ => my_timing_n_8,
      \vcount_next_reg[4]_rep__1_0\ => my_timing_n_9,
      \vcount_next_reg[4]_rep__2_0\ => my_timing_n_10,
      \vcount_next_reg[5]_rep_0\ => my_timing_n_5,
      \vcount_next_reg[5]_rep__0_0\ => my_timing_n_6,
      vsync => vsync
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[26]_i_2_n_0\
    );
\slv_reg0[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(3),
      I2 => axi_awaddr(2),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg0_reg_n_0_[0]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg0_reg[0]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg0_reg[0]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg0_reg[0]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[10]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg[10]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[10]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg[10]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[10]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg[10]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[11]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg[11]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[11]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg[11]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[11]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg[11]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => p_0_in(0),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__10_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__11_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__12_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__13_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__2_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__3_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__4_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__5_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__6_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__7_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__8_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[12]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg[12]_rep__9_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => p_0_in(1),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__10_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__11_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__12_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__13_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__2_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__3_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__4_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__5_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__6_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__7_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__8_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[13]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg[13]_rep__9_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => p_0_in(2),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__10_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__11_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__12_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__13_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__2_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__3_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__4_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__5_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__6_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__7_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__8_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[14]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg[14]_rep__9_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => p_0_in(3),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__10_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__11_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__12_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__13_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__2_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__3_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__4_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__5_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__6_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__7_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__8_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[15]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg[15]_rep__9_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => p_0_in(4),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__10_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__11_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__12_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__13_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__2_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__3_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__4_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__5_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__6_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__7_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__8_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[16]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg[16]_rep__9_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => p_0_in(5),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__10_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__11_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__12_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__13_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__2_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__3_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__4_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__5_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__6_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__7_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__8_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[17]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg[17]_rep__9_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => p_0_in(6),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => p_0_in(7),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg0_reg_n_0_[1]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg0_reg[1]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg0_reg[1]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg0_reg[1]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => p_0_in(8),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => p_0_in(9),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => p_0_in(10),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => p_0_in(11),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[26]_i_2_n_0\,
      D => s00_axi_wdata(24),
      Q => p_0_in(12),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[26]_i_2_n_0\,
      D => s00_axi_wdata(25),
      Q => p_0_in(13),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[26]_i_2_n_0\,
      D => s00_axi_wdata(26),
      Q => \^led\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[26]_i_2_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[26]_i_2_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[26]_i_2_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg0_reg[2]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg0_reg[2]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg0_reg[2]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[26]_i_2_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[26]_i_2_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg0_reg[3]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg0_reg[3]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg0_reg[3]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg0_reg_n_0_[4]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg0_reg[4]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg0_reg[4]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg0_reg[4]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0_reg[5]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0_reg[5]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0_reg[5]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0_reg[6]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0_reg[6]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[6]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0_reg[6]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[7]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0_reg[7]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[7]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0_reg[7]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[7]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0_reg[7]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[8]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg[8]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[8]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg[8]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[8]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg[8]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[9]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg[9]_rep_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[9]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg[9]_rep__0_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg0_reg[9]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg[9]_rep__1_n_0\,
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => axi_awaddr(2),
      I3 => axi_awaddr(3),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => axi_awaddr(2),
      I3 => axi_awaddr(3),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => axi_awaddr(2),
      I3 => axi_awaddr(3),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => axi_awaddr(2),
      I3 => axi_awaddr(3),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(3),
      I2 => s00_axi_wstrb(1),
      I3 => axi_awaddr(2),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(3),
      I2 => s00_axi_wstrb(2),
      I3 => axi_awaddr(2),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(3),
      I2 => s00_axi_wstrb(3),
      I3 => axi_awaddr(2),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => axi_awaddr(3),
      I2 => s00_axi_wstrb(0),
      I3 => axi_awaddr(2),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => \slv_reg0[26]_i_1_n_0\
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => \slv_reg0[26]_i_1_n_0\
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s_axi_arready\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    hs : out STD_LOGIC;
    vs : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    blue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    red : out STD_LOGIC_VECTOR ( 3 downto 0 );
    green : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    clk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0 : entity is "vga_basic_control_v1_0";
end microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0;

architecture STRUCTURE of microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0 is
begin
vga_basic_control_v1_0_S00_AXI_inst: entity work.microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      blue(3 downto 0) => blue(3 downto 0),
      clk => clk,
      green(3 downto 0) => green(3 downto 0),
      hs => hs,
      led => Q(0),
      red(3 downto 0) => red(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      vs => vs
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity microblaze_MCU_vga_basic_control_0_0 is
  port (
    clk : in STD_LOGIC;
    red : out STD_LOGIC_VECTOR ( 3 downto 0 );
    green : out STD_LOGIC_VECTOR ( 3 downto 0 );
    blue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hs : out STD_LOGIC;
    vs : out STD_LOGIC;
    led : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of microblaze_MCU_vga_basic_control_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of microblaze_MCU_vga_basic_control_0_0 : entity is "microblaze_MCU_vga_basic_control_0_0,vga_basic_control_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of microblaze_MCU_vga_basic_control_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of microblaze_MCU_vga_basic_control_0_0 : entity is "vga_basic_control_v1_0,Vivado 2018.3";
end microblaze_MCU_vga_basic_control_0_0;

architecture STRUCTURE of microblaze_MCU_vga_basic_control_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 40000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 40000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 40000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.microblaze_MCU_vga_basic_control_0_0_vga_basic_control_v1_0
     port map (
      Q(0) => led,
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      blue(3 downto 0) => blue(3 downto 0),
      clk => clk,
      green(3 downto 0) => green(3 downto 0),
      hs => hs,
      red(3 downto 0) => red(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      vs => vs
    );
end STRUCTURE;
