Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "I:/554/project/ECE554-SPU/hw/test/mmu_test/test_isim_beh.exe" -prj "I:/554/project/ECE554-SPU/hw/test/mmu_test/test_beh.prj" "work.test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/test/mmu_test/../../top_level/String_Theory/clk_counter.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/test/mmu_test/ipcore_dir/inst_mem.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/test/mmu_test/ipcore_dir/data_mem.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/test/mmu_test/../../MMU/verilog/mmu_hier.v" into library work
Analyzing Verilog file "I:/554/project/ECE554-SPU/hw/test/mmu_test/../../MMU/verilog/main-mem-test.v" into library work
Analyzing Verilog file "C:/ProgramData/App-V/DAA02E26-5322-4947-BF0F-062031F30E14/68790BDD-0F39-406E-A1BC-DAF286566E4F/Root/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "I:/554/project/ECE554-SPU/hw/test/mmu_test/../../MMU/verilog/main-mem-test.v" Line 12: Size mismatch in connection of port <PC>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "N:/P.20131013/rtf/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V7_3.v" Line 4104: Size mismatch in connection of port <ADDRB>. Formal port size is 9-bit while actual signal size is 11-bit.
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module data_mem
Compiling module clk_counter
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="virte...
Compiling module inst_mem
Compiling module mmu_hier
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable I:/554/project/ECE554-SPU/hw/test/mmu_test/test_isim_beh.exe
Fuse Memory Usage: 39208 KB
Fuse CPU Usage: 982 ms
