<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_2867d519-54d2-4c01-9830-c51cb08bc3dd type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWorkspaceSerialize" version="5" xml_contents_version="3" name="wsd181129" persistent="wsd181129.cywrk" platform="NOT_USED">
<current_project name="" />
<wrkspc_folders />
<files />
<projects>
<v>.\Blink01SoftwareDelay.cydsn\Blink01SoftwareDelay.cyprj</v>
<v>.\Blink02SoftwareNoDelay.cydsn\Blink02SoftwareNoDelay.cyprj</v>
<v>.\Blink03ClockOnly.cydsn\Blink03ClockOnly.cyprj</v>
<v>.\Blink04SwitchEnable.cydsn\Blink04SwitchEnable.cyprj</v>
<v>.\Blink05ClockRegisterEnable.cydsn\Blink05ClockRegisterEnable.cyprj</v>
<v>.\Blink06AnalogIn.cydsn\Blink06AnalogIn.cyprj</v>
<v>.\Blink07AnalogInStatusRegister.cydsn\Blink07AnalogInStatusRegister.cyprj</v>
<v>.\Blink08DACOut.cydsn\Blink08DACOut.cyprj</v>
<v>.\Blink09DACRampUp.cydsn\Blink09DACRampUp.cyprj</v>
<v>.\Blink10DACSine.cydsn\Blink10DACSine.cyprj</v>
<v>.\Blink11Verilog.cydsn\Blink11Verilog.cyprj</v>
<v>.\Blink12CapSense.cydsn\Blink12CapSense.cyprj</v>
<v>.\Blink13CapSenseProximity.cydsn\Blink13CapSenseProximity.cyprj</v>
<v>.\Blink14Theremin.cydsn\Blink14Theremin.cyprj</v>
</projects>
<workspace_id v="25167bde-d264-4cf4-bc0b-662c0cac727d" />
<WriteAppVersionLastSavedWith v="4.2.0.641" />
<WriteAppMarketingVersionLastSavedWith v="4.2" />
<CyGuid_dcbd9771-0334-43dc-9cc3-fe99dc3c5316 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWorkspaceSerialize+CyPrjDependencyList" version="4">
<wrkspc_dependencies />
</CyGuid_dcbd9771-0334-43dc-9cc3-fe99dc3c5316>
<CyGuid_63b68103-67f5-4406-8da6-5c8625765b82 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWorkspaceSerialize+CyIgnoredSystemDepsList" version="1">
<wrkspc_dependencies />
</CyGuid_63b68103-67f5-4406-8da6-5c8625765b82>
</CyGuid_2867d519-54d2-4c01-9830-c51cb08bc3dd>
</CyXmlSerializer>