C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/datapath/src/arch_datapath_trigonometric_prec_mult_pipe_0_nearest.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading entity datapath
-- Loading package NUMERIC_STD
-- Compiling architecture trigonometric_prec_mult_pipe_0_nearest of datapath
-- Loading entity adder_subtractor
-- Loading entity multiplier
-- Loading entity n_bit_register
-- Loading entity multiplexer_5_1
-- Loading entity multiplexer_4_1
-- Loading entity multiplexer_3_1
-- Loading entity multiplexer_2_1

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/emulator/src/EMULATOR_N_3_W_0_S_0_Q_2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity EMULATOR_N_3_W_0_S_0_Q_2
-- Compiling architecture generated of EMULATOR_N_3_W_0_S_0_Q_2

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/control_unit/src/control_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/control_unit/src/control_unit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity control_unit

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/QEP/src/QEP_N_3_W_0_S_0.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity QEP_N_3_W_0_S_0
-- Compiling architecture generated of QEP_N_3_W_0_S_0

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplier/src/multiplier.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplier/src/multiplier.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity multiplier

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/control_unit/src/non_rot_rom.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/control_unit/src/non_rot_rom.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity non_rot_rom
-- Compiling architecture behavioral of non_rot_rom

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/emulator/sim/tb_emulator_irl.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/emulator/sim/tb_emulator_irl.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Compiling entity tb_emulator
-- Compiling architecture beh of tb_emulator

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/comb_adder.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/comb_adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comb_adder

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/datapath/src/datapath.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/datapath/src/datapath.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity datapath

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/arch_comb_adder_behavioral.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/arch_comb_adder_behavioral.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading entity comb_adder
-- Loading package NUMERIC_STD
-- Compiling architecture behavioral of comb_adder

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_2_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_2_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity multiplexer_2_1
-- Compiling architecture behavioral of multiplexer_2_1

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/control_unit/src/arch_control_unit_rom_based.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading entity control_unit
-- Compiling architecture rom_based of control_unit

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_3_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_3_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity multiplexer_3_1
-- Compiling architecture behavioral of multiplexer_3_1

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/counters/src/counter.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/counters/src/counter.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter
-- Compiling architecture behavioral of counter

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register_clear_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register_clear_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity n_bit_register_clear_1
-- Compiling architecture beh of n_bit_register_clear_1

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_4_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_4_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity multiplexer_4_1
-- Compiling architecture behavioral of multiplexer_4_1

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/control_unit/src/rot_rom.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/control_unit/src/rot_rom.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity rot_rom
-- Compiling architecture behavioral of rot_rom

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_5_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_5_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity multiplexer_5_1
-- Compiling architecture behavioral of multiplexer_5_1

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/register/src/n_bit_register.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity n_bit_register
-- Compiling architecture beh of n_bit_register

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/decoders/src/state_decoder_N_3.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/decoders/src/state_decoder_N_3.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity state_decoder_N_3
-- Compiling architecture generated of state_decoder_N_3

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/QPE_control/src/QPE_control.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/QPE_control/src/QPE_control.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity QPE_control
-- Compiling architecture state_machine of QPE_control

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplier/src/arch_multiplier_behavioral.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading entity multiplier
-- Loading package NUMERIC_STD
-- Compiling architecture behavioral of multiplier

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_8_1.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/multiplexers/src/multiplexer_8_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity multiplexer_8_1
-- Compiling architecture behavioral of multiplexer_8_1

} {} {}} C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/adder_subtractor.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Loren/Desktop/Elle/Polito/Tesi_Computazione_Quantistica/quantum-circuit-emulator/design/basic_blocks/adder_subtractor/src/adder_subtractor.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity adder_subtractor
-- Compiling architecture chosen of adder_subtractor
-- Loading entity comb_adder

} {} {}}
