
Switching_Tool_Prototype.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9f0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a0  0800bab0  0800bab0  0001bab0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c050  0800c050  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c050  0800c050  0001c050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c058  0800c058  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c058  0800c058  0001c058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c05c  0800c05c  0001c05c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800c060  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  200001d4  0800c234  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000045c  0800c234  0002045c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009c49  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001944  00000000  00000000  00029e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000938  00000000  00000000  0002b7d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000719  00000000  00000000  0002c108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001203f  00000000  00000000  0002c821  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b238  00000000  00000000  0003e860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006b1da  00000000  00000000  00049a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000364c  00000000  00000000  000b4c74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  000b82c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800ba98 	.word	0x0800ba98

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800ba98 	.word	0x0800ba98

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fc9f 	bl	8001d80 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fbef 	bl	8001c30 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fc91 	bl	8001d80 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fc87 	bl	8001d80 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fc17 	bl	8001cb4 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fc0d 	bl	8001cb4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fb43 	bl	8000b3c <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 facf 	bl	8000a64 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fb35 	bl	8000b3c <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fb2b 	bl	8000b3c <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fadb 	bl	8000ab0 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fad1 	bl	8000ab0 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	; (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	; (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f8a4 	bl	8000698 <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			; (mov r8, r8)

0800055c <__aeabi_lmul>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	46ce      	mov	lr, r9
 8000560:	4699      	mov	r9, r3
 8000562:	0c03      	lsrs	r3, r0, #16
 8000564:	469c      	mov	ip, r3
 8000566:	0413      	lsls	r3, r2, #16
 8000568:	4647      	mov	r7, r8
 800056a:	0c1b      	lsrs	r3, r3, #16
 800056c:	001d      	movs	r5, r3
 800056e:	000e      	movs	r6, r1
 8000570:	4661      	mov	r1, ip
 8000572:	0404      	lsls	r4, r0, #16
 8000574:	0c24      	lsrs	r4, r4, #16
 8000576:	b580      	push	{r7, lr}
 8000578:	0007      	movs	r7, r0
 800057a:	0c10      	lsrs	r0, r2, #16
 800057c:	434b      	muls	r3, r1
 800057e:	4365      	muls	r5, r4
 8000580:	4341      	muls	r1, r0
 8000582:	4360      	muls	r0, r4
 8000584:	0c2c      	lsrs	r4, r5, #16
 8000586:	18c0      	adds	r0, r0, r3
 8000588:	1820      	adds	r0, r4, r0
 800058a:	468c      	mov	ip, r1
 800058c:	4283      	cmp	r3, r0
 800058e:	d903      	bls.n	8000598 <__aeabi_lmul+0x3c>
 8000590:	2380      	movs	r3, #128	; 0x80
 8000592:	025b      	lsls	r3, r3, #9
 8000594:	4698      	mov	r8, r3
 8000596:	44c4      	add	ip, r8
 8000598:	4649      	mov	r1, r9
 800059a:	4379      	muls	r1, r7
 800059c:	4356      	muls	r6, r2
 800059e:	0c03      	lsrs	r3, r0, #16
 80005a0:	042d      	lsls	r5, r5, #16
 80005a2:	0c2d      	lsrs	r5, r5, #16
 80005a4:	1989      	adds	r1, r1, r6
 80005a6:	4463      	add	r3, ip
 80005a8:	0400      	lsls	r0, r0, #16
 80005aa:	1940      	adds	r0, r0, r5
 80005ac:	18c9      	adds	r1, r1, r3
 80005ae:	bcc0      	pop	{r6, r7}
 80005b0:	46b9      	mov	r9, r7
 80005b2:	46b0      	mov	r8, r6
 80005b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)

080005b8 <__aeabi_d2uiz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <__aeabi_d2uiz+0x38>)
 80005be:	0004      	movs	r4, r0
 80005c0:	000d      	movs	r5, r1
 80005c2:	f7ff ff67 	bl	8000494 <__aeabi_dcmpge>
 80005c6:	2800      	cmp	r0, #0
 80005c8:	d104      	bne.n	80005d4 <__aeabi_d2uiz+0x1c>
 80005ca:	0020      	movs	r0, r4
 80005cc:	0029      	movs	r1, r5
 80005ce:	f002 fa9d 	bl	8002b0c <__aeabi_d2iz>
 80005d2:	bd70      	pop	{r4, r5, r6, pc}
 80005d4:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <__aeabi_d2uiz+0x38>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	0020      	movs	r0, r4
 80005da:	0029      	movs	r1, r5
 80005dc:	f001 fef6 	bl	80023cc <__aeabi_dsub>
 80005e0:	f002 fa94 	bl	8002b0c <__aeabi_d2iz>
 80005e4:	2380      	movs	r3, #128	; 0x80
 80005e6:	061b      	lsls	r3, r3, #24
 80005e8:	469c      	mov	ip, r3
 80005ea:	4460      	add	r0, ip
 80005ec:	e7f1      	b.n	80005d2 <__aeabi_d2uiz+0x1a>
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	41e00000 	.word	0x41e00000

080005f4 <__aeabi_d2lz>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0005      	movs	r5, r0
 80005f8:	000c      	movs	r4, r1
 80005fa:	2200      	movs	r2, #0
 80005fc:	2300      	movs	r3, #0
 80005fe:	0028      	movs	r0, r5
 8000600:	0021      	movs	r1, r4
 8000602:	f7ff ff29 	bl	8000458 <__aeabi_dcmplt>
 8000606:	2800      	cmp	r0, #0
 8000608:	d108      	bne.n	800061c <__aeabi_d2lz+0x28>
 800060a:	0028      	movs	r0, r5
 800060c:	0021      	movs	r1, r4
 800060e:	f000 f80f 	bl	8000630 <__aeabi_d2ulz>
 8000612:	0002      	movs	r2, r0
 8000614:	000b      	movs	r3, r1
 8000616:	0010      	movs	r0, r2
 8000618:	0019      	movs	r1, r3
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	2380      	movs	r3, #128	; 0x80
 800061e:	061b      	lsls	r3, r3, #24
 8000620:	18e1      	adds	r1, r4, r3
 8000622:	0028      	movs	r0, r5
 8000624:	f000 f804 	bl	8000630 <__aeabi_d2ulz>
 8000628:	2300      	movs	r3, #0
 800062a:	4242      	negs	r2, r0
 800062c:	418b      	sbcs	r3, r1
 800062e:	e7f2      	b.n	8000616 <__aeabi_d2lz+0x22>

08000630 <__aeabi_d2ulz>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	2200      	movs	r2, #0
 8000634:	4b0b      	ldr	r3, [pc, #44]	; (8000664 <__aeabi_d2ulz+0x34>)
 8000636:	000d      	movs	r5, r1
 8000638:	0004      	movs	r4, r0
 800063a:	f001 fc05 	bl	8001e48 <__aeabi_dmul>
 800063e:	f7ff ffbb 	bl	80005b8 <__aeabi_d2uiz>
 8000642:	0006      	movs	r6, r0
 8000644:	f002 fac8 	bl	8002bd8 <__aeabi_ui2d>
 8000648:	2200      	movs	r2, #0
 800064a:	4b07      	ldr	r3, [pc, #28]	; (8000668 <__aeabi_d2ulz+0x38>)
 800064c:	f001 fbfc 	bl	8001e48 <__aeabi_dmul>
 8000650:	0002      	movs	r2, r0
 8000652:	000b      	movs	r3, r1
 8000654:	0020      	movs	r0, r4
 8000656:	0029      	movs	r1, r5
 8000658:	f001 feb8 	bl	80023cc <__aeabi_dsub>
 800065c:	f7ff ffac 	bl	80005b8 <__aeabi_d2uiz>
 8000660:	0031      	movs	r1, r6
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	3df00000 	.word	0x3df00000
 8000668:	41f00000 	.word	0x41f00000

0800066c <__aeabi_l2d>:
 800066c:	b570      	push	{r4, r5, r6, lr}
 800066e:	0006      	movs	r6, r0
 8000670:	0008      	movs	r0, r1
 8000672:	f002 fa81 	bl	8002b78 <__aeabi_i2d>
 8000676:	2200      	movs	r2, #0
 8000678:	4b06      	ldr	r3, [pc, #24]	; (8000694 <__aeabi_l2d+0x28>)
 800067a:	f001 fbe5 	bl	8001e48 <__aeabi_dmul>
 800067e:	000d      	movs	r5, r1
 8000680:	0004      	movs	r4, r0
 8000682:	0030      	movs	r0, r6
 8000684:	f002 faa8 	bl	8002bd8 <__aeabi_ui2d>
 8000688:	002b      	movs	r3, r5
 800068a:	0022      	movs	r2, r4
 800068c:	f000 fc82 	bl	8000f94 <__aeabi_dadd>
 8000690:	bd70      	pop	{r4, r5, r6, pc}
 8000692:	46c0      	nop			; (mov r8, r8)
 8000694:	41f00000 	.word	0x41f00000

08000698 <__udivmoddi4>:
 8000698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800069a:	4657      	mov	r7, sl
 800069c:	464e      	mov	r6, r9
 800069e:	4645      	mov	r5, r8
 80006a0:	46de      	mov	lr, fp
 80006a2:	b5e0      	push	{r5, r6, r7, lr}
 80006a4:	0004      	movs	r4, r0
 80006a6:	000d      	movs	r5, r1
 80006a8:	4692      	mov	sl, r2
 80006aa:	4699      	mov	r9, r3
 80006ac:	b083      	sub	sp, #12
 80006ae:	428b      	cmp	r3, r1
 80006b0:	d830      	bhi.n	8000714 <__udivmoddi4+0x7c>
 80006b2:	d02d      	beq.n	8000710 <__udivmoddi4+0x78>
 80006b4:	4649      	mov	r1, r9
 80006b6:	4650      	mov	r0, sl
 80006b8:	f002 fba0 	bl	8002dfc <__clzdi2>
 80006bc:	0029      	movs	r1, r5
 80006be:	0006      	movs	r6, r0
 80006c0:	0020      	movs	r0, r4
 80006c2:	f002 fb9b 	bl	8002dfc <__clzdi2>
 80006c6:	1a33      	subs	r3, r6, r0
 80006c8:	4698      	mov	r8, r3
 80006ca:	3b20      	subs	r3, #32
 80006cc:	d434      	bmi.n	8000738 <__udivmoddi4+0xa0>
 80006ce:	469b      	mov	fp, r3
 80006d0:	4653      	mov	r3, sl
 80006d2:	465a      	mov	r2, fp
 80006d4:	4093      	lsls	r3, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	001f      	movs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d83b      	bhi.n	800075c <__udivmoddi4+0xc4>
 80006e4:	42af      	cmp	r7, r5
 80006e6:	d100      	bne.n	80006ea <__udivmoddi4+0x52>
 80006e8:	e079      	b.n	80007de <__udivmoddi4+0x146>
 80006ea:	465b      	mov	r3, fp
 80006ec:	1ba4      	subs	r4, r4, r6
 80006ee:	41bd      	sbcs	r5, r7
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	da00      	bge.n	80006f6 <__udivmoddi4+0x5e>
 80006f4:	e076      	b.n	80007e4 <__udivmoddi4+0x14c>
 80006f6:	2200      	movs	r2, #0
 80006f8:	2300      	movs	r3, #0
 80006fa:	9200      	str	r2, [sp, #0]
 80006fc:	9301      	str	r3, [sp, #4]
 80006fe:	2301      	movs	r3, #1
 8000700:	465a      	mov	r2, fp
 8000702:	4093      	lsls	r3, r2
 8000704:	9301      	str	r3, [sp, #4]
 8000706:	2301      	movs	r3, #1
 8000708:	4642      	mov	r2, r8
 800070a:	4093      	lsls	r3, r2
 800070c:	9300      	str	r3, [sp, #0]
 800070e:	e029      	b.n	8000764 <__udivmoddi4+0xcc>
 8000710:	4282      	cmp	r2, r0
 8000712:	d9cf      	bls.n	80006b4 <__udivmoddi4+0x1c>
 8000714:	2200      	movs	r2, #0
 8000716:	2300      	movs	r3, #0
 8000718:	9200      	str	r2, [sp, #0]
 800071a:	9301      	str	r3, [sp, #4]
 800071c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <__udivmoddi4+0x8e>
 8000722:	601c      	str	r4, [r3, #0]
 8000724:	605d      	str	r5, [r3, #4]
 8000726:	9800      	ldr	r0, [sp, #0]
 8000728:	9901      	ldr	r1, [sp, #4]
 800072a:	b003      	add	sp, #12
 800072c:	bcf0      	pop	{r4, r5, r6, r7}
 800072e:	46bb      	mov	fp, r7
 8000730:	46b2      	mov	sl, r6
 8000732:	46a9      	mov	r9, r5
 8000734:	46a0      	mov	r8, r4
 8000736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000738:	4642      	mov	r2, r8
 800073a:	469b      	mov	fp, r3
 800073c:	2320      	movs	r3, #32
 800073e:	1a9b      	subs	r3, r3, r2
 8000740:	4652      	mov	r2, sl
 8000742:	40da      	lsrs	r2, r3
 8000744:	4641      	mov	r1, r8
 8000746:	0013      	movs	r3, r2
 8000748:	464a      	mov	r2, r9
 800074a:	408a      	lsls	r2, r1
 800074c:	0017      	movs	r7, r2
 800074e:	4642      	mov	r2, r8
 8000750:	431f      	orrs	r7, r3
 8000752:	4653      	mov	r3, sl
 8000754:	4093      	lsls	r3, r2
 8000756:	001e      	movs	r6, r3
 8000758:	42af      	cmp	r7, r5
 800075a:	d9c3      	bls.n	80006e4 <__udivmoddi4+0x4c>
 800075c:	2200      	movs	r2, #0
 800075e:	2300      	movs	r3, #0
 8000760:	9200      	str	r2, [sp, #0]
 8000762:	9301      	str	r3, [sp, #4]
 8000764:	4643      	mov	r3, r8
 8000766:	2b00      	cmp	r3, #0
 8000768:	d0d8      	beq.n	800071c <__udivmoddi4+0x84>
 800076a:	07fb      	lsls	r3, r7, #31
 800076c:	0872      	lsrs	r2, r6, #1
 800076e:	431a      	orrs	r2, r3
 8000770:	4646      	mov	r6, r8
 8000772:	087b      	lsrs	r3, r7, #1
 8000774:	e00e      	b.n	8000794 <__udivmoddi4+0xfc>
 8000776:	42ab      	cmp	r3, r5
 8000778:	d101      	bne.n	800077e <__udivmoddi4+0xe6>
 800077a:	42a2      	cmp	r2, r4
 800077c:	d80c      	bhi.n	8000798 <__udivmoddi4+0x100>
 800077e:	1aa4      	subs	r4, r4, r2
 8000780:	419d      	sbcs	r5, r3
 8000782:	2001      	movs	r0, #1
 8000784:	1924      	adds	r4, r4, r4
 8000786:	416d      	adcs	r5, r5
 8000788:	2100      	movs	r1, #0
 800078a:	3e01      	subs	r6, #1
 800078c:	1824      	adds	r4, r4, r0
 800078e:	414d      	adcs	r5, r1
 8000790:	2e00      	cmp	r6, #0
 8000792:	d006      	beq.n	80007a2 <__udivmoddi4+0x10a>
 8000794:	42ab      	cmp	r3, r5
 8000796:	d9ee      	bls.n	8000776 <__udivmoddi4+0xde>
 8000798:	3e01      	subs	r6, #1
 800079a:	1924      	adds	r4, r4, r4
 800079c:	416d      	adcs	r5, r5
 800079e:	2e00      	cmp	r6, #0
 80007a0:	d1f8      	bne.n	8000794 <__udivmoddi4+0xfc>
 80007a2:	9800      	ldr	r0, [sp, #0]
 80007a4:	9901      	ldr	r1, [sp, #4]
 80007a6:	465b      	mov	r3, fp
 80007a8:	1900      	adds	r0, r0, r4
 80007aa:	4169      	adcs	r1, r5
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	db24      	blt.n	80007fa <__udivmoddi4+0x162>
 80007b0:	002b      	movs	r3, r5
 80007b2:	465a      	mov	r2, fp
 80007b4:	4644      	mov	r4, r8
 80007b6:	40d3      	lsrs	r3, r2
 80007b8:	002a      	movs	r2, r5
 80007ba:	40e2      	lsrs	r2, r4
 80007bc:	001c      	movs	r4, r3
 80007be:	465b      	mov	r3, fp
 80007c0:	0015      	movs	r5, r2
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	db2a      	blt.n	800081c <__udivmoddi4+0x184>
 80007c6:	0026      	movs	r6, r4
 80007c8:	409e      	lsls	r6, r3
 80007ca:	0033      	movs	r3, r6
 80007cc:	0026      	movs	r6, r4
 80007ce:	4647      	mov	r7, r8
 80007d0:	40be      	lsls	r6, r7
 80007d2:	0032      	movs	r2, r6
 80007d4:	1a80      	subs	r0, r0, r2
 80007d6:	4199      	sbcs	r1, r3
 80007d8:	9000      	str	r0, [sp, #0]
 80007da:	9101      	str	r1, [sp, #4]
 80007dc:	e79e      	b.n	800071c <__udivmoddi4+0x84>
 80007de:	42a3      	cmp	r3, r4
 80007e0:	d8bc      	bhi.n	800075c <__udivmoddi4+0xc4>
 80007e2:	e782      	b.n	80006ea <__udivmoddi4+0x52>
 80007e4:	4642      	mov	r2, r8
 80007e6:	2320      	movs	r3, #32
 80007e8:	2100      	movs	r1, #0
 80007ea:	1a9b      	subs	r3, r3, r2
 80007ec:	2200      	movs	r2, #0
 80007ee:	9100      	str	r1, [sp, #0]
 80007f0:	9201      	str	r2, [sp, #4]
 80007f2:	2201      	movs	r2, #1
 80007f4:	40da      	lsrs	r2, r3
 80007f6:	9201      	str	r2, [sp, #4]
 80007f8:	e785      	b.n	8000706 <__udivmoddi4+0x6e>
 80007fa:	4642      	mov	r2, r8
 80007fc:	2320      	movs	r3, #32
 80007fe:	1a9b      	subs	r3, r3, r2
 8000800:	002a      	movs	r2, r5
 8000802:	4646      	mov	r6, r8
 8000804:	409a      	lsls	r2, r3
 8000806:	0023      	movs	r3, r4
 8000808:	40f3      	lsrs	r3, r6
 800080a:	4644      	mov	r4, r8
 800080c:	4313      	orrs	r3, r2
 800080e:	002a      	movs	r2, r5
 8000810:	40e2      	lsrs	r2, r4
 8000812:	001c      	movs	r4, r3
 8000814:	465b      	mov	r3, fp
 8000816:	0015      	movs	r5, r2
 8000818:	2b00      	cmp	r3, #0
 800081a:	dad4      	bge.n	80007c6 <__udivmoddi4+0x12e>
 800081c:	4642      	mov	r2, r8
 800081e:	002f      	movs	r7, r5
 8000820:	2320      	movs	r3, #32
 8000822:	0026      	movs	r6, r4
 8000824:	4097      	lsls	r7, r2
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	40de      	lsrs	r6, r3
 800082a:	003b      	movs	r3, r7
 800082c:	4333      	orrs	r3, r6
 800082e:	e7cd      	b.n	80007cc <__udivmoddi4+0x134>

08000830 <__aeabi_fdiv>:
 8000830:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000832:	464f      	mov	r7, r9
 8000834:	4646      	mov	r6, r8
 8000836:	46d6      	mov	lr, sl
 8000838:	0245      	lsls	r5, r0, #9
 800083a:	b5c0      	push	{r6, r7, lr}
 800083c:	0047      	lsls	r7, r0, #1
 800083e:	1c0c      	adds	r4, r1, #0
 8000840:	0a6d      	lsrs	r5, r5, #9
 8000842:	0e3f      	lsrs	r7, r7, #24
 8000844:	0fc6      	lsrs	r6, r0, #31
 8000846:	2f00      	cmp	r7, #0
 8000848:	d100      	bne.n	800084c <__aeabi_fdiv+0x1c>
 800084a:	e06f      	b.n	800092c <__aeabi_fdiv+0xfc>
 800084c:	2fff      	cmp	r7, #255	; 0xff
 800084e:	d100      	bne.n	8000852 <__aeabi_fdiv+0x22>
 8000850:	e074      	b.n	800093c <__aeabi_fdiv+0x10c>
 8000852:	2300      	movs	r3, #0
 8000854:	2280      	movs	r2, #128	; 0x80
 8000856:	4699      	mov	r9, r3
 8000858:	469a      	mov	sl, r3
 800085a:	00ed      	lsls	r5, r5, #3
 800085c:	04d2      	lsls	r2, r2, #19
 800085e:	4315      	orrs	r5, r2
 8000860:	3f7f      	subs	r7, #127	; 0x7f
 8000862:	0263      	lsls	r3, r4, #9
 8000864:	0a5b      	lsrs	r3, r3, #9
 8000866:	4698      	mov	r8, r3
 8000868:	0063      	lsls	r3, r4, #1
 800086a:	0e1b      	lsrs	r3, r3, #24
 800086c:	0fe4      	lsrs	r4, r4, #31
 800086e:	2b00      	cmp	r3, #0
 8000870:	d04d      	beq.n	800090e <__aeabi_fdiv+0xde>
 8000872:	2bff      	cmp	r3, #255	; 0xff
 8000874:	d045      	beq.n	8000902 <__aeabi_fdiv+0xd2>
 8000876:	4642      	mov	r2, r8
 8000878:	2180      	movs	r1, #128	; 0x80
 800087a:	00d2      	lsls	r2, r2, #3
 800087c:	04c9      	lsls	r1, r1, #19
 800087e:	4311      	orrs	r1, r2
 8000880:	4688      	mov	r8, r1
 8000882:	2200      	movs	r2, #0
 8000884:	3b7f      	subs	r3, #127	; 0x7f
 8000886:	0031      	movs	r1, r6
 8000888:	1aff      	subs	r7, r7, r3
 800088a:	464b      	mov	r3, r9
 800088c:	4061      	eors	r1, r4
 800088e:	b2c9      	uxtb	r1, r1
 8000890:	2b0f      	cmp	r3, #15
 8000892:	d900      	bls.n	8000896 <__aeabi_fdiv+0x66>
 8000894:	e0b8      	b.n	8000a08 <__aeabi_fdiv+0x1d8>
 8000896:	4870      	ldr	r0, [pc, #448]	; (8000a58 <__aeabi_fdiv+0x228>)
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	58c3      	ldr	r3, [r0, r3]
 800089c:	469f      	mov	pc, r3
 800089e:	2300      	movs	r3, #0
 80008a0:	4698      	mov	r8, r3
 80008a2:	0026      	movs	r6, r4
 80008a4:	4645      	mov	r5, r8
 80008a6:	4692      	mov	sl, r2
 80008a8:	4653      	mov	r3, sl
 80008aa:	2b02      	cmp	r3, #2
 80008ac:	d100      	bne.n	80008b0 <__aeabi_fdiv+0x80>
 80008ae:	e08d      	b.n	80009cc <__aeabi_fdiv+0x19c>
 80008b0:	2b03      	cmp	r3, #3
 80008b2:	d100      	bne.n	80008b6 <__aeabi_fdiv+0x86>
 80008b4:	e0a1      	b.n	80009fa <__aeabi_fdiv+0x1ca>
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d018      	beq.n	80008ec <__aeabi_fdiv+0xbc>
 80008ba:	003b      	movs	r3, r7
 80008bc:	337f      	adds	r3, #127	; 0x7f
 80008be:	2b00      	cmp	r3, #0
 80008c0:	dd6d      	ble.n	800099e <__aeabi_fdiv+0x16e>
 80008c2:	076a      	lsls	r2, r5, #29
 80008c4:	d004      	beq.n	80008d0 <__aeabi_fdiv+0xa0>
 80008c6:	220f      	movs	r2, #15
 80008c8:	402a      	ands	r2, r5
 80008ca:	2a04      	cmp	r2, #4
 80008cc:	d000      	beq.n	80008d0 <__aeabi_fdiv+0xa0>
 80008ce:	3504      	adds	r5, #4
 80008d0:	012a      	lsls	r2, r5, #4
 80008d2:	d503      	bpl.n	80008dc <__aeabi_fdiv+0xac>
 80008d4:	4b61      	ldr	r3, [pc, #388]	; (8000a5c <__aeabi_fdiv+0x22c>)
 80008d6:	401d      	ands	r5, r3
 80008d8:	003b      	movs	r3, r7
 80008da:	3380      	adds	r3, #128	; 0x80
 80008dc:	2bfe      	cmp	r3, #254	; 0xfe
 80008de:	dd00      	ble.n	80008e2 <__aeabi_fdiv+0xb2>
 80008e0:	e074      	b.n	80009cc <__aeabi_fdiv+0x19c>
 80008e2:	01aa      	lsls	r2, r5, #6
 80008e4:	0a52      	lsrs	r2, r2, #9
 80008e6:	b2d8      	uxtb	r0, r3
 80008e8:	e002      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 80008ea:	000e      	movs	r6, r1
 80008ec:	2000      	movs	r0, #0
 80008ee:	2200      	movs	r2, #0
 80008f0:	05c0      	lsls	r0, r0, #23
 80008f2:	07f6      	lsls	r6, r6, #31
 80008f4:	4310      	orrs	r0, r2
 80008f6:	4330      	orrs	r0, r6
 80008f8:	bce0      	pop	{r5, r6, r7}
 80008fa:	46ba      	mov	sl, r7
 80008fc:	46b1      	mov	r9, r6
 80008fe:	46a8      	mov	r8, r5
 8000900:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000902:	4643      	mov	r3, r8
 8000904:	2b00      	cmp	r3, #0
 8000906:	d13f      	bne.n	8000988 <__aeabi_fdiv+0x158>
 8000908:	2202      	movs	r2, #2
 800090a:	3fff      	subs	r7, #255	; 0xff
 800090c:	e003      	b.n	8000916 <__aeabi_fdiv+0xe6>
 800090e:	4643      	mov	r3, r8
 8000910:	2b00      	cmp	r3, #0
 8000912:	d12d      	bne.n	8000970 <__aeabi_fdiv+0x140>
 8000914:	2201      	movs	r2, #1
 8000916:	0031      	movs	r1, r6
 8000918:	464b      	mov	r3, r9
 800091a:	4061      	eors	r1, r4
 800091c:	b2c9      	uxtb	r1, r1
 800091e:	4313      	orrs	r3, r2
 8000920:	2b0f      	cmp	r3, #15
 8000922:	d838      	bhi.n	8000996 <__aeabi_fdiv+0x166>
 8000924:	484e      	ldr	r0, [pc, #312]	; (8000a60 <__aeabi_fdiv+0x230>)
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	58c3      	ldr	r3, [r0, r3]
 800092a:	469f      	mov	pc, r3
 800092c:	2d00      	cmp	r5, #0
 800092e:	d113      	bne.n	8000958 <__aeabi_fdiv+0x128>
 8000930:	2304      	movs	r3, #4
 8000932:	4699      	mov	r9, r3
 8000934:	3b03      	subs	r3, #3
 8000936:	2700      	movs	r7, #0
 8000938:	469a      	mov	sl, r3
 800093a:	e792      	b.n	8000862 <__aeabi_fdiv+0x32>
 800093c:	2d00      	cmp	r5, #0
 800093e:	d105      	bne.n	800094c <__aeabi_fdiv+0x11c>
 8000940:	2308      	movs	r3, #8
 8000942:	4699      	mov	r9, r3
 8000944:	3b06      	subs	r3, #6
 8000946:	27ff      	movs	r7, #255	; 0xff
 8000948:	469a      	mov	sl, r3
 800094a:	e78a      	b.n	8000862 <__aeabi_fdiv+0x32>
 800094c:	230c      	movs	r3, #12
 800094e:	4699      	mov	r9, r3
 8000950:	3b09      	subs	r3, #9
 8000952:	27ff      	movs	r7, #255	; 0xff
 8000954:	469a      	mov	sl, r3
 8000956:	e784      	b.n	8000862 <__aeabi_fdiv+0x32>
 8000958:	0028      	movs	r0, r5
 800095a:	f002 fa31 	bl	8002dc0 <__clzsi2>
 800095e:	2776      	movs	r7, #118	; 0x76
 8000960:	1f43      	subs	r3, r0, #5
 8000962:	409d      	lsls	r5, r3
 8000964:	2300      	movs	r3, #0
 8000966:	427f      	negs	r7, r7
 8000968:	4699      	mov	r9, r3
 800096a:	469a      	mov	sl, r3
 800096c:	1a3f      	subs	r7, r7, r0
 800096e:	e778      	b.n	8000862 <__aeabi_fdiv+0x32>
 8000970:	4640      	mov	r0, r8
 8000972:	f002 fa25 	bl	8002dc0 <__clzsi2>
 8000976:	4642      	mov	r2, r8
 8000978:	1f43      	subs	r3, r0, #5
 800097a:	409a      	lsls	r2, r3
 800097c:	2376      	movs	r3, #118	; 0x76
 800097e:	425b      	negs	r3, r3
 8000980:	4690      	mov	r8, r2
 8000982:	1a1b      	subs	r3, r3, r0
 8000984:	2200      	movs	r2, #0
 8000986:	e77e      	b.n	8000886 <__aeabi_fdiv+0x56>
 8000988:	2303      	movs	r3, #3
 800098a:	464a      	mov	r2, r9
 800098c:	431a      	orrs	r2, r3
 800098e:	4691      	mov	r9, r2
 8000990:	33fc      	adds	r3, #252	; 0xfc
 8000992:	2203      	movs	r2, #3
 8000994:	e777      	b.n	8000886 <__aeabi_fdiv+0x56>
 8000996:	000e      	movs	r6, r1
 8000998:	20ff      	movs	r0, #255	; 0xff
 800099a:	2200      	movs	r2, #0
 800099c:	e7a8      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 800099e:	2201      	movs	r2, #1
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	2b1b      	cmp	r3, #27
 80009a4:	dca2      	bgt.n	80008ec <__aeabi_fdiv+0xbc>
 80009a6:	379e      	adds	r7, #158	; 0x9e
 80009a8:	002a      	movs	r2, r5
 80009aa:	40bd      	lsls	r5, r7
 80009ac:	40da      	lsrs	r2, r3
 80009ae:	1e6b      	subs	r3, r5, #1
 80009b0:	419d      	sbcs	r5, r3
 80009b2:	4315      	orrs	r5, r2
 80009b4:	076a      	lsls	r2, r5, #29
 80009b6:	d004      	beq.n	80009c2 <__aeabi_fdiv+0x192>
 80009b8:	220f      	movs	r2, #15
 80009ba:	402a      	ands	r2, r5
 80009bc:	2a04      	cmp	r2, #4
 80009be:	d000      	beq.n	80009c2 <__aeabi_fdiv+0x192>
 80009c0:	3504      	adds	r5, #4
 80009c2:	016a      	lsls	r2, r5, #5
 80009c4:	d544      	bpl.n	8000a50 <__aeabi_fdiv+0x220>
 80009c6:	2001      	movs	r0, #1
 80009c8:	2200      	movs	r2, #0
 80009ca:	e791      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 80009cc:	20ff      	movs	r0, #255	; 0xff
 80009ce:	2200      	movs	r2, #0
 80009d0:	e78e      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 80009d2:	2280      	movs	r2, #128	; 0x80
 80009d4:	2600      	movs	r6, #0
 80009d6:	20ff      	movs	r0, #255	; 0xff
 80009d8:	03d2      	lsls	r2, r2, #15
 80009da:	e789      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 80009dc:	2300      	movs	r3, #0
 80009de:	4698      	mov	r8, r3
 80009e0:	2280      	movs	r2, #128	; 0x80
 80009e2:	03d2      	lsls	r2, r2, #15
 80009e4:	4215      	tst	r5, r2
 80009e6:	d008      	beq.n	80009fa <__aeabi_fdiv+0x1ca>
 80009e8:	4643      	mov	r3, r8
 80009ea:	4213      	tst	r3, r2
 80009ec:	d105      	bne.n	80009fa <__aeabi_fdiv+0x1ca>
 80009ee:	431a      	orrs	r2, r3
 80009f0:	0252      	lsls	r2, r2, #9
 80009f2:	0026      	movs	r6, r4
 80009f4:	20ff      	movs	r0, #255	; 0xff
 80009f6:	0a52      	lsrs	r2, r2, #9
 80009f8:	e77a      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 80009fa:	2280      	movs	r2, #128	; 0x80
 80009fc:	03d2      	lsls	r2, r2, #15
 80009fe:	432a      	orrs	r2, r5
 8000a00:	0252      	lsls	r2, r2, #9
 8000a02:	20ff      	movs	r0, #255	; 0xff
 8000a04:	0a52      	lsrs	r2, r2, #9
 8000a06:	e773      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 8000a08:	4642      	mov	r2, r8
 8000a0a:	016b      	lsls	r3, r5, #5
 8000a0c:	0155      	lsls	r5, r2, #5
 8000a0e:	42ab      	cmp	r3, r5
 8000a10:	d21a      	bcs.n	8000a48 <__aeabi_fdiv+0x218>
 8000a12:	201b      	movs	r0, #27
 8000a14:	2200      	movs	r2, #0
 8000a16:	3f01      	subs	r7, #1
 8000a18:	2601      	movs	r6, #1
 8000a1a:	001c      	movs	r4, r3
 8000a1c:	0052      	lsls	r2, r2, #1
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	2c00      	cmp	r4, #0
 8000a22:	db01      	blt.n	8000a28 <__aeabi_fdiv+0x1f8>
 8000a24:	429d      	cmp	r5, r3
 8000a26:	d801      	bhi.n	8000a2c <__aeabi_fdiv+0x1fc>
 8000a28:	1b5b      	subs	r3, r3, r5
 8000a2a:	4332      	orrs	r2, r6
 8000a2c:	3801      	subs	r0, #1
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	d1f3      	bne.n	8000a1a <__aeabi_fdiv+0x1ea>
 8000a32:	1e58      	subs	r0, r3, #1
 8000a34:	4183      	sbcs	r3, r0
 8000a36:	4313      	orrs	r3, r2
 8000a38:	001d      	movs	r5, r3
 8000a3a:	003b      	movs	r3, r7
 8000a3c:	337f      	adds	r3, #127	; 0x7f
 8000a3e:	000e      	movs	r6, r1
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	dd00      	ble.n	8000a46 <__aeabi_fdiv+0x216>
 8000a44:	e73d      	b.n	80008c2 <__aeabi_fdiv+0x92>
 8000a46:	e7aa      	b.n	800099e <__aeabi_fdiv+0x16e>
 8000a48:	201a      	movs	r0, #26
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	1b5b      	subs	r3, r3, r5
 8000a4e:	e7e3      	b.n	8000a18 <__aeabi_fdiv+0x1e8>
 8000a50:	01aa      	lsls	r2, r5, #6
 8000a52:	2000      	movs	r0, #0
 8000a54:	0a52      	lsrs	r2, r2, #9
 8000a56:	e74b      	b.n	80008f0 <__aeabi_fdiv+0xc0>
 8000a58:	0800bad4 	.word	0x0800bad4
 8000a5c:	f7ffffff 	.word	0xf7ffffff
 8000a60:	0800bb14 	.word	0x0800bb14

08000a64 <__eqsf2>:
 8000a64:	b570      	push	{r4, r5, r6, lr}
 8000a66:	0042      	lsls	r2, r0, #1
 8000a68:	0245      	lsls	r5, r0, #9
 8000a6a:	024e      	lsls	r6, r1, #9
 8000a6c:	004c      	lsls	r4, r1, #1
 8000a6e:	0fc3      	lsrs	r3, r0, #31
 8000a70:	0a6d      	lsrs	r5, r5, #9
 8000a72:	2001      	movs	r0, #1
 8000a74:	0e12      	lsrs	r2, r2, #24
 8000a76:	0a76      	lsrs	r6, r6, #9
 8000a78:	0e24      	lsrs	r4, r4, #24
 8000a7a:	0fc9      	lsrs	r1, r1, #31
 8000a7c:	2aff      	cmp	r2, #255	; 0xff
 8000a7e:	d006      	beq.n	8000a8e <__eqsf2+0x2a>
 8000a80:	2cff      	cmp	r4, #255	; 0xff
 8000a82:	d003      	beq.n	8000a8c <__eqsf2+0x28>
 8000a84:	42a2      	cmp	r2, r4
 8000a86:	d101      	bne.n	8000a8c <__eqsf2+0x28>
 8000a88:	42b5      	cmp	r5, r6
 8000a8a:	d006      	beq.n	8000a9a <__eqsf2+0x36>
 8000a8c:	bd70      	pop	{r4, r5, r6, pc}
 8000a8e:	2d00      	cmp	r5, #0
 8000a90:	d1fc      	bne.n	8000a8c <__eqsf2+0x28>
 8000a92:	2cff      	cmp	r4, #255	; 0xff
 8000a94:	d1fa      	bne.n	8000a8c <__eqsf2+0x28>
 8000a96:	2e00      	cmp	r6, #0
 8000a98:	d1f8      	bne.n	8000a8c <__eqsf2+0x28>
 8000a9a:	428b      	cmp	r3, r1
 8000a9c:	d006      	beq.n	8000aac <__eqsf2+0x48>
 8000a9e:	2001      	movs	r0, #1
 8000aa0:	2a00      	cmp	r2, #0
 8000aa2:	d1f3      	bne.n	8000a8c <__eqsf2+0x28>
 8000aa4:	0028      	movs	r0, r5
 8000aa6:	1e43      	subs	r3, r0, #1
 8000aa8:	4198      	sbcs	r0, r3
 8000aaa:	e7ef      	b.n	8000a8c <__eqsf2+0x28>
 8000aac:	2000      	movs	r0, #0
 8000aae:	e7ed      	b.n	8000a8c <__eqsf2+0x28>

08000ab0 <__gesf2>:
 8000ab0:	b570      	push	{r4, r5, r6, lr}
 8000ab2:	0042      	lsls	r2, r0, #1
 8000ab4:	0245      	lsls	r5, r0, #9
 8000ab6:	024e      	lsls	r6, r1, #9
 8000ab8:	004c      	lsls	r4, r1, #1
 8000aba:	0fc3      	lsrs	r3, r0, #31
 8000abc:	0a6d      	lsrs	r5, r5, #9
 8000abe:	0e12      	lsrs	r2, r2, #24
 8000ac0:	0a76      	lsrs	r6, r6, #9
 8000ac2:	0e24      	lsrs	r4, r4, #24
 8000ac4:	0fc8      	lsrs	r0, r1, #31
 8000ac6:	2aff      	cmp	r2, #255	; 0xff
 8000ac8:	d01b      	beq.n	8000b02 <__gesf2+0x52>
 8000aca:	2cff      	cmp	r4, #255	; 0xff
 8000acc:	d00e      	beq.n	8000aec <__gesf2+0x3c>
 8000ace:	2a00      	cmp	r2, #0
 8000ad0:	d11b      	bne.n	8000b0a <__gesf2+0x5a>
 8000ad2:	2c00      	cmp	r4, #0
 8000ad4:	d101      	bne.n	8000ada <__gesf2+0x2a>
 8000ad6:	2e00      	cmp	r6, #0
 8000ad8:	d01c      	beq.n	8000b14 <__gesf2+0x64>
 8000ada:	2d00      	cmp	r5, #0
 8000adc:	d00c      	beq.n	8000af8 <__gesf2+0x48>
 8000ade:	4283      	cmp	r3, r0
 8000ae0:	d01c      	beq.n	8000b1c <__gesf2+0x6c>
 8000ae2:	2102      	movs	r1, #2
 8000ae4:	1e58      	subs	r0, r3, #1
 8000ae6:	4008      	ands	r0, r1
 8000ae8:	3801      	subs	r0, #1
 8000aea:	bd70      	pop	{r4, r5, r6, pc}
 8000aec:	2e00      	cmp	r6, #0
 8000aee:	d122      	bne.n	8000b36 <__gesf2+0x86>
 8000af0:	2a00      	cmp	r2, #0
 8000af2:	d1f4      	bne.n	8000ade <__gesf2+0x2e>
 8000af4:	2d00      	cmp	r5, #0
 8000af6:	d1f2      	bne.n	8000ade <__gesf2+0x2e>
 8000af8:	2800      	cmp	r0, #0
 8000afa:	d1f6      	bne.n	8000aea <__gesf2+0x3a>
 8000afc:	2001      	movs	r0, #1
 8000afe:	4240      	negs	r0, r0
 8000b00:	e7f3      	b.n	8000aea <__gesf2+0x3a>
 8000b02:	2d00      	cmp	r5, #0
 8000b04:	d117      	bne.n	8000b36 <__gesf2+0x86>
 8000b06:	2cff      	cmp	r4, #255	; 0xff
 8000b08:	d0f0      	beq.n	8000aec <__gesf2+0x3c>
 8000b0a:	2c00      	cmp	r4, #0
 8000b0c:	d1e7      	bne.n	8000ade <__gesf2+0x2e>
 8000b0e:	2e00      	cmp	r6, #0
 8000b10:	d1e5      	bne.n	8000ade <__gesf2+0x2e>
 8000b12:	e7e6      	b.n	8000ae2 <__gesf2+0x32>
 8000b14:	2000      	movs	r0, #0
 8000b16:	2d00      	cmp	r5, #0
 8000b18:	d0e7      	beq.n	8000aea <__gesf2+0x3a>
 8000b1a:	e7e2      	b.n	8000ae2 <__gesf2+0x32>
 8000b1c:	42a2      	cmp	r2, r4
 8000b1e:	dc05      	bgt.n	8000b2c <__gesf2+0x7c>
 8000b20:	dbea      	blt.n	8000af8 <__gesf2+0x48>
 8000b22:	42b5      	cmp	r5, r6
 8000b24:	d802      	bhi.n	8000b2c <__gesf2+0x7c>
 8000b26:	d3e7      	bcc.n	8000af8 <__gesf2+0x48>
 8000b28:	2000      	movs	r0, #0
 8000b2a:	e7de      	b.n	8000aea <__gesf2+0x3a>
 8000b2c:	4243      	negs	r3, r0
 8000b2e:	4158      	adcs	r0, r3
 8000b30:	0040      	lsls	r0, r0, #1
 8000b32:	3801      	subs	r0, #1
 8000b34:	e7d9      	b.n	8000aea <__gesf2+0x3a>
 8000b36:	2002      	movs	r0, #2
 8000b38:	4240      	negs	r0, r0
 8000b3a:	e7d6      	b.n	8000aea <__gesf2+0x3a>

08000b3c <__lesf2>:
 8000b3c:	b570      	push	{r4, r5, r6, lr}
 8000b3e:	0042      	lsls	r2, r0, #1
 8000b40:	0245      	lsls	r5, r0, #9
 8000b42:	024e      	lsls	r6, r1, #9
 8000b44:	004c      	lsls	r4, r1, #1
 8000b46:	0fc3      	lsrs	r3, r0, #31
 8000b48:	0a6d      	lsrs	r5, r5, #9
 8000b4a:	0e12      	lsrs	r2, r2, #24
 8000b4c:	0a76      	lsrs	r6, r6, #9
 8000b4e:	0e24      	lsrs	r4, r4, #24
 8000b50:	0fc8      	lsrs	r0, r1, #31
 8000b52:	2aff      	cmp	r2, #255	; 0xff
 8000b54:	d00b      	beq.n	8000b6e <__lesf2+0x32>
 8000b56:	2cff      	cmp	r4, #255	; 0xff
 8000b58:	d00d      	beq.n	8000b76 <__lesf2+0x3a>
 8000b5a:	2a00      	cmp	r2, #0
 8000b5c:	d11f      	bne.n	8000b9e <__lesf2+0x62>
 8000b5e:	2c00      	cmp	r4, #0
 8000b60:	d116      	bne.n	8000b90 <__lesf2+0x54>
 8000b62:	2e00      	cmp	r6, #0
 8000b64:	d114      	bne.n	8000b90 <__lesf2+0x54>
 8000b66:	2000      	movs	r0, #0
 8000b68:	2d00      	cmp	r5, #0
 8000b6a:	d010      	beq.n	8000b8e <__lesf2+0x52>
 8000b6c:	e009      	b.n	8000b82 <__lesf2+0x46>
 8000b6e:	2d00      	cmp	r5, #0
 8000b70:	d10c      	bne.n	8000b8c <__lesf2+0x50>
 8000b72:	2cff      	cmp	r4, #255	; 0xff
 8000b74:	d113      	bne.n	8000b9e <__lesf2+0x62>
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	d108      	bne.n	8000b8c <__lesf2+0x50>
 8000b7a:	2a00      	cmp	r2, #0
 8000b7c:	d008      	beq.n	8000b90 <__lesf2+0x54>
 8000b7e:	4283      	cmp	r3, r0
 8000b80:	d012      	beq.n	8000ba8 <__lesf2+0x6c>
 8000b82:	2102      	movs	r1, #2
 8000b84:	1e58      	subs	r0, r3, #1
 8000b86:	4008      	ands	r0, r1
 8000b88:	3801      	subs	r0, #1
 8000b8a:	e000      	b.n	8000b8e <__lesf2+0x52>
 8000b8c:	2002      	movs	r0, #2
 8000b8e:	bd70      	pop	{r4, r5, r6, pc}
 8000b90:	2d00      	cmp	r5, #0
 8000b92:	d1f4      	bne.n	8000b7e <__lesf2+0x42>
 8000b94:	2800      	cmp	r0, #0
 8000b96:	d1fa      	bne.n	8000b8e <__lesf2+0x52>
 8000b98:	2001      	movs	r0, #1
 8000b9a:	4240      	negs	r0, r0
 8000b9c:	e7f7      	b.n	8000b8e <__lesf2+0x52>
 8000b9e:	2c00      	cmp	r4, #0
 8000ba0:	d1ed      	bne.n	8000b7e <__lesf2+0x42>
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d1eb      	bne.n	8000b7e <__lesf2+0x42>
 8000ba6:	e7ec      	b.n	8000b82 <__lesf2+0x46>
 8000ba8:	42a2      	cmp	r2, r4
 8000baa:	dc05      	bgt.n	8000bb8 <__lesf2+0x7c>
 8000bac:	dbf2      	blt.n	8000b94 <__lesf2+0x58>
 8000bae:	42b5      	cmp	r5, r6
 8000bb0:	d802      	bhi.n	8000bb8 <__lesf2+0x7c>
 8000bb2:	d3ef      	bcc.n	8000b94 <__lesf2+0x58>
 8000bb4:	2000      	movs	r0, #0
 8000bb6:	e7ea      	b.n	8000b8e <__lesf2+0x52>
 8000bb8:	4243      	negs	r3, r0
 8000bba:	4158      	adcs	r0, r3
 8000bbc:	0040      	lsls	r0, r0, #1
 8000bbe:	3801      	subs	r0, #1
 8000bc0:	e7e5      	b.n	8000b8e <__lesf2+0x52>
 8000bc2:	46c0      	nop			; (mov r8, r8)

08000bc4 <__aeabi_fmul>:
 8000bc4:	0243      	lsls	r3, r0, #9
 8000bc6:	0a5b      	lsrs	r3, r3, #9
 8000bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bca:	464f      	mov	r7, r9
 8000bcc:	4646      	mov	r6, r8
 8000bce:	4699      	mov	r9, r3
 8000bd0:	46d6      	mov	lr, sl
 8000bd2:	0fc3      	lsrs	r3, r0, #31
 8000bd4:	0045      	lsls	r5, r0, #1
 8000bd6:	4698      	mov	r8, r3
 8000bd8:	b5c0      	push	{r6, r7, lr}
 8000bda:	464b      	mov	r3, r9
 8000bdc:	1c0f      	adds	r7, r1, #0
 8000bde:	0e2d      	lsrs	r5, r5, #24
 8000be0:	d100      	bne.n	8000be4 <__aeabi_fmul+0x20>
 8000be2:	e0cb      	b.n	8000d7c <__aeabi_fmul+0x1b8>
 8000be4:	2dff      	cmp	r5, #255	; 0xff
 8000be6:	d100      	bne.n	8000bea <__aeabi_fmul+0x26>
 8000be8:	e0cf      	b.n	8000d8a <__aeabi_fmul+0x1c6>
 8000bea:	2280      	movs	r2, #128	; 0x80
 8000bec:	00db      	lsls	r3, r3, #3
 8000bee:	04d2      	lsls	r2, r2, #19
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	4691      	mov	r9, r2
 8000bf6:	2600      	movs	r6, #0
 8000bf8:	469a      	mov	sl, r3
 8000bfa:	3d7f      	subs	r5, #127	; 0x7f
 8000bfc:	027c      	lsls	r4, r7, #9
 8000bfe:	007b      	lsls	r3, r7, #1
 8000c00:	0a64      	lsrs	r4, r4, #9
 8000c02:	0e1b      	lsrs	r3, r3, #24
 8000c04:	0fff      	lsrs	r7, r7, #31
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d100      	bne.n	8000c0c <__aeabi_fmul+0x48>
 8000c0a:	e0a9      	b.n	8000d60 <__aeabi_fmul+0x19c>
 8000c0c:	2bff      	cmp	r3, #255	; 0xff
 8000c0e:	d011      	beq.n	8000c34 <__aeabi_fmul+0x70>
 8000c10:	2280      	movs	r2, #128	; 0x80
 8000c12:	00e4      	lsls	r4, r4, #3
 8000c14:	04d2      	lsls	r2, r2, #19
 8000c16:	4314      	orrs	r4, r2
 8000c18:	4642      	mov	r2, r8
 8000c1a:	3b7f      	subs	r3, #127	; 0x7f
 8000c1c:	195b      	adds	r3, r3, r5
 8000c1e:	407a      	eors	r2, r7
 8000c20:	2000      	movs	r0, #0
 8000c22:	b2d2      	uxtb	r2, r2
 8000c24:	1c5d      	adds	r5, r3, #1
 8000c26:	2e0a      	cmp	r6, #10
 8000c28:	dd13      	ble.n	8000c52 <__aeabi_fmul+0x8e>
 8000c2a:	003a      	movs	r2, r7
 8000c2c:	2e0b      	cmp	r6, #11
 8000c2e:	d047      	beq.n	8000cc0 <__aeabi_fmul+0xfc>
 8000c30:	4647      	mov	r7, r8
 8000c32:	e03f      	b.n	8000cb4 <__aeabi_fmul+0xf0>
 8000c34:	002b      	movs	r3, r5
 8000c36:	33ff      	adds	r3, #255	; 0xff
 8000c38:	2c00      	cmp	r4, #0
 8000c3a:	d11e      	bne.n	8000c7a <__aeabi_fmul+0xb6>
 8000c3c:	2202      	movs	r2, #2
 8000c3e:	4316      	orrs	r6, r2
 8000c40:	4642      	mov	r2, r8
 8000c42:	3501      	adds	r5, #1
 8000c44:	407a      	eors	r2, r7
 8000c46:	b2d2      	uxtb	r2, r2
 8000c48:	35ff      	adds	r5, #255	; 0xff
 8000c4a:	2e0a      	cmp	r6, #10
 8000c4c:	dd00      	ble.n	8000c50 <__aeabi_fmul+0x8c>
 8000c4e:	e0e4      	b.n	8000e1a <__aeabi_fmul+0x256>
 8000c50:	2002      	movs	r0, #2
 8000c52:	2e02      	cmp	r6, #2
 8000c54:	dc1c      	bgt.n	8000c90 <__aeabi_fmul+0xcc>
 8000c56:	3e01      	subs	r6, #1
 8000c58:	2e01      	cmp	r6, #1
 8000c5a:	d842      	bhi.n	8000ce2 <__aeabi_fmul+0x11e>
 8000c5c:	2802      	cmp	r0, #2
 8000c5e:	d03d      	beq.n	8000cdc <__aeabi_fmul+0x118>
 8000c60:	2801      	cmp	r0, #1
 8000c62:	d166      	bne.n	8000d32 <__aeabi_fmul+0x16e>
 8000c64:	2000      	movs	r0, #0
 8000c66:	2100      	movs	r1, #0
 8000c68:	05c0      	lsls	r0, r0, #23
 8000c6a:	4308      	orrs	r0, r1
 8000c6c:	07d2      	lsls	r2, r2, #31
 8000c6e:	4310      	orrs	r0, r2
 8000c70:	bce0      	pop	{r5, r6, r7}
 8000c72:	46ba      	mov	sl, r7
 8000c74:	46b1      	mov	r9, r6
 8000c76:	46a8      	mov	r8, r5
 8000c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c7a:	2203      	movs	r2, #3
 8000c7c:	4316      	orrs	r6, r2
 8000c7e:	4642      	mov	r2, r8
 8000c80:	3501      	adds	r5, #1
 8000c82:	407a      	eors	r2, r7
 8000c84:	b2d2      	uxtb	r2, r2
 8000c86:	35ff      	adds	r5, #255	; 0xff
 8000c88:	2e0a      	cmp	r6, #10
 8000c8a:	dd00      	ble.n	8000c8e <__aeabi_fmul+0xca>
 8000c8c:	e0e4      	b.n	8000e58 <__aeabi_fmul+0x294>
 8000c8e:	2003      	movs	r0, #3
 8000c90:	2101      	movs	r1, #1
 8000c92:	40b1      	lsls	r1, r6
 8000c94:	26a6      	movs	r6, #166	; 0xa6
 8000c96:	00f6      	lsls	r6, r6, #3
 8000c98:	4231      	tst	r1, r6
 8000c9a:	d10a      	bne.n	8000cb2 <__aeabi_fmul+0xee>
 8000c9c:	2690      	movs	r6, #144	; 0x90
 8000c9e:	00b6      	lsls	r6, r6, #2
 8000ca0:	4231      	tst	r1, r6
 8000ca2:	d116      	bne.n	8000cd2 <__aeabi_fmul+0x10e>
 8000ca4:	3eb9      	subs	r6, #185	; 0xb9
 8000ca6:	3eff      	subs	r6, #255	; 0xff
 8000ca8:	420e      	tst	r6, r1
 8000caa:	d01a      	beq.n	8000ce2 <__aeabi_fmul+0x11e>
 8000cac:	46a1      	mov	r9, r4
 8000cae:	4682      	mov	sl, r0
 8000cb0:	e000      	b.n	8000cb4 <__aeabi_fmul+0xf0>
 8000cb2:	0017      	movs	r7, r2
 8000cb4:	4653      	mov	r3, sl
 8000cb6:	003a      	movs	r2, r7
 8000cb8:	2b02      	cmp	r3, #2
 8000cba:	d00f      	beq.n	8000cdc <__aeabi_fmul+0x118>
 8000cbc:	464c      	mov	r4, r9
 8000cbe:	4650      	mov	r0, sl
 8000cc0:	2803      	cmp	r0, #3
 8000cc2:	d1cd      	bne.n	8000c60 <__aeabi_fmul+0x9c>
 8000cc4:	2180      	movs	r1, #128	; 0x80
 8000cc6:	03c9      	lsls	r1, r1, #15
 8000cc8:	4321      	orrs	r1, r4
 8000cca:	0249      	lsls	r1, r1, #9
 8000ccc:	20ff      	movs	r0, #255	; 0xff
 8000cce:	0a49      	lsrs	r1, r1, #9
 8000cd0:	e7ca      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000cd2:	2180      	movs	r1, #128	; 0x80
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	20ff      	movs	r0, #255	; 0xff
 8000cd8:	03c9      	lsls	r1, r1, #15
 8000cda:	e7c5      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000cdc:	20ff      	movs	r0, #255	; 0xff
 8000cde:	2100      	movs	r1, #0
 8000ce0:	e7c2      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000ce2:	0c20      	lsrs	r0, r4, #16
 8000ce4:	4649      	mov	r1, r9
 8000ce6:	0424      	lsls	r4, r4, #16
 8000ce8:	0c24      	lsrs	r4, r4, #16
 8000cea:	0027      	movs	r7, r4
 8000cec:	0c0e      	lsrs	r6, r1, #16
 8000cee:	0409      	lsls	r1, r1, #16
 8000cf0:	0c09      	lsrs	r1, r1, #16
 8000cf2:	4374      	muls	r4, r6
 8000cf4:	434f      	muls	r7, r1
 8000cf6:	4346      	muls	r6, r0
 8000cf8:	4348      	muls	r0, r1
 8000cfa:	0c39      	lsrs	r1, r7, #16
 8000cfc:	1900      	adds	r0, r0, r4
 8000cfe:	1809      	adds	r1, r1, r0
 8000d00:	428c      	cmp	r4, r1
 8000d02:	d903      	bls.n	8000d0c <__aeabi_fmul+0x148>
 8000d04:	2080      	movs	r0, #128	; 0x80
 8000d06:	0240      	lsls	r0, r0, #9
 8000d08:	4684      	mov	ip, r0
 8000d0a:	4466      	add	r6, ip
 8000d0c:	043f      	lsls	r7, r7, #16
 8000d0e:	0408      	lsls	r0, r1, #16
 8000d10:	0c3f      	lsrs	r7, r7, #16
 8000d12:	19c0      	adds	r0, r0, r7
 8000d14:	0184      	lsls	r4, r0, #6
 8000d16:	1e67      	subs	r7, r4, #1
 8000d18:	41bc      	sbcs	r4, r7
 8000d1a:	0c09      	lsrs	r1, r1, #16
 8000d1c:	0e80      	lsrs	r0, r0, #26
 8000d1e:	1989      	adds	r1, r1, r6
 8000d20:	4304      	orrs	r4, r0
 8000d22:	0189      	lsls	r1, r1, #6
 8000d24:	430c      	orrs	r4, r1
 8000d26:	0109      	lsls	r1, r1, #4
 8000d28:	d571      	bpl.n	8000e0e <__aeabi_fmul+0x24a>
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	0861      	lsrs	r1, r4, #1
 8000d2e:	401c      	ands	r4, r3
 8000d30:	430c      	orrs	r4, r1
 8000d32:	002b      	movs	r3, r5
 8000d34:	337f      	adds	r3, #127	; 0x7f
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	dd51      	ble.n	8000dde <__aeabi_fmul+0x21a>
 8000d3a:	0761      	lsls	r1, r4, #29
 8000d3c:	d004      	beq.n	8000d48 <__aeabi_fmul+0x184>
 8000d3e:	210f      	movs	r1, #15
 8000d40:	4021      	ands	r1, r4
 8000d42:	2904      	cmp	r1, #4
 8000d44:	d000      	beq.n	8000d48 <__aeabi_fmul+0x184>
 8000d46:	3404      	adds	r4, #4
 8000d48:	0121      	lsls	r1, r4, #4
 8000d4a:	d503      	bpl.n	8000d54 <__aeabi_fmul+0x190>
 8000d4c:	4b43      	ldr	r3, [pc, #268]	; (8000e5c <__aeabi_fmul+0x298>)
 8000d4e:	401c      	ands	r4, r3
 8000d50:	002b      	movs	r3, r5
 8000d52:	3380      	adds	r3, #128	; 0x80
 8000d54:	2bfe      	cmp	r3, #254	; 0xfe
 8000d56:	dcc1      	bgt.n	8000cdc <__aeabi_fmul+0x118>
 8000d58:	01a1      	lsls	r1, r4, #6
 8000d5a:	0a49      	lsrs	r1, r1, #9
 8000d5c:	b2d8      	uxtb	r0, r3
 8000d5e:	e783      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000d60:	2c00      	cmp	r4, #0
 8000d62:	d12c      	bne.n	8000dbe <__aeabi_fmul+0x1fa>
 8000d64:	2301      	movs	r3, #1
 8000d66:	4642      	mov	r2, r8
 8000d68:	431e      	orrs	r6, r3
 8000d6a:	002b      	movs	r3, r5
 8000d6c:	407a      	eors	r2, r7
 8000d6e:	2001      	movs	r0, #1
 8000d70:	b2d2      	uxtb	r2, r2
 8000d72:	1c5d      	adds	r5, r3, #1
 8000d74:	2e0a      	cmp	r6, #10
 8000d76:	dd00      	ble.n	8000d7a <__aeabi_fmul+0x1b6>
 8000d78:	e757      	b.n	8000c2a <__aeabi_fmul+0x66>
 8000d7a:	e76a      	b.n	8000c52 <__aeabi_fmul+0x8e>
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d110      	bne.n	8000da2 <__aeabi_fmul+0x1de>
 8000d80:	2301      	movs	r3, #1
 8000d82:	2604      	movs	r6, #4
 8000d84:	2500      	movs	r5, #0
 8000d86:	469a      	mov	sl, r3
 8000d88:	e738      	b.n	8000bfc <__aeabi_fmul+0x38>
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d104      	bne.n	8000d98 <__aeabi_fmul+0x1d4>
 8000d8e:	2302      	movs	r3, #2
 8000d90:	2608      	movs	r6, #8
 8000d92:	25ff      	movs	r5, #255	; 0xff
 8000d94:	469a      	mov	sl, r3
 8000d96:	e731      	b.n	8000bfc <__aeabi_fmul+0x38>
 8000d98:	2303      	movs	r3, #3
 8000d9a:	260c      	movs	r6, #12
 8000d9c:	25ff      	movs	r5, #255	; 0xff
 8000d9e:	469a      	mov	sl, r3
 8000da0:	e72c      	b.n	8000bfc <__aeabi_fmul+0x38>
 8000da2:	4648      	mov	r0, r9
 8000da4:	f002 f80c 	bl	8002dc0 <__clzsi2>
 8000da8:	464a      	mov	r2, r9
 8000daa:	1f43      	subs	r3, r0, #5
 8000dac:	2576      	movs	r5, #118	; 0x76
 8000dae:	409a      	lsls	r2, r3
 8000db0:	2300      	movs	r3, #0
 8000db2:	426d      	negs	r5, r5
 8000db4:	4691      	mov	r9, r2
 8000db6:	2600      	movs	r6, #0
 8000db8:	469a      	mov	sl, r3
 8000dba:	1a2d      	subs	r5, r5, r0
 8000dbc:	e71e      	b.n	8000bfc <__aeabi_fmul+0x38>
 8000dbe:	0020      	movs	r0, r4
 8000dc0:	f001 fffe 	bl	8002dc0 <__clzsi2>
 8000dc4:	4642      	mov	r2, r8
 8000dc6:	1f43      	subs	r3, r0, #5
 8000dc8:	409c      	lsls	r4, r3
 8000dca:	1a2b      	subs	r3, r5, r0
 8000dcc:	3b76      	subs	r3, #118	; 0x76
 8000dce:	407a      	eors	r2, r7
 8000dd0:	2000      	movs	r0, #0
 8000dd2:	b2d2      	uxtb	r2, r2
 8000dd4:	1c5d      	adds	r5, r3, #1
 8000dd6:	2e0a      	cmp	r6, #10
 8000dd8:	dd00      	ble.n	8000ddc <__aeabi_fmul+0x218>
 8000dda:	e726      	b.n	8000c2a <__aeabi_fmul+0x66>
 8000ddc:	e739      	b.n	8000c52 <__aeabi_fmul+0x8e>
 8000dde:	2101      	movs	r1, #1
 8000de0:	1acb      	subs	r3, r1, r3
 8000de2:	2b1b      	cmp	r3, #27
 8000de4:	dd00      	ble.n	8000de8 <__aeabi_fmul+0x224>
 8000de6:	e73d      	b.n	8000c64 <__aeabi_fmul+0xa0>
 8000de8:	359e      	adds	r5, #158	; 0x9e
 8000dea:	0021      	movs	r1, r4
 8000dec:	40ac      	lsls	r4, r5
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	1e63      	subs	r3, r4, #1
 8000df2:	419c      	sbcs	r4, r3
 8000df4:	4321      	orrs	r1, r4
 8000df6:	074b      	lsls	r3, r1, #29
 8000df8:	d004      	beq.n	8000e04 <__aeabi_fmul+0x240>
 8000dfa:	230f      	movs	r3, #15
 8000dfc:	400b      	ands	r3, r1
 8000dfe:	2b04      	cmp	r3, #4
 8000e00:	d000      	beq.n	8000e04 <__aeabi_fmul+0x240>
 8000e02:	3104      	adds	r1, #4
 8000e04:	014b      	lsls	r3, r1, #5
 8000e06:	d504      	bpl.n	8000e12 <__aeabi_fmul+0x24e>
 8000e08:	2001      	movs	r0, #1
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	e72c      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000e0e:	001d      	movs	r5, r3
 8000e10:	e78f      	b.n	8000d32 <__aeabi_fmul+0x16e>
 8000e12:	0189      	lsls	r1, r1, #6
 8000e14:	2000      	movs	r0, #0
 8000e16:	0a49      	lsrs	r1, r1, #9
 8000e18:	e726      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	2e0f      	cmp	r6, #15
 8000e1e:	d10c      	bne.n	8000e3a <__aeabi_fmul+0x276>
 8000e20:	2180      	movs	r1, #128	; 0x80
 8000e22:	464b      	mov	r3, r9
 8000e24:	03c9      	lsls	r1, r1, #15
 8000e26:	420b      	tst	r3, r1
 8000e28:	d00d      	beq.n	8000e46 <__aeabi_fmul+0x282>
 8000e2a:	420c      	tst	r4, r1
 8000e2c:	d10b      	bne.n	8000e46 <__aeabi_fmul+0x282>
 8000e2e:	4321      	orrs	r1, r4
 8000e30:	0249      	lsls	r1, r1, #9
 8000e32:	003a      	movs	r2, r7
 8000e34:	20ff      	movs	r0, #255	; 0xff
 8000e36:	0a49      	lsrs	r1, r1, #9
 8000e38:	e716      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000e3a:	2e0b      	cmp	r6, #11
 8000e3c:	d000      	beq.n	8000e40 <__aeabi_fmul+0x27c>
 8000e3e:	e6f7      	b.n	8000c30 <__aeabi_fmul+0x6c>
 8000e40:	46a1      	mov	r9, r4
 8000e42:	469a      	mov	sl, r3
 8000e44:	e736      	b.n	8000cb4 <__aeabi_fmul+0xf0>
 8000e46:	2180      	movs	r1, #128	; 0x80
 8000e48:	464b      	mov	r3, r9
 8000e4a:	03c9      	lsls	r1, r1, #15
 8000e4c:	4319      	orrs	r1, r3
 8000e4e:	0249      	lsls	r1, r1, #9
 8000e50:	4642      	mov	r2, r8
 8000e52:	20ff      	movs	r0, #255	; 0xff
 8000e54:	0a49      	lsrs	r1, r1, #9
 8000e56:	e707      	b.n	8000c68 <__aeabi_fmul+0xa4>
 8000e58:	2303      	movs	r3, #3
 8000e5a:	e7df      	b.n	8000e1c <__aeabi_fmul+0x258>
 8000e5c:	f7ffffff 	.word	0xf7ffffff

08000e60 <__aeabi_i2f>:
 8000e60:	b570      	push	{r4, r5, r6, lr}
 8000e62:	2800      	cmp	r0, #0
 8000e64:	d013      	beq.n	8000e8e <__aeabi_i2f+0x2e>
 8000e66:	17c3      	asrs	r3, r0, #31
 8000e68:	18c5      	adds	r5, r0, r3
 8000e6a:	405d      	eors	r5, r3
 8000e6c:	0fc4      	lsrs	r4, r0, #31
 8000e6e:	0028      	movs	r0, r5
 8000e70:	f001 ffa6 	bl	8002dc0 <__clzsi2>
 8000e74:	239e      	movs	r3, #158	; 0x9e
 8000e76:	0001      	movs	r1, r0
 8000e78:	1a1b      	subs	r3, r3, r0
 8000e7a:	2b96      	cmp	r3, #150	; 0x96
 8000e7c:	dc0f      	bgt.n	8000e9e <__aeabi_i2f+0x3e>
 8000e7e:	2808      	cmp	r0, #8
 8000e80:	d031      	beq.n	8000ee6 <__aeabi_i2f+0x86>
 8000e82:	3908      	subs	r1, #8
 8000e84:	408d      	lsls	r5, r1
 8000e86:	026d      	lsls	r5, r5, #9
 8000e88:	0a6d      	lsrs	r5, r5, #9
 8000e8a:	b2d8      	uxtb	r0, r3
 8000e8c:	e002      	b.n	8000e94 <__aeabi_i2f+0x34>
 8000e8e:	2400      	movs	r4, #0
 8000e90:	2000      	movs	r0, #0
 8000e92:	2500      	movs	r5, #0
 8000e94:	05c0      	lsls	r0, r0, #23
 8000e96:	4328      	orrs	r0, r5
 8000e98:	07e4      	lsls	r4, r4, #31
 8000e9a:	4320      	orrs	r0, r4
 8000e9c:	bd70      	pop	{r4, r5, r6, pc}
 8000e9e:	2b99      	cmp	r3, #153	; 0x99
 8000ea0:	dd0c      	ble.n	8000ebc <__aeabi_i2f+0x5c>
 8000ea2:	2205      	movs	r2, #5
 8000ea4:	1a12      	subs	r2, r2, r0
 8000ea6:	0028      	movs	r0, r5
 8000ea8:	40d0      	lsrs	r0, r2
 8000eaa:	0002      	movs	r2, r0
 8000eac:	0008      	movs	r0, r1
 8000eae:	301b      	adds	r0, #27
 8000eb0:	4085      	lsls	r5, r0
 8000eb2:	0028      	movs	r0, r5
 8000eb4:	1e45      	subs	r5, r0, #1
 8000eb6:	41a8      	sbcs	r0, r5
 8000eb8:	4302      	orrs	r2, r0
 8000eba:	0015      	movs	r5, r2
 8000ebc:	2905      	cmp	r1, #5
 8000ebe:	dc16      	bgt.n	8000eee <__aeabi_i2f+0x8e>
 8000ec0:	002a      	movs	r2, r5
 8000ec2:	480f      	ldr	r0, [pc, #60]	; (8000f00 <__aeabi_i2f+0xa0>)
 8000ec4:	4002      	ands	r2, r0
 8000ec6:	076e      	lsls	r6, r5, #29
 8000ec8:	d009      	beq.n	8000ede <__aeabi_i2f+0x7e>
 8000eca:	260f      	movs	r6, #15
 8000ecc:	4035      	ands	r5, r6
 8000ece:	2d04      	cmp	r5, #4
 8000ed0:	d005      	beq.n	8000ede <__aeabi_i2f+0x7e>
 8000ed2:	3204      	adds	r2, #4
 8000ed4:	0155      	lsls	r5, r2, #5
 8000ed6:	d502      	bpl.n	8000ede <__aeabi_i2f+0x7e>
 8000ed8:	239f      	movs	r3, #159	; 0x9f
 8000eda:	4002      	ands	r2, r0
 8000edc:	1a5b      	subs	r3, r3, r1
 8000ede:	0192      	lsls	r2, r2, #6
 8000ee0:	0a55      	lsrs	r5, r2, #9
 8000ee2:	b2d8      	uxtb	r0, r3
 8000ee4:	e7d6      	b.n	8000e94 <__aeabi_i2f+0x34>
 8000ee6:	026d      	lsls	r5, r5, #9
 8000ee8:	2096      	movs	r0, #150	; 0x96
 8000eea:	0a6d      	lsrs	r5, r5, #9
 8000eec:	e7d2      	b.n	8000e94 <__aeabi_i2f+0x34>
 8000eee:	1f4a      	subs	r2, r1, #5
 8000ef0:	4095      	lsls	r5, r2
 8000ef2:	002a      	movs	r2, r5
 8000ef4:	4802      	ldr	r0, [pc, #8]	; (8000f00 <__aeabi_i2f+0xa0>)
 8000ef6:	4002      	ands	r2, r0
 8000ef8:	076e      	lsls	r6, r5, #29
 8000efa:	d0f0      	beq.n	8000ede <__aeabi_i2f+0x7e>
 8000efc:	e7e5      	b.n	8000eca <__aeabi_i2f+0x6a>
 8000efe:	46c0      	nop			; (mov r8, r8)
 8000f00:	fbffffff 	.word	0xfbffffff

08000f04 <__aeabi_ui2f>:
 8000f04:	b570      	push	{r4, r5, r6, lr}
 8000f06:	1e04      	subs	r4, r0, #0
 8000f08:	d00e      	beq.n	8000f28 <__aeabi_ui2f+0x24>
 8000f0a:	f001 ff59 	bl	8002dc0 <__clzsi2>
 8000f0e:	239e      	movs	r3, #158	; 0x9e
 8000f10:	0001      	movs	r1, r0
 8000f12:	1a1b      	subs	r3, r3, r0
 8000f14:	2b96      	cmp	r3, #150	; 0x96
 8000f16:	dc0c      	bgt.n	8000f32 <__aeabi_ui2f+0x2e>
 8000f18:	2808      	cmp	r0, #8
 8000f1a:	d02c      	beq.n	8000f76 <__aeabi_ui2f+0x72>
 8000f1c:	3908      	subs	r1, #8
 8000f1e:	408c      	lsls	r4, r1
 8000f20:	0264      	lsls	r4, r4, #9
 8000f22:	0a64      	lsrs	r4, r4, #9
 8000f24:	b2d8      	uxtb	r0, r3
 8000f26:	e001      	b.n	8000f2c <__aeabi_ui2f+0x28>
 8000f28:	2000      	movs	r0, #0
 8000f2a:	2400      	movs	r4, #0
 8000f2c:	05c0      	lsls	r0, r0, #23
 8000f2e:	4320      	orrs	r0, r4
 8000f30:	bd70      	pop	{r4, r5, r6, pc}
 8000f32:	2b99      	cmp	r3, #153	; 0x99
 8000f34:	dd0a      	ble.n	8000f4c <__aeabi_ui2f+0x48>
 8000f36:	0002      	movs	r2, r0
 8000f38:	0020      	movs	r0, r4
 8000f3a:	321b      	adds	r2, #27
 8000f3c:	4090      	lsls	r0, r2
 8000f3e:	0002      	movs	r2, r0
 8000f40:	1e50      	subs	r0, r2, #1
 8000f42:	4182      	sbcs	r2, r0
 8000f44:	2005      	movs	r0, #5
 8000f46:	1a40      	subs	r0, r0, r1
 8000f48:	40c4      	lsrs	r4, r0
 8000f4a:	4314      	orrs	r4, r2
 8000f4c:	2905      	cmp	r1, #5
 8000f4e:	dc16      	bgt.n	8000f7e <__aeabi_ui2f+0x7a>
 8000f50:	0022      	movs	r2, r4
 8000f52:	480f      	ldr	r0, [pc, #60]	; (8000f90 <__aeabi_ui2f+0x8c>)
 8000f54:	4002      	ands	r2, r0
 8000f56:	0765      	lsls	r5, r4, #29
 8000f58:	d009      	beq.n	8000f6e <__aeabi_ui2f+0x6a>
 8000f5a:	250f      	movs	r5, #15
 8000f5c:	402c      	ands	r4, r5
 8000f5e:	2c04      	cmp	r4, #4
 8000f60:	d005      	beq.n	8000f6e <__aeabi_ui2f+0x6a>
 8000f62:	3204      	adds	r2, #4
 8000f64:	0154      	lsls	r4, r2, #5
 8000f66:	d502      	bpl.n	8000f6e <__aeabi_ui2f+0x6a>
 8000f68:	239f      	movs	r3, #159	; 0x9f
 8000f6a:	4002      	ands	r2, r0
 8000f6c:	1a5b      	subs	r3, r3, r1
 8000f6e:	0192      	lsls	r2, r2, #6
 8000f70:	0a54      	lsrs	r4, r2, #9
 8000f72:	b2d8      	uxtb	r0, r3
 8000f74:	e7da      	b.n	8000f2c <__aeabi_ui2f+0x28>
 8000f76:	0264      	lsls	r4, r4, #9
 8000f78:	2096      	movs	r0, #150	; 0x96
 8000f7a:	0a64      	lsrs	r4, r4, #9
 8000f7c:	e7d6      	b.n	8000f2c <__aeabi_ui2f+0x28>
 8000f7e:	1f4a      	subs	r2, r1, #5
 8000f80:	4094      	lsls	r4, r2
 8000f82:	0022      	movs	r2, r4
 8000f84:	4802      	ldr	r0, [pc, #8]	; (8000f90 <__aeabi_ui2f+0x8c>)
 8000f86:	4002      	ands	r2, r0
 8000f88:	0765      	lsls	r5, r4, #29
 8000f8a:	d0f0      	beq.n	8000f6e <__aeabi_ui2f+0x6a>
 8000f8c:	e7e5      	b.n	8000f5a <__aeabi_ui2f+0x56>
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	fbffffff 	.word	0xfbffffff

08000f94 <__aeabi_dadd>:
 8000f94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f96:	464f      	mov	r7, r9
 8000f98:	4646      	mov	r6, r8
 8000f9a:	46d6      	mov	lr, sl
 8000f9c:	0004      	movs	r4, r0
 8000f9e:	b5c0      	push	{r6, r7, lr}
 8000fa0:	001f      	movs	r7, r3
 8000fa2:	030b      	lsls	r3, r1, #12
 8000fa4:	0010      	movs	r0, r2
 8000fa6:	004e      	lsls	r6, r1, #1
 8000fa8:	0a5b      	lsrs	r3, r3, #9
 8000faa:	0fcd      	lsrs	r5, r1, #31
 8000fac:	0f61      	lsrs	r1, r4, #29
 8000fae:	007a      	lsls	r2, r7, #1
 8000fb0:	4319      	orrs	r1, r3
 8000fb2:	00e3      	lsls	r3, r4, #3
 8000fb4:	033c      	lsls	r4, r7, #12
 8000fb6:	0fff      	lsrs	r7, r7, #31
 8000fb8:	46bc      	mov	ip, r7
 8000fba:	0a64      	lsrs	r4, r4, #9
 8000fbc:	0f47      	lsrs	r7, r0, #29
 8000fbe:	4327      	orrs	r7, r4
 8000fc0:	0d76      	lsrs	r6, r6, #21
 8000fc2:	0d52      	lsrs	r2, r2, #21
 8000fc4:	00c0      	lsls	r0, r0, #3
 8000fc6:	46b9      	mov	r9, r7
 8000fc8:	4680      	mov	r8, r0
 8000fca:	1ab7      	subs	r7, r6, r2
 8000fcc:	4565      	cmp	r5, ip
 8000fce:	d100      	bne.n	8000fd2 <__aeabi_dadd+0x3e>
 8000fd0:	e09b      	b.n	800110a <__aeabi_dadd+0x176>
 8000fd2:	2f00      	cmp	r7, #0
 8000fd4:	dc00      	bgt.n	8000fd8 <__aeabi_dadd+0x44>
 8000fd6:	e084      	b.n	80010e2 <__aeabi_dadd+0x14e>
 8000fd8:	2a00      	cmp	r2, #0
 8000fda:	d100      	bne.n	8000fde <__aeabi_dadd+0x4a>
 8000fdc:	e0be      	b.n	800115c <__aeabi_dadd+0x1c8>
 8000fde:	4ac8      	ldr	r2, [pc, #800]	; (8001300 <__aeabi_dadd+0x36c>)
 8000fe0:	4296      	cmp	r6, r2
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_dadd+0x52>
 8000fe4:	e124      	b.n	8001230 <__aeabi_dadd+0x29c>
 8000fe6:	2280      	movs	r2, #128	; 0x80
 8000fe8:	464c      	mov	r4, r9
 8000fea:	0412      	lsls	r2, r2, #16
 8000fec:	4314      	orrs	r4, r2
 8000fee:	46a1      	mov	r9, r4
 8000ff0:	2f38      	cmp	r7, #56	; 0x38
 8000ff2:	dd00      	ble.n	8000ff6 <__aeabi_dadd+0x62>
 8000ff4:	e167      	b.n	80012c6 <__aeabi_dadd+0x332>
 8000ff6:	2f1f      	cmp	r7, #31
 8000ff8:	dd00      	ble.n	8000ffc <__aeabi_dadd+0x68>
 8000ffa:	e1d6      	b.n	80013aa <__aeabi_dadd+0x416>
 8000ffc:	2220      	movs	r2, #32
 8000ffe:	464c      	mov	r4, r9
 8001000:	1bd2      	subs	r2, r2, r7
 8001002:	4094      	lsls	r4, r2
 8001004:	46a2      	mov	sl, r4
 8001006:	4644      	mov	r4, r8
 8001008:	40fc      	lsrs	r4, r7
 800100a:	0020      	movs	r0, r4
 800100c:	4654      	mov	r4, sl
 800100e:	4304      	orrs	r4, r0
 8001010:	4640      	mov	r0, r8
 8001012:	4090      	lsls	r0, r2
 8001014:	1e42      	subs	r2, r0, #1
 8001016:	4190      	sbcs	r0, r2
 8001018:	464a      	mov	r2, r9
 800101a:	40fa      	lsrs	r2, r7
 800101c:	4304      	orrs	r4, r0
 800101e:	1a89      	subs	r1, r1, r2
 8001020:	1b1c      	subs	r4, r3, r4
 8001022:	42a3      	cmp	r3, r4
 8001024:	4192      	sbcs	r2, r2
 8001026:	4252      	negs	r2, r2
 8001028:	1a8b      	subs	r3, r1, r2
 800102a:	469a      	mov	sl, r3
 800102c:	4653      	mov	r3, sl
 800102e:	021b      	lsls	r3, r3, #8
 8001030:	d400      	bmi.n	8001034 <__aeabi_dadd+0xa0>
 8001032:	e0d4      	b.n	80011de <__aeabi_dadd+0x24a>
 8001034:	4653      	mov	r3, sl
 8001036:	025a      	lsls	r2, r3, #9
 8001038:	0a53      	lsrs	r3, r2, #9
 800103a:	469a      	mov	sl, r3
 800103c:	4653      	mov	r3, sl
 800103e:	2b00      	cmp	r3, #0
 8001040:	d100      	bne.n	8001044 <__aeabi_dadd+0xb0>
 8001042:	e104      	b.n	800124e <__aeabi_dadd+0x2ba>
 8001044:	4650      	mov	r0, sl
 8001046:	f001 febb 	bl	8002dc0 <__clzsi2>
 800104a:	0003      	movs	r3, r0
 800104c:	3b08      	subs	r3, #8
 800104e:	2220      	movs	r2, #32
 8001050:	0020      	movs	r0, r4
 8001052:	1ad2      	subs	r2, r2, r3
 8001054:	4651      	mov	r1, sl
 8001056:	40d0      	lsrs	r0, r2
 8001058:	4099      	lsls	r1, r3
 800105a:	0002      	movs	r2, r0
 800105c:	409c      	lsls	r4, r3
 800105e:	430a      	orrs	r2, r1
 8001060:	42b3      	cmp	r3, r6
 8001062:	da00      	bge.n	8001066 <__aeabi_dadd+0xd2>
 8001064:	e102      	b.n	800126c <__aeabi_dadd+0x2d8>
 8001066:	1b9b      	subs	r3, r3, r6
 8001068:	1c59      	adds	r1, r3, #1
 800106a:	291f      	cmp	r1, #31
 800106c:	dd00      	ble.n	8001070 <__aeabi_dadd+0xdc>
 800106e:	e0a7      	b.n	80011c0 <__aeabi_dadd+0x22c>
 8001070:	2320      	movs	r3, #32
 8001072:	0010      	movs	r0, r2
 8001074:	0026      	movs	r6, r4
 8001076:	1a5b      	subs	r3, r3, r1
 8001078:	409c      	lsls	r4, r3
 800107a:	4098      	lsls	r0, r3
 800107c:	40ce      	lsrs	r6, r1
 800107e:	40ca      	lsrs	r2, r1
 8001080:	1e63      	subs	r3, r4, #1
 8001082:	419c      	sbcs	r4, r3
 8001084:	4330      	orrs	r0, r6
 8001086:	4692      	mov	sl, r2
 8001088:	2600      	movs	r6, #0
 800108a:	4304      	orrs	r4, r0
 800108c:	0763      	lsls	r3, r4, #29
 800108e:	d009      	beq.n	80010a4 <__aeabi_dadd+0x110>
 8001090:	230f      	movs	r3, #15
 8001092:	4023      	ands	r3, r4
 8001094:	2b04      	cmp	r3, #4
 8001096:	d005      	beq.n	80010a4 <__aeabi_dadd+0x110>
 8001098:	1d23      	adds	r3, r4, #4
 800109a:	42a3      	cmp	r3, r4
 800109c:	41a4      	sbcs	r4, r4
 800109e:	4264      	negs	r4, r4
 80010a0:	44a2      	add	sl, r4
 80010a2:	001c      	movs	r4, r3
 80010a4:	4653      	mov	r3, sl
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	d400      	bmi.n	80010ac <__aeabi_dadd+0x118>
 80010aa:	e09b      	b.n	80011e4 <__aeabi_dadd+0x250>
 80010ac:	4b94      	ldr	r3, [pc, #592]	; (8001300 <__aeabi_dadd+0x36c>)
 80010ae:	3601      	adds	r6, #1
 80010b0:	429e      	cmp	r6, r3
 80010b2:	d100      	bne.n	80010b6 <__aeabi_dadd+0x122>
 80010b4:	e0b8      	b.n	8001228 <__aeabi_dadd+0x294>
 80010b6:	4653      	mov	r3, sl
 80010b8:	4992      	ldr	r1, [pc, #584]	; (8001304 <__aeabi_dadd+0x370>)
 80010ba:	08e4      	lsrs	r4, r4, #3
 80010bc:	400b      	ands	r3, r1
 80010be:	0019      	movs	r1, r3
 80010c0:	075b      	lsls	r3, r3, #29
 80010c2:	4323      	orrs	r3, r4
 80010c4:	0572      	lsls	r2, r6, #21
 80010c6:	024c      	lsls	r4, r1, #9
 80010c8:	0b24      	lsrs	r4, r4, #12
 80010ca:	0d52      	lsrs	r2, r2, #21
 80010cc:	0512      	lsls	r2, r2, #20
 80010ce:	07ed      	lsls	r5, r5, #31
 80010d0:	4322      	orrs	r2, r4
 80010d2:	432a      	orrs	r2, r5
 80010d4:	0018      	movs	r0, r3
 80010d6:	0011      	movs	r1, r2
 80010d8:	bce0      	pop	{r5, r6, r7}
 80010da:	46ba      	mov	sl, r7
 80010dc:	46b1      	mov	r9, r6
 80010de:	46a8      	mov	r8, r5
 80010e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010e2:	2f00      	cmp	r7, #0
 80010e4:	d048      	beq.n	8001178 <__aeabi_dadd+0x1e4>
 80010e6:	1b97      	subs	r7, r2, r6
 80010e8:	2e00      	cmp	r6, #0
 80010ea:	d000      	beq.n	80010ee <__aeabi_dadd+0x15a>
 80010ec:	e10e      	b.n	800130c <__aeabi_dadd+0x378>
 80010ee:	000c      	movs	r4, r1
 80010f0:	431c      	orrs	r4, r3
 80010f2:	d100      	bne.n	80010f6 <__aeabi_dadd+0x162>
 80010f4:	e1b7      	b.n	8001466 <__aeabi_dadd+0x4d2>
 80010f6:	1e7c      	subs	r4, r7, #1
 80010f8:	2f01      	cmp	r7, #1
 80010fa:	d100      	bne.n	80010fe <__aeabi_dadd+0x16a>
 80010fc:	e226      	b.n	800154c <__aeabi_dadd+0x5b8>
 80010fe:	4d80      	ldr	r5, [pc, #512]	; (8001300 <__aeabi_dadd+0x36c>)
 8001100:	42af      	cmp	r7, r5
 8001102:	d100      	bne.n	8001106 <__aeabi_dadd+0x172>
 8001104:	e1d5      	b.n	80014b2 <__aeabi_dadd+0x51e>
 8001106:	0027      	movs	r7, r4
 8001108:	e107      	b.n	800131a <__aeabi_dadd+0x386>
 800110a:	2f00      	cmp	r7, #0
 800110c:	dc00      	bgt.n	8001110 <__aeabi_dadd+0x17c>
 800110e:	e0b2      	b.n	8001276 <__aeabi_dadd+0x2e2>
 8001110:	2a00      	cmp	r2, #0
 8001112:	d047      	beq.n	80011a4 <__aeabi_dadd+0x210>
 8001114:	4a7a      	ldr	r2, [pc, #488]	; (8001300 <__aeabi_dadd+0x36c>)
 8001116:	4296      	cmp	r6, r2
 8001118:	d100      	bne.n	800111c <__aeabi_dadd+0x188>
 800111a:	e089      	b.n	8001230 <__aeabi_dadd+0x29c>
 800111c:	2280      	movs	r2, #128	; 0x80
 800111e:	464c      	mov	r4, r9
 8001120:	0412      	lsls	r2, r2, #16
 8001122:	4314      	orrs	r4, r2
 8001124:	46a1      	mov	r9, r4
 8001126:	2f38      	cmp	r7, #56	; 0x38
 8001128:	dc6b      	bgt.n	8001202 <__aeabi_dadd+0x26e>
 800112a:	2f1f      	cmp	r7, #31
 800112c:	dc00      	bgt.n	8001130 <__aeabi_dadd+0x19c>
 800112e:	e16e      	b.n	800140e <__aeabi_dadd+0x47a>
 8001130:	003a      	movs	r2, r7
 8001132:	4648      	mov	r0, r9
 8001134:	3a20      	subs	r2, #32
 8001136:	40d0      	lsrs	r0, r2
 8001138:	4684      	mov	ip, r0
 800113a:	2f20      	cmp	r7, #32
 800113c:	d007      	beq.n	800114e <__aeabi_dadd+0x1ba>
 800113e:	2240      	movs	r2, #64	; 0x40
 8001140:	4648      	mov	r0, r9
 8001142:	1bd2      	subs	r2, r2, r7
 8001144:	4090      	lsls	r0, r2
 8001146:	0002      	movs	r2, r0
 8001148:	4640      	mov	r0, r8
 800114a:	4310      	orrs	r0, r2
 800114c:	4680      	mov	r8, r0
 800114e:	4640      	mov	r0, r8
 8001150:	1e42      	subs	r2, r0, #1
 8001152:	4190      	sbcs	r0, r2
 8001154:	4662      	mov	r2, ip
 8001156:	0004      	movs	r4, r0
 8001158:	4314      	orrs	r4, r2
 800115a:	e057      	b.n	800120c <__aeabi_dadd+0x278>
 800115c:	464a      	mov	r2, r9
 800115e:	4302      	orrs	r2, r0
 8001160:	d100      	bne.n	8001164 <__aeabi_dadd+0x1d0>
 8001162:	e103      	b.n	800136c <__aeabi_dadd+0x3d8>
 8001164:	1e7a      	subs	r2, r7, #1
 8001166:	2f01      	cmp	r7, #1
 8001168:	d100      	bne.n	800116c <__aeabi_dadd+0x1d8>
 800116a:	e193      	b.n	8001494 <__aeabi_dadd+0x500>
 800116c:	4c64      	ldr	r4, [pc, #400]	; (8001300 <__aeabi_dadd+0x36c>)
 800116e:	42a7      	cmp	r7, r4
 8001170:	d100      	bne.n	8001174 <__aeabi_dadd+0x1e0>
 8001172:	e18a      	b.n	800148a <__aeabi_dadd+0x4f6>
 8001174:	0017      	movs	r7, r2
 8001176:	e73b      	b.n	8000ff0 <__aeabi_dadd+0x5c>
 8001178:	4c63      	ldr	r4, [pc, #396]	; (8001308 <__aeabi_dadd+0x374>)
 800117a:	1c72      	adds	r2, r6, #1
 800117c:	4222      	tst	r2, r4
 800117e:	d000      	beq.n	8001182 <__aeabi_dadd+0x1ee>
 8001180:	e0e0      	b.n	8001344 <__aeabi_dadd+0x3b0>
 8001182:	000a      	movs	r2, r1
 8001184:	431a      	orrs	r2, r3
 8001186:	2e00      	cmp	r6, #0
 8001188:	d000      	beq.n	800118c <__aeabi_dadd+0x1f8>
 800118a:	e174      	b.n	8001476 <__aeabi_dadd+0x4e2>
 800118c:	2a00      	cmp	r2, #0
 800118e:	d100      	bne.n	8001192 <__aeabi_dadd+0x1fe>
 8001190:	e1d0      	b.n	8001534 <__aeabi_dadd+0x5a0>
 8001192:	464a      	mov	r2, r9
 8001194:	4302      	orrs	r2, r0
 8001196:	d000      	beq.n	800119a <__aeabi_dadd+0x206>
 8001198:	e1e3      	b.n	8001562 <__aeabi_dadd+0x5ce>
 800119a:	074a      	lsls	r2, r1, #29
 800119c:	08db      	lsrs	r3, r3, #3
 800119e:	4313      	orrs	r3, r2
 80011a0:	08c9      	lsrs	r1, r1, #3
 80011a2:	e029      	b.n	80011f8 <__aeabi_dadd+0x264>
 80011a4:	464a      	mov	r2, r9
 80011a6:	4302      	orrs	r2, r0
 80011a8:	d100      	bne.n	80011ac <__aeabi_dadd+0x218>
 80011aa:	e17d      	b.n	80014a8 <__aeabi_dadd+0x514>
 80011ac:	1e7a      	subs	r2, r7, #1
 80011ae:	2f01      	cmp	r7, #1
 80011b0:	d100      	bne.n	80011b4 <__aeabi_dadd+0x220>
 80011b2:	e0e0      	b.n	8001376 <__aeabi_dadd+0x3e2>
 80011b4:	4c52      	ldr	r4, [pc, #328]	; (8001300 <__aeabi_dadd+0x36c>)
 80011b6:	42a7      	cmp	r7, r4
 80011b8:	d100      	bne.n	80011bc <__aeabi_dadd+0x228>
 80011ba:	e166      	b.n	800148a <__aeabi_dadd+0x4f6>
 80011bc:	0017      	movs	r7, r2
 80011be:	e7b2      	b.n	8001126 <__aeabi_dadd+0x192>
 80011c0:	0010      	movs	r0, r2
 80011c2:	3b1f      	subs	r3, #31
 80011c4:	40d8      	lsrs	r0, r3
 80011c6:	2920      	cmp	r1, #32
 80011c8:	d003      	beq.n	80011d2 <__aeabi_dadd+0x23e>
 80011ca:	2340      	movs	r3, #64	; 0x40
 80011cc:	1a5b      	subs	r3, r3, r1
 80011ce:	409a      	lsls	r2, r3
 80011d0:	4314      	orrs	r4, r2
 80011d2:	1e63      	subs	r3, r4, #1
 80011d4:	419c      	sbcs	r4, r3
 80011d6:	2300      	movs	r3, #0
 80011d8:	2600      	movs	r6, #0
 80011da:	469a      	mov	sl, r3
 80011dc:	4304      	orrs	r4, r0
 80011de:	0763      	lsls	r3, r4, #29
 80011e0:	d000      	beq.n	80011e4 <__aeabi_dadd+0x250>
 80011e2:	e755      	b.n	8001090 <__aeabi_dadd+0xfc>
 80011e4:	4652      	mov	r2, sl
 80011e6:	08e3      	lsrs	r3, r4, #3
 80011e8:	0752      	lsls	r2, r2, #29
 80011ea:	4313      	orrs	r3, r2
 80011ec:	4652      	mov	r2, sl
 80011ee:	0037      	movs	r7, r6
 80011f0:	08d1      	lsrs	r1, r2, #3
 80011f2:	4a43      	ldr	r2, [pc, #268]	; (8001300 <__aeabi_dadd+0x36c>)
 80011f4:	4297      	cmp	r7, r2
 80011f6:	d01f      	beq.n	8001238 <__aeabi_dadd+0x2a4>
 80011f8:	0309      	lsls	r1, r1, #12
 80011fa:	057a      	lsls	r2, r7, #21
 80011fc:	0b0c      	lsrs	r4, r1, #12
 80011fe:	0d52      	lsrs	r2, r2, #21
 8001200:	e764      	b.n	80010cc <__aeabi_dadd+0x138>
 8001202:	4642      	mov	r2, r8
 8001204:	464c      	mov	r4, r9
 8001206:	4314      	orrs	r4, r2
 8001208:	1e62      	subs	r2, r4, #1
 800120a:	4194      	sbcs	r4, r2
 800120c:	18e4      	adds	r4, r4, r3
 800120e:	429c      	cmp	r4, r3
 8001210:	4192      	sbcs	r2, r2
 8001212:	4252      	negs	r2, r2
 8001214:	4692      	mov	sl, r2
 8001216:	448a      	add	sl, r1
 8001218:	4653      	mov	r3, sl
 800121a:	021b      	lsls	r3, r3, #8
 800121c:	d5df      	bpl.n	80011de <__aeabi_dadd+0x24a>
 800121e:	4b38      	ldr	r3, [pc, #224]	; (8001300 <__aeabi_dadd+0x36c>)
 8001220:	3601      	adds	r6, #1
 8001222:	429e      	cmp	r6, r3
 8001224:	d000      	beq.n	8001228 <__aeabi_dadd+0x294>
 8001226:	e0b3      	b.n	8001390 <__aeabi_dadd+0x3fc>
 8001228:	0032      	movs	r2, r6
 800122a:	2400      	movs	r4, #0
 800122c:	2300      	movs	r3, #0
 800122e:	e74d      	b.n	80010cc <__aeabi_dadd+0x138>
 8001230:	074a      	lsls	r2, r1, #29
 8001232:	08db      	lsrs	r3, r3, #3
 8001234:	4313      	orrs	r3, r2
 8001236:	08c9      	lsrs	r1, r1, #3
 8001238:	001a      	movs	r2, r3
 800123a:	430a      	orrs	r2, r1
 800123c:	d100      	bne.n	8001240 <__aeabi_dadd+0x2ac>
 800123e:	e200      	b.n	8001642 <__aeabi_dadd+0x6ae>
 8001240:	2480      	movs	r4, #128	; 0x80
 8001242:	0324      	lsls	r4, r4, #12
 8001244:	430c      	orrs	r4, r1
 8001246:	0324      	lsls	r4, r4, #12
 8001248:	4a2d      	ldr	r2, [pc, #180]	; (8001300 <__aeabi_dadd+0x36c>)
 800124a:	0b24      	lsrs	r4, r4, #12
 800124c:	e73e      	b.n	80010cc <__aeabi_dadd+0x138>
 800124e:	0020      	movs	r0, r4
 8001250:	f001 fdb6 	bl	8002dc0 <__clzsi2>
 8001254:	0003      	movs	r3, r0
 8001256:	3318      	adds	r3, #24
 8001258:	2b1f      	cmp	r3, #31
 800125a:	dc00      	bgt.n	800125e <__aeabi_dadd+0x2ca>
 800125c:	e6f7      	b.n	800104e <__aeabi_dadd+0xba>
 800125e:	0022      	movs	r2, r4
 8001260:	3808      	subs	r0, #8
 8001262:	4082      	lsls	r2, r0
 8001264:	2400      	movs	r4, #0
 8001266:	42b3      	cmp	r3, r6
 8001268:	db00      	blt.n	800126c <__aeabi_dadd+0x2d8>
 800126a:	e6fc      	b.n	8001066 <__aeabi_dadd+0xd2>
 800126c:	1af6      	subs	r6, r6, r3
 800126e:	4b25      	ldr	r3, [pc, #148]	; (8001304 <__aeabi_dadd+0x370>)
 8001270:	401a      	ands	r2, r3
 8001272:	4692      	mov	sl, r2
 8001274:	e70a      	b.n	800108c <__aeabi_dadd+0xf8>
 8001276:	2f00      	cmp	r7, #0
 8001278:	d02b      	beq.n	80012d2 <__aeabi_dadd+0x33e>
 800127a:	1b97      	subs	r7, r2, r6
 800127c:	2e00      	cmp	r6, #0
 800127e:	d100      	bne.n	8001282 <__aeabi_dadd+0x2ee>
 8001280:	e0b8      	b.n	80013f4 <__aeabi_dadd+0x460>
 8001282:	4c1f      	ldr	r4, [pc, #124]	; (8001300 <__aeabi_dadd+0x36c>)
 8001284:	42a2      	cmp	r2, r4
 8001286:	d100      	bne.n	800128a <__aeabi_dadd+0x2f6>
 8001288:	e11c      	b.n	80014c4 <__aeabi_dadd+0x530>
 800128a:	2480      	movs	r4, #128	; 0x80
 800128c:	0424      	lsls	r4, r4, #16
 800128e:	4321      	orrs	r1, r4
 8001290:	2f38      	cmp	r7, #56	; 0x38
 8001292:	dd00      	ble.n	8001296 <__aeabi_dadd+0x302>
 8001294:	e11e      	b.n	80014d4 <__aeabi_dadd+0x540>
 8001296:	2f1f      	cmp	r7, #31
 8001298:	dd00      	ble.n	800129c <__aeabi_dadd+0x308>
 800129a:	e19e      	b.n	80015da <__aeabi_dadd+0x646>
 800129c:	2620      	movs	r6, #32
 800129e:	000c      	movs	r4, r1
 80012a0:	1bf6      	subs	r6, r6, r7
 80012a2:	0018      	movs	r0, r3
 80012a4:	40b3      	lsls	r3, r6
 80012a6:	40b4      	lsls	r4, r6
 80012a8:	40f8      	lsrs	r0, r7
 80012aa:	1e5e      	subs	r6, r3, #1
 80012ac:	41b3      	sbcs	r3, r6
 80012ae:	40f9      	lsrs	r1, r7
 80012b0:	4304      	orrs	r4, r0
 80012b2:	431c      	orrs	r4, r3
 80012b4:	4489      	add	r9, r1
 80012b6:	4444      	add	r4, r8
 80012b8:	4544      	cmp	r4, r8
 80012ba:	419b      	sbcs	r3, r3
 80012bc:	425b      	negs	r3, r3
 80012be:	444b      	add	r3, r9
 80012c0:	469a      	mov	sl, r3
 80012c2:	0016      	movs	r6, r2
 80012c4:	e7a8      	b.n	8001218 <__aeabi_dadd+0x284>
 80012c6:	4642      	mov	r2, r8
 80012c8:	464c      	mov	r4, r9
 80012ca:	4314      	orrs	r4, r2
 80012cc:	1e62      	subs	r2, r4, #1
 80012ce:	4194      	sbcs	r4, r2
 80012d0:	e6a6      	b.n	8001020 <__aeabi_dadd+0x8c>
 80012d2:	4c0d      	ldr	r4, [pc, #52]	; (8001308 <__aeabi_dadd+0x374>)
 80012d4:	1c72      	adds	r2, r6, #1
 80012d6:	4222      	tst	r2, r4
 80012d8:	d000      	beq.n	80012dc <__aeabi_dadd+0x348>
 80012da:	e0a8      	b.n	800142e <__aeabi_dadd+0x49a>
 80012dc:	000a      	movs	r2, r1
 80012de:	431a      	orrs	r2, r3
 80012e0:	2e00      	cmp	r6, #0
 80012e2:	d000      	beq.n	80012e6 <__aeabi_dadd+0x352>
 80012e4:	e10a      	b.n	80014fc <__aeabi_dadd+0x568>
 80012e6:	2a00      	cmp	r2, #0
 80012e8:	d100      	bne.n	80012ec <__aeabi_dadd+0x358>
 80012ea:	e15e      	b.n	80015aa <__aeabi_dadd+0x616>
 80012ec:	464a      	mov	r2, r9
 80012ee:	4302      	orrs	r2, r0
 80012f0:	d000      	beq.n	80012f4 <__aeabi_dadd+0x360>
 80012f2:	e161      	b.n	80015b8 <__aeabi_dadd+0x624>
 80012f4:	074a      	lsls	r2, r1, #29
 80012f6:	08db      	lsrs	r3, r3, #3
 80012f8:	4313      	orrs	r3, r2
 80012fa:	08c9      	lsrs	r1, r1, #3
 80012fc:	e77c      	b.n	80011f8 <__aeabi_dadd+0x264>
 80012fe:	46c0      	nop			; (mov r8, r8)
 8001300:	000007ff 	.word	0x000007ff
 8001304:	ff7fffff 	.word	0xff7fffff
 8001308:	000007fe 	.word	0x000007fe
 800130c:	4ccf      	ldr	r4, [pc, #828]	; (800164c <__aeabi_dadd+0x6b8>)
 800130e:	42a2      	cmp	r2, r4
 8001310:	d100      	bne.n	8001314 <__aeabi_dadd+0x380>
 8001312:	e0ce      	b.n	80014b2 <__aeabi_dadd+0x51e>
 8001314:	2480      	movs	r4, #128	; 0x80
 8001316:	0424      	lsls	r4, r4, #16
 8001318:	4321      	orrs	r1, r4
 800131a:	2f38      	cmp	r7, #56	; 0x38
 800131c:	dc5b      	bgt.n	80013d6 <__aeabi_dadd+0x442>
 800131e:	2f1f      	cmp	r7, #31
 8001320:	dd00      	ble.n	8001324 <__aeabi_dadd+0x390>
 8001322:	e0dc      	b.n	80014de <__aeabi_dadd+0x54a>
 8001324:	2520      	movs	r5, #32
 8001326:	000c      	movs	r4, r1
 8001328:	1bed      	subs	r5, r5, r7
 800132a:	001e      	movs	r6, r3
 800132c:	40ab      	lsls	r3, r5
 800132e:	40ac      	lsls	r4, r5
 8001330:	40fe      	lsrs	r6, r7
 8001332:	1e5d      	subs	r5, r3, #1
 8001334:	41ab      	sbcs	r3, r5
 8001336:	4334      	orrs	r4, r6
 8001338:	40f9      	lsrs	r1, r7
 800133a:	431c      	orrs	r4, r3
 800133c:	464b      	mov	r3, r9
 800133e:	1a5b      	subs	r3, r3, r1
 8001340:	4699      	mov	r9, r3
 8001342:	e04c      	b.n	80013de <__aeabi_dadd+0x44a>
 8001344:	464a      	mov	r2, r9
 8001346:	1a1c      	subs	r4, r3, r0
 8001348:	1a88      	subs	r0, r1, r2
 800134a:	42a3      	cmp	r3, r4
 800134c:	4192      	sbcs	r2, r2
 800134e:	4252      	negs	r2, r2
 8001350:	4692      	mov	sl, r2
 8001352:	0002      	movs	r2, r0
 8001354:	4650      	mov	r0, sl
 8001356:	1a12      	subs	r2, r2, r0
 8001358:	4692      	mov	sl, r2
 800135a:	0212      	lsls	r2, r2, #8
 800135c:	d478      	bmi.n	8001450 <__aeabi_dadd+0x4bc>
 800135e:	4653      	mov	r3, sl
 8001360:	4323      	orrs	r3, r4
 8001362:	d000      	beq.n	8001366 <__aeabi_dadd+0x3d2>
 8001364:	e66a      	b.n	800103c <__aeabi_dadd+0xa8>
 8001366:	2100      	movs	r1, #0
 8001368:	2500      	movs	r5, #0
 800136a:	e745      	b.n	80011f8 <__aeabi_dadd+0x264>
 800136c:	074a      	lsls	r2, r1, #29
 800136e:	08db      	lsrs	r3, r3, #3
 8001370:	4313      	orrs	r3, r2
 8001372:	08c9      	lsrs	r1, r1, #3
 8001374:	e73d      	b.n	80011f2 <__aeabi_dadd+0x25e>
 8001376:	181c      	adds	r4, r3, r0
 8001378:	429c      	cmp	r4, r3
 800137a:	419b      	sbcs	r3, r3
 800137c:	4449      	add	r1, r9
 800137e:	468a      	mov	sl, r1
 8001380:	425b      	negs	r3, r3
 8001382:	449a      	add	sl, r3
 8001384:	4653      	mov	r3, sl
 8001386:	2601      	movs	r6, #1
 8001388:	021b      	lsls	r3, r3, #8
 800138a:	d400      	bmi.n	800138e <__aeabi_dadd+0x3fa>
 800138c:	e727      	b.n	80011de <__aeabi_dadd+0x24a>
 800138e:	2602      	movs	r6, #2
 8001390:	4652      	mov	r2, sl
 8001392:	4baf      	ldr	r3, [pc, #700]	; (8001650 <__aeabi_dadd+0x6bc>)
 8001394:	2101      	movs	r1, #1
 8001396:	401a      	ands	r2, r3
 8001398:	0013      	movs	r3, r2
 800139a:	4021      	ands	r1, r4
 800139c:	0862      	lsrs	r2, r4, #1
 800139e:	430a      	orrs	r2, r1
 80013a0:	07dc      	lsls	r4, r3, #31
 80013a2:	085b      	lsrs	r3, r3, #1
 80013a4:	469a      	mov	sl, r3
 80013a6:	4314      	orrs	r4, r2
 80013a8:	e670      	b.n	800108c <__aeabi_dadd+0xf8>
 80013aa:	003a      	movs	r2, r7
 80013ac:	464c      	mov	r4, r9
 80013ae:	3a20      	subs	r2, #32
 80013b0:	40d4      	lsrs	r4, r2
 80013b2:	46a4      	mov	ip, r4
 80013b4:	2f20      	cmp	r7, #32
 80013b6:	d007      	beq.n	80013c8 <__aeabi_dadd+0x434>
 80013b8:	2240      	movs	r2, #64	; 0x40
 80013ba:	4648      	mov	r0, r9
 80013bc:	1bd2      	subs	r2, r2, r7
 80013be:	4090      	lsls	r0, r2
 80013c0:	0002      	movs	r2, r0
 80013c2:	4640      	mov	r0, r8
 80013c4:	4310      	orrs	r0, r2
 80013c6:	4680      	mov	r8, r0
 80013c8:	4640      	mov	r0, r8
 80013ca:	1e42      	subs	r2, r0, #1
 80013cc:	4190      	sbcs	r0, r2
 80013ce:	4662      	mov	r2, ip
 80013d0:	0004      	movs	r4, r0
 80013d2:	4314      	orrs	r4, r2
 80013d4:	e624      	b.n	8001020 <__aeabi_dadd+0x8c>
 80013d6:	4319      	orrs	r1, r3
 80013d8:	000c      	movs	r4, r1
 80013da:	1e63      	subs	r3, r4, #1
 80013dc:	419c      	sbcs	r4, r3
 80013de:	4643      	mov	r3, r8
 80013e0:	1b1c      	subs	r4, r3, r4
 80013e2:	45a0      	cmp	r8, r4
 80013e4:	419b      	sbcs	r3, r3
 80013e6:	4649      	mov	r1, r9
 80013e8:	425b      	negs	r3, r3
 80013ea:	1acb      	subs	r3, r1, r3
 80013ec:	469a      	mov	sl, r3
 80013ee:	4665      	mov	r5, ip
 80013f0:	0016      	movs	r6, r2
 80013f2:	e61b      	b.n	800102c <__aeabi_dadd+0x98>
 80013f4:	000c      	movs	r4, r1
 80013f6:	431c      	orrs	r4, r3
 80013f8:	d100      	bne.n	80013fc <__aeabi_dadd+0x468>
 80013fa:	e0c7      	b.n	800158c <__aeabi_dadd+0x5f8>
 80013fc:	1e7c      	subs	r4, r7, #1
 80013fe:	2f01      	cmp	r7, #1
 8001400:	d100      	bne.n	8001404 <__aeabi_dadd+0x470>
 8001402:	e0f9      	b.n	80015f8 <__aeabi_dadd+0x664>
 8001404:	4e91      	ldr	r6, [pc, #580]	; (800164c <__aeabi_dadd+0x6b8>)
 8001406:	42b7      	cmp	r7, r6
 8001408:	d05c      	beq.n	80014c4 <__aeabi_dadd+0x530>
 800140a:	0027      	movs	r7, r4
 800140c:	e740      	b.n	8001290 <__aeabi_dadd+0x2fc>
 800140e:	2220      	movs	r2, #32
 8001410:	464c      	mov	r4, r9
 8001412:	4640      	mov	r0, r8
 8001414:	1bd2      	subs	r2, r2, r7
 8001416:	4094      	lsls	r4, r2
 8001418:	40f8      	lsrs	r0, r7
 800141a:	4304      	orrs	r4, r0
 800141c:	4640      	mov	r0, r8
 800141e:	4090      	lsls	r0, r2
 8001420:	1e42      	subs	r2, r0, #1
 8001422:	4190      	sbcs	r0, r2
 8001424:	464a      	mov	r2, r9
 8001426:	40fa      	lsrs	r2, r7
 8001428:	4304      	orrs	r4, r0
 800142a:	1889      	adds	r1, r1, r2
 800142c:	e6ee      	b.n	800120c <__aeabi_dadd+0x278>
 800142e:	4c87      	ldr	r4, [pc, #540]	; (800164c <__aeabi_dadd+0x6b8>)
 8001430:	42a2      	cmp	r2, r4
 8001432:	d100      	bne.n	8001436 <__aeabi_dadd+0x4a2>
 8001434:	e6f9      	b.n	800122a <__aeabi_dadd+0x296>
 8001436:	1818      	adds	r0, r3, r0
 8001438:	4298      	cmp	r0, r3
 800143a:	419b      	sbcs	r3, r3
 800143c:	4449      	add	r1, r9
 800143e:	425b      	negs	r3, r3
 8001440:	18cb      	adds	r3, r1, r3
 8001442:	07dc      	lsls	r4, r3, #31
 8001444:	0840      	lsrs	r0, r0, #1
 8001446:	085b      	lsrs	r3, r3, #1
 8001448:	469a      	mov	sl, r3
 800144a:	0016      	movs	r6, r2
 800144c:	4304      	orrs	r4, r0
 800144e:	e6c6      	b.n	80011de <__aeabi_dadd+0x24a>
 8001450:	4642      	mov	r2, r8
 8001452:	1ad4      	subs	r4, r2, r3
 8001454:	45a0      	cmp	r8, r4
 8001456:	4180      	sbcs	r0, r0
 8001458:	464b      	mov	r3, r9
 800145a:	4240      	negs	r0, r0
 800145c:	1a59      	subs	r1, r3, r1
 800145e:	1a0b      	subs	r3, r1, r0
 8001460:	469a      	mov	sl, r3
 8001462:	4665      	mov	r5, ip
 8001464:	e5ea      	b.n	800103c <__aeabi_dadd+0xa8>
 8001466:	464b      	mov	r3, r9
 8001468:	464a      	mov	r2, r9
 800146a:	08c0      	lsrs	r0, r0, #3
 800146c:	075b      	lsls	r3, r3, #29
 800146e:	4665      	mov	r5, ip
 8001470:	4303      	orrs	r3, r0
 8001472:	08d1      	lsrs	r1, r2, #3
 8001474:	e6bd      	b.n	80011f2 <__aeabi_dadd+0x25e>
 8001476:	2a00      	cmp	r2, #0
 8001478:	d000      	beq.n	800147c <__aeabi_dadd+0x4e8>
 800147a:	e08e      	b.n	800159a <__aeabi_dadd+0x606>
 800147c:	464b      	mov	r3, r9
 800147e:	4303      	orrs	r3, r0
 8001480:	d117      	bne.n	80014b2 <__aeabi_dadd+0x51e>
 8001482:	2180      	movs	r1, #128	; 0x80
 8001484:	2500      	movs	r5, #0
 8001486:	0309      	lsls	r1, r1, #12
 8001488:	e6da      	b.n	8001240 <__aeabi_dadd+0x2ac>
 800148a:	074a      	lsls	r2, r1, #29
 800148c:	08db      	lsrs	r3, r3, #3
 800148e:	4313      	orrs	r3, r2
 8001490:	08c9      	lsrs	r1, r1, #3
 8001492:	e6d1      	b.n	8001238 <__aeabi_dadd+0x2a4>
 8001494:	1a1c      	subs	r4, r3, r0
 8001496:	464a      	mov	r2, r9
 8001498:	42a3      	cmp	r3, r4
 800149a:	419b      	sbcs	r3, r3
 800149c:	1a89      	subs	r1, r1, r2
 800149e:	425b      	negs	r3, r3
 80014a0:	1acb      	subs	r3, r1, r3
 80014a2:	469a      	mov	sl, r3
 80014a4:	2601      	movs	r6, #1
 80014a6:	e5c1      	b.n	800102c <__aeabi_dadd+0x98>
 80014a8:	074a      	lsls	r2, r1, #29
 80014aa:	08db      	lsrs	r3, r3, #3
 80014ac:	4313      	orrs	r3, r2
 80014ae:	08c9      	lsrs	r1, r1, #3
 80014b0:	e69f      	b.n	80011f2 <__aeabi_dadd+0x25e>
 80014b2:	4643      	mov	r3, r8
 80014b4:	08d8      	lsrs	r0, r3, #3
 80014b6:	464b      	mov	r3, r9
 80014b8:	464a      	mov	r2, r9
 80014ba:	075b      	lsls	r3, r3, #29
 80014bc:	4665      	mov	r5, ip
 80014be:	4303      	orrs	r3, r0
 80014c0:	08d1      	lsrs	r1, r2, #3
 80014c2:	e6b9      	b.n	8001238 <__aeabi_dadd+0x2a4>
 80014c4:	4643      	mov	r3, r8
 80014c6:	08d8      	lsrs	r0, r3, #3
 80014c8:	464b      	mov	r3, r9
 80014ca:	464a      	mov	r2, r9
 80014cc:	075b      	lsls	r3, r3, #29
 80014ce:	4303      	orrs	r3, r0
 80014d0:	08d1      	lsrs	r1, r2, #3
 80014d2:	e6b1      	b.n	8001238 <__aeabi_dadd+0x2a4>
 80014d4:	4319      	orrs	r1, r3
 80014d6:	000c      	movs	r4, r1
 80014d8:	1e63      	subs	r3, r4, #1
 80014da:	419c      	sbcs	r4, r3
 80014dc:	e6eb      	b.n	80012b6 <__aeabi_dadd+0x322>
 80014de:	003c      	movs	r4, r7
 80014e0:	000d      	movs	r5, r1
 80014e2:	3c20      	subs	r4, #32
 80014e4:	40e5      	lsrs	r5, r4
 80014e6:	2f20      	cmp	r7, #32
 80014e8:	d003      	beq.n	80014f2 <__aeabi_dadd+0x55e>
 80014ea:	2440      	movs	r4, #64	; 0x40
 80014ec:	1be4      	subs	r4, r4, r7
 80014ee:	40a1      	lsls	r1, r4
 80014f0:	430b      	orrs	r3, r1
 80014f2:	001c      	movs	r4, r3
 80014f4:	1e63      	subs	r3, r4, #1
 80014f6:	419c      	sbcs	r4, r3
 80014f8:	432c      	orrs	r4, r5
 80014fa:	e770      	b.n	80013de <__aeabi_dadd+0x44a>
 80014fc:	2a00      	cmp	r2, #0
 80014fe:	d0e1      	beq.n	80014c4 <__aeabi_dadd+0x530>
 8001500:	464a      	mov	r2, r9
 8001502:	4302      	orrs	r2, r0
 8001504:	d0c1      	beq.n	800148a <__aeabi_dadd+0x4f6>
 8001506:	074a      	lsls	r2, r1, #29
 8001508:	08db      	lsrs	r3, r3, #3
 800150a:	4313      	orrs	r3, r2
 800150c:	2280      	movs	r2, #128	; 0x80
 800150e:	08c9      	lsrs	r1, r1, #3
 8001510:	0312      	lsls	r2, r2, #12
 8001512:	4211      	tst	r1, r2
 8001514:	d008      	beq.n	8001528 <__aeabi_dadd+0x594>
 8001516:	4648      	mov	r0, r9
 8001518:	08c4      	lsrs	r4, r0, #3
 800151a:	4214      	tst	r4, r2
 800151c:	d104      	bne.n	8001528 <__aeabi_dadd+0x594>
 800151e:	4643      	mov	r3, r8
 8001520:	0021      	movs	r1, r4
 8001522:	08db      	lsrs	r3, r3, #3
 8001524:	0742      	lsls	r2, r0, #29
 8001526:	4313      	orrs	r3, r2
 8001528:	0f5a      	lsrs	r2, r3, #29
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	0752      	lsls	r2, r2, #29
 800152e:	08db      	lsrs	r3, r3, #3
 8001530:	4313      	orrs	r3, r2
 8001532:	e681      	b.n	8001238 <__aeabi_dadd+0x2a4>
 8001534:	464b      	mov	r3, r9
 8001536:	4303      	orrs	r3, r0
 8001538:	d100      	bne.n	800153c <__aeabi_dadd+0x5a8>
 800153a:	e714      	b.n	8001366 <__aeabi_dadd+0x3d2>
 800153c:	464b      	mov	r3, r9
 800153e:	464a      	mov	r2, r9
 8001540:	08c0      	lsrs	r0, r0, #3
 8001542:	075b      	lsls	r3, r3, #29
 8001544:	4665      	mov	r5, ip
 8001546:	4303      	orrs	r3, r0
 8001548:	08d1      	lsrs	r1, r2, #3
 800154a:	e655      	b.n	80011f8 <__aeabi_dadd+0x264>
 800154c:	1ac4      	subs	r4, r0, r3
 800154e:	45a0      	cmp	r8, r4
 8001550:	4180      	sbcs	r0, r0
 8001552:	464b      	mov	r3, r9
 8001554:	4240      	negs	r0, r0
 8001556:	1a59      	subs	r1, r3, r1
 8001558:	1a0b      	subs	r3, r1, r0
 800155a:	469a      	mov	sl, r3
 800155c:	4665      	mov	r5, ip
 800155e:	2601      	movs	r6, #1
 8001560:	e564      	b.n	800102c <__aeabi_dadd+0x98>
 8001562:	1a1c      	subs	r4, r3, r0
 8001564:	464a      	mov	r2, r9
 8001566:	42a3      	cmp	r3, r4
 8001568:	4180      	sbcs	r0, r0
 800156a:	1a8a      	subs	r2, r1, r2
 800156c:	4240      	negs	r0, r0
 800156e:	1a12      	subs	r2, r2, r0
 8001570:	4692      	mov	sl, r2
 8001572:	0212      	lsls	r2, r2, #8
 8001574:	d549      	bpl.n	800160a <__aeabi_dadd+0x676>
 8001576:	4642      	mov	r2, r8
 8001578:	1ad4      	subs	r4, r2, r3
 800157a:	45a0      	cmp	r8, r4
 800157c:	4180      	sbcs	r0, r0
 800157e:	464b      	mov	r3, r9
 8001580:	4240      	negs	r0, r0
 8001582:	1a59      	subs	r1, r3, r1
 8001584:	1a0b      	subs	r3, r1, r0
 8001586:	469a      	mov	sl, r3
 8001588:	4665      	mov	r5, ip
 800158a:	e57f      	b.n	800108c <__aeabi_dadd+0xf8>
 800158c:	464b      	mov	r3, r9
 800158e:	464a      	mov	r2, r9
 8001590:	08c0      	lsrs	r0, r0, #3
 8001592:	075b      	lsls	r3, r3, #29
 8001594:	4303      	orrs	r3, r0
 8001596:	08d1      	lsrs	r1, r2, #3
 8001598:	e62b      	b.n	80011f2 <__aeabi_dadd+0x25e>
 800159a:	464a      	mov	r2, r9
 800159c:	08db      	lsrs	r3, r3, #3
 800159e:	4302      	orrs	r2, r0
 80015a0:	d138      	bne.n	8001614 <__aeabi_dadd+0x680>
 80015a2:	074a      	lsls	r2, r1, #29
 80015a4:	4313      	orrs	r3, r2
 80015a6:	08c9      	lsrs	r1, r1, #3
 80015a8:	e646      	b.n	8001238 <__aeabi_dadd+0x2a4>
 80015aa:	464b      	mov	r3, r9
 80015ac:	464a      	mov	r2, r9
 80015ae:	08c0      	lsrs	r0, r0, #3
 80015b0:	075b      	lsls	r3, r3, #29
 80015b2:	4303      	orrs	r3, r0
 80015b4:	08d1      	lsrs	r1, r2, #3
 80015b6:	e61f      	b.n	80011f8 <__aeabi_dadd+0x264>
 80015b8:	181c      	adds	r4, r3, r0
 80015ba:	429c      	cmp	r4, r3
 80015bc:	419b      	sbcs	r3, r3
 80015be:	4449      	add	r1, r9
 80015c0:	468a      	mov	sl, r1
 80015c2:	425b      	negs	r3, r3
 80015c4:	449a      	add	sl, r3
 80015c6:	4653      	mov	r3, sl
 80015c8:	021b      	lsls	r3, r3, #8
 80015ca:	d400      	bmi.n	80015ce <__aeabi_dadd+0x63a>
 80015cc:	e607      	b.n	80011de <__aeabi_dadd+0x24a>
 80015ce:	4652      	mov	r2, sl
 80015d0:	4b1f      	ldr	r3, [pc, #124]	; (8001650 <__aeabi_dadd+0x6bc>)
 80015d2:	2601      	movs	r6, #1
 80015d4:	401a      	ands	r2, r3
 80015d6:	4692      	mov	sl, r2
 80015d8:	e601      	b.n	80011de <__aeabi_dadd+0x24a>
 80015da:	003c      	movs	r4, r7
 80015dc:	000e      	movs	r6, r1
 80015de:	3c20      	subs	r4, #32
 80015e0:	40e6      	lsrs	r6, r4
 80015e2:	2f20      	cmp	r7, #32
 80015e4:	d003      	beq.n	80015ee <__aeabi_dadd+0x65a>
 80015e6:	2440      	movs	r4, #64	; 0x40
 80015e8:	1be4      	subs	r4, r4, r7
 80015ea:	40a1      	lsls	r1, r4
 80015ec:	430b      	orrs	r3, r1
 80015ee:	001c      	movs	r4, r3
 80015f0:	1e63      	subs	r3, r4, #1
 80015f2:	419c      	sbcs	r4, r3
 80015f4:	4334      	orrs	r4, r6
 80015f6:	e65e      	b.n	80012b6 <__aeabi_dadd+0x322>
 80015f8:	4443      	add	r3, r8
 80015fa:	4283      	cmp	r3, r0
 80015fc:	4180      	sbcs	r0, r0
 80015fe:	4449      	add	r1, r9
 8001600:	468a      	mov	sl, r1
 8001602:	4240      	negs	r0, r0
 8001604:	001c      	movs	r4, r3
 8001606:	4482      	add	sl, r0
 8001608:	e6bc      	b.n	8001384 <__aeabi_dadd+0x3f0>
 800160a:	4653      	mov	r3, sl
 800160c:	4323      	orrs	r3, r4
 800160e:	d100      	bne.n	8001612 <__aeabi_dadd+0x67e>
 8001610:	e6a9      	b.n	8001366 <__aeabi_dadd+0x3d2>
 8001612:	e5e4      	b.n	80011de <__aeabi_dadd+0x24a>
 8001614:	074a      	lsls	r2, r1, #29
 8001616:	4313      	orrs	r3, r2
 8001618:	2280      	movs	r2, #128	; 0x80
 800161a:	08c9      	lsrs	r1, r1, #3
 800161c:	0312      	lsls	r2, r2, #12
 800161e:	4211      	tst	r1, r2
 8001620:	d009      	beq.n	8001636 <__aeabi_dadd+0x6a2>
 8001622:	4648      	mov	r0, r9
 8001624:	08c4      	lsrs	r4, r0, #3
 8001626:	4214      	tst	r4, r2
 8001628:	d105      	bne.n	8001636 <__aeabi_dadd+0x6a2>
 800162a:	4643      	mov	r3, r8
 800162c:	4665      	mov	r5, ip
 800162e:	0021      	movs	r1, r4
 8001630:	08db      	lsrs	r3, r3, #3
 8001632:	0742      	lsls	r2, r0, #29
 8001634:	4313      	orrs	r3, r2
 8001636:	0f5a      	lsrs	r2, r3, #29
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	08db      	lsrs	r3, r3, #3
 800163c:	0752      	lsls	r2, r2, #29
 800163e:	4313      	orrs	r3, r2
 8001640:	e5fa      	b.n	8001238 <__aeabi_dadd+0x2a4>
 8001642:	2300      	movs	r3, #0
 8001644:	4a01      	ldr	r2, [pc, #4]	; (800164c <__aeabi_dadd+0x6b8>)
 8001646:	001c      	movs	r4, r3
 8001648:	e540      	b.n	80010cc <__aeabi_dadd+0x138>
 800164a:	46c0      	nop			; (mov r8, r8)
 800164c:	000007ff 	.word	0x000007ff
 8001650:	ff7fffff 	.word	0xff7fffff

08001654 <__aeabi_ddiv>:
 8001654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001656:	4657      	mov	r7, sl
 8001658:	464e      	mov	r6, r9
 800165a:	4645      	mov	r5, r8
 800165c:	46de      	mov	lr, fp
 800165e:	b5e0      	push	{r5, r6, r7, lr}
 8001660:	030c      	lsls	r4, r1, #12
 8001662:	001f      	movs	r7, r3
 8001664:	004b      	lsls	r3, r1, #1
 8001666:	4681      	mov	r9, r0
 8001668:	4692      	mov	sl, r2
 800166a:	0005      	movs	r5, r0
 800166c:	b085      	sub	sp, #20
 800166e:	0b24      	lsrs	r4, r4, #12
 8001670:	0d5b      	lsrs	r3, r3, #21
 8001672:	0fce      	lsrs	r6, r1, #31
 8001674:	2b00      	cmp	r3, #0
 8001676:	d100      	bne.n	800167a <__aeabi_ddiv+0x26>
 8001678:	e152      	b.n	8001920 <__aeabi_ddiv+0x2cc>
 800167a:	4ad2      	ldr	r2, [pc, #840]	; (80019c4 <__aeabi_ddiv+0x370>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d100      	bne.n	8001682 <__aeabi_ddiv+0x2e>
 8001680:	e16e      	b.n	8001960 <__aeabi_ddiv+0x30c>
 8001682:	0f42      	lsrs	r2, r0, #29
 8001684:	00e4      	lsls	r4, r4, #3
 8001686:	4314      	orrs	r4, r2
 8001688:	2280      	movs	r2, #128	; 0x80
 800168a:	0412      	lsls	r2, r2, #16
 800168c:	4322      	orrs	r2, r4
 800168e:	4690      	mov	r8, r2
 8001690:	4acd      	ldr	r2, [pc, #820]	; (80019c8 <__aeabi_ddiv+0x374>)
 8001692:	00c5      	lsls	r5, r0, #3
 8001694:	4693      	mov	fp, r2
 8001696:	449b      	add	fp, r3
 8001698:	2300      	movs	r3, #0
 800169a:	4699      	mov	r9, r3
 800169c:	9300      	str	r3, [sp, #0]
 800169e:	033c      	lsls	r4, r7, #12
 80016a0:	007b      	lsls	r3, r7, #1
 80016a2:	4650      	mov	r0, sl
 80016a4:	0b24      	lsrs	r4, r4, #12
 80016a6:	0d5b      	lsrs	r3, r3, #21
 80016a8:	0fff      	lsrs	r7, r7, #31
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d100      	bne.n	80016b0 <__aeabi_ddiv+0x5c>
 80016ae:	e11a      	b.n	80018e6 <__aeabi_ddiv+0x292>
 80016b0:	4ac4      	ldr	r2, [pc, #784]	; (80019c4 <__aeabi_ddiv+0x370>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d100      	bne.n	80016b8 <__aeabi_ddiv+0x64>
 80016b6:	e15e      	b.n	8001976 <__aeabi_ddiv+0x322>
 80016b8:	0f42      	lsrs	r2, r0, #29
 80016ba:	00e4      	lsls	r4, r4, #3
 80016bc:	4322      	orrs	r2, r4
 80016be:	2480      	movs	r4, #128	; 0x80
 80016c0:	0424      	lsls	r4, r4, #16
 80016c2:	4314      	orrs	r4, r2
 80016c4:	4ac0      	ldr	r2, [pc, #768]	; (80019c8 <__aeabi_ddiv+0x374>)
 80016c6:	00c1      	lsls	r1, r0, #3
 80016c8:	4694      	mov	ip, r2
 80016ca:	465a      	mov	r2, fp
 80016cc:	4463      	add	r3, ip
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	469b      	mov	fp, r3
 80016d2:	2000      	movs	r0, #0
 80016d4:	0033      	movs	r3, r6
 80016d6:	407b      	eors	r3, r7
 80016d8:	469a      	mov	sl, r3
 80016da:	464b      	mov	r3, r9
 80016dc:	2b0f      	cmp	r3, #15
 80016de:	d827      	bhi.n	8001730 <__aeabi_ddiv+0xdc>
 80016e0:	4aba      	ldr	r2, [pc, #744]	; (80019cc <__aeabi_ddiv+0x378>)
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	58d3      	ldr	r3, [r2, r3]
 80016e6:	469f      	mov	pc, r3
 80016e8:	46b2      	mov	sl, r6
 80016ea:	9b00      	ldr	r3, [sp, #0]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d016      	beq.n	800171e <__aeabi_ddiv+0xca>
 80016f0:	2b03      	cmp	r3, #3
 80016f2:	d100      	bne.n	80016f6 <__aeabi_ddiv+0xa2>
 80016f4:	e287      	b.n	8001c06 <__aeabi_ddiv+0x5b2>
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d000      	beq.n	80016fc <__aeabi_ddiv+0xa8>
 80016fa:	e0d5      	b.n	80018a8 <__aeabi_ddiv+0x254>
 80016fc:	2300      	movs	r3, #0
 80016fe:	2200      	movs	r2, #0
 8001700:	2500      	movs	r5, #0
 8001702:	051b      	lsls	r3, r3, #20
 8001704:	4313      	orrs	r3, r2
 8001706:	4652      	mov	r2, sl
 8001708:	07d2      	lsls	r2, r2, #31
 800170a:	4313      	orrs	r3, r2
 800170c:	0028      	movs	r0, r5
 800170e:	0019      	movs	r1, r3
 8001710:	b005      	add	sp, #20
 8001712:	bcf0      	pop	{r4, r5, r6, r7}
 8001714:	46bb      	mov	fp, r7
 8001716:	46b2      	mov	sl, r6
 8001718:	46a9      	mov	r9, r5
 800171a:	46a0      	mov	r8, r4
 800171c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800171e:	2200      	movs	r2, #0
 8001720:	2500      	movs	r5, #0
 8001722:	4ba8      	ldr	r3, [pc, #672]	; (80019c4 <__aeabi_ddiv+0x370>)
 8001724:	e7ed      	b.n	8001702 <__aeabi_ddiv+0xae>
 8001726:	46ba      	mov	sl, r7
 8001728:	46a0      	mov	r8, r4
 800172a:	000d      	movs	r5, r1
 800172c:	9000      	str	r0, [sp, #0]
 800172e:	e7dc      	b.n	80016ea <__aeabi_ddiv+0x96>
 8001730:	4544      	cmp	r4, r8
 8001732:	d200      	bcs.n	8001736 <__aeabi_ddiv+0xe2>
 8001734:	e1c4      	b.n	8001ac0 <__aeabi_ddiv+0x46c>
 8001736:	d100      	bne.n	800173a <__aeabi_ddiv+0xe6>
 8001738:	e1bf      	b.n	8001aba <__aeabi_ddiv+0x466>
 800173a:	2301      	movs	r3, #1
 800173c:	425b      	negs	r3, r3
 800173e:	469c      	mov	ip, r3
 8001740:	002e      	movs	r6, r5
 8001742:	4640      	mov	r0, r8
 8001744:	2500      	movs	r5, #0
 8001746:	44e3      	add	fp, ip
 8001748:	0223      	lsls	r3, r4, #8
 800174a:	0e0c      	lsrs	r4, r1, #24
 800174c:	431c      	orrs	r4, r3
 800174e:	0c1b      	lsrs	r3, r3, #16
 8001750:	4699      	mov	r9, r3
 8001752:	0423      	lsls	r3, r4, #16
 8001754:	020a      	lsls	r2, r1, #8
 8001756:	0c1f      	lsrs	r7, r3, #16
 8001758:	4649      	mov	r1, r9
 800175a:	9200      	str	r2, [sp, #0]
 800175c:	9701      	str	r7, [sp, #4]
 800175e:	f7fe fd75 	bl	800024c <__aeabi_uidivmod>
 8001762:	0002      	movs	r2, r0
 8001764:	437a      	muls	r2, r7
 8001766:	040b      	lsls	r3, r1, #16
 8001768:	0c31      	lsrs	r1, r6, #16
 800176a:	4680      	mov	r8, r0
 800176c:	4319      	orrs	r1, r3
 800176e:	428a      	cmp	r2, r1
 8001770:	d907      	bls.n	8001782 <__aeabi_ddiv+0x12e>
 8001772:	2301      	movs	r3, #1
 8001774:	425b      	negs	r3, r3
 8001776:	469c      	mov	ip, r3
 8001778:	1909      	adds	r1, r1, r4
 800177a:	44e0      	add	r8, ip
 800177c:	428c      	cmp	r4, r1
 800177e:	d800      	bhi.n	8001782 <__aeabi_ddiv+0x12e>
 8001780:	e201      	b.n	8001b86 <__aeabi_ddiv+0x532>
 8001782:	1a88      	subs	r0, r1, r2
 8001784:	4649      	mov	r1, r9
 8001786:	f7fe fd61 	bl	800024c <__aeabi_uidivmod>
 800178a:	9a01      	ldr	r2, [sp, #4]
 800178c:	0436      	lsls	r6, r6, #16
 800178e:	4342      	muls	r2, r0
 8001790:	0409      	lsls	r1, r1, #16
 8001792:	0c36      	lsrs	r6, r6, #16
 8001794:	0003      	movs	r3, r0
 8001796:	430e      	orrs	r6, r1
 8001798:	42b2      	cmp	r2, r6
 800179a:	d904      	bls.n	80017a6 <__aeabi_ddiv+0x152>
 800179c:	1936      	adds	r6, r6, r4
 800179e:	3b01      	subs	r3, #1
 80017a0:	42b4      	cmp	r4, r6
 80017a2:	d800      	bhi.n	80017a6 <__aeabi_ddiv+0x152>
 80017a4:	e1e9      	b.n	8001b7a <__aeabi_ddiv+0x526>
 80017a6:	1ab0      	subs	r0, r6, r2
 80017a8:	4642      	mov	r2, r8
 80017aa:	9e00      	ldr	r6, [sp, #0]
 80017ac:	0412      	lsls	r2, r2, #16
 80017ae:	431a      	orrs	r2, r3
 80017b0:	0c33      	lsrs	r3, r6, #16
 80017b2:	001f      	movs	r7, r3
 80017b4:	0c11      	lsrs	r1, r2, #16
 80017b6:	4690      	mov	r8, r2
 80017b8:	9302      	str	r3, [sp, #8]
 80017ba:	0413      	lsls	r3, r2, #16
 80017bc:	0432      	lsls	r2, r6, #16
 80017be:	0c16      	lsrs	r6, r2, #16
 80017c0:	0032      	movs	r2, r6
 80017c2:	0c1b      	lsrs	r3, r3, #16
 80017c4:	435a      	muls	r2, r3
 80017c6:	9603      	str	r6, [sp, #12]
 80017c8:	437b      	muls	r3, r7
 80017ca:	434e      	muls	r6, r1
 80017cc:	4379      	muls	r1, r7
 80017ce:	0c17      	lsrs	r7, r2, #16
 80017d0:	46bc      	mov	ip, r7
 80017d2:	199b      	adds	r3, r3, r6
 80017d4:	4463      	add	r3, ip
 80017d6:	429e      	cmp	r6, r3
 80017d8:	d903      	bls.n	80017e2 <__aeabi_ddiv+0x18e>
 80017da:	2680      	movs	r6, #128	; 0x80
 80017dc:	0276      	lsls	r6, r6, #9
 80017de:	46b4      	mov	ip, r6
 80017e0:	4461      	add	r1, ip
 80017e2:	0c1e      	lsrs	r6, r3, #16
 80017e4:	1871      	adds	r1, r6, r1
 80017e6:	0416      	lsls	r6, r2, #16
 80017e8:	041b      	lsls	r3, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	199e      	adds	r6, r3, r6
 80017ee:	4288      	cmp	r0, r1
 80017f0:	d302      	bcc.n	80017f8 <__aeabi_ddiv+0x1a4>
 80017f2:	d112      	bne.n	800181a <__aeabi_ddiv+0x1c6>
 80017f4:	42b5      	cmp	r5, r6
 80017f6:	d210      	bcs.n	800181a <__aeabi_ddiv+0x1c6>
 80017f8:	4643      	mov	r3, r8
 80017fa:	1e5a      	subs	r2, r3, #1
 80017fc:	9b00      	ldr	r3, [sp, #0]
 80017fe:	469c      	mov	ip, r3
 8001800:	4465      	add	r5, ip
 8001802:	001f      	movs	r7, r3
 8001804:	429d      	cmp	r5, r3
 8001806:	419b      	sbcs	r3, r3
 8001808:	425b      	negs	r3, r3
 800180a:	191b      	adds	r3, r3, r4
 800180c:	18c0      	adds	r0, r0, r3
 800180e:	4284      	cmp	r4, r0
 8001810:	d200      	bcs.n	8001814 <__aeabi_ddiv+0x1c0>
 8001812:	e19e      	b.n	8001b52 <__aeabi_ddiv+0x4fe>
 8001814:	d100      	bne.n	8001818 <__aeabi_ddiv+0x1c4>
 8001816:	e199      	b.n	8001b4c <__aeabi_ddiv+0x4f8>
 8001818:	4690      	mov	r8, r2
 800181a:	1bae      	subs	r6, r5, r6
 800181c:	42b5      	cmp	r5, r6
 800181e:	41ad      	sbcs	r5, r5
 8001820:	1a40      	subs	r0, r0, r1
 8001822:	426d      	negs	r5, r5
 8001824:	1b40      	subs	r0, r0, r5
 8001826:	4284      	cmp	r4, r0
 8001828:	d100      	bne.n	800182c <__aeabi_ddiv+0x1d8>
 800182a:	e1d2      	b.n	8001bd2 <__aeabi_ddiv+0x57e>
 800182c:	4649      	mov	r1, r9
 800182e:	f7fe fd0d 	bl	800024c <__aeabi_uidivmod>
 8001832:	9a01      	ldr	r2, [sp, #4]
 8001834:	040b      	lsls	r3, r1, #16
 8001836:	4342      	muls	r2, r0
 8001838:	0c31      	lsrs	r1, r6, #16
 800183a:	0005      	movs	r5, r0
 800183c:	4319      	orrs	r1, r3
 800183e:	428a      	cmp	r2, r1
 8001840:	d900      	bls.n	8001844 <__aeabi_ddiv+0x1f0>
 8001842:	e16c      	b.n	8001b1e <__aeabi_ddiv+0x4ca>
 8001844:	1a88      	subs	r0, r1, r2
 8001846:	4649      	mov	r1, r9
 8001848:	f7fe fd00 	bl	800024c <__aeabi_uidivmod>
 800184c:	9a01      	ldr	r2, [sp, #4]
 800184e:	0436      	lsls	r6, r6, #16
 8001850:	4342      	muls	r2, r0
 8001852:	0409      	lsls	r1, r1, #16
 8001854:	0c36      	lsrs	r6, r6, #16
 8001856:	0003      	movs	r3, r0
 8001858:	430e      	orrs	r6, r1
 800185a:	42b2      	cmp	r2, r6
 800185c:	d900      	bls.n	8001860 <__aeabi_ddiv+0x20c>
 800185e:	e153      	b.n	8001b08 <__aeabi_ddiv+0x4b4>
 8001860:	9803      	ldr	r0, [sp, #12]
 8001862:	1ab6      	subs	r6, r6, r2
 8001864:	0002      	movs	r2, r0
 8001866:	042d      	lsls	r5, r5, #16
 8001868:	431d      	orrs	r5, r3
 800186a:	9f02      	ldr	r7, [sp, #8]
 800186c:	042b      	lsls	r3, r5, #16
 800186e:	0c1b      	lsrs	r3, r3, #16
 8001870:	435a      	muls	r2, r3
 8001872:	437b      	muls	r3, r7
 8001874:	469c      	mov	ip, r3
 8001876:	0c29      	lsrs	r1, r5, #16
 8001878:	4348      	muls	r0, r1
 800187a:	0c13      	lsrs	r3, r2, #16
 800187c:	4484      	add	ip, r0
 800187e:	4463      	add	r3, ip
 8001880:	4379      	muls	r1, r7
 8001882:	4298      	cmp	r0, r3
 8001884:	d903      	bls.n	800188e <__aeabi_ddiv+0x23a>
 8001886:	2080      	movs	r0, #128	; 0x80
 8001888:	0240      	lsls	r0, r0, #9
 800188a:	4684      	mov	ip, r0
 800188c:	4461      	add	r1, ip
 800188e:	0c18      	lsrs	r0, r3, #16
 8001890:	0412      	lsls	r2, r2, #16
 8001892:	041b      	lsls	r3, r3, #16
 8001894:	0c12      	lsrs	r2, r2, #16
 8001896:	1840      	adds	r0, r0, r1
 8001898:	189b      	adds	r3, r3, r2
 800189a:	4286      	cmp	r6, r0
 800189c:	d200      	bcs.n	80018a0 <__aeabi_ddiv+0x24c>
 800189e:	e100      	b.n	8001aa2 <__aeabi_ddiv+0x44e>
 80018a0:	d100      	bne.n	80018a4 <__aeabi_ddiv+0x250>
 80018a2:	e0fb      	b.n	8001a9c <__aeabi_ddiv+0x448>
 80018a4:	2301      	movs	r3, #1
 80018a6:	431d      	orrs	r5, r3
 80018a8:	4b49      	ldr	r3, [pc, #292]	; (80019d0 <__aeabi_ddiv+0x37c>)
 80018aa:	445b      	add	r3, fp
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	dc00      	bgt.n	80018b2 <__aeabi_ddiv+0x25e>
 80018b0:	e0aa      	b.n	8001a08 <__aeabi_ddiv+0x3b4>
 80018b2:	076a      	lsls	r2, r5, #29
 80018b4:	d000      	beq.n	80018b8 <__aeabi_ddiv+0x264>
 80018b6:	e13d      	b.n	8001b34 <__aeabi_ddiv+0x4e0>
 80018b8:	08e9      	lsrs	r1, r5, #3
 80018ba:	4642      	mov	r2, r8
 80018bc:	01d2      	lsls	r2, r2, #7
 80018be:	d506      	bpl.n	80018ce <__aeabi_ddiv+0x27a>
 80018c0:	4642      	mov	r2, r8
 80018c2:	4b44      	ldr	r3, [pc, #272]	; (80019d4 <__aeabi_ddiv+0x380>)
 80018c4:	401a      	ands	r2, r3
 80018c6:	2380      	movs	r3, #128	; 0x80
 80018c8:	4690      	mov	r8, r2
 80018ca:	00db      	lsls	r3, r3, #3
 80018cc:	445b      	add	r3, fp
 80018ce:	4a42      	ldr	r2, [pc, #264]	; (80019d8 <__aeabi_ddiv+0x384>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	dd00      	ble.n	80018d6 <__aeabi_ddiv+0x282>
 80018d4:	e723      	b.n	800171e <__aeabi_ddiv+0xca>
 80018d6:	4642      	mov	r2, r8
 80018d8:	055b      	lsls	r3, r3, #21
 80018da:	0755      	lsls	r5, r2, #29
 80018dc:	0252      	lsls	r2, r2, #9
 80018de:	430d      	orrs	r5, r1
 80018e0:	0b12      	lsrs	r2, r2, #12
 80018e2:	0d5b      	lsrs	r3, r3, #21
 80018e4:	e70d      	b.n	8001702 <__aeabi_ddiv+0xae>
 80018e6:	4651      	mov	r1, sl
 80018e8:	4321      	orrs	r1, r4
 80018ea:	d100      	bne.n	80018ee <__aeabi_ddiv+0x29a>
 80018ec:	e07c      	b.n	80019e8 <__aeabi_ddiv+0x394>
 80018ee:	2c00      	cmp	r4, #0
 80018f0:	d100      	bne.n	80018f4 <__aeabi_ddiv+0x2a0>
 80018f2:	e0fb      	b.n	8001aec <__aeabi_ddiv+0x498>
 80018f4:	0020      	movs	r0, r4
 80018f6:	f001 fa63 	bl	8002dc0 <__clzsi2>
 80018fa:	0002      	movs	r2, r0
 80018fc:	3a0b      	subs	r2, #11
 80018fe:	231d      	movs	r3, #29
 8001900:	1a9b      	subs	r3, r3, r2
 8001902:	4652      	mov	r2, sl
 8001904:	0001      	movs	r1, r0
 8001906:	40da      	lsrs	r2, r3
 8001908:	4653      	mov	r3, sl
 800190a:	3908      	subs	r1, #8
 800190c:	408b      	lsls	r3, r1
 800190e:	408c      	lsls	r4, r1
 8001910:	0019      	movs	r1, r3
 8001912:	4314      	orrs	r4, r2
 8001914:	4b31      	ldr	r3, [pc, #196]	; (80019dc <__aeabi_ddiv+0x388>)
 8001916:	4458      	add	r0, fp
 8001918:	469b      	mov	fp, r3
 800191a:	4483      	add	fp, r0
 800191c:	2000      	movs	r0, #0
 800191e:	e6d9      	b.n	80016d4 <__aeabi_ddiv+0x80>
 8001920:	0003      	movs	r3, r0
 8001922:	4323      	orrs	r3, r4
 8001924:	4698      	mov	r8, r3
 8001926:	d044      	beq.n	80019b2 <__aeabi_ddiv+0x35e>
 8001928:	2c00      	cmp	r4, #0
 800192a:	d100      	bne.n	800192e <__aeabi_ddiv+0x2da>
 800192c:	e0cf      	b.n	8001ace <__aeabi_ddiv+0x47a>
 800192e:	0020      	movs	r0, r4
 8001930:	f001 fa46 	bl	8002dc0 <__clzsi2>
 8001934:	0001      	movs	r1, r0
 8001936:	0002      	movs	r2, r0
 8001938:	390b      	subs	r1, #11
 800193a:	231d      	movs	r3, #29
 800193c:	1a5b      	subs	r3, r3, r1
 800193e:	4649      	mov	r1, r9
 8001940:	0010      	movs	r0, r2
 8001942:	40d9      	lsrs	r1, r3
 8001944:	3808      	subs	r0, #8
 8001946:	4084      	lsls	r4, r0
 8001948:	000b      	movs	r3, r1
 800194a:	464d      	mov	r5, r9
 800194c:	4323      	orrs	r3, r4
 800194e:	4698      	mov	r8, r3
 8001950:	4085      	lsls	r5, r0
 8001952:	4b23      	ldr	r3, [pc, #140]	; (80019e0 <__aeabi_ddiv+0x38c>)
 8001954:	1a9b      	subs	r3, r3, r2
 8001956:	469b      	mov	fp, r3
 8001958:	2300      	movs	r3, #0
 800195a:	4699      	mov	r9, r3
 800195c:	9300      	str	r3, [sp, #0]
 800195e:	e69e      	b.n	800169e <__aeabi_ddiv+0x4a>
 8001960:	0002      	movs	r2, r0
 8001962:	4322      	orrs	r2, r4
 8001964:	4690      	mov	r8, r2
 8001966:	d11d      	bne.n	80019a4 <__aeabi_ddiv+0x350>
 8001968:	2208      	movs	r2, #8
 800196a:	469b      	mov	fp, r3
 800196c:	2302      	movs	r3, #2
 800196e:	2500      	movs	r5, #0
 8001970:	4691      	mov	r9, r2
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	e693      	b.n	800169e <__aeabi_ddiv+0x4a>
 8001976:	4651      	mov	r1, sl
 8001978:	4321      	orrs	r1, r4
 800197a:	d109      	bne.n	8001990 <__aeabi_ddiv+0x33c>
 800197c:	2302      	movs	r3, #2
 800197e:	464a      	mov	r2, r9
 8001980:	431a      	orrs	r2, r3
 8001982:	4b18      	ldr	r3, [pc, #96]	; (80019e4 <__aeabi_ddiv+0x390>)
 8001984:	4691      	mov	r9, r2
 8001986:	469c      	mov	ip, r3
 8001988:	2400      	movs	r4, #0
 800198a:	2002      	movs	r0, #2
 800198c:	44e3      	add	fp, ip
 800198e:	e6a1      	b.n	80016d4 <__aeabi_ddiv+0x80>
 8001990:	2303      	movs	r3, #3
 8001992:	464a      	mov	r2, r9
 8001994:	431a      	orrs	r2, r3
 8001996:	4b13      	ldr	r3, [pc, #76]	; (80019e4 <__aeabi_ddiv+0x390>)
 8001998:	4691      	mov	r9, r2
 800199a:	469c      	mov	ip, r3
 800199c:	4651      	mov	r1, sl
 800199e:	2003      	movs	r0, #3
 80019a0:	44e3      	add	fp, ip
 80019a2:	e697      	b.n	80016d4 <__aeabi_ddiv+0x80>
 80019a4:	220c      	movs	r2, #12
 80019a6:	469b      	mov	fp, r3
 80019a8:	2303      	movs	r3, #3
 80019aa:	46a0      	mov	r8, r4
 80019ac:	4691      	mov	r9, r2
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	e675      	b.n	800169e <__aeabi_ddiv+0x4a>
 80019b2:	2304      	movs	r3, #4
 80019b4:	4699      	mov	r9, r3
 80019b6:	2300      	movs	r3, #0
 80019b8:	469b      	mov	fp, r3
 80019ba:	3301      	adds	r3, #1
 80019bc:	2500      	movs	r5, #0
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	e66d      	b.n	800169e <__aeabi_ddiv+0x4a>
 80019c2:	46c0      	nop			; (mov r8, r8)
 80019c4:	000007ff 	.word	0x000007ff
 80019c8:	fffffc01 	.word	0xfffffc01
 80019cc:	0800bb54 	.word	0x0800bb54
 80019d0:	000003ff 	.word	0x000003ff
 80019d4:	feffffff 	.word	0xfeffffff
 80019d8:	000007fe 	.word	0x000007fe
 80019dc:	000003f3 	.word	0x000003f3
 80019e0:	fffffc0d 	.word	0xfffffc0d
 80019e4:	fffff801 	.word	0xfffff801
 80019e8:	464a      	mov	r2, r9
 80019ea:	2301      	movs	r3, #1
 80019ec:	431a      	orrs	r2, r3
 80019ee:	4691      	mov	r9, r2
 80019f0:	2400      	movs	r4, #0
 80019f2:	2001      	movs	r0, #1
 80019f4:	e66e      	b.n	80016d4 <__aeabi_ddiv+0x80>
 80019f6:	2300      	movs	r3, #0
 80019f8:	2280      	movs	r2, #128	; 0x80
 80019fa:	469a      	mov	sl, r3
 80019fc:	2500      	movs	r5, #0
 80019fe:	4b88      	ldr	r3, [pc, #544]	; (8001c20 <__aeabi_ddiv+0x5cc>)
 8001a00:	0312      	lsls	r2, r2, #12
 8001a02:	e67e      	b.n	8001702 <__aeabi_ddiv+0xae>
 8001a04:	2501      	movs	r5, #1
 8001a06:	426d      	negs	r5, r5
 8001a08:	2201      	movs	r2, #1
 8001a0a:	1ad2      	subs	r2, r2, r3
 8001a0c:	2a38      	cmp	r2, #56	; 0x38
 8001a0e:	dd00      	ble.n	8001a12 <__aeabi_ddiv+0x3be>
 8001a10:	e674      	b.n	80016fc <__aeabi_ddiv+0xa8>
 8001a12:	2a1f      	cmp	r2, #31
 8001a14:	dc00      	bgt.n	8001a18 <__aeabi_ddiv+0x3c4>
 8001a16:	e0bd      	b.n	8001b94 <__aeabi_ddiv+0x540>
 8001a18:	211f      	movs	r1, #31
 8001a1a:	4249      	negs	r1, r1
 8001a1c:	1acb      	subs	r3, r1, r3
 8001a1e:	4641      	mov	r1, r8
 8001a20:	40d9      	lsrs	r1, r3
 8001a22:	000b      	movs	r3, r1
 8001a24:	2a20      	cmp	r2, #32
 8001a26:	d004      	beq.n	8001a32 <__aeabi_ddiv+0x3de>
 8001a28:	4641      	mov	r1, r8
 8001a2a:	4a7e      	ldr	r2, [pc, #504]	; (8001c24 <__aeabi_ddiv+0x5d0>)
 8001a2c:	445a      	add	r2, fp
 8001a2e:	4091      	lsls	r1, r2
 8001a30:	430d      	orrs	r5, r1
 8001a32:	0029      	movs	r1, r5
 8001a34:	1e4a      	subs	r2, r1, #1
 8001a36:	4191      	sbcs	r1, r2
 8001a38:	4319      	orrs	r1, r3
 8001a3a:	2307      	movs	r3, #7
 8001a3c:	001d      	movs	r5, r3
 8001a3e:	2200      	movs	r2, #0
 8001a40:	400d      	ands	r5, r1
 8001a42:	420b      	tst	r3, r1
 8001a44:	d100      	bne.n	8001a48 <__aeabi_ddiv+0x3f4>
 8001a46:	e0d0      	b.n	8001bea <__aeabi_ddiv+0x596>
 8001a48:	220f      	movs	r2, #15
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	400a      	ands	r2, r1
 8001a4e:	2a04      	cmp	r2, #4
 8001a50:	d100      	bne.n	8001a54 <__aeabi_ddiv+0x400>
 8001a52:	e0c7      	b.n	8001be4 <__aeabi_ddiv+0x590>
 8001a54:	1d0a      	adds	r2, r1, #4
 8001a56:	428a      	cmp	r2, r1
 8001a58:	4189      	sbcs	r1, r1
 8001a5a:	4249      	negs	r1, r1
 8001a5c:	185b      	adds	r3, r3, r1
 8001a5e:	0011      	movs	r1, r2
 8001a60:	021a      	lsls	r2, r3, #8
 8001a62:	d400      	bmi.n	8001a66 <__aeabi_ddiv+0x412>
 8001a64:	e0be      	b.n	8001be4 <__aeabi_ddiv+0x590>
 8001a66:	2301      	movs	r3, #1
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2500      	movs	r5, #0
 8001a6c:	e649      	b.n	8001702 <__aeabi_ddiv+0xae>
 8001a6e:	2280      	movs	r2, #128	; 0x80
 8001a70:	4643      	mov	r3, r8
 8001a72:	0312      	lsls	r2, r2, #12
 8001a74:	4213      	tst	r3, r2
 8001a76:	d008      	beq.n	8001a8a <__aeabi_ddiv+0x436>
 8001a78:	4214      	tst	r4, r2
 8001a7a:	d106      	bne.n	8001a8a <__aeabi_ddiv+0x436>
 8001a7c:	4322      	orrs	r2, r4
 8001a7e:	0312      	lsls	r2, r2, #12
 8001a80:	46ba      	mov	sl, r7
 8001a82:	000d      	movs	r5, r1
 8001a84:	4b66      	ldr	r3, [pc, #408]	; (8001c20 <__aeabi_ddiv+0x5cc>)
 8001a86:	0b12      	lsrs	r2, r2, #12
 8001a88:	e63b      	b.n	8001702 <__aeabi_ddiv+0xae>
 8001a8a:	2280      	movs	r2, #128	; 0x80
 8001a8c:	4643      	mov	r3, r8
 8001a8e:	0312      	lsls	r2, r2, #12
 8001a90:	431a      	orrs	r2, r3
 8001a92:	0312      	lsls	r2, r2, #12
 8001a94:	46b2      	mov	sl, r6
 8001a96:	4b62      	ldr	r3, [pc, #392]	; (8001c20 <__aeabi_ddiv+0x5cc>)
 8001a98:	0b12      	lsrs	r2, r2, #12
 8001a9a:	e632      	b.n	8001702 <__aeabi_ddiv+0xae>
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d100      	bne.n	8001aa2 <__aeabi_ddiv+0x44e>
 8001aa0:	e702      	b.n	80018a8 <__aeabi_ddiv+0x254>
 8001aa2:	19a6      	adds	r6, r4, r6
 8001aa4:	1e6a      	subs	r2, r5, #1
 8001aa6:	42a6      	cmp	r6, r4
 8001aa8:	d200      	bcs.n	8001aac <__aeabi_ddiv+0x458>
 8001aaa:	e089      	b.n	8001bc0 <__aeabi_ddiv+0x56c>
 8001aac:	4286      	cmp	r6, r0
 8001aae:	d200      	bcs.n	8001ab2 <__aeabi_ddiv+0x45e>
 8001ab0:	e09f      	b.n	8001bf2 <__aeabi_ddiv+0x59e>
 8001ab2:	d100      	bne.n	8001ab6 <__aeabi_ddiv+0x462>
 8001ab4:	e0af      	b.n	8001c16 <__aeabi_ddiv+0x5c2>
 8001ab6:	0015      	movs	r5, r2
 8001ab8:	e6f4      	b.n	80018a4 <__aeabi_ddiv+0x250>
 8001aba:	42a9      	cmp	r1, r5
 8001abc:	d900      	bls.n	8001ac0 <__aeabi_ddiv+0x46c>
 8001abe:	e63c      	b.n	800173a <__aeabi_ddiv+0xe6>
 8001ac0:	4643      	mov	r3, r8
 8001ac2:	07de      	lsls	r6, r3, #31
 8001ac4:	0858      	lsrs	r0, r3, #1
 8001ac6:	086b      	lsrs	r3, r5, #1
 8001ac8:	431e      	orrs	r6, r3
 8001aca:	07ed      	lsls	r5, r5, #31
 8001acc:	e63c      	b.n	8001748 <__aeabi_ddiv+0xf4>
 8001ace:	f001 f977 	bl	8002dc0 <__clzsi2>
 8001ad2:	0001      	movs	r1, r0
 8001ad4:	0002      	movs	r2, r0
 8001ad6:	3115      	adds	r1, #21
 8001ad8:	3220      	adds	r2, #32
 8001ada:	291c      	cmp	r1, #28
 8001adc:	dc00      	bgt.n	8001ae0 <__aeabi_ddiv+0x48c>
 8001ade:	e72c      	b.n	800193a <__aeabi_ddiv+0x2e6>
 8001ae0:	464b      	mov	r3, r9
 8001ae2:	3808      	subs	r0, #8
 8001ae4:	4083      	lsls	r3, r0
 8001ae6:	2500      	movs	r5, #0
 8001ae8:	4698      	mov	r8, r3
 8001aea:	e732      	b.n	8001952 <__aeabi_ddiv+0x2fe>
 8001aec:	f001 f968 	bl	8002dc0 <__clzsi2>
 8001af0:	0003      	movs	r3, r0
 8001af2:	001a      	movs	r2, r3
 8001af4:	3215      	adds	r2, #21
 8001af6:	3020      	adds	r0, #32
 8001af8:	2a1c      	cmp	r2, #28
 8001afa:	dc00      	bgt.n	8001afe <__aeabi_ddiv+0x4aa>
 8001afc:	e6ff      	b.n	80018fe <__aeabi_ddiv+0x2aa>
 8001afe:	4654      	mov	r4, sl
 8001b00:	3b08      	subs	r3, #8
 8001b02:	2100      	movs	r1, #0
 8001b04:	409c      	lsls	r4, r3
 8001b06:	e705      	b.n	8001914 <__aeabi_ddiv+0x2c0>
 8001b08:	1936      	adds	r6, r6, r4
 8001b0a:	3b01      	subs	r3, #1
 8001b0c:	42b4      	cmp	r4, r6
 8001b0e:	d900      	bls.n	8001b12 <__aeabi_ddiv+0x4be>
 8001b10:	e6a6      	b.n	8001860 <__aeabi_ddiv+0x20c>
 8001b12:	42b2      	cmp	r2, r6
 8001b14:	d800      	bhi.n	8001b18 <__aeabi_ddiv+0x4c4>
 8001b16:	e6a3      	b.n	8001860 <__aeabi_ddiv+0x20c>
 8001b18:	1e83      	subs	r3, r0, #2
 8001b1a:	1936      	adds	r6, r6, r4
 8001b1c:	e6a0      	b.n	8001860 <__aeabi_ddiv+0x20c>
 8001b1e:	1909      	adds	r1, r1, r4
 8001b20:	3d01      	subs	r5, #1
 8001b22:	428c      	cmp	r4, r1
 8001b24:	d900      	bls.n	8001b28 <__aeabi_ddiv+0x4d4>
 8001b26:	e68d      	b.n	8001844 <__aeabi_ddiv+0x1f0>
 8001b28:	428a      	cmp	r2, r1
 8001b2a:	d800      	bhi.n	8001b2e <__aeabi_ddiv+0x4da>
 8001b2c:	e68a      	b.n	8001844 <__aeabi_ddiv+0x1f0>
 8001b2e:	1e85      	subs	r5, r0, #2
 8001b30:	1909      	adds	r1, r1, r4
 8001b32:	e687      	b.n	8001844 <__aeabi_ddiv+0x1f0>
 8001b34:	220f      	movs	r2, #15
 8001b36:	402a      	ands	r2, r5
 8001b38:	2a04      	cmp	r2, #4
 8001b3a:	d100      	bne.n	8001b3e <__aeabi_ddiv+0x4ea>
 8001b3c:	e6bc      	b.n	80018b8 <__aeabi_ddiv+0x264>
 8001b3e:	1d29      	adds	r1, r5, #4
 8001b40:	42a9      	cmp	r1, r5
 8001b42:	41ad      	sbcs	r5, r5
 8001b44:	426d      	negs	r5, r5
 8001b46:	08c9      	lsrs	r1, r1, #3
 8001b48:	44a8      	add	r8, r5
 8001b4a:	e6b6      	b.n	80018ba <__aeabi_ddiv+0x266>
 8001b4c:	42af      	cmp	r7, r5
 8001b4e:	d900      	bls.n	8001b52 <__aeabi_ddiv+0x4fe>
 8001b50:	e662      	b.n	8001818 <__aeabi_ddiv+0x1c4>
 8001b52:	4281      	cmp	r1, r0
 8001b54:	d804      	bhi.n	8001b60 <__aeabi_ddiv+0x50c>
 8001b56:	d000      	beq.n	8001b5a <__aeabi_ddiv+0x506>
 8001b58:	e65e      	b.n	8001818 <__aeabi_ddiv+0x1c4>
 8001b5a:	42ae      	cmp	r6, r5
 8001b5c:	d800      	bhi.n	8001b60 <__aeabi_ddiv+0x50c>
 8001b5e:	e65b      	b.n	8001818 <__aeabi_ddiv+0x1c4>
 8001b60:	2302      	movs	r3, #2
 8001b62:	425b      	negs	r3, r3
 8001b64:	469c      	mov	ip, r3
 8001b66:	9b00      	ldr	r3, [sp, #0]
 8001b68:	44e0      	add	r8, ip
 8001b6a:	469c      	mov	ip, r3
 8001b6c:	4465      	add	r5, ip
 8001b6e:	429d      	cmp	r5, r3
 8001b70:	419b      	sbcs	r3, r3
 8001b72:	425b      	negs	r3, r3
 8001b74:	191b      	adds	r3, r3, r4
 8001b76:	18c0      	adds	r0, r0, r3
 8001b78:	e64f      	b.n	800181a <__aeabi_ddiv+0x1c6>
 8001b7a:	42b2      	cmp	r2, r6
 8001b7c:	d800      	bhi.n	8001b80 <__aeabi_ddiv+0x52c>
 8001b7e:	e612      	b.n	80017a6 <__aeabi_ddiv+0x152>
 8001b80:	1e83      	subs	r3, r0, #2
 8001b82:	1936      	adds	r6, r6, r4
 8001b84:	e60f      	b.n	80017a6 <__aeabi_ddiv+0x152>
 8001b86:	428a      	cmp	r2, r1
 8001b88:	d800      	bhi.n	8001b8c <__aeabi_ddiv+0x538>
 8001b8a:	e5fa      	b.n	8001782 <__aeabi_ddiv+0x12e>
 8001b8c:	1e83      	subs	r3, r0, #2
 8001b8e:	4698      	mov	r8, r3
 8001b90:	1909      	adds	r1, r1, r4
 8001b92:	e5f6      	b.n	8001782 <__aeabi_ddiv+0x12e>
 8001b94:	4b24      	ldr	r3, [pc, #144]	; (8001c28 <__aeabi_ddiv+0x5d4>)
 8001b96:	0028      	movs	r0, r5
 8001b98:	445b      	add	r3, fp
 8001b9a:	4641      	mov	r1, r8
 8001b9c:	409d      	lsls	r5, r3
 8001b9e:	4099      	lsls	r1, r3
 8001ba0:	40d0      	lsrs	r0, r2
 8001ba2:	1e6b      	subs	r3, r5, #1
 8001ba4:	419d      	sbcs	r5, r3
 8001ba6:	4643      	mov	r3, r8
 8001ba8:	4301      	orrs	r1, r0
 8001baa:	4329      	orrs	r1, r5
 8001bac:	40d3      	lsrs	r3, r2
 8001bae:	074a      	lsls	r2, r1, #29
 8001bb0:	d100      	bne.n	8001bb4 <__aeabi_ddiv+0x560>
 8001bb2:	e755      	b.n	8001a60 <__aeabi_ddiv+0x40c>
 8001bb4:	220f      	movs	r2, #15
 8001bb6:	400a      	ands	r2, r1
 8001bb8:	2a04      	cmp	r2, #4
 8001bba:	d000      	beq.n	8001bbe <__aeabi_ddiv+0x56a>
 8001bbc:	e74a      	b.n	8001a54 <__aeabi_ddiv+0x400>
 8001bbe:	e74f      	b.n	8001a60 <__aeabi_ddiv+0x40c>
 8001bc0:	0015      	movs	r5, r2
 8001bc2:	4286      	cmp	r6, r0
 8001bc4:	d000      	beq.n	8001bc8 <__aeabi_ddiv+0x574>
 8001bc6:	e66d      	b.n	80018a4 <__aeabi_ddiv+0x250>
 8001bc8:	9a00      	ldr	r2, [sp, #0]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d000      	beq.n	8001bd0 <__aeabi_ddiv+0x57c>
 8001bce:	e669      	b.n	80018a4 <__aeabi_ddiv+0x250>
 8001bd0:	e66a      	b.n	80018a8 <__aeabi_ddiv+0x254>
 8001bd2:	4b16      	ldr	r3, [pc, #88]	; (8001c2c <__aeabi_ddiv+0x5d8>)
 8001bd4:	445b      	add	r3, fp
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	dc00      	bgt.n	8001bdc <__aeabi_ddiv+0x588>
 8001bda:	e713      	b.n	8001a04 <__aeabi_ddiv+0x3b0>
 8001bdc:	2501      	movs	r5, #1
 8001bde:	2100      	movs	r1, #0
 8001be0:	44a8      	add	r8, r5
 8001be2:	e66a      	b.n	80018ba <__aeabi_ddiv+0x266>
 8001be4:	075d      	lsls	r5, r3, #29
 8001be6:	025b      	lsls	r3, r3, #9
 8001be8:	0b1a      	lsrs	r2, r3, #12
 8001bea:	08c9      	lsrs	r1, r1, #3
 8001bec:	2300      	movs	r3, #0
 8001bee:	430d      	orrs	r5, r1
 8001bf0:	e587      	b.n	8001702 <__aeabi_ddiv+0xae>
 8001bf2:	9900      	ldr	r1, [sp, #0]
 8001bf4:	3d02      	subs	r5, #2
 8001bf6:	004a      	lsls	r2, r1, #1
 8001bf8:	428a      	cmp	r2, r1
 8001bfa:	41bf      	sbcs	r7, r7
 8001bfc:	427f      	negs	r7, r7
 8001bfe:	193f      	adds	r7, r7, r4
 8001c00:	19f6      	adds	r6, r6, r7
 8001c02:	9200      	str	r2, [sp, #0]
 8001c04:	e7dd      	b.n	8001bc2 <__aeabi_ddiv+0x56e>
 8001c06:	2280      	movs	r2, #128	; 0x80
 8001c08:	4643      	mov	r3, r8
 8001c0a:	0312      	lsls	r2, r2, #12
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	0312      	lsls	r2, r2, #12
 8001c10:	4b03      	ldr	r3, [pc, #12]	; (8001c20 <__aeabi_ddiv+0x5cc>)
 8001c12:	0b12      	lsrs	r2, r2, #12
 8001c14:	e575      	b.n	8001702 <__aeabi_ddiv+0xae>
 8001c16:	9900      	ldr	r1, [sp, #0]
 8001c18:	4299      	cmp	r1, r3
 8001c1a:	d3ea      	bcc.n	8001bf2 <__aeabi_ddiv+0x59e>
 8001c1c:	0015      	movs	r5, r2
 8001c1e:	e7d3      	b.n	8001bc8 <__aeabi_ddiv+0x574>
 8001c20:	000007ff 	.word	0x000007ff
 8001c24:	0000043e 	.word	0x0000043e
 8001c28:	0000041e 	.word	0x0000041e
 8001c2c:	000003ff 	.word	0x000003ff

08001c30 <__eqdf2>:
 8001c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c32:	464e      	mov	r6, r9
 8001c34:	4645      	mov	r5, r8
 8001c36:	46de      	mov	lr, fp
 8001c38:	4657      	mov	r7, sl
 8001c3a:	4690      	mov	r8, r2
 8001c3c:	b5e0      	push	{r5, r6, r7, lr}
 8001c3e:	0017      	movs	r7, r2
 8001c40:	031a      	lsls	r2, r3, #12
 8001c42:	0b12      	lsrs	r2, r2, #12
 8001c44:	0005      	movs	r5, r0
 8001c46:	4684      	mov	ip, r0
 8001c48:	4819      	ldr	r0, [pc, #100]	; (8001cb0 <__eqdf2+0x80>)
 8001c4a:	030e      	lsls	r6, r1, #12
 8001c4c:	004c      	lsls	r4, r1, #1
 8001c4e:	4691      	mov	r9, r2
 8001c50:	005a      	lsls	r2, r3, #1
 8001c52:	0fdb      	lsrs	r3, r3, #31
 8001c54:	469b      	mov	fp, r3
 8001c56:	0b36      	lsrs	r6, r6, #12
 8001c58:	0d64      	lsrs	r4, r4, #21
 8001c5a:	0fc9      	lsrs	r1, r1, #31
 8001c5c:	0d52      	lsrs	r2, r2, #21
 8001c5e:	4284      	cmp	r4, r0
 8001c60:	d019      	beq.n	8001c96 <__eqdf2+0x66>
 8001c62:	4282      	cmp	r2, r0
 8001c64:	d010      	beq.n	8001c88 <__eqdf2+0x58>
 8001c66:	2001      	movs	r0, #1
 8001c68:	4294      	cmp	r4, r2
 8001c6a:	d10e      	bne.n	8001c8a <__eqdf2+0x5a>
 8001c6c:	454e      	cmp	r6, r9
 8001c6e:	d10c      	bne.n	8001c8a <__eqdf2+0x5a>
 8001c70:	2001      	movs	r0, #1
 8001c72:	45c4      	cmp	ip, r8
 8001c74:	d109      	bne.n	8001c8a <__eqdf2+0x5a>
 8001c76:	4559      	cmp	r1, fp
 8001c78:	d017      	beq.n	8001caa <__eqdf2+0x7a>
 8001c7a:	2c00      	cmp	r4, #0
 8001c7c:	d105      	bne.n	8001c8a <__eqdf2+0x5a>
 8001c7e:	0030      	movs	r0, r6
 8001c80:	4328      	orrs	r0, r5
 8001c82:	1e43      	subs	r3, r0, #1
 8001c84:	4198      	sbcs	r0, r3
 8001c86:	e000      	b.n	8001c8a <__eqdf2+0x5a>
 8001c88:	2001      	movs	r0, #1
 8001c8a:	bcf0      	pop	{r4, r5, r6, r7}
 8001c8c:	46bb      	mov	fp, r7
 8001c8e:	46b2      	mov	sl, r6
 8001c90:	46a9      	mov	r9, r5
 8001c92:	46a0      	mov	r8, r4
 8001c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c96:	0033      	movs	r3, r6
 8001c98:	2001      	movs	r0, #1
 8001c9a:	432b      	orrs	r3, r5
 8001c9c:	d1f5      	bne.n	8001c8a <__eqdf2+0x5a>
 8001c9e:	42a2      	cmp	r2, r4
 8001ca0:	d1f3      	bne.n	8001c8a <__eqdf2+0x5a>
 8001ca2:	464b      	mov	r3, r9
 8001ca4:	433b      	orrs	r3, r7
 8001ca6:	d1f0      	bne.n	8001c8a <__eqdf2+0x5a>
 8001ca8:	e7e2      	b.n	8001c70 <__eqdf2+0x40>
 8001caa:	2000      	movs	r0, #0
 8001cac:	e7ed      	b.n	8001c8a <__eqdf2+0x5a>
 8001cae:	46c0      	nop			; (mov r8, r8)
 8001cb0:	000007ff 	.word	0x000007ff

08001cb4 <__gedf2>:
 8001cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cb6:	4647      	mov	r7, r8
 8001cb8:	46ce      	mov	lr, r9
 8001cba:	0004      	movs	r4, r0
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	0016      	movs	r6, r2
 8001cc0:	031b      	lsls	r3, r3, #12
 8001cc2:	0b1b      	lsrs	r3, r3, #12
 8001cc4:	4d2d      	ldr	r5, [pc, #180]	; (8001d7c <__gedf2+0xc8>)
 8001cc6:	004a      	lsls	r2, r1, #1
 8001cc8:	4699      	mov	r9, r3
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	0043      	lsls	r3, r0, #1
 8001cce:	030f      	lsls	r7, r1, #12
 8001cd0:	46a4      	mov	ip, r4
 8001cd2:	46b0      	mov	r8, r6
 8001cd4:	0b3f      	lsrs	r7, r7, #12
 8001cd6:	0d52      	lsrs	r2, r2, #21
 8001cd8:	0fc9      	lsrs	r1, r1, #31
 8001cda:	0d5b      	lsrs	r3, r3, #21
 8001cdc:	0fc0      	lsrs	r0, r0, #31
 8001cde:	42aa      	cmp	r2, r5
 8001ce0:	d021      	beq.n	8001d26 <__gedf2+0x72>
 8001ce2:	42ab      	cmp	r3, r5
 8001ce4:	d013      	beq.n	8001d0e <__gedf2+0x5a>
 8001ce6:	2a00      	cmp	r2, #0
 8001ce8:	d122      	bne.n	8001d30 <__gedf2+0x7c>
 8001cea:	433c      	orrs	r4, r7
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d102      	bne.n	8001cf6 <__gedf2+0x42>
 8001cf0:	464d      	mov	r5, r9
 8001cf2:	432e      	orrs	r6, r5
 8001cf4:	d022      	beq.n	8001d3c <__gedf2+0x88>
 8001cf6:	2c00      	cmp	r4, #0
 8001cf8:	d010      	beq.n	8001d1c <__gedf2+0x68>
 8001cfa:	4281      	cmp	r1, r0
 8001cfc:	d022      	beq.n	8001d44 <__gedf2+0x90>
 8001cfe:	2002      	movs	r0, #2
 8001d00:	3901      	subs	r1, #1
 8001d02:	4008      	ands	r0, r1
 8001d04:	3801      	subs	r0, #1
 8001d06:	bcc0      	pop	{r6, r7}
 8001d08:	46b9      	mov	r9, r7
 8001d0a:	46b0      	mov	r8, r6
 8001d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d0e:	464d      	mov	r5, r9
 8001d10:	432e      	orrs	r6, r5
 8001d12:	d129      	bne.n	8001d68 <__gedf2+0xb4>
 8001d14:	2a00      	cmp	r2, #0
 8001d16:	d1f0      	bne.n	8001cfa <__gedf2+0x46>
 8001d18:	433c      	orrs	r4, r7
 8001d1a:	d1ee      	bne.n	8001cfa <__gedf2+0x46>
 8001d1c:	2800      	cmp	r0, #0
 8001d1e:	d1f2      	bne.n	8001d06 <__gedf2+0x52>
 8001d20:	2001      	movs	r0, #1
 8001d22:	4240      	negs	r0, r0
 8001d24:	e7ef      	b.n	8001d06 <__gedf2+0x52>
 8001d26:	003d      	movs	r5, r7
 8001d28:	4325      	orrs	r5, r4
 8001d2a:	d11d      	bne.n	8001d68 <__gedf2+0xb4>
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d0ee      	beq.n	8001d0e <__gedf2+0x5a>
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d1e2      	bne.n	8001cfa <__gedf2+0x46>
 8001d34:	464c      	mov	r4, r9
 8001d36:	4326      	orrs	r6, r4
 8001d38:	d1df      	bne.n	8001cfa <__gedf2+0x46>
 8001d3a:	e7e0      	b.n	8001cfe <__gedf2+0x4a>
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	2c00      	cmp	r4, #0
 8001d40:	d0e1      	beq.n	8001d06 <__gedf2+0x52>
 8001d42:	e7dc      	b.n	8001cfe <__gedf2+0x4a>
 8001d44:	429a      	cmp	r2, r3
 8001d46:	dc0a      	bgt.n	8001d5e <__gedf2+0xaa>
 8001d48:	dbe8      	blt.n	8001d1c <__gedf2+0x68>
 8001d4a:	454f      	cmp	r7, r9
 8001d4c:	d8d7      	bhi.n	8001cfe <__gedf2+0x4a>
 8001d4e:	d00e      	beq.n	8001d6e <__gedf2+0xba>
 8001d50:	2000      	movs	r0, #0
 8001d52:	454f      	cmp	r7, r9
 8001d54:	d2d7      	bcs.n	8001d06 <__gedf2+0x52>
 8001d56:	2900      	cmp	r1, #0
 8001d58:	d0e2      	beq.n	8001d20 <__gedf2+0x6c>
 8001d5a:	0008      	movs	r0, r1
 8001d5c:	e7d3      	b.n	8001d06 <__gedf2+0x52>
 8001d5e:	4243      	negs	r3, r0
 8001d60:	4158      	adcs	r0, r3
 8001d62:	0040      	lsls	r0, r0, #1
 8001d64:	3801      	subs	r0, #1
 8001d66:	e7ce      	b.n	8001d06 <__gedf2+0x52>
 8001d68:	2002      	movs	r0, #2
 8001d6a:	4240      	negs	r0, r0
 8001d6c:	e7cb      	b.n	8001d06 <__gedf2+0x52>
 8001d6e:	45c4      	cmp	ip, r8
 8001d70:	d8c5      	bhi.n	8001cfe <__gedf2+0x4a>
 8001d72:	2000      	movs	r0, #0
 8001d74:	45c4      	cmp	ip, r8
 8001d76:	d2c6      	bcs.n	8001d06 <__gedf2+0x52>
 8001d78:	e7ed      	b.n	8001d56 <__gedf2+0xa2>
 8001d7a:	46c0      	nop			; (mov r8, r8)
 8001d7c:	000007ff 	.word	0x000007ff

08001d80 <__ledf2>:
 8001d80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d82:	4647      	mov	r7, r8
 8001d84:	46ce      	mov	lr, r9
 8001d86:	0004      	movs	r4, r0
 8001d88:	0018      	movs	r0, r3
 8001d8a:	0016      	movs	r6, r2
 8001d8c:	031b      	lsls	r3, r3, #12
 8001d8e:	0b1b      	lsrs	r3, r3, #12
 8001d90:	4d2c      	ldr	r5, [pc, #176]	; (8001e44 <__ledf2+0xc4>)
 8001d92:	004a      	lsls	r2, r1, #1
 8001d94:	4699      	mov	r9, r3
 8001d96:	b580      	push	{r7, lr}
 8001d98:	0043      	lsls	r3, r0, #1
 8001d9a:	030f      	lsls	r7, r1, #12
 8001d9c:	46a4      	mov	ip, r4
 8001d9e:	46b0      	mov	r8, r6
 8001da0:	0b3f      	lsrs	r7, r7, #12
 8001da2:	0d52      	lsrs	r2, r2, #21
 8001da4:	0fc9      	lsrs	r1, r1, #31
 8001da6:	0d5b      	lsrs	r3, r3, #21
 8001da8:	0fc0      	lsrs	r0, r0, #31
 8001daa:	42aa      	cmp	r2, r5
 8001dac:	d00d      	beq.n	8001dca <__ledf2+0x4a>
 8001dae:	42ab      	cmp	r3, r5
 8001db0:	d010      	beq.n	8001dd4 <__ledf2+0x54>
 8001db2:	2a00      	cmp	r2, #0
 8001db4:	d127      	bne.n	8001e06 <__ledf2+0x86>
 8001db6:	433c      	orrs	r4, r7
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d111      	bne.n	8001de0 <__ledf2+0x60>
 8001dbc:	464d      	mov	r5, r9
 8001dbe:	432e      	orrs	r6, r5
 8001dc0:	d10e      	bne.n	8001de0 <__ledf2+0x60>
 8001dc2:	2000      	movs	r0, #0
 8001dc4:	2c00      	cmp	r4, #0
 8001dc6:	d015      	beq.n	8001df4 <__ledf2+0x74>
 8001dc8:	e00e      	b.n	8001de8 <__ledf2+0x68>
 8001dca:	003d      	movs	r5, r7
 8001dcc:	4325      	orrs	r5, r4
 8001dce:	d110      	bne.n	8001df2 <__ledf2+0x72>
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d118      	bne.n	8001e06 <__ledf2+0x86>
 8001dd4:	464d      	mov	r5, r9
 8001dd6:	432e      	orrs	r6, r5
 8001dd8:	d10b      	bne.n	8001df2 <__ledf2+0x72>
 8001dda:	2a00      	cmp	r2, #0
 8001ddc:	d102      	bne.n	8001de4 <__ledf2+0x64>
 8001dde:	433c      	orrs	r4, r7
 8001de0:	2c00      	cmp	r4, #0
 8001de2:	d00b      	beq.n	8001dfc <__ledf2+0x7c>
 8001de4:	4281      	cmp	r1, r0
 8001de6:	d014      	beq.n	8001e12 <__ledf2+0x92>
 8001de8:	2002      	movs	r0, #2
 8001dea:	3901      	subs	r1, #1
 8001dec:	4008      	ands	r0, r1
 8001dee:	3801      	subs	r0, #1
 8001df0:	e000      	b.n	8001df4 <__ledf2+0x74>
 8001df2:	2002      	movs	r0, #2
 8001df4:	bcc0      	pop	{r6, r7}
 8001df6:	46b9      	mov	r9, r7
 8001df8:	46b0      	mov	r8, r6
 8001dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dfc:	2800      	cmp	r0, #0
 8001dfe:	d1f9      	bne.n	8001df4 <__ledf2+0x74>
 8001e00:	2001      	movs	r0, #1
 8001e02:	4240      	negs	r0, r0
 8001e04:	e7f6      	b.n	8001df4 <__ledf2+0x74>
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1ec      	bne.n	8001de4 <__ledf2+0x64>
 8001e0a:	464c      	mov	r4, r9
 8001e0c:	4326      	orrs	r6, r4
 8001e0e:	d1e9      	bne.n	8001de4 <__ledf2+0x64>
 8001e10:	e7ea      	b.n	8001de8 <__ledf2+0x68>
 8001e12:	429a      	cmp	r2, r3
 8001e14:	dd04      	ble.n	8001e20 <__ledf2+0xa0>
 8001e16:	4243      	negs	r3, r0
 8001e18:	4158      	adcs	r0, r3
 8001e1a:	0040      	lsls	r0, r0, #1
 8001e1c:	3801      	subs	r0, #1
 8001e1e:	e7e9      	b.n	8001df4 <__ledf2+0x74>
 8001e20:	429a      	cmp	r2, r3
 8001e22:	dbeb      	blt.n	8001dfc <__ledf2+0x7c>
 8001e24:	454f      	cmp	r7, r9
 8001e26:	d8df      	bhi.n	8001de8 <__ledf2+0x68>
 8001e28:	d006      	beq.n	8001e38 <__ledf2+0xb8>
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	454f      	cmp	r7, r9
 8001e2e:	d2e1      	bcs.n	8001df4 <__ledf2+0x74>
 8001e30:	2900      	cmp	r1, #0
 8001e32:	d0e5      	beq.n	8001e00 <__ledf2+0x80>
 8001e34:	0008      	movs	r0, r1
 8001e36:	e7dd      	b.n	8001df4 <__ledf2+0x74>
 8001e38:	45c4      	cmp	ip, r8
 8001e3a:	d8d5      	bhi.n	8001de8 <__ledf2+0x68>
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	45c4      	cmp	ip, r8
 8001e40:	d2d8      	bcs.n	8001df4 <__ledf2+0x74>
 8001e42:	e7f5      	b.n	8001e30 <__ledf2+0xb0>
 8001e44:	000007ff 	.word	0x000007ff

08001e48 <__aeabi_dmul>:
 8001e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e4a:	4645      	mov	r5, r8
 8001e4c:	46de      	mov	lr, fp
 8001e4e:	4657      	mov	r7, sl
 8001e50:	464e      	mov	r6, r9
 8001e52:	b5e0      	push	{r5, r6, r7, lr}
 8001e54:	001f      	movs	r7, r3
 8001e56:	030b      	lsls	r3, r1, #12
 8001e58:	0b1b      	lsrs	r3, r3, #12
 8001e5a:	469b      	mov	fp, r3
 8001e5c:	004d      	lsls	r5, r1, #1
 8001e5e:	0fcb      	lsrs	r3, r1, #31
 8001e60:	0004      	movs	r4, r0
 8001e62:	4691      	mov	r9, r2
 8001e64:	4698      	mov	r8, r3
 8001e66:	b087      	sub	sp, #28
 8001e68:	0d6d      	lsrs	r5, r5, #21
 8001e6a:	d100      	bne.n	8001e6e <__aeabi_dmul+0x26>
 8001e6c:	e1cd      	b.n	800220a <__aeabi_dmul+0x3c2>
 8001e6e:	4bce      	ldr	r3, [pc, #824]	; (80021a8 <__aeabi_dmul+0x360>)
 8001e70:	429d      	cmp	r5, r3
 8001e72:	d100      	bne.n	8001e76 <__aeabi_dmul+0x2e>
 8001e74:	e1e9      	b.n	800224a <__aeabi_dmul+0x402>
 8001e76:	465a      	mov	r2, fp
 8001e78:	0f43      	lsrs	r3, r0, #29
 8001e7a:	00d2      	lsls	r2, r2, #3
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	2280      	movs	r2, #128	; 0x80
 8001e80:	0412      	lsls	r2, r2, #16
 8001e82:	431a      	orrs	r2, r3
 8001e84:	00c3      	lsls	r3, r0, #3
 8001e86:	469a      	mov	sl, r3
 8001e88:	4bc8      	ldr	r3, [pc, #800]	; (80021ac <__aeabi_dmul+0x364>)
 8001e8a:	4693      	mov	fp, r2
 8001e8c:	469c      	mov	ip, r3
 8001e8e:	2300      	movs	r3, #0
 8001e90:	2600      	movs	r6, #0
 8001e92:	4465      	add	r5, ip
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	033c      	lsls	r4, r7, #12
 8001e98:	007b      	lsls	r3, r7, #1
 8001e9a:	4648      	mov	r0, r9
 8001e9c:	0b24      	lsrs	r4, r4, #12
 8001e9e:	0d5b      	lsrs	r3, r3, #21
 8001ea0:	0fff      	lsrs	r7, r7, #31
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_dmul+0x60>
 8001ea6:	e189      	b.n	80021bc <__aeabi_dmul+0x374>
 8001ea8:	4abf      	ldr	r2, [pc, #764]	; (80021a8 <__aeabi_dmul+0x360>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d019      	beq.n	8001ee2 <__aeabi_dmul+0x9a>
 8001eae:	0f42      	lsrs	r2, r0, #29
 8001eb0:	00e4      	lsls	r4, r4, #3
 8001eb2:	4322      	orrs	r2, r4
 8001eb4:	2480      	movs	r4, #128	; 0x80
 8001eb6:	0424      	lsls	r4, r4, #16
 8001eb8:	4314      	orrs	r4, r2
 8001eba:	4abc      	ldr	r2, [pc, #752]	; (80021ac <__aeabi_dmul+0x364>)
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	4694      	mov	ip, r2
 8001ec0:	4642      	mov	r2, r8
 8001ec2:	4463      	add	r3, ip
 8001ec4:	195b      	adds	r3, r3, r5
 8001ec6:	9301      	str	r3, [sp, #4]
 8001ec8:	9b01      	ldr	r3, [sp, #4]
 8001eca:	407a      	eors	r2, r7
 8001ecc:	3301      	adds	r3, #1
 8001ece:	00c0      	lsls	r0, r0, #3
 8001ed0:	b2d2      	uxtb	r2, r2
 8001ed2:	9302      	str	r3, [sp, #8]
 8001ed4:	2e0a      	cmp	r6, #10
 8001ed6:	dd1c      	ble.n	8001f12 <__aeabi_dmul+0xca>
 8001ed8:	003a      	movs	r2, r7
 8001eda:	2e0b      	cmp	r6, #11
 8001edc:	d05e      	beq.n	8001f9c <__aeabi_dmul+0x154>
 8001ede:	4647      	mov	r7, r8
 8001ee0:	e056      	b.n	8001f90 <__aeabi_dmul+0x148>
 8001ee2:	4649      	mov	r1, r9
 8001ee4:	4bb0      	ldr	r3, [pc, #704]	; (80021a8 <__aeabi_dmul+0x360>)
 8001ee6:	4321      	orrs	r1, r4
 8001ee8:	18eb      	adds	r3, r5, r3
 8001eea:	9301      	str	r3, [sp, #4]
 8001eec:	2900      	cmp	r1, #0
 8001eee:	d12a      	bne.n	8001f46 <__aeabi_dmul+0xfe>
 8001ef0:	2080      	movs	r0, #128	; 0x80
 8001ef2:	2202      	movs	r2, #2
 8001ef4:	0100      	lsls	r0, r0, #4
 8001ef6:	002b      	movs	r3, r5
 8001ef8:	4684      	mov	ip, r0
 8001efa:	4316      	orrs	r6, r2
 8001efc:	4642      	mov	r2, r8
 8001efe:	4463      	add	r3, ip
 8001f00:	407a      	eors	r2, r7
 8001f02:	b2d2      	uxtb	r2, r2
 8001f04:	9302      	str	r3, [sp, #8]
 8001f06:	2e0a      	cmp	r6, #10
 8001f08:	dd00      	ble.n	8001f0c <__aeabi_dmul+0xc4>
 8001f0a:	e231      	b.n	8002370 <__aeabi_dmul+0x528>
 8001f0c:	2000      	movs	r0, #0
 8001f0e:	2400      	movs	r4, #0
 8001f10:	2102      	movs	r1, #2
 8001f12:	2e02      	cmp	r6, #2
 8001f14:	dc26      	bgt.n	8001f64 <__aeabi_dmul+0x11c>
 8001f16:	3e01      	subs	r6, #1
 8001f18:	2e01      	cmp	r6, #1
 8001f1a:	d852      	bhi.n	8001fc2 <__aeabi_dmul+0x17a>
 8001f1c:	2902      	cmp	r1, #2
 8001f1e:	d04c      	beq.n	8001fba <__aeabi_dmul+0x172>
 8001f20:	2901      	cmp	r1, #1
 8001f22:	d000      	beq.n	8001f26 <__aeabi_dmul+0xde>
 8001f24:	e118      	b.n	8002158 <__aeabi_dmul+0x310>
 8001f26:	2300      	movs	r3, #0
 8001f28:	2400      	movs	r4, #0
 8001f2a:	2500      	movs	r5, #0
 8001f2c:	051b      	lsls	r3, r3, #20
 8001f2e:	4323      	orrs	r3, r4
 8001f30:	07d2      	lsls	r2, r2, #31
 8001f32:	4313      	orrs	r3, r2
 8001f34:	0028      	movs	r0, r5
 8001f36:	0019      	movs	r1, r3
 8001f38:	b007      	add	sp, #28
 8001f3a:	bcf0      	pop	{r4, r5, r6, r7}
 8001f3c:	46bb      	mov	fp, r7
 8001f3e:	46b2      	mov	sl, r6
 8001f40:	46a9      	mov	r9, r5
 8001f42:	46a0      	mov	r8, r4
 8001f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f46:	2180      	movs	r1, #128	; 0x80
 8001f48:	2203      	movs	r2, #3
 8001f4a:	0109      	lsls	r1, r1, #4
 8001f4c:	002b      	movs	r3, r5
 8001f4e:	468c      	mov	ip, r1
 8001f50:	4316      	orrs	r6, r2
 8001f52:	4642      	mov	r2, r8
 8001f54:	4463      	add	r3, ip
 8001f56:	407a      	eors	r2, r7
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	9302      	str	r3, [sp, #8]
 8001f5c:	2e0a      	cmp	r6, #10
 8001f5e:	dd00      	ble.n	8001f62 <__aeabi_dmul+0x11a>
 8001f60:	e228      	b.n	80023b4 <__aeabi_dmul+0x56c>
 8001f62:	2103      	movs	r1, #3
 8001f64:	2501      	movs	r5, #1
 8001f66:	40b5      	lsls	r5, r6
 8001f68:	46ac      	mov	ip, r5
 8001f6a:	26a6      	movs	r6, #166	; 0xa6
 8001f6c:	4663      	mov	r3, ip
 8001f6e:	00f6      	lsls	r6, r6, #3
 8001f70:	4035      	ands	r5, r6
 8001f72:	4233      	tst	r3, r6
 8001f74:	d10b      	bne.n	8001f8e <__aeabi_dmul+0x146>
 8001f76:	2690      	movs	r6, #144	; 0x90
 8001f78:	00b6      	lsls	r6, r6, #2
 8001f7a:	4233      	tst	r3, r6
 8001f7c:	d118      	bne.n	8001fb0 <__aeabi_dmul+0x168>
 8001f7e:	3eb9      	subs	r6, #185	; 0xb9
 8001f80:	3eff      	subs	r6, #255	; 0xff
 8001f82:	421e      	tst	r6, r3
 8001f84:	d01d      	beq.n	8001fc2 <__aeabi_dmul+0x17a>
 8001f86:	46a3      	mov	fp, r4
 8001f88:	4682      	mov	sl, r0
 8001f8a:	9100      	str	r1, [sp, #0]
 8001f8c:	e000      	b.n	8001f90 <__aeabi_dmul+0x148>
 8001f8e:	0017      	movs	r7, r2
 8001f90:	9900      	ldr	r1, [sp, #0]
 8001f92:	003a      	movs	r2, r7
 8001f94:	2902      	cmp	r1, #2
 8001f96:	d010      	beq.n	8001fba <__aeabi_dmul+0x172>
 8001f98:	465c      	mov	r4, fp
 8001f9a:	4650      	mov	r0, sl
 8001f9c:	2903      	cmp	r1, #3
 8001f9e:	d1bf      	bne.n	8001f20 <__aeabi_dmul+0xd8>
 8001fa0:	2380      	movs	r3, #128	; 0x80
 8001fa2:	031b      	lsls	r3, r3, #12
 8001fa4:	431c      	orrs	r4, r3
 8001fa6:	0324      	lsls	r4, r4, #12
 8001fa8:	0005      	movs	r5, r0
 8001faa:	4b7f      	ldr	r3, [pc, #508]	; (80021a8 <__aeabi_dmul+0x360>)
 8001fac:	0b24      	lsrs	r4, r4, #12
 8001fae:	e7bd      	b.n	8001f2c <__aeabi_dmul+0xe4>
 8001fb0:	2480      	movs	r4, #128	; 0x80
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	4b7c      	ldr	r3, [pc, #496]	; (80021a8 <__aeabi_dmul+0x360>)
 8001fb6:	0324      	lsls	r4, r4, #12
 8001fb8:	e7b8      	b.n	8001f2c <__aeabi_dmul+0xe4>
 8001fba:	2400      	movs	r4, #0
 8001fbc:	2500      	movs	r5, #0
 8001fbe:	4b7a      	ldr	r3, [pc, #488]	; (80021a8 <__aeabi_dmul+0x360>)
 8001fc0:	e7b4      	b.n	8001f2c <__aeabi_dmul+0xe4>
 8001fc2:	4653      	mov	r3, sl
 8001fc4:	041e      	lsls	r6, r3, #16
 8001fc6:	0c36      	lsrs	r6, r6, #16
 8001fc8:	0c1f      	lsrs	r7, r3, #16
 8001fca:	0033      	movs	r3, r6
 8001fcc:	0c01      	lsrs	r1, r0, #16
 8001fce:	0400      	lsls	r0, r0, #16
 8001fd0:	0c00      	lsrs	r0, r0, #16
 8001fd2:	4343      	muls	r3, r0
 8001fd4:	4698      	mov	r8, r3
 8001fd6:	0003      	movs	r3, r0
 8001fd8:	437b      	muls	r3, r7
 8001fda:	4699      	mov	r9, r3
 8001fdc:	0033      	movs	r3, r6
 8001fde:	434b      	muls	r3, r1
 8001fe0:	469c      	mov	ip, r3
 8001fe2:	4643      	mov	r3, r8
 8001fe4:	000d      	movs	r5, r1
 8001fe6:	0c1b      	lsrs	r3, r3, #16
 8001fe8:	469a      	mov	sl, r3
 8001fea:	437d      	muls	r5, r7
 8001fec:	44cc      	add	ip, r9
 8001fee:	44d4      	add	ip, sl
 8001ff0:	9500      	str	r5, [sp, #0]
 8001ff2:	45e1      	cmp	r9, ip
 8001ff4:	d904      	bls.n	8002000 <__aeabi_dmul+0x1b8>
 8001ff6:	2380      	movs	r3, #128	; 0x80
 8001ff8:	025b      	lsls	r3, r3, #9
 8001ffa:	4699      	mov	r9, r3
 8001ffc:	444d      	add	r5, r9
 8001ffe:	9500      	str	r5, [sp, #0]
 8002000:	4663      	mov	r3, ip
 8002002:	0c1b      	lsrs	r3, r3, #16
 8002004:	001d      	movs	r5, r3
 8002006:	4663      	mov	r3, ip
 8002008:	041b      	lsls	r3, r3, #16
 800200a:	469c      	mov	ip, r3
 800200c:	4643      	mov	r3, r8
 800200e:	041b      	lsls	r3, r3, #16
 8002010:	0c1b      	lsrs	r3, r3, #16
 8002012:	4698      	mov	r8, r3
 8002014:	4663      	mov	r3, ip
 8002016:	4443      	add	r3, r8
 8002018:	9303      	str	r3, [sp, #12]
 800201a:	0c23      	lsrs	r3, r4, #16
 800201c:	4698      	mov	r8, r3
 800201e:	0033      	movs	r3, r6
 8002020:	0424      	lsls	r4, r4, #16
 8002022:	0c24      	lsrs	r4, r4, #16
 8002024:	4363      	muls	r3, r4
 8002026:	469c      	mov	ip, r3
 8002028:	0023      	movs	r3, r4
 800202a:	437b      	muls	r3, r7
 800202c:	4699      	mov	r9, r3
 800202e:	4643      	mov	r3, r8
 8002030:	435e      	muls	r6, r3
 8002032:	435f      	muls	r7, r3
 8002034:	444e      	add	r6, r9
 8002036:	4663      	mov	r3, ip
 8002038:	46b2      	mov	sl, r6
 800203a:	0c1e      	lsrs	r6, r3, #16
 800203c:	4456      	add	r6, sl
 800203e:	45b1      	cmp	r9, r6
 8002040:	d903      	bls.n	800204a <__aeabi_dmul+0x202>
 8002042:	2380      	movs	r3, #128	; 0x80
 8002044:	025b      	lsls	r3, r3, #9
 8002046:	4699      	mov	r9, r3
 8002048:	444f      	add	r7, r9
 800204a:	0c33      	lsrs	r3, r6, #16
 800204c:	4699      	mov	r9, r3
 800204e:	003b      	movs	r3, r7
 8002050:	444b      	add	r3, r9
 8002052:	9305      	str	r3, [sp, #20]
 8002054:	4663      	mov	r3, ip
 8002056:	46ac      	mov	ip, r5
 8002058:	041f      	lsls	r7, r3, #16
 800205a:	0c3f      	lsrs	r7, r7, #16
 800205c:	0436      	lsls	r6, r6, #16
 800205e:	19f6      	adds	r6, r6, r7
 8002060:	44b4      	add	ip, r6
 8002062:	4663      	mov	r3, ip
 8002064:	9304      	str	r3, [sp, #16]
 8002066:	465b      	mov	r3, fp
 8002068:	0c1b      	lsrs	r3, r3, #16
 800206a:	469c      	mov	ip, r3
 800206c:	465b      	mov	r3, fp
 800206e:	041f      	lsls	r7, r3, #16
 8002070:	0c3f      	lsrs	r7, r7, #16
 8002072:	003b      	movs	r3, r7
 8002074:	4343      	muls	r3, r0
 8002076:	4699      	mov	r9, r3
 8002078:	4663      	mov	r3, ip
 800207a:	4343      	muls	r3, r0
 800207c:	469a      	mov	sl, r3
 800207e:	464b      	mov	r3, r9
 8002080:	4660      	mov	r0, ip
 8002082:	0c1b      	lsrs	r3, r3, #16
 8002084:	469b      	mov	fp, r3
 8002086:	4348      	muls	r0, r1
 8002088:	4379      	muls	r1, r7
 800208a:	4451      	add	r1, sl
 800208c:	4459      	add	r1, fp
 800208e:	458a      	cmp	sl, r1
 8002090:	d903      	bls.n	800209a <__aeabi_dmul+0x252>
 8002092:	2380      	movs	r3, #128	; 0x80
 8002094:	025b      	lsls	r3, r3, #9
 8002096:	469a      	mov	sl, r3
 8002098:	4450      	add	r0, sl
 800209a:	0c0b      	lsrs	r3, r1, #16
 800209c:	469a      	mov	sl, r3
 800209e:	464b      	mov	r3, r9
 80020a0:	041b      	lsls	r3, r3, #16
 80020a2:	0c1b      	lsrs	r3, r3, #16
 80020a4:	4699      	mov	r9, r3
 80020a6:	003b      	movs	r3, r7
 80020a8:	4363      	muls	r3, r4
 80020aa:	0409      	lsls	r1, r1, #16
 80020ac:	4645      	mov	r5, r8
 80020ae:	4449      	add	r1, r9
 80020b0:	4699      	mov	r9, r3
 80020b2:	4663      	mov	r3, ip
 80020b4:	435c      	muls	r4, r3
 80020b6:	436b      	muls	r3, r5
 80020b8:	469c      	mov	ip, r3
 80020ba:	464b      	mov	r3, r9
 80020bc:	0c1b      	lsrs	r3, r3, #16
 80020be:	4698      	mov	r8, r3
 80020c0:	436f      	muls	r7, r5
 80020c2:	193f      	adds	r7, r7, r4
 80020c4:	4447      	add	r7, r8
 80020c6:	4450      	add	r0, sl
 80020c8:	42bc      	cmp	r4, r7
 80020ca:	d903      	bls.n	80020d4 <__aeabi_dmul+0x28c>
 80020cc:	2380      	movs	r3, #128	; 0x80
 80020ce:	025b      	lsls	r3, r3, #9
 80020d0:	4698      	mov	r8, r3
 80020d2:	44c4      	add	ip, r8
 80020d4:	9b04      	ldr	r3, [sp, #16]
 80020d6:	9d00      	ldr	r5, [sp, #0]
 80020d8:	4698      	mov	r8, r3
 80020da:	4445      	add	r5, r8
 80020dc:	42b5      	cmp	r5, r6
 80020de:	41b6      	sbcs	r6, r6
 80020e0:	4273      	negs	r3, r6
 80020e2:	4698      	mov	r8, r3
 80020e4:	464b      	mov	r3, r9
 80020e6:	041e      	lsls	r6, r3, #16
 80020e8:	9b05      	ldr	r3, [sp, #20]
 80020ea:	043c      	lsls	r4, r7, #16
 80020ec:	4699      	mov	r9, r3
 80020ee:	0c36      	lsrs	r6, r6, #16
 80020f0:	19a4      	adds	r4, r4, r6
 80020f2:	444c      	add	r4, r9
 80020f4:	46a1      	mov	r9, r4
 80020f6:	4683      	mov	fp, r0
 80020f8:	186e      	adds	r6, r5, r1
 80020fa:	44c1      	add	r9, r8
 80020fc:	428e      	cmp	r6, r1
 80020fe:	4189      	sbcs	r1, r1
 8002100:	44cb      	add	fp, r9
 8002102:	465d      	mov	r5, fp
 8002104:	4249      	negs	r1, r1
 8002106:	186d      	adds	r5, r5, r1
 8002108:	429c      	cmp	r4, r3
 800210a:	41a4      	sbcs	r4, r4
 800210c:	45c1      	cmp	r9, r8
 800210e:	419b      	sbcs	r3, r3
 8002110:	4583      	cmp	fp, r0
 8002112:	4180      	sbcs	r0, r0
 8002114:	428d      	cmp	r5, r1
 8002116:	4189      	sbcs	r1, r1
 8002118:	425b      	negs	r3, r3
 800211a:	4264      	negs	r4, r4
 800211c:	431c      	orrs	r4, r3
 800211e:	4240      	negs	r0, r0
 8002120:	9b03      	ldr	r3, [sp, #12]
 8002122:	4249      	negs	r1, r1
 8002124:	4301      	orrs	r1, r0
 8002126:	0270      	lsls	r0, r6, #9
 8002128:	0c3f      	lsrs	r7, r7, #16
 800212a:	4318      	orrs	r0, r3
 800212c:	19e4      	adds	r4, r4, r7
 800212e:	1e47      	subs	r7, r0, #1
 8002130:	41b8      	sbcs	r0, r7
 8002132:	1864      	adds	r4, r4, r1
 8002134:	4464      	add	r4, ip
 8002136:	0df6      	lsrs	r6, r6, #23
 8002138:	0261      	lsls	r1, r4, #9
 800213a:	4330      	orrs	r0, r6
 800213c:	0dec      	lsrs	r4, r5, #23
 800213e:	026e      	lsls	r6, r5, #9
 8002140:	430c      	orrs	r4, r1
 8002142:	4330      	orrs	r0, r6
 8002144:	01c9      	lsls	r1, r1, #7
 8002146:	d400      	bmi.n	800214a <__aeabi_dmul+0x302>
 8002148:	e0f1      	b.n	800232e <__aeabi_dmul+0x4e6>
 800214a:	2101      	movs	r1, #1
 800214c:	0843      	lsrs	r3, r0, #1
 800214e:	4001      	ands	r1, r0
 8002150:	430b      	orrs	r3, r1
 8002152:	07e0      	lsls	r0, r4, #31
 8002154:	4318      	orrs	r0, r3
 8002156:	0864      	lsrs	r4, r4, #1
 8002158:	4915      	ldr	r1, [pc, #84]	; (80021b0 <__aeabi_dmul+0x368>)
 800215a:	9b02      	ldr	r3, [sp, #8]
 800215c:	468c      	mov	ip, r1
 800215e:	4463      	add	r3, ip
 8002160:	2b00      	cmp	r3, #0
 8002162:	dc00      	bgt.n	8002166 <__aeabi_dmul+0x31e>
 8002164:	e097      	b.n	8002296 <__aeabi_dmul+0x44e>
 8002166:	0741      	lsls	r1, r0, #29
 8002168:	d009      	beq.n	800217e <__aeabi_dmul+0x336>
 800216a:	210f      	movs	r1, #15
 800216c:	4001      	ands	r1, r0
 800216e:	2904      	cmp	r1, #4
 8002170:	d005      	beq.n	800217e <__aeabi_dmul+0x336>
 8002172:	1d01      	adds	r1, r0, #4
 8002174:	4281      	cmp	r1, r0
 8002176:	4180      	sbcs	r0, r0
 8002178:	4240      	negs	r0, r0
 800217a:	1824      	adds	r4, r4, r0
 800217c:	0008      	movs	r0, r1
 800217e:	01e1      	lsls	r1, r4, #7
 8002180:	d506      	bpl.n	8002190 <__aeabi_dmul+0x348>
 8002182:	2180      	movs	r1, #128	; 0x80
 8002184:	00c9      	lsls	r1, r1, #3
 8002186:	468c      	mov	ip, r1
 8002188:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <__aeabi_dmul+0x36c>)
 800218a:	401c      	ands	r4, r3
 800218c:	9b02      	ldr	r3, [sp, #8]
 800218e:	4463      	add	r3, ip
 8002190:	4909      	ldr	r1, [pc, #36]	; (80021b8 <__aeabi_dmul+0x370>)
 8002192:	428b      	cmp	r3, r1
 8002194:	dd00      	ble.n	8002198 <__aeabi_dmul+0x350>
 8002196:	e710      	b.n	8001fba <__aeabi_dmul+0x172>
 8002198:	0761      	lsls	r1, r4, #29
 800219a:	08c5      	lsrs	r5, r0, #3
 800219c:	0264      	lsls	r4, r4, #9
 800219e:	055b      	lsls	r3, r3, #21
 80021a0:	430d      	orrs	r5, r1
 80021a2:	0b24      	lsrs	r4, r4, #12
 80021a4:	0d5b      	lsrs	r3, r3, #21
 80021a6:	e6c1      	b.n	8001f2c <__aeabi_dmul+0xe4>
 80021a8:	000007ff 	.word	0x000007ff
 80021ac:	fffffc01 	.word	0xfffffc01
 80021b0:	000003ff 	.word	0x000003ff
 80021b4:	feffffff 	.word	0xfeffffff
 80021b8:	000007fe 	.word	0x000007fe
 80021bc:	464b      	mov	r3, r9
 80021be:	4323      	orrs	r3, r4
 80021c0:	d059      	beq.n	8002276 <__aeabi_dmul+0x42e>
 80021c2:	2c00      	cmp	r4, #0
 80021c4:	d100      	bne.n	80021c8 <__aeabi_dmul+0x380>
 80021c6:	e0a3      	b.n	8002310 <__aeabi_dmul+0x4c8>
 80021c8:	0020      	movs	r0, r4
 80021ca:	f000 fdf9 	bl	8002dc0 <__clzsi2>
 80021ce:	0001      	movs	r1, r0
 80021d0:	0003      	movs	r3, r0
 80021d2:	390b      	subs	r1, #11
 80021d4:	221d      	movs	r2, #29
 80021d6:	1a52      	subs	r2, r2, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	0018      	movs	r0, r3
 80021dc:	40d1      	lsrs	r1, r2
 80021de:	464a      	mov	r2, r9
 80021e0:	3808      	subs	r0, #8
 80021e2:	4082      	lsls	r2, r0
 80021e4:	4084      	lsls	r4, r0
 80021e6:	0010      	movs	r0, r2
 80021e8:	430c      	orrs	r4, r1
 80021ea:	4a74      	ldr	r2, [pc, #464]	; (80023bc <__aeabi_dmul+0x574>)
 80021ec:	1aeb      	subs	r3, r5, r3
 80021ee:	4694      	mov	ip, r2
 80021f0:	4642      	mov	r2, r8
 80021f2:	4463      	add	r3, ip
 80021f4:	9301      	str	r3, [sp, #4]
 80021f6:	9b01      	ldr	r3, [sp, #4]
 80021f8:	407a      	eors	r2, r7
 80021fa:	3301      	adds	r3, #1
 80021fc:	2100      	movs	r1, #0
 80021fe:	b2d2      	uxtb	r2, r2
 8002200:	9302      	str	r3, [sp, #8]
 8002202:	2e0a      	cmp	r6, #10
 8002204:	dd00      	ble.n	8002208 <__aeabi_dmul+0x3c0>
 8002206:	e667      	b.n	8001ed8 <__aeabi_dmul+0x90>
 8002208:	e683      	b.n	8001f12 <__aeabi_dmul+0xca>
 800220a:	465b      	mov	r3, fp
 800220c:	4303      	orrs	r3, r0
 800220e:	469a      	mov	sl, r3
 8002210:	d02a      	beq.n	8002268 <__aeabi_dmul+0x420>
 8002212:	465b      	mov	r3, fp
 8002214:	2b00      	cmp	r3, #0
 8002216:	d06d      	beq.n	80022f4 <__aeabi_dmul+0x4ac>
 8002218:	4658      	mov	r0, fp
 800221a:	f000 fdd1 	bl	8002dc0 <__clzsi2>
 800221e:	0001      	movs	r1, r0
 8002220:	0003      	movs	r3, r0
 8002222:	390b      	subs	r1, #11
 8002224:	221d      	movs	r2, #29
 8002226:	1a52      	subs	r2, r2, r1
 8002228:	0021      	movs	r1, r4
 800222a:	0018      	movs	r0, r3
 800222c:	465d      	mov	r5, fp
 800222e:	40d1      	lsrs	r1, r2
 8002230:	3808      	subs	r0, #8
 8002232:	4085      	lsls	r5, r0
 8002234:	000a      	movs	r2, r1
 8002236:	4084      	lsls	r4, r0
 8002238:	432a      	orrs	r2, r5
 800223a:	4693      	mov	fp, r2
 800223c:	46a2      	mov	sl, r4
 800223e:	4d5f      	ldr	r5, [pc, #380]	; (80023bc <__aeabi_dmul+0x574>)
 8002240:	2600      	movs	r6, #0
 8002242:	1aed      	subs	r5, r5, r3
 8002244:	2300      	movs	r3, #0
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	e625      	b.n	8001e96 <__aeabi_dmul+0x4e>
 800224a:	465b      	mov	r3, fp
 800224c:	4303      	orrs	r3, r0
 800224e:	469a      	mov	sl, r3
 8002250:	d105      	bne.n	800225e <__aeabi_dmul+0x416>
 8002252:	2300      	movs	r3, #0
 8002254:	469b      	mov	fp, r3
 8002256:	3302      	adds	r3, #2
 8002258:	2608      	movs	r6, #8
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	e61b      	b.n	8001e96 <__aeabi_dmul+0x4e>
 800225e:	2303      	movs	r3, #3
 8002260:	4682      	mov	sl, r0
 8002262:	260c      	movs	r6, #12
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	e616      	b.n	8001e96 <__aeabi_dmul+0x4e>
 8002268:	2300      	movs	r3, #0
 800226a:	469b      	mov	fp, r3
 800226c:	3301      	adds	r3, #1
 800226e:	2604      	movs	r6, #4
 8002270:	2500      	movs	r5, #0
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	e60f      	b.n	8001e96 <__aeabi_dmul+0x4e>
 8002276:	4642      	mov	r2, r8
 8002278:	3301      	adds	r3, #1
 800227a:	9501      	str	r5, [sp, #4]
 800227c:	431e      	orrs	r6, r3
 800227e:	9b01      	ldr	r3, [sp, #4]
 8002280:	407a      	eors	r2, r7
 8002282:	3301      	adds	r3, #1
 8002284:	2400      	movs	r4, #0
 8002286:	2000      	movs	r0, #0
 8002288:	2101      	movs	r1, #1
 800228a:	b2d2      	uxtb	r2, r2
 800228c:	9302      	str	r3, [sp, #8]
 800228e:	2e0a      	cmp	r6, #10
 8002290:	dd00      	ble.n	8002294 <__aeabi_dmul+0x44c>
 8002292:	e621      	b.n	8001ed8 <__aeabi_dmul+0x90>
 8002294:	e63d      	b.n	8001f12 <__aeabi_dmul+0xca>
 8002296:	2101      	movs	r1, #1
 8002298:	1ac9      	subs	r1, r1, r3
 800229a:	2938      	cmp	r1, #56	; 0x38
 800229c:	dd00      	ble.n	80022a0 <__aeabi_dmul+0x458>
 800229e:	e642      	b.n	8001f26 <__aeabi_dmul+0xde>
 80022a0:	291f      	cmp	r1, #31
 80022a2:	dd47      	ble.n	8002334 <__aeabi_dmul+0x4ec>
 80022a4:	261f      	movs	r6, #31
 80022a6:	0025      	movs	r5, r4
 80022a8:	4276      	negs	r6, r6
 80022aa:	1af3      	subs	r3, r6, r3
 80022ac:	40dd      	lsrs	r5, r3
 80022ae:	002b      	movs	r3, r5
 80022b0:	2920      	cmp	r1, #32
 80022b2:	d005      	beq.n	80022c0 <__aeabi_dmul+0x478>
 80022b4:	4942      	ldr	r1, [pc, #264]	; (80023c0 <__aeabi_dmul+0x578>)
 80022b6:	9d02      	ldr	r5, [sp, #8]
 80022b8:	468c      	mov	ip, r1
 80022ba:	4465      	add	r5, ip
 80022bc:	40ac      	lsls	r4, r5
 80022be:	4320      	orrs	r0, r4
 80022c0:	1e41      	subs	r1, r0, #1
 80022c2:	4188      	sbcs	r0, r1
 80022c4:	4318      	orrs	r0, r3
 80022c6:	2307      	movs	r3, #7
 80022c8:	001d      	movs	r5, r3
 80022ca:	2400      	movs	r4, #0
 80022cc:	4005      	ands	r5, r0
 80022ce:	4203      	tst	r3, r0
 80022d0:	d04a      	beq.n	8002368 <__aeabi_dmul+0x520>
 80022d2:	230f      	movs	r3, #15
 80022d4:	2400      	movs	r4, #0
 80022d6:	4003      	ands	r3, r0
 80022d8:	2b04      	cmp	r3, #4
 80022da:	d042      	beq.n	8002362 <__aeabi_dmul+0x51a>
 80022dc:	1d03      	adds	r3, r0, #4
 80022de:	4283      	cmp	r3, r0
 80022e0:	4180      	sbcs	r0, r0
 80022e2:	4240      	negs	r0, r0
 80022e4:	1824      	adds	r4, r4, r0
 80022e6:	0018      	movs	r0, r3
 80022e8:	0223      	lsls	r3, r4, #8
 80022ea:	d53a      	bpl.n	8002362 <__aeabi_dmul+0x51a>
 80022ec:	2301      	movs	r3, #1
 80022ee:	2400      	movs	r4, #0
 80022f0:	2500      	movs	r5, #0
 80022f2:	e61b      	b.n	8001f2c <__aeabi_dmul+0xe4>
 80022f4:	f000 fd64 	bl	8002dc0 <__clzsi2>
 80022f8:	0001      	movs	r1, r0
 80022fa:	0003      	movs	r3, r0
 80022fc:	3115      	adds	r1, #21
 80022fe:	3320      	adds	r3, #32
 8002300:	291c      	cmp	r1, #28
 8002302:	dd8f      	ble.n	8002224 <__aeabi_dmul+0x3dc>
 8002304:	3808      	subs	r0, #8
 8002306:	2200      	movs	r2, #0
 8002308:	4084      	lsls	r4, r0
 800230a:	4692      	mov	sl, r2
 800230c:	46a3      	mov	fp, r4
 800230e:	e796      	b.n	800223e <__aeabi_dmul+0x3f6>
 8002310:	f000 fd56 	bl	8002dc0 <__clzsi2>
 8002314:	0001      	movs	r1, r0
 8002316:	0003      	movs	r3, r0
 8002318:	3115      	adds	r1, #21
 800231a:	3320      	adds	r3, #32
 800231c:	291c      	cmp	r1, #28
 800231e:	dc00      	bgt.n	8002322 <__aeabi_dmul+0x4da>
 8002320:	e758      	b.n	80021d4 <__aeabi_dmul+0x38c>
 8002322:	0002      	movs	r2, r0
 8002324:	464c      	mov	r4, r9
 8002326:	3a08      	subs	r2, #8
 8002328:	2000      	movs	r0, #0
 800232a:	4094      	lsls	r4, r2
 800232c:	e75d      	b.n	80021ea <__aeabi_dmul+0x3a2>
 800232e:	9b01      	ldr	r3, [sp, #4]
 8002330:	9302      	str	r3, [sp, #8]
 8002332:	e711      	b.n	8002158 <__aeabi_dmul+0x310>
 8002334:	4b23      	ldr	r3, [pc, #140]	; (80023c4 <__aeabi_dmul+0x57c>)
 8002336:	0026      	movs	r6, r4
 8002338:	469c      	mov	ip, r3
 800233a:	0003      	movs	r3, r0
 800233c:	9d02      	ldr	r5, [sp, #8]
 800233e:	40cb      	lsrs	r3, r1
 8002340:	4465      	add	r5, ip
 8002342:	40ae      	lsls	r6, r5
 8002344:	431e      	orrs	r6, r3
 8002346:	0003      	movs	r3, r0
 8002348:	40ab      	lsls	r3, r5
 800234a:	1e58      	subs	r0, r3, #1
 800234c:	4183      	sbcs	r3, r0
 800234e:	0030      	movs	r0, r6
 8002350:	4318      	orrs	r0, r3
 8002352:	40cc      	lsrs	r4, r1
 8002354:	0743      	lsls	r3, r0, #29
 8002356:	d0c7      	beq.n	80022e8 <__aeabi_dmul+0x4a0>
 8002358:	230f      	movs	r3, #15
 800235a:	4003      	ands	r3, r0
 800235c:	2b04      	cmp	r3, #4
 800235e:	d1bd      	bne.n	80022dc <__aeabi_dmul+0x494>
 8002360:	e7c2      	b.n	80022e8 <__aeabi_dmul+0x4a0>
 8002362:	0765      	lsls	r5, r4, #29
 8002364:	0264      	lsls	r4, r4, #9
 8002366:	0b24      	lsrs	r4, r4, #12
 8002368:	08c0      	lsrs	r0, r0, #3
 800236a:	2300      	movs	r3, #0
 800236c:	4305      	orrs	r5, r0
 800236e:	e5dd      	b.n	8001f2c <__aeabi_dmul+0xe4>
 8002370:	2500      	movs	r5, #0
 8002372:	2302      	movs	r3, #2
 8002374:	2e0f      	cmp	r6, #15
 8002376:	d10c      	bne.n	8002392 <__aeabi_dmul+0x54a>
 8002378:	2480      	movs	r4, #128	; 0x80
 800237a:	465b      	mov	r3, fp
 800237c:	0324      	lsls	r4, r4, #12
 800237e:	4223      	tst	r3, r4
 8002380:	d00e      	beq.n	80023a0 <__aeabi_dmul+0x558>
 8002382:	4221      	tst	r1, r4
 8002384:	d10c      	bne.n	80023a0 <__aeabi_dmul+0x558>
 8002386:	430c      	orrs	r4, r1
 8002388:	0324      	lsls	r4, r4, #12
 800238a:	003a      	movs	r2, r7
 800238c:	4b0e      	ldr	r3, [pc, #56]	; (80023c8 <__aeabi_dmul+0x580>)
 800238e:	0b24      	lsrs	r4, r4, #12
 8002390:	e5cc      	b.n	8001f2c <__aeabi_dmul+0xe4>
 8002392:	2e0b      	cmp	r6, #11
 8002394:	d000      	beq.n	8002398 <__aeabi_dmul+0x550>
 8002396:	e5a2      	b.n	8001ede <__aeabi_dmul+0x96>
 8002398:	468b      	mov	fp, r1
 800239a:	46aa      	mov	sl, r5
 800239c:	9300      	str	r3, [sp, #0]
 800239e:	e5f7      	b.n	8001f90 <__aeabi_dmul+0x148>
 80023a0:	2480      	movs	r4, #128	; 0x80
 80023a2:	465b      	mov	r3, fp
 80023a4:	0324      	lsls	r4, r4, #12
 80023a6:	431c      	orrs	r4, r3
 80023a8:	0324      	lsls	r4, r4, #12
 80023aa:	4642      	mov	r2, r8
 80023ac:	4655      	mov	r5, sl
 80023ae:	4b06      	ldr	r3, [pc, #24]	; (80023c8 <__aeabi_dmul+0x580>)
 80023b0:	0b24      	lsrs	r4, r4, #12
 80023b2:	e5bb      	b.n	8001f2c <__aeabi_dmul+0xe4>
 80023b4:	464d      	mov	r5, r9
 80023b6:	0021      	movs	r1, r4
 80023b8:	2303      	movs	r3, #3
 80023ba:	e7db      	b.n	8002374 <__aeabi_dmul+0x52c>
 80023bc:	fffffc0d 	.word	0xfffffc0d
 80023c0:	0000043e 	.word	0x0000043e
 80023c4:	0000041e 	.word	0x0000041e
 80023c8:	000007ff 	.word	0x000007ff

080023cc <__aeabi_dsub>:
 80023cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ce:	4657      	mov	r7, sl
 80023d0:	464e      	mov	r6, r9
 80023d2:	4645      	mov	r5, r8
 80023d4:	46de      	mov	lr, fp
 80023d6:	b5e0      	push	{r5, r6, r7, lr}
 80023d8:	000d      	movs	r5, r1
 80023da:	0004      	movs	r4, r0
 80023dc:	0019      	movs	r1, r3
 80023de:	0010      	movs	r0, r2
 80023e0:	032b      	lsls	r3, r5, #12
 80023e2:	0a5b      	lsrs	r3, r3, #9
 80023e4:	0f62      	lsrs	r2, r4, #29
 80023e6:	431a      	orrs	r2, r3
 80023e8:	00e3      	lsls	r3, r4, #3
 80023ea:	030c      	lsls	r4, r1, #12
 80023ec:	0a64      	lsrs	r4, r4, #9
 80023ee:	0f47      	lsrs	r7, r0, #29
 80023f0:	4327      	orrs	r7, r4
 80023f2:	4cd0      	ldr	r4, [pc, #832]	; (8002734 <__aeabi_dsub+0x368>)
 80023f4:	006e      	lsls	r6, r5, #1
 80023f6:	4691      	mov	r9, r2
 80023f8:	b083      	sub	sp, #12
 80023fa:	004a      	lsls	r2, r1, #1
 80023fc:	00c0      	lsls	r0, r0, #3
 80023fe:	4698      	mov	r8, r3
 8002400:	46a2      	mov	sl, r4
 8002402:	0d76      	lsrs	r6, r6, #21
 8002404:	0fed      	lsrs	r5, r5, #31
 8002406:	0d52      	lsrs	r2, r2, #21
 8002408:	0fc9      	lsrs	r1, r1, #31
 800240a:	9001      	str	r0, [sp, #4]
 800240c:	42a2      	cmp	r2, r4
 800240e:	d100      	bne.n	8002412 <__aeabi_dsub+0x46>
 8002410:	e0b9      	b.n	8002586 <__aeabi_dsub+0x1ba>
 8002412:	2401      	movs	r4, #1
 8002414:	4061      	eors	r1, r4
 8002416:	468b      	mov	fp, r1
 8002418:	428d      	cmp	r5, r1
 800241a:	d100      	bne.n	800241e <__aeabi_dsub+0x52>
 800241c:	e08d      	b.n	800253a <__aeabi_dsub+0x16e>
 800241e:	1ab4      	subs	r4, r6, r2
 8002420:	46a4      	mov	ip, r4
 8002422:	2c00      	cmp	r4, #0
 8002424:	dc00      	bgt.n	8002428 <__aeabi_dsub+0x5c>
 8002426:	e0b7      	b.n	8002598 <__aeabi_dsub+0x1cc>
 8002428:	2a00      	cmp	r2, #0
 800242a:	d100      	bne.n	800242e <__aeabi_dsub+0x62>
 800242c:	e0cb      	b.n	80025c6 <__aeabi_dsub+0x1fa>
 800242e:	4ac1      	ldr	r2, [pc, #772]	; (8002734 <__aeabi_dsub+0x368>)
 8002430:	4296      	cmp	r6, r2
 8002432:	d100      	bne.n	8002436 <__aeabi_dsub+0x6a>
 8002434:	e186      	b.n	8002744 <__aeabi_dsub+0x378>
 8002436:	2280      	movs	r2, #128	; 0x80
 8002438:	0412      	lsls	r2, r2, #16
 800243a:	4317      	orrs	r7, r2
 800243c:	4662      	mov	r2, ip
 800243e:	2a38      	cmp	r2, #56	; 0x38
 8002440:	dd00      	ble.n	8002444 <__aeabi_dsub+0x78>
 8002442:	e1a4      	b.n	800278e <__aeabi_dsub+0x3c2>
 8002444:	2a1f      	cmp	r2, #31
 8002446:	dd00      	ble.n	800244a <__aeabi_dsub+0x7e>
 8002448:	e21d      	b.n	8002886 <__aeabi_dsub+0x4ba>
 800244a:	4661      	mov	r1, ip
 800244c:	2220      	movs	r2, #32
 800244e:	003c      	movs	r4, r7
 8002450:	1a52      	subs	r2, r2, r1
 8002452:	0001      	movs	r1, r0
 8002454:	4090      	lsls	r0, r2
 8002456:	4094      	lsls	r4, r2
 8002458:	1e42      	subs	r2, r0, #1
 800245a:	4190      	sbcs	r0, r2
 800245c:	4662      	mov	r2, ip
 800245e:	46a0      	mov	r8, r4
 8002460:	4664      	mov	r4, ip
 8002462:	40d7      	lsrs	r7, r2
 8002464:	464a      	mov	r2, r9
 8002466:	40e1      	lsrs	r1, r4
 8002468:	4644      	mov	r4, r8
 800246a:	1bd2      	subs	r2, r2, r7
 800246c:	4691      	mov	r9, r2
 800246e:	430c      	orrs	r4, r1
 8002470:	4304      	orrs	r4, r0
 8002472:	1b1c      	subs	r4, r3, r4
 8002474:	42a3      	cmp	r3, r4
 8002476:	4192      	sbcs	r2, r2
 8002478:	464b      	mov	r3, r9
 800247a:	4252      	negs	r2, r2
 800247c:	1a9b      	subs	r3, r3, r2
 800247e:	469a      	mov	sl, r3
 8002480:	4653      	mov	r3, sl
 8002482:	021b      	lsls	r3, r3, #8
 8002484:	d400      	bmi.n	8002488 <__aeabi_dsub+0xbc>
 8002486:	e12b      	b.n	80026e0 <__aeabi_dsub+0x314>
 8002488:	4653      	mov	r3, sl
 800248a:	025a      	lsls	r2, r3, #9
 800248c:	0a53      	lsrs	r3, r2, #9
 800248e:	469a      	mov	sl, r3
 8002490:	4653      	mov	r3, sl
 8002492:	2b00      	cmp	r3, #0
 8002494:	d100      	bne.n	8002498 <__aeabi_dsub+0xcc>
 8002496:	e166      	b.n	8002766 <__aeabi_dsub+0x39a>
 8002498:	4650      	mov	r0, sl
 800249a:	f000 fc91 	bl	8002dc0 <__clzsi2>
 800249e:	0003      	movs	r3, r0
 80024a0:	3b08      	subs	r3, #8
 80024a2:	2220      	movs	r2, #32
 80024a4:	0020      	movs	r0, r4
 80024a6:	1ad2      	subs	r2, r2, r3
 80024a8:	4651      	mov	r1, sl
 80024aa:	40d0      	lsrs	r0, r2
 80024ac:	4099      	lsls	r1, r3
 80024ae:	0002      	movs	r2, r0
 80024b0:	409c      	lsls	r4, r3
 80024b2:	430a      	orrs	r2, r1
 80024b4:	429e      	cmp	r6, r3
 80024b6:	dd00      	ble.n	80024ba <__aeabi_dsub+0xee>
 80024b8:	e164      	b.n	8002784 <__aeabi_dsub+0x3b8>
 80024ba:	1b9b      	subs	r3, r3, r6
 80024bc:	1c59      	adds	r1, r3, #1
 80024be:	291f      	cmp	r1, #31
 80024c0:	dd00      	ble.n	80024c4 <__aeabi_dsub+0xf8>
 80024c2:	e0fe      	b.n	80026c2 <__aeabi_dsub+0x2f6>
 80024c4:	2320      	movs	r3, #32
 80024c6:	0010      	movs	r0, r2
 80024c8:	0026      	movs	r6, r4
 80024ca:	1a5b      	subs	r3, r3, r1
 80024cc:	409c      	lsls	r4, r3
 80024ce:	4098      	lsls	r0, r3
 80024d0:	40ce      	lsrs	r6, r1
 80024d2:	40ca      	lsrs	r2, r1
 80024d4:	1e63      	subs	r3, r4, #1
 80024d6:	419c      	sbcs	r4, r3
 80024d8:	4330      	orrs	r0, r6
 80024da:	4692      	mov	sl, r2
 80024dc:	2600      	movs	r6, #0
 80024de:	4304      	orrs	r4, r0
 80024e0:	0763      	lsls	r3, r4, #29
 80024e2:	d009      	beq.n	80024f8 <__aeabi_dsub+0x12c>
 80024e4:	230f      	movs	r3, #15
 80024e6:	4023      	ands	r3, r4
 80024e8:	2b04      	cmp	r3, #4
 80024ea:	d005      	beq.n	80024f8 <__aeabi_dsub+0x12c>
 80024ec:	1d23      	adds	r3, r4, #4
 80024ee:	42a3      	cmp	r3, r4
 80024f0:	41a4      	sbcs	r4, r4
 80024f2:	4264      	negs	r4, r4
 80024f4:	44a2      	add	sl, r4
 80024f6:	001c      	movs	r4, r3
 80024f8:	4653      	mov	r3, sl
 80024fa:	021b      	lsls	r3, r3, #8
 80024fc:	d400      	bmi.n	8002500 <__aeabi_dsub+0x134>
 80024fe:	e0f2      	b.n	80026e6 <__aeabi_dsub+0x31a>
 8002500:	4b8c      	ldr	r3, [pc, #560]	; (8002734 <__aeabi_dsub+0x368>)
 8002502:	3601      	adds	r6, #1
 8002504:	429e      	cmp	r6, r3
 8002506:	d100      	bne.n	800250a <__aeabi_dsub+0x13e>
 8002508:	e10f      	b.n	800272a <__aeabi_dsub+0x35e>
 800250a:	4653      	mov	r3, sl
 800250c:	498a      	ldr	r1, [pc, #552]	; (8002738 <__aeabi_dsub+0x36c>)
 800250e:	08e4      	lsrs	r4, r4, #3
 8002510:	400b      	ands	r3, r1
 8002512:	0019      	movs	r1, r3
 8002514:	075b      	lsls	r3, r3, #29
 8002516:	4323      	orrs	r3, r4
 8002518:	0572      	lsls	r2, r6, #21
 800251a:	024c      	lsls	r4, r1, #9
 800251c:	0b24      	lsrs	r4, r4, #12
 800251e:	0d52      	lsrs	r2, r2, #21
 8002520:	0512      	lsls	r2, r2, #20
 8002522:	4322      	orrs	r2, r4
 8002524:	07ed      	lsls	r5, r5, #31
 8002526:	432a      	orrs	r2, r5
 8002528:	0018      	movs	r0, r3
 800252a:	0011      	movs	r1, r2
 800252c:	b003      	add	sp, #12
 800252e:	bcf0      	pop	{r4, r5, r6, r7}
 8002530:	46bb      	mov	fp, r7
 8002532:	46b2      	mov	sl, r6
 8002534:	46a9      	mov	r9, r5
 8002536:	46a0      	mov	r8, r4
 8002538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800253a:	1ab4      	subs	r4, r6, r2
 800253c:	46a4      	mov	ip, r4
 800253e:	2c00      	cmp	r4, #0
 8002540:	dd59      	ble.n	80025f6 <__aeabi_dsub+0x22a>
 8002542:	2a00      	cmp	r2, #0
 8002544:	d100      	bne.n	8002548 <__aeabi_dsub+0x17c>
 8002546:	e0b0      	b.n	80026aa <__aeabi_dsub+0x2de>
 8002548:	4556      	cmp	r6, sl
 800254a:	d100      	bne.n	800254e <__aeabi_dsub+0x182>
 800254c:	e0fa      	b.n	8002744 <__aeabi_dsub+0x378>
 800254e:	2280      	movs	r2, #128	; 0x80
 8002550:	0412      	lsls	r2, r2, #16
 8002552:	4317      	orrs	r7, r2
 8002554:	4662      	mov	r2, ip
 8002556:	2a38      	cmp	r2, #56	; 0x38
 8002558:	dd00      	ble.n	800255c <__aeabi_dsub+0x190>
 800255a:	e0d4      	b.n	8002706 <__aeabi_dsub+0x33a>
 800255c:	2a1f      	cmp	r2, #31
 800255e:	dc00      	bgt.n	8002562 <__aeabi_dsub+0x196>
 8002560:	e1c0      	b.n	80028e4 <__aeabi_dsub+0x518>
 8002562:	0039      	movs	r1, r7
 8002564:	3a20      	subs	r2, #32
 8002566:	40d1      	lsrs	r1, r2
 8002568:	4662      	mov	r2, ip
 800256a:	2a20      	cmp	r2, #32
 800256c:	d006      	beq.n	800257c <__aeabi_dsub+0x1b0>
 800256e:	4664      	mov	r4, ip
 8002570:	2240      	movs	r2, #64	; 0x40
 8002572:	1b12      	subs	r2, r2, r4
 8002574:	003c      	movs	r4, r7
 8002576:	4094      	lsls	r4, r2
 8002578:	4304      	orrs	r4, r0
 800257a:	9401      	str	r4, [sp, #4]
 800257c:	9c01      	ldr	r4, [sp, #4]
 800257e:	1e62      	subs	r2, r4, #1
 8002580:	4194      	sbcs	r4, r2
 8002582:	430c      	orrs	r4, r1
 8002584:	e0c3      	b.n	800270e <__aeabi_dsub+0x342>
 8002586:	003c      	movs	r4, r7
 8002588:	4304      	orrs	r4, r0
 800258a:	d02b      	beq.n	80025e4 <__aeabi_dsub+0x218>
 800258c:	468b      	mov	fp, r1
 800258e:	428d      	cmp	r5, r1
 8002590:	d02e      	beq.n	80025f0 <__aeabi_dsub+0x224>
 8002592:	4c6a      	ldr	r4, [pc, #424]	; (800273c <__aeabi_dsub+0x370>)
 8002594:	46a4      	mov	ip, r4
 8002596:	44b4      	add	ip, r6
 8002598:	4664      	mov	r4, ip
 800259a:	2c00      	cmp	r4, #0
 800259c:	d05f      	beq.n	800265e <__aeabi_dsub+0x292>
 800259e:	1b94      	subs	r4, r2, r6
 80025a0:	46a4      	mov	ip, r4
 80025a2:	2e00      	cmp	r6, #0
 80025a4:	d000      	beq.n	80025a8 <__aeabi_dsub+0x1dc>
 80025a6:	e120      	b.n	80027ea <__aeabi_dsub+0x41e>
 80025a8:	464c      	mov	r4, r9
 80025aa:	431c      	orrs	r4, r3
 80025ac:	d100      	bne.n	80025b0 <__aeabi_dsub+0x1e4>
 80025ae:	e1c7      	b.n	8002940 <__aeabi_dsub+0x574>
 80025b0:	4661      	mov	r1, ip
 80025b2:	1e4c      	subs	r4, r1, #1
 80025b4:	2901      	cmp	r1, #1
 80025b6:	d100      	bne.n	80025ba <__aeabi_dsub+0x1ee>
 80025b8:	e223      	b.n	8002a02 <__aeabi_dsub+0x636>
 80025ba:	4d5e      	ldr	r5, [pc, #376]	; (8002734 <__aeabi_dsub+0x368>)
 80025bc:	45ac      	cmp	ip, r5
 80025be:	d100      	bne.n	80025c2 <__aeabi_dsub+0x1f6>
 80025c0:	e1d8      	b.n	8002974 <__aeabi_dsub+0x5a8>
 80025c2:	46a4      	mov	ip, r4
 80025c4:	e11a      	b.n	80027fc <__aeabi_dsub+0x430>
 80025c6:	003a      	movs	r2, r7
 80025c8:	4302      	orrs	r2, r0
 80025ca:	d100      	bne.n	80025ce <__aeabi_dsub+0x202>
 80025cc:	e0e4      	b.n	8002798 <__aeabi_dsub+0x3cc>
 80025ce:	0022      	movs	r2, r4
 80025d0:	3a01      	subs	r2, #1
 80025d2:	2c01      	cmp	r4, #1
 80025d4:	d100      	bne.n	80025d8 <__aeabi_dsub+0x20c>
 80025d6:	e1c3      	b.n	8002960 <__aeabi_dsub+0x594>
 80025d8:	4956      	ldr	r1, [pc, #344]	; (8002734 <__aeabi_dsub+0x368>)
 80025da:	428c      	cmp	r4, r1
 80025dc:	d100      	bne.n	80025e0 <__aeabi_dsub+0x214>
 80025de:	e0b1      	b.n	8002744 <__aeabi_dsub+0x378>
 80025e0:	4694      	mov	ip, r2
 80025e2:	e72b      	b.n	800243c <__aeabi_dsub+0x70>
 80025e4:	2401      	movs	r4, #1
 80025e6:	4061      	eors	r1, r4
 80025e8:	468b      	mov	fp, r1
 80025ea:	428d      	cmp	r5, r1
 80025ec:	d000      	beq.n	80025f0 <__aeabi_dsub+0x224>
 80025ee:	e716      	b.n	800241e <__aeabi_dsub+0x52>
 80025f0:	4952      	ldr	r1, [pc, #328]	; (800273c <__aeabi_dsub+0x370>)
 80025f2:	468c      	mov	ip, r1
 80025f4:	44b4      	add	ip, r6
 80025f6:	4664      	mov	r4, ip
 80025f8:	2c00      	cmp	r4, #0
 80025fa:	d100      	bne.n	80025fe <__aeabi_dsub+0x232>
 80025fc:	e0d3      	b.n	80027a6 <__aeabi_dsub+0x3da>
 80025fe:	1b91      	subs	r1, r2, r6
 8002600:	468c      	mov	ip, r1
 8002602:	2e00      	cmp	r6, #0
 8002604:	d100      	bne.n	8002608 <__aeabi_dsub+0x23c>
 8002606:	e15e      	b.n	80028c6 <__aeabi_dsub+0x4fa>
 8002608:	494a      	ldr	r1, [pc, #296]	; (8002734 <__aeabi_dsub+0x368>)
 800260a:	428a      	cmp	r2, r1
 800260c:	d100      	bne.n	8002610 <__aeabi_dsub+0x244>
 800260e:	e1be      	b.n	800298e <__aeabi_dsub+0x5c2>
 8002610:	2180      	movs	r1, #128	; 0x80
 8002612:	464c      	mov	r4, r9
 8002614:	0409      	lsls	r1, r1, #16
 8002616:	430c      	orrs	r4, r1
 8002618:	46a1      	mov	r9, r4
 800261a:	4661      	mov	r1, ip
 800261c:	2938      	cmp	r1, #56	; 0x38
 800261e:	dd00      	ble.n	8002622 <__aeabi_dsub+0x256>
 8002620:	e1ba      	b.n	8002998 <__aeabi_dsub+0x5cc>
 8002622:	291f      	cmp	r1, #31
 8002624:	dd00      	ble.n	8002628 <__aeabi_dsub+0x25c>
 8002626:	e227      	b.n	8002a78 <__aeabi_dsub+0x6ac>
 8002628:	2420      	movs	r4, #32
 800262a:	1a64      	subs	r4, r4, r1
 800262c:	4649      	mov	r1, r9
 800262e:	40a1      	lsls	r1, r4
 8002630:	001e      	movs	r6, r3
 8002632:	4688      	mov	r8, r1
 8002634:	4661      	mov	r1, ip
 8002636:	40a3      	lsls	r3, r4
 8002638:	40ce      	lsrs	r6, r1
 800263a:	4641      	mov	r1, r8
 800263c:	1e5c      	subs	r4, r3, #1
 800263e:	41a3      	sbcs	r3, r4
 8002640:	4331      	orrs	r1, r6
 8002642:	4319      	orrs	r1, r3
 8002644:	000c      	movs	r4, r1
 8002646:	4663      	mov	r3, ip
 8002648:	4649      	mov	r1, r9
 800264a:	40d9      	lsrs	r1, r3
 800264c:	187f      	adds	r7, r7, r1
 800264e:	1824      	adds	r4, r4, r0
 8002650:	4284      	cmp	r4, r0
 8002652:	419b      	sbcs	r3, r3
 8002654:	425b      	negs	r3, r3
 8002656:	469a      	mov	sl, r3
 8002658:	0016      	movs	r6, r2
 800265a:	44ba      	add	sl, r7
 800265c:	e05d      	b.n	800271a <__aeabi_dsub+0x34e>
 800265e:	4c38      	ldr	r4, [pc, #224]	; (8002740 <__aeabi_dsub+0x374>)
 8002660:	1c72      	adds	r2, r6, #1
 8002662:	4222      	tst	r2, r4
 8002664:	d000      	beq.n	8002668 <__aeabi_dsub+0x29c>
 8002666:	e0df      	b.n	8002828 <__aeabi_dsub+0x45c>
 8002668:	464a      	mov	r2, r9
 800266a:	431a      	orrs	r2, r3
 800266c:	2e00      	cmp	r6, #0
 800266e:	d000      	beq.n	8002672 <__aeabi_dsub+0x2a6>
 8002670:	e15c      	b.n	800292c <__aeabi_dsub+0x560>
 8002672:	2a00      	cmp	r2, #0
 8002674:	d100      	bne.n	8002678 <__aeabi_dsub+0x2ac>
 8002676:	e1cf      	b.n	8002a18 <__aeabi_dsub+0x64c>
 8002678:	003a      	movs	r2, r7
 800267a:	4302      	orrs	r2, r0
 800267c:	d100      	bne.n	8002680 <__aeabi_dsub+0x2b4>
 800267e:	e17f      	b.n	8002980 <__aeabi_dsub+0x5b4>
 8002680:	1a1c      	subs	r4, r3, r0
 8002682:	464a      	mov	r2, r9
 8002684:	42a3      	cmp	r3, r4
 8002686:	4189      	sbcs	r1, r1
 8002688:	1bd2      	subs	r2, r2, r7
 800268a:	4249      	negs	r1, r1
 800268c:	1a52      	subs	r2, r2, r1
 800268e:	4692      	mov	sl, r2
 8002690:	0212      	lsls	r2, r2, #8
 8002692:	d400      	bmi.n	8002696 <__aeabi_dsub+0x2ca>
 8002694:	e20a      	b.n	8002aac <__aeabi_dsub+0x6e0>
 8002696:	1ac4      	subs	r4, r0, r3
 8002698:	42a0      	cmp	r0, r4
 800269a:	4180      	sbcs	r0, r0
 800269c:	464b      	mov	r3, r9
 800269e:	4240      	negs	r0, r0
 80026a0:	1aff      	subs	r7, r7, r3
 80026a2:	1a3b      	subs	r3, r7, r0
 80026a4:	469a      	mov	sl, r3
 80026a6:	465d      	mov	r5, fp
 80026a8:	e71a      	b.n	80024e0 <__aeabi_dsub+0x114>
 80026aa:	003a      	movs	r2, r7
 80026ac:	4302      	orrs	r2, r0
 80026ae:	d073      	beq.n	8002798 <__aeabi_dsub+0x3cc>
 80026b0:	0022      	movs	r2, r4
 80026b2:	3a01      	subs	r2, #1
 80026b4:	2c01      	cmp	r4, #1
 80026b6:	d100      	bne.n	80026ba <__aeabi_dsub+0x2ee>
 80026b8:	e0cb      	b.n	8002852 <__aeabi_dsub+0x486>
 80026ba:	4554      	cmp	r4, sl
 80026bc:	d042      	beq.n	8002744 <__aeabi_dsub+0x378>
 80026be:	4694      	mov	ip, r2
 80026c0:	e748      	b.n	8002554 <__aeabi_dsub+0x188>
 80026c2:	0010      	movs	r0, r2
 80026c4:	3b1f      	subs	r3, #31
 80026c6:	40d8      	lsrs	r0, r3
 80026c8:	2920      	cmp	r1, #32
 80026ca:	d003      	beq.n	80026d4 <__aeabi_dsub+0x308>
 80026cc:	2340      	movs	r3, #64	; 0x40
 80026ce:	1a5b      	subs	r3, r3, r1
 80026d0:	409a      	lsls	r2, r3
 80026d2:	4314      	orrs	r4, r2
 80026d4:	1e63      	subs	r3, r4, #1
 80026d6:	419c      	sbcs	r4, r3
 80026d8:	2300      	movs	r3, #0
 80026da:	2600      	movs	r6, #0
 80026dc:	469a      	mov	sl, r3
 80026de:	4304      	orrs	r4, r0
 80026e0:	0763      	lsls	r3, r4, #29
 80026e2:	d000      	beq.n	80026e6 <__aeabi_dsub+0x31a>
 80026e4:	e6fe      	b.n	80024e4 <__aeabi_dsub+0x118>
 80026e6:	4652      	mov	r2, sl
 80026e8:	08e3      	lsrs	r3, r4, #3
 80026ea:	0752      	lsls	r2, r2, #29
 80026ec:	4313      	orrs	r3, r2
 80026ee:	4652      	mov	r2, sl
 80026f0:	46b4      	mov	ip, r6
 80026f2:	08d2      	lsrs	r2, r2, #3
 80026f4:	490f      	ldr	r1, [pc, #60]	; (8002734 <__aeabi_dsub+0x368>)
 80026f6:	458c      	cmp	ip, r1
 80026f8:	d02a      	beq.n	8002750 <__aeabi_dsub+0x384>
 80026fa:	0312      	lsls	r2, r2, #12
 80026fc:	0b14      	lsrs	r4, r2, #12
 80026fe:	4662      	mov	r2, ip
 8002700:	0552      	lsls	r2, r2, #21
 8002702:	0d52      	lsrs	r2, r2, #21
 8002704:	e70c      	b.n	8002520 <__aeabi_dsub+0x154>
 8002706:	003c      	movs	r4, r7
 8002708:	4304      	orrs	r4, r0
 800270a:	1e62      	subs	r2, r4, #1
 800270c:	4194      	sbcs	r4, r2
 800270e:	18e4      	adds	r4, r4, r3
 8002710:	429c      	cmp	r4, r3
 8002712:	4192      	sbcs	r2, r2
 8002714:	4252      	negs	r2, r2
 8002716:	444a      	add	r2, r9
 8002718:	4692      	mov	sl, r2
 800271a:	4653      	mov	r3, sl
 800271c:	021b      	lsls	r3, r3, #8
 800271e:	d5df      	bpl.n	80026e0 <__aeabi_dsub+0x314>
 8002720:	4b04      	ldr	r3, [pc, #16]	; (8002734 <__aeabi_dsub+0x368>)
 8002722:	3601      	adds	r6, #1
 8002724:	429e      	cmp	r6, r3
 8002726:	d000      	beq.n	800272a <__aeabi_dsub+0x35e>
 8002728:	e0a0      	b.n	800286c <__aeabi_dsub+0x4a0>
 800272a:	0032      	movs	r2, r6
 800272c:	2400      	movs	r4, #0
 800272e:	2300      	movs	r3, #0
 8002730:	e6f6      	b.n	8002520 <__aeabi_dsub+0x154>
 8002732:	46c0      	nop			; (mov r8, r8)
 8002734:	000007ff 	.word	0x000007ff
 8002738:	ff7fffff 	.word	0xff7fffff
 800273c:	fffff801 	.word	0xfffff801
 8002740:	000007fe 	.word	0x000007fe
 8002744:	08db      	lsrs	r3, r3, #3
 8002746:	464a      	mov	r2, r9
 8002748:	0752      	lsls	r2, r2, #29
 800274a:	4313      	orrs	r3, r2
 800274c:	464a      	mov	r2, r9
 800274e:	08d2      	lsrs	r2, r2, #3
 8002750:	0019      	movs	r1, r3
 8002752:	4311      	orrs	r1, r2
 8002754:	d100      	bne.n	8002758 <__aeabi_dsub+0x38c>
 8002756:	e1b5      	b.n	8002ac4 <__aeabi_dsub+0x6f8>
 8002758:	2480      	movs	r4, #128	; 0x80
 800275a:	0324      	lsls	r4, r4, #12
 800275c:	4314      	orrs	r4, r2
 800275e:	0324      	lsls	r4, r4, #12
 8002760:	4ad5      	ldr	r2, [pc, #852]	; (8002ab8 <__aeabi_dsub+0x6ec>)
 8002762:	0b24      	lsrs	r4, r4, #12
 8002764:	e6dc      	b.n	8002520 <__aeabi_dsub+0x154>
 8002766:	0020      	movs	r0, r4
 8002768:	f000 fb2a 	bl	8002dc0 <__clzsi2>
 800276c:	0003      	movs	r3, r0
 800276e:	3318      	adds	r3, #24
 8002770:	2b1f      	cmp	r3, #31
 8002772:	dc00      	bgt.n	8002776 <__aeabi_dsub+0x3aa>
 8002774:	e695      	b.n	80024a2 <__aeabi_dsub+0xd6>
 8002776:	0022      	movs	r2, r4
 8002778:	3808      	subs	r0, #8
 800277a:	4082      	lsls	r2, r0
 800277c:	2400      	movs	r4, #0
 800277e:	429e      	cmp	r6, r3
 8002780:	dc00      	bgt.n	8002784 <__aeabi_dsub+0x3b8>
 8002782:	e69a      	b.n	80024ba <__aeabi_dsub+0xee>
 8002784:	1af6      	subs	r6, r6, r3
 8002786:	4bcd      	ldr	r3, [pc, #820]	; (8002abc <__aeabi_dsub+0x6f0>)
 8002788:	401a      	ands	r2, r3
 800278a:	4692      	mov	sl, r2
 800278c:	e6a8      	b.n	80024e0 <__aeabi_dsub+0x114>
 800278e:	003c      	movs	r4, r7
 8002790:	4304      	orrs	r4, r0
 8002792:	1e62      	subs	r2, r4, #1
 8002794:	4194      	sbcs	r4, r2
 8002796:	e66c      	b.n	8002472 <__aeabi_dsub+0xa6>
 8002798:	464a      	mov	r2, r9
 800279a:	08db      	lsrs	r3, r3, #3
 800279c:	0752      	lsls	r2, r2, #29
 800279e:	4313      	orrs	r3, r2
 80027a0:	464a      	mov	r2, r9
 80027a2:	08d2      	lsrs	r2, r2, #3
 80027a4:	e7a6      	b.n	80026f4 <__aeabi_dsub+0x328>
 80027a6:	4cc6      	ldr	r4, [pc, #792]	; (8002ac0 <__aeabi_dsub+0x6f4>)
 80027a8:	1c72      	adds	r2, r6, #1
 80027aa:	4222      	tst	r2, r4
 80027ac:	d000      	beq.n	80027b0 <__aeabi_dsub+0x3e4>
 80027ae:	e0ac      	b.n	800290a <__aeabi_dsub+0x53e>
 80027b0:	464a      	mov	r2, r9
 80027b2:	431a      	orrs	r2, r3
 80027b4:	2e00      	cmp	r6, #0
 80027b6:	d000      	beq.n	80027ba <__aeabi_dsub+0x3ee>
 80027b8:	e105      	b.n	80029c6 <__aeabi_dsub+0x5fa>
 80027ba:	2a00      	cmp	r2, #0
 80027bc:	d100      	bne.n	80027c0 <__aeabi_dsub+0x3f4>
 80027be:	e156      	b.n	8002a6e <__aeabi_dsub+0x6a2>
 80027c0:	003a      	movs	r2, r7
 80027c2:	4302      	orrs	r2, r0
 80027c4:	d100      	bne.n	80027c8 <__aeabi_dsub+0x3fc>
 80027c6:	e0db      	b.n	8002980 <__aeabi_dsub+0x5b4>
 80027c8:	181c      	adds	r4, r3, r0
 80027ca:	429c      	cmp	r4, r3
 80027cc:	419b      	sbcs	r3, r3
 80027ce:	444f      	add	r7, r9
 80027d0:	46ba      	mov	sl, r7
 80027d2:	425b      	negs	r3, r3
 80027d4:	449a      	add	sl, r3
 80027d6:	4653      	mov	r3, sl
 80027d8:	021b      	lsls	r3, r3, #8
 80027da:	d400      	bmi.n	80027de <__aeabi_dsub+0x412>
 80027dc:	e780      	b.n	80026e0 <__aeabi_dsub+0x314>
 80027de:	4652      	mov	r2, sl
 80027e0:	4bb6      	ldr	r3, [pc, #728]	; (8002abc <__aeabi_dsub+0x6f0>)
 80027e2:	2601      	movs	r6, #1
 80027e4:	401a      	ands	r2, r3
 80027e6:	4692      	mov	sl, r2
 80027e8:	e77a      	b.n	80026e0 <__aeabi_dsub+0x314>
 80027ea:	4cb3      	ldr	r4, [pc, #716]	; (8002ab8 <__aeabi_dsub+0x6ec>)
 80027ec:	42a2      	cmp	r2, r4
 80027ee:	d100      	bne.n	80027f2 <__aeabi_dsub+0x426>
 80027f0:	e0c0      	b.n	8002974 <__aeabi_dsub+0x5a8>
 80027f2:	2480      	movs	r4, #128	; 0x80
 80027f4:	464d      	mov	r5, r9
 80027f6:	0424      	lsls	r4, r4, #16
 80027f8:	4325      	orrs	r5, r4
 80027fa:	46a9      	mov	r9, r5
 80027fc:	4664      	mov	r4, ip
 80027fe:	2c38      	cmp	r4, #56	; 0x38
 8002800:	dc53      	bgt.n	80028aa <__aeabi_dsub+0x4de>
 8002802:	4661      	mov	r1, ip
 8002804:	2c1f      	cmp	r4, #31
 8002806:	dd00      	ble.n	800280a <__aeabi_dsub+0x43e>
 8002808:	e0cd      	b.n	80029a6 <__aeabi_dsub+0x5da>
 800280a:	2520      	movs	r5, #32
 800280c:	001e      	movs	r6, r3
 800280e:	1b2d      	subs	r5, r5, r4
 8002810:	464c      	mov	r4, r9
 8002812:	40ab      	lsls	r3, r5
 8002814:	40ac      	lsls	r4, r5
 8002816:	40ce      	lsrs	r6, r1
 8002818:	1e5d      	subs	r5, r3, #1
 800281a:	41ab      	sbcs	r3, r5
 800281c:	4334      	orrs	r4, r6
 800281e:	4323      	orrs	r3, r4
 8002820:	464c      	mov	r4, r9
 8002822:	40cc      	lsrs	r4, r1
 8002824:	1b3f      	subs	r7, r7, r4
 8002826:	e045      	b.n	80028b4 <__aeabi_dsub+0x4e8>
 8002828:	464a      	mov	r2, r9
 800282a:	1a1c      	subs	r4, r3, r0
 800282c:	1bd1      	subs	r1, r2, r7
 800282e:	42a3      	cmp	r3, r4
 8002830:	4192      	sbcs	r2, r2
 8002832:	4252      	negs	r2, r2
 8002834:	4692      	mov	sl, r2
 8002836:	000a      	movs	r2, r1
 8002838:	4651      	mov	r1, sl
 800283a:	1a52      	subs	r2, r2, r1
 800283c:	4692      	mov	sl, r2
 800283e:	0212      	lsls	r2, r2, #8
 8002840:	d500      	bpl.n	8002844 <__aeabi_dsub+0x478>
 8002842:	e083      	b.n	800294c <__aeabi_dsub+0x580>
 8002844:	4653      	mov	r3, sl
 8002846:	4323      	orrs	r3, r4
 8002848:	d000      	beq.n	800284c <__aeabi_dsub+0x480>
 800284a:	e621      	b.n	8002490 <__aeabi_dsub+0xc4>
 800284c:	2200      	movs	r2, #0
 800284e:	2500      	movs	r5, #0
 8002850:	e753      	b.n	80026fa <__aeabi_dsub+0x32e>
 8002852:	181c      	adds	r4, r3, r0
 8002854:	429c      	cmp	r4, r3
 8002856:	419b      	sbcs	r3, r3
 8002858:	444f      	add	r7, r9
 800285a:	46ba      	mov	sl, r7
 800285c:	425b      	negs	r3, r3
 800285e:	449a      	add	sl, r3
 8002860:	4653      	mov	r3, sl
 8002862:	2601      	movs	r6, #1
 8002864:	021b      	lsls	r3, r3, #8
 8002866:	d400      	bmi.n	800286a <__aeabi_dsub+0x49e>
 8002868:	e73a      	b.n	80026e0 <__aeabi_dsub+0x314>
 800286a:	2602      	movs	r6, #2
 800286c:	4652      	mov	r2, sl
 800286e:	4b93      	ldr	r3, [pc, #588]	; (8002abc <__aeabi_dsub+0x6f0>)
 8002870:	2101      	movs	r1, #1
 8002872:	401a      	ands	r2, r3
 8002874:	0013      	movs	r3, r2
 8002876:	4021      	ands	r1, r4
 8002878:	0862      	lsrs	r2, r4, #1
 800287a:	430a      	orrs	r2, r1
 800287c:	07dc      	lsls	r4, r3, #31
 800287e:	085b      	lsrs	r3, r3, #1
 8002880:	469a      	mov	sl, r3
 8002882:	4314      	orrs	r4, r2
 8002884:	e62c      	b.n	80024e0 <__aeabi_dsub+0x114>
 8002886:	0039      	movs	r1, r7
 8002888:	3a20      	subs	r2, #32
 800288a:	40d1      	lsrs	r1, r2
 800288c:	4662      	mov	r2, ip
 800288e:	2a20      	cmp	r2, #32
 8002890:	d006      	beq.n	80028a0 <__aeabi_dsub+0x4d4>
 8002892:	4664      	mov	r4, ip
 8002894:	2240      	movs	r2, #64	; 0x40
 8002896:	1b12      	subs	r2, r2, r4
 8002898:	003c      	movs	r4, r7
 800289a:	4094      	lsls	r4, r2
 800289c:	4304      	orrs	r4, r0
 800289e:	9401      	str	r4, [sp, #4]
 80028a0:	9c01      	ldr	r4, [sp, #4]
 80028a2:	1e62      	subs	r2, r4, #1
 80028a4:	4194      	sbcs	r4, r2
 80028a6:	430c      	orrs	r4, r1
 80028a8:	e5e3      	b.n	8002472 <__aeabi_dsub+0xa6>
 80028aa:	4649      	mov	r1, r9
 80028ac:	4319      	orrs	r1, r3
 80028ae:	000b      	movs	r3, r1
 80028b0:	1e5c      	subs	r4, r3, #1
 80028b2:	41a3      	sbcs	r3, r4
 80028b4:	1ac4      	subs	r4, r0, r3
 80028b6:	42a0      	cmp	r0, r4
 80028b8:	419b      	sbcs	r3, r3
 80028ba:	425b      	negs	r3, r3
 80028bc:	1afb      	subs	r3, r7, r3
 80028be:	469a      	mov	sl, r3
 80028c0:	465d      	mov	r5, fp
 80028c2:	0016      	movs	r6, r2
 80028c4:	e5dc      	b.n	8002480 <__aeabi_dsub+0xb4>
 80028c6:	4649      	mov	r1, r9
 80028c8:	4319      	orrs	r1, r3
 80028ca:	d100      	bne.n	80028ce <__aeabi_dsub+0x502>
 80028cc:	e0ae      	b.n	8002a2c <__aeabi_dsub+0x660>
 80028ce:	4661      	mov	r1, ip
 80028d0:	4664      	mov	r4, ip
 80028d2:	3901      	subs	r1, #1
 80028d4:	2c01      	cmp	r4, #1
 80028d6:	d100      	bne.n	80028da <__aeabi_dsub+0x50e>
 80028d8:	e0e0      	b.n	8002a9c <__aeabi_dsub+0x6d0>
 80028da:	4c77      	ldr	r4, [pc, #476]	; (8002ab8 <__aeabi_dsub+0x6ec>)
 80028dc:	45a4      	cmp	ip, r4
 80028de:	d056      	beq.n	800298e <__aeabi_dsub+0x5c2>
 80028e0:	468c      	mov	ip, r1
 80028e2:	e69a      	b.n	800261a <__aeabi_dsub+0x24e>
 80028e4:	4661      	mov	r1, ip
 80028e6:	2220      	movs	r2, #32
 80028e8:	003c      	movs	r4, r7
 80028ea:	1a52      	subs	r2, r2, r1
 80028ec:	4094      	lsls	r4, r2
 80028ee:	0001      	movs	r1, r0
 80028f0:	4090      	lsls	r0, r2
 80028f2:	46a0      	mov	r8, r4
 80028f4:	4664      	mov	r4, ip
 80028f6:	1e42      	subs	r2, r0, #1
 80028f8:	4190      	sbcs	r0, r2
 80028fa:	4662      	mov	r2, ip
 80028fc:	40e1      	lsrs	r1, r4
 80028fe:	4644      	mov	r4, r8
 8002900:	40d7      	lsrs	r7, r2
 8002902:	430c      	orrs	r4, r1
 8002904:	4304      	orrs	r4, r0
 8002906:	44b9      	add	r9, r7
 8002908:	e701      	b.n	800270e <__aeabi_dsub+0x342>
 800290a:	496b      	ldr	r1, [pc, #428]	; (8002ab8 <__aeabi_dsub+0x6ec>)
 800290c:	428a      	cmp	r2, r1
 800290e:	d100      	bne.n	8002912 <__aeabi_dsub+0x546>
 8002910:	e70c      	b.n	800272c <__aeabi_dsub+0x360>
 8002912:	1818      	adds	r0, r3, r0
 8002914:	4298      	cmp	r0, r3
 8002916:	419b      	sbcs	r3, r3
 8002918:	444f      	add	r7, r9
 800291a:	425b      	negs	r3, r3
 800291c:	18fb      	adds	r3, r7, r3
 800291e:	07dc      	lsls	r4, r3, #31
 8002920:	0840      	lsrs	r0, r0, #1
 8002922:	085b      	lsrs	r3, r3, #1
 8002924:	469a      	mov	sl, r3
 8002926:	0016      	movs	r6, r2
 8002928:	4304      	orrs	r4, r0
 800292a:	e6d9      	b.n	80026e0 <__aeabi_dsub+0x314>
 800292c:	2a00      	cmp	r2, #0
 800292e:	d000      	beq.n	8002932 <__aeabi_dsub+0x566>
 8002930:	e081      	b.n	8002a36 <__aeabi_dsub+0x66a>
 8002932:	003b      	movs	r3, r7
 8002934:	4303      	orrs	r3, r0
 8002936:	d11d      	bne.n	8002974 <__aeabi_dsub+0x5a8>
 8002938:	2280      	movs	r2, #128	; 0x80
 800293a:	2500      	movs	r5, #0
 800293c:	0312      	lsls	r2, r2, #12
 800293e:	e70b      	b.n	8002758 <__aeabi_dsub+0x38c>
 8002940:	08c0      	lsrs	r0, r0, #3
 8002942:	077b      	lsls	r3, r7, #29
 8002944:	465d      	mov	r5, fp
 8002946:	4303      	orrs	r3, r0
 8002948:	08fa      	lsrs	r2, r7, #3
 800294a:	e6d3      	b.n	80026f4 <__aeabi_dsub+0x328>
 800294c:	1ac4      	subs	r4, r0, r3
 800294e:	42a0      	cmp	r0, r4
 8002950:	4180      	sbcs	r0, r0
 8002952:	464b      	mov	r3, r9
 8002954:	4240      	negs	r0, r0
 8002956:	1aff      	subs	r7, r7, r3
 8002958:	1a3b      	subs	r3, r7, r0
 800295a:	469a      	mov	sl, r3
 800295c:	465d      	mov	r5, fp
 800295e:	e597      	b.n	8002490 <__aeabi_dsub+0xc4>
 8002960:	1a1c      	subs	r4, r3, r0
 8002962:	464a      	mov	r2, r9
 8002964:	42a3      	cmp	r3, r4
 8002966:	419b      	sbcs	r3, r3
 8002968:	1bd7      	subs	r7, r2, r7
 800296a:	425b      	negs	r3, r3
 800296c:	1afb      	subs	r3, r7, r3
 800296e:	469a      	mov	sl, r3
 8002970:	2601      	movs	r6, #1
 8002972:	e585      	b.n	8002480 <__aeabi_dsub+0xb4>
 8002974:	08c0      	lsrs	r0, r0, #3
 8002976:	077b      	lsls	r3, r7, #29
 8002978:	465d      	mov	r5, fp
 800297a:	4303      	orrs	r3, r0
 800297c:	08fa      	lsrs	r2, r7, #3
 800297e:	e6e7      	b.n	8002750 <__aeabi_dsub+0x384>
 8002980:	464a      	mov	r2, r9
 8002982:	08db      	lsrs	r3, r3, #3
 8002984:	0752      	lsls	r2, r2, #29
 8002986:	4313      	orrs	r3, r2
 8002988:	464a      	mov	r2, r9
 800298a:	08d2      	lsrs	r2, r2, #3
 800298c:	e6b5      	b.n	80026fa <__aeabi_dsub+0x32e>
 800298e:	08c0      	lsrs	r0, r0, #3
 8002990:	077b      	lsls	r3, r7, #29
 8002992:	4303      	orrs	r3, r0
 8002994:	08fa      	lsrs	r2, r7, #3
 8002996:	e6db      	b.n	8002750 <__aeabi_dsub+0x384>
 8002998:	4649      	mov	r1, r9
 800299a:	4319      	orrs	r1, r3
 800299c:	000b      	movs	r3, r1
 800299e:	1e59      	subs	r1, r3, #1
 80029a0:	418b      	sbcs	r3, r1
 80029a2:	001c      	movs	r4, r3
 80029a4:	e653      	b.n	800264e <__aeabi_dsub+0x282>
 80029a6:	464d      	mov	r5, r9
 80029a8:	3c20      	subs	r4, #32
 80029aa:	40e5      	lsrs	r5, r4
 80029ac:	2920      	cmp	r1, #32
 80029ae:	d005      	beq.n	80029bc <__aeabi_dsub+0x5f0>
 80029b0:	2440      	movs	r4, #64	; 0x40
 80029b2:	1a64      	subs	r4, r4, r1
 80029b4:	4649      	mov	r1, r9
 80029b6:	40a1      	lsls	r1, r4
 80029b8:	430b      	orrs	r3, r1
 80029ba:	4698      	mov	r8, r3
 80029bc:	4643      	mov	r3, r8
 80029be:	1e5c      	subs	r4, r3, #1
 80029c0:	41a3      	sbcs	r3, r4
 80029c2:	432b      	orrs	r3, r5
 80029c4:	e776      	b.n	80028b4 <__aeabi_dsub+0x4e8>
 80029c6:	2a00      	cmp	r2, #0
 80029c8:	d0e1      	beq.n	800298e <__aeabi_dsub+0x5c2>
 80029ca:	003a      	movs	r2, r7
 80029cc:	08db      	lsrs	r3, r3, #3
 80029ce:	4302      	orrs	r2, r0
 80029d0:	d100      	bne.n	80029d4 <__aeabi_dsub+0x608>
 80029d2:	e6b8      	b.n	8002746 <__aeabi_dsub+0x37a>
 80029d4:	464a      	mov	r2, r9
 80029d6:	0752      	lsls	r2, r2, #29
 80029d8:	2480      	movs	r4, #128	; 0x80
 80029da:	4313      	orrs	r3, r2
 80029dc:	464a      	mov	r2, r9
 80029de:	0324      	lsls	r4, r4, #12
 80029e0:	08d2      	lsrs	r2, r2, #3
 80029e2:	4222      	tst	r2, r4
 80029e4:	d007      	beq.n	80029f6 <__aeabi_dsub+0x62a>
 80029e6:	08fe      	lsrs	r6, r7, #3
 80029e8:	4226      	tst	r6, r4
 80029ea:	d104      	bne.n	80029f6 <__aeabi_dsub+0x62a>
 80029ec:	465d      	mov	r5, fp
 80029ee:	0032      	movs	r2, r6
 80029f0:	08c3      	lsrs	r3, r0, #3
 80029f2:	077f      	lsls	r7, r7, #29
 80029f4:	433b      	orrs	r3, r7
 80029f6:	0f59      	lsrs	r1, r3, #29
 80029f8:	00db      	lsls	r3, r3, #3
 80029fa:	0749      	lsls	r1, r1, #29
 80029fc:	08db      	lsrs	r3, r3, #3
 80029fe:	430b      	orrs	r3, r1
 8002a00:	e6a6      	b.n	8002750 <__aeabi_dsub+0x384>
 8002a02:	1ac4      	subs	r4, r0, r3
 8002a04:	42a0      	cmp	r0, r4
 8002a06:	4180      	sbcs	r0, r0
 8002a08:	464b      	mov	r3, r9
 8002a0a:	4240      	negs	r0, r0
 8002a0c:	1aff      	subs	r7, r7, r3
 8002a0e:	1a3b      	subs	r3, r7, r0
 8002a10:	469a      	mov	sl, r3
 8002a12:	465d      	mov	r5, fp
 8002a14:	2601      	movs	r6, #1
 8002a16:	e533      	b.n	8002480 <__aeabi_dsub+0xb4>
 8002a18:	003b      	movs	r3, r7
 8002a1a:	4303      	orrs	r3, r0
 8002a1c:	d100      	bne.n	8002a20 <__aeabi_dsub+0x654>
 8002a1e:	e715      	b.n	800284c <__aeabi_dsub+0x480>
 8002a20:	08c0      	lsrs	r0, r0, #3
 8002a22:	077b      	lsls	r3, r7, #29
 8002a24:	465d      	mov	r5, fp
 8002a26:	4303      	orrs	r3, r0
 8002a28:	08fa      	lsrs	r2, r7, #3
 8002a2a:	e666      	b.n	80026fa <__aeabi_dsub+0x32e>
 8002a2c:	08c0      	lsrs	r0, r0, #3
 8002a2e:	077b      	lsls	r3, r7, #29
 8002a30:	4303      	orrs	r3, r0
 8002a32:	08fa      	lsrs	r2, r7, #3
 8002a34:	e65e      	b.n	80026f4 <__aeabi_dsub+0x328>
 8002a36:	003a      	movs	r2, r7
 8002a38:	08db      	lsrs	r3, r3, #3
 8002a3a:	4302      	orrs	r2, r0
 8002a3c:	d100      	bne.n	8002a40 <__aeabi_dsub+0x674>
 8002a3e:	e682      	b.n	8002746 <__aeabi_dsub+0x37a>
 8002a40:	464a      	mov	r2, r9
 8002a42:	0752      	lsls	r2, r2, #29
 8002a44:	2480      	movs	r4, #128	; 0x80
 8002a46:	4313      	orrs	r3, r2
 8002a48:	464a      	mov	r2, r9
 8002a4a:	0324      	lsls	r4, r4, #12
 8002a4c:	08d2      	lsrs	r2, r2, #3
 8002a4e:	4222      	tst	r2, r4
 8002a50:	d007      	beq.n	8002a62 <__aeabi_dsub+0x696>
 8002a52:	08fe      	lsrs	r6, r7, #3
 8002a54:	4226      	tst	r6, r4
 8002a56:	d104      	bne.n	8002a62 <__aeabi_dsub+0x696>
 8002a58:	465d      	mov	r5, fp
 8002a5a:	0032      	movs	r2, r6
 8002a5c:	08c3      	lsrs	r3, r0, #3
 8002a5e:	077f      	lsls	r7, r7, #29
 8002a60:	433b      	orrs	r3, r7
 8002a62:	0f59      	lsrs	r1, r3, #29
 8002a64:	00db      	lsls	r3, r3, #3
 8002a66:	08db      	lsrs	r3, r3, #3
 8002a68:	0749      	lsls	r1, r1, #29
 8002a6a:	430b      	orrs	r3, r1
 8002a6c:	e670      	b.n	8002750 <__aeabi_dsub+0x384>
 8002a6e:	08c0      	lsrs	r0, r0, #3
 8002a70:	077b      	lsls	r3, r7, #29
 8002a72:	4303      	orrs	r3, r0
 8002a74:	08fa      	lsrs	r2, r7, #3
 8002a76:	e640      	b.n	80026fa <__aeabi_dsub+0x32e>
 8002a78:	464c      	mov	r4, r9
 8002a7a:	3920      	subs	r1, #32
 8002a7c:	40cc      	lsrs	r4, r1
 8002a7e:	4661      	mov	r1, ip
 8002a80:	2920      	cmp	r1, #32
 8002a82:	d006      	beq.n	8002a92 <__aeabi_dsub+0x6c6>
 8002a84:	4666      	mov	r6, ip
 8002a86:	2140      	movs	r1, #64	; 0x40
 8002a88:	1b89      	subs	r1, r1, r6
 8002a8a:	464e      	mov	r6, r9
 8002a8c:	408e      	lsls	r6, r1
 8002a8e:	4333      	orrs	r3, r6
 8002a90:	4698      	mov	r8, r3
 8002a92:	4643      	mov	r3, r8
 8002a94:	1e59      	subs	r1, r3, #1
 8002a96:	418b      	sbcs	r3, r1
 8002a98:	431c      	orrs	r4, r3
 8002a9a:	e5d8      	b.n	800264e <__aeabi_dsub+0x282>
 8002a9c:	181c      	adds	r4, r3, r0
 8002a9e:	4284      	cmp	r4, r0
 8002aa0:	4180      	sbcs	r0, r0
 8002aa2:	444f      	add	r7, r9
 8002aa4:	46ba      	mov	sl, r7
 8002aa6:	4240      	negs	r0, r0
 8002aa8:	4482      	add	sl, r0
 8002aaa:	e6d9      	b.n	8002860 <__aeabi_dsub+0x494>
 8002aac:	4653      	mov	r3, sl
 8002aae:	4323      	orrs	r3, r4
 8002ab0:	d100      	bne.n	8002ab4 <__aeabi_dsub+0x6e8>
 8002ab2:	e6cb      	b.n	800284c <__aeabi_dsub+0x480>
 8002ab4:	e614      	b.n	80026e0 <__aeabi_dsub+0x314>
 8002ab6:	46c0      	nop			; (mov r8, r8)
 8002ab8:	000007ff 	.word	0x000007ff
 8002abc:	ff7fffff 	.word	0xff7fffff
 8002ac0:	000007fe 	.word	0x000007fe
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	4a01      	ldr	r2, [pc, #4]	; (8002acc <__aeabi_dsub+0x700>)
 8002ac8:	001c      	movs	r4, r3
 8002aca:	e529      	b.n	8002520 <__aeabi_dsub+0x154>
 8002acc:	000007ff 	.word	0x000007ff

08002ad0 <__aeabi_dcmpun>:
 8002ad0:	b570      	push	{r4, r5, r6, lr}
 8002ad2:	0005      	movs	r5, r0
 8002ad4:	480c      	ldr	r0, [pc, #48]	; (8002b08 <__aeabi_dcmpun+0x38>)
 8002ad6:	031c      	lsls	r4, r3, #12
 8002ad8:	0016      	movs	r6, r2
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	030a      	lsls	r2, r1, #12
 8002ade:	0049      	lsls	r1, r1, #1
 8002ae0:	0b12      	lsrs	r2, r2, #12
 8002ae2:	0d49      	lsrs	r1, r1, #21
 8002ae4:	0b24      	lsrs	r4, r4, #12
 8002ae6:	0d5b      	lsrs	r3, r3, #21
 8002ae8:	4281      	cmp	r1, r0
 8002aea:	d008      	beq.n	8002afe <__aeabi_dcmpun+0x2e>
 8002aec:	4a06      	ldr	r2, [pc, #24]	; (8002b08 <__aeabi_dcmpun+0x38>)
 8002aee:	2000      	movs	r0, #0
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d103      	bne.n	8002afc <__aeabi_dcmpun+0x2c>
 8002af4:	0020      	movs	r0, r4
 8002af6:	4330      	orrs	r0, r6
 8002af8:	1e43      	subs	r3, r0, #1
 8002afa:	4198      	sbcs	r0, r3
 8002afc:	bd70      	pop	{r4, r5, r6, pc}
 8002afe:	2001      	movs	r0, #1
 8002b00:	432a      	orrs	r2, r5
 8002b02:	d1fb      	bne.n	8002afc <__aeabi_dcmpun+0x2c>
 8002b04:	e7f2      	b.n	8002aec <__aeabi_dcmpun+0x1c>
 8002b06:	46c0      	nop			; (mov r8, r8)
 8002b08:	000007ff 	.word	0x000007ff

08002b0c <__aeabi_d2iz>:
 8002b0c:	000a      	movs	r2, r1
 8002b0e:	b530      	push	{r4, r5, lr}
 8002b10:	4c13      	ldr	r4, [pc, #76]	; (8002b60 <__aeabi_d2iz+0x54>)
 8002b12:	0053      	lsls	r3, r2, #1
 8002b14:	0309      	lsls	r1, r1, #12
 8002b16:	0005      	movs	r5, r0
 8002b18:	0b09      	lsrs	r1, r1, #12
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	0d5b      	lsrs	r3, r3, #21
 8002b1e:	0fd2      	lsrs	r2, r2, #31
 8002b20:	42a3      	cmp	r3, r4
 8002b22:	dd04      	ble.n	8002b2e <__aeabi_d2iz+0x22>
 8002b24:	480f      	ldr	r0, [pc, #60]	; (8002b64 <__aeabi_d2iz+0x58>)
 8002b26:	4283      	cmp	r3, r0
 8002b28:	dd02      	ble.n	8002b30 <__aeabi_d2iz+0x24>
 8002b2a:	4b0f      	ldr	r3, [pc, #60]	; (8002b68 <__aeabi_d2iz+0x5c>)
 8002b2c:	18d0      	adds	r0, r2, r3
 8002b2e:	bd30      	pop	{r4, r5, pc}
 8002b30:	2080      	movs	r0, #128	; 0x80
 8002b32:	0340      	lsls	r0, r0, #13
 8002b34:	4301      	orrs	r1, r0
 8002b36:	480d      	ldr	r0, [pc, #52]	; (8002b6c <__aeabi_d2iz+0x60>)
 8002b38:	1ac0      	subs	r0, r0, r3
 8002b3a:	281f      	cmp	r0, #31
 8002b3c:	dd08      	ble.n	8002b50 <__aeabi_d2iz+0x44>
 8002b3e:	480c      	ldr	r0, [pc, #48]	; (8002b70 <__aeabi_d2iz+0x64>)
 8002b40:	1ac3      	subs	r3, r0, r3
 8002b42:	40d9      	lsrs	r1, r3
 8002b44:	000b      	movs	r3, r1
 8002b46:	4258      	negs	r0, r3
 8002b48:	2a00      	cmp	r2, #0
 8002b4a:	d1f0      	bne.n	8002b2e <__aeabi_d2iz+0x22>
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	e7ee      	b.n	8002b2e <__aeabi_d2iz+0x22>
 8002b50:	4c08      	ldr	r4, [pc, #32]	; (8002b74 <__aeabi_d2iz+0x68>)
 8002b52:	40c5      	lsrs	r5, r0
 8002b54:	46a4      	mov	ip, r4
 8002b56:	4463      	add	r3, ip
 8002b58:	4099      	lsls	r1, r3
 8002b5a:	000b      	movs	r3, r1
 8002b5c:	432b      	orrs	r3, r5
 8002b5e:	e7f2      	b.n	8002b46 <__aeabi_d2iz+0x3a>
 8002b60:	000003fe 	.word	0x000003fe
 8002b64:	0000041d 	.word	0x0000041d
 8002b68:	7fffffff 	.word	0x7fffffff
 8002b6c:	00000433 	.word	0x00000433
 8002b70:	00000413 	.word	0x00000413
 8002b74:	fffffbed 	.word	0xfffffbed

08002b78 <__aeabi_i2d>:
 8002b78:	b570      	push	{r4, r5, r6, lr}
 8002b7a:	2800      	cmp	r0, #0
 8002b7c:	d016      	beq.n	8002bac <__aeabi_i2d+0x34>
 8002b7e:	17c3      	asrs	r3, r0, #31
 8002b80:	18c5      	adds	r5, r0, r3
 8002b82:	405d      	eors	r5, r3
 8002b84:	0fc4      	lsrs	r4, r0, #31
 8002b86:	0028      	movs	r0, r5
 8002b88:	f000 f91a 	bl	8002dc0 <__clzsi2>
 8002b8c:	4b11      	ldr	r3, [pc, #68]	; (8002bd4 <__aeabi_i2d+0x5c>)
 8002b8e:	1a1b      	subs	r3, r3, r0
 8002b90:	280a      	cmp	r0, #10
 8002b92:	dc16      	bgt.n	8002bc2 <__aeabi_i2d+0x4a>
 8002b94:	0002      	movs	r2, r0
 8002b96:	002e      	movs	r6, r5
 8002b98:	3215      	adds	r2, #21
 8002b9a:	4096      	lsls	r6, r2
 8002b9c:	220b      	movs	r2, #11
 8002b9e:	1a12      	subs	r2, r2, r0
 8002ba0:	40d5      	lsrs	r5, r2
 8002ba2:	055b      	lsls	r3, r3, #21
 8002ba4:	032d      	lsls	r5, r5, #12
 8002ba6:	0b2d      	lsrs	r5, r5, #12
 8002ba8:	0d5b      	lsrs	r3, r3, #21
 8002baa:	e003      	b.n	8002bb4 <__aeabi_i2d+0x3c>
 8002bac:	2400      	movs	r4, #0
 8002bae:	2300      	movs	r3, #0
 8002bb0:	2500      	movs	r5, #0
 8002bb2:	2600      	movs	r6, #0
 8002bb4:	051b      	lsls	r3, r3, #20
 8002bb6:	432b      	orrs	r3, r5
 8002bb8:	07e4      	lsls	r4, r4, #31
 8002bba:	4323      	orrs	r3, r4
 8002bbc:	0030      	movs	r0, r6
 8002bbe:	0019      	movs	r1, r3
 8002bc0:	bd70      	pop	{r4, r5, r6, pc}
 8002bc2:	380b      	subs	r0, #11
 8002bc4:	4085      	lsls	r5, r0
 8002bc6:	055b      	lsls	r3, r3, #21
 8002bc8:	032d      	lsls	r5, r5, #12
 8002bca:	2600      	movs	r6, #0
 8002bcc:	0b2d      	lsrs	r5, r5, #12
 8002bce:	0d5b      	lsrs	r3, r3, #21
 8002bd0:	e7f0      	b.n	8002bb4 <__aeabi_i2d+0x3c>
 8002bd2:	46c0      	nop			; (mov r8, r8)
 8002bd4:	0000041e 	.word	0x0000041e

08002bd8 <__aeabi_ui2d>:
 8002bd8:	b510      	push	{r4, lr}
 8002bda:	1e04      	subs	r4, r0, #0
 8002bdc:	d010      	beq.n	8002c00 <__aeabi_ui2d+0x28>
 8002bde:	f000 f8ef 	bl	8002dc0 <__clzsi2>
 8002be2:	4b0f      	ldr	r3, [pc, #60]	; (8002c20 <__aeabi_ui2d+0x48>)
 8002be4:	1a1b      	subs	r3, r3, r0
 8002be6:	280a      	cmp	r0, #10
 8002be8:	dc11      	bgt.n	8002c0e <__aeabi_ui2d+0x36>
 8002bea:	220b      	movs	r2, #11
 8002bec:	0021      	movs	r1, r4
 8002bee:	1a12      	subs	r2, r2, r0
 8002bf0:	40d1      	lsrs	r1, r2
 8002bf2:	3015      	adds	r0, #21
 8002bf4:	030a      	lsls	r2, r1, #12
 8002bf6:	055b      	lsls	r3, r3, #21
 8002bf8:	4084      	lsls	r4, r0
 8002bfa:	0b12      	lsrs	r2, r2, #12
 8002bfc:	0d5b      	lsrs	r3, r3, #21
 8002bfe:	e001      	b.n	8002c04 <__aeabi_ui2d+0x2c>
 8002c00:	2300      	movs	r3, #0
 8002c02:	2200      	movs	r2, #0
 8002c04:	051b      	lsls	r3, r3, #20
 8002c06:	4313      	orrs	r3, r2
 8002c08:	0020      	movs	r0, r4
 8002c0a:	0019      	movs	r1, r3
 8002c0c:	bd10      	pop	{r4, pc}
 8002c0e:	0022      	movs	r2, r4
 8002c10:	380b      	subs	r0, #11
 8002c12:	4082      	lsls	r2, r0
 8002c14:	055b      	lsls	r3, r3, #21
 8002c16:	0312      	lsls	r2, r2, #12
 8002c18:	2400      	movs	r4, #0
 8002c1a:	0b12      	lsrs	r2, r2, #12
 8002c1c:	0d5b      	lsrs	r3, r3, #21
 8002c1e:	e7f1      	b.n	8002c04 <__aeabi_ui2d+0x2c>
 8002c20:	0000041e 	.word	0x0000041e

08002c24 <__aeabi_f2d>:
 8002c24:	b570      	push	{r4, r5, r6, lr}
 8002c26:	0242      	lsls	r2, r0, #9
 8002c28:	0043      	lsls	r3, r0, #1
 8002c2a:	0fc4      	lsrs	r4, r0, #31
 8002c2c:	20fe      	movs	r0, #254	; 0xfe
 8002c2e:	0e1b      	lsrs	r3, r3, #24
 8002c30:	1c59      	adds	r1, r3, #1
 8002c32:	0a55      	lsrs	r5, r2, #9
 8002c34:	4208      	tst	r0, r1
 8002c36:	d00c      	beq.n	8002c52 <__aeabi_f2d+0x2e>
 8002c38:	21e0      	movs	r1, #224	; 0xe0
 8002c3a:	0089      	lsls	r1, r1, #2
 8002c3c:	468c      	mov	ip, r1
 8002c3e:	076d      	lsls	r5, r5, #29
 8002c40:	0b12      	lsrs	r2, r2, #12
 8002c42:	4463      	add	r3, ip
 8002c44:	051b      	lsls	r3, r3, #20
 8002c46:	4313      	orrs	r3, r2
 8002c48:	07e4      	lsls	r4, r4, #31
 8002c4a:	4323      	orrs	r3, r4
 8002c4c:	0028      	movs	r0, r5
 8002c4e:	0019      	movs	r1, r3
 8002c50:	bd70      	pop	{r4, r5, r6, pc}
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d114      	bne.n	8002c80 <__aeabi_f2d+0x5c>
 8002c56:	2d00      	cmp	r5, #0
 8002c58:	d01b      	beq.n	8002c92 <__aeabi_f2d+0x6e>
 8002c5a:	0028      	movs	r0, r5
 8002c5c:	f000 f8b0 	bl	8002dc0 <__clzsi2>
 8002c60:	280a      	cmp	r0, #10
 8002c62:	dc1c      	bgt.n	8002c9e <__aeabi_f2d+0x7a>
 8002c64:	230b      	movs	r3, #11
 8002c66:	002a      	movs	r2, r5
 8002c68:	1a1b      	subs	r3, r3, r0
 8002c6a:	40da      	lsrs	r2, r3
 8002c6c:	0003      	movs	r3, r0
 8002c6e:	3315      	adds	r3, #21
 8002c70:	409d      	lsls	r5, r3
 8002c72:	4b0e      	ldr	r3, [pc, #56]	; (8002cac <__aeabi_f2d+0x88>)
 8002c74:	0312      	lsls	r2, r2, #12
 8002c76:	1a1b      	subs	r3, r3, r0
 8002c78:	055b      	lsls	r3, r3, #21
 8002c7a:	0b12      	lsrs	r2, r2, #12
 8002c7c:	0d5b      	lsrs	r3, r3, #21
 8002c7e:	e7e1      	b.n	8002c44 <__aeabi_f2d+0x20>
 8002c80:	2d00      	cmp	r5, #0
 8002c82:	d009      	beq.n	8002c98 <__aeabi_f2d+0x74>
 8002c84:	0b13      	lsrs	r3, r2, #12
 8002c86:	2280      	movs	r2, #128	; 0x80
 8002c88:	0312      	lsls	r2, r2, #12
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	076d      	lsls	r5, r5, #29
 8002c8e:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <__aeabi_f2d+0x8c>)
 8002c90:	e7d8      	b.n	8002c44 <__aeabi_f2d+0x20>
 8002c92:	2300      	movs	r3, #0
 8002c94:	2200      	movs	r2, #0
 8002c96:	e7d5      	b.n	8002c44 <__aeabi_f2d+0x20>
 8002c98:	2200      	movs	r2, #0
 8002c9a:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <__aeabi_f2d+0x8c>)
 8002c9c:	e7d2      	b.n	8002c44 <__aeabi_f2d+0x20>
 8002c9e:	0003      	movs	r3, r0
 8002ca0:	002a      	movs	r2, r5
 8002ca2:	3b0b      	subs	r3, #11
 8002ca4:	409a      	lsls	r2, r3
 8002ca6:	2500      	movs	r5, #0
 8002ca8:	e7e3      	b.n	8002c72 <__aeabi_f2d+0x4e>
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	00000389 	.word	0x00000389
 8002cb0:	000007ff 	.word	0x000007ff

08002cb4 <__aeabi_d2f>:
 8002cb4:	0002      	movs	r2, r0
 8002cb6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cb8:	004b      	lsls	r3, r1, #1
 8002cba:	030d      	lsls	r5, r1, #12
 8002cbc:	0f40      	lsrs	r0, r0, #29
 8002cbe:	0d5b      	lsrs	r3, r3, #21
 8002cc0:	0fcc      	lsrs	r4, r1, #31
 8002cc2:	0a6d      	lsrs	r5, r5, #9
 8002cc4:	493a      	ldr	r1, [pc, #232]	; (8002db0 <__aeabi_d2f+0xfc>)
 8002cc6:	4305      	orrs	r5, r0
 8002cc8:	1c58      	adds	r0, r3, #1
 8002cca:	00d7      	lsls	r7, r2, #3
 8002ccc:	4208      	tst	r0, r1
 8002cce:	d00a      	beq.n	8002ce6 <__aeabi_d2f+0x32>
 8002cd0:	4938      	ldr	r1, [pc, #224]	; (8002db4 <__aeabi_d2f+0x100>)
 8002cd2:	1859      	adds	r1, r3, r1
 8002cd4:	29fe      	cmp	r1, #254	; 0xfe
 8002cd6:	dd16      	ble.n	8002d06 <__aeabi_d2f+0x52>
 8002cd8:	20ff      	movs	r0, #255	; 0xff
 8002cda:	2200      	movs	r2, #0
 8002cdc:	05c0      	lsls	r0, r0, #23
 8002cde:	4310      	orrs	r0, r2
 8002ce0:	07e4      	lsls	r4, r4, #31
 8002ce2:	4320      	orrs	r0, r4
 8002ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d106      	bne.n	8002cf8 <__aeabi_d2f+0x44>
 8002cea:	433d      	orrs	r5, r7
 8002cec:	d026      	beq.n	8002d3c <__aeabi_d2f+0x88>
 8002cee:	2205      	movs	r2, #5
 8002cf0:	0192      	lsls	r2, r2, #6
 8002cf2:	0a52      	lsrs	r2, r2, #9
 8002cf4:	b2d8      	uxtb	r0, r3
 8002cf6:	e7f1      	b.n	8002cdc <__aeabi_d2f+0x28>
 8002cf8:	432f      	orrs	r7, r5
 8002cfa:	d0ed      	beq.n	8002cd8 <__aeabi_d2f+0x24>
 8002cfc:	2280      	movs	r2, #128	; 0x80
 8002cfe:	03d2      	lsls	r2, r2, #15
 8002d00:	20ff      	movs	r0, #255	; 0xff
 8002d02:	432a      	orrs	r2, r5
 8002d04:	e7ea      	b.n	8002cdc <__aeabi_d2f+0x28>
 8002d06:	2900      	cmp	r1, #0
 8002d08:	dd1b      	ble.n	8002d42 <__aeabi_d2f+0x8e>
 8002d0a:	0192      	lsls	r2, r2, #6
 8002d0c:	1e50      	subs	r0, r2, #1
 8002d0e:	4182      	sbcs	r2, r0
 8002d10:	00ed      	lsls	r5, r5, #3
 8002d12:	0f7f      	lsrs	r7, r7, #29
 8002d14:	432a      	orrs	r2, r5
 8002d16:	433a      	orrs	r2, r7
 8002d18:	0753      	lsls	r3, r2, #29
 8002d1a:	d047      	beq.n	8002dac <__aeabi_d2f+0xf8>
 8002d1c:	230f      	movs	r3, #15
 8002d1e:	4013      	ands	r3, r2
 8002d20:	2b04      	cmp	r3, #4
 8002d22:	d000      	beq.n	8002d26 <__aeabi_d2f+0x72>
 8002d24:	3204      	adds	r2, #4
 8002d26:	2380      	movs	r3, #128	; 0x80
 8002d28:	04db      	lsls	r3, r3, #19
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d03e      	beq.n	8002dac <__aeabi_d2f+0xf8>
 8002d2e:	1c48      	adds	r0, r1, #1
 8002d30:	29fe      	cmp	r1, #254	; 0xfe
 8002d32:	d0d1      	beq.n	8002cd8 <__aeabi_d2f+0x24>
 8002d34:	0192      	lsls	r2, r2, #6
 8002d36:	0a52      	lsrs	r2, r2, #9
 8002d38:	b2c0      	uxtb	r0, r0
 8002d3a:	e7cf      	b.n	8002cdc <__aeabi_d2f+0x28>
 8002d3c:	2000      	movs	r0, #0
 8002d3e:	2200      	movs	r2, #0
 8002d40:	e7cc      	b.n	8002cdc <__aeabi_d2f+0x28>
 8002d42:	000a      	movs	r2, r1
 8002d44:	3217      	adds	r2, #23
 8002d46:	db2f      	blt.n	8002da8 <__aeabi_d2f+0xf4>
 8002d48:	2680      	movs	r6, #128	; 0x80
 8002d4a:	0436      	lsls	r6, r6, #16
 8002d4c:	432e      	orrs	r6, r5
 8002d4e:	251e      	movs	r5, #30
 8002d50:	1a6d      	subs	r5, r5, r1
 8002d52:	2d1f      	cmp	r5, #31
 8002d54:	dd11      	ble.n	8002d7a <__aeabi_d2f+0xc6>
 8002d56:	2202      	movs	r2, #2
 8002d58:	4252      	negs	r2, r2
 8002d5a:	1a52      	subs	r2, r2, r1
 8002d5c:	0031      	movs	r1, r6
 8002d5e:	40d1      	lsrs	r1, r2
 8002d60:	2d20      	cmp	r5, #32
 8002d62:	d004      	beq.n	8002d6e <__aeabi_d2f+0xba>
 8002d64:	4a14      	ldr	r2, [pc, #80]	; (8002db8 <__aeabi_d2f+0x104>)
 8002d66:	4694      	mov	ip, r2
 8002d68:	4463      	add	r3, ip
 8002d6a:	409e      	lsls	r6, r3
 8002d6c:	4337      	orrs	r7, r6
 8002d6e:	003a      	movs	r2, r7
 8002d70:	1e53      	subs	r3, r2, #1
 8002d72:	419a      	sbcs	r2, r3
 8002d74:	430a      	orrs	r2, r1
 8002d76:	2100      	movs	r1, #0
 8002d78:	e7ce      	b.n	8002d18 <__aeabi_d2f+0x64>
 8002d7a:	4a10      	ldr	r2, [pc, #64]	; (8002dbc <__aeabi_d2f+0x108>)
 8002d7c:	0038      	movs	r0, r7
 8002d7e:	4694      	mov	ip, r2
 8002d80:	4463      	add	r3, ip
 8002d82:	4098      	lsls	r0, r3
 8002d84:	003a      	movs	r2, r7
 8002d86:	1e41      	subs	r1, r0, #1
 8002d88:	4188      	sbcs	r0, r1
 8002d8a:	409e      	lsls	r6, r3
 8002d8c:	40ea      	lsrs	r2, r5
 8002d8e:	4330      	orrs	r0, r6
 8002d90:	4302      	orrs	r2, r0
 8002d92:	2100      	movs	r1, #0
 8002d94:	0753      	lsls	r3, r2, #29
 8002d96:	d1c1      	bne.n	8002d1c <__aeabi_d2f+0x68>
 8002d98:	2180      	movs	r1, #128	; 0x80
 8002d9a:	0013      	movs	r3, r2
 8002d9c:	04c9      	lsls	r1, r1, #19
 8002d9e:	2001      	movs	r0, #1
 8002da0:	400b      	ands	r3, r1
 8002da2:	420a      	tst	r2, r1
 8002da4:	d1c6      	bne.n	8002d34 <__aeabi_d2f+0x80>
 8002da6:	e7a3      	b.n	8002cf0 <__aeabi_d2f+0x3c>
 8002da8:	2300      	movs	r3, #0
 8002daa:	e7a0      	b.n	8002cee <__aeabi_d2f+0x3a>
 8002dac:	000b      	movs	r3, r1
 8002dae:	e79f      	b.n	8002cf0 <__aeabi_d2f+0x3c>
 8002db0:	000007fe 	.word	0x000007fe
 8002db4:	fffffc80 	.word	0xfffffc80
 8002db8:	fffffca2 	.word	0xfffffca2
 8002dbc:	fffffc82 	.word	0xfffffc82

08002dc0 <__clzsi2>:
 8002dc0:	211c      	movs	r1, #28
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	041b      	lsls	r3, r3, #16
 8002dc6:	4298      	cmp	r0, r3
 8002dc8:	d301      	bcc.n	8002dce <__clzsi2+0xe>
 8002dca:	0c00      	lsrs	r0, r0, #16
 8002dcc:	3910      	subs	r1, #16
 8002dce:	0a1b      	lsrs	r3, r3, #8
 8002dd0:	4298      	cmp	r0, r3
 8002dd2:	d301      	bcc.n	8002dd8 <__clzsi2+0x18>
 8002dd4:	0a00      	lsrs	r0, r0, #8
 8002dd6:	3908      	subs	r1, #8
 8002dd8:	091b      	lsrs	r3, r3, #4
 8002dda:	4298      	cmp	r0, r3
 8002ddc:	d301      	bcc.n	8002de2 <__clzsi2+0x22>
 8002dde:	0900      	lsrs	r0, r0, #4
 8002de0:	3904      	subs	r1, #4
 8002de2:	a202      	add	r2, pc, #8	; (adr r2, 8002dec <__clzsi2+0x2c>)
 8002de4:	5c10      	ldrb	r0, [r2, r0]
 8002de6:	1840      	adds	r0, r0, r1
 8002de8:	4770      	bx	lr
 8002dea:	46c0      	nop			; (mov r8, r8)
 8002dec:	02020304 	.word	0x02020304
 8002df0:	01010101 	.word	0x01010101
	...

08002dfc <__clzdi2>:
 8002dfc:	b510      	push	{r4, lr}
 8002dfe:	2900      	cmp	r1, #0
 8002e00:	d103      	bne.n	8002e0a <__clzdi2+0xe>
 8002e02:	f7ff ffdd 	bl	8002dc0 <__clzsi2>
 8002e06:	3020      	adds	r0, #32
 8002e08:	e002      	b.n	8002e10 <__clzdi2+0x14>
 8002e0a:	0008      	movs	r0, r1
 8002e0c:	f7ff ffd8 	bl	8002dc0 <__clzsi2>
 8002e10:	bd10      	pop	{r4, pc}
 8002e12:	46c0      	nop			; (mov r8, r8)

08002e14 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e16:	46c6      	mov	lr, r8
 8002e18:	b500      	push	{lr}
 8002e1a:	b0b4      	sub	sp, #208	; 0xd0
 8002e1c:	af0c      	add	r7, sp, #48	; 0x30
   /* MCU
    * Configuration--------------------------------------------------------*/

   /* Reset of all peripherals, Initializes the Flash interface and the
    * Systick. */
   HAL_Init();
 8002e1e:	f001 feaf 	bl	8004b80 <HAL_Init>
   /* USER CODE BEGIN Init */

   /* USER CODE END Init */

   /* Configure the system clock */
   SystemClock_Config();
 8002e22:	f000 f9f7 	bl	8003214 <SystemClock_Config>
   /* USER CODE BEGIN SysInit */

   /* USER CODE END SysInit */

   /* Initialize all configured peripherals */
   MX_GPIO_Init();
 8002e26:	f000 fac3 	bl	80033b0 <MX_GPIO_Init>
   MX_ADC_Init();
 8002e2a:	f000 fa47 	bl	80032bc <MX_ADC_Init>
   MX_USART2_UART_Init();
 8002e2e:	f000 fa8f 	bl	8003350 <MX_USART2_UART_Init>

   /* USER CODE BEGIN 2 */
   char msg[128];
   start_time_ms = HAL_GetTick();
 8002e32:	f001 ff0b 	bl	8004c4c <HAL_GetTick>
 8002e36:	0002      	movs	r2, r0
 8002e38:	4bd5      	ldr	r3, [pc, #852]	; (8003190 <main+0x37c>)
 8002e3a:	601a      	str	r2, [r3, #0]
   HAL_Delay(15);
 8002e3c:	200f      	movs	r0, #15
 8002e3e:	f001 ff0f 	bl	8004c60 <HAL_Delay>
   setNumber();
 8002e42:	f000 fd29 	bl	8003898 <setNumber>
   HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED);
 8002e46:	4bd3      	ldr	r3, [pc, #844]	; (8003194 <main+0x380>)
 8002e48:	2100      	movs	r1, #0
 8002e4a:	0018      	movs	r0, r3
 8002e4c:	f002 fb80 	bl	8005550 <HAL_ADCEx_Calibration_Start>

   Reset_The_Whole_B();
 8002e50:	f001 fa7a 	bl	8004348 <Reset_The_Whole_B>

   int init_v = 1;
 8002e54:	2301      	movs	r3, #1
 8002e56:	2284      	movs	r2, #132	; 0x84
 8002e58:	2118      	movs	r1, #24
 8002e5a:	1852      	adds	r2, r2, r1
 8002e5c:	19d2      	adds	r2, r2, r7
 8002e5e:	6013      	str	r3, [r2, #0]
   /* USER CODE END 2 */

   /* Infinite loop */
   /* USER CODE BEGIN WHILE */
   while (1) {
      Button_Debounce_Set();
 8002e60:	f001 f984 	bl	800416c <Button_Debounce_Set>
      uint32_t current_time_ms = HAL_GetTick();
 8002e64:	f001 fef2 	bl	8004c4c <HAL_GetTick>
 8002e68:	0003      	movs	r3, r0
 8002e6a:	2280      	movs	r2, #128	; 0x80
 8002e6c:	2018      	movs	r0, #24
 8002e6e:	1811      	adds	r1, r2, r0
 8002e70:	19c9      	adds	r1, r1, r7
 8002e72:	600b      	str	r3, [r1, #0]
      seconds_since_start = (current_time_ms - start_time_ms) / 1000.0f;
 8002e74:	4bc6      	ldr	r3, [pc, #792]	; (8003190 <main+0x37c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	1812      	adds	r2, r2, r0
 8002e7a:	19d2      	adds	r2, r2, r7
 8002e7c:	6812      	ldr	r2, [r2, #0]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	0018      	movs	r0, r3
 8002e82:	f7fe f83f 	bl	8000f04 <__aeabi_ui2f>
 8002e86:	1c03      	adds	r3, r0, #0
 8002e88:	49c3      	ldr	r1, [pc, #780]	; (8003198 <main+0x384>)
 8002e8a:	1c18      	adds	r0, r3, #0
 8002e8c:	f7fd fcd0 	bl	8000830 <__aeabi_fdiv>
 8002e90:	1c03      	adds	r3, r0, #0
 8002e92:	1c1a      	adds	r2, r3, #0
 8002e94:	4bc1      	ldr	r3, [pc, #772]	; (800319c <main+0x388>)
 8002e96:	601a      	str	r2, [r3, #0]
      Measurement_of_ADC_Voltage_18650();
 8002e98:	f000 fb2e 	bl	80034f8 <Measurement_of_ADC_Voltage_18650>
      Measurement_of_ADC_Voltage_CMOS();
 8002e9c:	f000 fb7c 	bl	8003598 <Measurement_of_ADC_Voltage_CMOS>
      Measurement_of_ADC_Current_CMOS();
 8002ea0:	f000 fc1a 	bl	80036d8 <Measurement_of_ADC_Current_CMOS>
      Measurement_of_ADC_Current_18650();
 8002ea4:	f000 fbc8 	bl	8003638 <Measurement_of_ADC_Current_18650>
      // UART Debugging
      sprintf(msg, "%.3f,%.3f,%.3f,%.3f,%.3f,%d,%d,%d\r\n", seconds_since_start, V_18650,
 8002ea8:	4bbc      	ldr	r3, [pc, #752]	; (800319c <main+0x388>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	1c18      	adds	r0, r3, #0
 8002eae:	f7ff feb9 	bl	8002c24 <__aeabi_f2d>
 8002eb2:	6138      	str	r0, [r7, #16]
 8002eb4:	6179      	str	r1, [r7, #20]
 8002eb6:	4bba      	ldr	r3, [pc, #744]	; (80031a0 <main+0x38c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	1c18      	adds	r0, r3, #0
 8002ebc:	f7ff feb2 	bl	8002c24 <__aeabi_f2d>
 8002ec0:	0004      	movs	r4, r0
 8002ec2:	000d      	movs	r5, r1
 8002ec4:	4bb7      	ldr	r3, [pc, #732]	; (80031a4 <main+0x390>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	1c18      	adds	r0, r3, #0
 8002eca:	f7ff feab 	bl	8002c24 <__aeabi_f2d>
 8002ece:	60b8      	str	r0, [r7, #8]
 8002ed0:	60f9      	str	r1, [r7, #12]
 8002ed2:	4bb5      	ldr	r3, [pc, #724]	; (80031a8 <main+0x394>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	1c18      	adds	r0, r3, #0
 8002ed8:	f7ff fea4 	bl	8002c24 <__aeabi_f2d>
 8002edc:	6038      	str	r0, [r7, #0]
 8002ede:	6079      	str	r1, [r7, #4]
 8002ee0:	4bb2      	ldr	r3, [pc, #712]	; (80031ac <main+0x398>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	1c18      	adds	r0, r3, #0
 8002ee6:	f7ff fe9d 	bl	8002c24 <__aeabi_f2d>
 8002eea:	4bb1      	ldr	r3, [pc, #708]	; (80031b0 <main+0x39c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4698      	mov	r8, r3
 8002ef0:	4bb0      	ldr	r3, [pc, #704]	; (80031b4 <main+0x3a0>)
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	4bb0      	ldr	r3, [pc, #704]	; (80031b8 <main+0x3a4>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4eb0      	ldr	r6, [pc, #704]	; (80031bc <main+0x3a8>)
 8002efa:	46b4      	mov	ip, r6
 8002efc:	2618      	movs	r6, #24
 8002efe:	19be      	adds	r6, r7, r6
 8002f00:	930a      	str	r3, [sp, #40]	; 0x28
 8002f02:	9209      	str	r2, [sp, #36]	; 0x24
 8002f04:	4643      	mov	r3, r8
 8002f06:	9308      	str	r3, [sp, #32]
 8002f08:	9006      	str	r0, [sp, #24]
 8002f0a:	9107      	str	r1, [sp, #28]
 8002f0c:	6839      	ldr	r1, [r7, #0]
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	9104      	str	r1, [sp, #16]
 8002f12:	9205      	str	r2, [sp, #20]
 8002f14:	68b9      	ldr	r1, [r7, #8]
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	9102      	str	r1, [sp, #8]
 8002f1a:	9203      	str	r2, [sp, #12]
 8002f1c:	9400      	str	r4, [sp, #0]
 8002f1e:	9501      	str	r5, [sp, #4]
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	4661      	mov	r1, ip
 8002f26:	0030      	movs	r0, r6
 8002f28:	f005 f86e 	bl	8008008 <siprintf>
              C_18650,        // 18650 Current
              V_CMOS,         // CMOS Voltage
              C_CMOS,         // CMOS Current
              valueToAdjust,  // Threshold
              Switch_State, measurement_num);
      HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8002f2c:	2418      	movs	r4, #24
 8002f2e:	193b      	adds	r3, r7, r4
 8002f30:	0018      	movs	r0, r3
 8002f32:	f7fd f8e9 	bl	8000108 <strlen>
 8002f36:	0003      	movs	r3, r0
 8002f38:	b29a      	uxth	r2, r3
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	425b      	negs	r3, r3
 8002f3e:	1939      	adds	r1, r7, r4
 8002f40:	489f      	ldr	r0, [pc, #636]	; (80031c0 <main+0x3ac>)
 8002f42:	f003 fc03 	bl	800674c <HAL_UART_Transmit>


              // Handle behavior based on state
              switch (state) {
 8002f46:	4b9f      	ldr	r3, [pc, #636]	; (80031c4 <main+0x3b0>)
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b08      	cmp	r3, #8
 8002f4c:	d900      	bls.n	8002f50 <main+0x13c>
 8002f4e:	e113      	b.n	8003178 <main+0x364>
 8002f50:	009a      	lsls	r2, r3, #2
 8002f52:	4b9d      	ldr	r3, [pc, #628]	; (80031c8 <main+0x3b4>)
 8002f54:	18d3      	adds	r3, r2, r3
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	469f      	mov	pc, r3
                  case CASE_INIT: {
                      Reset_The_Whole_B();
 8002f5a:	f001 f9f5 	bl	8004348 <Reset_The_Whole_B>
                      state = LS_8;
 8002f5e:	4b99      	ldr	r3, [pc, #612]	; (80031c4 <main+0x3b0>)
 8002f60:	2208      	movs	r2, #8
 8002f62:	701a      	strb	r2, [r3, #0]
                      break;
 8002f64:	e10d      	b.n	8003182 <main+0x36e>
                  }

                  case LS_8: {
                      Set_LS_8();
 8002f66:	f001 fc11 	bl	800478c <Set_LS_8>
                      AdjustStateTo7();
 8002f6a:	f000 fea7 	bl	8003cbc <AdjustStateTo7>
                      if(C_CMOS < 2.95)
 8002f6e:	4b8f      	ldr	r3, [pc, #572]	; (80031ac <main+0x398>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	1c18      	adds	r0, r3, #0
 8002f74:	f7ff fe56 	bl	8002c24 <__aeabi_f2d>
 8002f78:	4a94      	ldr	r2, [pc, #592]	; (80031cc <main+0x3b8>)
 8002f7a:	4b95      	ldr	r3, [pc, #596]	; (80031d0 <main+0x3bc>)
 8002f7c:	f7fd fa6c 	bl	8000458 <__aeabi_dcmplt>
 8002f80:	1e03      	subs	r3, r0, #0
 8002f82:	d003      	beq.n	8002f8c <main+0x178>
                      {
                    	  state = LS_7;
 8002f84:	4b8f      	ldr	r3, [pc, #572]	; (80031c4 <main+0x3b0>)
 8002f86:	2207      	movs	r2, #7
 8002f88:	701a      	strb	r2, [r3, #0]
                      }
                      else
                      {
                    	  state = LS_8;
                      }
                      break;
 8002f8a:	e0fa      	b.n	8003182 <main+0x36e>
                    	  state = LS_8;
 8002f8c:	4b8d      	ldr	r3, [pc, #564]	; (80031c4 <main+0x3b0>)
 8002f8e:	2208      	movs	r2, #8
 8002f90:	701a      	strb	r2, [r3, #0]
                      break;
 8002f92:	e0f6      	b.n	8003182 <main+0x36e>
                  }//end of LS_8

                  case LS_7: {
                      Set_LS_7();
 8002f94:	f001 fbb8 	bl	8004708 <Set_LS_7>
						AdjustStateTo6();
 8002f98:	f000 fe62 	bl	8003c60 <AdjustStateTo6>
                      if(C_CMOS < 2.6)
 8002f9c:	4b83      	ldr	r3, [pc, #524]	; (80031ac <main+0x398>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	1c18      	adds	r0, r3, #0
 8002fa2:	f7ff fe3f 	bl	8002c24 <__aeabi_f2d>
 8002fa6:	4a8b      	ldr	r2, [pc, #556]	; (80031d4 <main+0x3c0>)
 8002fa8:	4b8b      	ldr	r3, [pc, #556]	; (80031d8 <main+0x3c4>)
 8002faa:	f7fd fa55 	bl	8000458 <__aeabi_dcmplt>
 8002fae:	1e03      	subs	r3, r0, #0
 8002fb0:	d003      	beq.n	8002fba <main+0x1a6>
                      {
                    	  state = LS_6;
 8002fb2:	4b84      	ldr	r3, [pc, #528]	; (80031c4 <main+0x3b0>)
 8002fb4:	2206      	movs	r2, #6
 8002fb6:	701a      	strb	r2, [r3, #0]
                      }
                      else
                      {
                    	  state = LS_7;
                      }
                      break;
 8002fb8:	e0e3      	b.n	8003182 <main+0x36e>
                      else if(C_CMOS >= 3.0)
 8002fba:	4b7c      	ldr	r3, [pc, #496]	; (80031ac <main+0x398>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4987      	ldr	r1, [pc, #540]	; (80031dc <main+0x3c8>)
 8002fc0:	1c18      	adds	r0, r3, #0
 8002fc2:	f7fd faa1 	bl	8000508 <__aeabi_fcmpge>
 8002fc6:	1e03      	subs	r3, r0, #0
 8002fc8:	d003      	beq.n	8002fd2 <main+0x1be>
                    	  state = LS_8;
 8002fca:	4b7e      	ldr	r3, [pc, #504]	; (80031c4 <main+0x3b0>)
 8002fcc:	2208      	movs	r2, #8
 8002fce:	701a      	strb	r2, [r3, #0]
                      break;
 8002fd0:	e0d7      	b.n	8003182 <main+0x36e>
                    	  state = LS_7;
 8002fd2:	4b7c      	ldr	r3, [pc, #496]	; (80031c4 <main+0x3b0>)
 8002fd4:	2207      	movs	r2, #7
 8002fd6:	701a      	strb	r2, [r3, #0]
                      break;
 8002fd8:	e0d3      	b.n	8003182 <main+0x36e>
                  }//end of LS_7

                  case LS_6: {
                      Set_LS_6();
 8002fda:	f001 fb53 	bl	8004684 <Set_LS_6>
                      AdjustStateTo5();
 8002fde:	f000 fe11 	bl	8003c04 <AdjustStateTo5>
                      if(C_CMOS < 2.25)
 8002fe2:	4b72      	ldr	r3, [pc, #456]	; (80031ac <main+0x398>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	497e      	ldr	r1, [pc, #504]	; (80031e0 <main+0x3cc>)
 8002fe8:	1c18      	adds	r0, r3, #0
 8002fea:	f7fd fa6f 	bl	80004cc <__aeabi_fcmplt>
 8002fee:	1e03      	subs	r3, r0, #0
 8002ff0:	d003      	beq.n	8002ffa <main+0x1e6>
                      {
                    	  state = LS_5;
 8002ff2:	4b74      	ldr	r3, [pc, #464]	; (80031c4 <main+0x3b0>)
 8002ff4:	2205      	movs	r2, #5
 8002ff6:	701a      	strb	r2, [r3, #0]
                      }
                      else
                      {
                    	  state = LS_6;
                      }
                      break;
 8002ff8:	e0c3      	b.n	8003182 <main+0x36e>
                      else if(C_CMOS >= 2.65)
 8002ffa:	4b6c      	ldr	r3, [pc, #432]	; (80031ac <main+0x398>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	1c18      	adds	r0, r3, #0
 8003000:	f7ff fe10 	bl	8002c24 <__aeabi_f2d>
 8003004:	4a77      	ldr	r2, [pc, #476]	; (80031e4 <main+0x3d0>)
 8003006:	4b78      	ldr	r3, [pc, #480]	; (80031e8 <main+0x3d4>)
 8003008:	f7fd fa44 	bl	8000494 <__aeabi_dcmpge>
 800300c:	1e03      	subs	r3, r0, #0
 800300e:	d003      	beq.n	8003018 <main+0x204>
                        state = LS_8;
 8003010:	4b6c      	ldr	r3, [pc, #432]	; (80031c4 <main+0x3b0>)
 8003012:	2208      	movs	r2, #8
 8003014:	701a      	strb	r2, [r3, #0]
                      break;
 8003016:	e0b4      	b.n	8003182 <main+0x36e>
                    	  state = LS_6;
 8003018:	4b6a      	ldr	r3, [pc, #424]	; (80031c4 <main+0x3b0>)
 800301a:	2206      	movs	r2, #6
 800301c:	701a      	strb	r2, [r3, #0]
                      break;
 800301e:	e0b0      	b.n	8003182 <main+0x36e>
                  }//end of LS_6

                  case LS_5: {
                      Set_LS_5();
 8003020:	f001 faee 	bl	8004600 <Set_LS_5>
                      AdjustStateTo4();
 8003024:	f000 fdc0 	bl	8003ba8 <AdjustStateTo4>
                      if(C_CMOS < 1.9)
 8003028:	4b60      	ldr	r3, [pc, #384]	; (80031ac <main+0x398>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	1c18      	adds	r0, r3, #0
 800302e:	f7ff fdf9 	bl	8002c24 <__aeabi_f2d>
 8003032:	4a6e      	ldr	r2, [pc, #440]	; (80031ec <main+0x3d8>)
 8003034:	4b6e      	ldr	r3, [pc, #440]	; (80031f0 <main+0x3dc>)
 8003036:	f7fd fa0f 	bl	8000458 <__aeabi_dcmplt>
 800303a:	1e03      	subs	r3, r0, #0
 800303c:	d003      	beq.n	8003046 <main+0x232>
                      {
                    	  state = LS_4;
 800303e:	4b61      	ldr	r3, [pc, #388]	; (80031c4 <main+0x3b0>)
 8003040:	2204      	movs	r2, #4
 8003042:	701a      	strb	r2, [r3, #0]
                      }
                      else
                      {
                    	  state = LS_5;
                      }
                      break;
 8003044:	e09d      	b.n	8003182 <main+0x36e>
                      else if(C_CMOS >= 2.35)
 8003046:	4b59      	ldr	r3, [pc, #356]	; (80031ac <main+0x398>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	1c18      	adds	r0, r3, #0
 800304c:	f7ff fdea 	bl	8002c24 <__aeabi_f2d>
 8003050:	4a60      	ldr	r2, [pc, #384]	; (80031d4 <main+0x3c0>)
 8003052:	4b68      	ldr	r3, [pc, #416]	; (80031f4 <main+0x3e0>)
 8003054:	f7fd fa1e 	bl	8000494 <__aeabi_dcmpge>
 8003058:	1e03      	subs	r3, r0, #0
 800305a:	d003      	beq.n	8003064 <main+0x250>
                    	  state = LS_7;
 800305c:	4b59      	ldr	r3, [pc, #356]	; (80031c4 <main+0x3b0>)
 800305e:	2207      	movs	r2, #7
 8003060:	701a      	strb	r2, [r3, #0]
                      break;
 8003062:	e08e      	b.n	8003182 <main+0x36e>
                    	  state = LS_5;
 8003064:	4b57      	ldr	r3, [pc, #348]	; (80031c4 <main+0x3b0>)
 8003066:	2205      	movs	r2, #5
 8003068:	701a      	strb	r2, [r3, #0]
                      break;
 800306a:	e08a      	b.n	8003182 <main+0x36e>
                  }//end of LS_5

                  case LS_4: {
                	  Set_LS_4();
 800306c:	f001 fa86 	bl	800457c <Set_LS_4>
                	  AdjustStateTo3();
 8003070:	f000 fd6c 	bl	8003b4c <AdjustStateTo3>
                      if(C_CMOS < 1.55)
 8003074:	4b4d      	ldr	r3, [pc, #308]	; (80031ac <main+0x398>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	1c18      	adds	r0, r3, #0
 800307a:	f7ff fdd3 	bl	8002c24 <__aeabi_f2d>
 800307e:	4a55      	ldr	r2, [pc, #340]	; (80031d4 <main+0x3c0>)
 8003080:	4b5d      	ldr	r3, [pc, #372]	; (80031f8 <main+0x3e4>)
 8003082:	f7fd f9e9 	bl	8000458 <__aeabi_dcmplt>
 8003086:	1e03      	subs	r3, r0, #0
 8003088:	d003      	beq.n	8003092 <main+0x27e>
                      {
                          state = LS_3;
 800308a:	4b4e      	ldr	r3, [pc, #312]	; (80031c4 <main+0x3b0>)
 800308c:	2203      	movs	r2, #3
 800308e:	701a      	strb	r2, [r3, #0]
                                        }
                                        else
                                        {
                                      	  state = LS_4;
                                        }
                                        break;
 8003090:	e077      	b.n	8003182 <main+0x36e>
                      else if(C_CMOS >= 1.95)
 8003092:	4b46      	ldr	r3, [pc, #280]	; (80031ac <main+0x398>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	1c18      	adds	r0, r3, #0
 8003098:	f7ff fdc4 	bl	8002c24 <__aeabi_f2d>
 800309c:	4a51      	ldr	r2, [pc, #324]	; (80031e4 <main+0x3d0>)
 800309e:	4b57      	ldr	r3, [pc, #348]	; (80031fc <main+0x3e8>)
 80030a0:	f7fd f9f8 	bl	8000494 <__aeabi_dcmpge>
 80030a4:	1e03      	subs	r3, r0, #0
 80030a6:	d003      	beq.n	80030b0 <main+0x29c>
                                      	  state = LS_6;
 80030a8:	4b46      	ldr	r3, [pc, #280]	; (80031c4 <main+0x3b0>)
 80030aa:	2206      	movs	r2, #6
 80030ac:	701a      	strb	r2, [r3, #0]
                                        break;
 80030ae:	e068      	b.n	8003182 <main+0x36e>
                                      	  state = LS_4;
 80030b0:	4b44      	ldr	r3, [pc, #272]	; (80031c4 <main+0x3b0>)
 80030b2:	2204      	movs	r2, #4
 80030b4:	701a      	strb	r2, [r3, #0]
                                        break;
 80030b6:	e064      	b.n	8003182 <main+0x36e>
                                    }//end of LS_4

                  case LS_3: {
                                        Set_LS_3();
 80030b8:	f001 fa1e 	bl	80044f8 <Set_LS_3>
                                        AdjustStateTo2();
 80030bc:	f000 fd18 	bl	8003af0 <AdjustStateTo2>
                                        if(C_CMOS < 1.2)
 80030c0:	4b3a      	ldr	r3, [pc, #232]	; (80031ac <main+0x398>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	1c18      	adds	r0, r3, #0
 80030c6:	f7ff fdad 	bl	8002c24 <__aeabi_f2d>
 80030ca:	4a46      	ldr	r2, [pc, #280]	; (80031e4 <main+0x3d0>)
 80030cc:	4b4c      	ldr	r3, [pc, #304]	; (8003200 <main+0x3ec>)
 80030ce:	f7fd f9c3 	bl	8000458 <__aeabi_dcmplt>
 80030d2:	1e03      	subs	r3, r0, #0
 80030d4:	d003      	beq.n	80030de <main+0x2ca>
                                        {
                                      	  state = LS_2;
 80030d6:	4b3b      	ldr	r3, [pc, #236]	; (80031c4 <main+0x3b0>)
 80030d8:	2202      	movs	r2, #2
 80030da:	701a      	strb	r2, [r3, #0]
                                        }
                                        else
                                        {
                                      	  state = LS_3;
                                        }
                                        break;
 80030dc:	e051      	b.n	8003182 <main+0x36e>
                                        else if(C_CMOS >= 1.6)
 80030de:	4b33      	ldr	r3, [pc, #204]	; (80031ac <main+0x398>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	1c18      	adds	r0, r3, #0
 80030e4:	f7ff fd9e 	bl	8002c24 <__aeabi_f2d>
 80030e8:	4a38      	ldr	r2, [pc, #224]	; (80031cc <main+0x3b8>)
 80030ea:	4b46      	ldr	r3, [pc, #280]	; (8003204 <main+0x3f0>)
 80030ec:	f7fd f9d2 	bl	8000494 <__aeabi_dcmpge>
 80030f0:	1e03      	subs	r3, r0, #0
 80030f2:	d003      	beq.n	80030fc <main+0x2e8>
                                      	  state = LS_5;
 80030f4:	4b33      	ldr	r3, [pc, #204]	; (80031c4 <main+0x3b0>)
 80030f6:	2205      	movs	r2, #5
 80030f8:	701a      	strb	r2, [r3, #0]
                                        break;
 80030fa:	e042      	b.n	8003182 <main+0x36e>
                                      	  state = LS_3;
 80030fc:	4b31      	ldr	r3, [pc, #196]	; (80031c4 <main+0x3b0>)
 80030fe:	2203      	movs	r2, #3
 8003100:	701a      	strb	r2, [r3, #0]
                                        break;
 8003102:	e03e      	b.n	8003182 <main+0x36e>
                                    }//end of LS_3

                  case LS_2: {
                                        Set_LS_2();
 8003104:	f001 f9b6 	bl	8004474 <Set_LS_2>
                                        AdjustStateTo1();
 8003108:	f000 fcc4 	bl	8003a94 <AdjustStateTo1>
                                        if(C_CMOS < 0.85)
 800310c:	4b27      	ldr	r3, [pc, #156]	; (80031ac <main+0x398>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	1c18      	adds	r0, r3, #0
 8003112:	f7ff fd87 	bl	8002c24 <__aeabi_f2d>
 8003116:	4a33      	ldr	r2, [pc, #204]	; (80031e4 <main+0x3d0>)
 8003118:	4b3b      	ldr	r3, [pc, #236]	; (8003208 <main+0x3f4>)
 800311a:	f7fd f99d 	bl	8000458 <__aeabi_dcmplt>
 800311e:	1e03      	subs	r3, r0, #0
 8003120:	d003      	beq.n	800312a <main+0x316>
                                        {
                                      	  state = LS_1;
 8003122:	4b28      	ldr	r3, [pc, #160]	; (80031c4 <main+0x3b0>)
 8003124:	2201      	movs	r2, #1
 8003126:	701a      	strb	r2, [r3, #0]
                                        }
                                        else
                                        {
                                      	  state = LS_2;
                                        }
                                        break;
 8003128:	e02b      	b.n	8003182 <main+0x36e>
                                        else if(C_CMOS >= 1.25)
 800312a:	4b20      	ldr	r3, [pc, #128]	; (80031ac <main+0x398>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4937      	ldr	r1, [pc, #220]	; (800320c <main+0x3f8>)
 8003130:	1c18      	adds	r0, r3, #0
 8003132:	f7fd f9e9 	bl	8000508 <__aeabi_fcmpge>
 8003136:	1e03      	subs	r3, r0, #0
 8003138:	d003      	beq.n	8003142 <main+0x32e>
                                      	  state = LS_4;
 800313a:	4b22      	ldr	r3, [pc, #136]	; (80031c4 <main+0x3b0>)
 800313c:	2204      	movs	r2, #4
 800313e:	701a      	strb	r2, [r3, #0]
                                        break;
 8003140:	e01f      	b.n	8003182 <main+0x36e>
                                      	  state = LS_2;
 8003142:	4b20      	ldr	r3, [pc, #128]	; (80031c4 <main+0x3b0>)
 8003144:	2202      	movs	r2, #2
 8003146:	701a      	strb	r2, [r3, #0]
                                        break;
 8003148:	e01b      	b.n	8003182 <main+0x36e>
                                    }//end of LS_2

                  case LS_1: {
                                        Set_LS_1();
 800314a:	f001 f951 	bl	80043f0 <Set_LS_1>
                                        AdjustStateTo0();
 800314e:	f000 fc73 	bl	8003a38 <AdjustStateTo0>
                                        if(C_CMOS >= 0.9)
 8003152:	4b16      	ldr	r3, [pc, #88]	; (80031ac <main+0x398>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	1c18      	adds	r0, r3, #0
 8003158:	f7ff fd64 	bl	8002c24 <__aeabi_f2d>
 800315c:	4a1d      	ldr	r2, [pc, #116]	; (80031d4 <main+0x3c0>)
 800315e:	4b2c      	ldr	r3, [pc, #176]	; (8003210 <main+0x3fc>)
 8003160:	f7fd f998 	bl	8000494 <__aeabi_dcmpge>
 8003164:	1e03      	subs	r3, r0, #0
 8003166:	d003      	beq.n	8003170 <main+0x35c>
                                        {
                                      	  state = LS_3;
 8003168:	4b16      	ldr	r3, [pc, #88]	; (80031c4 <main+0x3b0>)
 800316a:	2203      	movs	r2, #3
 800316c:	701a      	strb	r2, [r3, #0]
                                        }
                                        else
                                        {
                                      	  state = LS_1;
                                        }
                                        break;
 800316e:	e008      	b.n	8003182 <main+0x36e>
                                      	  state = LS_1;
 8003170:	4b14      	ldr	r3, [pc, #80]	; (80031c4 <main+0x3b0>)
 8003172:	2201      	movs	r2, #1
 8003174:	701a      	strb	r2, [r3, #0]
                                        break;
 8003176:	e004      	b.n	8003182 <main+0x36e>
                                    }//end of LS_5

                  default: {
                	  Reset_The_Whole_B();
 8003178:	f001 f8e6 	bl	8004348 <Reset_The_Whole_B>
                	  state = CASE_INIT;
 800317c:	4b11      	ldr	r3, [pc, #68]	; (80031c4 <main+0x3b0>)
 800317e:	2200      	movs	r2, #0
 8003180:	701a      	strb	r2, [r3, #0]
                  }
              }

      measurement_num++;
 8003182:	4b0d      	ldr	r3, [pc, #52]	; (80031b8 <main+0x3a4>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	1c5a      	adds	r2, r3, #1
 8003188:	4b0b      	ldr	r3, [pc, #44]	; (80031b8 <main+0x3a4>)
 800318a:	601a      	str	r2, [r3, #0]
   while (1) {
 800318c:	e668      	b.n	8002e60 <main+0x4c>
 800318e:	46c0      	nop			; (mov r8, r8)
 8003190:	200002ec 	.word	0x200002ec
 8003194:	200001f0 	.word	0x200001f0
 8003198:	447a0000 	.word	0x447a0000
 800319c:	200002e8 	.word	0x200002e8
 80031a0:	200002d4 	.word	0x200002d4
 80031a4:	200002e0 	.word	0x200002e0
 80031a8:	200002d8 	.word	0x200002d8
 80031ac:	200002dc 	.word	0x200002dc
 80031b0:	200002f8 	.word	0x200002f8
 80031b4:	200002e4 	.word	0x200002e4
 80031b8:	20000300 	.word	0x20000300
 80031bc:	0800bab0 	.word	0x0800bab0
 80031c0:	2000024c 	.word	0x2000024c
 80031c4:	20000304 	.word	0x20000304
 80031c8:	0800bb94 	.word	0x0800bb94
 80031cc:	9999999a 	.word	0x9999999a
 80031d0:	40079999 	.word	0x40079999
 80031d4:	cccccccd 	.word	0xcccccccd
 80031d8:	4004cccc 	.word	0x4004cccc
 80031dc:	40400000 	.word	0x40400000
 80031e0:	40100000 	.word	0x40100000
 80031e4:	33333333 	.word	0x33333333
 80031e8:	40053333 	.word	0x40053333
 80031ec:	66666666 	.word	0x66666666
 80031f0:	3ffe6666 	.word	0x3ffe6666
 80031f4:	4002cccc 	.word	0x4002cccc
 80031f8:	3ff8cccc 	.word	0x3ff8cccc
 80031fc:	3fff3333 	.word	0x3fff3333
 8003200:	3ff33333 	.word	0x3ff33333
 8003204:	3ff99999 	.word	0x3ff99999
 8003208:	3feb3333 	.word	0x3feb3333
 800320c:	3fa00000 	.word	0x3fa00000
 8003210:	3feccccc 	.word	0x3feccccc

08003214 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003214:	b590      	push	{r4, r7, lr}
 8003216:	b093      	sub	sp, #76	; 0x4c
 8003218:	af00      	add	r7, sp, #0
   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800321a:	2414      	movs	r4, #20
 800321c:	193b      	adds	r3, r7, r4
 800321e:	0018      	movs	r0, r3
 8003220:	2334      	movs	r3, #52	; 0x34
 8003222:	001a      	movs	r2, r3
 8003224:	2100      	movs	r1, #0
 8003226:	f004 ff5b 	bl	80080e0 <memset>
   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800322a:	003b      	movs	r3, r7
 800322c:	0018      	movs	r0, r3
 800322e:	2314      	movs	r3, #20
 8003230:	001a      	movs	r2, r3
 8003232:	2100      	movs	r1, #0
 8003234:	f004 ff54 	bl	80080e0 <memset>

   /** Configure the main internal regulator output voltage
    */
   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003238:	4b1e      	ldr	r3, [pc, #120]	; (80032b4 <SystemClock_Config+0xa0>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a1e      	ldr	r2, [pc, #120]	; (80032b8 <SystemClock_Config+0xa4>)
 800323e:	401a      	ands	r2, r3
 8003240:	4b1c      	ldr	r3, [pc, #112]	; (80032b4 <SystemClock_Config+0xa0>)
 8003242:	2180      	movs	r1, #128	; 0x80
 8003244:	0109      	lsls	r1, r1, #4
 8003246:	430a      	orrs	r2, r1
 8003248:	601a      	str	r2, [r3, #0]

   /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800324a:	0021      	movs	r1, r4
 800324c:	187b      	adds	r3, r7, r1
 800324e:	2210      	movs	r2, #16
 8003250:	601a      	str	r2, [r3, #0]
   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003252:	187b      	adds	r3, r7, r1
 8003254:	2201      	movs	r2, #1
 8003256:	619a      	str	r2, [r3, #24]
   RCC_OscInitStruct.MSICalibrationValue = 0;
 8003258:	187b      	adds	r3, r7, r1
 800325a:	2200      	movs	r2, #0
 800325c:	61da      	str	r2, [r3, #28]
   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800325e:	187b      	adds	r3, r7, r1
 8003260:	22a0      	movs	r2, #160	; 0xa0
 8003262:	0212      	lsls	r2, r2, #8
 8003264:	621a      	str	r2, [r3, #32]
   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003266:	187b      	adds	r3, r7, r1
 8003268:	2200      	movs	r2, #0
 800326a:	625a      	str	r2, [r3, #36]	; 0x24
   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800326c:	187b      	adds	r3, r7, r1
 800326e:	0018      	movs	r0, r3
 8003270:	f002 fc78 	bl	8005b64 <HAL_RCC_OscConfig>
 8003274:	1e03      	subs	r3, r0, #0
 8003276:	d001      	beq.n	800327c <SystemClock_Config+0x68>
      Error_Handler();
 8003278:	f001 faca 	bl	8004810 <Error_Handler>
   }

   /** Initializes the CPU, AHB and APB buses clocks
    */
   RCC_ClkInitStruct.ClockType =
 800327c:	003b      	movs	r3, r7
 800327e:	220f      	movs	r2, #15
 8003280:	601a      	str	r2, [r3, #0]
       RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003282:	003b      	movs	r3, r7
 8003284:	2200      	movs	r2, #0
 8003286:	605a      	str	r2, [r3, #4]
   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003288:	003b      	movs	r3, r7
 800328a:	2200      	movs	r2, #0
 800328c:	609a      	str	r2, [r3, #8]
   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800328e:	003b      	movs	r3, r7
 8003290:	2200      	movs	r2, #0
 8003292:	60da      	str	r2, [r3, #12]
   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003294:	003b      	movs	r3, r7
 8003296:	2200      	movs	r2, #0
 8003298:	611a      	str	r2, [r3, #16]

   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800329a:	003b      	movs	r3, r7
 800329c:	2100      	movs	r1, #0
 800329e:	0018      	movs	r0, r3
 80032a0:	f002 ffdc 	bl	800625c <HAL_RCC_ClockConfig>
 80032a4:	1e03      	subs	r3, r0, #0
 80032a6:	d001      	beq.n	80032ac <SystemClock_Config+0x98>
      Error_Handler();
 80032a8:	f001 fab2 	bl	8004810 <Error_Handler>
   }
}
 80032ac:	46c0      	nop			; (mov r8, r8)
 80032ae:	46bd      	mov	sp, r7
 80032b0:	b013      	add	sp, #76	; 0x4c
 80032b2:	bd90      	pop	{r4, r7, pc}
 80032b4:	40007000 	.word	0x40007000
 80032b8:	ffffe7ff 	.word	0xffffe7ff

080032bc <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
   /* USER CODE END ADC_Init 1 */

   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of
    * conversion)
    */
   hadc.Instance = ADC1;
 80032c0:	4b21      	ldr	r3, [pc, #132]	; (8003348 <MX_ADC_Init+0x8c>)
 80032c2:	4a22      	ldr	r2, [pc, #136]	; (800334c <MX_ADC_Init+0x90>)
 80032c4:	601a      	str	r2, [r3, #0]
   hadc.Init.OversamplingMode = DISABLE;
 80032c6:	4b20      	ldr	r3, [pc, #128]	; (8003348 <MX_ADC_Init+0x8c>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	63da      	str	r2, [r3, #60]	; 0x3c
   hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80032cc:	4b1e      	ldr	r3, [pc, #120]	; (8003348 <MX_ADC_Init+0x8c>)
 80032ce:	2280      	movs	r2, #128	; 0x80
 80032d0:	0612      	lsls	r2, r2, #24
 80032d2:	605a      	str	r2, [r3, #4]
   hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80032d4:	4b1c      	ldr	r3, [pc, #112]	; (8003348 <MX_ADC_Init+0x8c>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	609a      	str	r2, [r3, #8]
   hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 80032da:	4b1b      	ldr	r3, [pc, #108]	; (8003348 <MX_ADC_Init+0x8c>)
 80032dc:	2207      	movs	r2, #7
 80032de:	639a      	str	r2, [r3, #56]	; 0x38
   hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80032e0:	4b19      	ldr	r3, [pc, #100]	; (8003348 <MX_ADC_Init+0x8c>)
 80032e2:	2201      	movs	r2, #1
 80032e4:	611a      	str	r2, [r3, #16]
   hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80032e6:	4b18      	ldr	r3, [pc, #96]	; (8003348 <MX_ADC_Init+0x8c>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	60da      	str	r2, [r3, #12]
   hadc.Init.ContinuousConvMode = ENABLE;
 80032ec:	4b16      	ldr	r3, [pc, #88]	; (8003348 <MX_ADC_Init+0x8c>)
 80032ee:	2220      	movs	r2, #32
 80032f0:	2101      	movs	r1, #1
 80032f2:	5499      	strb	r1, [r3, r2]
   hadc.Init.DiscontinuousConvMode = DISABLE;
 80032f4:	4b14      	ldr	r3, [pc, #80]	; (8003348 <MX_ADC_Init+0x8c>)
 80032f6:	2221      	movs	r2, #33	; 0x21
 80032f8:	2100      	movs	r1, #0
 80032fa:	5499      	strb	r1, [r3, r2]
   hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80032fc:	4b12      	ldr	r3, [pc, #72]	; (8003348 <MX_ADC_Init+0x8c>)
 80032fe:	2200      	movs	r2, #0
 8003300:	629a      	str	r2, [r3, #40]	; 0x28
   hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003302:	4b11      	ldr	r3, [pc, #68]	; (8003348 <MX_ADC_Init+0x8c>)
 8003304:	22c2      	movs	r2, #194	; 0xc2
 8003306:	32ff      	adds	r2, #255	; 0xff
 8003308:	625a      	str	r2, [r3, #36]	; 0x24
   hadc.Init.DMAContinuousRequests = DISABLE;
 800330a:	4b0f      	ldr	r3, [pc, #60]	; (8003348 <MX_ADC_Init+0x8c>)
 800330c:	222c      	movs	r2, #44	; 0x2c
 800330e:	2100      	movs	r1, #0
 8003310:	5499      	strb	r1, [r3, r2]
   hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003312:	4b0d      	ldr	r3, [pc, #52]	; (8003348 <MX_ADC_Init+0x8c>)
 8003314:	2204      	movs	r2, #4
 8003316:	615a      	str	r2, [r3, #20]
   hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003318:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <MX_ADC_Init+0x8c>)
 800331a:	2200      	movs	r2, #0
 800331c:	631a      	str	r2, [r3, #48]	; 0x30
   hadc.Init.LowPowerAutoWait = DISABLE;
 800331e:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <MX_ADC_Init+0x8c>)
 8003320:	2200      	movs	r2, #0
 8003322:	619a      	str	r2, [r3, #24]
   hadc.Init.LowPowerFrequencyMode = DISABLE;
 8003324:	4b08      	ldr	r3, [pc, #32]	; (8003348 <MX_ADC_Init+0x8c>)
 8003326:	2200      	movs	r2, #0
 8003328:	635a      	str	r2, [r3, #52]	; 0x34
   hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800332a:	4b07      	ldr	r3, [pc, #28]	; (8003348 <MX_ADC_Init+0x8c>)
 800332c:	2200      	movs	r2, #0
 800332e:	61da      	str	r2, [r3, #28]
   if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8003330:	4b05      	ldr	r3, [pc, #20]	; (8003348 <MX_ADC_Init+0x8c>)
 8003332:	0018      	movs	r0, r3
 8003334:	f001 fcb8 	bl	8004ca8 <HAL_ADC_Init>
 8003338:	1e03      	subs	r3, r0, #0
 800333a:	d001      	beq.n	8003340 <MX_ADC_Init+0x84>
      Error_Handler();
 800333c:	f001 fa68 	bl	8004810 <Error_Handler>
    */

   /* USER CODE BEGIN ADC_Init 2 */

   /* USER CODE END ADC_Init 2 */
}
 8003340:	46c0      	nop			; (mov r8, r8)
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	46c0      	nop			; (mov r8, r8)
 8003348:	200001f0 	.word	0x200001f0
 800334c:	40012400 	.word	0x40012400

08003350 <MX_USART2_UART_Init>:
static void MX_USART2_UART_Init(void) {
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
   /* USER CODE END USART2_Init 0 */

   /* USER CODE BEGIN USART2_Init 1 */

   /* USER CODE END USART2_Init 1 */
   huart2.Instance = USART2;
 8003354:	4b14      	ldr	r3, [pc, #80]	; (80033a8 <MX_USART2_UART_Init+0x58>)
 8003356:	4a15      	ldr	r2, [pc, #84]	; (80033ac <MX_USART2_UART_Init+0x5c>)
 8003358:	601a      	str	r2, [r3, #0]
   huart2.Init.BaudRate = 115200;
 800335a:	4b13      	ldr	r3, [pc, #76]	; (80033a8 <MX_USART2_UART_Init+0x58>)
 800335c:	22e1      	movs	r2, #225	; 0xe1
 800335e:	0252      	lsls	r2, r2, #9
 8003360:	605a      	str	r2, [r3, #4]
   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003362:	4b11      	ldr	r3, [pc, #68]	; (80033a8 <MX_USART2_UART_Init+0x58>)
 8003364:	2200      	movs	r2, #0
 8003366:	609a      	str	r2, [r3, #8]
   huart2.Init.StopBits = UART_STOPBITS_1;
 8003368:	4b0f      	ldr	r3, [pc, #60]	; (80033a8 <MX_USART2_UART_Init+0x58>)
 800336a:	2200      	movs	r2, #0
 800336c:	60da      	str	r2, [r3, #12]
   huart2.Init.Parity = UART_PARITY_NONE;
 800336e:	4b0e      	ldr	r3, [pc, #56]	; (80033a8 <MX_USART2_UART_Init+0x58>)
 8003370:	2200      	movs	r2, #0
 8003372:	611a      	str	r2, [r3, #16]
   huart2.Init.Mode = UART_MODE_TX_RX;
 8003374:	4b0c      	ldr	r3, [pc, #48]	; (80033a8 <MX_USART2_UART_Init+0x58>)
 8003376:	220c      	movs	r2, #12
 8003378:	615a      	str	r2, [r3, #20]
   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800337a:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <MX_USART2_UART_Init+0x58>)
 800337c:	2200      	movs	r2, #0
 800337e:	619a      	str	r2, [r3, #24]
   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003380:	4b09      	ldr	r3, [pc, #36]	; (80033a8 <MX_USART2_UART_Init+0x58>)
 8003382:	2200      	movs	r2, #0
 8003384:	61da      	str	r2, [r3, #28]
   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003386:	4b08      	ldr	r3, [pc, #32]	; (80033a8 <MX_USART2_UART_Init+0x58>)
 8003388:	2200      	movs	r2, #0
 800338a:	621a      	str	r2, [r3, #32]
   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800338c:	4b06      	ldr	r3, [pc, #24]	; (80033a8 <MX_USART2_UART_Init+0x58>)
 800338e:	2200      	movs	r2, #0
 8003390:	625a      	str	r2, [r3, #36]	; 0x24
   if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003392:	4b05      	ldr	r3, [pc, #20]	; (80033a8 <MX_USART2_UART_Init+0x58>)
 8003394:	0018      	movs	r0, r3
 8003396:	f003 f985 	bl	80066a4 <HAL_UART_Init>
 800339a:	1e03      	subs	r3, r0, #0
 800339c:	d001      	beq.n	80033a2 <MX_USART2_UART_Init+0x52>
      Error_Handler();
 800339e:	f001 fa37 	bl	8004810 <Error_Handler>
   }
   /* USER CODE BEGIN USART2_Init 2 */

   /* USER CODE END USART2_Init 2 */
}
 80033a2:	46c0      	nop			; (mov r8, r8)
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	2000024c 	.word	0x2000024c
 80033ac:	40004400 	.word	0x40004400

080033b0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80033b0:	b590      	push	{r4, r7, lr}
 80033b2:	b089      	sub	sp, #36	; 0x24
 80033b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b6:	240c      	movs	r4, #12
 80033b8:	193b      	adds	r3, r7, r4
 80033ba:	0018      	movs	r0, r3
 80033bc:	2314      	movs	r3, #20
 80033be:	001a      	movs	r2, r3
 80033c0:	2100      	movs	r1, #0
 80033c2:	f004 fe8d 	bl	80080e0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033c6:	4b42      	ldr	r3, [pc, #264]	; (80034d0 <MX_GPIO_Init+0x120>)
 80033c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033ca:	4b41      	ldr	r3, [pc, #260]	; (80034d0 <MX_GPIO_Init+0x120>)
 80033cc:	2104      	movs	r1, #4
 80033ce:	430a      	orrs	r2, r1
 80033d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80033d2:	4b3f      	ldr	r3, [pc, #252]	; (80034d0 <MX_GPIO_Init+0x120>)
 80033d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d6:	2204      	movs	r2, #4
 80033d8:	4013      	ands	r3, r2
 80033da:	60bb      	str	r3, [r7, #8]
 80033dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033de:	4b3c      	ldr	r3, [pc, #240]	; (80034d0 <MX_GPIO_Init+0x120>)
 80033e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033e2:	4b3b      	ldr	r3, [pc, #236]	; (80034d0 <MX_GPIO_Init+0x120>)
 80033e4:	2101      	movs	r1, #1
 80033e6:	430a      	orrs	r2, r1
 80033e8:	62da      	str	r2, [r3, #44]	; 0x2c
 80033ea:	4b39      	ldr	r3, [pc, #228]	; (80034d0 <MX_GPIO_Init+0x120>)
 80033ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ee:	2201      	movs	r2, #1
 80033f0:	4013      	ands	r3, r2
 80033f2:	607b      	str	r3, [r7, #4]
 80033f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033f6:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <MX_GPIO_Init+0x120>)
 80033f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033fa:	4b35      	ldr	r3, [pc, #212]	; (80034d0 <MX_GPIO_Init+0x120>)
 80033fc:	2102      	movs	r1, #2
 80033fe:	430a      	orrs	r2, r1
 8003400:	62da      	str	r2, [r3, #44]	; 0x2c
 8003402:	4b33      	ldr	r3, [pc, #204]	; (80034d0 <MX_GPIO_Init+0x120>)
 8003404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003406:	2202      	movs	r2, #2
 8003408:	4013      	ands	r3, r2
 800340a:	603b      	str	r3, [r7, #0]
 800340c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin|Discrete_Bit_1_Pin|Discrete_Bit_2_Pin|LS_8_Pin
 800340e:	4931      	ldr	r1, [pc, #196]	; (80034d4 <MX_GPIO_Init+0x124>)
 8003410:	23a0      	movs	r3, #160	; 0xa0
 8003412:	05db      	lsls	r3, r3, #23
 8003414:	2200      	movs	r2, #0
 8003416:	0018      	movs	r0, r3
 8003418:	f002 fb87 	bl	8005b2a <HAL_GPIO_WritePin>
                          |LS_HIGH_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, User_Input_Status_Light_Pin|User_Input_Status_Light_Green_Pin|User_Input_Status_Light_Blue_Pin|LS_1_Pin
 800341c:	492e      	ldr	r1, [pc, #184]	; (80034d8 <MX_GPIO_Init+0x128>)
 800341e:	4b2f      	ldr	r3, [pc, #188]	; (80034dc <MX_GPIO_Init+0x12c>)
 8003420:	2200      	movs	r2, #0
 8003422:	0018      	movs	r0, r3
 8003424:	f002 fb81 	bl	8005b2a <HAL_GPIO_WritePin>
                          |LS_2_Pin|LS_3_Pin|LS_4_Pin|Threshold_Red_Pin
                          |Threshold_Green_Pin|Threshold_Blue_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LS_LOW_Pin|LS_5_Pin|LS_6_Pin|LS_7_Pin, GPIO_PIN_RESET);
 8003428:	23f0      	movs	r3, #240	; 0xf0
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	482c      	ldr	r0, [pc, #176]	; (80034e0 <MX_GPIO_Init+0x130>)
 800342e:	2200      	movs	r2, #0
 8003430:	0019      	movs	r1, r3
 8003432:	f002 fb7a 	bl	8005b2a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Minus_Pin Plus_Pin */
  GPIO_InitStruct.Pin = Minus_Pin|Plus_Pin;
 8003436:	193b      	adds	r3, r7, r4
 8003438:	2203      	movs	r2, #3
 800343a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800343c:	193b      	adds	r3, r7, r4
 800343e:	2200      	movs	r2, #0
 8003440:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003442:	193b      	adds	r3, r7, r4
 8003444:	2200      	movs	r2, #0
 8003446:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003448:	193b      	adds	r3, r7, r4
 800344a:	4a25      	ldr	r2, [pc, #148]	; (80034e0 <MX_GPIO_Init+0x130>)
 800344c:	0019      	movs	r1, r3
 800344e:	0010      	movs	r0, r2
 8003450:	f002 f9d0 	bl	80057f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Discrete_Bit_0_Pin Discrete_Bit_1_Pin Discrete_Bit_2_Pin LS_8_Pin
                           LS_HIGH_Pin */
  GPIO_InitStruct.Pin = Discrete_Bit_0_Pin|Discrete_Bit_1_Pin|Discrete_Bit_2_Pin|LS_8_Pin
 8003454:	193b      	adds	r3, r7, r4
 8003456:	4a1f      	ldr	r2, [pc, #124]	; (80034d4 <MX_GPIO_Init+0x124>)
 8003458:	601a      	str	r2, [r3, #0]
                          |LS_HIGH_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800345a:	193b      	adds	r3, r7, r4
 800345c:	2201      	movs	r2, #1
 800345e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003460:	193b      	adds	r3, r7, r4
 8003462:	2200      	movs	r2, #0
 8003464:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003466:	193b      	adds	r3, r7, r4
 8003468:	2200      	movs	r2, #0
 800346a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800346c:	193a      	adds	r2, r7, r4
 800346e:	23a0      	movs	r3, #160	; 0xa0
 8003470:	05db      	lsls	r3, r3, #23
 8003472:	0011      	movs	r1, r2
 8003474:	0018      	movs	r0, r3
 8003476:	f002 f9bd 	bl	80057f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : User_Input_Status_Light_Pin User_Input_Status_Light_Green_Pin User_Input_Status_Light_Blue_Pin LS_1_Pin
                           LS_2_Pin LS_3_Pin LS_4_Pin Threshold_Red_Pin
                           Threshold_Green_Pin Threshold_Blue_Pin */
  GPIO_InitStruct.Pin = User_Input_Status_Light_Pin|User_Input_Status_Light_Green_Pin|User_Input_Status_Light_Blue_Pin|LS_1_Pin
 800347a:	193b      	adds	r3, r7, r4
 800347c:	4a16      	ldr	r2, [pc, #88]	; (80034d8 <MX_GPIO_Init+0x128>)
 800347e:	601a      	str	r2, [r3, #0]
                          |LS_2_Pin|LS_3_Pin|LS_4_Pin|Threshold_Red_Pin
                          |Threshold_Green_Pin|Threshold_Blue_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003480:	193b      	adds	r3, r7, r4
 8003482:	2201      	movs	r2, #1
 8003484:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003486:	193b      	adds	r3, r7, r4
 8003488:	2200      	movs	r2, #0
 800348a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800348c:	193b      	adds	r3, r7, r4
 800348e:	2200      	movs	r2, #0
 8003490:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003492:	193b      	adds	r3, r7, r4
 8003494:	4a11      	ldr	r2, [pc, #68]	; (80034dc <MX_GPIO_Init+0x12c>)
 8003496:	0019      	movs	r1, r3
 8003498:	0010      	movs	r0, r2
 800349a:	f002 f9ab 	bl	80057f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LS_LOW_Pin LS_5_Pin LS_6_Pin LS_7_Pin */
  GPIO_InitStruct.Pin = LS_LOW_Pin|LS_5_Pin|LS_6_Pin|LS_7_Pin;
 800349e:	0021      	movs	r1, r4
 80034a0:	187b      	adds	r3, r7, r1
 80034a2:	22f0      	movs	r2, #240	; 0xf0
 80034a4:	0092      	lsls	r2, r2, #2
 80034a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034a8:	187b      	adds	r3, r7, r1
 80034aa:	2201      	movs	r2, #1
 80034ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ae:	187b      	adds	r3, r7, r1
 80034b0:	2200      	movs	r2, #0
 80034b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034b4:	187b      	adds	r3, r7, r1
 80034b6:	2200      	movs	r2, #0
 80034b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034ba:	187b      	adds	r3, r7, r1
 80034bc:	4a08      	ldr	r2, [pc, #32]	; (80034e0 <MX_GPIO_Init+0x130>)
 80034be:	0019      	movs	r1, r3
 80034c0:	0010      	movs	r0, r2
 80034c2:	f002 f997 	bl	80057f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	46bd      	mov	sp, r7
 80034ca:	b009      	add	sp, #36	; 0x24
 80034cc:	bd90      	pop	{r4, r7, pc}
 80034ce:	46c0      	nop			; (mov r8, r8)
 80034d0:	40021000 	.word	0x40021000
 80034d4:	00000313 	.word	0x00000313
 80034d8:	0000f03f 	.word	0x0000f03f
 80034dc:	50000400 	.word	0x50000400
 80034e0:	50000800 	.word	0x50000800

080034e4 <__io_putchar>:
   set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
   /* Place your implementation of fputc here */
   /* e.g. write a character to the UART3 and Loop until the end of
    * transmission */
   // HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
   return ch;
 80034ec:	687b      	ldr	r3, [r7, #4]
}
 80034ee:	0018      	movs	r0, r3
 80034f0:	46bd      	mov	sp, r7
 80034f2:	b002      	add	sp, #8
 80034f4:	bd80      	pop	{r7, pc}
	...

080034f8 <Measurement_of_ADC_Voltage_18650>:
 *
 * CHSELR is set to 0x8000h (channel 15)
 * Calls ADC_Select_Voltage18650() to set channel
 * Converted values store to V_18650
 */
void Measurement_of_ADC_Voltage_18650() {
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
   HAL_ADC_Stop(&hadc);
 80034fe:	4b21      	ldr	r3, [pc, #132]	; (8003584 <Measurement_of_ADC_Voltage_18650+0x8c>)
 8003500:	0018      	movs	r0, r3
 8003502:	f001 fd99 	bl	8005038 <HAL_ADC_Stop>
   HAL_ADC_Init(&hadc);
 8003506:	4b1f      	ldr	r3, [pc, #124]	; (8003584 <Measurement_of_ADC_Voltage_18650+0x8c>)
 8003508:	0018      	movs	r0, r3
 800350a:	f001 fbcd 	bl	8004ca8 <HAL_ADC_Init>
   float V_ref = 3.3;  // This is known for each micro controller from data
 800350e:	4b1e      	ldr	r3, [pc, #120]	; (8003588 <Measurement_of_ADC_Voltage_18650+0x90>)
 8003510:	60fb      	str	r3, [r7, #12]
   // sheet, V_ref = power supply in
   float ADC_resolution = (4096 - 1);  // 2^12 - 1
 8003512:	4b1e      	ldr	r3, [pc, #120]	; (800358c <Measurement_of_ADC_Voltage_18650+0x94>)
 8003514:	60bb      	str	r3, [r7, #8]
   float V_stepSize = V_ref / ADC_resolution;
 8003516:	68b9      	ldr	r1, [r7, #8]
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	f7fd f989 	bl	8000830 <__aeabi_fdiv>
 800351e:	1c03      	adds	r3, r0, #0
 8003520:	607b      	str	r3, [r7, #4]
   // ADC
   /* Start ADC Conversion for ADC1 */
   ADC1->CHSELR = 0x8000;
 8003522:	4b1b      	ldr	r3, [pc, #108]	; (8003590 <Measurement_of_ADC_Voltage_18650+0x98>)
 8003524:	2280      	movs	r2, #128	; 0x80
 8003526:	0212      	lsls	r2, r2, #8
 8003528:	629a      	str	r2, [r3, #40]	; 0x28
   ADC_Select_Voltage18650();
 800352a:	f000 f925 	bl	8003778 <ADC_Select_Voltage18650>
   HAL_ADC_Start(&hadc);
 800352e:	4b15      	ldr	r3, [pc, #84]	; (8003584 <Measurement_of_ADC_Voltage_18650+0x8c>)
 8003530:	0018      	movs	r0, r3
 8003532:	f001 fd2d 	bl	8004f90 <HAL_ADC_Start>
   uint16_t rawValue1;
   if (HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY) == HAL_OK) {
 8003536:	2301      	movs	r3, #1
 8003538:	425a      	negs	r2, r3
 800353a:	4b12      	ldr	r3, [pc, #72]	; (8003584 <Measurement_of_ADC_Voltage_18650+0x8c>)
 800353c:	0011      	movs	r1, r2
 800353e:	0018      	movs	r0, r3
 8003540:	f001 fdba 	bl	80050b8 <HAL_ADC_PollForConversion>
 8003544:	1e03      	subs	r3, r0, #0
 8003546:	d114      	bne.n	8003572 <Measurement_of_ADC_Voltage_18650+0x7a>
      /* Read the ADC1 value */
      rawValue1 = HAL_ADC_GetValue(&hadc);
 8003548:	4b0e      	ldr	r3, [pc, #56]	; (8003584 <Measurement_of_ADC_Voltage_18650+0x8c>)
 800354a:	0018      	movs	r0, r3
 800354c:	f001 fe50 	bl	80051f0 <HAL_ADC_GetValue>
 8003550:	0002      	movs	r2, r0
 8003552:	1cbb      	adds	r3, r7, #2
 8003554:	801a      	strh	r2, [r3, #0]
      V_18650 = rawValue1 * V_stepSize;
 8003556:	1cbb      	adds	r3, r7, #2
 8003558:	881b      	ldrh	r3, [r3, #0]
 800355a:	0018      	movs	r0, r3
 800355c:	f7fd fc80 	bl	8000e60 <__aeabi_i2f>
 8003560:	1c03      	adds	r3, r0, #0
 8003562:	6879      	ldr	r1, [r7, #4]
 8003564:	1c18      	adds	r0, r3, #0
 8003566:	f7fd fb2d 	bl	8000bc4 <__aeabi_fmul>
 800356a:	1c03      	adds	r3, r0, #0
 800356c:	1c1a      	adds	r2, r3, #0
 800356e:	4b09      	ldr	r3, [pc, #36]	; (8003594 <Measurement_of_ADC_Voltage_18650+0x9c>)
 8003570:	601a      	str	r2, [r3, #0]
   }
   HAL_ADC_Stop(&hadc);
 8003572:	4b04      	ldr	r3, [pc, #16]	; (8003584 <Measurement_of_ADC_Voltage_18650+0x8c>)
 8003574:	0018      	movs	r0, r3
 8003576:	f001 fd5f 	bl	8005038 <HAL_ADC_Stop>
}
 800357a:	46c0      	nop			; (mov r8, r8)
 800357c:	46bd      	mov	sp, r7
 800357e:	b004      	add	sp, #16
 8003580:	bd80      	pop	{r7, pc}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	200001f0 	.word	0x200001f0
 8003588:	40533333 	.word	0x40533333
 800358c:	457ff000 	.word	0x457ff000
 8003590:	40012400 	.word	0x40012400
 8003594:	200002d4 	.word	0x200002d4

08003598 <Measurement_of_ADC_Voltage_CMOS>:
 *
 * CHSELR is set to 0x2000h (channel 13)
 * Calls ADC_Select_VoltageCMOS() to set channel
 * Converted values store to V_CMOS
 */
void Measurement_of_ADC_Voltage_CMOS() {
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
   HAL_ADC_Stop(&hadc);
 800359e:	4b21      	ldr	r3, [pc, #132]	; (8003624 <Measurement_of_ADC_Voltage_CMOS+0x8c>)
 80035a0:	0018      	movs	r0, r3
 80035a2:	f001 fd49 	bl	8005038 <HAL_ADC_Stop>
   HAL_ADC_Init(&hadc);
 80035a6:	4b1f      	ldr	r3, [pc, #124]	; (8003624 <Measurement_of_ADC_Voltage_CMOS+0x8c>)
 80035a8:	0018      	movs	r0, r3
 80035aa:	f001 fb7d 	bl	8004ca8 <HAL_ADC_Init>
   float V_ref = 3.3;  // This is known for each micro controller from data
 80035ae:	4b1e      	ldr	r3, [pc, #120]	; (8003628 <Measurement_of_ADC_Voltage_CMOS+0x90>)
 80035b0:	60fb      	str	r3, [r7, #12]
   // sheet, V_ref = power supply in
   float ADC_resolution = (4096 - 1);  // 2^12 - 1
 80035b2:	4b1e      	ldr	r3, [pc, #120]	; (800362c <Measurement_of_ADC_Voltage_CMOS+0x94>)
 80035b4:	60bb      	str	r3, [r7, #8]
   float V_stepSize = V_ref / ADC_resolution;
 80035b6:	68b9      	ldr	r1, [r7, #8]
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f7fd f939 	bl	8000830 <__aeabi_fdiv>
 80035be:	1c03      	adds	r3, r0, #0
 80035c0:	607b      	str	r3, [r7, #4]
   // ADC
   /* Start ADC Conversion for ADC1 */
   ADC1->CHSELR = 0x2000;
 80035c2:	4b1b      	ldr	r3, [pc, #108]	; (8003630 <Measurement_of_ADC_Voltage_CMOS+0x98>)
 80035c4:	2280      	movs	r2, #128	; 0x80
 80035c6:	0192      	lsls	r2, r2, #6
 80035c8:	629a      	str	r2, [r3, #40]	; 0x28
   ADC_Select_VoltageCMOS();
 80035ca:	f000 f8f9 	bl	80037c0 <ADC_Select_VoltageCMOS>
   HAL_ADC_Start(&hadc);
 80035ce:	4b15      	ldr	r3, [pc, #84]	; (8003624 <Measurement_of_ADC_Voltage_CMOS+0x8c>)
 80035d0:	0018      	movs	r0, r3
 80035d2:	f001 fcdd 	bl	8004f90 <HAL_ADC_Start>
   uint16_t rawValue1;
   if (HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY) == HAL_OK) {
 80035d6:	2301      	movs	r3, #1
 80035d8:	425a      	negs	r2, r3
 80035da:	4b12      	ldr	r3, [pc, #72]	; (8003624 <Measurement_of_ADC_Voltage_CMOS+0x8c>)
 80035dc:	0011      	movs	r1, r2
 80035de:	0018      	movs	r0, r3
 80035e0:	f001 fd6a 	bl	80050b8 <HAL_ADC_PollForConversion>
 80035e4:	1e03      	subs	r3, r0, #0
 80035e6:	d114      	bne.n	8003612 <Measurement_of_ADC_Voltage_CMOS+0x7a>
      /* Read the ADC1 value */
      rawValue1 = HAL_ADC_GetValue(&hadc);
 80035e8:	4b0e      	ldr	r3, [pc, #56]	; (8003624 <Measurement_of_ADC_Voltage_CMOS+0x8c>)
 80035ea:	0018      	movs	r0, r3
 80035ec:	f001 fe00 	bl	80051f0 <HAL_ADC_GetValue>
 80035f0:	0002      	movs	r2, r0
 80035f2:	1cbb      	adds	r3, r7, #2
 80035f4:	801a      	strh	r2, [r3, #0]
      V_CMOS = rawValue1 * V_stepSize;
 80035f6:	1cbb      	adds	r3, r7, #2
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	0018      	movs	r0, r3
 80035fc:	f7fd fc30 	bl	8000e60 <__aeabi_i2f>
 8003600:	1c03      	adds	r3, r0, #0
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	1c18      	adds	r0, r3, #0
 8003606:	f7fd fadd 	bl	8000bc4 <__aeabi_fmul>
 800360a:	1c03      	adds	r3, r0, #0
 800360c:	1c1a      	adds	r2, r3, #0
 800360e:	4b09      	ldr	r3, [pc, #36]	; (8003634 <Measurement_of_ADC_Voltage_CMOS+0x9c>)
 8003610:	601a      	str	r2, [r3, #0]
   }
   HAL_ADC_Stop(&hadc);
 8003612:	4b04      	ldr	r3, [pc, #16]	; (8003624 <Measurement_of_ADC_Voltage_CMOS+0x8c>)
 8003614:	0018      	movs	r0, r3
 8003616:	f001 fd0f 	bl	8005038 <HAL_ADC_Stop>
}
 800361a:	46c0      	nop			; (mov r8, r8)
 800361c:	46bd      	mov	sp, r7
 800361e:	b004      	add	sp, #16
 8003620:	bd80      	pop	{r7, pc}
 8003622:	46c0      	nop			; (mov r8, r8)
 8003624:	200001f0 	.word	0x200001f0
 8003628:	40533333 	.word	0x40533333
 800362c:	457ff000 	.word	0x457ff000
 8003630:	40012400 	.word	0x40012400
 8003634:	200002d8 	.word	0x200002d8

08003638 <Measurement_of_ADC_Current_18650>:
 *
 * CHSELR is set to 0x4000h (channel 14)
 * Calls ADC_Select_Current18650() to set channel
 * Converted values store to C_18650
 */
void Measurement_of_ADC_Current_18650() {
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
   HAL_ADC_Stop(&hadc);
 800363e:	4b21      	ldr	r3, [pc, #132]	; (80036c4 <Measurement_of_ADC_Current_18650+0x8c>)
 8003640:	0018      	movs	r0, r3
 8003642:	f001 fcf9 	bl	8005038 <HAL_ADC_Stop>
   HAL_ADC_Init(&hadc);
 8003646:	4b1f      	ldr	r3, [pc, #124]	; (80036c4 <Measurement_of_ADC_Current_18650+0x8c>)
 8003648:	0018      	movs	r0, r3
 800364a:	f001 fb2d 	bl	8004ca8 <HAL_ADC_Init>
   float V_ref = 3.3;  // This is known for each micro controller from data
 800364e:	4b1e      	ldr	r3, [pc, #120]	; (80036c8 <Measurement_of_ADC_Current_18650+0x90>)
 8003650:	60fb      	str	r3, [r7, #12]
   // sheet, V_ref = power supply in
   float ADC_resolution = (4096 - 1);  // 2^12 bits - 1
 8003652:	4b1e      	ldr	r3, [pc, #120]	; (80036cc <Measurement_of_ADC_Current_18650+0x94>)
 8003654:	60bb      	str	r3, [r7, #8]
   float V_stepSize = V_ref / ADC_resolution;
 8003656:	68b9      	ldr	r1, [r7, #8]
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f7fd f8e9 	bl	8000830 <__aeabi_fdiv>
 800365e:	1c03      	adds	r3, r0, #0
 8003660:	607b      	str	r3, [r7, #4]
   // ADC
   /* Start ADC Conversion for ADC1 */
   ADC1->CHSELR = 0x4000;
 8003662:	4b1b      	ldr	r3, [pc, #108]	; (80036d0 <Measurement_of_ADC_Current_18650+0x98>)
 8003664:	2280      	movs	r2, #128	; 0x80
 8003666:	01d2      	lsls	r2, r2, #7
 8003668:	629a      	str	r2, [r3, #40]	; 0x28
   ADC_Select_Current18650();
 800366a:	f000 f8cd 	bl	8003808 <ADC_Select_Current18650>
   HAL_ADC_Start(&hadc);
 800366e:	4b15      	ldr	r3, [pc, #84]	; (80036c4 <Measurement_of_ADC_Current_18650+0x8c>)
 8003670:	0018      	movs	r0, r3
 8003672:	f001 fc8d 	bl	8004f90 <HAL_ADC_Start>
   uint16_t rawValue1;
   if (HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY) == HAL_OK) {
 8003676:	2301      	movs	r3, #1
 8003678:	425a      	negs	r2, r3
 800367a:	4b12      	ldr	r3, [pc, #72]	; (80036c4 <Measurement_of_ADC_Current_18650+0x8c>)
 800367c:	0011      	movs	r1, r2
 800367e:	0018      	movs	r0, r3
 8003680:	f001 fd1a 	bl	80050b8 <HAL_ADC_PollForConversion>
 8003684:	1e03      	subs	r3, r0, #0
 8003686:	d114      	bne.n	80036b2 <Measurement_of_ADC_Current_18650+0x7a>
      /* Read the ADC1 value */
      rawValue1 = HAL_ADC_GetValue(&hadc);
 8003688:	4b0e      	ldr	r3, [pc, #56]	; (80036c4 <Measurement_of_ADC_Current_18650+0x8c>)
 800368a:	0018      	movs	r0, r3
 800368c:	f001 fdb0 	bl	80051f0 <HAL_ADC_GetValue>
 8003690:	0002      	movs	r2, r0
 8003692:	1cbb      	adds	r3, r7, #2
 8003694:	801a      	strh	r2, [r3, #0]
      C_18650 = ((rawValue1 * V_stepSize));
 8003696:	1cbb      	adds	r3, r7, #2
 8003698:	881b      	ldrh	r3, [r3, #0]
 800369a:	0018      	movs	r0, r3
 800369c:	f7fd fbe0 	bl	8000e60 <__aeabi_i2f>
 80036a0:	1c03      	adds	r3, r0, #0
 80036a2:	6879      	ldr	r1, [r7, #4]
 80036a4:	1c18      	adds	r0, r3, #0
 80036a6:	f7fd fa8d 	bl	8000bc4 <__aeabi_fmul>
 80036aa:	1c03      	adds	r3, r0, #0
 80036ac:	1c1a      	adds	r2, r3, #0
 80036ae:	4b09      	ldr	r3, [pc, #36]	; (80036d4 <Measurement_of_ADC_Current_18650+0x9c>)
 80036b0:	601a      	str	r2, [r3, #0]

      /// 50) /
      //.0299562) // I_load = ((V_ADC / 50 gain) / .03 calibrated
      // shunt)
   }
   HAL_ADC_Stop(&hadc);
 80036b2:	4b04      	ldr	r3, [pc, #16]	; (80036c4 <Measurement_of_ADC_Current_18650+0x8c>)
 80036b4:	0018      	movs	r0, r3
 80036b6:	f001 fcbf 	bl	8005038 <HAL_ADC_Stop>
}
 80036ba:	46c0      	nop			; (mov r8, r8)
 80036bc:	46bd      	mov	sp, r7
 80036be:	b004      	add	sp, #16
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	46c0      	nop			; (mov r8, r8)
 80036c4:	200001f0 	.word	0x200001f0
 80036c8:	40533333 	.word	0x40533333
 80036cc:	457ff000 	.word	0x457ff000
 80036d0:	40012400 	.word	0x40012400
 80036d4:	200002e0 	.word	0x200002e0

080036d8 <Measurement_of_ADC_Current_CMOS>:
 *
 * CHSELR is set to 0x1000h (channel 12)
 * Calls ADC_Select_CurrentCMOS() to set channel
 * Converted values store to C_CMOS
 */
void Measurement_of_ADC_Current_CMOS() {
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
   HAL_ADC_Stop(&hadc);
 80036de:	4b21      	ldr	r3, [pc, #132]	; (8003764 <Measurement_of_ADC_Current_CMOS+0x8c>)
 80036e0:	0018      	movs	r0, r3
 80036e2:	f001 fca9 	bl	8005038 <HAL_ADC_Stop>
   HAL_ADC_Init(&hadc);
 80036e6:	4b1f      	ldr	r3, [pc, #124]	; (8003764 <Measurement_of_ADC_Current_CMOS+0x8c>)
 80036e8:	0018      	movs	r0, r3
 80036ea:	f001 fadd 	bl	8004ca8 <HAL_ADC_Init>
   float V_ref = 3.3;  // This is known for each micro controller from data
 80036ee:	4b1e      	ldr	r3, [pc, #120]	; (8003768 <Measurement_of_ADC_Current_CMOS+0x90>)
 80036f0:	60fb      	str	r3, [r7, #12]
   // sheet, V_ref = power supply in
   float ADC_resolution = (4096 - 1);  // 2^12 - 1
 80036f2:	4b1e      	ldr	r3, [pc, #120]	; (800376c <Measurement_of_ADC_Current_CMOS+0x94>)
 80036f4:	60bb      	str	r3, [r7, #8]
   float V_stepSize = V_ref / ADC_resolution;
 80036f6:	68b9      	ldr	r1, [r7, #8]
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f7fd f899 	bl	8000830 <__aeabi_fdiv>
 80036fe:	1c03      	adds	r3, r0, #0
 8003700:	607b      	str	r3, [r7, #4]
   // ADC
   /* Start ADC Conversion for ADC1 */
   ADC1->CHSELR = 0x1000;
 8003702:	4b1b      	ldr	r3, [pc, #108]	; (8003770 <Measurement_of_ADC_Current_CMOS+0x98>)
 8003704:	2280      	movs	r2, #128	; 0x80
 8003706:	0152      	lsls	r2, r2, #5
 8003708:	629a      	str	r2, [r3, #40]	; 0x28
   ADC_Select_CurrentCMOS();
 800370a:	f000 f8a1 	bl	8003850 <ADC_Select_CurrentCMOS>
   HAL_ADC_Start(&hadc);
 800370e:	4b15      	ldr	r3, [pc, #84]	; (8003764 <Measurement_of_ADC_Current_CMOS+0x8c>)
 8003710:	0018      	movs	r0, r3
 8003712:	f001 fc3d 	bl	8004f90 <HAL_ADC_Start>
   uint16_t rawValue1;
   if (HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY) == HAL_OK) {
 8003716:	2301      	movs	r3, #1
 8003718:	425a      	negs	r2, r3
 800371a:	4b12      	ldr	r3, [pc, #72]	; (8003764 <Measurement_of_ADC_Current_CMOS+0x8c>)
 800371c:	0011      	movs	r1, r2
 800371e:	0018      	movs	r0, r3
 8003720:	f001 fcca 	bl	80050b8 <HAL_ADC_PollForConversion>
 8003724:	1e03      	subs	r3, r0, #0
 8003726:	d114      	bne.n	8003752 <Measurement_of_ADC_Current_CMOS+0x7a>
      /* Read the ADC1 value */
      rawValue1 = HAL_ADC_GetValue(&hadc);
 8003728:	4b0e      	ldr	r3, [pc, #56]	; (8003764 <Measurement_of_ADC_Current_CMOS+0x8c>)
 800372a:	0018      	movs	r0, r3
 800372c:	f001 fd60 	bl	80051f0 <HAL_ADC_GetValue>
 8003730:	0002      	movs	r2, r0
 8003732:	1cbb      	adds	r3, r7, #2
 8003734:	801a      	strh	r2, [r3, #0]
      C_CMOS = ((rawValue1 * V_stepSize));
 8003736:	1cbb      	adds	r3, r7, #2
 8003738:	881b      	ldrh	r3, [r3, #0]
 800373a:	0018      	movs	r0, r3
 800373c:	f7fd fb90 	bl	8000e60 <__aeabi_i2f>
 8003740:	1c03      	adds	r3, r0, #0
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	1c18      	adds	r0, r3, #0
 8003746:	f7fd fa3d 	bl	8000bc4 <__aeabi_fmul>
 800374a:	1c03      	adds	r3, r0, #0
 800374c:	1c1a      	adds	r2, r3, #0
 800374e:	4b09      	ldr	r3, [pc, #36]	; (8003774 <Measurement_of_ADC_Current_CMOS+0x9c>)
 8003750:	601a      	str	r2, [r3, #0]
      /// 20) /
      // 4.713492);  // I_load = (( V_ADC / 20 Gain ) / 4.71
      // calibrated shunt )
   }
   HAL_ADC_Stop(&hadc);
 8003752:	4b04      	ldr	r3, [pc, #16]	; (8003764 <Measurement_of_ADC_Current_CMOS+0x8c>)
 8003754:	0018      	movs	r0, r3
 8003756:	f001 fc6f 	bl	8005038 <HAL_ADC_Stop>
}
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	46bd      	mov	sp, r7
 800375e:	b004      	add	sp, #16
 8003760:	bd80      	pop	{r7, pc}
 8003762:	46c0      	nop			; (mov r8, r8)
 8003764:	200001f0 	.word	0x200001f0
 8003768:	40533333 	.word	0x40533333
 800376c:	457ff000 	.word	0x457ff000
 8003770:	40012400 	.word	0x40012400
 8003774:	200002dc 	.word	0x200002dc

08003778 <ADC_Select_Voltage18650>:
/*
 * ADC_Select_Voltage18650() selects the channel that relates to the VOLTAGE of the 18650 battery.
 * It sets sConfig to its respective channel (15) and channel rank. It then checks if the channel
 * has been configured correctly.
 */
void ADC_Select_Voltage18650(void) {
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
   ADC_ChannelConfTypeDef sConfig = {0};
 800377e:	003b      	movs	r3, r7
 8003780:	0018      	movs	r0, r3
 8003782:	2308      	movs	r3, #8
 8003784:	001a      	movs	r2, r3
 8003786:	2100      	movs	r1, #0
 8003788:	f004 fcaa 	bl	80080e0 <memset>
   sConfig.Channel = ADC_CHANNEL_15;
 800378c:	003b      	movs	r3, r7
 800378e:	4a0a      	ldr	r2, [pc, #40]	; (80037b8 <ADC_Select_Voltage18650+0x40>)
 8003790:	601a      	str	r2, [r3, #0]
   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003792:	003b      	movs	r3, r7
 8003794:	2280      	movs	r2, #128	; 0x80
 8003796:	0152      	lsls	r2, r2, #5
 8003798:	605a      	str	r2, [r3, #4]
   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800379a:	003a      	movs	r2, r7
 800379c:	4b07      	ldr	r3, [pc, #28]	; (80037bc <ADC_Select_Voltage18650+0x44>)
 800379e:	0011      	movs	r1, r2
 80037a0:	0018      	movs	r0, r3
 80037a2:	f001 fd31 	bl	8005208 <HAL_ADC_ConfigChannel>
 80037a6:	1e03      	subs	r3, r0, #0
 80037a8:	d001      	beq.n	80037ae <ADC_Select_Voltage18650+0x36>
      Error_Handler();
 80037aa:	f001 f831 	bl	8004810 <Error_Handler>
   }
}
 80037ae:	46c0      	nop			; (mov r8, r8)
 80037b0:	46bd      	mov	sp, r7
 80037b2:	b002      	add	sp, #8
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	3c008000 	.word	0x3c008000
 80037bc:	200001f0 	.word	0x200001f0

080037c0 <ADC_Select_VoltageCMOS>:
/*
 * ADC_Select_VoltageCMOS() selects the channel that relates to the VOLTAGE of the 18650 battery.
 * It sets sConfig to its respective channel (13) and channel rank. It then checks if the channel
 * has been configured correctly.
 */
void ADC_Select_VoltageCMOS(void) {
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b082      	sub	sp, #8
 80037c4:	af00      	add	r7, sp, #0
   ADC_ChannelConfTypeDef sConfig = {0};
 80037c6:	003b      	movs	r3, r7
 80037c8:	0018      	movs	r0, r3
 80037ca:	2308      	movs	r3, #8
 80037cc:	001a      	movs	r2, r3
 80037ce:	2100      	movs	r1, #0
 80037d0:	f004 fc86 	bl	80080e0 <memset>
   sConfig.Channel = ADC_CHANNEL_13;
 80037d4:	003b      	movs	r3, r7
 80037d6:	4a0a      	ldr	r2, [pc, #40]	; (8003800 <ADC_Select_VoltageCMOS+0x40>)
 80037d8:	601a      	str	r2, [r3, #0]
   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80037da:	003b      	movs	r3, r7
 80037dc:	2280      	movs	r2, #128	; 0x80
 80037de:	0152      	lsls	r2, r2, #5
 80037e0:	605a      	str	r2, [r3, #4]
   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 80037e2:	003a      	movs	r2, r7
 80037e4:	4b07      	ldr	r3, [pc, #28]	; (8003804 <ADC_Select_VoltageCMOS+0x44>)
 80037e6:	0011      	movs	r1, r2
 80037e8:	0018      	movs	r0, r3
 80037ea:	f001 fd0d 	bl	8005208 <HAL_ADC_ConfigChannel>
 80037ee:	1e03      	subs	r3, r0, #0
 80037f0:	d001      	beq.n	80037f6 <ADC_Select_VoltageCMOS+0x36>
      Error_Handler();
 80037f2:	f001 f80d 	bl	8004810 <Error_Handler>
   }
}
 80037f6:	46c0      	nop			; (mov r8, r8)
 80037f8:	46bd      	mov	sp, r7
 80037fa:	b002      	add	sp, #8
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	46c0      	nop			; (mov r8, r8)
 8003800:	34002000 	.word	0x34002000
 8003804:	200001f0 	.word	0x200001f0

08003808 <ADC_Select_Current18650>:
/*
 * ADC_Select_Current18650() selects the channel that relates to the VOLTAGE of the 18650 battery.
 * It sets sConfig to its respective channel (14) and channel rank. It then checks if the channel
 * has been configured correctly.
 */
void ADC_Select_Current18650(void) {
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
   ADC_ChannelConfTypeDef sConfig = {0};
 800380e:	003b      	movs	r3, r7
 8003810:	0018      	movs	r0, r3
 8003812:	2308      	movs	r3, #8
 8003814:	001a      	movs	r2, r3
 8003816:	2100      	movs	r1, #0
 8003818:	f004 fc62 	bl	80080e0 <memset>
   sConfig.Channel = ADC_CHANNEL_14;
 800381c:	003b      	movs	r3, r7
 800381e:	4a0a      	ldr	r2, [pc, #40]	; (8003848 <ADC_Select_Current18650+0x40>)
 8003820:	601a      	str	r2, [r3, #0]
   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003822:	003b      	movs	r3, r7
 8003824:	2280      	movs	r2, #128	; 0x80
 8003826:	0152      	lsls	r2, r2, #5
 8003828:	605a      	str	r2, [r3, #4]
   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800382a:	003a      	movs	r2, r7
 800382c:	4b07      	ldr	r3, [pc, #28]	; (800384c <ADC_Select_Current18650+0x44>)
 800382e:	0011      	movs	r1, r2
 8003830:	0018      	movs	r0, r3
 8003832:	f001 fce9 	bl	8005208 <HAL_ADC_ConfigChannel>
 8003836:	1e03      	subs	r3, r0, #0
 8003838:	d001      	beq.n	800383e <ADC_Select_Current18650+0x36>
      Error_Handler();
 800383a:	f000 ffe9 	bl	8004810 <Error_Handler>
   }
}
 800383e:	46c0      	nop			; (mov r8, r8)
 8003840:	46bd      	mov	sp, r7
 8003842:	b002      	add	sp, #8
 8003844:	bd80      	pop	{r7, pc}
 8003846:	46c0      	nop			; (mov r8, r8)
 8003848:	38004000 	.word	0x38004000
 800384c:	200001f0 	.word	0x200001f0

08003850 <ADC_Select_CurrentCMOS>:
/*
 * ADC_Select_CurrentCMOS() selects the channel that relates to the VOLTAGE of the 18650 battery.
 * It sets sConfig to its respective channel (12) and channel rank. It then checks if the channel
 * has been configured correctly.
 */
void ADC_Select_CurrentCMOS(void) {
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
   ADC_ChannelConfTypeDef sConfig = {0};
 8003856:	003b      	movs	r3, r7
 8003858:	0018      	movs	r0, r3
 800385a:	2308      	movs	r3, #8
 800385c:	001a      	movs	r2, r3
 800385e:	2100      	movs	r1, #0
 8003860:	f004 fc3e 	bl	80080e0 <memset>
   sConfig.Channel = ADC_CHANNEL_12;
 8003864:	003b      	movs	r3, r7
 8003866:	4a0a      	ldr	r2, [pc, #40]	; (8003890 <ADC_Select_CurrentCMOS+0x40>)
 8003868:	601a      	str	r2, [r3, #0]
   sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800386a:	003b      	movs	r3, r7
 800386c:	2280      	movs	r2, #128	; 0x80
 800386e:	0152      	lsls	r2, r2, #5
 8003870:	605a      	str	r2, [r3, #4]
   if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8003872:	003a      	movs	r2, r7
 8003874:	4b07      	ldr	r3, [pc, #28]	; (8003894 <ADC_Select_CurrentCMOS+0x44>)
 8003876:	0011      	movs	r1, r2
 8003878:	0018      	movs	r0, r3
 800387a:	f001 fcc5 	bl	8005208 <HAL_ADC_ConfigChannel>
 800387e:	1e03      	subs	r3, r0, #0
 8003880:	d001      	beq.n	8003886 <ADC_Select_CurrentCMOS+0x36>
      Error_Handler();
 8003882:	f000 ffc5 	bl	8004810 <Error_Handler>
   }
}
 8003886:	46c0      	nop			; (mov r8, r8)
 8003888:	46bd      	mov	sp, r7
 800388a:	b002      	add	sp, #8
 800388c:	bd80      	pop	{r7, pc}
 800388e:	46c0      	nop			; (mov r8, r8)
 8003890:	30001000 	.word	0x30001000
 8003894:	200001f0 	.word	0x200001f0

08003898 <setNumber>:

/*
 * setNumber() checks the value of valueToAdjust variable. If the value is set as a number from 0 to 7,
 * it calls the respective AdjustValueInTo function and sets the threshold LED to its respective color.
 */
void setNumber() {
 8003898:	b580      	push	{r7, lr}
 800389a:	af00      	add	r7, sp, #0
   // Check each value and set the pins accordingly
   if (valueToAdjust == 1) {
 800389c:	4b64      	ldr	r3, [pc, #400]	; (8003a30 <setNumber+0x198>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d114      	bne.n	80038ce <setNumber+0x36>
      // value 1 = 001
	   AdjustValueInTo1();
 80038a4:	f000 fa6a 	bl	8003d7c <AdjustValueInTo1>

	  HAL_GPIO_WritePin(GPIOB, Threshold_Red_Pin,
 80038a8:	4b62      	ldr	r3, [pc, #392]	; (8003a34 <setNumber+0x19c>)
 80038aa:	2201      	movs	r2, #1
 80038ac:	2108      	movs	r1, #8
 80038ae:	0018      	movs	r0, r3
 80038b0:	f002 f93b 	bl	8005b2a <HAL_GPIO_WritePin>
	  	                        GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOB, Threshold_Green_Pin,
 80038b4:	4b5f      	ldr	r3, [pc, #380]	; (8003a34 <setNumber+0x19c>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	2110      	movs	r1, #16
 80038ba:	0018      	movs	r0, r3
 80038bc:	f002 f935 	bl	8005b2a <HAL_GPIO_WritePin>
	  	                        GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOB, Threshold_Blue_Pin,
 80038c0:	4b5c      	ldr	r3, [pc, #368]	; (8003a34 <setNumber+0x19c>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	2120      	movs	r1, #32
 80038c6:	0018      	movs	r0, r3
 80038c8:	f002 f92f 	bl	8005b2a <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, Threshold_Blue_Pin,
	   	  	                        GPIO_PIN_RESET);
   }
   /*may need to implement state for numbers entered over 7 and numbers
   under zero */
}
 80038cc:	e0ad      	b.n	8003a2a <setNumber+0x192>
   } else if (valueToAdjust == 2) {
 80038ce:	4b58      	ldr	r3, [pc, #352]	; (8003a30 <setNumber+0x198>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d114      	bne.n	8003900 <setNumber+0x68>
	   AdjustValueInTo2();
 80038d6:	f000 fa83 	bl	8003de0 <AdjustValueInTo2>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Red_Pin,
 80038da:	4b56      	ldr	r3, [pc, #344]	; (8003a34 <setNumber+0x19c>)
 80038dc:	2201      	movs	r2, #1
 80038de:	2108      	movs	r1, #8
 80038e0:	0018      	movs	r0, r3
 80038e2:	f002 f922 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Green_Pin,
 80038e6:	4b53      	ldr	r3, [pc, #332]	; (8003a34 <setNumber+0x19c>)
 80038e8:	2201      	movs	r2, #1
 80038ea:	2110      	movs	r1, #16
 80038ec:	0018      	movs	r0, r3
 80038ee:	f002 f91c 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Blue_Pin,
 80038f2:	4b50      	ldr	r3, [pc, #320]	; (8003a34 <setNumber+0x19c>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	2120      	movs	r1, #32
 80038f8:	0018      	movs	r0, r3
 80038fa:	f002 f916 	bl	8005b2a <HAL_GPIO_WritePin>
}
 80038fe:	e094      	b.n	8003a2a <setNumber+0x192>
   } else if (valueToAdjust == 3) {
 8003900:	4b4b      	ldr	r3, [pc, #300]	; (8003a30 <setNumber+0x198>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2b03      	cmp	r3, #3
 8003906:	d114      	bne.n	8003932 <setNumber+0x9a>
	   AdjustValueInTo3();
 8003908:	f000 fa9c 	bl	8003e44 <AdjustValueInTo3>
      HAL_GPIO_WritePin(GPIOB, Threshold_Red_Pin,
 800390c:	4b49      	ldr	r3, [pc, #292]	; (8003a34 <setNumber+0x19c>)
 800390e:	2200      	movs	r2, #0
 8003910:	2108      	movs	r1, #8
 8003912:	0018      	movs	r0, r3
 8003914:	f002 f909 	bl	8005b2a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, Threshold_Green_Pin,
 8003918:	4b46      	ldr	r3, [pc, #280]	; (8003a34 <setNumber+0x19c>)
 800391a:	2201      	movs	r2, #1
 800391c:	2110      	movs	r1, #16
 800391e:	0018      	movs	r0, r3
 8003920:	f002 f903 	bl	8005b2a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, Threshold_Blue_Pin,
 8003924:	4b43      	ldr	r3, [pc, #268]	; (8003a34 <setNumber+0x19c>)
 8003926:	2200      	movs	r2, #0
 8003928:	2120      	movs	r1, #32
 800392a:	0018      	movs	r0, r3
 800392c:	f002 f8fd 	bl	8005b2a <HAL_GPIO_WritePin>
}
 8003930:	e07b      	b.n	8003a2a <setNumber+0x192>
   } else if (valueToAdjust == 4) {
 8003932:	4b3f      	ldr	r3, [pc, #252]	; (8003a30 <setNumber+0x198>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2b04      	cmp	r3, #4
 8003938:	d114      	bne.n	8003964 <setNumber+0xcc>
	   AdjustValueInTo4();
 800393a:	f000 fab5 	bl	8003ea8 <AdjustValueInTo4>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Red_Pin,
 800393e:	4b3d      	ldr	r3, [pc, #244]	; (8003a34 <setNumber+0x19c>)
 8003940:	2200      	movs	r2, #0
 8003942:	2108      	movs	r1, #8
 8003944:	0018      	movs	r0, r3
 8003946:	f002 f8f0 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Green_Pin,
 800394a:	4b3a      	ldr	r3, [pc, #232]	; (8003a34 <setNumber+0x19c>)
 800394c:	2201      	movs	r2, #1
 800394e:	2110      	movs	r1, #16
 8003950:	0018      	movs	r0, r3
 8003952:	f002 f8ea 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Blue_Pin,
 8003956:	4b37      	ldr	r3, [pc, #220]	; (8003a34 <setNumber+0x19c>)
 8003958:	2201      	movs	r2, #1
 800395a:	2120      	movs	r1, #32
 800395c:	0018      	movs	r0, r3
 800395e:	f002 f8e4 	bl	8005b2a <HAL_GPIO_WritePin>
}
 8003962:	e062      	b.n	8003a2a <setNumber+0x192>
   } else if (valueToAdjust == 5) {
 8003964:	4b32      	ldr	r3, [pc, #200]	; (8003a30 <setNumber+0x198>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2b05      	cmp	r3, #5
 800396a:	d114      	bne.n	8003996 <setNumber+0xfe>
	   AdjustValueInTo5();
 800396c:	f000 face 	bl	8003f0c <AdjustValueInTo5>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Red_Pin,
 8003970:	4b30      	ldr	r3, [pc, #192]	; (8003a34 <setNumber+0x19c>)
 8003972:	2200      	movs	r2, #0
 8003974:	2108      	movs	r1, #8
 8003976:	0018      	movs	r0, r3
 8003978:	f002 f8d7 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Green_Pin,
 800397c:	4b2d      	ldr	r3, [pc, #180]	; (8003a34 <setNumber+0x19c>)
 800397e:	2200      	movs	r2, #0
 8003980:	2110      	movs	r1, #16
 8003982:	0018      	movs	r0, r3
 8003984:	f002 f8d1 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Blue_Pin,
 8003988:	4b2a      	ldr	r3, [pc, #168]	; (8003a34 <setNumber+0x19c>)
 800398a:	2201      	movs	r2, #1
 800398c:	2120      	movs	r1, #32
 800398e:	0018      	movs	r0, r3
 8003990:	f002 f8cb 	bl	8005b2a <HAL_GPIO_WritePin>
}
 8003994:	e049      	b.n	8003a2a <setNumber+0x192>
   } else if (valueToAdjust == 6) {
 8003996:	4b26      	ldr	r3, [pc, #152]	; (8003a30 <setNumber+0x198>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2b06      	cmp	r3, #6
 800399c:	d114      	bne.n	80039c8 <setNumber+0x130>
	   AdjustValueInTo6();
 800399e:	f000 fae7 	bl	8003f70 <AdjustValueInTo6>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Red_Pin,
 80039a2:	4b24      	ldr	r3, [pc, #144]	; (8003a34 <setNumber+0x19c>)
 80039a4:	2201      	movs	r2, #1
 80039a6:	2108      	movs	r1, #8
 80039a8:	0018      	movs	r0, r3
 80039aa:	f002 f8be 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Green_Pin,
 80039ae:	4b21      	ldr	r3, [pc, #132]	; (8003a34 <setNumber+0x19c>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	2110      	movs	r1, #16
 80039b4:	0018      	movs	r0, r3
 80039b6:	f002 f8b8 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Blue_Pin,
 80039ba:	4b1e      	ldr	r3, [pc, #120]	; (8003a34 <setNumber+0x19c>)
 80039bc:	2201      	movs	r2, #1
 80039be:	2120      	movs	r1, #32
 80039c0:	0018      	movs	r0, r3
 80039c2:	f002 f8b2 	bl	8005b2a <HAL_GPIO_WritePin>
}
 80039c6:	e030      	b.n	8003a2a <setNumber+0x192>
   } else if (valueToAdjust == 7) {
 80039c8:	4b19      	ldr	r3, [pc, #100]	; (8003a30 <setNumber+0x198>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b07      	cmp	r3, #7
 80039ce:	d114      	bne.n	80039fa <setNumber+0x162>
	   AdjustValueInTo7();
 80039d0:	f000 fb00 	bl	8003fd4 <AdjustValueInTo7>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Red_Pin,
 80039d4:	4b17      	ldr	r3, [pc, #92]	; (8003a34 <setNumber+0x19c>)
 80039d6:	2201      	movs	r2, #1
 80039d8:	2108      	movs	r1, #8
 80039da:	0018      	movs	r0, r3
 80039dc:	f002 f8a5 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Green_Pin,
 80039e0:	4b14      	ldr	r3, [pc, #80]	; (8003a34 <setNumber+0x19c>)
 80039e2:	2201      	movs	r2, #1
 80039e4:	2110      	movs	r1, #16
 80039e6:	0018      	movs	r0, r3
 80039e8:	f002 f89f 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, Threshold_Blue_Pin,
 80039ec:	4b11      	ldr	r3, [pc, #68]	; (8003a34 <setNumber+0x19c>)
 80039ee:	2201      	movs	r2, #1
 80039f0:	2120      	movs	r1, #32
 80039f2:	0018      	movs	r0, r3
 80039f4:	f002 f899 	bl	8005b2a <HAL_GPIO_WritePin>
}
 80039f8:	e017      	b.n	8003a2a <setNumber+0x192>
   else if (valueToAdjust == 0) {
 80039fa:	4b0d      	ldr	r3, [pc, #52]	; (8003a30 <setNumber+0x198>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d113      	bne.n	8003a2a <setNumber+0x192>
	   AdjustValueInTo0();
 8003a02:	f000 f989 	bl	8003d18 <AdjustValueInTo0>
	  HAL_GPIO_WritePin(GPIOB, Threshold_Red_Pin,
 8003a06:	4b0b      	ldr	r3, [pc, #44]	; (8003a34 <setNumber+0x19c>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	2108      	movs	r1, #8
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	f002 f88c 	bl	8005b2a <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, Threshold_Green_Pin,
 8003a12:	4b08      	ldr	r3, [pc, #32]	; (8003a34 <setNumber+0x19c>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	2110      	movs	r1, #16
 8003a18:	0018      	movs	r0, r3
 8003a1a:	f002 f886 	bl	8005b2a <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, Threshold_Blue_Pin,
 8003a1e:	4b05      	ldr	r3, [pc, #20]	; (8003a34 <setNumber+0x19c>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	2120      	movs	r1, #32
 8003a24:	0018      	movs	r0, r3
 8003a26:	f002 f880 	bl	8005b2a <HAL_GPIO_WritePin>
}
 8003a2a:	46c0      	nop			; (mov r8, r8)
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	200002f8 	.word	0x200002f8
 8003a34:	50000400 	.word	0x50000400

08003a38 <AdjustStateTo0>:
 */

/*
 * AdjustStateTo0() Sets output communication bits to 0 (000) and the state LED to OFF
 */
void AdjustStateTo0(){
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
	// value 0 = 000
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_RESET);
 8003a3c:	23a0      	movs	r3, #160	; 0xa0
 8003a3e:	05db      	lsls	r3, r3, #23
 8003a40:	2200      	movs	r2, #0
 8003a42:	2101      	movs	r1, #1
 8003a44:	0018      	movs	r0, r3
 8003a46:	f002 f870 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_RESET);
 8003a4a:	23a0      	movs	r3, #160	; 0xa0
 8003a4c:	05db      	lsls	r3, r3, #23
 8003a4e:	2200      	movs	r2, #0
 8003a50:	2102      	movs	r1, #2
 8003a52:	0018      	movs	r0, r3
 8003a54:	f002 f869 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_RESET);
 8003a58:	23a0      	movs	r3, #160	; 0xa0
 8003a5a:	05db      	lsls	r3, r3, #23
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	2110      	movs	r1, #16
 8003a60:	0018      	movs	r0, r3
 8003a62:	f002 f862 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set White
	      HAL_GPIO_WritePin(User_Input_Status_Light_GPIO_Port, User_Input_Status_Light_Pin,
 8003a66:	4b0a      	ldr	r3, [pc, #40]	; (8003a90 <AdjustStateTo0+0x58>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	f002 f85c 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8003a72:	4b07      	ldr	r3, [pc, #28]	; (8003a90 <AdjustStateTo0+0x58>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	2102      	movs	r1, #2
 8003a78:	0018      	movs	r0, r3
 8003a7a:	f002 f856 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 8003a7e:	4b04      	ldr	r3, [pc, #16]	; (8003a90 <AdjustStateTo0+0x58>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	2104      	movs	r1, #4
 8003a84:	0018      	movs	r0, r3
 8003a86:	f002 f850 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
}
 8003a8a:	46c0      	nop			; (mov r8, r8)
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	50000400 	.word	0x50000400

08003a94 <AdjustStateTo1>:

/*
 * AdjustStateTo1() Sets output communication bits to 1 (001) and the state LED to RED
 */
void AdjustStateTo1(){
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_SET);
 8003a98:	23a0      	movs	r3, #160	; 0xa0
 8003a9a:	05db      	lsls	r3, r3, #23
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	0018      	movs	r0, r3
 8003aa2:	f002 f842 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_RESET);
 8003aa6:	23a0      	movs	r3, #160	; 0xa0
 8003aa8:	05db      	lsls	r3, r3, #23
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2102      	movs	r1, #2
 8003aae:	0018      	movs	r0, r3
 8003ab0:	f002 f83b 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_RESET);
 8003ab4:	23a0      	movs	r3, #160	; 0xa0
 8003ab6:	05db      	lsls	r3, r3, #23
 8003ab8:	2200      	movs	r2, #0
 8003aba:	2110      	movs	r1, #16
 8003abc:	0018      	movs	r0, r3
 8003abe:	f002 f834 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set Red
	      HAL_GPIO_WritePin(User_Input_Status_Light_GPIO_Port, User_Input_Status_Light_Pin,
 8003ac2:	4b0a      	ldr	r3, [pc, #40]	; (8003aec <AdjustStateTo1+0x58>)
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	0018      	movs	r0, r3
 8003aca:	f002 f82e 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8003ace:	4b07      	ldr	r3, [pc, #28]	; (8003aec <AdjustStateTo1+0x58>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	2102      	movs	r1, #2
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	f002 f828 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 8003ada:	4b04      	ldr	r3, [pc, #16]	; (8003aec <AdjustStateTo1+0x58>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	2104      	movs	r1, #4
 8003ae0:	0018      	movs	r0, r3
 8003ae2:	f002 f822 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
}
 8003ae6:	46c0      	nop			; (mov r8, r8)
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	50000400 	.word	0x50000400

08003af0 <AdjustStateTo2>:

/*
 * AdjustStateTo2() Sets output communication bits to 2 (010) and the state LED to YELLOW
 */
void AdjustStateTo2(){
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
	// value 2 = 010
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_RESET);
 8003af4:	23a0      	movs	r3, #160	; 0xa0
 8003af6:	05db      	lsls	r3, r3, #23
 8003af8:	2200      	movs	r2, #0
 8003afa:	2101      	movs	r1, #1
 8003afc:	0018      	movs	r0, r3
 8003afe:	f002 f814 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_SET);
 8003b02:	23a0      	movs	r3, #160	; 0xa0
 8003b04:	05db      	lsls	r3, r3, #23
 8003b06:	2201      	movs	r2, #1
 8003b08:	2102      	movs	r1, #2
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	f002 f80d 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_RESET);
 8003b10:	23a0      	movs	r3, #160	; 0xa0
 8003b12:	05db      	lsls	r3, r3, #23
 8003b14:	2200      	movs	r2, #0
 8003b16:	2110      	movs	r1, #16
 8003b18:	0018      	movs	r0, r3
 8003b1a:	f002 f806 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set Yellow
	      HAL_GPIO_WritePin(User_Input_Status_Light_GPIO_Port, User_Input_Status_Light_Pin,
 8003b1e:	4b0a      	ldr	r3, [pc, #40]	; (8003b48 <AdjustStateTo2+0x58>)
 8003b20:	2201      	movs	r2, #1
 8003b22:	2101      	movs	r1, #1
 8003b24:	0018      	movs	r0, r3
 8003b26:	f002 f800 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8003b2a:	4b07      	ldr	r3, [pc, #28]	; (8003b48 <AdjustStateTo2+0x58>)
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	2102      	movs	r1, #2
 8003b30:	0018      	movs	r0, r3
 8003b32:	f001 fffa 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 8003b36:	4b04      	ldr	r3, [pc, #16]	; (8003b48 <AdjustStateTo2+0x58>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	2104      	movs	r1, #4
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f001 fff4 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
}
 8003b42:	46c0      	nop			; (mov r8, r8)
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	50000400 	.word	0x50000400

08003b4c <AdjustStateTo3>:

/*
 * AdjustStateTo3() Sets output communication bits to 3 (011) and the state LED to GREEN
 */
void AdjustStateTo3(){
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
	// value 3 = 011
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_SET);
 8003b50:	23a0      	movs	r3, #160	; 0xa0
 8003b52:	05db      	lsls	r3, r3, #23
 8003b54:	2201      	movs	r2, #1
 8003b56:	2101      	movs	r1, #1
 8003b58:	0018      	movs	r0, r3
 8003b5a:	f001 ffe6 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_SET);
 8003b5e:	23a0      	movs	r3, #160	; 0xa0
 8003b60:	05db      	lsls	r3, r3, #23
 8003b62:	2201      	movs	r2, #1
 8003b64:	2102      	movs	r1, #2
 8003b66:	0018      	movs	r0, r3
 8003b68:	f001 ffdf 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_RESET);
 8003b6c:	23a0      	movs	r3, #160	; 0xa0
 8003b6e:	05db      	lsls	r3, r3, #23
 8003b70:	2200      	movs	r2, #0
 8003b72:	2110      	movs	r1, #16
 8003b74:	0018      	movs	r0, r3
 8003b76:	f001 ffd8 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set Green
	      HAL_GPIO_WritePin(User_Input_Status_Light_GPIO_Port, User_Input_Status_Light_Pin,
 8003b7a:	4b0a      	ldr	r3, [pc, #40]	; (8003ba4 <AdjustStateTo3+0x58>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	2101      	movs	r1, #1
 8003b80:	0018      	movs	r0, r3
 8003b82:	f001 ffd2 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8003b86:	4b07      	ldr	r3, [pc, #28]	; (8003ba4 <AdjustStateTo3+0x58>)
 8003b88:	2201      	movs	r2, #1
 8003b8a:	2102      	movs	r1, #2
 8003b8c:	0018      	movs	r0, r3
 8003b8e:	f001 ffcc 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 8003b92:	4b04      	ldr	r3, [pc, #16]	; (8003ba4 <AdjustStateTo3+0x58>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	2104      	movs	r1, #4
 8003b98:	0018      	movs	r0, r3
 8003b9a:	f001 ffc6 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
}
 8003b9e:	46c0      	nop			; (mov r8, r8)
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	50000400 	.word	0x50000400

08003ba8 <AdjustStateTo4>:

/*
 * AdjustStateTo4() Sets output communication bits to 4 (100) and the state LED to CYAN
 */
void AdjustStateTo4(){
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	af00      	add	r7, sp, #0
	// value 4 = 100
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_RESET);
 8003bac:	23a0      	movs	r3, #160	; 0xa0
 8003bae:	05db      	lsls	r3, r3, #23
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	2101      	movs	r1, #1
 8003bb4:	0018      	movs	r0, r3
 8003bb6:	f001 ffb8 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_RESET);
 8003bba:	23a0      	movs	r3, #160	; 0xa0
 8003bbc:	05db      	lsls	r3, r3, #23
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	2102      	movs	r1, #2
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	f001 ffb1 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_SET);
 8003bc8:	23a0      	movs	r3, #160	; 0xa0
 8003bca:	05db      	lsls	r3, r3, #23
 8003bcc:	2201      	movs	r2, #1
 8003bce:	2110      	movs	r1, #16
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	f001 ffaa 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set Cyan
	      HAL_GPIO_WritePin(User_Input_Status_Light_GPIO_Port, User_Input_Status_Light_Pin,
 8003bd6:	4b0a      	ldr	r3, [pc, #40]	; (8003c00 <AdjustStateTo4+0x58>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	2101      	movs	r1, #1
 8003bdc:	0018      	movs	r0, r3
 8003bde:	f001 ffa4 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8003be2:	4b07      	ldr	r3, [pc, #28]	; (8003c00 <AdjustStateTo4+0x58>)
 8003be4:	2201      	movs	r2, #1
 8003be6:	2102      	movs	r1, #2
 8003be8:	0018      	movs	r0, r3
 8003bea:	f001 ff9e 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 8003bee:	4b04      	ldr	r3, [pc, #16]	; (8003c00 <AdjustStateTo4+0x58>)
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	2104      	movs	r1, #4
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f001 ff98 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
}
 8003bfa:	46c0      	nop			; (mov r8, r8)
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	50000400 	.word	0x50000400

08003c04 <AdjustStateTo5>:

/*
 * AdjustStateTo5() Sets output communication bits to 5 (101) and the state LED to BLUE
 */
void AdjustStateTo5(){
 8003c04:	b580      	push	{r7, lr}
 8003c06:	af00      	add	r7, sp, #0
	// value 5 = 101
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_SET);
 8003c08:	23a0      	movs	r3, #160	; 0xa0
 8003c0a:	05db      	lsls	r3, r3, #23
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	2101      	movs	r1, #1
 8003c10:	0018      	movs	r0, r3
 8003c12:	f001 ff8a 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_RESET);
 8003c16:	23a0      	movs	r3, #160	; 0xa0
 8003c18:	05db      	lsls	r3, r3, #23
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	2102      	movs	r1, #2
 8003c1e:	0018      	movs	r0, r3
 8003c20:	f001 ff83 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_SET);
 8003c24:	23a0      	movs	r3, #160	; 0xa0
 8003c26:	05db      	lsls	r3, r3, #23
 8003c28:	2201      	movs	r2, #1
 8003c2a:	2110      	movs	r1, #16
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	f001 ff7c 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set Blue
	      HAL_GPIO_WritePin(User_Input_Status_Light_GPIO_Port, User_Input_Status_Light_Pin,
 8003c32:	4b0a      	ldr	r3, [pc, #40]	; (8003c5c <AdjustStateTo5+0x58>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	2101      	movs	r1, #1
 8003c38:	0018      	movs	r0, r3
 8003c3a:	f001 ff76 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8003c3e:	4b07      	ldr	r3, [pc, #28]	; (8003c5c <AdjustStateTo5+0x58>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	2102      	movs	r1, #2
 8003c44:	0018      	movs	r0, r3
 8003c46:	f001 ff70 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 8003c4a:	4b04      	ldr	r3, [pc, #16]	; (8003c5c <AdjustStateTo5+0x58>)
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	2104      	movs	r1, #4
 8003c50:	0018      	movs	r0, r3
 8003c52:	f001 ff6a 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
}
 8003c56:	46c0      	nop			; (mov r8, r8)
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	50000400 	.word	0x50000400

08003c60 <AdjustStateTo6>:

/*
 * AdjustStateTo6() Sets output communication bits to 6 (110) and the state LED to MAGENTA
 */
void AdjustStateTo6(){
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
	// value 6 = 110
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_RESET);
 8003c64:	23a0      	movs	r3, #160	; 0xa0
 8003c66:	05db      	lsls	r3, r3, #23
 8003c68:	2200      	movs	r2, #0
 8003c6a:	2101      	movs	r1, #1
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	f001 ff5c 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_SET);
 8003c72:	23a0      	movs	r3, #160	; 0xa0
 8003c74:	05db      	lsls	r3, r3, #23
 8003c76:	2201      	movs	r2, #1
 8003c78:	2102      	movs	r1, #2
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	f001 ff55 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_SET);
 8003c80:	23a0      	movs	r3, #160	; 0xa0
 8003c82:	05db      	lsls	r3, r3, #23
 8003c84:	2201      	movs	r2, #1
 8003c86:	2110      	movs	r1, #16
 8003c88:	0018      	movs	r0, r3
 8003c8a:	f001 ff4e 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set Magenta
	      HAL_GPIO_WritePin(User_Input_Status_Light_GPIO_Port, User_Input_Status_Light_Pin,
 8003c8e:	4b0a      	ldr	r3, [pc, #40]	; (8003cb8 <AdjustStateTo6+0x58>)
 8003c90:	2201      	movs	r2, #1
 8003c92:	2101      	movs	r1, #1
 8003c94:	0018      	movs	r0, r3
 8003c96:	f001 ff48 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8003c9a:	4b07      	ldr	r3, [pc, #28]	; (8003cb8 <AdjustStateTo6+0x58>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	2102      	movs	r1, #2
 8003ca0:	0018      	movs	r0, r3
 8003ca2:	f001 ff42 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_RESET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 8003ca6:	4b04      	ldr	r3, [pc, #16]	; (8003cb8 <AdjustStateTo6+0x58>)
 8003ca8:	2201      	movs	r2, #1
 8003caa:	2104      	movs	r1, #4
 8003cac:	0018      	movs	r0, r3
 8003cae:	f001 ff3c 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
}
 8003cb2:	46c0      	nop			; (mov r8, r8)
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	50000400 	.word	0x50000400

08003cbc <AdjustStateTo7>:

/*
 * AdjustStateTo7() Sets output communication bits to 7 (111) and the state LED to WHITE
 */
void AdjustStateTo7(){
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
	// value 7 = 111
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_SET);
 8003cc0:	23a0      	movs	r3, #160	; 0xa0
 8003cc2:	05db      	lsls	r3, r3, #23
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	2101      	movs	r1, #1
 8003cc8:	0018      	movs	r0, r3
 8003cca:	f001 ff2e 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_SET);
 8003cce:	23a0      	movs	r3, #160	; 0xa0
 8003cd0:	05db      	lsls	r3, r3, #23
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	2102      	movs	r1, #2
 8003cd6:	0018      	movs	r0, r3
 8003cd8:	f001 ff27 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_SET);
 8003cdc:	23a0      	movs	r3, #160	; 0xa0
 8003cde:	05db      	lsls	r3, r3, #23
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	2110      	movs	r1, #16
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	f001 ff20 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set White
	      HAL_GPIO_WritePin(User_Input_Status_Light_GPIO_Port, User_Input_Status_Light_Pin,
 8003cea:	4b0a      	ldr	r3, [pc, #40]	; (8003d14 <AdjustStateTo7+0x58>)
 8003cec:	2201      	movs	r2, #1
 8003cee:	2101      	movs	r1, #1
 8003cf0:	0018      	movs	r0, r3
 8003cf2:	f001 ff1a 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Green_GPIO_Port, User_Input_Status_Light_Green_Pin,
 8003cf6:	4b07      	ldr	r3, [pc, #28]	; (8003d14 <AdjustStateTo7+0x58>)
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	2102      	movs	r1, #2
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f001 ff14 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
	      HAL_GPIO_WritePin(User_Input_Status_Light_Blue_GPIO_Port, User_Input_Status_Light_Blue_Pin,
 8003d02:	4b04      	ldr	r3, [pc, #16]	; (8003d14 <AdjustStateTo7+0x58>)
 8003d04:	2201      	movs	r2, #1
 8003d06:	2104      	movs	r1, #4
 8003d08:	0018      	movs	r0, r3
 8003d0a:	f001 ff0e 	bl	8005b2a <HAL_GPIO_WritePin>
	                        GPIO_PIN_SET);
}
 8003d0e:	46c0      	nop			; (mov r8, r8)
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	50000400 	.word	0x50000400

08003d18 <AdjustValueInTo0>:
 */

/*
 * AdjustValueInTo0() Sets output communication bits to 0 (000) and the state LED to OFF
 */
void AdjustValueInTo0(){
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0
	// value 0 = 000
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_RESET);
 8003d1c:	23a0      	movs	r3, #160	; 0xa0
 8003d1e:	05db      	lsls	r3, r3, #23
 8003d20:	2200      	movs	r2, #0
 8003d22:	2101      	movs	r1, #1
 8003d24:	0018      	movs	r0, r3
 8003d26:	f001 ff00 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_RESET);
 8003d2a:	23a0      	movs	r3, #160	; 0xa0
 8003d2c:	05db      	lsls	r3, r3, #23
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2102      	movs	r1, #2
 8003d32:	0018      	movs	r0, r3
 8003d34:	f001 fef9 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_RESET);
 8003d38:	23a0      	movs	r3, #160	; 0xa0
 8003d3a:	05db      	lsls	r3, r3, #23
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	2110      	movs	r1, #16
 8003d40:	0018      	movs	r0, r3
 8003d42:	f001 fef2 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set OFF
	      HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_RESET);
 8003d46:	4b0c      	ldr	r3, [pc, #48]	; (8003d78 <AdjustValueInTo0+0x60>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	2108      	movs	r1, #8
 8003d4c:	0018      	movs	r0, r3
 8003d4e:	f001 feec 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_RESET);
 8003d52:	4b09      	ldr	r3, [pc, #36]	; (8003d78 <AdjustValueInTo0+0x60>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	2110      	movs	r1, #16
 8003d58:	0018      	movs	r0, r3
 8003d5a:	f001 fee6 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_RESET);
 8003d5e:	4b06      	ldr	r3, [pc, #24]	; (8003d78 <AdjustValueInTo0+0x60>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	2120      	movs	r1, #32
 8003d64:	0018      	movs	r0, r3
 8003d66:	f001 fee0 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_Delay(14);
 8003d6a:	200e      	movs	r0, #14
 8003d6c:	f000 ff78 	bl	8004c60 <HAL_Delay>
}
 8003d70:	46c0      	nop			; (mov r8, r8)
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	46c0      	nop			; (mov r8, r8)
 8003d78:	50000400 	.word	0x50000400

08003d7c <AdjustValueInTo1>:

/*
 * AdjustValueInTo1() Sets output communication bits to 1 (001) and the state LED to RED
 */
void AdjustValueInTo1(){
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_SET);
 8003d80:	23a0      	movs	r3, #160	; 0xa0
 8003d82:	05db      	lsls	r3, r3, #23
 8003d84:	2201      	movs	r2, #1
 8003d86:	2101      	movs	r1, #1
 8003d88:	0018      	movs	r0, r3
 8003d8a:	f001 fece 	bl	8005b2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_RESET);
 8003d8e:	23a0      	movs	r3, #160	; 0xa0
 8003d90:	05db      	lsls	r3, r3, #23
 8003d92:	2200      	movs	r2, #0
 8003d94:	2102      	movs	r1, #2
 8003d96:	0018      	movs	r0, r3
 8003d98:	f001 fec7 	bl	8005b2a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_RESET);
 8003d9c:	23a0      	movs	r3, #160	; 0xa0
 8003d9e:	05db      	lsls	r3, r3, #23
 8003da0:	2200      	movs	r2, #0
 8003da2:	2110      	movs	r1, #16
 8003da4:	0018      	movs	r0, r3
 8003da6:	f001 fec0 	bl	8005b2a <HAL_GPIO_WritePin>

	// Set Red
	   HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_SET);
 8003daa:	4b0c      	ldr	r3, [pc, #48]	; (8003ddc <AdjustValueInTo1+0x60>)
 8003dac:	2201      	movs	r2, #1
 8003dae:	2108      	movs	r1, #8
 8003db0:	0018      	movs	r0, r3
 8003db2:	f001 feba 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_RESET);
 8003db6:	4b09      	ldr	r3, [pc, #36]	; (8003ddc <AdjustValueInTo1+0x60>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	2110      	movs	r1, #16
 8003dbc:	0018      	movs	r0, r3
 8003dbe:	f001 feb4 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_RESET);
 8003dc2:	4b06      	ldr	r3, [pc, #24]	; (8003ddc <AdjustValueInTo1+0x60>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	2120      	movs	r1, #32
 8003dc8:	0018      	movs	r0, r3
 8003dca:	f001 feae 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_Delay(14);
 8003dce:	200e      	movs	r0, #14
 8003dd0:	f000 ff46 	bl	8004c60 <HAL_Delay>
}
 8003dd4:	46c0      	nop			; (mov r8, r8)
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	46c0      	nop			; (mov r8, r8)
 8003ddc:	50000400 	.word	0x50000400

08003de0 <AdjustValueInTo2>:

/*
 * AdjustValueInTo2() Sets output communication bits to 2 (010) and the state LED to YELLOW
 */
void AdjustValueInTo2(){
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
	// value 2 = 010
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_RESET);
 8003de4:	23a0      	movs	r3, #160	; 0xa0
 8003de6:	05db      	lsls	r3, r3, #23
 8003de8:	2200      	movs	r2, #0
 8003dea:	2101      	movs	r1, #1
 8003dec:	0018      	movs	r0, r3
 8003dee:	f001 fe9c 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_SET);
 8003df2:	23a0      	movs	r3, #160	; 0xa0
 8003df4:	05db      	lsls	r3, r3, #23
 8003df6:	2201      	movs	r2, #1
 8003df8:	2102      	movs	r1, #2
 8003dfa:	0018      	movs	r0, r3
 8003dfc:	f001 fe95 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_RESET);
 8003e00:	23a0      	movs	r3, #160	; 0xa0
 8003e02:	05db      	lsls	r3, r3, #23
 8003e04:	2200      	movs	r2, #0
 8003e06:	2110      	movs	r1, #16
 8003e08:	0018      	movs	r0, r3
 8003e0a:	f001 fe8e 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set Yellow
	      HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_SET);
 8003e0e:	4b0c      	ldr	r3, [pc, #48]	; (8003e40 <AdjustValueInTo2+0x60>)
 8003e10:	2201      	movs	r2, #1
 8003e12:	2108      	movs	r1, #8
 8003e14:	0018      	movs	r0, r3
 8003e16:	f001 fe88 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_SET);
 8003e1a:	4b09      	ldr	r3, [pc, #36]	; (8003e40 <AdjustValueInTo2+0x60>)
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	2110      	movs	r1, #16
 8003e20:	0018      	movs	r0, r3
 8003e22:	f001 fe82 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_RESET);
 8003e26:	4b06      	ldr	r3, [pc, #24]	; (8003e40 <AdjustValueInTo2+0x60>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	2120      	movs	r1, #32
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f001 fe7c 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_Delay(14);
 8003e32:	200e      	movs	r0, #14
 8003e34:	f000 ff14 	bl	8004c60 <HAL_Delay>
}
 8003e38:	46c0      	nop			; (mov r8, r8)
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	46c0      	nop			; (mov r8, r8)
 8003e40:	50000400 	.word	0x50000400

08003e44 <AdjustValueInTo3>:

/*
 * AdjustValueInTo3() Sets output communication bits to 3 (110) and the state LED to GREEN
 */
void AdjustValueInTo3(){
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
	// value 3 = 011
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_SET);
 8003e48:	23a0      	movs	r3, #160	; 0xa0
 8003e4a:	05db      	lsls	r3, r3, #23
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	2101      	movs	r1, #1
 8003e50:	0018      	movs	r0, r3
 8003e52:	f001 fe6a 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_SET);
 8003e56:	23a0      	movs	r3, #160	; 0xa0
 8003e58:	05db      	lsls	r3, r3, #23
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	2102      	movs	r1, #2
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f001 fe63 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_RESET);
 8003e64:	23a0      	movs	r3, #160	; 0xa0
 8003e66:	05db      	lsls	r3, r3, #23
 8003e68:	2200      	movs	r2, #0
 8003e6a:	2110      	movs	r1, #16
 8003e6c:	0018      	movs	r0, r3
 8003e6e:	f001 fe5c 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set Green
	      HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_RESET);
 8003e72:	4b0c      	ldr	r3, [pc, #48]	; (8003ea4 <AdjustValueInTo3+0x60>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	2108      	movs	r1, #8
 8003e78:	0018      	movs	r0, r3
 8003e7a:	f001 fe56 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_SET);
 8003e7e:	4b09      	ldr	r3, [pc, #36]	; (8003ea4 <AdjustValueInTo3+0x60>)
 8003e80:	2201      	movs	r2, #1
 8003e82:	2110      	movs	r1, #16
 8003e84:	0018      	movs	r0, r3
 8003e86:	f001 fe50 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_RESET);
 8003e8a:	4b06      	ldr	r3, [pc, #24]	; (8003ea4 <AdjustValueInTo3+0x60>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	2120      	movs	r1, #32
 8003e90:	0018      	movs	r0, r3
 8003e92:	f001 fe4a 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_Delay(14);
 8003e96:	200e      	movs	r0, #14
 8003e98:	f000 fee2 	bl	8004c60 <HAL_Delay>
}
 8003e9c:	46c0      	nop			; (mov r8, r8)
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	46c0      	nop			; (mov r8, r8)
 8003ea4:	50000400 	.word	0x50000400

08003ea8 <AdjustValueInTo4>:

/*
 * AdjustValueInTo4() Sets output communication bits to 4 (100) and the state LED to CYAN
 */
void AdjustValueInTo4(){
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
	// value 4 = 100
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_RESET);
 8003eac:	23a0      	movs	r3, #160	; 0xa0
 8003eae:	05db      	lsls	r3, r3, #23
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	2101      	movs	r1, #1
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f001 fe38 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_RESET);
 8003eba:	23a0      	movs	r3, #160	; 0xa0
 8003ebc:	05db      	lsls	r3, r3, #23
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	2102      	movs	r1, #2
 8003ec2:	0018      	movs	r0, r3
 8003ec4:	f001 fe31 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_SET);
 8003ec8:	23a0      	movs	r3, #160	; 0xa0
 8003eca:	05db      	lsls	r3, r3, #23
 8003ecc:	2201      	movs	r2, #1
 8003ece:	2110      	movs	r1, #16
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	f001 fe2a 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set Cyan
	      HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_RESET);
 8003ed6:	4b0c      	ldr	r3, [pc, #48]	; (8003f08 <AdjustValueInTo4+0x60>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	2108      	movs	r1, #8
 8003edc:	0018      	movs	r0, r3
 8003ede:	f001 fe24 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_SET);
 8003ee2:	4b09      	ldr	r3, [pc, #36]	; (8003f08 <AdjustValueInTo4+0x60>)
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	2110      	movs	r1, #16
 8003ee8:	0018      	movs	r0, r3
 8003eea:	f001 fe1e 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_SET);
 8003eee:	4b06      	ldr	r3, [pc, #24]	; (8003f08 <AdjustValueInTo4+0x60>)
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	2120      	movs	r1, #32
 8003ef4:	0018      	movs	r0, r3
 8003ef6:	f001 fe18 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_Delay(14);
 8003efa:	200e      	movs	r0, #14
 8003efc:	f000 feb0 	bl	8004c60 <HAL_Delay>
}
 8003f00:	46c0      	nop			; (mov r8, r8)
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	50000400 	.word	0x50000400

08003f0c <AdjustValueInTo5>:

/*
 * AdjustValueInTo5() Sets output communication bits to 5 (101) and the state LED to BLUE
 */
void AdjustValueInTo5(){
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
	// value 5 = 101
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_SET);
 8003f10:	23a0      	movs	r3, #160	; 0xa0
 8003f12:	05db      	lsls	r3, r3, #23
 8003f14:	2201      	movs	r2, #1
 8003f16:	2101      	movs	r1, #1
 8003f18:	0018      	movs	r0, r3
 8003f1a:	f001 fe06 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_RESET);
 8003f1e:	23a0      	movs	r3, #160	; 0xa0
 8003f20:	05db      	lsls	r3, r3, #23
 8003f22:	2200      	movs	r2, #0
 8003f24:	2102      	movs	r1, #2
 8003f26:	0018      	movs	r0, r3
 8003f28:	f001 fdff 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_SET);
 8003f2c:	23a0      	movs	r3, #160	; 0xa0
 8003f2e:	05db      	lsls	r3, r3, #23
 8003f30:	2201      	movs	r2, #1
 8003f32:	2110      	movs	r1, #16
 8003f34:	0018      	movs	r0, r3
 8003f36:	f001 fdf8 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set Blue
	      HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_RESET);
 8003f3a:	4b0c      	ldr	r3, [pc, #48]	; (8003f6c <AdjustValueInTo5+0x60>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	2108      	movs	r1, #8
 8003f40:	0018      	movs	r0, r3
 8003f42:	f001 fdf2 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_RESET);
 8003f46:	4b09      	ldr	r3, [pc, #36]	; (8003f6c <AdjustValueInTo5+0x60>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	2110      	movs	r1, #16
 8003f4c:	0018      	movs	r0, r3
 8003f4e:	f001 fdec 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_SET);
 8003f52:	4b06      	ldr	r3, [pc, #24]	; (8003f6c <AdjustValueInTo5+0x60>)
 8003f54:	2201      	movs	r2, #1
 8003f56:	2120      	movs	r1, #32
 8003f58:	0018      	movs	r0, r3
 8003f5a:	f001 fde6 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_Delay(14);
 8003f5e:	200e      	movs	r0, #14
 8003f60:	f000 fe7e 	bl	8004c60 <HAL_Delay>
}
 8003f64:	46c0      	nop			; (mov r8, r8)
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	46c0      	nop			; (mov r8, r8)
 8003f6c:	50000400 	.word	0x50000400

08003f70 <AdjustValueInTo6>:

/*
 * AdjustValueInTo6() Sets output communication bits to 6 (110) and the state LED to MAGENTA
 */
void AdjustValueInTo6(){
 8003f70:	b580      	push	{r7, lr}
 8003f72:	af00      	add	r7, sp, #0
	// value 6 = 110
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_RESET);
 8003f74:	23a0      	movs	r3, #160	; 0xa0
 8003f76:	05db      	lsls	r3, r3, #23
 8003f78:	2200      	movs	r2, #0
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	f001 fdd4 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_SET);
 8003f82:	23a0      	movs	r3, #160	; 0xa0
 8003f84:	05db      	lsls	r3, r3, #23
 8003f86:	2201      	movs	r2, #1
 8003f88:	2102      	movs	r1, #2
 8003f8a:	0018      	movs	r0, r3
 8003f8c:	f001 fdcd 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_SET);
 8003f90:	23a0      	movs	r3, #160	; 0xa0
 8003f92:	05db      	lsls	r3, r3, #23
 8003f94:	2201      	movs	r2, #1
 8003f96:	2110      	movs	r1, #16
 8003f98:	0018      	movs	r0, r3
 8003f9a:	f001 fdc6 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set Magenta
	      HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_SET);
 8003f9e:	4b0c      	ldr	r3, [pc, #48]	; (8003fd0 <AdjustValueInTo6+0x60>)
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	2108      	movs	r1, #8
 8003fa4:	0018      	movs	r0, r3
 8003fa6:	f001 fdc0 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_RESET);
 8003faa:	4b09      	ldr	r3, [pc, #36]	; (8003fd0 <AdjustValueInTo6+0x60>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	2110      	movs	r1, #16
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	f001 fdba 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_SET);
 8003fb6:	4b06      	ldr	r3, [pc, #24]	; (8003fd0 <AdjustValueInTo6+0x60>)
 8003fb8:	2201      	movs	r2, #1
 8003fba:	2120      	movs	r1, #32
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f001 fdb4 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_Delay(14);
 8003fc2:	200e      	movs	r0, #14
 8003fc4:	f000 fe4c 	bl	8004c60 <HAL_Delay>
}
 8003fc8:	46c0      	nop			; (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	46c0      	nop			; (mov r8, r8)
 8003fd0:	50000400 	.word	0x50000400

08003fd4 <AdjustValueInTo7>:

/*
 * AdjustValueInTo7() Sets output communication bits to 7 (111) and the state LED to WHITE
 */
void AdjustValueInTo7(){
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	af00      	add	r7, sp, #0
	// value 7 = 111
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_0_Pin, GPIO_PIN_SET);
 8003fd8:	23a0      	movs	r3, #160	; 0xa0
 8003fda:	05db      	lsls	r3, r3, #23
 8003fdc:	2201      	movs	r2, #1
 8003fde:	2101      	movs	r1, #1
 8003fe0:	0018      	movs	r0, r3
 8003fe2:	f001 fda2 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_1_Pin, GPIO_PIN_SET);
 8003fe6:	23a0      	movs	r3, #160	; 0xa0
 8003fe8:	05db      	lsls	r3, r3, #23
 8003fea:	2201      	movs	r2, #1
 8003fec:	2102      	movs	r1, #2
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f001 fd9b 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOA, Discrete_Bit_2_Pin, GPIO_PIN_SET);
 8003ff4:	23a0      	movs	r3, #160	; 0xa0
 8003ff6:	05db      	lsls	r3, r3, #23
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	2110      	movs	r1, #16
 8003ffc:	0018      	movs	r0, r3
 8003ffe:	f001 fd94 	bl	8005b2a <HAL_GPIO_WritePin>

	      // Set White
	      HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_SET);
 8004002:	4b0c      	ldr	r3, [pc, #48]	; (8004034 <AdjustValueInTo7+0x60>)
 8004004:	2201      	movs	r2, #1
 8004006:	2108      	movs	r1, #8
 8004008:	0018      	movs	r0, r3
 800400a:	f001 fd8e 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_SET);
 800400e:	4b09      	ldr	r3, [pc, #36]	; (8004034 <AdjustValueInTo7+0x60>)
 8004010:	2201      	movs	r2, #1
 8004012:	2110      	movs	r1, #16
 8004014:	0018      	movs	r0, r3
 8004016:	f001 fd88 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_SET);
 800401a:	4b06      	ldr	r3, [pc, #24]	; (8004034 <AdjustValueInTo7+0x60>)
 800401c:	2201      	movs	r2, #1
 800401e:	2120      	movs	r1, #32
 8004020:	0018      	movs	r0, r3
 8004022:	f001 fd82 	bl	8005b2a <HAL_GPIO_WritePin>
	      HAL_Delay(14);
 8004026:	200e      	movs	r0, #14
 8004028:	f000 fe1a 	bl	8004c60 <HAL_Delay>
}
 800402c:	46c0      	nop			; (mov r8, r8)
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	46c0      	nop			; (mov r8, r8)
 8004034:	50000400 	.word	0x50000400

08004038 <User_Input_Light_Cycle>:
 *
 * NOTE: Only cycles through colors once! To cycle multiple times, call the function multiple times.
 *
 * Used in Button_Debounce_Set()
 */
void User_Input_Light_Cycle() {
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
   // 1. Set Red
   HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_SET);
 800403c:	4b4a      	ldr	r3, [pc, #296]	; (8004168 <User_Input_Light_Cycle+0x130>)
 800403e:	2201      	movs	r2, #1
 8004040:	2108      	movs	r1, #8
 8004042:	0018      	movs	r0, r3
 8004044:	f001 fd71 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_RESET);
 8004048:	4b47      	ldr	r3, [pc, #284]	; (8004168 <User_Input_Light_Cycle+0x130>)
 800404a:	2200      	movs	r2, #0
 800404c:	2110      	movs	r1, #16
 800404e:	0018      	movs	r0, r3
 8004050:	f001 fd6b 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_RESET);
 8004054:	4b44      	ldr	r3, [pc, #272]	; (8004168 <User_Input_Light_Cycle+0x130>)
 8004056:	2200      	movs	r2, #0
 8004058:	2120      	movs	r1, #32
 800405a:	0018      	movs	r0, r3
 800405c:	f001 fd65 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_Delay(14);
 8004060:	200e      	movs	r0, #14
 8004062:	f000 fdfd 	bl	8004c60 <HAL_Delay>

   // 2. Set Yellow (Red + Green)
   HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_SET);
 8004066:	4b40      	ldr	r3, [pc, #256]	; (8004168 <User_Input_Light_Cycle+0x130>)
 8004068:	2201      	movs	r2, #1
 800406a:	2108      	movs	r1, #8
 800406c:	0018      	movs	r0, r3
 800406e:	f001 fd5c 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_SET);
 8004072:	4b3d      	ldr	r3, [pc, #244]	; (8004168 <User_Input_Light_Cycle+0x130>)
 8004074:	2201      	movs	r2, #1
 8004076:	2110      	movs	r1, #16
 8004078:	0018      	movs	r0, r3
 800407a:	f001 fd56 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_RESET);
 800407e:	4b3a      	ldr	r3, [pc, #232]	; (8004168 <User_Input_Light_Cycle+0x130>)
 8004080:	2200      	movs	r2, #0
 8004082:	2120      	movs	r1, #32
 8004084:	0018      	movs	r0, r3
 8004086:	f001 fd50 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_Delay(14);
 800408a:	200e      	movs	r0, #14
 800408c:	f000 fde8 	bl	8004c60 <HAL_Delay>

   // 3. Set Green
   HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_RESET);
 8004090:	4b35      	ldr	r3, [pc, #212]	; (8004168 <User_Input_Light_Cycle+0x130>)
 8004092:	2200      	movs	r2, #0
 8004094:	2108      	movs	r1, #8
 8004096:	0018      	movs	r0, r3
 8004098:	f001 fd47 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_SET);
 800409c:	4b32      	ldr	r3, [pc, #200]	; (8004168 <User_Input_Light_Cycle+0x130>)
 800409e:	2201      	movs	r2, #1
 80040a0:	2110      	movs	r1, #16
 80040a2:	0018      	movs	r0, r3
 80040a4:	f001 fd41 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_RESET);
 80040a8:	4b2f      	ldr	r3, [pc, #188]	; (8004168 <User_Input_Light_Cycle+0x130>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	2120      	movs	r1, #32
 80040ae:	0018      	movs	r0, r3
 80040b0:	f001 fd3b 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_Delay(14);
 80040b4:	200e      	movs	r0, #14
 80040b6:	f000 fdd3 	bl	8004c60 <HAL_Delay>

   // 4. Set Cyan (Green + Blue)
   HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_RESET);
 80040ba:	4b2b      	ldr	r3, [pc, #172]	; (8004168 <User_Input_Light_Cycle+0x130>)
 80040bc:	2200      	movs	r2, #0
 80040be:	2108      	movs	r1, #8
 80040c0:	0018      	movs	r0, r3
 80040c2:	f001 fd32 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_SET);
 80040c6:	4b28      	ldr	r3, [pc, #160]	; (8004168 <User_Input_Light_Cycle+0x130>)
 80040c8:	2201      	movs	r2, #1
 80040ca:	2110      	movs	r1, #16
 80040cc:	0018      	movs	r0, r3
 80040ce:	f001 fd2c 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_SET);
 80040d2:	4b25      	ldr	r3, [pc, #148]	; (8004168 <User_Input_Light_Cycle+0x130>)
 80040d4:	2201      	movs	r2, #1
 80040d6:	2120      	movs	r1, #32
 80040d8:	0018      	movs	r0, r3
 80040da:	f001 fd26 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_Delay(14);
 80040de:	200e      	movs	r0, #14
 80040e0:	f000 fdbe 	bl	8004c60 <HAL_Delay>

   // 5. Set Blue
   HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_RESET);
 80040e4:	4b20      	ldr	r3, [pc, #128]	; (8004168 <User_Input_Light_Cycle+0x130>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	2108      	movs	r1, #8
 80040ea:	0018      	movs	r0, r3
 80040ec:	f001 fd1d 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_RESET);
 80040f0:	4b1d      	ldr	r3, [pc, #116]	; (8004168 <User_Input_Light_Cycle+0x130>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	2110      	movs	r1, #16
 80040f6:	0018      	movs	r0, r3
 80040f8:	f001 fd17 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_SET);
 80040fc:	4b1a      	ldr	r3, [pc, #104]	; (8004168 <User_Input_Light_Cycle+0x130>)
 80040fe:	2201      	movs	r2, #1
 8004100:	2120      	movs	r1, #32
 8004102:	0018      	movs	r0, r3
 8004104:	f001 fd11 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_Delay(14);
 8004108:	200e      	movs	r0, #14
 800410a:	f000 fda9 	bl	8004c60 <HAL_Delay>

   // 6. Set Magenta (Red + Blue)
   HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_SET);
 800410e:	4b16      	ldr	r3, [pc, #88]	; (8004168 <User_Input_Light_Cycle+0x130>)
 8004110:	2201      	movs	r2, #1
 8004112:	2108      	movs	r1, #8
 8004114:	0018      	movs	r0, r3
 8004116:	f001 fd08 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_RESET);
 800411a:	4b13      	ldr	r3, [pc, #76]	; (8004168 <User_Input_Light_Cycle+0x130>)
 800411c:	2200      	movs	r2, #0
 800411e:	2110      	movs	r1, #16
 8004120:	0018      	movs	r0, r3
 8004122:	f001 fd02 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_SET);
 8004126:	4b10      	ldr	r3, [pc, #64]	; (8004168 <User_Input_Light_Cycle+0x130>)
 8004128:	2201      	movs	r2, #1
 800412a:	2120      	movs	r1, #32
 800412c:	0018      	movs	r0, r3
 800412e:	f001 fcfc 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_Delay(14);
 8004132:	200e      	movs	r0, #14
 8004134:	f000 fd94 	bl	8004c60 <HAL_Delay>

   // 7. Set White (Red + Green + Blue)
   HAL_GPIO_WritePin(Threshold_Red_GPIO_Port, Threshold_Red_Pin, GPIO_PIN_SET);
 8004138:	4b0b      	ldr	r3, [pc, #44]	; (8004168 <User_Input_Light_Cycle+0x130>)
 800413a:	2201      	movs	r2, #1
 800413c:	2108      	movs	r1, #8
 800413e:	0018      	movs	r0, r3
 8004140:	f001 fcf3 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Green_GPIO_Port, Threshold_Green_Pin, GPIO_PIN_SET);
 8004144:	4b08      	ldr	r3, [pc, #32]	; (8004168 <User_Input_Light_Cycle+0x130>)
 8004146:	2201      	movs	r2, #1
 8004148:	2110      	movs	r1, #16
 800414a:	0018      	movs	r0, r3
 800414c:	f001 fced 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Threshold_Blue_GPIO_Port, Threshold_Blue_Pin, GPIO_PIN_SET);
 8004150:	4b05      	ldr	r3, [pc, #20]	; (8004168 <User_Input_Light_Cycle+0x130>)
 8004152:	2201      	movs	r2, #1
 8004154:	2120      	movs	r1, #32
 8004156:	0018      	movs	r0, r3
 8004158:	f001 fce7 	bl	8005b2a <HAL_GPIO_WritePin>
   HAL_Delay(14);
 800415c:	200e      	movs	r0, #14
 800415e:	f000 fd7f 	bl	8004c60 <HAL_Delay>
}
 8004162:	46c0      	nop			; (mov r8, r8)
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	50000400 	.word	0x50000400

0800416c <Button_Debounce_Set>:
 * only updates when a button is pressed for at least 50ms to reduce bounce.
 * While the button is being pressed, the load switch output is set to the highest by calling
 * Reset_The_Whole_B() and the threshold LED flashes using User_Input_Light_Cycle().
 * Outputs by calling setNumber() after every change to valueToAdjust and at the end of the function.
 */
void Button_Debounce_Set() {
 800416c:	b590      	push	{r4, r7, lr}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
   uint8_t currentPlusState = HAL_GPIO_ReadPin(GPIOC, Plus_Pin);
 8004172:	1dfc      	adds	r4, r7, #7
 8004174:	4b6e      	ldr	r3, [pc, #440]	; (8004330 <Button_Debounce_Set+0x1c4>)
 8004176:	2102      	movs	r1, #2
 8004178:	0018      	movs	r0, r3
 800417a:	f001 fcb9 	bl	8005af0 <HAL_GPIO_ReadPin>
 800417e:	0003      	movs	r3, r0
 8004180:	7023      	strb	r3, [r4, #0]
   uint8_t currentMinusState = HAL_GPIO_ReadPin(GPIOC, Minus_Pin);
 8004182:	1dbc      	adds	r4, r7, #6
 8004184:	4b6a      	ldr	r3, [pc, #424]	; (8004330 <Button_Debounce_Set+0x1c4>)
 8004186:	2101      	movs	r1, #1
 8004188:	0018      	movs	r0, r3
 800418a:	f001 fcb1 	bl	8005af0 <HAL_GPIO_ReadPin>
 800418e:	0003      	movs	r3, r0
 8004190:	7023      	strb	r3, [r4, #0]
   //setNumber();

   if (currentPlusState == GPIO_PIN_SET || currentMinusState == GPIO_PIN_SET) {
 8004192:	1dfb      	adds	r3, r7, #7
 8004194:	781b      	ldrb	r3, [r3, #0]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d004      	beq.n	80041a4 <Button_Debounce_Set+0x38>
 800419a:	1dbb      	adds	r3, r7, #6
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d000      	beq.n	80041a4 <Button_Debounce_Set+0x38>
 80041a2:	e0c0      	b.n	8004326 <Button_Debounce_Set+0x1ba>
	   Reset_The_Whole_B();
 80041a4:	f000 f8d0 	bl	8004348 <Reset_The_Whole_B>
      // set to high state
      if ((HAL_GetTick() - lastDebounceTime) > debounceDelay) {
 80041a8:	f000 fd50 	bl	8004c4c <HAL_GetTick>
 80041ac:	0002      	movs	r2, r0
 80041ae:	4b61      	ldr	r3, [pc, #388]	; (8004334 <Button_Debounce_Set+0x1c8>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	2232      	movs	r2, #50	; 0x32
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d800      	bhi.n	80041bc <Button_Debounce_Set+0x50>
 80041ba:	e0aa      	b.n	8004312 <Button_Debounce_Set+0x1a6>
         // Only update the value if the state has changed
         if ((currentPlusState == GPIO_PIN_SET && lastPlusState != GPIO_PIN_SET) ||
 80041bc:	1dfb      	adds	r3, r7, #7
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d103      	bne.n	80041cc <Button_Debounce_Set+0x60>
 80041c4:	4b5c      	ldr	r3, [pc, #368]	; (8004338 <Button_Debounce_Set+0x1cc>)
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d107      	bne.n	80041dc <Button_Debounce_Set+0x70>
 80041cc:	1dbb      	adds	r3, r7, #6
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d12a      	bne.n	800422a <Button_Debounce_Set+0xbe>
             (currentMinusState == GPIO_PIN_SET && lastMinusState != GPIO_PIN_SET)) {
 80041d4:	4b59      	ldr	r3, [pc, #356]	; (800433c <Button_Debounce_Set+0x1d0>)
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d026      	beq.n	800422a <Button_Debounce_Set+0xbe>
        	 Reset_The_Whole_B();
 80041dc:	f000 f8b4 	bl	8004348 <Reset_The_Whole_B>
            if (currentPlusState == GPIO_PIN_SET) {
 80041e0:	1dfb      	adds	r3, r7, #7
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d10e      	bne.n	8004206 <Button_Debounce_Set+0x9a>
               valueToAdjust++;
 80041e8:	4b55      	ldr	r3, [pc, #340]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	1c5a      	adds	r2, r3, #1
 80041ee:	4b54      	ldr	r3, [pc, #336]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80041f0:	601a      	str	r2, [r3, #0]
               if (valueToAdjust >= 7) {
 80041f2:	4b53      	ldr	r3, [pc, #332]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2b06      	cmp	r3, #6
 80041f8:	dd17      	ble.n	800422a <Button_Debounce_Set+0xbe>
                  valueToAdjust = 7;
 80041fa:	4b51      	ldr	r3, [pc, #324]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80041fc:	2207      	movs	r2, #7
 80041fe:	601a      	str	r2, [r3, #0]
                  setNumber();
 8004200:	f7ff fb4a 	bl	8003898 <setNumber>
 8004204:	e011      	b.n	800422a <Button_Debounce_Set+0xbe>
               }
            }

            else if (currentMinusState == GPIO_PIN_SET) {
 8004206:	1dbb      	adds	r3, r7, #6
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	2b01      	cmp	r3, #1
 800420c:	d10d      	bne.n	800422a <Button_Debounce_Set+0xbe>
               valueToAdjust--;
 800420e:	4b4c      	ldr	r3, [pc, #304]	; (8004340 <Button_Debounce_Set+0x1d4>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	1e5a      	subs	r2, r3, #1
 8004214:	4b4a      	ldr	r3, [pc, #296]	; (8004340 <Button_Debounce_Set+0x1d4>)
 8004216:	601a      	str	r2, [r3, #0]
               if (valueToAdjust < 0) {
 8004218:	4b49      	ldr	r3, [pc, #292]	; (8004340 <Button_Debounce_Set+0x1d4>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	da04      	bge.n	800422a <Button_Debounce_Set+0xbe>
                  valueToAdjust = 0;
 8004220:	4b47      	ldr	r3, [pc, #284]	; (8004340 <Button_Debounce_Set+0x1d4>)
 8004222:	2200      	movs	r2, #0
 8004224:	601a      	str	r2, [r3, #0]
                  setNumber();
 8004226:	f7ff fb37 	bl	8003898 <setNumber>
               }
            }
         }

         flashingStartTime = HAL_GetTick();
 800422a:	f000 fd0f 	bl	8004c4c <HAL_GetTick>
 800422e:	0002      	movs	r2, r0
 8004230:	4b44      	ldr	r3, [pc, #272]	; (8004344 <Button_Debounce_Set+0x1d8>)
 8004232:	601a      	str	r2, [r3, #0]
         while ((HAL_GetTick() - flashingStartTime) < flashingDuration) {
 8004234:	e05f      	b.n	80042f6 <Button_Debounce_Set+0x18a>
            // Save the last state before reading the current state
            lastPlusState = currentPlusState;
 8004236:	4b40      	ldr	r3, [pc, #256]	; (8004338 <Button_Debounce_Set+0x1cc>)
 8004238:	1dfa      	adds	r2, r7, #7
 800423a:	7812      	ldrb	r2, [r2, #0]
 800423c:	701a      	strb	r2, [r3, #0]
            lastMinusState = currentMinusState;
 800423e:	4b3f      	ldr	r3, [pc, #252]	; (800433c <Button_Debounce_Set+0x1d0>)
 8004240:	1dba      	adds	r2, r7, #6
 8004242:	7812      	ldrb	r2, [r2, #0]
 8004244:	701a      	strb	r2, [r3, #0]

            currentPlusState = HAL_GPIO_ReadPin(GPIOC, Plus_Pin);
 8004246:	1dfc      	adds	r4, r7, #7
 8004248:	4b39      	ldr	r3, [pc, #228]	; (8004330 <Button_Debounce_Set+0x1c4>)
 800424a:	2102      	movs	r1, #2
 800424c:	0018      	movs	r0, r3
 800424e:	f001 fc4f 	bl	8005af0 <HAL_GPIO_ReadPin>
 8004252:	0003      	movs	r3, r0
 8004254:	7023      	strb	r3, [r4, #0]
            currentMinusState = HAL_GPIO_ReadPin(GPIOC, Minus_Pin);
 8004256:	1dbc      	adds	r4, r7, #6
 8004258:	4b35      	ldr	r3, [pc, #212]	; (8004330 <Button_Debounce_Set+0x1c4>)
 800425a:	2101      	movs	r1, #1
 800425c:	0018      	movs	r0, r3
 800425e:	f001 fc47 	bl	8005af0 <HAL_GPIO_ReadPin>
 8004262:	0003      	movs	r3, r0
 8004264:	7023      	strb	r3, [r4, #0]

            // Check for subsequent button presses to restart the
            // timer
            if (currentPlusState == GPIO_PIN_SET || currentMinusState == GPIO_PIN_SET) {
 8004266:	1dfb      	adds	r3, r7, #7
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d003      	beq.n	8004276 <Button_Debounce_Set+0x10a>
 800426e:	1dbb      	adds	r3, r7, #6
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	2b01      	cmp	r3, #1
 8004274:	d13f      	bne.n	80042f6 <Button_Debounce_Set+0x18a>
            	Reset_The_Whole_B();
 8004276:	f000 f867 	bl	8004348 <Reset_The_Whole_B>
            	User_Input_Light_Cycle();
 800427a:	f7ff fedd 	bl	8004038 <User_Input_Light_Cycle>
            	flashingStartTime = HAL_GetTick();  // Restart the 5-second
 800427e:	f000 fce5 	bl	8004c4c <HAL_GetTick>
 8004282:	0002      	movs	r2, r0
 8004284:	4b2f      	ldr	r3, [pc, #188]	; (8004344 <Button_Debounce_Set+0x1d8>)
 8004286:	601a      	str	r2, [r3, #0]
                                                   // interval

               // Only update the value if the state has changed
               if ((currentPlusState == GPIO_PIN_SET && lastPlusState != GPIO_PIN_SET) ||
 8004288:	1dfb      	adds	r3, r7, #7
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	2b01      	cmp	r3, #1
 800428e:	d103      	bne.n	8004298 <Button_Debounce_Set+0x12c>
 8004290:	4b29      	ldr	r3, [pc, #164]	; (8004338 <Button_Debounce_Set+0x1cc>)
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	2b01      	cmp	r3, #1
 8004296:	d107      	bne.n	80042a8 <Button_Debounce_Set+0x13c>
 8004298:	1dbb      	adds	r3, r7, #6
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d12a      	bne.n	80042f6 <Button_Debounce_Set+0x18a>
                   (currentMinusState == GPIO_PIN_SET && lastMinusState != GPIO_PIN_SET)) {
 80042a0:	4b26      	ldr	r3, [pc, #152]	; (800433c <Button_Debounce_Set+0x1d0>)
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d026      	beq.n	80042f6 <Button_Debounce_Set+0x18a>
            	   Reset_The_Whole_B();
 80042a8:	f000 f84e 	bl	8004348 <Reset_The_Whole_B>
                  if (currentPlusState == GPIO_PIN_SET) {
 80042ac:	1dfb      	adds	r3, r7, #7
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d10e      	bne.n	80042d2 <Button_Debounce_Set+0x166>
                     valueToAdjust++;
 80042b4:	4b22      	ldr	r3, [pc, #136]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	1c5a      	adds	r2, r3, #1
 80042ba:	4b21      	ldr	r3, [pc, #132]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80042bc:	601a      	str	r2, [r3, #0]
                     if (valueToAdjust >= 7) {
 80042be:	4b20      	ldr	r3, [pc, #128]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2b06      	cmp	r3, #6
 80042c4:	dd17      	ble.n	80042f6 <Button_Debounce_Set+0x18a>
                        valueToAdjust = 7;
 80042c6:	4b1e      	ldr	r3, [pc, #120]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80042c8:	2207      	movs	r2, #7
 80042ca:	601a      	str	r2, [r3, #0]
                        setNumber();
 80042cc:	f7ff fae4 	bl	8003898 <setNumber>
 80042d0:	e011      	b.n	80042f6 <Button_Debounce_Set+0x18a>
                     }
                  }

                  else if (currentMinusState == GPIO_PIN_SET) {
 80042d2:	1dbb      	adds	r3, r7, #6
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d10d      	bne.n	80042f6 <Button_Debounce_Set+0x18a>
                     valueToAdjust--;
 80042da:	4b19      	ldr	r3, [pc, #100]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	1e5a      	subs	r2, r3, #1
 80042e0:	4b17      	ldr	r3, [pc, #92]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80042e2:	601a      	str	r2, [r3, #0]
                     if (valueToAdjust < 0) {
 80042e4:	4b16      	ldr	r3, [pc, #88]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	da04      	bge.n	80042f6 <Button_Debounce_Set+0x18a>
                        valueToAdjust = 0;
 80042ec:	4b14      	ldr	r3, [pc, #80]	; (8004340 <Button_Debounce_Set+0x1d4>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	601a      	str	r2, [r3, #0]
                        setNumber();
 80042f2:	f7ff fad1 	bl	8003898 <setNumber>
         while ((HAL_GetTick() - flashingStartTime) < flashingDuration) {
 80042f6:	f000 fca9 	bl	8004c4c <HAL_GetTick>
 80042fa:	0002      	movs	r2, r0
 80042fc:	4b11      	ldr	r3, [pc, #68]	; (8004344 <Button_Debounce_Set+0x1d8>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2296      	movs	r2, #150	; 0x96
 8004304:	4293      	cmp	r3, r2
 8004306:	d396      	bcc.n	8004236 <Button_Debounce_Set+0xca>
               // User_Input_Status_Light_Pin); HAL_Delay(100);
            }
            // 1. Set Red

         }
         lastDebounceTime = HAL_GetTick();
 8004308:	f000 fca0 	bl	8004c4c <HAL_GetTick>
 800430c:	0002      	movs	r2, r0
 800430e:	4b09      	ldr	r3, [pc, #36]	; (8004334 <Button_Debounce_Set+0x1c8>)
 8004310:	601a      	str	r2, [r3, #0]
      }

      // Save the last state at the end of the loop
      lastPlusState = currentPlusState;
 8004312:	4b09      	ldr	r3, [pc, #36]	; (8004338 <Button_Debounce_Set+0x1cc>)
 8004314:	1dfa      	adds	r2, r7, #7
 8004316:	7812      	ldrb	r2, [r2, #0]
 8004318:	701a      	strb	r2, [r3, #0]
      lastMinusState = currentMinusState;
 800431a:	4b08      	ldr	r3, [pc, #32]	; (800433c <Button_Debounce_Set+0x1d0>)
 800431c:	1dba      	adds	r2, r7, #6
 800431e:	7812      	ldrb	r2, [r2, #0]
 8004320:	701a      	strb	r2, [r3, #0]

      setNumber();
 8004322:	f7ff fab9 	bl	8003898 <setNumber>

   }

}
 8004326:	46c0      	nop			; (mov r8, r8)
 8004328:	46bd      	mov	sp, r7
 800432a:	b003      	add	sp, #12
 800432c:	bd90      	pop	{r4, r7, pc}
 800432e:	46c0      	nop			; (mov r8, r8)
 8004330:	50000800 	.word	0x50000800
 8004334:	200002f0 	.word	0x200002f0
 8004338:	200002fc 	.word	0x200002fc
 800433c:	200002fd 	.word	0x200002fd
 8004340:	200002f8 	.word	0x200002f8
 8004344:	200002f4 	.word	0x200002f4

08004348 <Reset_The_Whole_B>:
 * RESETS all other load switch outputs.
 *
 * NOTE: This is the ONLY state function that also sets the state variable. All other states are handled
 * in the state machine.
 */
void Reset_The_Whole_B(){
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(GPIOB, LS_1_Pin, GPIO_PIN_RESET);
 800434c:	2380      	movs	r3, #128	; 0x80
 800434e:	015b      	lsls	r3, r3, #5
 8004350:	4824      	ldr	r0, [pc, #144]	; (80043e4 <Reset_The_Whole_B+0x9c>)
 8004352:	2200      	movs	r2, #0
 8004354:	0019      	movs	r1, r3
 8004356:	f001 fbe8 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_2_Pin, GPIO_PIN_RESET);
 800435a:	2380      	movs	r3, #128	; 0x80
 800435c:	019b      	lsls	r3, r3, #6
 800435e:	4821      	ldr	r0, [pc, #132]	; (80043e4 <Reset_The_Whole_B+0x9c>)
 8004360:	2200      	movs	r2, #0
 8004362:	0019      	movs	r1, r3
 8004364:	f001 fbe1 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_3_Pin, GPIO_PIN_RESET);
 8004368:	2380      	movs	r3, #128	; 0x80
 800436a:	01db      	lsls	r3, r3, #7
 800436c:	481d      	ldr	r0, [pc, #116]	; (80043e4 <Reset_The_Whole_B+0x9c>)
 800436e:	2200      	movs	r2, #0
 8004370:	0019      	movs	r1, r3
 8004372:	f001 fbda 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_4_Pin, GPIO_PIN_RESET);
 8004376:	2380      	movs	r3, #128	; 0x80
 8004378:	021b      	lsls	r3, r3, #8
 800437a:	481a      	ldr	r0, [pc, #104]	; (80043e4 <Reset_The_Whole_B+0x9c>)
 800437c:	2200      	movs	r2, #0
 800437e:	0019      	movs	r1, r3
 8004380:	f001 fbd3 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_LOW_Pin, GPIO_PIN_RESET);
 8004384:	4b18      	ldr	r3, [pc, #96]	; (80043e8 <Reset_The_Whole_B+0xa0>)
 8004386:	2200      	movs	r2, #0
 8004388:	2140      	movs	r1, #64	; 0x40
 800438a:	0018      	movs	r0, r3
 800438c:	f001 fbcd 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_5_Pin, GPIO_PIN_RESET);
 8004390:	4b15      	ldr	r3, [pc, #84]	; (80043e8 <Reset_The_Whole_B+0xa0>)
 8004392:	2200      	movs	r2, #0
 8004394:	2180      	movs	r1, #128	; 0x80
 8004396:	0018      	movs	r0, r3
 8004398:	f001 fbc7 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_6_Pin, GPIO_PIN_RESET);
 800439c:	2380      	movs	r3, #128	; 0x80
 800439e:	005b      	lsls	r3, r3, #1
 80043a0:	4811      	ldr	r0, [pc, #68]	; (80043e8 <Reset_The_Whole_B+0xa0>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	0019      	movs	r1, r3
 80043a6:	f001 fbc0 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_7_Pin, GPIO_PIN_RESET);
 80043aa:	2380      	movs	r3, #128	; 0x80
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	480e      	ldr	r0, [pc, #56]	; (80043e8 <Reset_The_Whole_B+0xa0>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	0019      	movs	r1, r3
 80043b4:	f001 fbb9 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, LS_8_Pin, GPIO_PIN_SET);
 80043b8:	2380      	movs	r3, #128	; 0x80
 80043ba:	0059      	lsls	r1, r3, #1
 80043bc:	23a0      	movs	r3, #160	; 0xa0
 80043be:	05db      	lsls	r3, r3, #23
 80043c0:	2201      	movs	r2, #1
 80043c2:	0018      	movs	r0, r3
 80043c4:	f001 fbb1 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, LS_HIGH_Pin, GPIO_PIN_SET);
 80043c8:	2380      	movs	r3, #128	; 0x80
 80043ca:	0099      	lsls	r1, r3, #2
 80043cc:	23a0      	movs	r3, #160	; 0xa0
 80043ce:	05db      	lsls	r3, r3, #23
 80043d0:	2201      	movs	r2, #1
 80043d2:	0018      	movs	r0, r3
 80043d4:	f001 fba9 	bl	8005b2a <HAL_GPIO_WritePin>
	   state = CASE_INIT;
 80043d8:	4b04      	ldr	r3, [pc, #16]	; (80043ec <Reset_The_Whole_B+0xa4>)
 80043da:	2200      	movs	r2, #0
 80043dc:	701a      	strb	r2, [r3, #0]
}
 80043de:	46c0      	nop			; (mov r8, r8)
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	50000400 	.word	0x50000400
 80043e8:	50000800 	.word	0x50000800
 80043ec:	20000304 	.word	0x20000304

080043f0 <Set_LS_1>:
/*
 * Set_LS_1() SETS the output for load switch 1 and RESETS all other load switch outputs.
 *
 * NOTE: Does NOT change output to battery load switches.
 */
void Set_LS_1(){
 80043f0:	b580      	push	{r7, lr}
 80043f2:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(GPIOB, LS_1_Pin, GPIO_PIN_SET);
 80043f4:	2380      	movs	r3, #128	; 0x80
 80043f6:	015b      	lsls	r3, r3, #5
 80043f8:	481c      	ldr	r0, [pc, #112]	; (800446c <Set_LS_1+0x7c>)
 80043fa:	2201      	movs	r2, #1
 80043fc:	0019      	movs	r1, r3
 80043fe:	f001 fb94 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_2_Pin, GPIO_PIN_RESET);
 8004402:	2380      	movs	r3, #128	; 0x80
 8004404:	019b      	lsls	r3, r3, #6
 8004406:	4819      	ldr	r0, [pc, #100]	; (800446c <Set_LS_1+0x7c>)
 8004408:	2200      	movs	r2, #0
 800440a:	0019      	movs	r1, r3
 800440c:	f001 fb8d 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_3_Pin, GPIO_PIN_RESET);
 8004410:	2380      	movs	r3, #128	; 0x80
 8004412:	01db      	lsls	r3, r3, #7
 8004414:	4815      	ldr	r0, [pc, #84]	; (800446c <Set_LS_1+0x7c>)
 8004416:	2200      	movs	r2, #0
 8004418:	0019      	movs	r1, r3
 800441a:	f001 fb86 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_4_Pin, GPIO_PIN_RESET);
 800441e:	2380      	movs	r3, #128	; 0x80
 8004420:	021b      	lsls	r3, r3, #8
 8004422:	4812      	ldr	r0, [pc, #72]	; (800446c <Set_LS_1+0x7c>)
 8004424:	2200      	movs	r2, #0
 8004426:	0019      	movs	r1, r3
 8004428:	f001 fb7f 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_5_Pin, GPIO_PIN_RESET);
 800442c:	4b10      	ldr	r3, [pc, #64]	; (8004470 <Set_LS_1+0x80>)
 800442e:	2200      	movs	r2, #0
 8004430:	2180      	movs	r1, #128	; 0x80
 8004432:	0018      	movs	r0, r3
 8004434:	f001 fb79 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_6_Pin, GPIO_PIN_RESET);
 8004438:	2380      	movs	r3, #128	; 0x80
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	480c      	ldr	r0, [pc, #48]	; (8004470 <Set_LS_1+0x80>)
 800443e:	2200      	movs	r2, #0
 8004440:	0019      	movs	r1, r3
 8004442:	f001 fb72 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_7_Pin, GPIO_PIN_RESET);
 8004446:	2380      	movs	r3, #128	; 0x80
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	4809      	ldr	r0, [pc, #36]	; (8004470 <Set_LS_1+0x80>)
 800444c:	2200      	movs	r2, #0
 800444e:	0019      	movs	r1, r3
 8004450:	f001 fb6b 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, LS_8_Pin, GPIO_PIN_RESET);
 8004454:	2380      	movs	r3, #128	; 0x80
 8004456:	0059      	lsls	r1, r3, #1
 8004458:	23a0      	movs	r3, #160	; 0xa0
 800445a:	05db      	lsls	r3, r3, #23
 800445c:	2200      	movs	r2, #0
 800445e:	0018      	movs	r0, r3
 8004460:	f001 fb63 	bl	8005b2a <HAL_GPIO_WritePin>
}
 8004464:	46c0      	nop			; (mov r8, r8)
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	46c0      	nop			; (mov r8, r8)
 800446c:	50000400 	.word	0x50000400
 8004470:	50000800 	.word	0x50000800

08004474 <Set_LS_2>:
/*
 * Set_LS_2() SETS the output for load switch 2 and RESETS all other load switch outputs.
 *
 * NOTE: Does NOT change output to battery load switches.
 */
void Set_LS_2(){
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(GPIOB, LS_1_Pin, GPIO_PIN_RESET);
 8004478:	2380      	movs	r3, #128	; 0x80
 800447a:	015b      	lsls	r3, r3, #5
 800447c:	481c      	ldr	r0, [pc, #112]	; (80044f0 <Set_LS_2+0x7c>)
 800447e:	2200      	movs	r2, #0
 8004480:	0019      	movs	r1, r3
 8004482:	f001 fb52 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_2_Pin, GPIO_PIN_SET);
 8004486:	2380      	movs	r3, #128	; 0x80
 8004488:	019b      	lsls	r3, r3, #6
 800448a:	4819      	ldr	r0, [pc, #100]	; (80044f0 <Set_LS_2+0x7c>)
 800448c:	2201      	movs	r2, #1
 800448e:	0019      	movs	r1, r3
 8004490:	f001 fb4b 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_3_Pin, GPIO_PIN_RESET);
 8004494:	2380      	movs	r3, #128	; 0x80
 8004496:	01db      	lsls	r3, r3, #7
 8004498:	4815      	ldr	r0, [pc, #84]	; (80044f0 <Set_LS_2+0x7c>)
 800449a:	2200      	movs	r2, #0
 800449c:	0019      	movs	r1, r3
 800449e:	f001 fb44 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_4_Pin, GPIO_PIN_RESET);
 80044a2:	2380      	movs	r3, #128	; 0x80
 80044a4:	021b      	lsls	r3, r3, #8
 80044a6:	4812      	ldr	r0, [pc, #72]	; (80044f0 <Set_LS_2+0x7c>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	0019      	movs	r1, r3
 80044ac:	f001 fb3d 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_5_Pin, GPIO_PIN_RESET);
 80044b0:	4b10      	ldr	r3, [pc, #64]	; (80044f4 <Set_LS_2+0x80>)
 80044b2:	2200      	movs	r2, #0
 80044b4:	2180      	movs	r1, #128	; 0x80
 80044b6:	0018      	movs	r0, r3
 80044b8:	f001 fb37 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_6_Pin, GPIO_PIN_RESET);
 80044bc:	2380      	movs	r3, #128	; 0x80
 80044be:	005b      	lsls	r3, r3, #1
 80044c0:	480c      	ldr	r0, [pc, #48]	; (80044f4 <Set_LS_2+0x80>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	0019      	movs	r1, r3
 80044c6:	f001 fb30 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_7_Pin, GPIO_PIN_RESET);
 80044ca:	2380      	movs	r3, #128	; 0x80
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	4809      	ldr	r0, [pc, #36]	; (80044f4 <Set_LS_2+0x80>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	0019      	movs	r1, r3
 80044d4:	f001 fb29 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, LS_8_Pin, GPIO_PIN_RESET);
 80044d8:	2380      	movs	r3, #128	; 0x80
 80044da:	0059      	lsls	r1, r3, #1
 80044dc:	23a0      	movs	r3, #160	; 0xa0
 80044de:	05db      	lsls	r3, r3, #23
 80044e0:	2200      	movs	r2, #0
 80044e2:	0018      	movs	r0, r3
 80044e4:	f001 fb21 	bl	8005b2a <HAL_GPIO_WritePin>
}
 80044e8:	46c0      	nop			; (mov r8, r8)
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	46c0      	nop			; (mov r8, r8)
 80044f0:	50000400 	.word	0x50000400
 80044f4:	50000800 	.word	0x50000800

080044f8 <Set_LS_3>:
/*
 * Set_LS_3() SETS the output for load switch 3 and RESETS all other load switch outputs.
 *
 * NOTE: Does NOT change output to battery load switches.
 */
void Set_LS_3(){
 80044f8:	b580      	push	{r7, lr}
 80044fa:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(GPIOB, LS_1_Pin, GPIO_PIN_RESET);
 80044fc:	2380      	movs	r3, #128	; 0x80
 80044fe:	015b      	lsls	r3, r3, #5
 8004500:	481c      	ldr	r0, [pc, #112]	; (8004574 <Set_LS_3+0x7c>)
 8004502:	2200      	movs	r2, #0
 8004504:	0019      	movs	r1, r3
 8004506:	f001 fb10 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_2_Pin, GPIO_PIN_RESET);
 800450a:	2380      	movs	r3, #128	; 0x80
 800450c:	019b      	lsls	r3, r3, #6
 800450e:	4819      	ldr	r0, [pc, #100]	; (8004574 <Set_LS_3+0x7c>)
 8004510:	2200      	movs	r2, #0
 8004512:	0019      	movs	r1, r3
 8004514:	f001 fb09 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_3_Pin, GPIO_PIN_SET);
 8004518:	2380      	movs	r3, #128	; 0x80
 800451a:	01db      	lsls	r3, r3, #7
 800451c:	4815      	ldr	r0, [pc, #84]	; (8004574 <Set_LS_3+0x7c>)
 800451e:	2201      	movs	r2, #1
 8004520:	0019      	movs	r1, r3
 8004522:	f001 fb02 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_4_Pin, GPIO_PIN_RESET);
 8004526:	2380      	movs	r3, #128	; 0x80
 8004528:	021b      	lsls	r3, r3, #8
 800452a:	4812      	ldr	r0, [pc, #72]	; (8004574 <Set_LS_3+0x7c>)
 800452c:	2200      	movs	r2, #0
 800452e:	0019      	movs	r1, r3
 8004530:	f001 fafb 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_5_Pin, GPIO_PIN_RESET);
 8004534:	4b10      	ldr	r3, [pc, #64]	; (8004578 <Set_LS_3+0x80>)
 8004536:	2200      	movs	r2, #0
 8004538:	2180      	movs	r1, #128	; 0x80
 800453a:	0018      	movs	r0, r3
 800453c:	f001 faf5 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_6_Pin, GPIO_PIN_RESET);
 8004540:	2380      	movs	r3, #128	; 0x80
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	480c      	ldr	r0, [pc, #48]	; (8004578 <Set_LS_3+0x80>)
 8004546:	2200      	movs	r2, #0
 8004548:	0019      	movs	r1, r3
 800454a:	f001 faee 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_7_Pin, GPIO_PIN_RESET);
 800454e:	2380      	movs	r3, #128	; 0x80
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	4809      	ldr	r0, [pc, #36]	; (8004578 <Set_LS_3+0x80>)
 8004554:	2200      	movs	r2, #0
 8004556:	0019      	movs	r1, r3
 8004558:	f001 fae7 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, LS_8_Pin, GPIO_PIN_RESET);
 800455c:	2380      	movs	r3, #128	; 0x80
 800455e:	0059      	lsls	r1, r3, #1
 8004560:	23a0      	movs	r3, #160	; 0xa0
 8004562:	05db      	lsls	r3, r3, #23
 8004564:	2200      	movs	r2, #0
 8004566:	0018      	movs	r0, r3
 8004568:	f001 fadf 	bl	8005b2a <HAL_GPIO_WritePin>
}
 800456c:	46c0      	nop			; (mov r8, r8)
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	46c0      	nop			; (mov r8, r8)
 8004574:	50000400 	.word	0x50000400
 8004578:	50000800 	.word	0x50000800

0800457c <Set_LS_4>:
/*
 * Set_LS_4() SETS the output for load switch 4 and RESETS all other load switch outputs.
 *
 * NOTE: Does NOT change output to battery load switches.
 */
void Set_LS_4(){
 800457c:	b580      	push	{r7, lr}
 800457e:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(GPIOB, LS_1_Pin, GPIO_PIN_RESET);
 8004580:	2380      	movs	r3, #128	; 0x80
 8004582:	015b      	lsls	r3, r3, #5
 8004584:	481c      	ldr	r0, [pc, #112]	; (80045f8 <Set_LS_4+0x7c>)
 8004586:	2200      	movs	r2, #0
 8004588:	0019      	movs	r1, r3
 800458a:	f001 face 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_2_Pin, GPIO_PIN_RESET);
 800458e:	2380      	movs	r3, #128	; 0x80
 8004590:	019b      	lsls	r3, r3, #6
 8004592:	4819      	ldr	r0, [pc, #100]	; (80045f8 <Set_LS_4+0x7c>)
 8004594:	2200      	movs	r2, #0
 8004596:	0019      	movs	r1, r3
 8004598:	f001 fac7 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_3_Pin, GPIO_PIN_RESET);
 800459c:	2380      	movs	r3, #128	; 0x80
 800459e:	01db      	lsls	r3, r3, #7
 80045a0:	4815      	ldr	r0, [pc, #84]	; (80045f8 <Set_LS_4+0x7c>)
 80045a2:	2200      	movs	r2, #0
 80045a4:	0019      	movs	r1, r3
 80045a6:	f001 fac0 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_4_Pin, GPIO_PIN_SET);
 80045aa:	2380      	movs	r3, #128	; 0x80
 80045ac:	021b      	lsls	r3, r3, #8
 80045ae:	4812      	ldr	r0, [pc, #72]	; (80045f8 <Set_LS_4+0x7c>)
 80045b0:	2201      	movs	r2, #1
 80045b2:	0019      	movs	r1, r3
 80045b4:	f001 fab9 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_5_Pin, GPIO_PIN_RESET);
 80045b8:	4b10      	ldr	r3, [pc, #64]	; (80045fc <Set_LS_4+0x80>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	2180      	movs	r1, #128	; 0x80
 80045be:	0018      	movs	r0, r3
 80045c0:	f001 fab3 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_6_Pin, GPIO_PIN_RESET);
 80045c4:	2380      	movs	r3, #128	; 0x80
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	480c      	ldr	r0, [pc, #48]	; (80045fc <Set_LS_4+0x80>)
 80045ca:	2200      	movs	r2, #0
 80045cc:	0019      	movs	r1, r3
 80045ce:	f001 faac 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_7_Pin, GPIO_PIN_RESET);
 80045d2:	2380      	movs	r3, #128	; 0x80
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	4809      	ldr	r0, [pc, #36]	; (80045fc <Set_LS_4+0x80>)
 80045d8:	2200      	movs	r2, #0
 80045da:	0019      	movs	r1, r3
 80045dc:	f001 faa5 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, LS_8_Pin, GPIO_PIN_RESET);
 80045e0:	2380      	movs	r3, #128	; 0x80
 80045e2:	0059      	lsls	r1, r3, #1
 80045e4:	23a0      	movs	r3, #160	; 0xa0
 80045e6:	05db      	lsls	r3, r3, #23
 80045e8:	2200      	movs	r2, #0
 80045ea:	0018      	movs	r0, r3
 80045ec:	f001 fa9d 	bl	8005b2a <HAL_GPIO_WritePin>
}
 80045f0:	46c0      	nop			; (mov r8, r8)
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	46c0      	nop			; (mov r8, r8)
 80045f8:	50000400 	.word	0x50000400
 80045fc:	50000800 	.word	0x50000800

08004600 <Set_LS_5>:
/*
 * Set_LS_5() SETS the output for load switch 5 and RESETS all other load switch outputs.
 *
 * NOTE: Does NOT change output to battery load switches.
 */
void Set_LS_5(){
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(GPIOB, LS_1_Pin, GPIO_PIN_RESET);
 8004604:	2380      	movs	r3, #128	; 0x80
 8004606:	015b      	lsls	r3, r3, #5
 8004608:	481c      	ldr	r0, [pc, #112]	; (800467c <Set_LS_5+0x7c>)
 800460a:	2200      	movs	r2, #0
 800460c:	0019      	movs	r1, r3
 800460e:	f001 fa8c 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_2_Pin, GPIO_PIN_RESET);
 8004612:	2380      	movs	r3, #128	; 0x80
 8004614:	019b      	lsls	r3, r3, #6
 8004616:	4819      	ldr	r0, [pc, #100]	; (800467c <Set_LS_5+0x7c>)
 8004618:	2200      	movs	r2, #0
 800461a:	0019      	movs	r1, r3
 800461c:	f001 fa85 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_3_Pin, GPIO_PIN_RESET);
 8004620:	2380      	movs	r3, #128	; 0x80
 8004622:	01db      	lsls	r3, r3, #7
 8004624:	4815      	ldr	r0, [pc, #84]	; (800467c <Set_LS_5+0x7c>)
 8004626:	2200      	movs	r2, #0
 8004628:	0019      	movs	r1, r3
 800462a:	f001 fa7e 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_4_Pin, GPIO_PIN_RESET);
 800462e:	2380      	movs	r3, #128	; 0x80
 8004630:	021b      	lsls	r3, r3, #8
 8004632:	4812      	ldr	r0, [pc, #72]	; (800467c <Set_LS_5+0x7c>)
 8004634:	2200      	movs	r2, #0
 8004636:	0019      	movs	r1, r3
 8004638:	f001 fa77 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_5_Pin, GPIO_PIN_SET);
 800463c:	4b10      	ldr	r3, [pc, #64]	; (8004680 <Set_LS_5+0x80>)
 800463e:	2201      	movs	r2, #1
 8004640:	2180      	movs	r1, #128	; 0x80
 8004642:	0018      	movs	r0, r3
 8004644:	f001 fa71 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_6_Pin, GPIO_PIN_RESET);
 8004648:	2380      	movs	r3, #128	; 0x80
 800464a:	005b      	lsls	r3, r3, #1
 800464c:	480c      	ldr	r0, [pc, #48]	; (8004680 <Set_LS_5+0x80>)
 800464e:	2200      	movs	r2, #0
 8004650:	0019      	movs	r1, r3
 8004652:	f001 fa6a 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_7_Pin, GPIO_PIN_RESET);
 8004656:	2380      	movs	r3, #128	; 0x80
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4809      	ldr	r0, [pc, #36]	; (8004680 <Set_LS_5+0x80>)
 800465c:	2200      	movs	r2, #0
 800465e:	0019      	movs	r1, r3
 8004660:	f001 fa63 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, LS_8_Pin, GPIO_PIN_RESET);
 8004664:	2380      	movs	r3, #128	; 0x80
 8004666:	0059      	lsls	r1, r3, #1
 8004668:	23a0      	movs	r3, #160	; 0xa0
 800466a:	05db      	lsls	r3, r3, #23
 800466c:	2200      	movs	r2, #0
 800466e:	0018      	movs	r0, r3
 8004670:	f001 fa5b 	bl	8005b2a <HAL_GPIO_WritePin>
}
 8004674:	46c0      	nop			; (mov r8, r8)
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	46c0      	nop			; (mov r8, r8)
 800467c:	50000400 	.word	0x50000400
 8004680:	50000800 	.word	0x50000800

08004684 <Set_LS_6>:
/*
 * Set_LS_6() SETS the output for load switch 6 and RESETS all other load switch outputs.
 *
 * NOTE: Does NOT change output to battery load switches.
 */
void Set_LS_6(){
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(GPIOB, LS_1_Pin, GPIO_PIN_RESET);
 8004688:	2380      	movs	r3, #128	; 0x80
 800468a:	015b      	lsls	r3, r3, #5
 800468c:	481c      	ldr	r0, [pc, #112]	; (8004700 <Set_LS_6+0x7c>)
 800468e:	2200      	movs	r2, #0
 8004690:	0019      	movs	r1, r3
 8004692:	f001 fa4a 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_2_Pin, GPIO_PIN_RESET);
 8004696:	2380      	movs	r3, #128	; 0x80
 8004698:	019b      	lsls	r3, r3, #6
 800469a:	4819      	ldr	r0, [pc, #100]	; (8004700 <Set_LS_6+0x7c>)
 800469c:	2200      	movs	r2, #0
 800469e:	0019      	movs	r1, r3
 80046a0:	f001 fa43 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_3_Pin, GPIO_PIN_RESET);
 80046a4:	2380      	movs	r3, #128	; 0x80
 80046a6:	01db      	lsls	r3, r3, #7
 80046a8:	4815      	ldr	r0, [pc, #84]	; (8004700 <Set_LS_6+0x7c>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	0019      	movs	r1, r3
 80046ae:	f001 fa3c 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_4_Pin, GPIO_PIN_RESET);
 80046b2:	2380      	movs	r3, #128	; 0x80
 80046b4:	021b      	lsls	r3, r3, #8
 80046b6:	4812      	ldr	r0, [pc, #72]	; (8004700 <Set_LS_6+0x7c>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	0019      	movs	r1, r3
 80046bc:	f001 fa35 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_5_Pin, GPIO_PIN_RESET);
 80046c0:	4b10      	ldr	r3, [pc, #64]	; (8004704 <Set_LS_6+0x80>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	2180      	movs	r1, #128	; 0x80
 80046c6:	0018      	movs	r0, r3
 80046c8:	f001 fa2f 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_6_Pin, GPIO_PIN_SET);
 80046cc:	2380      	movs	r3, #128	; 0x80
 80046ce:	005b      	lsls	r3, r3, #1
 80046d0:	480c      	ldr	r0, [pc, #48]	; (8004704 <Set_LS_6+0x80>)
 80046d2:	2201      	movs	r2, #1
 80046d4:	0019      	movs	r1, r3
 80046d6:	f001 fa28 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_7_Pin, GPIO_PIN_RESET);
 80046da:	2380      	movs	r3, #128	; 0x80
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	4809      	ldr	r0, [pc, #36]	; (8004704 <Set_LS_6+0x80>)
 80046e0:	2200      	movs	r2, #0
 80046e2:	0019      	movs	r1, r3
 80046e4:	f001 fa21 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, LS_8_Pin, GPIO_PIN_RESET);
 80046e8:	2380      	movs	r3, #128	; 0x80
 80046ea:	0059      	lsls	r1, r3, #1
 80046ec:	23a0      	movs	r3, #160	; 0xa0
 80046ee:	05db      	lsls	r3, r3, #23
 80046f0:	2200      	movs	r2, #0
 80046f2:	0018      	movs	r0, r3
 80046f4:	f001 fa19 	bl	8005b2a <HAL_GPIO_WritePin>
}
 80046f8:	46c0      	nop			; (mov r8, r8)
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	46c0      	nop			; (mov r8, r8)
 8004700:	50000400 	.word	0x50000400
 8004704:	50000800 	.word	0x50000800

08004708 <Set_LS_7>:
/*
 * Set_LS_7() SETS the output for load switch 7 and RESETS all other load switch outputs.
 *
 * NOTE: Does NOT change output to battery load switches.
 */
void Set_LS_7(){
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(GPIOB, LS_1_Pin, GPIO_PIN_RESET);
 800470c:	2380      	movs	r3, #128	; 0x80
 800470e:	015b      	lsls	r3, r3, #5
 8004710:	481c      	ldr	r0, [pc, #112]	; (8004784 <Set_LS_7+0x7c>)
 8004712:	2200      	movs	r2, #0
 8004714:	0019      	movs	r1, r3
 8004716:	f001 fa08 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_2_Pin, GPIO_PIN_RESET);
 800471a:	2380      	movs	r3, #128	; 0x80
 800471c:	019b      	lsls	r3, r3, #6
 800471e:	4819      	ldr	r0, [pc, #100]	; (8004784 <Set_LS_7+0x7c>)
 8004720:	2200      	movs	r2, #0
 8004722:	0019      	movs	r1, r3
 8004724:	f001 fa01 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_3_Pin, GPIO_PIN_RESET);
 8004728:	2380      	movs	r3, #128	; 0x80
 800472a:	01db      	lsls	r3, r3, #7
 800472c:	4815      	ldr	r0, [pc, #84]	; (8004784 <Set_LS_7+0x7c>)
 800472e:	2200      	movs	r2, #0
 8004730:	0019      	movs	r1, r3
 8004732:	f001 f9fa 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_4_Pin, GPIO_PIN_RESET);
 8004736:	2380      	movs	r3, #128	; 0x80
 8004738:	021b      	lsls	r3, r3, #8
 800473a:	4812      	ldr	r0, [pc, #72]	; (8004784 <Set_LS_7+0x7c>)
 800473c:	2200      	movs	r2, #0
 800473e:	0019      	movs	r1, r3
 8004740:	f001 f9f3 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_5_Pin, GPIO_PIN_RESET);
 8004744:	4b10      	ldr	r3, [pc, #64]	; (8004788 <Set_LS_7+0x80>)
 8004746:	2200      	movs	r2, #0
 8004748:	2180      	movs	r1, #128	; 0x80
 800474a:	0018      	movs	r0, r3
 800474c:	f001 f9ed 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_6_Pin, GPIO_PIN_RESET);
 8004750:	2380      	movs	r3, #128	; 0x80
 8004752:	005b      	lsls	r3, r3, #1
 8004754:	480c      	ldr	r0, [pc, #48]	; (8004788 <Set_LS_7+0x80>)
 8004756:	2200      	movs	r2, #0
 8004758:	0019      	movs	r1, r3
 800475a:	f001 f9e6 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_7_Pin, GPIO_PIN_SET);
 800475e:	2380      	movs	r3, #128	; 0x80
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	4809      	ldr	r0, [pc, #36]	; (8004788 <Set_LS_7+0x80>)
 8004764:	2201      	movs	r2, #1
 8004766:	0019      	movs	r1, r3
 8004768:	f001 f9df 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, LS_8_Pin, GPIO_PIN_RESET);
 800476c:	2380      	movs	r3, #128	; 0x80
 800476e:	0059      	lsls	r1, r3, #1
 8004770:	23a0      	movs	r3, #160	; 0xa0
 8004772:	05db      	lsls	r3, r3, #23
 8004774:	2200      	movs	r2, #0
 8004776:	0018      	movs	r0, r3
 8004778:	f001 f9d7 	bl	8005b2a <HAL_GPIO_WritePin>
}
 800477c:	46c0      	nop			; (mov r8, r8)
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	46c0      	nop			; (mov r8, r8)
 8004784:	50000400 	.word	0x50000400
 8004788:	50000800 	.word	0x50000800

0800478c <Set_LS_8>:
/*
 * Set_LS_8() SETS the output for load switch 8 and RESETS all other load switch outputs.
 *
 * NOTE: Does NOT change output to battery load switches.
 */
void Set_LS_8(){
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
	   HAL_GPIO_WritePin(GPIOB, LS_1_Pin, GPIO_PIN_RESET);
 8004790:	2380      	movs	r3, #128	; 0x80
 8004792:	015b      	lsls	r3, r3, #5
 8004794:	481c      	ldr	r0, [pc, #112]	; (8004808 <Set_LS_8+0x7c>)
 8004796:	2200      	movs	r2, #0
 8004798:	0019      	movs	r1, r3
 800479a:	f001 f9c6 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_2_Pin, GPIO_PIN_RESET);
 800479e:	2380      	movs	r3, #128	; 0x80
 80047a0:	019b      	lsls	r3, r3, #6
 80047a2:	4819      	ldr	r0, [pc, #100]	; (8004808 <Set_LS_8+0x7c>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	0019      	movs	r1, r3
 80047a8:	f001 f9bf 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_3_Pin, GPIO_PIN_RESET);
 80047ac:	2380      	movs	r3, #128	; 0x80
 80047ae:	01db      	lsls	r3, r3, #7
 80047b0:	4815      	ldr	r0, [pc, #84]	; (8004808 <Set_LS_8+0x7c>)
 80047b2:	2200      	movs	r2, #0
 80047b4:	0019      	movs	r1, r3
 80047b6:	f001 f9b8 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOB, LS_4_Pin, GPIO_PIN_RESET);
 80047ba:	2380      	movs	r3, #128	; 0x80
 80047bc:	021b      	lsls	r3, r3, #8
 80047be:	4812      	ldr	r0, [pc, #72]	; (8004808 <Set_LS_8+0x7c>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	0019      	movs	r1, r3
 80047c4:	f001 f9b1 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_5_Pin, GPIO_PIN_RESET);
 80047c8:	4b10      	ldr	r3, [pc, #64]	; (800480c <Set_LS_8+0x80>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	2180      	movs	r1, #128	; 0x80
 80047ce:	0018      	movs	r0, r3
 80047d0:	f001 f9ab 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_6_Pin, GPIO_PIN_RESET);
 80047d4:	2380      	movs	r3, #128	; 0x80
 80047d6:	005b      	lsls	r3, r3, #1
 80047d8:	480c      	ldr	r0, [pc, #48]	; (800480c <Set_LS_8+0x80>)
 80047da:	2200      	movs	r2, #0
 80047dc:	0019      	movs	r1, r3
 80047de:	f001 f9a4 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOC, LS_7_Pin, GPIO_PIN_RESET);
 80047e2:	2380      	movs	r3, #128	; 0x80
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	4809      	ldr	r0, [pc, #36]	; (800480c <Set_LS_8+0x80>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	0019      	movs	r1, r3
 80047ec:	f001 f99d 	bl	8005b2a <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, LS_8_Pin, GPIO_PIN_SET);
 80047f0:	2380      	movs	r3, #128	; 0x80
 80047f2:	0059      	lsls	r1, r3, #1
 80047f4:	23a0      	movs	r3, #160	; 0xa0
 80047f6:	05db      	lsls	r3, r3, #23
 80047f8:	2201      	movs	r2, #1
 80047fa:	0018      	movs	r0, r3
 80047fc:	f001 f995 	bl	8005b2a <HAL_GPIO_WritePin>
}
 8004800:	46c0      	nop			; (mov r8, r8)
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	46c0      	nop			; (mov r8, r8)
 8004808:	50000400 	.word	0x50000400
 800480c:	50000800 	.word	0x50000800

08004810 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004810:	b580      	push	{r7, lr}
 8004812:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004814:	b672      	cpsid	i
}
 8004816:	46c0      	nop			; (mov r8, r8)
   /* USER CODE BEGIN Error_Handler_Debug */
   /* User can add his own implementation to report the HAL error return state
    */
   __disable_irq();
   while (1) {
 8004818:	e7fe      	b.n	8004818 <Error_Handler+0x8>
	...

0800481c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004820:	4b07      	ldr	r3, [pc, #28]	; (8004840 <HAL_MspInit+0x24>)
 8004822:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004824:	4b06      	ldr	r3, [pc, #24]	; (8004840 <HAL_MspInit+0x24>)
 8004826:	2101      	movs	r1, #1
 8004828:	430a      	orrs	r2, r1
 800482a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800482c:	4b04      	ldr	r3, [pc, #16]	; (8004840 <HAL_MspInit+0x24>)
 800482e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004830:	4b03      	ldr	r3, [pc, #12]	; (8004840 <HAL_MspInit+0x24>)
 8004832:	2180      	movs	r1, #128	; 0x80
 8004834:	0549      	lsls	r1, r1, #21
 8004836:	430a      	orrs	r2, r1
 8004838:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800483a:	46c0      	nop			; (mov r8, r8)
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	40021000 	.word	0x40021000

08004844 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004844:	b590      	push	{r4, r7, lr}
 8004846:	b089      	sub	sp, #36	; 0x24
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800484c:	240c      	movs	r4, #12
 800484e:	193b      	adds	r3, r7, r4
 8004850:	0018      	movs	r0, r3
 8004852:	2314      	movs	r3, #20
 8004854:	001a      	movs	r2, r3
 8004856:	2100      	movs	r1, #0
 8004858:	f003 fc42 	bl	80080e0 <memset>
  if(hadc->Instance==ADC1)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a14      	ldr	r2, [pc, #80]	; (80048b4 <HAL_ADC_MspInit+0x70>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d121      	bne.n	80048aa <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004866:	4b14      	ldr	r3, [pc, #80]	; (80048b8 <HAL_ADC_MspInit+0x74>)
 8004868:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800486a:	4b13      	ldr	r3, [pc, #76]	; (80048b8 <HAL_ADC_MspInit+0x74>)
 800486c:	2180      	movs	r1, #128	; 0x80
 800486e:	0089      	lsls	r1, r1, #2
 8004870:	430a      	orrs	r2, r1
 8004872:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004874:	4b10      	ldr	r3, [pc, #64]	; (80048b8 <HAL_ADC_MspInit+0x74>)
 8004876:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004878:	4b0f      	ldr	r3, [pc, #60]	; (80048b8 <HAL_ADC_MspInit+0x74>)
 800487a:	2104      	movs	r1, #4
 800487c:	430a      	orrs	r2, r1
 800487e:	62da      	str	r2, [r3, #44]	; 0x2c
 8004880:	4b0d      	ldr	r3, [pc, #52]	; (80048b8 <HAL_ADC_MspInit+0x74>)
 8004882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004884:	2204      	movs	r2, #4
 8004886:	4013      	ands	r3, r2
 8004888:	60bb      	str	r3, [r7, #8]
 800488a:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC_IN12
    PC3     ------> ADC_IN13
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    */
    GPIO_InitStruct.Pin = Current_ADC_CMOS_Pin|Voltage_ADC_CMOS_Pin|Current_ADC_18650_Pin|Voltage_ADC_18650_Pin;
 800488c:	193b      	adds	r3, r7, r4
 800488e:	223c      	movs	r2, #60	; 0x3c
 8004890:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004892:	193b      	adds	r3, r7, r4
 8004894:	2203      	movs	r2, #3
 8004896:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004898:	193b      	adds	r3, r7, r4
 800489a:	2200      	movs	r2, #0
 800489c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800489e:	193b      	adds	r3, r7, r4
 80048a0:	4a06      	ldr	r2, [pc, #24]	; (80048bc <HAL_ADC_MspInit+0x78>)
 80048a2:	0019      	movs	r1, r3
 80048a4:	0010      	movs	r0, r2
 80048a6:	f000 ffa5 	bl	80057f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80048aa:	46c0      	nop			; (mov r8, r8)
 80048ac:	46bd      	mov	sp, r7
 80048ae:	b009      	add	sp, #36	; 0x24
 80048b0:	bd90      	pop	{r4, r7, pc}
 80048b2:	46c0      	nop			; (mov r8, r8)
 80048b4:	40012400 	.word	0x40012400
 80048b8:	40021000 	.word	0x40021000
 80048bc:	50000800 	.word	0x50000800

080048c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80048c0:	b590      	push	{r4, r7, lr}
 80048c2:	b089      	sub	sp, #36	; 0x24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048c8:	240c      	movs	r4, #12
 80048ca:	193b      	adds	r3, r7, r4
 80048cc:	0018      	movs	r0, r3
 80048ce:	2314      	movs	r3, #20
 80048d0:	001a      	movs	r2, r3
 80048d2:	2100      	movs	r1, #0
 80048d4:	f003 fc04 	bl	80080e0 <memset>
  if(huart->Instance==USART2)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a18      	ldr	r2, [pc, #96]	; (8004940 <HAL_UART_MspInit+0x80>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d129      	bne.n	8004936 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80048e2:	4b18      	ldr	r3, [pc, #96]	; (8004944 <HAL_UART_MspInit+0x84>)
 80048e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048e6:	4b17      	ldr	r3, [pc, #92]	; (8004944 <HAL_UART_MspInit+0x84>)
 80048e8:	2180      	movs	r1, #128	; 0x80
 80048ea:	0289      	lsls	r1, r1, #10
 80048ec:	430a      	orrs	r2, r1
 80048ee:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048f0:	4b14      	ldr	r3, [pc, #80]	; (8004944 <HAL_UART_MspInit+0x84>)
 80048f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048f4:	4b13      	ldr	r3, [pc, #76]	; (8004944 <HAL_UART_MspInit+0x84>)
 80048f6:	2101      	movs	r1, #1
 80048f8:	430a      	orrs	r2, r1
 80048fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80048fc:	4b11      	ldr	r3, [pc, #68]	; (8004944 <HAL_UART_MspInit+0x84>)
 80048fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004900:	2201      	movs	r2, #1
 8004902:	4013      	ands	r3, r2
 8004904:	60bb      	str	r3, [r7, #8]
 8004906:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004908:	0021      	movs	r1, r4
 800490a:	187b      	adds	r3, r7, r1
 800490c:	220c      	movs	r2, #12
 800490e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004910:	187b      	adds	r3, r7, r1
 8004912:	2202      	movs	r2, #2
 8004914:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004916:	187b      	adds	r3, r7, r1
 8004918:	2200      	movs	r2, #0
 800491a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800491c:	187b      	adds	r3, r7, r1
 800491e:	2203      	movs	r2, #3
 8004920:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8004922:	187b      	adds	r3, r7, r1
 8004924:	2204      	movs	r2, #4
 8004926:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004928:	187a      	adds	r2, r7, r1
 800492a:	23a0      	movs	r3, #160	; 0xa0
 800492c:	05db      	lsls	r3, r3, #23
 800492e:	0011      	movs	r1, r2
 8004930:	0018      	movs	r0, r3
 8004932:	f000 ff5f 	bl	80057f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004936:	46c0      	nop			; (mov r8, r8)
 8004938:	46bd      	mov	sp, r7
 800493a:	b009      	add	sp, #36	; 0x24
 800493c:	bd90      	pop	{r4, r7, pc}
 800493e:	46c0      	nop			; (mov r8, r8)
 8004940:	40004400 	.word	0x40004400
 8004944:	40021000 	.word	0x40021000

08004948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800494c:	e7fe      	b.n	800494c <NMI_Handler+0x4>

0800494e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004952:	e7fe      	b.n	8004952 <HardFault_Handler+0x4>

08004954 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004958:	46c0      	nop			; (mov r8, r8)
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}

0800495e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800495e:	b580      	push	{r7, lr}
 8004960:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004962:	46c0      	nop			; (mov r8, r8)
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}

08004968 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800496c:	f000 f95c 	bl	8004c28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004970:	46c0      	nop			; (mov r8, r8)
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004976:	b580      	push	{r7, lr}
 8004978:	af00      	add	r7, sp, #0
  return 1;
 800497a:	2301      	movs	r3, #1
}
 800497c:	0018      	movs	r0, r3
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <_kill>:

int _kill(int pid, int sig)
{
 8004982:	b580      	push	{r7, lr}
 8004984:	b082      	sub	sp, #8
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
 800498a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800498c:	f003 fc02 	bl	8008194 <__errno>
 8004990:	0003      	movs	r3, r0
 8004992:	2216      	movs	r2, #22
 8004994:	601a      	str	r2, [r3, #0]
  return -1;
 8004996:	2301      	movs	r3, #1
 8004998:	425b      	negs	r3, r3
}
 800499a:	0018      	movs	r0, r3
 800499c:	46bd      	mov	sp, r7
 800499e:	b002      	add	sp, #8
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <_exit>:

void _exit (int status)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b082      	sub	sp, #8
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80049aa:	2301      	movs	r3, #1
 80049ac:	425a      	negs	r2, r3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	0011      	movs	r1, r2
 80049b2:	0018      	movs	r0, r3
 80049b4:	f7ff ffe5 	bl	8004982 <_kill>
  while (1) {}    /* Make sure we hang here */
 80049b8:	e7fe      	b.n	80049b8 <_exit+0x16>

080049ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80049ba:	b580      	push	{r7, lr}
 80049bc:	b086      	sub	sp, #24
 80049be:	af00      	add	r7, sp, #0
 80049c0:	60f8      	str	r0, [r7, #12]
 80049c2:	60b9      	str	r1, [r7, #8]
 80049c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049c6:	2300      	movs	r3, #0
 80049c8:	617b      	str	r3, [r7, #20]
 80049ca:	e00a      	b.n	80049e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80049cc:	e000      	b.n	80049d0 <_read+0x16>
 80049ce:	bf00      	nop
 80049d0:	0001      	movs	r1, r0
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	1c5a      	adds	r2, r3, #1
 80049d6:	60ba      	str	r2, [r7, #8]
 80049d8:	b2ca      	uxtb	r2, r1
 80049da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	3301      	adds	r3, #1
 80049e0:	617b      	str	r3, [r7, #20]
 80049e2:	697a      	ldr	r2, [r7, #20]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	dbf0      	blt.n	80049cc <_read+0x12>
  }

  return len;
 80049ea:	687b      	ldr	r3, [r7, #4]
}
 80049ec:	0018      	movs	r0, r3
 80049ee:	46bd      	mov	sp, r7
 80049f0:	b006      	add	sp, #24
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b086      	sub	sp, #24
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a00:	2300      	movs	r3, #0
 8004a02:	617b      	str	r3, [r7, #20]
 8004a04:	e009      	b.n	8004a1a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	1c5a      	adds	r2, r3, #1
 8004a0a:	60ba      	str	r2, [r7, #8]
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	0018      	movs	r0, r3
 8004a10:	f7fe fd68 	bl	80034e4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	3301      	adds	r3, #1
 8004a18:	617b      	str	r3, [r7, #20]
 8004a1a:	697a      	ldr	r2, [r7, #20]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	dbf1      	blt.n	8004a06 <_write+0x12>
  }
  return len;
 8004a22:	687b      	ldr	r3, [r7, #4]
}
 8004a24:	0018      	movs	r0, r3
 8004a26:	46bd      	mov	sp, r7
 8004a28:	b006      	add	sp, #24
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <_close>:

int _close(int file)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b082      	sub	sp, #8
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004a34:	2301      	movs	r3, #1
 8004a36:	425b      	negs	r3, r3
}
 8004a38:	0018      	movs	r0, r3
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	b002      	add	sp, #8
 8004a3e:	bd80      	pop	{r7, pc}

08004a40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	2280      	movs	r2, #128	; 0x80
 8004a4e:	0192      	lsls	r2, r2, #6
 8004a50:	605a      	str	r2, [r3, #4]
  return 0;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	0018      	movs	r0, r3
 8004a56:	46bd      	mov	sp, r7
 8004a58:	b002      	add	sp, #8
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <_isatty>:

int _isatty(int file)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004a64:	2301      	movs	r3, #1
}
 8004a66:	0018      	movs	r0, r3
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	b002      	add	sp, #8
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b084      	sub	sp, #16
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	60f8      	str	r0, [r7, #12]
 8004a76:	60b9      	str	r1, [r7, #8]
 8004a78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004a7a:	2300      	movs	r3, #0
}
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	b004      	add	sp, #16
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b086      	sub	sp, #24
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004a8c:	4a14      	ldr	r2, [pc, #80]	; (8004ae0 <_sbrk+0x5c>)
 8004a8e:	4b15      	ldr	r3, [pc, #84]	; (8004ae4 <_sbrk+0x60>)
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004a98:	4b13      	ldr	r3, [pc, #76]	; (8004ae8 <_sbrk+0x64>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d102      	bne.n	8004aa6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004aa0:	4b11      	ldr	r3, [pc, #68]	; (8004ae8 <_sbrk+0x64>)
 8004aa2:	4a12      	ldr	r2, [pc, #72]	; (8004aec <_sbrk+0x68>)
 8004aa4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004aa6:	4b10      	ldr	r3, [pc, #64]	; (8004ae8 <_sbrk+0x64>)
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	18d3      	adds	r3, r2, r3
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d207      	bcs.n	8004ac4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ab4:	f003 fb6e 	bl	8008194 <__errno>
 8004ab8:	0003      	movs	r3, r0
 8004aba:	220c      	movs	r2, #12
 8004abc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	425b      	negs	r3, r3
 8004ac2:	e009      	b.n	8004ad8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ac4:	4b08      	ldr	r3, [pc, #32]	; (8004ae8 <_sbrk+0x64>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004aca:	4b07      	ldr	r3, [pc, #28]	; (8004ae8 <_sbrk+0x64>)
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	18d2      	adds	r2, r2, r3
 8004ad2:	4b05      	ldr	r3, [pc, #20]	; (8004ae8 <_sbrk+0x64>)
 8004ad4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
}
 8004ad8:	0018      	movs	r0, r3
 8004ada:	46bd      	mov	sp, r7
 8004adc:	b006      	add	sp, #24
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	20005000 	.word	0x20005000
 8004ae4:	00000400 	.word	0x00000400
 8004ae8:	20000308 	.word	0x20000308
 8004aec:	20000460 	.word	0x20000460

08004af0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004af4:	46c0      	nop			; (mov r8, r8)
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8004afc:	4813      	ldr	r0, [pc, #76]	; (8004b4c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8004afe:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004b00:	f7ff fff6 	bl	8004af0 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8004b04:	4812      	ldr	r0, [pc, #72]	; (8004b50 <LoopForever+0x6>)
    LDR R1, [R0]
 8004b06:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8004b08:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8004b0a:	4a12      	ldr	r2, [pc, #72]	; (8004b54 <LoopForever+0xa>)
    CMP R1, R2
 8004b0c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8004b0e:	d105      	bne.n	8004b1c <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8004b10:	4811      	ldr	r0, [pc, #68]	; (8004b58 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8004b12:	4912      	ldr	r1, [pc, #72]	; (8004b5c <LoopForever+0x12>)
    STR R1, [R0]
 8004b14:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8004b16:	4812      	ldr	r0, [pc, #72]	; (8004b60 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8004b18:	4912      	ldr	r1, [pc, #72]	; (8004b64 <LoopForever+0x1a>)
    STR R1, [R0]
 8004b1a:	6001      	str	r1, [r0, #0]

08004b1c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004b1c:	4812      	ldr	r0, [pc, #72]	; (8004b68 <LoopForever+0x1e>)
  ldr r1, =_edata
 8004b1e:	4913      	ldr	r1, [pc, #76]	; (8004b6c <LoopForever+0x22>)
  ldr r2, =_sidata
 8004b20:	4a13      	ldr	r2, [pc, #76]	; (8004b70 <LoopForever+0x26>)
  movs r3, #0
 8004b22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b24:	e002      	b.n	8004b2c <LoopCopyDataInit>

08004b26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b2a:	3304      	adds	r3, #4

08004b2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b30:	d3f9      	bcc.n	8004b26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b32:	4a10      	ldr	r2, [pc, #64]	; (8004b74 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8004b34:	4c10      	ldr	r4, [pc, #64]	; (8004b78 <LoopForever+0x2e>)
  movs r3, #0
 8004b36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b38:	e001      	b.n	8004b3e <LoopFillZerobss>

08004b3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b3c:	3204      	adds	r2, #4

08004b3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b40:	d3fb      	bcc.n	8004b3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004b42:	f003 fb2d 	bl	80081a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b46:	f7fe f965 	bl	8002e14 <main>

08004b4a <LoopForever>:

LoopForever:
    b LoopForever
 8004b4a:	e7fe      	b.n	8004b4a <LoopForever>
   ldr   r0, =_estack
 8004b4c:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 8004b50:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8004b54:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8004b58:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8004b5c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8004b60:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8004b64:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8004b68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b6c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8004b70:	0800c060 	.word	0x0800c060
  ldr r2, =_sbss
 8004b74:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8004b78:	2000045c 	.word	0x2000045c

08004b7c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004b7c:	e7fe      	b.n	8004b7c <ADC1_IRQHandler>
	...

08004b80 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004b86:	1dfb      	adds	r3, r7, #7
 8004b88:	2200      	movs	r2, #0
 8004b8a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8004b8c:	4b0b      	ldr	r3, [pc, #44]	; (8004bbc <HAL_Init+0x3c>)
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	4b0a      	ldr	r3, [pc, #40]	; (8004bbc <HAL_Init+0x3c>)
 8004b92:	2140      	movs	r1, #64	; 0x40
 8004b94:	430a      	orrs	r2, r1
 8004b96:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004b98:	2003      	movs	r0, #3
 8004b9a:	f000 f811 	bl	8004bc0 <HAL_InitTick>
 8004b9e:	1e03      	subs	r3, r0, #0
 8004ba0:	d003      	beq.n	8004baa <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8004ba2:	1dfb      	adds	r3, r7, #7
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	701a      	strb	r2, [r3, #0]
 8004ba8:	e001      	b.n	8004bae <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004baa:	f7ff fe37 	bl	800481c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004bae:	1dfb      	adds	r3, r7, #7
 8004bb0:	781b      	ldrb	r3, [r3, #0]
}
 8004bb2:	0018      	movs	r0, r3
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	b002      	add	sp, #8
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	46c0      	nop			; (mov r8, r8)
 8004bbc:	40022000 	.word	0x40022000

08004bc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bc0:	b590      	push	{r4, r7, lr}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004bc8:	4b14      	ldr	r3, [pc, #80]	; (8004c1c <HAL_InitTick+0x5c>)
 8004bca:	681c      	ldr	r4, [r3, #0]
 8004bcc:	4b14      	ldr	r3, [pc, #80]	; (8004c20 <HAL_InitTick+0x60>)
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	0019      	movs	r1, r3
 8004bd2:	23fa      	movs	r3, #250	; 0xfa
 8004bd4:	0098      	lsls	r0, r3, #2
 8004bd6:	f7fb fab3 	bl	8000140 <__udivsi3>
 8004bda:	0003      	movs	r3, r0
 8004bdc:	0019      	movs	r1, r3
 8004bde:	0020      	movs	r0, r4
 8004be0:	f7fb faae 	bl	8000140 <__udivsi3>
 8004be4:	0003      	movs	r3, r0
 8004be6:	0018      	movs	r0, r3
 8004be8:	f000 fdf7 	bl	80057da <HAL_SYSTICK_Config>
 8004bec:	1e03      	subs	r3, r0, #0
 8004bee:	d001      	beq.n	8004bf4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e00f      	b.n	8004c14 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b03      	cmp	r3, #3
 8004bf8:	d80b      	bhi.n	8004c12 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004bfa:	6879      	ldr	r1, [r7, #4]
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	425b      	negs	r3, r3
 8004c00:	2200      	movs	r2, #0
 8004c02:	0018      	movs	r0, r3
 8004c04:	f000 fdd4 	bl	80057b0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c08:	4b06      	ldr	r3, [pc, #24]	; (8004c24 <HAL_InitTick+0x64>)
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	e000      	b.n	8004c14 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
}
 8004c14:	0018      	movs	r0, r3
 8004c16:	46bd      	mov	sp, r7
 8004c18:	b003      	add	sp, #12
 8004c1a:	bd90      	pop	{r4, r7, pc}
 8004c1c:	20000000 	.word	0x20000000
 8004c20:	20000008 	.word	0x20000008
 8004c24:	20000004 	.word	0x20000004

08004c28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c2c:	4b05      	ldr	r3, [pc, #20]	; (8004c44 <HAL_IncTick+0x1c>)
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	001a      	movs	r2, r3
 8004c32:	4b05      	ldr	r3, [pc, #20]	; (8004c48 <HAL_IncTick+0x20>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	18d2      	adds	r2, r2, r3
 8004c38:	4b03      	ldr	r3, [pc, #12]	; (8004c48 <HAL_IncTick+0x20>)
 8004c3a:	601a      	str	r2, [r3, #0]
}
 8004c3c:	46c0      	nop			; (mov r8, r8)
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	46c0      	nop			; (mov r8, r8)
 8004c44:	20000008 	.word	0x20000008
 8004c48:	2000030c 	.word	0x2000030c

08004c4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	af00      	add	r7, sp, #0
  return uwTick;
 8004c50:	4b02      	ldr	r3, [pc, #8]	; (8004c5c <HAL_GetTick+0x10>)
 8004c52:	681b      	ldr	r3, [r3, #0]
}
 8004c54:	0018      	movs	r0, r3
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	46c0      	nop			; (mov r8, r8)
 8004c5c:	2000030c 	.word	0x2000030c

08004c60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004c68:	f7ff fff0 	bl	8004c4c <HAL_GetTick>
 8004c6c:	0003      	movs	r3, r0
 8004c6e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	3301      	adds	r3, #1
 8004c78:	d005      	beq.n	8004c86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c7a:	4b0a      	ldr	r3, [pc, #40]	; (8004ca4 <HAL_Delay+0x44>)
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	001a      	movs	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	189b      	adds	r3, r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004c86:	46c0      	nop			; (mov r8, r8)
 8004c88:	f7ff ffe0 	bl	8004c4c <HAL_GetTick>
 8004c8c:	0002      	movs	r2, r0
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d8f7      	bhi.n	8004c88 <HAL_Delay+0x28>
  {
  }
}
 8004c98:	46c0      	nop			; (mov r8, r8)
 8004c9a:	46c0      	nop			; (mov r8, r8)
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	b004      	add	sp, #16
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	46c0      	nop			; (mov r8, r8)
 8004ca4:	20000008 	.word	0x20000008

08004ca8 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b082      	sub	sp, #8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d101      	bne.n	8004cba <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e159      	b.n	8004f6e <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d10a      	bne.n	8004cd8 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2250      	movs	r2, #80	; 0x50
 8004ccc:	2100      	movs	r1, #0
 8004cce:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	0018      	movs	r0, r3
 8004cd4:	f7ff fdb6 	bl	8004844 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cdc:	2210      	movs	r2, #16
 8004cde:	4013      	ands	r3, r2
 8004ce0:	2b10      	cmp	r3, #16
 8004ce2:	d005      	beq.n	8004cf0 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	2204      	movs	r2, #4
 8004cec:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004cee:	d00b      	beq.n	8004d08 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cf4:	2210      	movs	r2, #16
 8004cf6:	431a      	orrs	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2250      	movs	r2, #80	; 0x50
 8004d00:	2100      	movs	r1, #0
 8004d02:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e132      	b.n	8004f6e <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d0c:	4a9a      	ldr	r2, [pc, #616]	; (8004f78 <HAL_ADC_Init+0x2d0>)
 8004d0e:	4013      	ands	r3, r2
 8004d10:	2202      	movs	r2, #2
 8004d12:	431a      	orrs	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	2203      	movs	r2, #3
 8004d20:	4013      	ands	r3, r2
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d108      	bne.n	8004d38 <HAL_ADC_Init+0x90>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	4013      	ands	r3, r2
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d101      	bne.n	8004d38 <HAL_ADC_Init+0x90>
 8004d34:	2301      	movs	r3, #1
 8004d36:	e000      	b.n	8004d3a <HAL_ADC_Init+0x92>
 8004d38:	2300      	movs	r3, #0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d149      	bne.n	8004dd2 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	685a      	ldr	r2, [r3, #4]
 8004d42:	23c0      	movs	r3, #192	; 0xc0
 8004d44:	061b      	lsls	r3, r3, #24
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d00b      	beq.n	8004d62 <HAL_ADC_Init+0xba>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685a      	ldr	r2, [r3, #4]
 8004d4e:	2380      	movs	r3, #128	; 0x80
 8004d50:	05db      	lsls	r3, r3, #23
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d005      	beq.n	8004d62 <HAL_ADC_Init+0xba>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685a      	ldr	r2, [r3, #4]
 8004d5a:	2380      	movs	r3, #128	; 0x80
 8004d5c:	061b      	lsls	r3, r3, #24
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d111      	bne.n	8004d86 <HAL_ADC_Init+0xde>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	691a      	ldr	r2, [r3, #16]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	0092      	lsls	r2, r2, #2
 8004d6e:	0892      	lsrs	r2, r2, #2
 8004d70:	611a      	str	r2, [r3, #16]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	6919      	ldr	r1, [r3, #16]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685a      	ldr	r2, [r3, #4]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	430a      	orrs	r2, r1
 8004d82:	611a      	str	r2, [r3, #16]
 8004d84:	e014      	b.n	8004db0 <HAL_ADC_Init+0x108>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	691a      	ldr	r2, [r3, #16]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	0092      	lsls	r2, r2, #2
 8004d92:	0892      	lsrs	r2, r2, #2
 8004d94:	611a      	str	r2, [r3, #16]
 8004d96:	4b79      	ldr	r3, [pc, #484]	; (8004f7c <HAL_ADC_Init+0x2d4>)
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	4b78      	ldr	r3, [pc, #480]	; (8004f7c <HAL_ADC_Init+0x2d4>)
 8004d9c:	4978      	ldr	r1, [pc, #480]	; (8004f80 <HAL_ADC_Init+0x2d8>)
 8004d9e:	400a      	ands	r2, r1
 8004da0:	601a      	str	r2, [r3, #0]
 8004da2:	4b76      	ldr	r3, [pc, #472]	; (8004f7c <HAL_ADC_Init+0x2d4>)
 8004da4:	6819      	ldr	r1, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685a      	ldr	r2, [r3, #4]
 8004daa:	4b74      	ldr	r3, [pc, #464]	; (8004f7c <HAL_ADC_Init+0x2d4>)
 8004dac:	430a      	orrs	r2, r1
 8004dae:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2118      	movs	r1, #24
 8004dbc:	438a      	bics	r2, r1
 8004dbe:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68d9      	ldr	r1, [r3, #12]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	689a      	ldr	r2, [r3, #8]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8004dd2:	4b6a      	ldr	r3, [pc, #424]	; (8004f7c <HAL_ADC_Init+0x2d4>)
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	4b69      	ldr	r3, [pc, #420]	; (8004f7c <HAL_ADC_Init+0x2d4>)
 8004dd8:	496a      	ldr	r1, [pc, #424]	; (8004f84 <HAL_ADC_Init+0x2dc>)
 8004dda:	400a      	ands	r2, r1
 8004ddc:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8004dde:	4b67      	ldr	r3, [pc, #412]	; (8004f7c <HAL_ADC_Init+0x2d4>)
 8004de0:	6819      	ldr	r1, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004de6:	065a      	lsls	r2, r3, #25
 8004de8:	4b64      	ldr	r3, [pc, #400]	; (8004f7c <HAL_ADC_Init+0x2d4>)
 8004dea:	430a      	orrs	r2, r1
 8004dec:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	689a      	ldr	r2, [r3, #8]
 8004df4:	2380      	movs	r3, #128	; 0x80
 8004df6:	055b      	lsls	r3, r3, #21
 8004df8:	4013      	ands	r3, r2
 8004dfa:	d108      	bne.n	8004e0e <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	689a      	ldr	r2, [r3, #8]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2180      	movs	r1, #128	; 0x80
 8004e08:	0549      	lsls	r1, r1, #21
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68da      	ldr	r2, [r3, #12]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	495b      	ldr	r1, [pc, #364]	; (8004f88 <HAL_ADC_Init+0x2e0>)
 8004e1a:	400a      	ands	r2, r1
 8004e1c:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68d9      	ldr	r1, [r3, #12]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d101      	bne.n	8004e34 <HAL_ADC_Init+0x18c>
 8004e30:	2304      	movs	r3, #4
 8004e32:	e000      	b.n	8004e36 <HAL_ADC_Init+0x18e>
 8004e34:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004e36:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2020      	movs	r0, #32
 8004e3c:	5c1b      	ldrb	r3, [r3, r0]
 8004e3e:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004e40:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	202c      	movs	r0, #44	; 0x2c
 8004e46:	5c1b      	ldrb	r3, [r3, r0]
 8004e48:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004e4a:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8004e50:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8004e58:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	69db      	ldr	r3, [r3, #28]
 8004e5e:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004e60:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e6e:	23c2      	movs	r3, #194	; 0xc2
 8004e70:	33ff      	adds	r3, #255	; 0xff
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d00b      	beq.n	8004e8e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68d9      	ldr	r1, [r3, #12]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004e84:	431a      	orrs	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2221      	movs	r2, #33	; 0x21
 8004e92:	5c9b      	ldrb	r3, [r3, r2]
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d11a      	bne.n	8004ece <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	5c9b      	ldrb	r3, [r3, r2]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d109      	bne.n	8004eb6 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68da      	ldr	r2, [r3, #12]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2180      	movs	r1, #128	; 0x80
 8004eae:	0249      	lsls	r1, r1, #9
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	60da      	str	r2, [r3, #12]
 8004eb4:	e00b      	b.n	8004ece <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eba:	2220      	movs	r2, #32
 8004ebc:	431a      	orrs	r2, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	431a      	orrs	r2, r3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d11f      	bne.n	8004f16 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	691a      	ldr	r2, [r3, #16]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	492a      	ldr	r1, [pc, #168]	; (8004f8c <HAL_ADC_Init+0x2e4>)
 8004ee2:	400a      	ands	r2, r1
 8004ee4:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	6919      	ldr	r1, [r3, #16]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8004ef4:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8004efa:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	430a      	orrs	r2, r1
 8004f02:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	691a      	ldr	r2, [r3, #16]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	2101      	movs	r1, #1
 8004f10:	430a      	orrs	r2, r1
 8004f12:	611a      	str	r2, [r3, #16]
 8004f14:	e00e      	b.n	8004f34 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	4013      	ands	r3, r2
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d107      	bne.n	8004f34 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	691a      	ldr	r2, [r3, #16]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2101      	movs	r1, #1
 8004f30:	438a      	bics	r2, r1
 8004f32:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	695a      	ldr	r2, [r3, #20]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2107      	movs	r1, #7
 8004f40:	438a      	bics	r2, r1
 8004f42:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	6959      	ldr	r1, [r3, #20]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	430a      	orrs	r2, r1
 8004f54:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f60:	2203      	movs	r2, #3
 8004f62:	4393      	bics	r3, r2
 8004f64:	2201      	movs	r2, #1
 8004f66:	431a      	orrs	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	0018      	movs	r0, r3
 8004f70:	46bd      	mov	sp, r7
 8004f72:	b002      	add	sp, #8
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	46c0      	nop			; (mov r8, r8)
 8004f78:	fffffefd 	.word	0xfffffefd
 8004f7c:	40012708 	.word	0x40012708
 8004f80:	ffc3ffff 	.word	0xffc3ffff
 8004f84:	fdffffff 	.word	0xfdffffff
 8004f88:	fffe0219 	.word	0xfffe0219
 8004f8c:	fffffc03 	.word	0xfffffc03

08004f90 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004f90:	b590      	push	{r4, r7, lr}
 8004f92:	b085      	sub	sp, #20
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f98:	230f      	movs	r3, #15
 8004f9a:	18fb      	adds	r3, r7, r3
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	2204      	movs	r2, #4
 8004fa8:	4013      	ands	r3, r2
 8004faa:	d138      	bne.n	800501e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2250      	movs	r2, #80	; 0x50
 8004fb0:	5c9b      	ldrb	r3, [r3, r2]
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	d101      	bne.n	8004fba <HAL_ADC_Start+0x2a>
 8004fb6:	2302      	movs	r3, #2
 8004fb8:	e038      	b.n	800502c <HAL_ADC_Start+0x9c>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2250      	movs	r2, #80	; 0x50
 8004fbe:	2101      	movs	r1, #1
 8004fc0:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	69db      	ldr	r3, [r3, #28]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d007      	beq.n	8004fda <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8004fca:	230f      	movs	r3, #15
 8004fcc:	18fc      	adds	r4, r7, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	0018      	movs	r0, r3
 8004fd2:	f000 f981 	bl	80052d8 <ADC_Enable>
 8004fd6:	0003      	movs	r3, r0
 8004fd8:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004fda:	230f      	movs	r3, #15
 8004fdc:	18fb      	adds	r3, r7, r3
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d120      	bne.n	8005026 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe8:	4a12      	ldr	r2, [pc, #72]	; (8005034 <HAL_ADC_Start+0xa4>)
 8004fea:	4013      	ands	r3, r2
 8004fec:	2280      	movs	r2, #128	; 0x80
 8004fee:	0052      	lsls	r2, r2, #1
 8004ff0:	431a      	orrs	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	659a      	str	r2, [r3, #88]	; 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2250      	movs	r2, #80	; 0x50
 8005000:	2100      	movs	r1, #0
 8005002:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	221c      	movs	r2, #28
 800500a:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	689a      	ldr	r2, [r3, #8]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2104      	movs	r1, #4
 8005018:	430a      	orrs	r2, r1
 800501a:	609a      	str	r2, [r3, #8]
 800501c:	e003      	b.n	8005026 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800501e:	230f      	movs	r3, #15
 8005020:	18fb      	adds	r3, r7, r3
 8005022:	2202      	movs	r2, #2
 8005024:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8005026:	230f      	movs	r3, #15
 8005028:	18fb      	adds	r3, r7, r3
 800502a:	781b      	ldrb	r3, [r3, #0]
}
 800502c:	0018      	movs	r0, r3
 800502e:	46bd      	mov	sp, r7
 8005030:	b005      	add	sp, #20
 8005032:	bd90      	pop	{r4, r7, pc}
 8005034:	fffff0fe 	.word	0xfffff0fe

08005038 <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005038:	b5b0      	push	{r4, r5, r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005040:	230f      	movs	r3, #15
 8005042:	18fb      	adds	r3, r7, r3
 8005044:	2200      	movs	r2, #0
 8005046:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2250      	movs	r2, #80	; 0x50
 800504c:	5c9b      	ldrb	r3, [r3, r2]
 800504e:	2b01      	cmp	r3, #1
 8005050:	d101      	bne.n	8005056 <HAL_ADC_Stop+0x1e>
 8005052:	2302      	movs	r3, #2
 8005054:	e029      	b.n	80050aa <HAL_ADC_Stop+0x72>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2250      	movs	r2, #80	; 0x50
 800505a:	2101      	movs	r1, #1
 800505c:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800505e:	250f      	movs	r5, #15
 8005060:	197c      	adds	r4, r7, r5
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	0018      	movs	r0, r3
 8005066:	f000 fa06 	bl	8005476 <ADC_ConversionStop>
 800506a:	0003      	movs	r3, r0
 800506c:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800506e:	197b      	adds	r3, r7, r5
 8005070:	781b      	ldrb	r3, [r3, #0]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d112      	bne.n	800509c <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8005076:	197c      	adds	r4, r7, r5
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	0018      	movs	r0, r3
 800507c:	f000 f994 	bl	80053a8 <ADC_Disable>
 8005080:	0003      	movs	r3, r0
 8005082:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005084:	197b      	adds	r3, r7, r5
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d107      	bne.n	800509c <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005090:	4a08      	ldr	r2, [pc, #32]	; (80050b4 <HAL_ADC_Stop+0x7c>)
 8005092:	4013      	ands	r3, r2
 8005094:	2201      	movs	r2, #1
 8005096:	431a      	orrs	r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2250      	movs	r2, #80	; 0x50
 80050a0:	2100      	movs	r1, #0
 80050a2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 80050a4:	230f      	movs	r3, #15
 80050a6:	18fb      	adds	r3, r7, r3
 80050a8:	781b      	ldrb	r3, [r3, #0]
}
 80050aa:	0018      	movs	r0, r3
 80050ac:	46bd      	mov	sp, r7
 80050ae:	b004      	add	sp, #16
 80050b0:	bdb0      	pop	{r4, r5, r7, pc}
 80050b2:	46c0      	nop			; (mov r8, r8)
 80050b4:	fffffefe 	.word	0xfffffefe

080050b8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80050c2:	2300      	movs	r3, #0
 80050c4:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 80050c6:	2300      	movs	r3, #0
 80050c8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	2b08      	cmp	r3, #8
 80050d0:	d102      	bne.n	80050d8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80050d2:	2308      	movs	r3, #8
 80050d4:	60fb      	str	r3, [r7, #12]
 80050d6:	e014      	b.n	8005102 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	2201      	movs	r2, #1
 80050e0:	4013      	ands	r3, r2
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d10b      	bne.n	80050fe <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ea:	2220      	movs	r2, #32
 80050ec:	431a      	orrs	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2250      	movs	r2, #80	; 0x50
 80050f6:	2100      	movs	r1, #0
 80050f8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e072      	b.n	80051e4 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80050fe:	230c      	movs	r3, #12
 8005100:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8005102:	f7ff fda3 	bl	8004c4c <HAL_GetTick>
 8005106:	0003      	movs	r3, r0
 8005108:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800510a:	e01f      	b.n	800514c <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	3301      	adds	r3, #1
 8005110:	d01c      	beq.n	800514c <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d007      	beq.n	8005128 <HAL_ADC_PollForConversion+0x70>
 8005118:	f7ff fd98 	bl	8004c4c <HAL_GetTick>
 800511c:	0002      	movs	r2, r0
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	683a      	ldr	r2, [r7, #0]
 8005124:	429a      	cmp	r2, r3
 8005126:	d211      	bcs.n	800514c <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68fa      	ldr	r2, [r7, #12]
 8005130:	4013      	ands	r3, r2
 8005132:	d10b      	bne.n	800514c <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005138:	2204      	movs	r2, #4
 800513a:	431a      	orrs	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2250      	movs	r2, #80	; 0x50
 8005144:	2100      	movs	r1, #0
 8005146:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005148:	2303      	movs	r3, #3
 800514a:	e04b      	b.n	80051e4 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	68fa      	ldr	r2, [r7, #12]
 8005154:	4013      	ands	r3, r2
 8005156:	d0d9      	beq.n	800510c <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800515c:	2280      	movs	r2, #128	; 0x80
 800515e:	0092      	lsls	r2, r2, #2
 8005160:	431a      	orrs	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68da      	ldr	r2, [r3, #12]
 800516c:	23c0      	movs	r3, #192	; 0xc0
 800516e:	011b      	lsls	r3, r3, #4
 8005170:	4013      	ands	r3, r2
 8005172:	d12e      	bne.n	80051d2 <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2220      	movs	r2, #32
 8005178:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800517a:	2b00      	cmp	r3, #0
 800517c:	d129      	bne.n	80051d2 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2208      	movs	r2, #8
 8005186:	4013      	ands	r3, r2
 8005188:	2b08      	cmp	r3, #8
 800518a:	d122      	bne.n	80051d2 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	2204      	movs	r2, #4
 8005194:	4013      	ands	r3, r2
 8005196:	d110      	bne.n	80051ba <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	685a      	ldr	r2, [r3, #4]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	210c      	movs	r1, #12
 80051a4:	438a      	bics	r2, r1
 80051a6:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ac:	4a0f      	ldr	r2, [pc, #60]	; (80051ec <HAL_ADC_PollForConversion+0x134>)
 80051ae:	4013      	ands	r3, r2
 80051b0:	2201      	movs	r2, #1
 80051b2:	431a      	orrs	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	655a      	str	r2, [r3, #84]	; 0x54
 80051b8:	e00b      	b.n	80051d2 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051be:	2220      	movs	r2, #32
 80051c0:	431a      	orrs	r2, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051ca:	2201      	movs	r2, #1
 80051cc:	431a      	orrs	r2, r3
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	699b      	ldr	r3, [r3, #24]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d103      	bne.n	80051e2 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	220c      	movs	r2, #12
 80051e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	0018      	movs	r0, r3
 80051e6:	46bd      	mov	sp, r7
 80051e8:	b004      	add	sp, #16
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	fffffefe 	.word	0xfffffefe

080051f0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80051fe:	0018      	movs	r0, r3
 8005200:	46bd      	mov	sp, r7
 8005202:	b002      	add	sp, #8
 8005204:	bd80      	pop	{r7, pc}
	...

08005208 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2250      	movs	r2, #80	; 0x50
 8005216:	5c9b      	ldrb	r3, [r3, r2]
 8005218:	2b01      	cmp	r3, #1
 800521a:	d101      	bne.n	8005220 <HAL_ADC_ConfigChannel+0x18>
 800521c:	2302      	movs	r3, #2
 800521e:	e050      	b.n	80052c2 <HAL_ADC_ConfigChannel+0xba>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2250      	movs	r2, #80	; 0x50
 8005224:	2101      	movs	r1, #1
 8005226:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	2204      	movs	r2, #4
 8005230:	4013      	ands	r3, r2
 8005232:	d00b      	beq.n	800524c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005238:	2220      	movs	r2, #32
 800523a:	431a      	orrs	r2, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2250      	movs	r2, #80	; 0x50
 8005244:	2100      	movs	r1, #0
 8005246:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e03a      	b.n	80052c2 <HAL_ADC_ConfigChannel+0xba>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	4a1e      	ldr	r2, [pc, #120]	; (80052cc <HAL_ADC_ConfigChannel+0xc4>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d018      	beq.n	8005288 <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	035b      	lsls	r3, r3, #13
 8005262:	0b5a      	lsrs	r2, r3, #13
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	430a      	orrs	r2, r1
 800526a:	629a      	str	r2, [r3, #40]	; 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	2380      	movs	r3, #128	; 0x80
 8005272:	029b      	lsls	r3, r3, #10
 8005274:	4013      	ands	r3, r2
 8005276:	d01f      	beq.n	80052b8 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8005278:	4b15      	ldr	r3, [pc, #84]	; (80052d0 <HAL_ADC_ConfigChannel+0xc8>)
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	4b14      	ldr	r3, [pc, #80]	; (80052d0 <HAL_ADC_ConfigChannel+0xc8>)
 800527e:	2180      	movs	r1, #128	; 0x80
 8005280:	03c9      	lsls	r1, r1, #15
 8005282:	430a      	orrs	r2, r1
 8005284:	601a      	str	r2, [r3, #0]
 8005286:	e017      	b.n	80052b8 <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	035b      	lsls	r3, r3, #13
 8005294:	0b5b      	lsrs	r3, r3, #13
 8005296:	43d9      	mvns	r1, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	400a      	ands	r2, r1
 800529e:	629a      	str	r2, [r3, #40]	; 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	2380      	movs	r3, #128	; 0x80
 80052a6:	029b      	lsls	r3, r3, #10
 80052a8:	4013      	ands	r3, r2
 80052aa:	d005      	beq.n	80052b8 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80052ac:	4b08      	ldr	r3, [pc, #32]	; (80052d0 <HAL_ADC_ConfigChannel+0xc8>)
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	4b07      	ldr	r3, [pc, #28]	; (80052d0 <HAL_ADC_ConfigChannel+0xc8>)
 80052b2:	4908      	ldr	r1, [pc, #32]	; (80052d4 <HAL_ADC_ConfigChannel+0xcc>)
 80052b4:	400a      	ands	r2, r1
 80052b6:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2250      	movs	r2, #80	; 0x50
 80052bc:	2100      	movs	r1, #0
 80052be:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80052c0:	2300      	movs	r3, #0
}
 80052c2:	0018      	movs	r0, r3
 80052c4:	46bd      	mov	sp, r7
 80052c6:	b002      	add	sp, #8
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	46c0      	nop			; (mov r8, r8)
 80052cc:	00001001 	.word	0x00001001
 80052d0:	40012708 	.word	0x40012708
 80052d4:	ffbfffff 	.word	0xffbfffff

080052d8 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052e0:	2300      	movs	r3, #0
 80052e2:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	2203      	movs	r2, #3
 80052ec:	4013      	ands	r3, r2
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d108      	bne.n	8005304 <ADC_Enable+0x2c>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2201      	movs	r2, #1
 80052fa:	4013      	ands	r3, r2
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d101      	bne.n	8005304 <ADC_Enable+0x2c>
 8005300:	2301      	movs	r3, #1
 8005302:	e000      	b.n	8005306 <ADC_Enable+0x2e>
 8005304:	2300      	movs	r3, #0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d146      	bne.n	8005398 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	4a24      	ldr	r2, [pc, #144]	; (80053a4 <ADC_Enable+0xcc>)
 8005312:	4013      	ands	r3, r2
 8005314:	d00d      	beq.n	8005332 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800531a:	2210      	movs	r2, #16
 800531c:	431a      	orrs	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005326:	2201      	movs	r2, #1
 8005328:	431a      	orrs	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e033      	b.n	800539a <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	689a      	ldr	r2, [r3, #8]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2101      	movs	r1, #1
 800533e:	430a      	orrs	r2, r1
 8005340:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8005342:	2001      	movs	r0, #1
 8005344:	f000 f8e4 	bl	8005510 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8005348:	f7ff fc80 	bl	8004c4c <HAL_GetTick>
 800534c:	0003      	movs	r3, r0
 800534e:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005350:	e01b      	b.n	800538a <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005352:	f7ff fc7b 	bl	8004c4c <HAL_GetTick>
 8005356:	0002      	movs	r2, r0
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	2b0a      	cmp	r3, #10
 800535e:	d914      	bls.n	800538a <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2201      	movs	r2, #1
 8005368:	4013      	ands	r3, r2
 800536a:	2b01      	cmp	r3, #1
 800536c:	d00d      	beq.n	800538a <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005372:	2210      	movs	r2, #16
 8005374:	431a      	orrs	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800537e:	2201      	movs	r2, #1
 8005380:	431a      	orrs	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e007      	b.n	800539a <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2201      	movs	r2, #1
 8005392:	4013      	ands	r3, r2
 8005394:	2b01      	cmp	r3, #1
 8005396:	d1dc      	bne.n	8005352 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005398:	2300      	movs	r3, #0
}
 800539a:	0018      	movs	r0, r3
 800539c:	46bd      	mov	sp, r7
 800539e:	b004      	add	sp, #16
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	46c0      	nop			; (mov r8, r8)
 80053a4:	80000017 	.word	0x80000017

080053a8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053b0:	2300      	movs	r3, #0
 80053b2:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	2203      	movs	r2, #3
 80053bc:	4013      	ands	r3, r2
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d108      	bne.n	80053d4 <ADC_Disable+0x2c>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2201      	movs	r2, #1
 80053ca:	4013      	ands	r3, r2
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d101      	bne.n	80053d4 <ADC_Disable+0x2c>
 80053d0:	2301      	movs	r3, #1
 80053d2:	e000      	b.n	80053d6 <ADC_Disable+0x2e>
 80053d4:	2300      	movs	r3, #0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d048      	beq.n	800546c <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	2205      	movs	r2, #5
 80053e2:	4013      	ands	r3, r2
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d110      	bne.n	800540a <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689a      	ldr	r2, [r3, #8]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2102      	movs	r1, #2
 80053f4:	430a      	orrs	r2, r1
 80053f6:	609a      	str	r2, [r3, #8]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2203      	movs	r2, #3
 80053fe:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005400:	f7ff fc24 	bl	8004c4c <HAL_GetTick>
 8005404:	0003      	movs	r3, r0
 8005406:	60fb      	str	r3, [r7, #12]

    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005408:	e029      	b.n	800545e <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800540e:	2210      	movs	r2, #16
 8005410:	431a      	orrs	r2, r3
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800541a:	2201      	movs	r2, #1
 800541c:	431a      	orrs	r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e023      	b.n	800546e <ADC_Disable+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005426:	f7ff fc11 	bl	8004c4c <HAL_GetTick>
 800542a:	0002      	movs	r2, r0
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	2b0a      	cmp	r3, #10
 8005432:	d914      	bls.n	800545e <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	2201      	movs	r2, #1
 800543c:	4013      	ands	r3, r2
 800543e:	2b01      	cmp	r3, #1
 8005440:	d10d      	bne.n	800545e <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005446:	2210      	movs	r2, #16
 8005448:	431a      	orrs	r2, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005452:	2201      	movs	r2, #1
 8005454:	431a      	orrs	r2, r3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e007      	b.n	800546e <ADC_Disable+0xc6>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	2201      	movs	r2, #1
 8005466:	4013      	ands	r3, r2
 8005468:	2b01      	cmp	r3, #1
 800546a:	d0dc      	beq.n	8005426 <ADC_Disable+0x7e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	0018      	movs	r0, r3
 8005470:	46bd      	mov	sp, r7
 8005472:	b004      	add	sp, #16
 8005474:	bd80      	pop	{r7, pc}

08005476 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b084      	sub	sp, #16
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800547e:	2300      	movs	r3, #0
 8005480:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	2204      	movs	r2, #4
 800548a:	4013      	ands	r3, r2
 800548c:	d03a      	beq.n	8005504 <ADC_ConversionStop+0x8e>
  {

    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	2204      	movs	r2, #4
 8005496:	4013      	ands	r3, r2
 8005498:	2b04      	cmp	r3, #4
 800549a:	d10d      	bne.n	80054b8 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	2202      	movs	r2, #2
 80054a4:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 80054a6:	d107      	bne.n	80054b8 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	689a      	ldr	r2, [r3, #8]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2110      	movs	r1, #16
 80054b4:	430a      	orrs	r2, r1
 80054b6:	609a      	str	r2, [r3, #8]
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80054b8:	f7ff fbc8 	bl	8004c4c <HAL_GetTick>
 80054bc:	0003      	movs	r3, r0
 80054be:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80054c0:	e01a      	b.n	80054f8 <ADC_ConversionStop+0x82>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80054c2:	f7ff fbc3 	bl	8004c4c <HAL_GetTick>
 80054c6:	0002      	movs	r2, r0
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	1ad3      	subs	r3, r2, r3
 80054cc:	2b0a      	cmp	r3, #10
 80054ce:	d913      	bls.n	80054f8 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	2204      	movs	r2, #4
 80054d8:	4013      	ands	r3, r2
 80054da:	d00d      	beq.n	80054f8 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054e0:	2210      	movs	r2, #16
 80054e2:	431a      	orrs	r2, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054ec:	2201      	movs	r2, #1
 80054ee:	431a      	orrs	r2, r3
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e006      	b.n	8005506 <ADC_ConversionStop+0x90>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	689b      	ldr	r3, [r3, #8]
 80054fe:	2204      	movs	r2, #4
 8005500:	4013      	ands	r3, r2
 8005502:	d1de      	bne.n	80054c2 <ADC_ConversionStop+0x4c>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	0018      	movs	r0, r3
 8005508:	46bd      	mov	sp, r7
 800550a:	b004      	add	sp, #16
 800550c:	bd80      	pop	{r7, pc}
	...

08005510 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8005518:	4b0b      	ldr	r3, [pc, #44]	; (8005548 <ADC_DelayMicroSecond+0x38>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	490b      	ldr	r1, [pc, #44]	; (800554c <ADC_DelayMicroSecond+0x3c>)
 800551e:	0018      	movs	r0, r3
 8005520:	f7fa fe0e 	bl	8000140 <__udivsi3>
 8005524:	0003      	movs	r3, r0
 8005526:	001a      	movs	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4353      	muls	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800552e:	e002      	b.n	8005536 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	3b01      	subs	r3, #1
 8005534:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d1f9      	bne.n	8005530 <ADC_DelayMicroSecond+0x20>
  }
}
 800553c:	46c0      	nop			; (mov r8, r8)
 800553e:	46c0      	nop			; (mov r8, r8)
 8005540:	46bd      	mov	sp, r7
 8005542:	b004      	add	sp, #16
 8005544:	bd80      	pop	{r7, pc}
 8005546:	46c0      	nop			; (mov r8, r8)
 8005548:	20000000 	.word	0x20000000
 800554c:	000f4240 	.word	0x000f4240

08005550 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b086      	sub	sp, #24
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800555a:	2317      	movs	r3, #23
 800555c:	18fb      	adds	r3, r7, r3
 800555e:	2200      	movs	r2, #0
 8005560:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8005566:	2300      	movs	r3, #0
 8005568:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2250      	movs	r2, #80	; 0x50
 800556e:	5c9b      	ldrb	r3, [r3, r2]
 8005570:	2b01      	cmp	r3, #1
 8005572:	d101      	bne.n	8005578 <HAL_ADCEx_Calibration_Start+0x28>
 8005574:	2302      	movs	r3, #2
 8005576:	e083      	b.n	8005680 <HAL_ADCEx_Calibration_Start+0x130>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2250      	movs	r2, #80	; 0x50
 800557c:	2101      	movs	r1, #1
 800557e:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	2203      	movs	r2, #3
 8005588:	4013      	ands	r3, r2
 800558a:	2b01      	cmp	r3, #1
 800558c:	d108      	bne.n	80055a0 <HAL_ADCEx_Calibration_Start+0x50>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2201      	movs	r2, #1
 8005596:	4013      	ands	r3, r2
 8005598:	2b01      	cmp	r3, #1
 800559a:	d101      	bne.n	80055a0 <HAL_ADCEx_Calibration_Start+0x50>
 800559c:	2301      	movs	r3, #1
 800559e:	e000      	b.n	80055a2 <HAL_ADCEx_Calibration_Start+0x52>
 80055a0:	2300      	movs	r3, #0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d15b      	bne.n	800565e <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055aa:	4a37      	ldr	r2, [pc, #220]	; (8005688 <HAL_ADCEx_Calibration_Start+0x138>)
 80055ac:	4013      	ands	r3, r2
 80055ae:	2202      	movs	r2, #2
 80055b0:	431a      	orrs	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	2203      	movs	r2, #3
 80055be:	4013      	ands	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68da      	ldr	r2, [r3, #12]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2103      	movs	r1, #3
 80055ce:	438a      	bics	r2, r1
 80055d0:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	689a      	ldr	r2, [r3, #8]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2180      	movs	r1, #128	; 0x80
 80055de:	0609      	lsls	r1, r1, #24
 80055e0:	430a      	orrs	r2, r1
 80055e2:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 80055e4:	f7ff fb32 	bl	8004c4c <HAL_GetTick>
 80055e8:	0003      	movs	r3, r0
 80055ea:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80055ec:	e01d      	b.n	800562a <HAL_ADCEx_Calibration_Start+0xda>
    {
      if ((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80055ee:	f7ff fb2d 	bl	8004c4c <HAL_GetTick>
 80055f2:	0002      	movs	r2, r0
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	2b0a      	cmp	r3, #10
 80055fa:	d916      	bls.n	800562a <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	0fdb      	lsrs	r3, r3, #31
 8005604:	07da      	lsls	r2, r3, #31
 8005606:	2380      	movs	r3, #128	; 0x80
 8005608:	061b      	lsls	r3, r3, #24
 800560a:	429a      	cmp	r2, r3
 800560c:	d10d      	bne.n	800562a <HAL_ADCEx_Calibration_Start+0xda>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005612:	2212      	movs	r2, #18
 8005614:	4393      	bics	r3, r2
 8005616:	2210      	movs	r2, #16
 8005618:	431a      	orrs	r2, r3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	655a      	str	r2, [r3, #84]	; 0x54
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2250      	movs	r2, #80	; 0x50
 8005622:	2100      	movs	r1, #0
 8005624:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e02a      	b.n	8005680 <HAL_ADCEx_Calibration_Start+0x130>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	0fdb      	lsrs	r3, r3, #31
 8005632:	07da      	lsls	r2, r3, #31
 8005634:	2380      	movs	r3, #128	; 0x80
 8005636:	061b      	lsls	r3, r3, #24
 8005638:	429a      	cmp	r2, r3
 800563a:	d0d8      	beq.n	80055ee <HAL_ADCEx_Calibration_Start+0x9e>
        }
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	68d9      	ldr	r1, [r3, #12]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	430a      	orrs	r2, r1
 800564a:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005650:	2203      	movs	r2, #3
 8005652:	4393      	bics	r3, r2
 8005654:	2201      	movs	r2, #1
 8005656:	431a      	orrs	r2, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	655a      	str	r2, [r3, #84]	; 0x54
 800565c:	e009      	b.n	8005672 <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005662:	2220      	movs	r2, #32
 8005664:	431a      	orrs	r2, r3
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800566a:	2317      	movs	r3, #23
 800566c:	18fb      	adds	r3, r7, r3
 800566e:	2201      	movs	r2, #1
 8005670:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2250      	movs	r2, #80	; 0x50
 8005676:	2100      	movs	r1, #0
 8005678:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 800567a:	2317      	movs	r3, #23
 800567c:	18fb      	adds	r3, r7, r3
 800567e:	781b      	ldrb	r3, [r3, #0]
}
 8005680:	0018      	movs	r0, r3
 8005682:	46bd      	mov	sp, r7
 8005684:	b006      	add	sp, #24
 8005686:	bd80      	pop	{r7, pc}
 8005688:	fffffefd 	.word	0xfffffefd

0800568c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800568c:	b590      	push	{r4, r7, lr}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	0002      	movs	r2, r0
 8005694:	6039      	str	r1, [r7, #0]
 8005696:	1dfb      	adds	r3, r7, #7
 8005698:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800569a:	1dfb      	adds	r3, r7, #7
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	2b7f      	cmp	r3, #127	; 0x7f
 80056a0:	d828      	bhi.n	80056f4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80056a2:	4a2f      	ldr	r2, [pc, #188]	; (8005760 <__NVIC_SetPriority+0xd4>)
 80056a4:	1dfb      	adds	r3, r7, #7
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	b25b      	sxtb	r3, r3
 80056aa:	089b      	lsrs	r3, r3, #2
 80056ac:	33c0      	adds	r3, #192	; 0xc0
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	589b      	ldr	r3, [r3, r2]
 80056b2:	1dfa      	adds	r2, r7, #7
 80056b4:	7812      	ldrb	r2, [r2, #0]
 80056b6:	0011      	movs	r1, r2
 80056b8:	2203      	movs	r2, #3
 80056ba:	400a      	ands	r2, r1
 80056bc:	00d2      	lsls	r2, r2, #3
 80056be:	21ff      	movs	r1, #255	; 0xff
 80056c0:	4091      	lsls	r1, r2
 80056c2:	000a      	movs	r2, r1
 80056c4:	43d2      	mvns	r2, r2
 80056c6:	401a      	ands	r2, r3
 80056c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	019b      	lsls	r3, r3, #6
 80056ce:	22ff      	movs	r2, #255	; 0xff
 80056d0:	401a      	ands	r2, r3
 80056d2:	1dfb      	adds	r3, r7, #7
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	0018      	movs	r0, r3
 80056d8:	2303      	movs	r3, #3
 80056da:	4003      	ands	r3, r0
 80056dc:	00db      	lsls	r3, r3, #3
 80056de:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80056e0:	481f      	ldr	r0, [pc, #124]	; (8005760 <__NVIC_SetPriority+0xd4>)
 80056e2:	1dfb      	adds	r3, r7, #7
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	b25b      	sxtb	r3, r3
 80056e8:	089b      	lsrs	r3, r3, #2
 80056ea:	430a      	orrs	r2, r1
 80056ec:	33c0      	adds	r3, #192	; 0xc0
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80056f2:	e031      	b.n	8005758 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80056f4:	4a1b      	ldr	r2, [pc, #108]	; (8005764 <__NVIC_SetPriority+0xd8>)
 80056f6:	1dfb      	adds	r3, r7, #7
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	0019      	movs	r1, r3
 80056fc:	230f      	movs	r3, #15
 80056fe:	400b      	ands	r3, r1
 8005700:	3b08      	subs	r3, #8
 8005702:	089b      	lsrs	r3, r3, #2
 8005704:	3306      	adds	r3, #6
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	18d3      	adds	r3, r2, r3
 800570a:	3304      	adds	r3, #4
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	1dfa      	adds	r2, r7, #7
 8005710:	7812      	ldrb	r2, [r2, #0]
 8005712:	0011      	movs	r1, r2
 8005714:	2203      	movs	r2, #3
 8005716:	400a      	ands	r2, r1
 8005718:	00d2      	lsls	r2, r2, #3
 800571a:	21ff      	movs	r1, #255	; 0xff
 800571c:	4091      	lsls	r1, r2
 800571e:	000a      	movs	r2, r1
 8005720:	43d2      	mvns	r2, r2
 8005722:	401a      	ands	r2, r3
 8005724:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	019b      	lsls	r3, r3, #6
 800572a:	22ff      	movs	r2, #255	; 0xff
 800572c:	401a      	ands	r2, r3
 800572e:	1dfb      	adds	r3, r7, #7
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	0018      	movs	r0, r3
 8005734:	2303      	movs	r3, #3
 8005736:	4003      	ands	r3, r0
 8005738:	00db      	lsls	r3, r3, #3
 800573a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800573c:	4809      	ldr	r0, [pc, #36]	; (8005764 <__NVIC_SetPriority+0xd8>)
 800573e:	1dfb      	adds	r3, r7, #7
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	001c      	movs	r4, r3
 8005744:	230f      	movs	r3, #15
 8005746:	4023      	ands	r3, r4
 8005748:	3b08      	subs	r3, #8
 800574a:	089b      	lsrs	r3, r3, #2
 800574c:	430a      	orrs	r2, r1
 800574e:	3306      	adds	r3, #6
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	18c3      	adds	r3, r0, r3
 8005754:	3304      	adds	r3, #4
 8005756:	601a      	str	r2, [r3, #0]
}
 8005758:	46c0      	nop			; (mov r8, r8)
 800575a:	46bd      	mov	sp, r7
 800575c:	b003      	add	sp, #12
 800575e:	bd90      	pop	{r4, r7, pc}
 8005760:	e000e100 	.word	0xe000e100
 8005764:	e000ed00 	.word	0xe000ed00

08005768 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b082      	sub	sp, #8
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	1e5a      	subs	r2, r3, #1
 8005774:	2380      	movs	r3, #128	; 0x80
 8005776:	045b      	lsls	r3, r3, #17
 8005778:	429a      	cmp	r2, r3
 800577a:	d301      	bcc.n	8005780 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800577c:	2301      	movs	r3, #1
 800577e:	e010      	b.n	80057a2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005780:	4b0a      	ldr	r3, [pc, #40]	; (80057ac <SysTick_Config+0x44>)
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	3a01      	subs	r2, #1
 8005786:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005788:	2301      	movs	r3, #1
 800578a:	425b      	negs	r3, r3
 800578c:	2103      	movs	r1, #3
 800578e:	0018      	movs	r0, r3
 8005790:	f7ff ff7c 	bl	800568c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005794:	4b05      	ldr	r3, [pc, #20]	; (80057ac <SysTick_Config+0x44>)
 8005796:	2200      	movs	r2, #0
 8005798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800579a:	4b04      	ldr	r3, [pc, #16]	; (80057ac <SysTick_Config+0x44>)
 800579c:	2207      	movs	r2, #7
 800579e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80057a0:	2300      	movs	r3, #0
}
 80057a2:	0018      	movs	r0, r3
 80057a4:	46bd      	mov	sp, r7
 80057a6:	b002      	add	sp, #8
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	46c0      	nop			; (mov r8, r8)
 80057ac:	e000e010 	.word	0xe000e010

080057b0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	60b9      	str	r1, [r7, #8]
 80057b8:	607a      	str	r2, [r7, #4]
 80057ba:	210f      	movs	r1, #15
 80057bc:	187b      	adds	r3, r7, r1
 80057be:	1c02      	adds	r2, r0, #0
 80057c0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80057c2:	68ba      	ldr	r2, [r7, #8]
 80057c4:	187b      	adds	r3, r7, r1
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	b25b      	sxtb	r3, r3
 80057ca:	0011      	movs	r1, r2
 80057cc:	0018      	movs	r0, r3
 80057ce:	f7ff ff5d 	bl	800568c <__NVIC_SetPriority>
}
 80057d2:	46c0      	nop			; (mov r8, r8)
 80057d4:	46bd      	mov	sp, r7
 80057d6:	b004      	add	sp, #16
 80057d8:	bd80      	pop	{r7, pc}

080057da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	b082      	sub	sp, #8
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	0018      	movs	r0, r3
 80057e6:	f7ff ffbf 	bl	8005768 <SysTick_Config>
 80057ea:	0003      	movs	r3, r0
}
 80057ec:	0018      	movs	r0, r3
 80057ee:	46bd      	mov	sp, r7
 80057f0:	b002      	add	sp, #8
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b086      	sub	sp, #24
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80057fe:	2300      	movs	r3, #0
 8005800:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005802:	2300      	movs	r3, #0
 8005804:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8005806:	2300      	movs	r3, #0
 8005808:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800580a:	e155      	b.n	8005ab8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2101      	movs	r1, #1
 8005812:	697a      	ldr	r2, [r7, #20]
 8005814:	4091      	lsls	r1, r2
 8005816:	000a      	movs	r2, r1
 8005818:	4013      	ands	r3, r2
 800581a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d100      	bne.n	8005824 <HAL_GPIO_Init+0x30>
 8005822:	e146      	b.n	8005ab2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	2203      	movs	r2, #3
 800582a:	4013      	ands	r3, r2
 800582c:	2b01      	cmp	r3, #1
 800582e:	d005      	beq.n	800583c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	2203      	movs	r2, #3
 8005836:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005838:	2b02      	cmp	r3, #2
 800583a:	d130      	bne.n	800589e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	005b      	lsls	r3, r3, #1
 8005846:	2203      	movs	r2, #3
 8005848:	409a      	lsls	r2, r3
 800584a:	0013      	movs	r3, r2
 800584c:	43da      	mvns	r2, r3
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	4013      	ands	r3, r2
 8005852:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	68da      	ldr	r2, [r3, #12]
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	005b      	lsls	r3, r3, #1
 800585c:	409a      	lsls	r2, r3
 800585e:	0013      	movs	r3, r2
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	4313      	orrs	r3, r2
 8005864:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005872:	2201      	movs	r2, #1
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	409a      	lsls	r2, r3
 8005878:	0013      	movs	r3, r2
 800587a:	43da      	mvns	r2, r3
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	4013      	ands	r3, r2
 8005880:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	091b      	lsrs	r3, r3, #4
 8005888:	2201      	movs	r2, #1
 800588a:	401a      	ands	r2, r3
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	409a      	lsls	r2, r3
 8005890:	0013      	movs	r3, r2
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	4313      	orrs	r3, r2
 8005896:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	693a      	ldr	r2, [r7, #16]
 800589c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	2203      	movs	r2, #3
 80058a4:	4013      	ands	r3, r2
 80058a6:	2b03      	cmp	r3, #3
 80058a8:	d017      	beq.n	80058da <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	005b      	lsls	r3, r3, #1
 80058b4:	2203      	movs	r2, #3
 80058b6:	409a      	lsls	r2, r3
 80058b8:	0013      	movs	r3, r2
 80058ba:	43da      	mvns	r2, r3
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	4013      	ands	r3, r2
 80058c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	689a      	ldr	r2, [r3, #8]
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	005b      	lsls	r3, r3, #1
 80058ca:	409a      	lsls	r2, r3
 80058cc:	0013      	movs	r3, r2
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	2203      	movs	r2, #3
 80058e0:	4013      	ands	r3, r2
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d123      	bne.n	800592e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	08da      	lsrs	r2, r3, #3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	3208      	adds	r2, #8
 80058ee:	0092      	lsls	r2, r2, #2
 80058f0:	58d3      	ldr	r3, [r2, r3]
 80058f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	2207      	movs	r2, #7
 80058f8:	4013      	ands	r3, r2
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	220f      	movs	r2, #15
 80058fe:	409a      	lsls	r2, r3
 8005900:	0013      	movs	r3, r2
 8005902:	43da      	mvns	r2, r3
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	4013      	ands	r3, r2
 8005908:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	691a      	ldr	r2, [r3, #16]
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	2107      	movs	r1, #7
 8005912:	400b      	ands	r3, r1
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	409a      	lsls	r2, r3
 8005918:	0013      	movs	r3, r2
 800591a:	693a      	ldr	r2, [r7, #16]
 800591c:	4313      	orrs	r3, r2
 800591e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005920:	697b      	ldr	r3, [r7, #20]
 8005922:	08da      	lsrs	r2, r3, #3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	3208      	adds	r2, #8
 8005928:	0092      	lsls	r2, r2, #2
 800592a:	6939      	ldr	r1, [r7, #16]
 800592c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	005b      	lsls	r3, r3, #1
 8005938:	2203      	movs	r2, #3
 800593a:	409a      	lsls	r2, r3
 800593c:	0013      	movs	r3, r2
 800593e:	43da      	mvns	r2, r3
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	4013      	ands	r3, r2
 8005944:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	2203      	movs	r2, #3
 800594c:	401a      	ands	r2, r3
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	005b      	lsls	r3, r3, #1
 8005952:	409a      	lsls	r2, r3
 8005954:	0013      	movs	r3, r2
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	4313      	orrs	r3, r2
 800595a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	685a      	ldr	r2, [r3, #4]
 8005966:	23c0      	movs	r3, #192	; 0xc0
 8005968:	029b      	lsls	r3, r3, #10
 800596a:	4013      	ands	r3, r2
 800596c:	d100      	bne.n	8005970 <HAL_GPIO_Init+0x17c>
 800596e:	e0a0      	b.n	8005ab2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005970:	4b57      	ldr	r3, [pc, #348]	; (8005ad0 <HAL_GPIO_Init+0x2dc>)
 8005972:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005974:	4b56      	ldr	r3, [pc, #344]	; (8005ad0 <HAL_GPIO_Init+0x2dc>)
 8005976:	2101      	movs	r1, #1
 8005978:	430a      	orrs	r2, r1
 800597a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800597c:	4a55      	ldr	r2, [pc, #340]	; (8005ad4 <HAL_GPIO_Init+0x2e0>)
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	089b      	lsrs	r3, r3, #2
 8005982:	3302      	adds	r3, #2
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	589b      	ldr	r3, [r3, r2]
 8005988:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	2203      	movs	r2, #3
 800598e:	4013      	ands	r3, r2
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	220f      	movs	r2, #15
 8005994:	409a      	lsls	r2, r3
 8005996:	0013      	movs	r3, r2
 8005998:	43da      	mvns	r2, r3
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	4013      	ands	r3, r2
 800599e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	23a0      	movs	r3, #160	; 0xa0
 80059a4:	05db      	lsls	r3, r3, #23
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d01f      	beq.n	80059ea <HAL_GPIO_Init+0x1f6>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a4a      	ldr	r2, [pc, #296]	; (8005ad8 <HAL_GPIO_Init+0x2e4>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d019      	beq.n	80059e6 <HAL_GPIO_Init+0x1f2>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a49      	ldr	r2, [pc, #292]	; (8005adc <HAL_GPIO_Init+0x2e8>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d013      	beq.n	80059e2 <HAL_GPIO_Init+0x1ee>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a48      	ldr	r2, [pc, #288]	; (8005ae0 <HAL_GPIO_Init+0x2ec>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d00d      	beq.n	80059de <HAL_GPIO_Init+0x1ea>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a47      	ldr	r2, [pc, #284]	; (8005ae4 <HAL_GPIO_Init+0x2f0>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d007      	beq.n	80059da <HAL_GPIO_Init+0x1e6>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a46      	ldr	r2, [pc, #280]	; (8005ae8 <HAL_GPIO_Init+0x2f4>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d101      	bne.n	80059d6 <HAL_GPIO_Init+0x1e2>
 80059d2:	2305      	movs	r3, #5
 80059d4:	e00a      	b.n	80059ec <HAL_GPIO_Init+0x1f8>
 80059d6:	2306      	movs	r3, #6
 80059d8:	e008      	b.n	80059ec <HAL_GPIO_Init+0x1f8>
 80059da:	2304      	movs	r3, #4
 80059dc:	e006      	b.n	80059ec <HAL_GPIO_Init+0x1f8>
 80059de:	2303      	movs	r3, #3
 80059e0:	e004      	b.n	80059ec <HAL_GPIO_Init+0x1f8>
 80059e2:	2302      	movs	r3, #2
 80059e4:	e002      	b.n	80059ec <HAL_GPIO_Init+0x1f8>
 80059e6:	2301      	movs	r3, #1
 80059e8:	e000      	b.n	80059ec <HAL_GPIO_Init+0x1f8>
 80059ea:	2300      	movs	r3, #0
 80059ec:	697a      	ldr	r2, [r7, #20]
 80059ee:	2103      	movs	r1, #3
 80059f0:	400a      	ands	r2, r1
 80059f2:	0092      	lsls	r2, r2, #2
 80059f4:	4093      	lsls	r3, r2
 80059f6:	693a      	ldr	r2, [r7, #16]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059fc:	4935      	ldr	r1, [pc, #212]	; (8005ad4 <HAL_GPIO_Init+0x2e0>)
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	089b      	lsrs	r3, r3, #2
 8005a02:	3302      	adds	r3, #2
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005a0a:	4b38      	ldr	r3, [pc, #224]	; (8005aec <HAL_GPIO_Init+0x2f8>)
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	43da      	mvns	r2, r3
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	4013      	ands	r3, r2
 8005a18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	685a      	ldr	r2, [r3, #4]
 8005a1e:	2380      	movs	r3, #128	; 0x80
 8005a20:	035b      	lsls	r3, r3, #13
 8005a22:	4013      	ands	r3, r2
 8005a24:	d003      	beq.n	8005a2e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8005a26:	693a      	ldr	r2, [r7, #16]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005a2e:	4b2f      	ldr	r3, [pc, #188]	; (8005aec <HAL_GPIO_Init+0x2f8>)
 8005a30:	693a      	ldr	r2, [r7, #16]
 8005a32:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005a34:	4b2d      	ldr	r3, [pc, #180]	; (8005aec <HAL_GPIO_Init+0x2f8>)
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	43da      	mvns	r2, r3
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	4013      	ands	r3, r2
 8005a42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	2380      	movs	r3, #128	; 0x80
 8005a4a:	039b      	lsls	r3, r3, #14
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	d003      	beq.n	8005a58 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005a58:	4b24      	ldr	r3, [pc, #144]	; (8005aec <HAL_GPIO_Init+0x2f8>)
 8005a5a:	693a      	ldr	r2, [r7, #16]
 8005a5c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8005a5e:	4b23      	ldr	r3, [pc, #140]	; (8005aec <HAL_GPIO_Init+0x2f8>)
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	43da      	mvns	r2, r3
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	685a      	ldr	r2, [r3, #4]
 8005a72:	2380      	movs	r3, #128	; 0x80
 8005a74:	029b      	lsls	r3, r3, #10
 8005a76:	4013      	ands	r3, r2
 8005a78:	d003      	beq.n	8005a82 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005a82:	4b1a      	ldr	r3, [pc, #104]	; (8005aec <HAL_GPIO_Init+0x2f8>)
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a88:	4b18      	ldr	r3, [pc, #96]	; (8005aec <HAL_GPIO_Init+0x2f8>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	43da      	mvns	r2, r3
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	4013      	ands	r3, r2
 8005a96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	2380      	movs	r3, #128	; 0x80
 8005a9e:	025b      	lsls	r3, r3, #9
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	d003      	beq.n	8005aac <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8005aa4:	693a      	ldr	r2, [r7, #16]
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005aac:	4b0f      	ldr	r3, [pc, #60]	; (8005aec <HAL_GPIO_Init+0x2f8>)
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	40da      	lsrs	r2, r3
 8005ac0:	1e13      	subs	r3, r2, #0
 8005ac2:	d000      	beq.n	8005ac6 <HAL_GPIO_Init+0x2d2>
 8005ac4:	e6a2      	b.n	800580c <HAL_GPIO_Init+0x18>
  }
}
 8005ac6:	46c0      	nop			; (mov r8, r8)
 8005ac8:	46c0      	nop			; (mov r8, r8)
 8005aca:	46bd      	mov	sp, r7
 8005acc:	b006      	add	sp, #24
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	40021000 	.word	0x40021000
 8005ad4:	40010000 	.word	0x40010000
 8005ad8:	50000400 	.word	0x50000400
 8005adc:	50000800 	.word	0x50000800
 8005ae0:	50000c00 	.word	0x50000c00
 8005ae4:	50001000 	.word	0x50001000
 8005ae8:	50001c00 	.word	0x50001c00
 8005aec:	40010400 	.word	0x40010400

08005af0 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b084      	sub	sp, #16
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	000a      	movs	r2, r1
 8005afa:	1cbb      	adds	r3, r7, #2
 8005afc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	1cba      	adds	r2, r7, #2
 8005b04:	8812      	ldrh	r2, [r2, #0]
 8005b06:	4013      	ands	r3, r2
 8005b08:	d004      	beq.n	8005b14 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005b0a:	230f      	movs	r3, #15
 8005b0c:	18fb      	adds	r3, r7, r3
 8005b0e:	2201      	movs	r2, #1
 8005b10:	701a      	strb	r2, [r3, #0]
 8005b12:	e003      	b.n	8005b1c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b14:	230f      	movs	r3, #15
 8005b16:	18fb      	adds	r3, r7, r3
 8005b18:	2200      	movs	r2, #0
 8005b1a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005b1c:	230f      	movs	r3, #15
 8005b1e:	18fb      	adds	r3, r7, r3
 8005b20:	781b      	ldrb	r3, [r3, #0]
}
 8005b22:	0018      	movs	r0, r3
 8005b24:	46bd      	mov	sp, r7
 8005b26:	b004      	add	sp, #16
 8005b28:	bd80      	pop	{r7, pc}

08005b2a <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b2a:	b580      	push	{r7, lr}
 8005b2c:	b082      	sub	sp, #8
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
 8005b32:	0008      	movs	r0, r1
 8005b34:	0011      	movs	r1, r2
 8005b36:	1cbb      	adds	r3, r7, #2
 8005b38:	1c02      	adds	r2, r0, #0
 8005b3a:	801a      	strh	r2, [r3, #0]
 8005b3c:	1c7b      	adds	r3, r7, #1
 8005b3e:	1c0a      	adds	r2, r1, #0
 8005b40:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b42:	1c7b      	adds	r3, r7, #1
 8005b44:	781b      	ldrb	r3, [r3, #0]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d004      	beq.n	8005b54 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b4a:	1cbb      	adds	r3, r7, #2
 8005b4c:	881a      	ldrh	r2, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8005b52:	e003      	b.n	8005b5c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8005b54:	1cbb      	adds	r3, r7, #2
 8005b56:	881a      	ldrh	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005b5c:	46c0      	nop			; (mov r8, r8)
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	b002      	add	sp, #8
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b64:	b5b0      	push	{r4, r5, r7, lr}
 8005b66:	b08a      	sub	sp, #40	; 0x28
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d102      	bne.n	8005b78 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	f000 fb6c 	bl	8006250 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b78:	4bc8      	ldr	r3, [pc, #800]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	220c      	movs	r2, #12
 8005b7e:	4013      	ands	r3, r2
 8005b80:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005b82:	4bc6      	ldr	r3, [pc, #792]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005b84:	68da      	ldr	r2, [r3, #12]
 8005b86:	2380      	movs	r3, #128	; 0x80
 8005b88:	025b      	lsls	r3, r3, #9
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2201      	movs	r2, #1
 8005b94:	4013      	ands	r3, r2
 8005b96:	d100      	bne.n	8005b9a <HAL_RCC_OscConfig+0x36>
 8005b98:	e07d      	b.n	8005c96 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	2b08      	cmp	r3, #8
 8005b9e:	d007      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	2b0c      	cmp	r3, #12
 8005ba4:	d112      	bne.n	8005bcc <HAL_RCC_OscConfig+0x68>
 8005ba6:	69ba      	ldr	r2, [r7, #24]
 8005ba8:	2380      	movs	r3, #128	; 0x80
 8005baa:	025b      	lsls	r3, r3, #9
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d10d      	bne.n	8005bcc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bb0:	4bba      	ldr	r3, [pc, #744]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	2380      	movs	r3, #128	; 0x80
 8005bb6:	029b      	lsls	r3, r3, #10
 8005bb8:	4013      	ands	r3, r2
 8005bba:	d100      	bne.n	8005bbe <HAL_RCC_OscConfig+0x5a>
 8005bbc:	e06a      	b.n	8005c94 <HAL_RCC_OscConfig+0x130>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d166      	bne.n	8005c94 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	f000 fb42 	bl	8006250 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	2380      	movs	r3, #128	; 0x80
 8005bd2:	025b      	lsls	r3, r3, #9
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d107      	bne.n	8005be8 <HAL_RCC_OscConfig+0x84>
 8005bd8:	4bb0      	ldr	r3, [pc, #704]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	4baf      	ldr	r3, [pc, #700]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005bde:	2180      	movs	r1, #128	; 0x80
 8005be0:	0249      	lsls	r1, r1, #9
 8005be2:	430a      	orrs	r2, r1
 8005be4:	601a      	str	r2, [r3, #0]
 8005be6:	e027      	b.n	8005c38 <HAL_RCC_OscConfig+0xd4>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	685a      	ldr	r2, [r3, #4]
 8005bec:	23a0      	movs	r3, #160	; 0xa0
 8005bee:	02db      	lsls	r3, r3, #11
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d10e      	bne.n	8005c12 <HAL_RCC_OscConfig+0xae>
 8005bf4:	4ba9      	ldr	r3, [pc, #676]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	4ba8      	ldr	r3, [pc, #672]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005bfa:	2180      	movs	r1, #128	; 0x80
 8005bfc:	02c9      	lsls	r1, r1, #11
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	601a      	str	r2, [r3, #0]
 8005c02:	4ba6      	ldr	r3, [pc, #664]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	4ba5      	ldr	r3, [pc, #660]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005c08:	2180      	movs	r1, #128	; 0x80
 8005c0a:	0249      	lsls	r1, r1, #9
 8005c0c:	430a      	orrs	r2, r1
 8005c0e:	601a      	str	r2, [r3, #0]
 8005c10:	e012      	b.n	8005c38 <HAL_RCC_OscConfig+0xd4>
 8005c12:	4ba2      	ldr	r3, [pc, #648]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	4ba1      	ldr	r3, [pc, #644]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005c18:	49a1      	ldr	r1, [pc, #644]	; (8005ea0 <HAL_RCC_OscConfig+0x33c>)
 8005c1a:	400a      	ands	r2, r1
 8005c1c:	601a      	str	r2, [r3, #0]
 8005c1e:	4b9f      	ldr	r3, [pc, #636]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	2380      	movs	r3, #128	; 0x80
 8005c24:	025b      	lsls	r3, r3, #9
 8005c26:	4013      	ands	r3, r2
 8005c28:	60fb      	str	r3, [r7, #12]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	4b9b      	ldr	r3, [pc, #620]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	4b9a      	ldr	r3, [pc, #616]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005c32:	499c      	ldr	r1, [pc, #624]	; (8005ea4 <HAL_RCC_OscConfig+0x340>)
 8005c34:	400a      	ands	r2, r1
 8005c36:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d014      	beq.n	8005c6a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c40:	f7ff f804 	bl	8004c4c <HAL_GetTick>
 8005c44:	0003      	movs	r3, r0
 8005c46:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c48:	e008      	b.n	8005c5c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c4a:	f7fe ffff 	bl	8004c4c <HAL_GetTick>
 8005c4e:	0002      	movs	r2, r0
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	2b64      	cmp	r3, #100	; 0x64
 8005c56:	d901      	bls.n	8005c5c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e2f9      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005c5c:	4b8f      	ldr	r3, [pc, #572]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	2380      	movs	r3, #128	; 0x80
 8005c62:	029b      	lsls	r3, r3, #10
 8005c64:	4013      	ands	r3, r2
 8005c66:	d0f0      	beq.n	8005c4a <HAL_RCC_OscConfig+0xe6>
 8005c68:	e015      	b.n	8005c96 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c6a:	f7fe ffef 	bl	8004c4c <HAL_GetTick>
 8005c6e:	0003      	movs	r3, r0
 8005c70:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c72:	e008      	b.n	8005c86 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c74:	f7fe ffea 	bl	8004c4c <HAL_GetTick>
 8005c78:	0002      	movs	r2, r0
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	2b64      	cmp	r3, #100	; 0x64
 8005c80:	d901      	bls.n	8005c86 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	e2e4      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005c86:	4b85      	ldr	r3, [pc, #532]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	2380      	movs	r3, #128	; 0x80
 8005c8c:	029b      	lsls	r3, r3, #10
 8005c8e:	4013      	ands	r3, r2
 8005c90:	d1f0      	bne.n	8005c74 <HAL_RCC_OscConfig+0x110>
 8005c92:	e000      	b.n	8005c96 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c94:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2202      	movs	r2, #2
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	d100      	bne.n	8005ca2 <HAL_RCC_OscConfig+0x13e>
 8005ca0:	e099      	b.n	8005dd6 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	68db      	ldr	r3, [r3, #12]
 8005ca6:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005caa:	2220      	movs	r2, #32
 8005cac:	4013      	ands	r3, r2
 8005cae:	d009      	beq.n	8005cc4 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8005cb0:	4b7a      	ldr	r3, [pc, #488]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	4b79      	ldr	r3, [pc, #484]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005cb6:	2120      	movs	r1, #32
 8005cb8:	430a      	orrs	r2, r1
 8005cba:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8005cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cbe:	2220      	movs	r2, #32
 8005cc0:	4393      	bics	r3, r2
 8005cc2:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	2b04      	cmp	r3, #4
 8005cc8:	d005      	beq.n	8005cd6 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	2b0c      	cmp	r3, #12
 8005cce:	d13e      	bne.n	8005d4e <HAL_RCC_OscConfig+0x1ea>
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d13b      	bne.n	8005d4e <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005cd6:	4b71      	ldr	r3, [pc, #452]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2204      	movs	r2, #4
 8005cdc:	4013      	ands	r3, r2
 8005cde:	d004      	beq.n	8005cea <HAL_RCC_OscConfig+0x186>
 8005ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e2b2      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cea:	4b6c      	ldr	r3, [pc, #432]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	4a6e      	ldr	r2, [pc, #440]	; (8005ea8 <HAL_RCC_OscConfig+0x344>)
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	0019      	movs	r1, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	021a      	lsls	r2, r3, #8
 8005cfa:	4b68      	ldr	r3, [pc, #416]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005cfc:	430a      	orrs	r2, r1
 8005cfe:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005d00:	4b66      	ldr	r3, [pc, #408]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2209      	movs	r2, #9
 8005d06:	4393      	bics	r3, r2
 8005d08:	0019      	movs	r1, r3
 8005d0a:	4b64      	ldr	r3, [pc, #400]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005d0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d0e:	430a      	orrs	r2, r1
 8005d10:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d12:	f000 fbeb 	bl	80064ec <HAL_RCC_GetSysClockFreq>
 8005d16:	0001      	movs	r1, r0
 8005d18:	4b60      	ldr	r3, [pc, #384]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	091b      	lsrs	r3, r3, #4
 8005d1e:	220f      	movs	r2, #15
 8005d20:	4013      	ands	r3, r2
 8005d22:	4a62      	ldr	r2, [pc, #392]	; (8005eac <HAL_RCC_OscConfig+0x348>)
 8005d24:	5cd3      	ldrb	r3, [r2, r3]
 8005d26:	000a      	movs	r2, r1
 8005d28:	40da      	lsrs	r2, r3
 8005d2a:	4b61      	ldr	r3, [pc, #388]	; (8005eb0 <HAL_RCC_OscConfig+0x34c>)
 8005d2c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8005d2e:	4b61      	ldr	r3, [pc, #388]	; (8005eb4 <HAL_RCC_OscConfig+0x350>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2513      	movs	r5, #19
 8005d34:	197c      	adds	r4, r7, r5
 8005d36:	0018      	movs	r0, r3
 8005d38:	f7fe ff42 	bl	8004bc0 <HAL_InitTick>
 8005d3c:	0003      	movs	r3, r0
 8005d3e:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8005d40:	197b      	adds	r3, r7, r5
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d046      	beq.n	8005dd6 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8005d48:	197b      	adds	r3, r7, r5
 8005d4a:	781b      	ldrb	r3, [r3, #0]
 8005d4c:	e280      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d027      	beq.n	8005da4 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005d54:	4b51      	ldr	r3, [pc, #324]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2209      	movs	r2, #9
 8005d5a:	4393      	bics	r3, r2
 8005d5c:	0019      	movs	r1, r3
 8005d5e:	4b4f      	ldr	r3, [pc, #316]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d62:	430a      	orrs	r2, r1
 8005d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d66:	f7fe ff71 	bl	8004c4c <HAL_GetTick>
 8005d6a:	0003      	movs	r3, r0
 8005d6c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d6e:	e008      	b.n	8005d82 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d70:	f7fe ff6c 	bl	8004c4c <HAL_GetTick>
 8005d74:	0002      	movs	r2, r0
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	2b02      	cmp	r3, #2
 8005d7c:	d901      	bls.n	8005d82 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	e266      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d82:	4b46      	ldr	r3, [pc, #280]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2204      	movs	r2, #4
 8005d88:	4013      	ands	r3, r2
 8005d8a:	d0f1      	beq.n	8005d70 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d8c:	4b43      	ldr	r3, [pc, #268]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	4a45      	ldr	r2, [pc, #276]	; (8005ea8 <HAL_RCC_OscConfig+0x344>)
 8005d92:	4013      	ands	r3, r2
 8005d94:	0019      	movs	r1, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	021a      	lsls	r2, r3, #8
 8005d9c:	4b3f      	ldr	r3, [pc, #252]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	605a      	str	r2, [r3, #4]
 8005da2:	e018      	b.n	8005dd6 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005da4:	4b3d      	ldr	r3, [pc, #244]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	4b3c      	ldr	r3, [pc, #240]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005daa:	2101      	movs	r1, #1
 8005dac:	438a      	bics	r2, r1
 8005dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db0:	f7fe ff4c 	bl	8004c4c <HAL_GetTick>
 8005db4:	0003      	movs	r3, r0
 8005db6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005db8:	e008      	b.n	8005dcc <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005dba:	f7fe ff47 	bl	8004c4c <HAL_GetTick>
 8005dbe:	0002      	movs	r2, r0
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	1ad3      	subs	r3, r2, r3
 8005dc4:	2b02      	cmp	r3, #2
 8005dc6:	d901      	bls.n	8005dcc <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e241      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005dcc:	4b33      	ldr	r3, [pc, #204]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2204      	movs	r2, #4
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	d1f1      	bne.n	8005dba <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2210      	movs	r2, #16
 8005ddc:	4013      	ands	r3, r2
 8005dde:	d100      	bne.n	8005de2 <HAL_RCC_OscConfig+0x27e>
 8005de0:	e0a1      	b.n	8005f26 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d140      	bne.n	8005e6a <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005de8:	4b2c      	ldr	r3, [pc, #176]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	2380      	movs	r3, #128	; 0x80
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4013      	ands	r3, r2
 8005df2:	d005      	beq.n	8005e00 <HAL_RCC_OscConfig+0x29c>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	699b      	ldr	r3, [r3, #24]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d101      	bne.n	8005e00 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	e227      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e00:	4b26      	ldr	r3, [pc, #152]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	4a2c      	ldr	r2, [pc, #176]	; (8005eb8 <HAL_RCC_OscConfig+0x354>)
 8005e06:	4013      	ands	r3, r2
 8005e08:	0019      	movs	r1, r3
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a1a      	ldr	r2, [r3, #32]
 8005e0e:	4b23      	ldr	r3, [pc, #140]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005e10:	430a      	orrs	r2, r1
 8005e12:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e14:	4b21      	ldr	r3, [pc, #132]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	021b      	lsls	r3, r3, #8
 8005e1a:	0a19      	lsrs	r1, r3, #8
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	69db      	ldr	r3, [r3, #28]
 8005e20:	061a      	lsls	r2, r3, #24
 8005e22:	4b1e      	ldr	r3, [pc, #120]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005e24:	430a      	orrs	r2, r1
 8005e26:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a1b      	ldr	r3, [r3, #32]
 8005e2c:	0b5b      	lsrs	r3, r3, #13
 8005e2e:	3301      	adds	r3, #1
 8005e30:	2280      	movs	r2, #128	; 0x80
 8005e32:	0212      	lsls	r2, r2, #8
 8005e34:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005e36:	4b19      	ldr	r3, [pc, #100]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	091b      	lsrs	r3, r3, #4
 8005e3c:	210f      	movs	r1, #15
 8005e3e:	400b      	ands	r3, r1
 8005e40:	491a      	ldr	r1, [pc, #104]	; (8005eac <HAL_RCC_OscConfig+0x348>)
 8005e42:	5ccb      	ldrb	r3, [r1, r3]
 8005e44:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005e46:	4b1a      	ldr	r3, [pc, #104]	; (8005eb0 <HAL_RCC_OscConfig+0x34c>)
 8005e48:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8005e4a:	4b1a      	ldr	r3, [pc, #104]	; (8005eb4 <HAL_RCC_OscConfig+0x350>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2513      	movs	r5, #19
 8005e50:	197c      	adds	r4, r7, r5
 8005e52:	0018      	movs	r0, r3
 8005e54:	f7fe feb4 	bl	8004bc0 <HAL_InitTick>
 8005e58:	0003      	movs	r3, r0
 8005e5a:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8005e5c:	197b      	adds	r3, r7, r5
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d060      	beq.n	8005f26 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8005e64:	197b      	adds	r3, r7, r5
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	e1f2      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d03f      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005e72:	4b0a      	ldr	r3, [pc, #40]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	4b09      	ldr	r3, [pc, #36]	; (8005e9c <HAL_RCC_OscConfig+0x338>)
 8005e78:	2180      	movs	r1, #128	; 0x80
 8005e7a:	0049      	lsls	r1, r1, #1
 8005e7c:	430a      	orrs	r2, r1
 8005e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e80:	f7fe fee4 	bl	8004c4c <HAL_GetTick>
 8005e84:	0003      	movs	r3, r0
 8005e86:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005e88:	e018      	b.n	8005ebc <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005e8a:	f7fe fedf 	bl	8004c4c <HAL_GetTick>
 8005e8e:	0002      	movs	r2, r0
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	1ad3      	subs	r3, r2, r3
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d911      	bls.n	8005ebc <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8005e98:	2303      	movs	r3, #3
 8005e9a:	e1d9      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
 8005e9c:	40021000 	.word	0x40021000
 8005ea0:	fffeffff 	.word	0xfffeffff
 8005ea4:	fffbffff 	.word	0xfffbffff
 8005ea8:	ffffe0ff 	.word	0xffffe0ff
 8005eac:	0800bbb8 	.word	0x0800bbb8
 8005eb0:	20000000 	.word	0x20000000
 8005eb4:	20000004 	.word	0x20000004
 8005eb8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005ebc:	4bc9      	ldr	r3, [pc, #804]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	2380      	movs	r3, #128	; 0x80
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	d0e0      	beq.n	8005e8a <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ec8:	4bc6      	ldr	r3, [pc, #792]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	4ac6      	ldr	r2, [pc, #792]	; (80061e8 <HAL_RCC_OscConfig+0x684>)
 8005ece:	4013      	ands	r3, r2
 8005ed0:	0019      	movs	r1, r3
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a1a      	ldr	r2, [r3, #32]
 8005ed6:	4bc3      	ldr	r3, [pc, #780]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005ed8:	430a      	orrs	r2, r1
 8005eda:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005edc:	4bc1      	ldr	r3, [pc, #772]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	021b      	lsls	r3, r3, #8
 8005ee2:	0a19      	lsrs	r1, r3, #8
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	69db      	ldr	r3, [r3, #28]
 8005ee8:	061a      	lsls	r2, r3, #24
 8005eea:	4bbe      	ldr	r3, [pc, #760]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005eec:	430a      	orrs	r2, r1
 8005eee:	605a      	str	r2, [r3, #4]
 8005ef0:	e019      	b.n	8005f26 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005ef2:	4bbc      	ldr	r3, [pc, #752]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	4bbb      	ldr	r3, [pc, #748]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005ef8:	49bc      	ldr	r1, [pc, #752]	; (80061ec <HAL_RCC_OscConfig+0x688>)
 8005efa:	400a      	ands	r2, r1
 8005efc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005efe:	f7fe fea5 	bl	8004c4c <HAL_GetTick>
 8005f02:	0003      	movs	r3, r0
 8005f04:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005f06:	e008      	b.n	8005f1a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005f08:	f7fe fea0 	bl	8004c4c <HAL_GetTick>
 8005f0c:	0002      	movs	r2, r0
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d901      	bls.n	8005f1a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e19a      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005f1a:	4bb2      	ldr	r3, [pc, #712]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	2380      	movs	r3, #128	; 0x80
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	4013      	ands	r3, r2
 8005f24:	d1f0      	bne.n	8005f08 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	2208      	movs	r2, #8
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	d036      	beq.n	8005f9e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	695b      	ldr	r3, [r3, #20]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d019      	beq.n	8005f6c <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f38:	4baa      	ldr	r3, [pc, #680]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005f3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005f3c:	4ba9      	ldr	r3, [pc, #676]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005f3e:	2101      	movs	r1, #1
 8005f40:	430a      	orrs	r2, r1
 8005f42:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f44:	f7fe fe82 	bl	8004c4c <HAL_GetTick>
 8005f48:	0003      	movs	r3, r0
 8005f4a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005f4c:	e008      	b.n	8005f60 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f4e:	f7fe fe7d 	bl	8004c4c <HAL_GetTick>
 8005f52:	0002      	movs	r2, r0
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	1ad3      	subs	r3, r2, r3
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d901      	bls.n	8005f60 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e177      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005f60:	4ba0      	ldr	r3, [pc, #640]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005f62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f64:	2202      	movs	r2, #2
 8005f66:	4013      	ands	r3, r2
 8005f68:	d0f1      	beq.n	8005f4e <HAL_RCC_OscConfig+0x3ea>
 8005f6a:	e018      	b.n	8005f9e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f6c:	4b9d      	ldr	r3, [pc, #628]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005f6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005f70:	4b9c      	ldr	r3, [pc, #624]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005f72:	2101      	movs	r1, #1
 8005f74:	438a      	bics	r2, r1
 8005f76:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f78:	f7fe fe68 	bl	8004c4c <HAL_GetTick>
 8005f7c:	0003      	movs	r3, r0
 8005f7e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005f80:	e008      	b.n	8005f94 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f82:	f7fe fe63 	bl	8004c4c <HAL_GetTick>
 8005f86:	0002      	movs	r2, r0
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	2b02      	cmp	r3, #2
 8005f8e:	d901      	bls.n	8005f94 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8005f90:	2303      	movs	r3, #3
 8005f92:	e15d      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005f94:	4b93      	ldr	r3, [pc, #588]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005f96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f98:	2202      	movs	r2, #2
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	d1f1      	bne.n	8005f82 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2204      	movs	r2, #4
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	d100      	bne.n	8005faa <HAL_RCC_OscConfig+0x446>
 8005fa8:	e0ae      	b.n	8006108 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005faa:	2023      	movs	r0, #35	; 0x23
 8005fac:	183b      	adds	r3, r7, r0
 8005fae:	2200      	movs	r2, #0
 8005fb0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fb2:	4b8c      	ldr	r3, [pc, #560]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005fb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fb6:	2380      	movs	r3, #128	; 0x80
 8005fb8:	055b      	lsls	r3, r3, #21
 8005fba:	4013      	ands	r3, r2
 8005fbc:	d109      	bne.n	8005fd2 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fbe:	4b89      	ldr	r3, [pc, #548]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005fc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fc2:	4b88      	ldr	r3, [pc, #544]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8005fc4:	2180      	movs	r1, #128	; 0x80
 8005fc6:	0549      	lsls	r1, r1, #21
 8005fc8:	430a      	orrs	r2, r1
 8005fca:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005fcc:	183b      	adds	r3, r7, r0
 8005fce:	2201      	movs	r2, #1
 8005fd0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fd2:	4b87      	ldr	r3, [pc, #540]	; (80061f0 <HAL_RCC_OscConfig+0x68c>)
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	2380      	movs	r3, #128	; 0x80
 8005fd8:	005b      	lsls	r3, r3, #1
 8005fda:	4013      	ands	r3, r2
 8005fdc:	d11a      	bne.n	8006014 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fde:	4b84      	ldr	r3, [pc, #528]	; (80061f0 <HAL_RCC_OscConfig+0x68c>)
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	4b83      	ldr	r3, [pc, #524]	; (80061f0 <HAL_RCC_OscConfig+0x68c>)
 8005fe4:	2180      	movs	r1, #128	; 0x80
 8005fe6:	0049      	lsls	r1, r1, #1
 8005fe8:	430a      	orrs	r2, r1
 8005fea:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fec:	f7fe fe2e 	bl	8004c4c <HAL_GetTick>
 8005ff0:	0003      	movs	r3, r0
 8005ff2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ff4:	e008      	b.n	8006008 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ff6:	f7fe fe29 	bl	8004c4c <HAL_GetTick>
 8005ffa:	0002      	movs	r2, r0
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	2b64      	cmp	r3, #100	; 0x64
 8006002:	d901      	bls.n	8006008 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8006004:	2303      	movs	r3, #3
 8006006:	e123      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006008:	4b79      	ldr	r3, [pc, #484]	; (80061f0 <HAL_RCC_OscConfig+0x68c>)
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	2380      	movs	r3, #128	; 0x80
 800600e:	005b      	lsls	r3, r3, #1
 8006010:	4013      	ands	r3, r2
 8006012:	d0f0      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689a      	ldr	r2, [r3, #8]
 8006018:	2380      	movs	r3, #128	; 0x80
 800601a:	005b      	lsls	r3, r3, #1
 800601c:	429a      	cmp	r2, r3
 800601e:	d107      	bne.n	8006030 <HAL_RCC_OscConfig+0x4cc>
 8006020:	4b70      	ldr	r3, [pc, #448]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006022:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006024:	4b6f      	ldr	r3, [pc, #444]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006026:	2180      	movs	r1, #128	; 0x80
 8006028:	0049      	lsls	r1, r1, #1
 800602a:	430a      	orrs	r2, r1
 800602c:	651a      	str	r2, [r3, #80]	; 0x50
 800602e:	e031      	b.n	8006094 <HAL_RCC_OscConfig+0x530>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d10c      	bne.n	8006052 <HAL_RCC_OscConfig+0x4ee>
 8006038:	4b6a      	ldr	r3, [pc, #424]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 800603a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800603c:	4b69      	ldr	r3, [pc, #420]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 800603e:	496b      	ldr	r1, [pc, #428]	; (80061ec <HAL_RCC_OscConfig+0x688>)
 8006040:	400a      	ands	r2, r1
 8006042:	651a      	str	r2, [r3, #80]	; 0x50
 8006044:	4b67      	ldr	r3, [pc, #412]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006046:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006048:	4b66      	ldr	r3, [pc, #408]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 800604a:	496a      	ldr	r1, [pc, #424]	; (80061f4 <HAL_RCC_OscConfig+0x690>)
 800604c:	400a      	ands	r2, r1
 800604e:	651a      	str	r2, [r3, #80]	; 0x50
 8006050:	e020      	b.n	8006094 <HAL_RCC_OscConfig+0x530>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689a      	ldr	r2, [r3, #8]
 8006056:	23a0      	movs	r3, #160	; 0xa0
 8006058:	00db      	lsls	r3, r3, #3
 800605a:	429a      	cmp	r2, r3
 800605c:	d10e      	bne.n	800607c <HAL_RCC_OscConfig+0x518>
 800605e:	4b61      	ldr	r3, [pc, #388]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006060:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006062:	4b60      	ldr	r3, [pc, #384]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006064:	2180      	movs	r1, #128	; 0x80
 8006066:	00c9      	lsls	r1, r1, #3
 8006068:	430a      	orrs	r2, r1
 800606a:	651a      	str	r2, [r3, #80]	; 0x50
 800606c:	4b5d      	ldr	r3, [pc, #372]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 800606e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006070:	4b5c      	ldr	r3, [pc, #368]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006072:	2180      	movs	r1, #128	; 0x80
 8006074:	0049      	lsls	r1, r1, #1
 8006076:	430a      	orrs	r2, r1
 8006078:	651a      	str	r2, [r3, #80]	; 0x50
 800607a:	e00b      	b.n	8006094 <HAL_RCC_OscConfig+0x530>
 800607c:	4b59      	ldr	r3, [pc, #356]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 800607e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006080:	4b58      	ldr	r3, [pc, #352]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006082:	495a      	ldr	r1, [pc, #360]	; (80061ec <HAL_RCC_OscConfig+0x688>)
 8006084:	400a      	ands	r2, r1
 8006086:	651a      	str	r2, [r3, #80]	; 0x50
 8006088:	4b56      	ldr	r3, [pc, #344]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 800608a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800608c:	4b55      	ldr	r3, [pc, #340]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 800608e:	4959      	ldr	r1, [pc, #356]	; (80061f4 <HAL_RCC_OscConfig+0x690>)
 8006090:	400a      	ands	r2, r1
 8006092:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d015      	beq.n	80060c8 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800609c:	f7fe fdd6 	bl	8004c4c <HAL_GetTick>
 80060a0:	0003      	movs	r3, r0
 80060a2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80060a4:	e009      	b.n	80060ba <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060a6:	f7fe fdd1 	bl	8004c4c <HAL_GetTick>
 80060aa:	0002      	movs	r2, r0
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	1ad3      	subs	r3, r2, r3
 80060b0:	4a51      	ldr	r2, [pc, #324]	; (80061f8 <HAL_RCC_OscConfig+0x694>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d901      	bls.n	80060ba <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80060b6:	2303      	movs	r3, #3
 80060b8:	e0ca      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80060ba:	4b4a      	ldr	r3, [pc, #296]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 80060bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80060be:	2380      	movs	r3, #128	; 0x80
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	4013      	ands	r3, r2
 80060c4:	d0ef      	beq.n	80060a6 <HAL_RCC_OscConfig+0x542>
 80060c6:	e014      	b.n	80060f2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060c8:	f7fe fdc0 	bl	8004c4c <HAL_GetTick>
 80060cc:	0003      	movs	r3, r0
 80060ce:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80060d0:	e009      	b.n	80060e6 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060d2:	f7fe fdbb 	bl	8004c4c <HAL_GetTick>
 80060d6:	0002      	movs	r2, r0
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	1ad3      	subs	r3, r2, r3
 80060dc:	4a46      	ldr	r2, [pc, #280]	; (80061f8 <HAL_RCC_OscConfig+0x694>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d901      	bls.n	80060e6 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80060e2:	2303      	movs	r3, #3
 80060e4:	e0b4      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80060e6:	4b3f      	ldr	r3, [pc, #252]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 80060e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80060ea:	2380      	movs	r3, #128	; 0x80
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	4013      	ands	r3, r2
 80060f0:	d1ef      	bne.n	80060d2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80060f2:	2323      	movs	r3, #35	; 0x23
 80060f4:	18fb      	adds	r3, r7, r3
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d105      	bne.n	8006108 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060fc:	4b39      	ldr	r3, [pc, #228]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 80060fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006100:	4b38      	ldr	r3, [pc, #224]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006102:	493e      	ldr	r1, [pc, #248]	; (80061fc <HAL_RCC_OscConfig+0x698>)
 8006104:	400a      	ands	r2, r1
 8006106:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800610c:	2b00      	cmp	r3, #0
 800610e:	d100      	bne.n	8006112 <HAL_RCC_OscConfig+0x5ae>
 8006110:	e09d      	b.n	800624e <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	2b0c      	cmp	r3, #12
 8006116:	d100      	bne.n	800611a <HAL_RCC_OscConfig+0x5b6>
 8006118:	e076      	b.n	8006208 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800611e:	2b02      	cmp	r3, #2
 8006120:	d145      	bne.n	80061ae <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006122:	4b30      	ldr	r3, [pc, #192]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	4b2f      	ldr	r3, [pc, #188]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006128:	4935      	ldr	r1, [pc, #212]	; (8006200 <HAL_RCC_OscConfig+0x69c>)
 800612a:	400a      	ands	r2, r1
 800612c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800612e:	f7fe fd8d 	bl	8004c4c <HAL_GetTick>
 8006132:	0003      	movs	r3, r0
 8006134:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006136:	e008      	b.n	800614a <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006138:	f7fe fd88 	bl	8004c4c <HAL_GetTick>
 800613c:	0002      	movs	r2, r0
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	2b02      	cmp	r3, #2
 8006144:	d901      	bls.n	800614a <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e082      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800614a:	4b26      	ldr	r3, [pc, #152]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	2380      	movs	r3, #128	; 0x80
 8006150:	049b      	lsls	r3, r3, #18
 8006152:	4013      	ands	r3, r2
 8006154:	d1f0      	bne.n	8006138 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006156:	4b23      	ldr	r3, [pc, #140]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	4a2a      	ldr	r2, [pc, #168]	; (8006204 <HAL_RCC_OscConfig+0x6a0>)
 800615c:	4013      	ands	r3, r2
 800615e:	0019      	movs	r1, r3
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006168:	431a      	orrs	r2, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616e:	431a      	orrs	r2, r3
 8006170:	4b1c      	ldr	r3, [pc, #112]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006172:	430a      	orrs	r2, r1
 8006174:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006176:	4b1b      	ldr	r3, [pc, #108]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	4b1a      	ldr	r3, [pc, #104]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 800617c:	2180      	movs	r1, #128	; 0x80
 800617e:	0449      	lsls	r1, r1, #17
 8006180:	430a      	orrs	r2, r1
 8006182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006184:	f7fe fd62 	bl	8004c4c <HAL_GetTick>
 8006188:	0003      	movs	r3, r0
 800618a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800618c:	e008      	b.n	80061a0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800618e:	f7fe fd5d 	bl	8004c4c <HAL_GetTick>
 8006192:	0002      	movs	r2, r0
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	1ad3      	subs	r3, r2, r3
 8006198:	2b02      	cmp	r3, #2
 800619a:	d901      	bls.n	80061a0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800619c:	2303      	movs	r3, #3
 800619e:	e057      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80061a0:	4b10      	ldr	r3, [pc, #64]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	2380      	movs	r3, #128	; 0x80
 80061a6:	049b      	lsls	r3, r3, #18
 80061a8:	4013      	ands	r3, r2
 80061aa:	d0f0      	beq.n	800618e <HAL_RCC_OscConfig+0x62a>
 80061ac:	e04f      	b.n	800624e <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061ae:	4b0d      	ldr	r3, [pc, #52]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	4b0c      	ldr	r3, [pc, #48]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 80061b4:	4912      	ldr	r1, [pc, #72]	; (8006200 <HAL_RCC_OscConfig+0x69c>)
 80061b6:	400a      	ands	r2, r1
 80061b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061ba:	f7fe fd47 	bl	8004c4c <HAL_GetTick>
 80061be:	0003      	movs	r3, r0
 80061c0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80061c2:	e008      	b.n	80061d6 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061c4:	f7fe fd42 	bl	8004c4c <HAL_GetTick>
 80061c8:	0002      	movs	r2, r0
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	1ad3      	subs	r3, r2, r3
 80061ce:	2b02      	cmp	r3, #2
 80061d0:	d901      	bls.n	80061d6 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e03c      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80061d6:	4b03      	ldr	r3, [pc, #12]	; (80061e4 <HAL_RCC_OscConfig+0x680>)
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	2380      	movs	r3, #128	; 0x80
 80061dc:	049b      	lsls	r3, r3, #18
 80061de:	4013      	ands	r3, r2
 80061e0:	d1f0      	bne.n	80061c4 <HAL_RCC_OscConfig+0x660>
 80061e2:	e034      	b.n	800624e <HAL_RCC_OscConfig+0x6ea>
 80061e4:	40021000 	.word	0x40021000
 80061e8:	ffff1fff 	.word	0xffff1fff
 80061ec:	fffffeff 	.word	0xfffffeff
 80061f0:	40007000 	.word	0x40007000
 80061f4:	fffffbff 	.word	0xfffffbff
 80061f8:	00001388 	.word	0x00001388
 80061fc:	efffffff 	.word	0xefffffff
 8006200:	feffffff 	.word	0xfeffffff
 8006204:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800620c:	2b01      	cmp	r3, #1
 800620e:	d101      	bne.n	8006214 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e01d      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006214:	4b10      	ldr	r3, [pc, #64]	; (8006258 <HAL_RCC_OscConfig+0x6f4>)
 8006216:	68db      	ldr	r3, [r3, #12]
 8006218:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800621a:	69ba      	ldr	r2, [r7, #24]
 800621c:	2380      	movs	r3, #128	; 0x80
 800621e:	025b      	lsls	r3, r3, #9
 8006220:	401a      	ands	r2, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006226:	429a      	cmp	r2, r3
 8006228:	d10f      	bne.n	800624a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800622a:	69ba      	ldr	r2, [r7, #24]
 800622c:	23f0      	movs	r3, #240	; 0xf0
 800622e:	039b      	lsls	r3, r3, #14
 8006230:	401a      	ands	r2, r3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006236:	429a      	cmp	r2, r3
 8006238:	d107      	bne.n	800624a <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800623a:	69ba      	ldr	r2, [r7, #24]
 800623c:	23c0      	movs	r3, #192	; 0xc0
 800623e:	041b      	lsls	r3, r3, #16
 8006240:	401a      	ands	r2, r3
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006246:	429a      	cmp	r2, r3
 8006248:	d001      	beq.n	800624e <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e000      	b.n	8006250 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 800624e:	2300      	movs	r3, #0
}
 8006250:	0018      	movs	r0, r3
 8006252:	46bd      	mov	sp, r7
 8006254:	b00a      	add	sp, #40	; 0x28
 8006256:	bdb0      	pop	{r4, r5, r7, pc}
 8006258:	40021000 	.word	0x40021000

0800625c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800625c:	b5b0      	push	{r4, r5, r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d101      	bne.n	8006270 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	e128      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006270:	4b96      	ldr	r3, [pc, #600]	; (80064cc <HAL_RCC_ClockConfig+0x270>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2201      	movs	r2, #1
 8006276:	4013      	ands	r3, r2
 8006278:	683a      	ldr	r2, [r7, #0]
 800627a:	429a      	cmp	r2, r3
 800627c:	d91e      	bls.n	80062bc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800627e:	4b93      	ldr	r3, [pc, #588]	; (80064cc <HAL_RCC_ClockConfig+0x270>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2201      	movs	r2, #1
 8006284:	4393      	bics	r3, r2
 8006286:	0019      	movs	r1, r3
 8006288:	4b90      	ldr	r3, [pc, #576]	; (80064cc <HAL_RCC_ClockConfig+0x270>)
 800628a:	683a      	ldr	r2, [r7, #0]
 800628c:	430a      	orrs	r2, r1
 800628e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006290:	f7fe fcdc 	bl	8004c4c <HAL_GetTick>
 8006294:	0003      	movs	r3, r0
 8006296:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006298:	e009      	b.n	80062ae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800629a:	f7fe fcd7 	bl	8004c4c <HAL_GetTick>
 800629e:	0002      	movs	r2, r0
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	4a8a      	ldr	r2, [pc, #552]	; (80064d0 <HAL_RCC_ClockConfig+0x274>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d901      	bls.n	80062ae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e109      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ae:	4b87      	ldr	r3, [pc, #540]	; (80064cc <HAL_RCC_ClockConfig+0x270>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2201      	movs	r2, #1
 80062b4:	4013      	ands	r3, r2
 80062b6:	683a      	ldr	r2, [r7, #0]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d1ee      	bne.n	800629a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2202      	movs	r2, #2
 80062c2:	4013      	ands	r3, r2
 80062c4:	d009      	beq.n	80062da <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062c6:	4b83      	ldr	r3, [pc, #524]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	22f0      	movs	r2, #240	; 0xf0
 80062cc:	4393      	bics	r3, r2
 80062ce:	0019      	movs	r1, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	689a      	ldr	r2, [r3, #8]
 80062d4:	4b7f      	ldr	r3, [pc, #508]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 80062d6:	430a      	orrs	r2, r1
 80062d8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	2201      	movs	r2, #1
 80062e0:	4013      	ands	r3, r2
 80062e2:	d100      	bne.n	80062e6 <HAL_RCC_ClockConfig+0x8a>
 80062e4:	e089      	b.n	80063fa <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d107      	bne.n	80062fe <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80062ee:	4b79      	ldr	r3, [pc, #484]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	2380      	movs	r3, #128	; 0x80
 80062f4:	029b      	lsls	r3, r3, #10
 80062f6:	4013      	ands	r3, r2
 80062f8:	d120      	bne.n	800633c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e0e1      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	2b03      	cmp	r3, #3
 8006304:	d107      	bne.n	8006316 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006306:	4b73      	ldr	r3, [pc, #460]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	2380      	movs	r3, #128	; 0x80
 800630c:	049b      	lsls	r3, r3, #18
 800630e:	4013      	ands	r3, r2
 8006310:	d114      	bne.n	800633c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e0d5      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	2b01      	cmp	r3, #1
 800631c:	d106      	bne.n	800632c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800631e:	4b6d      	ldr	r3, [pc, #436]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2204      	movs	r2, #4
 8006324:	4013      	ands	r3, r2
 8006326:	d109      	bne.n	800633c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e0ca      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800632c:	4b69      	ldr	r3, [pc, #420]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	2380      	movs	r3, #128	; 0x80
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	4013      	ands	r3, r2
 8006336:	d101      	bne.n	800633c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e0c2      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800633c:	4b65      	ldr	r3, [pc, #404]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	2203      	movs	r2, #3
 8006342:	4393      	bics	r3, r2
 8006344:	0019      	movs	r1, r3
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685a      	ldr	r2, [r3, #4]
 800634a:	4b62      	ldr	r3, [pc, #392]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 800634c:	430a      	orrs	r2, r1
 800634e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006350:	f7fe fc7c 	bl	8004c4c <HAL_GetTick>
 8006354:	0003      	movs	r3, r0
 8006356:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	2b02      	cmp	r3, #2
 800635e:	d111      	bne.n	8006384 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006360:	e009      	b.n	8006376 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006362:	f7fe fc73 	bl	8004c4c <HAL_GetTick>
 8006366:	0002      	movs	r2, r0
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	4a58      	ldr	r2, [pc, #352]	; (80064d0 <HAL_RCC_ClockConfig+0x274>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d901      	bls.n	8006376 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8006372:	2303      	movs	r3, #3
 8006374:	e0a5      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006376:	4b57      	ldr	r3, [pc, #348]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	220c      	movs	r2, #12
 800637c:	4013      	ands	r3, r2
 800637e:	2b08      	cmp	r3, #8
 8006380:	d1ef      	bne.n	8006362 <HAL_RCC_ClockConfig+0x106>
 8006382:	e03a      	b.n	80063fa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	2b03      	cmp	r3, #3
 800638a:	d111      	bne.n	80063b0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800638c:	e009      	b.n	80063a2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800638e:	f7fe fc5d 	bl	8004c4c <HAL_GetTick>
 8006392:	0002      	movs	r2, r0
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	1ad3      	subs	r3, r2, r3
 8006398:	4a4d      	ldr	r2, [pc, #308]	; (80064d0 <HAL_RCC_ClockConfig+0x274>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d901      	bls.n	80063a2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800639e:	2303      	movs	r3, #3
 80063a0:	e08f      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80063a2:	4b4c      	ldr	r3, [pc, #304]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	220c      	movs	r2, #12
 80063a8:	4013      	ands	r3, r2
 80063aa:	2b0c      	cmp	r3, #12
 80063ac:	d1ef      	bne.n	800638e <HAL_RCC_ClockConfig+0x132>
 80063ae:	e024      	b.n	80063fa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d11b      	bne.n	80063f0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80063b8:	e009      	b.n	80063ce <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063ba:	f7fe fc47 	bl	8004c4c <HAL_GetTick>
 80063be:	0002      	movs	r2, r0
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	4a42      	ldr	r2, [pc, #264]	; (80064d0 <HAL_RCC_ClockConfig+0x274>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d901      	bls.n	80063ce <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80063ca:	2303      	movs	r3, #3
 80063cc:	e079      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80063ce:	4b41      	ldr	r3, [pc, #260]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	220c      	movs	r2, #12
 80063d4:	4013      	ands	r3, r2
 80063d6:	2b04      	cmp	r3, #4
 80063d8:	d1ef      	bne.n	80063ba <HAL_RCC_ClockConfig+0x15e>
 80063da:	e00e      	b.n	80063fa <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063dc:	f7fe fc36 	bl	8004c4c <HAL_GetTick>
 80063e0:	0002      	movs	r2, r0
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	4a3a      	ldr	r2, [pc, #232]	; (80064d0 <HAL_RCC_ClockConfig+0x274>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d901      	bls.n	80063f0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	e068      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80063f0:	4b38      	ldr	r3, [pc, #224]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	220c      	movs	r2, #12
 80063f6:	4013      	ands	r3, r2
 80063f8:	d1f0      	bne.n	80063dc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063fa:	4b34      	ldr	r3, [pc, #208]	; (80064cc <HAL_RCC_ClockConfig+0x270>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	2201      	movs	r2, #1
 8006400:	4013      	ands	r3, r2
 8006402:	683a      	ldr	r2, [r7, #0]
 8006404:	429a      	cmp	r2, r3
 8006406:	d21e      	bcs.n	8006446 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006408:	4b30      	ldr	r3, [pc, #192]	; (80064cc <HAL_RCC_ClockConfig+0x270>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2201      	movs	r2, #1
 800640e:	4393      	bics	r3, r2
 8006410:	0019      	movs	r1, r3
 8006412:	4b2e      	ldr	r3, [pc, #184]	; (80064cc <HAL_RCC_ClockConfig+0x270>)
 8006414:	683a      	ldr	r2, [r7, #0]
 8006416:	430a      	orrs	r2, r1
 8006418:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800641a:	f7fe fc17 	bl	8004c4c <HAL_GetTick>
 800641e:	0003      	movs	r3, r0
 8006420:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006422:	e009      	b.n	8006438 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006424:	f7fe fc12 	bl	8004c4c <HAL_GetTick>
 8006428:	0002      	movs	r2, r0
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	4a28      	ldr	r2, [pc, #160]	; (80064d0 <HAL_RCC_ClockConfig+0x274>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d901      	bls.n	8006438 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8006434:	2303      	movs	r3, #3
 8006436:	e044      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006438:	4b24      	ldr	r3, [pc, #144]	; (80064cc <HAL_RCC_ClockConfig+0x270>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2201      	movs	r2, #1
 800643e:	4013      	ands	r3, r2
 8006440:	683a      	ldr	r2, [r7, #0]
 8006442:	429a      	cmp	r2, r3
 8006444:	d1ee      	bne.n	8006424 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2204      	movs	r2, #4
 800644c:	4013      	ands	r3, r2
 800644e:	d009      	beq.n	8006464 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006450:	4b20      	ldr	r3, [pc, #128]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	4a20      	ldr	r2, [pc, #128]	; (80064d8 <HAL_RCC_ClockConfig+0x27c>)
 8006456:	4013      	ands	r3, r2
 8006458:	0019      	movs	r1, r3
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	68da      	ldr	r2, [r3, #12]
 800645e:	4b1d      	ldr	r3, [pc, #116]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 8006460:	430a      	orrs	r2, r1
 8006462:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2208      	movs	r2, #8
 800646a:	4013      	ands	r3, r2
 800646c:	d00a      	beq.n	8006484 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800646e:	4b19      	ldr	r3, [pc, #100]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	4a1a      	ldr	r2, [pc, #104]	; (80064dc <HAL_RCC_ClockConfig+0x280>)
 8006474:	4013      	ands	r3, r2
 8006476:	0019      	movs	r1, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	691b      	ldr	r3, [r3, #16]
 800647c:	00da      	lsls	r2, r3, #3
 800647e:	4b15      	ldr	r3, [pc, #84]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 8006480:	430a      	orrs	r2, r1
 8006482:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006484:	f000 f832 	bl	80064ec <HAL_RCC_GetSysClockFreq>
 8006488:	0001      	movs	r1, r0
 800648a:	4b12      	ldr	r3, [pc, #72]	; (80064d4 <HAL_RCC_ClockConfig+0x278>)
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	091b      	lsrs	r3, r3, #4
 8006490:	220f      	movs	r2, #15
 8006492:	4013      	ands	r3, r2
 8006494:	4a12      	ldr	r2, [pc, #72]	; (80064e0 <HAL_RCC_ClockConfig+0x284>)
 8006496:	5cd3      	ldrb	r3, [r2, r3]
 8006498:	000a      	movs	r2, r1
 800649a:	40da      	lsrs	r2, r3
 800649c:	4b11      	ldr	r3, [pc, #68]	; (80064e4 <HAL_RCC_ClockConfig+0x288>)
 800649e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80064a0:	4b11      	ldr	r3, [pc, #68]	; (80064e8 <HAL_RCC_ClockConfig+0x28c>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	250b      	movs	r5, #11
 80064a6:	197c      	adds	r4, r7, r5
 80064a8:	0018      	movs	r0, r3
 80064aa:	f7fe fb89 	bl	8004bc0 <HAL_InitTick>
 80064ae:	0003      	movs	r3, r0
 80064b0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80064b2:	197b      	adds	r3, r7, r5
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d002      	beq.n	80064c0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80064ba:	197b      	adds	r3, r7, r5
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	e000      	b.n	80064c2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80064c0:	2300      	movs	r3, #0
}
 80064c2:	0018      	movs	r0, r3
 80064c4:	46bd      	mov	sp, r7
 80064c6:	b004      	add	sp, #16
 80064c8:	bdb0      	pop	{r4, r5, r7, pc}
 80064ca:	46c0      	nop			; (mov r8, r8)
 80064cc:	40022000 	.word	0x40022000
 80064d0:	00001388 	.word	0x00001388
 80064d4:	40021000 	.word	0x40021000
 80064d8:	fffff8ff 	.word	0xfffff8ff
 80064dc:	ffffc7ff 	.word	0xffffc7ff
 80064e0:	0800bbb8 	.word	0x0800bbb8
 80064e4:	20000000 	.word	0x20000000
 80064e8:	20000004 	.word	0x20000004

080064ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80064ec:	b5b0      	push	{r4, r5, r7, lr}
 80064ee:	b08e      	sub	sp, #56	; 0x38
 80064f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80064f2:	4b4c      	ldr	r3, [pc, #304]	; (8006624 <HAL_RCC_GetSysClockFreq+0x138>)
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80064f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064fa:	230c      	movs	r3, #12
 80064fc:	4013      	ands	r3, r2
 80064fe:	2b0c      	cmp	r3, #12
 8006500:	d014      	beq.n	800652c <HAL_RCC_GetSysClockFreq+0x40>
 8006502:	d900      	bls.n	8006506 <HAL_RCC_GetSysClockFreq+0x1a>
 8006504:	e07b      	b.n	80065fe <HAL_RCC_GetSysClockFreq+0x112>
 8006506:	2b04      	cmp	r3, #4
 8006508:	d002      	beq.n	8006510 <HAL_RCC_GetSysClockFreq+0x24>
 800650a:	2b08      	cmp	r3, #8
 800650c:	d00b      	beq.n	8006526 <HAL_RCC_GetSysClockFreq+0x3a>
 800650e:	e076      	b.n	80065fe <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006510:	4b44      	ldr	r3, [pc, #272]	; (8006624 <HAL_RCC_GetSysClockFreq+0x138>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2210      	movs	r2, #16
 8006516:	4013      	ands	r3, r2
 8006518:	d002      	beq.n	8006520 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800651a:	4b43      	ldr	r3, [pc, #268]	; (8006628 <HAL_RCC_GetSysClockFreq+0x13c>)
 800651c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800651e:	e07c      	b.n	800661a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8006520:	4b42      	ldr	r3, [pc, #264]	; (800662c <HAL_RCC_GetSysClockFreq+0x140>)
 8006522:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006524:	e079      	b.n	800661a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006526:	4b42      	ldr	r3, [pc, #264]	; (8006630 <HAL_RCC_GetSysClockFreq+0x144>)
 8006528:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800652a:	e076      	b.n	800661a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800652c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800652e:	0c9a      	lsrs	r2, r3, #18
 8006530:	230f      	movs	r3, #15
 8006532:	401a      	ands	r2, r3
 8006534:	4b3f      	ldr	r3, [pc, #252]	; (8006634 <HAL_RCC_GetSysClockFreq+0x148>)
 8006536:	5c9b      	ldrb	r3, [r3, r2]
 8006538:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800653a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800653c:	0d9a      	lsrs	r2, r3, #22
 800653e:	2303      	movs	r3, #3
 8006540:	4013      	ands	r3, r2
 8006542:	3301      	adds	r3, #1
 8006544:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006546:	4b37      	ldr	r3, [pc, #220]	; (8006624 <HAL_RCC_GetSysClockFreq+0x138>)
 8006548:	68da      	ldr	r2, [r3, #12]
 800654a:	2380      	movs	r3, #128	; 0x80
 800654c:	025b      	lsls	r3, r3, #9
 800654e:	4013      	ands	r3, r2
 8006550:	d01a      	beq.n	8006588 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006554:	61bb      	str	r3, [r7, #24]
 8006556:	2300      	movs	r3, #0
 8006558:	61fb      	str	r3, [r7, #28]
 800655a:	4a35      	ldr	r2, [pc, #212]	; (8006630 <HAL_RCC_GetSysClockFreq+0x144>)
 800655c:	2300      	movs	r3, #0
 800655e:	69b8      	ldr	r0, [r7, #24]
 8006560:	69f9      	ldr	r1, [r7, #28]
 8006562:	f7f9 fffb 	bl	800055c <__aeabi_lmul>
 8006566:	0002      	movs	r2, r0
 8006568:	000b      	movs	r3, r1
 800656a:	0010      	movs	r0, r2
 800656c:	0019      	movs	r1, r3
 800656e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006570:	613b      	str	r3, [r7, #16]
 8006572:	2300      	movs	r3, #0
 8006574:	617b      	str	r3, [r7, #20]
 8006576:	693a      	ldr	r2, [r7, #16]
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	f7f9 ffcf 	bl	800051c <__aeabi_uldivmod>
 800657e:	0002      	movs	r2, r0
 8006580:	000b      	movs	r3, r1
 8006582:	0013      	movs	r3, r2
 8006584:	637b      	str	r3, [r7, #52]	; 0x34
 8006586:	e037      	b.n	80065f8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006588:	4b26      	ldr	r3, [pc, #152]	; (8006624 <HAL_RCC_GetSysClockFreq+0x138>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2210      	movs	r2, #16
 800658e:	4013      	ands	r3, r2
 8006590:	d01a      	beq.n	80065c8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8006592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006594:	60bb      	str	r3, [r7, #8]
 8006596:	2300      	movs	r3, #0
 8006598:	60fb      	str	r3, [r7, #12]
 800659a:	4a23      	ldr	r2, [pc, #140]	; (8006628 <HAL_RCC_GetSysClockFreq+0x13c>)
 800659c:	2300      	movs	r3, #0
 800659e:	68b8      	ldr	r0, [r7, #8]
 80065a0:	68f9      	ldr	r1, [r7, #12]
 80065a2:	f7f9 ffdb 	bl	800055c <__aeabi_lmul>
 80065a6:	0002      	movs	r2, r0
 80065a8:	000b      	movs	r3, r1
 80065aa:	0010      	movs	r0, r2
 80065ac:	0019      	movs	r1, r3
 80065ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b0:	603b      	str	r3, [r7, #0]
 80065b2:	2300      	movs	r3, #0
 80065b4:	607b      	str	r3, [r7, #4]
 80065b6:	683a      	ldr	r2, [r7, #0]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f7f9 ffaf 	bl	800051c <__aeabi_uldivmod>
 80065be:	0002      	movs	r2, r0
 80065c0:	000b      	movs	r3, r1
 80065c2:	0013      	movs	r3, r2
 80065c4:	637b      	str	r3, [r7, #52]	; 0x34
 80065c6:	e017      	b.n	80065f8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80065c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ca:	0018      	movs	r0, r3
 80065cc:	2300      	movs	r3, #0
 80065ce:	0019      	movs	r1, r3
 80065d0:	4a16      	ldr	r2, [pc, #88]	; (800662c <HAL_RCC_GetSysClockFreq+0x140>)
 80065d2:	2300      	movs	r3, #0
 80065d4:	f7f9 ffc2 	bl	800055c <__aeabi_lmul>
 80065d8:	0002      	movs	r2, r0
 80065da:	000b      	movs	r3, r1
 80065dc:	0010      	movs	r0, r2
 80065de:	0019      	movs	r1, r3
 80065e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e2:	001c      	movs	r4, r3
 80065e4:	2300      	movs	r3, #0
 80065e6:	001d      	movs	r5, r3
 80065e8:	0022      	movs	r2, r4
 80065ea:	002b      	movs	r3, r5
 80065ec:	f7f9 ff96 	bl	800051c <__aeabi_uldivmod>
 80065f0:	0002      	movs	r2, r0
 80065f2:	000b      	movs	r3, r1
 80065f4:	0013      	movs	r3, r2
 80065f6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80065f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065fa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80065fc:	e00d      	b.n	800661a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80065fe:	4b09      	ldr	r3, [pc, #36]	; (8006624 <HAL_RCC_GetSysClockFreq+0x138>)
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	0b5b      	lsrs	r3, r3, #13
 8006604:	2207      	movs	r2, #7
 8006606:	4013      	ands	r3, r2
 8006608:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800660a:	6a3b      	ldr	r3, [r7, #32]
 800660c:	3301      	adds	r3, #1
 800660e:	2280      	movs	r2, #128	; 0x80
 8006610:	0212      	lsls	r2, r2, #8
 8006612:	409a      	lsls	r2, r3
 8006614:	0013      	movs	r3, r2
 8006616:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006618:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800661a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800661c:	0018      	movs	r0, r3
 800661e:	46bd      	mov	sp, r7
 8006620:	b00e      	add	sp, #56	; 0x38
 8006622:	bdb0      	pop	{r4, r5, r7, pc}
 8006624:	40021000 	.word	0x40021000
 8006628:	003d0900 	.word	0x003d0900
 800662c:	00f42400 	.word	0x00f42400
 8006630:	007a1200 	.word	0x007a1200
 8006634:	0800bbd0 	.word	0x0800bbd0

08006638 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800663c:	4b02      	ldr	r3, [pc, #8]	; (8006648 <HAL_RCC_GetHCLKFreq+0x10>)
 800663e:	681b      	ldr	r3, [r3, #0]
}
 8006640:	0018      	movs	r0, r3
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	46c0      	nop			; (mov r8, r8)
 8006648:	20000000 	.word	0x20000000

0800664c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006650:	f7ff fff2 	bl	8006638 <HAL_RCC_GetHCLKFreq>
 8006654:	0001      	movs	r1, r0
 8006656:	4b06      	ldr	r3, [pc, #24]	; (8006670 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006658:	68db      	ldr	r3, [r3, #12]
 800665a:	0a1b      	lsrs	r3, r3, #8
 800665c:	2207      	movs	r2, #7
 800665e:	4013      	ands	r3, r2
 8006660:	4a04      	ldr	r2, [pc, #16]	; (8006674 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006662:	5cd3      	ldrb	r3, [r2, r3]
 8006664:	40d9      	lsrs	r1, r3
 8006666:	000b      	movs	r3, r1
}
 8006668:	0018      	movs	r0, r3
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	46c0      	nop			; (mov r8, r8)
 8006670:	40021000 	.word	0x40021000
 8006674:	0800bbc8 	.word	0x0800bbc8

08006678 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800667c:	f7ff ffdc 	bl	8006638 <HAL_RCC_GetHCLKFreq>
 8006680:	0001      	movs	r1, r0
 8006682:	4b06      	ldr	r3, [pc, #24]	; (800669c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	0adb      	lsrs	r3, r3, #11
 8006688:	2207      	movs	r2, #7
 800668a:	4013      	ands	r3, r2
 800668c:	4a04      	ldr	r2, [pc, #16]	; (80066a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800668e:	5cd3      	ldrb	r3, [r2, r3]
 8006690:	40d9      	lsrs	r1, r3
 8006692:	000b      	movs	r3, r1
}
 8006694:	0018      	movs	r0, r3
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	46c0      	nop			; (mov r8, r8)
 800669c:	40021000 	.word	0x40021000
 80066a0:	0800bbc8 	.word	0x0800bbc8

080066a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b082      	sub	sp, #8
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d101      	bne.n	80066b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e044      	b.n	8006740 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d107      	bne.n	80066ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2278      	movs	r2, #120	; 0x78
 80066c2:	2100      	movs	r1, #0
 80066c4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	0018      	movs	r0, r3
 80066ca:	f7fe f8f9 	bl	80048c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2224      	movs	r2, #36	; 0x24
 80066d2:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	2101      	movs	r1, #1
 80066e0:	438a      	bics	r2, r1
 80066e2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	0018      	movs	r0, r3
 80066e8:	f000 f8d0 	bl	800688c <UART_SetConfig>
 80066ec:	0003      	movs	r3, r0
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d101      	bne.n	80066f6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e024      	b.n	8006740 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d003      	beq.n	8006706 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	0018      	movs	r0, r3
 8006702:	f000 fb0d 	bl	8006d20 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	685a      	ldr	r2, [r3, #4]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	490d      	ldr	r1, [pc, #52]	; (8006748 <HAL_UART_Init+0xa4>)
 8006712:	400a      	ands	r2, r1
 8006714:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	689a      	ldr	r2, [r3, #8]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	212a      	movs	r1, #42	; 0x2a
 8006722:	438a      	bics	r2, r1
 8006724:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2101      	movs	r1, #1
 8006732:	430a      	orrs	r2, r1
 8006734:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	0018      	movs	r0, r3
 800673a:	f000 fba5 	bl	8006e88 <UART_CheckIdleState>
 800673e:	0003      	movs	r3, r0
}
 8006740:	0018      	movs	r0, r3
 8006742:	46bd      	mov	sp, r7
 8006744:	b002      	add	sp, #8
 8006746:	bd80      	pop	{r7, pc}
 8006748:	ffffb7ff 	.word	0xffffb7ff

0800674c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b08a      	sub	sp, #40	; 0x28
 8006750:	af02      	add	r7, sp, #8
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	603b      	str	r3, [r7, #0]
 8006758:	1dbb      	adds	r3, r7, #6
 800675a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006760:	2b20      	cmp	r3, #32
 8006762:	d000      	beq.n	8006766 <HAL_UART_Transmit+0x1a>
 8006764:	e08c      	b.n	8006880 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d003      	beq.n	8006774 <HAL_UART_Transmit+0x28>
 800676c:	1dbb      	adds	r3, r7, #6
 800676e:	881b      	ldrh	r3, [r3, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d101      	bne.n	8006778 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e084      	b.n	8006882 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	689a      	ldr	r2, [r3, #8]
 800677c:	2380      	movs	r3, #128	; 0x80
 800677e:	015b      	lsls	r3, r3, #5
 8006780:	429a      	cmp	r2, r3
 8006782:	d109      	bne.n	8006798 <HAL_UART_Transmit+0x4c>
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	691b      	ldr	r3, [r3, #16]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d105      	bne.n	8006798 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	2201      	movs	r2, #1
 8006790:	4013      	ands	r3, r2
 8006792:	d001      	beq.n	8006798 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e074      	b.n	8006882 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2284      	movs	r2, #132	; 0x84
 800679c:	2100      	movs	r1, #0
 800679e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2221      	movs	r2, #33	; 0x21
 80067a4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80067a6:	f7fe fa51 	bl	8004c4c <HAL_GetTick>
 80067aa:	0003      	movs	r3, r0
 80067ac:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	1dba      	adds	r2, r7, #6
 80067b2:	2150      	movs	r1, #80	; 0x50
 80067b4:	8812      	ldrh	r2, [r2, #0]
 80067b6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	1dba      	adds	r2, r7, #6
 80067bc:	2152      	movs	r1, #82	; 0x52
 80067be:	8812      	ldrh	r2, [r2, #0]
 80067c0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	689a      	ldr	r2, [r3, #8]
 80067c6:	2380      	movs	r3, #128	; 0x80
 80067c8:	015b      	lsls	r3, r3, #5
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d108      	bne.n	80067e0 <HAL_UART_Transmit+0x94>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d104      	bne.n	80067e0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80067d6:	2300      	movs	r3, #0
 80067d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	61bb      	str	r3, [r7, #24]
 80067de:	e003      	b.n	80067e8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80067e4:	2300      	movs	r3, #0
 80067e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80067e8:	e02f      	b.n	800684a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	68f8      	ldr	r0, [r7, #12]
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	9300      	str	r3, [sp, #0]
 80067f2:	0013      	movs	r3, r2
 80067f4:	2200      	movs	r2, #0
 80067f6:	2180      	movs	r1, #128	; 0x80
 80067f8:	f000 fbee 	bl	8006fd8 <UART_WaitOnFlagUntilTimeout>
 80067fc:	1e03      	subs	r3, r0, #0
 80067fe:	d004      	beq.n	800680a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2220      	movs	r2, #32
 8006804:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006806:	2303      	movs	r3, #3
 8006808:	e03b      	b.n	8006882 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d10b      	bne.n	8006828 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006810:	69bb      	ldr	r3, [r7, #24]
 8006812:	881b      	ldrh	r3, [r3, #0]
 8006814:	001a      	movs	r2, r3
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	05d2      	lsls	r2, r2, #23
 800681c:	0dd2      	lsrs	r2, r2, #23
 800681e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	3302      	adds	r3, #2
 8006824:	61bb      	str	r3, [r7, #24]
 8006826:	e007      	b.n	8006838 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	781a      	ldrb	r2, [r3, #0]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	3301      	adds	r3, #1
 8006836:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2252      	movs	r2, #82	; 0x52
 800683c:	5a9b      	ldrh	r3, [r3, r2]
 800683e:	b29b      	uxth	r3, r3
 8006840:	3b01      	subs	r3, #1
 8006842:	b299      	uxth	r1, r3
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2252      	movs	r2, #82	; 0x52
 8006848:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2252      	movs	r2, #82	; 0x52
 800684e:	5a9b      	ldrh	r3, [r3, r2]
 8006850:	b29b      	uxth	r3, r3
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1c9      	bne.n	80067ea <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006856:	697a      	ldr	r2, [r7, #20]
 8006858:	68f8      	ldr	r0, [r7, #12]
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	9300      	str	r3, [sp, #0]
 800685e:	0013      	movs	r3, r2
 8006860:	2200      	movs	r2, #0
 8006862:	2140      	movs	r1, #64	; 0x40
 8006864:	f000 fbb8 	bl	8006fd8 <UART_WaitOnFlagUntilTimeout>
 8006868:	1e03      	subs	r3, r0, #0
 800686a:	d004      	beq.n	8006876 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2220      	movs	r2, #32
 8006870:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006872:	2303      	movs	r3, #3
 8006874:	e005      	b.n	8006882 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2220      	movs	r2, #32
 800687a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800687c:	2300      	movs	r3, #0
 800687e:	e000      	b.n	8006882 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8006880:	2302      	movs	r3, #2
  }
}
 8006882:	0018      	movs	r0, r3
 8006884:	46bd      	mov	sp, r7
 8006886:	b008      	add	sp, #32
 8006888:	bd80      	pop	{r7, pc}
	...

0800688c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800688c:	b5b0      	push	{r4, r5, r7, lr}
 800688e:	b08e      	sub	sp, #56	; 0x38
 8006890:	af00      	add	r7, sp, #0
 8006892:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006894:	231a      	movs	r3, #26
 8006896:	2218      	movs	r2, #24
 8006898:	189b      	adds	r3, r3, r2
 800689a:	19db      	adds	r3, r3, r7
 800689c:	2200      	movs	r2, #0
 800689e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80068a0:	69fb      	ldr	r3, [r7, #28]
 80068a2:	689a      	ldr	r2, [r3, #8]
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	691b      	ldr	r3, [r3, #16]
 80068a8:	431a      	orrs	r2, r3
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	431a      	orrs	r2, r3
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	69db      	ldr	r3, [r3, #28]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4ab4      	ldr	r2, [pc, #720]	; (8006b90 <UART_SetConfig+0x304>)
 80068c0:	4013      	ands	r3, r2
 80068c2:	0019      	movs	r1, r3
 80068c4:	69fb      	ldr	r3, [r7, #28]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068ca:	430a      	orrs	r2, r1
 80068cc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	4aaf      	ldr	r2, [pc, #700]	; (8006b94 <UART_SetConfig+0x308>)
 80068d6:	4013      	ands	r3, r2
 80068d8:	0019      	movs	r1, r3
 80068da:	69fb      	ldr	r3, [r7, #28]
 80068dc:	68da      	ldr	r2, [r3, #12]
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4aa9      	ldr	r2, [pc, #676]	; (8006b98 <UART_SetConfig+0x30c>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d004      	beq.n	8006900 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	6a1b      	ldr	r3, [r3, #32]
 80068fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068fc:	4313      	orrs	r3, r2
 80068fe:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	4aa5      	ldr	r2, [pc, #660]	; (8006b9c <UART_SetConfig+0x310>)
 8006908:	4013      	ands	r3, r2
 800690a:	0019      	movs	r1, r3
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006912:	430a      	orrs	r2, r1
 8006914:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4aa1      	ldr	r2, [pc, #644]	; (8006ba0 <UART_SetConfig+0x314>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d131      	bne.n	8006984 <UART_SetConfig+0xf8>
 8006920:	4ba0      	ldr	r3, [pc, #640]	; (8006ba4 <UART_SetConfig+0x318>)
 8006922:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006924:	220c      	movs	r2, #12
 8006926:	4013      	ands	r3, r2
 8006928:	2b0c      	cmp	r3, #12
 800692a:	d01d      	beq.n	8006968 <UART_SetConfig+0xdc>
 800692c:	d823      	bhi.n	8006976 <UART_SetConfig+0xea>
 800692e:	2b08      	cmp	r3, #8
 8006930:	d00c      	beq.n	800694c <UART_SetConfig+0xc0>
 8006932:	d820      	bhi.n	8006976 <UART_SetConfig+0xea>
 8006934:	2b00      	cmp	r3, #0
 8006936:	d002      	beq.n	800693e <UART_SetConfig+0xb2>
 8006938:	2b04      	cmp	r3, #4
 800693a:	d00e      	beq.n	800695a <UART_SetConfig+0xce>
 800693c:	e01b      	b.n	8006976 <UART_SetConfig+0xea>
 800693e:	231b      	movs	r3, #27
 8006940:	2218      	movs	r2, #24
 8006942:	189b      	adds	r3, r3, r2
 8006944:	19db      	adds	r3, r3, r7
 8006946:	2200      	movs	r2, #0
 8006948:	701a      	strb	r2, [r3, #0]
 800694a:	e065      	b.n	8006a18 <UART_SetConfig+0x18c>
 800694c:	231b      	movs	r3, #27
 800694e:	2218      	movs	r2, #24
 8006950:	189b      	adds	r3, r3, r2
 8006952:	19db      	adds	r3, r3, r7
 8006954:	2202      	movs	r2, #2
 8006956:	701a      	strb	r2, [r3, #0]
 8006958:	e05e      	b.n	8006a18 <UART_SetConfig+0x18c>
 800695a:	231b      	movs	r3, #27
 800695c:	2218      	movs	r2, #24
 800695e:	189b      	adds	r3, r3, r2
 8006960:	19db      	adds	r3, r3, r7
 8006962:	2204      	movs	r2, #4
 8006964:	701a      	strb	r2, [r3, #0]
 8006966:	e057      	b.n	8006a18 <UART_SetConfig+0x18c>
 8006968:	231b      	movs	r3, #27
 800696a:	2218      	movs	r2, #24
 800696c:	189b      	adds	r3, r3, r2
 800696e:	19db      	adds	r3, r3, r7
 8006970:	2208      	movs	r2, #8
 8006972:	701a      	strb	r2, [r3, #0]
 8006974:	e050      	b.n	8006a18 <UART_SetConfig+0x18c>
 8006976:	231b      	movs	r3, #27
 8006978:	2218      	movs	r2, #24
 800697a:	189b      	adds	r3, r3, r2
 800697c:	19db      	adds	r3, r3, r7
 800697e:	2210      	movs	r2, #16
 8006980:	701a      	strb	r2, [r3, #0]
 8006982:	e049      	b.n	8006a18 <UART_SetConfig+0x18c>
 8006984:	69fb      	ldr	r3, [r7, #28]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a83      	ldr	r2, [pc, #524]	; (8006b98 <UART_SetConfig+0x30c>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d13e      	bne.n	8006a0c <UART_SetConfig+0x180>
 800698e:	4b85      	ldr	r3, [pc, #532]	; (8006ba4 <UART_SetConfig+0x318>)
 8006990:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006992:	23c0      	movs	r3, #192	; 0xc0
 8006994:	011b      	lsls	r3, r3, #4
 8006996:	4013      	ands	r3, r2
 8006998:	22c0      	movs	r2, #192	; 0xc0
 800699a:	0112      	lsls	r2, r2, #4
 800699c:	4293      	cmp	r3, r2
 800699e:	d027      	beq.n	80069f0 <UART_SetConfig+0x164>
 80069a0:	22c0      	movs	r2, #192	; 0xc0
 80069a2:	0112      	lsls	r2, r2, #4
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d82a      	bhi.n	80069fe <UART_SetConfig+0x172>
 80069a8:	2280      	movs	r2, #128	; 0x80
 80069aa:	0112      	lsls	r2, r2, #4
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d011      	beq.n	80069d4 <UART_SetConfig+0x148>
 80069b0:	2280      	movs	r2, #128	; 0x80
 80069b2:	0112      	lsls	r2, r2, #4
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d822      	bhi.n	80069fe <UART_SetConfig+0x172>
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d004      	beq.n	80069c6 <UART_SetConfig+0x13a>
 80069bc:	2280      	movs	r2, #128	; 0x80
 80069be:	00d2      	lsls	r2, r2, #3
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d00e      	beq.n	80069e2 <UART_SetConfig+0x156>
 80069c4:	e01b      	b.n	80069fe <UART_SetConfig+0x172>
 80069c6:	231b      	movs	r3, #27
 80069c8:	2218      	movs	r2, #24
 80069ca:	189b      	adds	r3, r3, r2
 80069cc:	19db      	adds	r3, r3, r7
 80069ce:	2200      	movs	r2, #0
 80069d0:	701a      	strb	r2, [r3, #0]
 80069d2:	e021      	b.n	8006a18 <UART_SetConfig+0x18c>
 80069d4:	231b      	movs	r3, #27
 80069d6:	2218      	movs	r2, #24
 80069d8:	189b      	adds	r3, r3, r2
 80069da:	19db      	adds	r3, r3, r7
 80069dc:	2202      	movs	r2, #2
 80069de:	701a      	strb	r2, [r3, #0]
 80069e0:	e01a      	b.n	8006a18 <UART_SetConfig+0x18c>
 80069e2:	231b      	movs	r3, #27
 80069e4:	2218      	movs	r2, #24
 80069e6:	189b      	adds	r3, r3, r2
 80069e8:	19db      	adds	r3, r3, r7
 80069ea:	2204      	movs	r2, #4
 80069ec:	701a      	strb	r2, [r3, #0]
 80069ee:	e013      	b.n	8006a18 <UART_SetConfig+0x18c>
 80069f0:	231b      	movs	r3, #27
 80069f2:	2218      	movs	r2, #24
 80069f4:	189b      	adds	r3, r3, r2
 80069f6:	19db      	adds	r3, r3, r7
 80069f8:	2208      	movs	r2, #8
 80069fa:	701a      	strb	r2, [r3, #0]
 80069fc:	e00c      	b.n	8006a18 <UART_SetConfig+0x18c>
 80069fe:	231b      	movs	r3, #27
 8006a00:	2218      	movs	r2, #24
 8006a02:	189b      	adds	r3, r3, r2
 8006a04:	19db      	adds	r3, r3, r7
 8006a06:	2210      	movs	r2, #16
 8006a08:	701a      	strb	r2, [r3, #0]
 8006a0a:	e005      	b.n	8006a18 <UART_SetConfig+0x18c>
 8006a0c:	231b      	movs	r3, #27
 8006a0e:	2218      	movs	r2, #24
 8006a10:	189b      	adds	r3, r3, r2
 8006a12:	19db      	adds	r3, r3, r7
 8006a14:	2210      	movs	r2, #16
 8006a16:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a18:	69fb      	ldr	r3, [r7, #28]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a5e      	ldr	r2, [pc, #376]	; (8006b98 <UART_SetConfig+0x30c>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d000      	beq.n	8006a24 <UART_SetConfig+0x198>
 8006a22:	e084      	b.n	8006b2e <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006a24:	231b      	movs	r3, #27
 8006a26:	2218      	movs	r2, #24
 8006a28:	189b      	adds	r3, r3, r2
 8006a2a:	19db      	adds	r3, r3, r7
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	2b08      	cmp	r3, #8
 8006a30:	d01d      	beq.n	8006a6e <UART_SetConfig+0x1e2>
 8006a32:	dc20      	bgt.n	8006a76 <UART_SetConfig+0x1ea>
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	d015      	beq.n	8006a64 <UART_SetConfig+0x1d8>
 8006a38:	dc1d      	bgt.n	8006a76 <UART_SetConfig+0x1ea>
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d002      	beq.n	8006a44 <UART_SetConfig+0x1b8>
 8006a3e:	2b02      	cmp	r3, #2
 8006a40:	d005      	beq.n	8006a4e <UART_SetConfig+0x1c2>
 8006a42:	e018      	b.n	8006a76 <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a44:	f7ff fe02 	bl	800664c <HAL_RCC_GetPCLK1Freq>
 8006a48:	0003      	movs	r3, r0
 8006a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a4c:	e01c      	b.n	8006a88 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a4e:	4b55      	ldr	r3, [pc, #340]	; (8006ba4 <UART_SetConfig+0x318>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	2210      	movs	r2, #16
 8006a54:	4013      	ands	r3, r2
 8006a56:	d002      	beq.n	8006a5e <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006a58:	4b53      	ldr	r3, [pc, #332]	; (8006ba8 <UART_SetConfig+0x31c>)
 8006a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006a5c:	e014      	b.n	8006a88 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8006a5e:	4b53      	ldr	r3, [pc, #332]	; (8006bac <UART_SetConfig+0x320>)
 8006a60:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a62:	e011      	b.n	8006a88 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a64:	f7ff fd42 	bl	80064ec <HAL_RCC_GetSysClockFreq>
 8006a68:	0003      	movs	r3, r0
 8006a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a6c:	e00c      	b.n	8006a88 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a6e:	2380      	movs	r3, #128	; 0x80
 8006a70:	021b      	lsls	r3, r3, #8
 8006a72:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006a74:	e008      	b.n	8006a88 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 8006a76:	2300      	movs	r3, #0
 8006a78:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006a7a:	231a      	movs	r3, #26
 8006a7c:	2218      	movs	r2, #24
 8006a7e:	189b      	adds	r3, r3, r2
 8006a80:	19db      	adds	r3, r3, r7
 8006a82:	2201      	movs	r2, #1
 8006a84:	701a      	strb	r2, [r3, #0]
        break;
 8006a86:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d100      	bne.n	8006a90 <UART_SetConfig+0x204>
 8006a8e:	e12f      	b.n	8006cf0 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006a90:	69fb      	ldr	r3, [r7, #28]
 8006a92:	685a      	ldr	r2, [r3, #4]
 8006a94:	0013      	movs	r3, r2
 8006a96:	005b      	lsls	r3, r3, #1
 8006a98:	189b      	adds	r3, r3, r2
 8006a9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d305      	bcc.n	8006aac <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006aa0:	69fb      	ldr	r3, [r7, #28]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006aa6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d906      	bls.n	8006aba <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 8006aac:	231a      	movs	r3, #26
 8006aae:	2218      	movs	r2, #24
 8006ab0:	189b      	adds	r3, r3, r2
 8006ab2:	19db      	adds	r3, r3, r7
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	701a      	strb	r2, [r3, #0]
 8006ab8:	e11a      	b.n	8006cf0 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006abc:	613b      	str	r3, [r7, #16]
 8006abe:	2300      	movs	r3, #0
 8006ac0:	617b      	str	r3, [r7, #20]
 8006ac2:	6939      	ldr	r1, [r7, #16]
 8006ac4:	697a      	ldr	r2, [r7, #20]
 8006ac6:	000b      	movs	r3, r1
 8006ac8:	0e1b      	lsrs	r3, r3, #24
 8006aca:	0010      	movs	r0, r2
 8006acc:	0205      	lsls	r5, r0, #8
 8006ace:	431d      	orrs	r5, r3
 8006ad0:	000b      	movs	r3, r1
 8006ad2:	021c      	lsls	r4, r3, #8
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	085b      	lsrs	r3, r3, #1
 8006ada:	60bb      	str	r3, [r7, #8]
 8006adc:	2300      	movs	r3, #0
 8006ade:	60fb      	str	r3, [r7, #12]
 8006ae0:	68b8      	ldr	r0, [r7, #8]
 8006ae2:	68f9      	ldr	r1, [r7, #12]
 8006ae4:	1900      	adds	r0, r0, r4
 8006ae6:	4169      	adcs	r1, r5
 8006ae8:	69fb      	ldr	r3, [r7, #28]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	603b      	str	r3, [r7, #0]
 8006aee:	2300      	movs	r3, #0
 8006af0:	607b      	str	r3, [r7, #4]
 8006af2:	683a      	ldr	r2, [r7, #0]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f7f9 fd11 	bl	800051c <__aeabi_uldivmod>
 8006afa:	0002      	movs	r2, r0
 8006afc:	000b      	movs	r3, r1
 8006afe:	0013      	movs	r3, r2
 8006b00:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b04:	23c0      	movs	r3, #192	; 0xc0
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d309      	bcc.n	8006b20 <UART_SetConfig+0x294>
 8006b0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b0e:	2380      	movs	r3, #128	; 0x80
 8006b10:	035b      	lsls	r3, r3, #13
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d204      	bcs.n	8006b20 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 8006b16:	69fb      	ldr	r3, [r7, #28]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b1c:	60da      	str	r2, [r3, #12]
 8006b1e:	e0e7      	b.n	8006cf0 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8006b20:	231a      	movs	r3, #26
 8006b22:	2218      	movs	r2, #24
 8006b24:	189b      	adds	r3, r3, r2
 8006b26:	19db      	adds	r3, r3, r7
 8006b28:	2201      	movs	r2, #1
 8006b2a:	701a      	strb	r2, [r3, #0]
 8006b2c:	e0e0      	b.n	8006cf0 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b2e:	69fb      	ldr	r3, [r7, #28]
 8006b30:	69da      	ldr	r2, [r3, #28]
 8006b32:	2380      	movs	r3, #128	; 0x80
 8006b34:	021b      	lsls	r3, r3, #8
 8006b36:	429a      	cmp	r2, r3
 8006b38:	d000      	beq.n	8006b3c <UART_SetConfig+0x2b0>
 8006b3a:	e082      	b.n	8006c42 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8006b3c:	231b      	movs	r3, #27
 8006b3e:	2218      	movs	r2, #24
 8006b40:	189b      	adds	r3, r3, r2
 8006b42:	19db      	adds	r3, r3, r7
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	2b08      	cmp	r3, #8
 8006b48:	d834      	bhi.n	8006bb4 <UART_SetConfig+0x328>
 8006b4a:	009a      	lsls	r2, r3, #2
 8006b4c:	4b18      	ldr	r3, [pc, #96]	; (8006bb0 <UART_SetConfig+0x324>)
 8006b4e:	18d3      	adds	r3, r2, r3
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b54:	f7ff fd7a 	bl	800664c <HAL_RCC_GetPCLK1Freq>
 8006b58:	0003      	movs	r3, r0
 8006b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006b5c:	e033      	b.n	8006bc6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b5e:	f7ff fd8b 	bl	8006678 <HAL_RCC_GetPCLK2Freq>
 8006b62:	0003      	movs	r3, r0
 8006b64:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006b66:	e02e      	b.n	8006bc6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b68:	4b0e      	ldr	r3, [pc, #56]	; (8006ba4 <UART_SetConfig+0x318>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	2210      	movs	r2, #16
 8006b6e:	4013      	ands	r3, r2
 8006b70:	d002      	beq.n	8006b78 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006b72:	4b0d      	ldr	r3, [pc, #52]	; (8006ba8 <UART_SetConfig+0x31c>)
 8006b74:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006b76:	e026      	b.n	8006bc6 <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 8006b78:	4b0c      	ldr	r3, [pc, #48]	; (8006bac <UART_SetConfig+0x320>)
 8006b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006b7c:	e023      	b.n	8006bc6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b7e:	f7ff fcb5 	bl	80064ec <HAL_RCC_GetSysClockFreq>
 8006b82:	0003      	movs	r3, r0
 8006b84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006b86:	e01e      	b.n	8006bc6 <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b88:	2380      	movs	r3, #128	; 0x80
 8006b8a:	021b      	lsls	r3, r3, #8
 8006b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006b8e:	e01a      	b.n	8006bc6 <UART_SetConfig+0x33a>
 8006b90:	efff69f3 	.word	0xefff69f3
 8006b94:	ffffcfff 	.word	0xffffcfff
 8006b98:	40004800 	.word	0x40004800
 8006b9c:	fffff4ff 	.word	0xfffff4ff
 8006ba0:	40004400 	.word	0x40004400
 8006ba4:	40021000 	.word	0x40021000
 8006ba8:	003d0900 	.word	0x003d0900
 8006bac:	00f42400 	.word	0x00f42400
 8006bb0:	0800bbdc 	.word	0x0800bbdc
      default:
        pclk = 0U;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006bb8:	231a      	movs	r3, #26
 8006bba:	2218      	movs	r2, #24
 8006bbc:	189b      	adds	r3, r3, r2
 8006bbe:	19db      	adds	r3, r3, r7
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	701a      	strb	r2, [r3, #0]
        break;
 8006bc4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d100      	bne.n	8006bce <UART_SetConfig+0x342>
 8006bcc:	e090      	b.n	8006cf0 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bd0:	005a      	lsls	r2, r3, #1
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	085b      	lsrs	r3, r3, #1
 8006bd8:	18d2      	adds	r2, r2, r3
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	0019      	movs	r1, r3
 8006be0:	0010      	movs	r0, r2
 8006be2:	f7f9 faad 	bl	8000140 <__udivsi3>
 8006be6:	0003      	movs	r3, r0
 8006be8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bec:	2b0f      	cmp	r3, #15
 8006bee:	d921      	bls.n	8006c34 <UART_SetConfig+0x3a8>
 8006bf0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006bf2:	2380      	movs	r3, #128	; 0x80
 8006bf4:	025b      	lsls	r3, r3, #9
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d21c      	bcs.n	8006c34 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bfc:	b29a      	uxth	r2, r3
 8006bfe:	200e      	movs	r0, #14
 8006c00:	2418      	movs	r4, #24
 8006c02:	1903      	adds	r3, r0, r4
 8006c04:	19db      	adds	r3, r3, r7
 8006c06:	210f      	movs	r1, #15
 8006c08:	438a      	bics	r2, r1
 8006c0a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c0e:	085b      	lsrs	r3, r3, #1
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	2207      	movs	r2, #7
 8006c14:	4013      	ands	r3, r2
 8006c16:	b299      	uxth	r1, r3
 8006c18:	1903      	adds	r3, r0, r4
 8006c1a:	19db      	adds	r3, r3, r7
 8006c1c:	1902      	adds	r2, r0, r4
 8006c1e:	19d2      	adds	r2, r2, r7
 8006c20:	8812      	ldrh	r2, [r2, #0]
 8006c22:	430a      	orrs	r2, r1
 8006c24:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	1902      	adds	r2, r0, r4
 8006c2c:	19d2      	adds	r2, r2, r7
 8006c2e:	8812      	ldrh	r2, [r2, #0]
 8006c30:	60da      	str	r2, [r3, #12]
 8006c32:	e05d      	b.n	8006cf0 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8006c34:	231a      	movs	r3, #26
 8006c36:	2218      	movs	r2, #24
 8006c38:	189b      	adds	r3, r3, r2
 8006c3a:	19db      	adds	r3, r3, r7
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	701a      	strb	r2, [r3, #0]
 8006c40:	e056      	b.n	8006cf0 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c42:	231b      	movs	r3, #27
 8006c44:	2218      	movs	r2, #24
 8006c46:	189b      	adds	r3, r3, r2
 8006c48:	19db      	adds	r3, r3, r7
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	2b08      	cmp	r3, #8
 8006c4e:	d822      	bhi.n	8006c96 <UART_SetConfig+0x40a>
 8006c50:	009a      	lsls	r2, r3, #2
 8006c52:	4b2f      	ldr	r3, [pc, #188]	; (8006d10 <UART_SetConfig+0x484>)
 8006c54:	18d3      	adds	r3, r2, r3
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c5a:	f7ff fcf7 	bl	800664c <HAL_RCC_GetPCLK1Freq>
 8006c5e:	0003      	movs	r3, r0
 8006c60:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c62:	e021      	b.n	8006ca8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c64:	f7ff fd08 	bl	8006678 <HAL_RCC_GetPCLK2Freq>
 8006c68:	0003      	movs	r3, r0
 8006c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c6c:	e01c      	b.n	8006ca8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c6e:	4b29      	ldr	r3, [pc, #164]	; (8006d14 <UART_SetConfig+0x488>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2210      	movs	r2, #16
 8006c74:	4013      	ands	r3, r2
 8006c76:	d002      	beq.n	8006c7e <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8006c78:	4b27      	ldr	r3, [pc, #156]	; (8006d18 <UART_SetConfig+0x48c>)
 8006c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006c7c:	e014      	b.n	8006ca8 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8006c7e:	4b27      	ldr	r3, [pc, #156]	; (8006d1c <UART_SetConfig+0x490>)
 8006c80:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c82:	e011      	b.n	8006ca8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c84:	f7ff fc32 	bl	80064ec <HAL_RCC_GetSysClockFreq>
 8006c88:	0003      	movs	r3, r0
 8006c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c8c:	e00c      	b.n	8006ca8 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c8e:	2380      	movs	r3, #128	; 0x80
 8006c90:	021b      	lsls	r3, r3, #8
 8006c92:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006c94:	e008      	b.n	8006ca8 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 8006c96:	2300      	movs	r3, #0
 8006c98:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8006c9a:	231a      	movs	r3, #26
 8006c9c:	2218      	movs	r2, #24
 8006c9e:	189b      	adds	r3, r3, r2
 8006ca0:	19db      	adds	r3, r3, r7
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	701a      	strb	r2, [r3, #0]
        break;
 8006ca6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006ca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d020      	beq.n	8006cf0 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	085a      	lsrs	r2, r3, #1
 8006cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cb6:	18d2      	adds	r2, r2, r3
 8006cb8:	69fb      	ldr	r3, [r7, #28]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	0019      	movs	r1, r3
 8006cbe:	0010      	movs	r0, r2
 8006cc0:	f7f9 fa3e 	bl	8000140 <__udivsi3>
 8006cc4:	0003      	movs	r3, r0
 8006cc6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cca:	2b0f      	cmp	r3, #15
 8006ccc:	d90a      	bls.n	8006ce4 <UART_SetConfig+0x458>
 8006cce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006cd0:	2380      	movs	r3, #128	; 0x80
 8006cd2:	025b      	lsls	r3, r3, #9
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d205      	bcs.n	8006ce4 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cda:	b29a      	uxth	r2, r3
 8006cdc:	69fb      	ldr	r3, [r7, #28]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	60da      	str	r2, [r3, #12]
 8006ce2:	e005      	b.n	8006cf0 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8006ce4:	231a      	movs	r3, #26
 8006ce6:	2218      	movs	r2, #24
 8006ce8:	189b      	adds	r3, r3, r2
 8006cea:	19db      	adds	r3, r3, r7
 8006cec:	2201      	movs	r2, #1
 8006cee:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006cf0:	69fb      	ldr	r3, [r7, #28]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006cf6:	69fb      	ldr	r3, [r7, #28]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006cfc:	231a      	movs	r3, #26
 8006cfe:	2218      	movs	r2, #24
 8006d00:	189b      	adds	r3, r3, r2
 8006d02:	19db      	adds	r3, r3, r7
 8006d04:	781b      	ldrb	r3, [r3, #0]
}
 8006d06:	0018      	movs	r0, r3
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	b00e      	add	sp, #56	; 0x38
 8006d0c:	bdb0      	pop	{r4, r5, r7, pc}
 8006d0e:	46c0      	nop			; (mov r8, r8)
 8006d10:	0800bc00 	.word	0x0800bc00
 8006d14:	40021000 	.word	0x40021000
 8006d18:	003d0900 	.word	0x003d0900
 8006d1c:	00f42400 	.word	0x00f42400

08006d20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	4013      	ands	r3, r2
 8006d30:	d00b      	beq.n	8006d4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	4a4a      	ldr	r2, [pc, #296]	; (8006e64 <UART_AdvFeatureConfig+0x144>)
 8006d3a:	4013      	ands	r3, r2
 8006d3c:	0019      	movs	r1, r3
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d4e:	2202      	movs	r2, #2
 8006d50:	4013      	ands	r3, r2
 8006d52:	d00b      	beq.n	8006d6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	4a43      	ldr	r2, [pc, #268]	; (8006e68 <UART_AdvFeatureConfig+0x148>)
 8006d5c:	4013      	ands	r3, r2
 8006d5e:	0019      	movs	r1, r3
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	430a      	orrs	r2, r1
 8006d6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d70:	2204      	movs	r2, #4
 8006d72:	4013      	ands	r3, r2
 8006d74:	d00b      	beq.n	8006d8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	4a3b      	ldr	r2, [pc, #236]	; (8006e6c <UART_AdvFeatureConfig+0x14c>)
 8006d7e:	4013      	ands	r3, r2
 8006d80:	0019      	movs	r1, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d92:	2208      	movs	r2, #8
 8006d94:	4013      	ands	r3, r2
 8006d96:	d00b      	beq.n	8006db0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	4a34      	ldr	r2, [pc, #208]	; (8006e70 <UART_AdvFeatureConfig+0x150>)
 8006da0:	4013      	ands	r3, r2
 8006da2:	0019      	movs	r1, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	430a      	orrs	r2, r1
 8006dae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db4:	2210      	movs	r2, #16
 8006db6:	4013      	ands	r3, r2
 8006db8:	d00b      	beq.n	8006dd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	4a2c      	ldr	r2, [pc, #176]	; (8006e74 <UART_AdvFeatureConfig+0x154>)
 8006dc2:	4013      	ands	r3, r2
 8006dc4:	0019      	movs	r1, r3
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd6:	2220      	movs	r2, #32
 8006dd8:	4013      	ands	r3, r2
 8006dda:	d00b      	beq.n	8006df4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	4a25      	ldr	r2, [pc, #148]	; (8006e78 <UART_AdvFeatureConfig+0x158>)
 8006de4:	4013      	ands	r3, r2
 8006de6:	0019      	movs	r1, r3
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	430a      	orrs	r2, r1
 8006df2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df8:	2240      	movs	r2, #64	; 0x40
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	d01d      	beq.n	8006e3a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	4a1d      	ldr	r2, [pc, #116]	; (8006e7c <UART_AdvFeatureConfig+0x15c>)
 8006e06:	4013      	ands	r3, r2
 8006e08:	0019      	movs	r1, r3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	430a      	orrs	r2, r1
 8006e14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e1a:	2380      	movs	r3, #128	; 0x80
 8006e1c:	035b      	lsls	r3, r3, #13
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d10b      	bne.n	8006e3a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	4a15      	ldr	r2, [pc, #84]	; (8006e80 <UART_AdvFeatureConfig+0x160>)
 8006e2a:	4013      	ands	r3, r2
 8006e2c:	0019      	movs	r1, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	430a      	orrs	r2, r1
 8006e38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e3e:	2280      	movs	r2, #128	; 0x80
 8006e40:	4013      	ands	r3, r2
 8006e42:	d00b      	beq.n	8006e5c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	4a0e      	ldr	r2, [pc, #56]	; (8006e84 <UART_AdvFeatureConfig+0x164>)
 8006e4c:	4013      	ands	r3, r2
 8006e4e:	0019      	movs	r1, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	430a      	orrs	r2, r1
 8006e5a:	605a      	str	r2, [r3, #4]
  }
}
 8006e5c:	46c0      	nop			; (mov r8, r8)
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	b002      	add	sp, #8
 8006e62:	bd80      	pop	{r7, pc}
 8006e64:	fffdffff 	.word	0xfffdffff
 8006e68:	fffeffff 	.word	0xfffeffff
 8006e6c:	fffbffff 	.word	0xfffbffff
 8006e70:	ffff7fff 	.word	0xffff7fff
 8006e74:	ffffefff 	.word	0xffffefff
 8006e78:	ffffdfff 	.word	0xffffdfff
 8006e7c:	ffefffff 	.word	0xffefffff
 8006e80:	ff9fffff 	.word	0xff9fffff
 8006e84:	fff7ffff 	.word	0xfff7ffff

08006e88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b092      	sub	sp, #72	; 0x48
 8006e8c:	af02      	add	r7, sp, #8
 8006e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2284      	movs	r2, #132	; 0x84
 8006e94:	2100      	movs	r1, #0
 8006e96:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e98:	f7fd fed8 	bl	8004c4c <HAL_GetTick>
 8006e9c:	0003      	movs	r3, r0
 8006e9e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	2208      	movs	r2, #8
 8006ea8:	4013      	ands	r3, r2
 8006eaa:	2b08      	cmp	r3, #8
 8006eac:	d12c      	bne.n	8006f08 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006eae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006eb0:	2280      	movs	r2, #128	; 0x80
 8006eb2:	0391      	lsls	r1, r2, #14
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	4a46      	ldr	r2, [pc, #280]	; (8006fd0 <UART_CheckIdleState+0x148>)
 8006eb8:	9200      	str	r2, [sp, #0]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f000 f88c 	bl	8006fd8 <UART_WaitOnFlagUntilTimeout>
 8006ec0:	1e03      	subs	r3, r0, #0
 8006ec2:	d021      	beq.n	8006f08 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ec4:	f3ef 8310 	mrs	r3, PRIMASK
 8006ec8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006ecc:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ece:	2301      	movs	r3, #1
 8006ed0:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ed4:	f383 8810 	msr	PRIMASK, r3
}
 8006ed8:	46c0      	nop			; (mov r8, r8)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2180      	movs	r1, #128	; 0x80
 8006ee6:	438a      	bics	r2, r1
 8006ee8:	601a      	str	r2, [r3, #0]
 8006eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eec:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ef0:	f383 8810 	msr	PRIMASK, r3
}
 8006ef4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2220      	movs	r2, #32
 8006efa:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2278      	movs	r2, #120	; 0x78
 8006f00:	2100      	movs	r1, #0
 8006f02:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f04:	2303      	movs	r3, #3
 8006f06:	e05f      	b.n	8006fc8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	2204      	movs	r2, #4
 8006f10:	4013      	ands	r3, r2
 8006f12:	2b04      	cmp	r3, #4
 8006f14:	d146      	bne.n	8006fa4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f18:	2280      	movs	r2, #128	; 0x80
 8006f1a:	03d1      	lsls	r1, r2, #15
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	4a2c      	ldr	r2, [pc, #176]	; (8006fd0 <UART_CheckIdleState+0x148>)
 8006f20:	9200      	str	r2, [sp, #0]
 8006f22:	2200      	movs	r2, #0
 8006f24:	f000 f858 	bl	8006fd8 <UART_WaitOnFlagUntilTimeout>
 8006f28:	1e03      	subs	r3, r0, #0
 8006f2a:	d03b      	beq.n	8006fa4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f2c:	f3ef 8310 	mrs	r3, PRIMASK
 8006f30:	60fb      	str	r3, [r7, #12]
  return(result);
 8006f32:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f34:	637b      	str	r3, [r7, #52]	; 0x34
 8006f36:	2301      	movs	r3, #1
 8006f38:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	f383 8810 	msr	PRIMASK, r3
}
 8006f40:	46c0      	nop			; (mov r8, r8)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4921      	ldr	r1, [pc, #132]	; (8006fd4 <UART_CheckIdleState+0x14c>)
 8006f4e:	400a      	ands	r2, r1
 8006f50:	601a      	str	r2, [r3, #0]
 8006f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	f383 8810 	msr	PRIMASK, r3
}
 8006f5c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f5e:	f3ef 8310 	mrs	r3, PRIMASK
 8006f62:	61bb      	str	r3, [r7, #24]
  return(result);
 8006f64:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f66:	633b      	str	r3, [r7, #48]	; 0x30
 8006f68:	2301      	movs	r3, #1
 8006f6a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f6c:	69fb      	ldr	r3, [r7, #28]
 8006f6e:	f383 8810 	msr	PRIMASK, r3
}
 8006f72:	46c0      	nop			; (mov r8, r8)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	689a      	ldr	r2, [r3, #8]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2101      	movs	r1, #1
 8006f80:	438a      	bics	r2, r1
 8006f82:	609a      	str	r2, [r3, #8]
 8006f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f86:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f88:	6a3b      	ldr	r3, [r7, #32]
 8006f8a:	f383 8810 	msr	PRIMASK, r3
}
 8006f8e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2280      	movs	r2, #128	; 0x80
 8006f94:	2120      	movs	r1, #32
 8006f96:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2278      	movs	r2, #120	; 0x78
 8006f9c:	2100      	movs	r1, #0
 8006f9e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fa0:	2303      	movs	r3, #3
 8006fa2:	e011      	b.n	8006fc8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2220      	movs	r2, #32
 8006fa8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2280      	movs	r2, #128	; 0x80
 8006fae:	2120      	movs	r1, #32
 8006fb0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2278      	movs	r2, #120	; 0x78
 8006fc2:	2100      	movs	r1, #0
 8006fc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	0018      	movs	r0, r3
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	b010      	add	sp, #64	; 0x40
 8006fce:	bd80      	pop	{r7, pc}
 8006fd0:	01ffffff 	.word	0x01ffffff
 8006fd4:	fffffedf 	.word	0xfffffedf

08006fd8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	603b      	str	r3, [r7, #0]
 8006fe4:	1dfb      	adds	r3, r7, #7
 8006fe6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fe8:	e04b      	b.n	8007082 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fea:	69bb      	ldr	r3, [r7, #24]
 8006fec:	3301      	adds	r3, #1
 8006fee:	d048      	beq.n	8007082 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ff0:	f7fd fe2c 	bl	8004c4c <HAL_GetTick>
 8006ff4:	0002      	movs	r2, r0
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	69ba      	ldr	r2, [r7, #24]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d302      	bcc.n	8007006 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d101      	bne.n	800700a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	e04b      	b.n	80070a2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	2204      	movs	r2, #4
 8007012:	4013      	ands	r3, r2
 8007014:	d035      	beq.n	8007082 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	69db      	ldr	r3, [r3, #28]
 800701c:	2208      	movs	r2, #8
 800701e:	4013      	ands	r3, r2
 8007020:	2b08      	cmp	r3, #8
 8007022:	d111      	bne.n	8007048 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2208      	movs	r2, #8
 800702a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	0018      	movs	r0, r3
 8007030:	f000 f83c 	bl	80070ac <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2284      	movs	r2, #132	; 0x84
 8007038:	2108      	movs	r1, #8
 800703a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2278      	movs	r2, #120	; 0x78
 8007040:	2100      	movs	r1, #0
 8007042:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	e02c      	b.n	80070a2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	69da      	ldr	r2, [r3, #28]
 800704e:	2380      	movs	r3, #128	; 0x80
 8007050:	011b      	lsls	r3, r3, #4
 8007052:	401a      	ands	r2, r3
 8007054:	2380      	movs	r3, #128	; 0x80
 8007056:	011b      	lsls	r3, r3, #4
 8007058:	429a      	cmp	r2, r3
 800705a:	d112      	bne.n	8007082 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2280      	movs	r2, #128	; 0x80
 8007062:	0112      	lsls	r2, r2, #4
 8007064:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	0018      	movs	r0, r3
 800706a:	f000 f81f 	bl	80070ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2284      	movs	r2, #132	; 0x84
 8007072:	2120      	movs	r1, #32
 8007074:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2278      	movs	r2, #120	; 0x78
 800707a:	2100      	movs	r1, #0
 800707c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800707e:	2303      	movs	r3, #3
 8007080:	e00f      	b.n	80070a2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	69db      	ldr	r3, [r3, #28]
 8007088:	68ba      	ldr	r2, [r7, #8]
 800708a:	4013      	ands	r3, r2
 800708c:	68ba      	ldr	r2, [r7, #8]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	425a      	negs	r2, r3
 8007092:	4153      	adcs	r3, r2
 8007094:	b2db      	uxtb	r3, r3
 8007096:	001a      	movs	r2, r3
 8007098:	1dfb      	adds	r3, r7, #7
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	429a      	cmp	r2, r3
 800709e:	d0a4      	beq.n	8006fea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	0018      	movs	r0, r3
 80070a4:	46bd      	mov	sp, r7
 80070a6:	b004      	add	sp, #16
 80070a8:	bd80      	pop	{r7, pc}
	...

080070ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b08e      	sub	sp, #56	; 0x38
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070b4:	f3ef 8310 	mrs	r3, PRIMASK
 80070b8:	617b      	str	r3, [r7, #20]
  return(result);
 80070ba:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070bc:	637b      	str	r3, [r7, #52]	; 0x34
 80070be:	2301      	movs	r3, #1
 80070c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070c2:	69bb      	ldr	r3, [r7, #24]
 80070c4:	f383 8810 	msr	PRIMASK, r3
}
 80070c8:	46c0      	nop			; (mov r8, r8)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4926      	ldr	r1, [pc, #152]	; (8007170 <UART_EndRxTransfer+0xc4>)
 80070d6:	400a      	ands	r2, r1
 80070d8:	601a      	str	r2, [r3, #0]
 80070da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070de:	69fb      	ldr	r3, [r7, #28]
 80070e0:	f383 8810 	msr	PRIMASK, r3
}
 80070e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070e6:	f3ef 8310 	mrs	r3, PRIMASK
 80070ea:	623b      	str	r3, [r7, #32]
  return(result);
 80070ec:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070ee:	633b      	str	r3, [r7, #48]	; 0x30
 80070f0:	2301      	movs	r3, #1
 80070f2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f6:	f383 8810 	msr	PRIMASK, r3
}
 80070fa:	46c0      	nop			; (mov r8, r8)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	689a      	ldr	r2, [r3, #8]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2101      	movs	r1, #1
 8007108:	438a      	bics	r2, r1
 800710a:	609a      	str	r2, [r3, #8]
 800710c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800710e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007112:	f383 8810 	msr	PRIMASK, r3
}
 8007116:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800711c:	2b01      	cmp	r3, #1
 800711e:	d118      	bne.n	8007152 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007120:	f3ef 8310 	mrs	r3, PRIMASK
 8007124:	60bb      	str	r3, [r7, #8]
  return(result);
 8007126:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007128:	62fb      	str	r3, [r7, #44]	; 0x2c
 800712a:	2301      	movs	r3, #1
 800712c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f383 8810 	msr	PRIMASK, r3
}
 8007134:	46c0      	nop			; (mov r8, r8)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	2110      	movs	r1, #16
 8007142:	438a      	bics	r2, r1
 8007144:	601a      	str	r2, [r3, #0]
 8007146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007148:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	f383 8810 	msr	PRIMASK, r3
}
 8007150:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2280      	movs	r2, #128	; 0x80
 8007156:	2120      	movs	r1, #32
 8007158:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007166:	46c0      	nop			; (mov r8, r8)
 8007168:	46bd      	mov	sp, r7
 800716a:	b00e      	add	sp, #56	; 0x38
 800716c:	bd80      	pop	{r7, pc}
 800716e:	46c0      	nop			; (mov r8, r8)
 8007170:	fffffedf 	.word	0xfffffedf

08007174 <__cvt>:
 8007174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007176:	001e      	movs	r6, r3
 8007178:	2300      	movs	r3, #0
 800717a:	0014      	movs	r4, r2
 800717c:	b08b      	sub	sp, #44	; 0x2c
 800717e:	429e      	cmp	r6, r3
 8007180:	da04      	bge.n	800718c <__cvt+0x18>
 8007182:	2180      	movs	r1, #128	; 0x80
 8007184:	0609      	lsls	r1, r1, #24
 8007186:	1873      	adds	r3, r6, r1
 8007188:	001e      	movs	r6, r3
 800718a:	232d      	movs	r3, #45	; 0x2d
 800718c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800718e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007190:	7013      	strb	r3, [r2, #0]
 8007192:	2320      	movs	r3, #32
 8007194:	2203      	movs	r2, #3
 8007196:	439f      	bics	r7, r3
 8007198:	2f46      	cmp	r7, #70	; 0x46
 800719a:	d007      	beq.n	80071ac <__cvt+0x38>
 800719c:	003b      	movs	r3, r7
 800719e:	3b45      	subs	r3, #69	; 0x45
 80071a0:	4259      	negs	r1, r3
 80071a2:	414b      	adcs	r3, r1
 80071a4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80071a6:	3a01      	subs	r2, #1
 80071a8:	18cb      	adds	r3, r1, r3
 80071aa:	9310      	str	r3, [sp, #64]	; 0x40
 80071ac:	ab09      	add	r3, sp, #36	; 0x24
 80071ae:	9304      	str	r3, [sp, #16]
 80071b0:	ab08      	add	r3, sp, #32
 80071b2:	9303      	str	r3, [sp, #12]
 80071b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80071b6:	9200      	str	r2, [sp, #0]
 80071b8:	9302      	str	r3, [sp, #8]
 80071ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071bc:	0022      	movs	r2, r4
 80071be:	9301      	str	r3, [sp, #4]
 80071c0:	0033      	movs	r3, r6
 80071c2:	f001 f8b3 	bl	800832c <_dtoa_r>
 80071c6:	0005      	movs	r5, r0
 80071c8:	2f47      	cmp	r7, #71	; 0x47
 80071ca:	d102      	bne.n	80071d2 <__cvt+0x5e>
 80071cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071ce:	07db      	lsls	r3, r3, #31
 80071d0:	d528      	bpl.n	8007224 <__cvt+0xb0>
 80071d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071d4:	18eb      	adds	r3, r5, r3
 80071d6:	9307      	str	r3, [sp, #28]
 80071d8:	2f46      	cmp	r7, #70	; 0x46
 80071da:	d114      	bne.n	8007206 <__cvt+0x92>
 80071dc:	782b      	ldrb	r3, [r5, #0]
 80071de:	2b30      	cmp	r3, #48	; 0x30
 80071e0:	d10c      	bne.n	80071fc <__cvt+0x88>
 80071e2:	2200      	movs	r2, #0
 80071e4:	2300      	movs	r3, #0
 80071e6:	0020      	movs	r0, r4
 80071e8:	0031      	movs	r1, r6
 80071ea:	f7f9 f92f 	bl	800044c <__aeabi_dcmpeq>
 80071ee:	2800      	cmp	r0, #0
 80071f0:	d104      	bne.n	80071fc <__cvt+0x88>
 80071f2:	2301      	movs	r3, #1
 80071f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80071f6:	1a9b      	subs	r3, r3, r2
 80071f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80071fa:	6013      	str	r3, [r2, #0]
 80071fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80071fe:	9a07      	ldr	r2, [sp, #28]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	18d3      	adds	r3, r2, r3
 8007204:	9307      	str	r3, [sp, #28]
 8007206:	2200      	movs	r2, #0
 8007208:	2300      	movs	r3, #0
 800720a:	0020      	movs	r0, r4
 800720c:	0031      	movs	r1, r6
 800720e:	f7f9 f91d 	bl	800044c <__aeabi_dcmpeq>
 8007212:	2800      	cmp	r0, #0
 8007214:	d001      	beq.n	800721a <__cvt+0xa6>
 8007216:	9b07      	ldr	r3, [sp, #28]
 8007218:	9309      	str	r3, [sp, #36]	; 0x24
 800721a:	2230      	movs	r2, #48	; 0x30
 800721c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800721e:	9907      	ldr	r1, [sp, #28]
 8007220:	428b      	cmp	r3, r1
 8007222:	d306      	bcc.n	8007232 <__cvt+0xbe>
 8007224:	0028      	movs	r0, r5
 8007226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007228:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800722a:	1b5b      	subs	r3, r3, r5
 800722c:	6013      	str	r3, [r2, #0]
 800722e:	b00b      	add	sp, #44	; 0x2c
 8007230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007232:	1c59      	adds	r1, r3, #1
 8007234:	9109      	str	r1, [sp, #36]	; 0x24
 8007236:	701a      	strb	r2, [r3, #0]
 8007238:	e7f0      	b.n	800721c <__cvt+0xa8>

0800723a <__exponent>:
 800723a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800723c:	1c83      	adds	r3, r0, #2
 800723e:	b087      	sub	sp, #28
 8007240:	9303      	str	r3, [sp, #12]
 8007242:	0005      	movs	r5, r0
 8007244:	000c      	movs	r4, r1
 8007246:	232b      	movs	r3, #43	; 0x2b
 8007248:	7002      	strb	r2, [r0, #0]
 800724a:	2900      	cmp	r1, #0
 800724c:	da01      	bge.n	8007252 <__exponent+0x18>
 800724e:	424c      	negs	r4, r1
 8007250:	3302      	adds	r3, #2
 8007252:	706b      	strb	r3, [r5, #1]
 8007254:	2c09      	cmp	r4, #9
 8007256:	dd2f      	ble.n	80072b8 <__exponent+0x7e>
 8007258:	270a      	movs	r7, #10
 800725a:	ab04      	add	r3, sp, #16
 800725c:	1dde      	adds	r6, r3, #7
 800725e:	0020      	movs	r0, r4
 8007260:	0039      	movs	r1, r7
 8007262:	9601      	str	r6, [sp, #4]
 8007264:	f7f9 f8dc 	bl	8000420 <__aeabi_idivmod>
 8007268:	3e01      	subs	r6, #1
 800726a:	3130      	adds	r1, #48	; 0x30
 800726c:	0020      	movs	r0, r4
 800726e:	7031      	strb	r1, [r6, #0]
 8007270:	0039      	movs	r1, r7
 8007272:	9402      	str	r4, [sp, #8]
 8007274:	f7f8 ffee 	bl	8000254 <__divsi3>
 8007278:	9b02      	ldr	r3, [sp, #8]
 800727a:	0004      	movs	r4, r0
 800727c:	2b63      	cmp	r3, #99	; 0x63
 800727e:	dcee      	bgt.n	800725e <__exponent+0x24>
 8007280:	9b01      	ldr	r3, [sp, #4]
 8007282:	3430      	adds	r4, #48	; 0x30
 8007284:	1e9a      	subs	r2, r3, #2
 8007286:	0013      	movs	r3, r2
 8007288:	9903      	ldr	r1, [sp, #12]
 800728a:	7014      	strb	r4, [r2, #0]
 800728c:	a804      	add	r0, sp, #16
 800728e:	3007      	adds	r0, #7
 8007290:	4298      	cmp	r0, r3
 8007292:	d80c      	bhi.n	80072ae <__exponent+0x74>
 8007294:	2300      	movs	r3, #0
 8007296:	4282      	cmp	r2, r0
 8007298:	d804      	bhi.n	80072a4 <__exponent+0x6a>
 800729a:	aa04      	add	r2, sp, #16
 800729c:	3309      	adds	r3, #9
 800729e:	189b      	adds	r3, r3, r2
 80072a0:	9a01      	ldr	r2, [sp, #4]
 80072a2:	1a9b      	subs	r3, r3, r2
 80072a4:	9a03      	ldr	r2, [sp, #12]
 80072a6:	18d3      	adds	r3, r2, r3
 80072a8:	1b58      	subs	r0, r3, r5
 80072aa:	b007      	add	sp, #28
 80072ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072ae:	7818      	ldrb	r0, [r3, #0]
 80072b0:	3301      	adds	r3, #1
 80072b2:	7008      	strb	r0, [r1, #0]
 80072b4:	3101      	adds	r1, #1
 80072b6:	e7e9      	b.n	800728c <__exponent+0x52>
 80072b8:	2330      	movs	r3, #48	; 0x30
 80072ba:	3430      	adds	r4, #48	; 0x30
 80072bc:	70ab      	strb	r3, [r5, #2]
 80072be:	70ec      	strb	r4, [r5, #3]
 80072c0:	1d2b      	adds	r3, r5, #4
 80072c2:	e7f1      	b.n	80072a8 <__exponent+0x6e>

080072c4 <_printf_float>:
 80072c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072c6:	b095      	sub	sp, #84	; 0x54
 80072c8:	000c      	movs	r4, r1
 80072ca:	9208      	str	r2, [sp, #32]
 80072cc:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80072ce:	9309      	str	r3, [sp, #36]	; 0x24
 80072d0:	0007      	movs	r7, r0
 80072d2:	f000 ff0d 	bl	80080f0 <_localeconv_r>
 80072d6:	6803      	ldr	r3, [r0, #0]
 80072d8:	0018      	movs	r0, r3
 80072da:	930c      	str	r3, [sp, #48]	; 0x30
 80072dc:	f7f8 ff14 	bl	8000108 <strlen>
 80072e0:	2300      	movs	r3, #0
 80072e2:	9312      	str	r3, [sp, #72]	; 0x48
 80072e4:	7e23      	ldrb	r3, [r4, #24]
 80072e6:	2207      	movs	r2, #7
 80072e8:	930a      	str	r3, [sp, #40]	; 0x28
 80072ea:	6823      	ldr	r3, [r4, #0]
 80072ec:	900d      	str	r0, [sp, #52]	; 0x34
 80072ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80072f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80072f2:	682b      	ldr	r3, [r5, #0]
 80072f4:	05c9      	lsls	r1, r1, #23
 80072f6:	d547      	bpl.n	8007388 <_printf_float+0xc4>
 80072f8:	189b      	adds	r3, r3, r2
 80072fa:	4393      	bics	r3, r2
 80072fc:	001a      	movs	r2, r3
 80072fe:	3208      	adds	r2, #8
 8007300:	602a      	str	r2, [r5, #0]
 8007302:	681e      	ldr	r6, [r3, #0]
 8007304:	685d      	ldr	r5, [r3, #4]
 8007306:	0032      	movs	r2, r6
 8007308:	002b      	movs	r3, r5
 800730a:	64a2      	str	r2, [r4, #72]	; 0x48
 800730c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800730e:	2201      	movs	r2, #1
 8007310:	006b      	lsls	r3, r5, #1
 8007312:	085b      	lsrs	r3, r3, #1
 8007314:	930e      	str	r3, [sp, #56]	; 0x38
 8007316:	0030      	movs	r0, r6
 8007318:	4bab      	ldr	r3, [pc, #684]	; (80075c8 <_printf_float+0x304>)
 800731a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800731c:	4252      	negs	r2, r2
 800731e:	f7fb fbd7 	bl	8002ad0 <__aeabi_dcmpun>
 8007322:	2800      	cmp	r0, #0
 8007324:	d132      	bne.n	800738c <_printf_float+0xc8>
 8007326:	2201      	movs	r2, #1
 8007328:	0030      	movs	r0, r6
 800732a:	4ba7      	ldr	r3, [pc, #668]	; (80075c8 <_printf_float+0x304>)
 800732c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800732e:	4252      	negs	r2, r2
 8007330:	f7f9 f89c 	bl	800046c <__aeabi_dcmple>
 8007334:	2800      	cmp	r0, #0
 8007336:	d129      	bne.n	800738c <_printf_float+0xc8>
 8007338:	2200      	movs	r2, #0
 800733a:	2300      	movs	r3, #0
 800733c:	0030      	movs	r0, r6
 800733e:	0029      	movs	r1, r5
 8007340:	f7f9 f88a 	bl	8000458 <__aeabi_dcmplt>
 8007344:	2800      	cmp	r0, #0
 8007346:	d003      	beq.n	8007350 <_printf_float+0x8c>
 8007348:	0023      	movs	r3, r4
 800734a:	222d      	movs	r2, #45	; 0x2d
 800734c:	3343      	adds	r3, #67	; 0x43
 800734e:	701a      	strb	r2, [r3, #0]
 8007350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007352:	4d9e      	ldr	r5, [pc, #632]	; (80075cc <_printf_float+0x308>)
 8007354:	2b47      	cmp	r3, #71	; 0x47
 8007356:	d900      	bls.n	800735a <_printf_float+0x96>
 8007358:	4d9d      	ldr	r5, [pc, #628]	; (80075d0 <_printf_float+0x30c>)
 800735a:	2303      	movs	r3, #3
 800735c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800735e:	6123      	str	r3, [r4, #16]
 8007360:	3301      	adds	r3, #1
 8007362:	439a      	bics	r2, r3
 8007364:	2300      	movs	r3, #0
 8007366:	6022      	str	r2, [r4, #0]
 8007368:	930b      	str	r3, [sp, #44]	; 0x2c
 800736a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800736c:	0021      	movs	r1, r4
 800736e:	9300      	str	r3, [sp, #0]
 8007370:	0038      	movs	r0, r7
 8007372:	9b08      	ldr	r3, [sp, #32]
 8007374:	aa13      	add	r2, sp, #76	; 0x4c
 8007376:	f000 f9fb 	bl	8007770 <_printf_common>
 800737a:	3001      	adds	r0, #1
 800737c:	d000      	beq.n	8007380 <_printf_float+0xbc>
 800737e:	e0a3      	b.n	80074c8 <_printf_float+0x204>
 8007380:	2001      	movs	r0, #1
 8007382:	4240      	negs	r0, r0
 8007384:	b015      	add	sp, #84	; 0x54
 8007386:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007388:	3307      	adds	r3, #7
 800738a:	e7b6      	b.n	80072fa <_printf_float+0x36>
 800738c:	0032      	movs	r2, r6
 800738e:	002b      	movs	r3, r5
 8007390:	0030      	movs	r0, r6
 8007392:	0029      	movs	r1, r5
 8007394:	f7fb fb9c 	bl	8002ad0 <__aeabi_dcmpun>
 8007398:	2800      	cmp	r0, #0
 800739a:	d00b      	beq.n	80073b4 <_printf_float+0xf0>
 800739c:	2d00      	cmp	r5, #0
 800739e:	da03      	bge.n	80073a8 <_printf_float+0xe4>
 80073a0:	0023      	movs	r3, r4
 80073a2:	222d      	movs	r2, #45	; 0x2d
 80073a4:	3343      	adds	r3, #67	; 0x43
 80073a6:	701a      	strb	r2, [r3, #0]
 80073a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073aa:	4d8a      	ldr	r5, [pc, #552]	; (80075d4 <_printf_float+0x310>)
 80073ac:	2b47      	cmp	r3, #71	; 0x47
 80073ae:	d9d4      	bls.n	800735a <_printf_float+0x96>
 80073b0:	4d89      	ldr	r5, [pc, #548]	; (80075d8 <_printf_float+0x314>)
 80073b2:	e7d2      	b.n	800735a <_printf_float+0x96>
 80073b4:	2220      	movs	r2, #32
 80073b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80073b8:	6863      	ldr	r3, [r4, #4]
 80073ba:	4391      	bics	r1, r2
 80073bc:	910e      	str	r1, [sp, #56]	; 0x38
 80073be:	1c5a      	adds	r2, r3, #1
 80073c0:	d14a      	bne.n	8007458 <_printf_float+0x194>
 80073c2:	3307      	adds	r3, #7
 80073c4:	6063      	str	r3, [r4, #4]
 80073c6:	2380      	movs	r3, #128	; 0x80
 80073c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80073ca:	00db      	lsls	r3, r3, #3
 80073cc:	4313      	orrs	r3, r2
 80073ce:	2200      	movs	r2, #0
 80073d0:	9206      	str	r2, [sp, #24]
 80073d2:	aa12      	add	r2, sp, #72	; 0x48
 80073d4:	9205      	str	r2, [sp, #20]
 80073d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073d8:	6023      	str	r3, [r4, #0]
 80073da:	9204      	str	r2, [sp, #16]
 80073dc:	aa11      	add	r2, sp, #68	; 0x44
 80073de:	9203      	str	r2, [sp, #12]
 80073e0:	2223      	movs	r2, #35	; 0x23
 80073e2:	a908      	add	r1, sp, #32
 80073e4:	9301      	str	r3, [sp, #4]
 80073e6:	6863      	ldr	r3, [r4, #4]
 80073e8:	1852      	adds	r2, r2, r1
 80073ea:	9202      	str	r2, [sp, #8]
 80073ec:	9300      	str	r3, [sp, #0]
 80073ee:	0032      	movs	r2, r6
 80073f0:	002b      	movs	r3, r5
 80073f2:	0038      	movs	r0, r7
 80073f4:	f7ff febe 	bl	8007174 <__cvt>
 80073f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073fa:	0005      	movs	r5, r0
 80073fc:	2b47      	cmp	r3, #71	; 0x47
 80073fe:	d109      	bne.n	8007414 <_printf_float+0x150>
 8007400:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007402:	1cda      	adds	r2, r3, #3
 8007404:	db02      	blt.n	800740c <_printf_float+0x148>
 8007406:	6862      	ldr	r2, [r4, #4]
 8007408:	4293      	cmp	r3, r2
 800740a:	dd49      	ble.n	80074a0 <_printf_float+0x1dc>
 800740c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800740e:	3b02      	subs	r3, #2
 8007410:	b2db      	uxtb	r3, r3
 8007412:	930a      	str	r3, [sp, #40]	; 0x28
 8007414:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007416:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007418:	2b65      	cmp	r3, #101	; 0x65
 800741a:	d824      	bhi.n	8007466 <_printf_float+0x1a2>
 800741c:	0020      	movs	r0, r4
 800741e:	001a      	movs	r2, r3
 8007420:	3901      	subs	r1, #1
 8007422:	3050      	adds	r0, #80	; 0x50
 8007424:	9111      	str	r1, [sp, #68]	; 0x44
 8007426:	f7ff ff08 	bl	800723a <__exponent>
 800742a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800742c:	900b      	str	r0, [sp, #44]	; 0x2c
 800742e:	1813      	adds	r3, r2, r0
 8007430:	6123      	str	r3, [r4, #16]
 8007432:	2a01      	cmp	r2, #1
 8007434:	dc02      	bgt.n	800743c <_printf_float+0x178>
 8007436:	6822      	ldr	r2, [r4, #0]
 8007438:	07d2      	lsls	r2, r2, #31
 800743a:	d501      	bpl.n	8007440 <_printf_float+0x17c>
 800743c:	3301      	adds	r3, #1
 800743e:	6123      	str	r3, [r4, #16]
 8007440:	2323      	movs	r3, #35	; 0x23
 8007442:	aa08      	add	r2, sp, #32
 8007444:	189b      	adds	r3, r3, r2
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d100      	bne.n	800744e <_printf_float+0x18a>
 800744c:	e78d      	b.n	800736a <_printf_float+0xa6>
 800744e:	0023      	movs	r3, r4
 8007450:	222d      	movs	r2, #45	; 0x2d
 8007452:	3343      	adds	r3, #67	; 0x43
 8007454:	701a      	strb	r2, [r3, #0]
 8007456:	e788      	b.n	800736a <_printf_float+0xa6>
 8007458:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800745a:	2a47      	cmp	r2, #71	; 0x47
 800745c:	d1b3      	bne.n	80073c6 <_printf_float+0x102>
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1b1      	bne.n	80073c6 <_printf_float+0x102>
 8007462:	3301      	adds	r3, #1
 8007464:	e7ae      	b.n	80073c4 <_printf_float+0x100>
 8007466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007468:	2b66      	cmp	r3, #102	; 0x66
 800746a:	d11b      	bne.n	80074a4 <_printf_float+0x1e0>
 800746c:	6863      	ldr	r3, [r4, #4]
 800746e:	2900      	cmp	r1, #0
 8007470:	dd09      	ble.n	8007486 <_printf_float+0x1c2>
 8007472:	6121      	str	r1, [r4, #16]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d102      	bne.n	800747e <_printf_float+0x1ba>
 8007478:	6822      	ldr	r2, [r4, #0]
 800747a:	07d2      	lsls	r2, r2, #31
 800747c:	d50b      	bpl.n	8007496 <_printf_float+0x1d2>
 800747e:	3301      	adds	r3, #1
 8007480:	185b      	adds	r3, r3, r1
 8007482:	6123      	str	r3, [r4, #16]
 8007484:	e007      	b.n	8007496 <_printf_float+0x1d2>
 8007486:	2b00      	cmp	r3, #0
 8007488:	d103      	bne.n	8007492 <_printf_float+0x1ce>
 800748a:	2201      	movs	r2, #1
 800748c:	6821      	ldr	r1, [r4, #0]
 800748e:	4211      	tst	r1, r2
 8007490:	d000      	beq.n	8007494 <_printf_float+0x1d0>
 8007492:	1c9a      	adds	r2, r3, #2
 8007494:	6122      	str	r2, [r4, #16]
 8007496:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007498:	65a3      	str	r3, [r4, #88]	; 0x58
 800749a:	2300      	movs	r3, #0
 800749c:	930b      	str	r3, [sp, #44]	; 0x2c
 800749e:	e7cf      	b.n	8007440 <_printf_float+0x17c>
 80074a0:	2367      	movs	r3, #103	; 0x67
 80074a2:	930a      	str	r3, [sp, #40]	; 0x28
 80074a4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80074a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074a8:	4299      	cmp	r1, r3
 80074aa:	db06      	blt.n	80074ba <_printf_float+0x1f6>
 80074ac:	6823      	ldr	r3, [r4, #0]
 80074ae:	6121      	str	r1, [r4, #16]
 80074b0:	07db      	lsls	r3, r3, #31
 80074b2:	d5f0      	bpl.n	8007496 <_printf_float+0x1d2>
 80074b4:	3101      	adds	r1, #1
 80074b6:	6121      	str	r1, [r4, #16]
 80074b8:	e7ed      	b.n	8007496 <_printf_float+0x1d2>
 80074ba:	2201      	movs	r2, #1
 80074bc:	2900      	cmp	r1, #0
 80074be:	dc01      	bgt.n	80074c4 <_printf_float+0x200>
 80074c0:	1892      	adds	r2, r2, r2
 80074c2:	1a52      	subs	r2, r2, r1
 80074c4:	189b      	adds	r3, r3, r2
 80074c6:	e7dc      	b.n	8007482 <_printf_float+0x1be>
 80074c8:	6822      	ldr	r2, [r4, #0]
 80074ca:	0553      	lsls	r3, r2, #21
 80074cc:	d408      	bmi.n	80074e0 <_printf_float+0x21c>
 80074ce:	6923      	ldr	r3, [r4, #16]
 80074d0:	002a      	movs	r2, r5
 80074d2:	0038      	movs	r0, r7
 80074d4:	9908      	ldr	r1, [sp, #32]
 80074d6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80074d8:	47a8      	blx	r5
 80074da:	3001      	adds	r0, #1
 80074dc:	d12a      	bne.n	8007534 <_printf_float+0x270>
 80074de:	e74f      	b.n	8007380 <_printf_float+0xbc>
 80074e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074e2:	2b65      	cmp	r3, #101	; 0x65
 80074e4:	d800      	bhi.n	80074e8 <_printf_float+0x224>
 80074e6:	e0ec      	b.n	80076c2 <_printf_float+0x3fe>
 80074e8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80074ea:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80074ec:	2200      	movs	r2, #0
 80074ee:	2300      	movs	r3, #0
 80074f0:	f7f8 ffac 	bl	800044c <__aeabi_dcmpeq>
 80074f4:	2800      	cmp	r0, #0
 80074f6:	d034      	beq.n	8007562 <_printf_float+0x29e>
 80074f8:	2301      	movs	r3, #1
 80074fa:	0038      	movs	r0, r7
 80074fc:	4a37      	ldr	r2, [pc, #220]	; (80075dc <_printf_float+0x318>)
 80074fe:	9908      	ldr	r1, [sp, #32]
 8007500:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007502:	47a8      	blx	r5
 8007504:	3001      	adds	r0, #1
 8007506:	d100      	bne.n	800750a <_printf_float+0x246>
 8007508:	e73a      	b.n	8007380 <_printf_float+0xbc>
 800750a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800750c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800750e:	429a      	cmp	r2, r3
 8007510:	db02      	blt.n	8007518 <_printf_float+0x254>
 8007512:	6823      	ldr	r3, [r4, #0]
 8007514:	07db      	lsls	r3, r3, #31
 8007516:	d50d      	bpl.n	8007534 <_printf_float+0x270>
 8007518:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800751a:	0038      	movs	r0, r7
 800751c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800751e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007520:	9908      	ldr	r1, [sp, #32]
 8007522:	47a8      	blx	r5
 8007524:	2500      	movs	r5, #0
 8007526:	3001      	adds	r0, #1
 8007528:	d100      	bne.n	800752c <_printf_float+0x268>
 800752a:	e729      	b.n	8007380 <_printf_float+0xbc>
 800752c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800752e:	3b01      	subs	r3, #1
 8007530:	42ab      	cmp	r3, r5
 8007532:	dc0a      	bgt.n	800754a <_printf_float+0x286>
 8007534:	6823      	ldr	r3, [r4, #0]
 8007536:	079b      	lsls	r3, r3, #30
 8007538:	d500      	bpl.n	800753c <_printf_float+0x278>
 800753a:	e116      	b.n	800776a <_printf_float+0x4a6>
 800753c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800753e:	68e0      	ldr	r0, [r4, #12]
 8007540:	4298      	cmp	r0, r3
 8007542:	db00      	blt.n	8007546 <_printf_float+0x282>
 8007544:	e71e      	b.n	8007384 <_printf_float+0xc0>
 8007546:	0018      	movs	r0, r3
 8007548:	e71c      	b.n	8007384 <_printf_float+0xc0>
 800754a:	0022      	movs	r2, r4
 800754c:	2301      	movs	r3, #1
 800754e:	0038      	movs	r0, r7
 8007550:	9908      	ldr	r1, [sp, #32]
 8007552:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007554:	321a      	adds	r2, #26
 8007556:	47b0      	blx	r6
 8007558:	3001      	adds	r0, #1
 800755a:	d100      	bne.n	800755e <_printf_float+0x29a>
 800755c:	e710      	b.n	8007380 <_printf_float+0xbc>
 800755e:	3501      	adds	r5, #1
 8007560:	e7e4      	b.n	800752c <_printf_float+0x268>
 8007562:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007564:	2b00      	cmp	r3, #0
 8007566:	dc3b      	bgt.n	80075e0 <_printf_float+0x31c>
 8007568:	2301      	movs	r3, #1
 800756a:	0038      	movs	r0, r7
 800756c:	4a1b      	ldr	r2, [pc, #108]	; (80075dc <_printf_float+0x318>)
 800756e:	9908      	ldr	r1, [sp, #32]
 8007570:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007572:	47b0      	blx	r6
 8007574:	3001      	adds	r0, #1
 8007576:	d100      	bne.n	800757a <_printf_float+0x2b6>
 8007578:	e702      	b.n	8007380 <_printf_float+0xbc>
 800757a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800757c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800757e:	4313      	orrs	r3, r2
 8007580:	d102      	bne.n	8007588 <_printf_float+0x2c4>
 8007582:	6823      	ldr	r3, [r4, #0]
 8007584:	07db      	lsls	r3, r3, #31
 8007586:	d5d5      	bpl.n	8007534 <_printf_float+0x270>
 8007588:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800758a:	0038      	movs	r0, r7
 800758c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800758e:	9908      	ldr	r1, [sp, #32]
 8007590:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007592:	47b0      	blx	r6
 8007594:	2300      	movs	r3, #0
 8007596:	3001      	adds	r0, #1
 8007598:	d100      	bne.n	800759c <_printf_float+0x2d8>
 800759a:	e6f1      	b.n	8007380 <_printf_float+0xbc>
 800759c:	930a      	str	r3, [sp, #40]	; 0x28
 800759e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075a2:	425b      	negs	r3, r3
 80075a4:	4293      	cmp	r3, r2
 80075a6:	dc01      	bgt.n	80075ac <_printf_float+0x2e8>
 80075a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80075aa:	e791      	b.n	80074d0 <_printf_float+0x20c>
 80075ac:	0022      	movs	r2, r4
 80075ae:	2301      	movs	r3, #1
 80075b0:	0038      	movs	r0, r7
 80075b2:	9908      	ldr	r1, [sp, #32]
 80075b4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80075b6:	321a      	adds	r2, #26
 80075b8:	47b0      	blx	r6
 80075ba:	3001      	adds	r0, #1
 80075bc:	d100      	bne.n	80075c0 <_printf_float+0x2fc>
 80075be:	e6df      	b.n	8007380 <_printf_float+0xbc>
 80075c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075c2:	3301      	adds	r3, #1
 80075c4:	e7ea      	b.n	800759c <_printf_float+0x2d8>
 80075c6:	46c0      	nop			; (mov r8, r8)
 80075c8:	7fefffff 	.word	0x7fefffff
 80075cc:	0800bc24 	.word	0x0800bc24
 80075d0:	0800bc28 	.word	0x0800bc28
 80075d4:	0800bc2c 	.word	0x0800bc2c
 80075d8:	0800bc30 	.word	0x0800bc30
 80075dc:	0800bc34 	.word	0x0800bc34
 80075e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80075e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80075e4:	920a      	str	r2, [sp, #40]	; 0x28
 80075e6:	429a      	cmp	r2, r3
 80075e8:	dd00      	ble.n	80075ec <_printf_float+0x328>
 80075ea:	930a      	str	r3, [sp, #40]	; 0x28
 80075ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	dc3d      	bgt.n	800766e <_printf_float+0x3aa>
 80075f2:	2300      	movs	r3, #0
 80075f4:	930e      	str	r3, [sp, #56]	; 0x38
 80075f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075f8:	43db      	mvns	r3, r3
 80075fa:	17db      	asrs	r3, r3, #31
 80075fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80075fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007600:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007602:	930b      	str	r3, [sp, #44]	; 0x2c
 8007604:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007606:	4013      	ands	r3, r2
 8007608:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800760a:	1ad3      	subs	r3, r2, r3
 800760c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800760e:	4293      	cmp	r3, r2
 8007610:	dc36      	bgt.n	8007680 <_printf_float+0x3bc>
 8007612:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007614:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007616:	429a      	cmp	r2, r3
 8007618:	db40      	blt.n	800769c <_printf_float+0x3d8>
 800761a:	6823      	ldr	r3, [r4, #0]
 800761c:	07db      	lsls	r3, r3, #31
 800761e:	d43d      	bmi.n	800769c <_printf_float+0x3d8>
 8007620:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8007622:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007626:	1af3      	subs	r3, r6, r3
 8007628:	1ab6      	subs	r6, r6, r2
 800762a:	429e      	cmp	r6, r3
 800762c:	dd00      	ble.n	8007630 <_printf_float+0x36c>
 800762e:	001e      	movs	r6, r3
 8007630:	2e00      	cmp	r6, #0
 8007632:	dc3c      	bgt.n	80076ae <_printf_float+0x3ea>
 8007634:	2300      	movs	r3, #0
 8007636:	930a      	str	r3, [sp, #40]	; 0x28
 8007638:	43f3      	mvns	r3, r6
 800763a:	17db      	asrs	r3, r3, #31
 800763c:	930b      	str	r3, [sp, #44]	; 0x2c
 800763e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007640:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007642:	1a9b      	subs	r3, r3, r2
 8007644:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007646:	4032      	ands	r2, r6
 8007648:	1a9b      	subs	r3, r3, r2
 800764a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800764c:	4293      	cmp	r3, r2
 800764e:	dc00      	bgt.n	8007652 <_printf_float+0x38e>
 8007650:	e770      	b.n	8007534 <_printf_float+0x270>
 8007652:	0022      	movs	r2, r4
 8007654:	2301      	movs	r3, #1
 8007656:	0038      	movs	r0, r7
 8007658:	9908      	ldr	r1, [sp, #32]
 800765a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800765c:	321a      	adds	r2, #26
 800765e:	47a8      	blx	r5
 8007660:	3001      	adds	r0, #1
 8007662:	d100      	bne.n	8007666 <_printf_float+0x3a2>
 8007664:	e68c      	b.n	8007380 <_printf_float+0xbc>
 8007666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007668:	3301      	adds	r3, #1
 800766a:	930a      	str	r3, [sp, #40]	; 0x28
 800766c:	e7e7      	b.n	800763e <_printf_float+0x37a>
 800766e:	002a      	movs	r2, r5
 8007670:	0038      	movs	r0, r7
 8007672:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007674:	9908      	ldr	r1, [sp, #32]
 8007676:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007678:	47b0      	blx	r6
 800767a:	3001      	adds	r0, #1
 800767c:	d1b9      	bne.n	80075f2 <_printf_float+0x32e>
 800767e:	e67f      	b.n	8007380 <_printf_float+0xbc>
 8007680:	0022      	movs	r2, r4
 8007682:	2301      	movs	r3, #1
 8007684:	0038      	movs	r0, r7
 8007686:	9908      	ldr	r1, [sp, #32]
 8007688:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800768a:	321a      	adds	r2, #26
 800768c:	47b0      	blx	r6
 800768e:	3001      	adds	r0, #1
 8007690:	d100      	bne.n	8007694 <_printf_float+0x3d0>
 8007692:	e675      	b.n	8007380 <_printf_float+0xbc>
 8007694:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007696:	3301      	adds	r3, #1
 8007698:	930e      	str	r3, [sp, #56]	; 0x38
 800769a:	e7b0      	b.n	80075fe <_printf_float+0x33a>
 800769c:	0038      	movs	r0, r7
 800769e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076a2:	9908      	ldr	r1, [sp, #32]
 80076a4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80076a6:	47b0      	blx	r6
 80076a8:	3001      	adds	r0, #1
 80076aa:	d1b9      	bne.n	8007620 <_printf_float+0x35c>
 80076ac:	e668      	b.n	8007380 <_printf_float+0xbc>
 80076ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076b0:	0038      	movs	r0, r7
 80076b2:	18ea      	adds	r2, r5, r3
 80076b4:	9908      	ldr	r1, [sp, #32]
 80076b6:	0033      	movs	r3, r6
 80076b8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80076ba:	47a8      	blx	r5
 80076bc:	3001      	adds	r0, #1
 80076be:	d1b9      	bne.n	8007634 <_printf_float+0x370>
 80076c0:	e65e      	b.n	8007380 <_printf_float+0xbc>
 80076c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	dc02      	bgt.n	80076ce <_printf_float+0x40a>
 80076c8:	2301      	movs	r3, #1
 80076ca:	421a      	tst	r2, r3
 80076cc:	d03a      	beq.n	8007744 <_printf_float+0x480>
 80076ce:	2301      	movs	r3, #1
 80076d0:	002a      	movs	r2, r5
 80076d2:	0038      	movs	r0, r7
 80076d4:	9908      	ldr	r1, [sp, #32]
 80076d6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80076d8:	47b0      	blx	r6
 80076da:	3001      	adds	r0, #1
 80076dc:	d100      	bne.n	80076e0 <_printf_float+0x41c>
 80076de:	e64f      	b.n	8007380 <_printf_float+0xbc>
 80076e0:	0038      	movs	r0, r7
 80076e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80076e6:	9908      	ldr	r1, [sp, #32]
 80076e8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80076ea:	47b0      	blx	r6
 80076ec:	3001      	adds	r0, #1
 80076ee:	d100      	bne.n	80076f2 <_printf_float+0x42e>
 80076f0:	e646      	b.n	8007380 <_printf_float+0xbc>
 80076f2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80076f4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80076f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80076f8:	2200      	movs	r2, #0
 80076fa:	001e      	movs	r6, r3
 80076fc:	2300      	movs	r3, #0
 80076fe:	f7f8 fea5 	bl	800044c <__aeabi_dcmpeq>
 8007702:	2800      	cmp	r0, #0
 8007704:	d11c      	bne.n	8007740 <_printf_float+0x47c>
 8007706:	0033      	movs	r3, r6
 8007708:	1c6a      	adds	r2, r5, #1
 800770a:	3b01      	subs	r3, #1
 800770c:	0038      	movs	r0, r7
 800770e:	9908      	ldr	r1, [sp, #32]
 8007710:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007712:	47a8      	blx	r5
 8007714:	3001      	adds	r0, #1
 8007716:	d10f      	bne.n	8007738 <_printf_float+0x474>
 8007718:	e632      	b.n	8007380 <_printf_float+0xbc>
 800771a:	0022      	movs	r2, r4
 800771c:	2301      	movs	r3, #1
 800771e:	0038      	movs	r0, r7
 8007720:	9908      	ldr	r1, [sp, #32]
 8007722:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007724:	321a      	adds	r2, #26
 8007726:	47b0      	blx	r6
 8007728:	3001      	adds	r0, #1
 800772a:	d100      	bne.n	800772e <_printf_float+0x46a>
 800772c:	e628      	b.n	8007380 <_printf_float+0xbc>
 800772e:	3501      	adds	r5, #1
 8007730:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007732:	3b01      	subs	r3, #1
 8007734:	42ab      	cmp	r3, r5
 8007736:	dcf0      	bgt.n	800771a <_printf_float+0x456>
 8007738:	0022      	movs	r2, r4
 800773a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800773c:	3250      	adds	r2, #80	; 0x50
 800773e:	e6c8      	b.n	80074d2 <_printf_float+0x20e>
 8007740:	2500      	movs	r5, #0
 8007742:	e7f5      	b.n	8007730 <_printf_float+0x46c>
 8007744:	002a      	movs	r2, r5
 8007746:	e7e1      	b.n	800770c <_printf_float+0x448>
 8007748:	0022      	movs	r2, r4
 800774a:	2301      	movs	r3, #1
 800774c:	0038      	movs	r0, r7
 800774e:	9908      	ldr	r1, [sp, #32]
 8007750:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007752:	3219      	adds	r2, #25
 8007754:	47b0      	blx	r6
 8007756:	3001      	adds	r0, #1
 8007758:	d100      	bne.n	800775c <_printf_float+0x498>
 800775a:	e611      	b.n	8007380 <_printf_float+0xbc>
 800775c:	3501      	adds	r5, #1
 800775e:	68e3      	ldr	r3, [r4, #12]
 8007760:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007762:	1a9b      	subs	r3, r3, r2
 8007764:	42ab      	cmp	r3, r5
 8007766:	dcef      	bgt.n	8007748 <_printf_float+0x484>
 8007768:	e6e8      	b.n	800753c <_printf_float+0x278>
 800776a:	2500      	movs	r5, #0
 800776c:	e7f7      	b.n	800775e <_printf_float+0x49a>
 800776e:	46c0      	nop			; (mov r8, r8)

08007770 <_printf_common>:
 8007770:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007772:	0016      	movs	r6, r2
 8007774:	9301      	str	r3, [sp, #4]
 8007776:	688a      	ldr	r2, [r1, #8]
 8007778:	690b      	ldr	r3, [r1, #16]
 800777a:	000c      	movs	r4, r1
 800777c:	9000      	str	r0, [sp, #0]
 800777e:	4293      	cmp	r3, r2
 8007780:	da00      	bge.n	8007784 <_printf_common+0x14>
 8007782:	0013      	movs	r3, r2
 8007784:	0022      	movs	r2, r4
 8007786:	6033      	str	r3, [r6, #0]
 8007788:	3243      	adds	r2, #67	; 0x43
 800778a:	7812      	ldrb	r2, [r2, #0]
 800778c:	2a00      	cmp	r2, #0
 800778e:	d001      	beq.n	8007794 <_printf_common+0x24>
 8007790:	3301      	adds	r3, #1
 8007792:	6033      	str	r3, [r6, #0]
 8007794:	6823      	ldr	r3, [r4, #0]
 8007796:	069b      	lsls	r3, r3, #26
 8007798:	d502      	bpl.n	80077a0 <_printf_common+0x30>
 800779a:	6833      	ldr	r3, [r6, #0]
 800779c:	3302      	adds	r3, #2
 800779e:	6033      	str	r3, [r6, #0]
 80077a0:	6822      	ldr	r2, [r4, #0]
 80077a2:	2306      	movs	r3, #6
 80077a4:	0015      	movs	r5, r2
 80077a6:	401d      	ands	r5, r3
 80077a8:	421a      	tst	r2, r3
 80077aa:	d027      	beq.n	80077fc <_printf_common+0x8c>
 80077ac:	0023      	movs	r3, r4
 80077ae:	3343      	adds	r3, #67	; 0x43
 80077b0:	781b      	ldrb	r3, [r3, #0]
 80077b2:	1e5a      	subs	r2, r3, #1
 80077b4:	4193      	sbcs	r3, r2
 80077b6:	6822      	ldr	r2, [r4, #0]
 80077b8:	0692      	lsls	r2, r2, #26
 80077ba:	d430      	bmi.n	800781e <_printf_common+0xae>
 80077bc:	0022      	movs	r2, r4
 80077be:	9901      	ldr	r1, [sp, #4]
 80077c0:	9800      	ldr	r0, [sp, #0]
 80077c2:	9d08      	ldr	r5, [sp, #32]
 80077c4:	3243      	adds	r2, #67	; 0x43
 80077c6:	47a8      	blx	r5
 80077c8:	3001      	adds	r0, #1
 80077ca:	d025      	beq.n	8007818 <_printf_common+0xa8>
 80077cc:	2206      	movs	r2, #6
 80077ce:	6823      	ldr	r3, [r4, #0]
 80077d0:	2500      	movs	r5, #0
 80077d2:	4013      	ands	r3, r2
 80077d4:	2b04      	cmp	r3, #4
 80077d6:	d105      	bne.n	80077e4 <_printf_common+0x74>
 80077d8:	6833      	ldr	r3, [r6, #0]
 80077da:	68e5      	ldr	r5, [r4, #12]
 80077dc:	1aed      	subs	r5, r5, r3
 80077de:	43eb      	mvns	r3, r5
 80077e0:	17db      	asrs	r3, r3, #31
 80077e2:	401d      	ands	r5, r3
 80077e4:	68a3      	ldr	r3, [r4, #8]
 80077e6:	6922      	ldr	r2, [r4, #16]
 80077e8:	4293      	cmp	r3, r2
 80077ea:	dd01      	ble.n	80077f0 <_printf_common+0x80>
 80077ec:	1a9b      	subs	r3, r3, r2
 80077ee:	18ed      	adds	r5, r5, r3
 80077f0:	2600      	movs	r6, #0
 80077f2:	42b5      	cmp	r5, r6
 80077f4:	d120      	bne.n	8007838 <_printf_common+0xc8>
 80077f6:	2000      	movs	r0, #0
 80077f8:	e010      	b.n	800781c <_printf_common+0xac>
 80077fa:	3501      	adds	r5, #1
 80077fc:	68e3      	ldr	r3, [r4, #12]
 80077fe:	6832      	ldr	r2, [r6, #0]
 8007800:	1a9b      	subs	r3, r3, r2
 8007802:	42ab      	cmp	r3, r5
 8007804:	ddd2      	ble.n	80077ac <_printf_common+0x3c>
 8007806:	0022      	movs	r2, r4
 8007808:	2301      	movs	r3, #1
 800780a:	9901      	ldr	r1, [sp, #4]
 800780c:	9800      	ldr	r0, [sp, #0]
 800780e:	9f08      	ldr	r7, [sp, #32]
 8007810:	3219      	adds	r2, #25
 8007812:	47b8      	blx	r7
 8007814:	3001      	adds	r0, #1
 8007816:	d1f0      	bne.n	80077fa <_printf_common+0x8a>
 8007818:	2001      	movs	r0, #1
 800781a:	4240      	negs	r0, r0
 800781c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800781e:	2030      	movs	r0, #48	; 0x30
 8007820:	18e1      	adds	r1, r4, r3
 8007822:	3143      	adds	r1, #67	; 0x43
 8007824:	7008      	strb	r0, [r1, #0]
 8007826:	0021      	movs	r1, r4
 8007828:	1c5a      	adds	r2, r3, #1
 800782a:	3145      	adds	r1, #69	; 0x45
 800782c:	7809      	ldrb	r1, [r1, #0]
 800782e:	18a2      	adds	r2, r4, r2
 8007830:	3243      	adds	r2, #67	; 0x43
 8007832:	3302      	adds	r3, #2
 8007834:	7011      	strb	r1, [r2, #0]
 8007836:	e7c1      	b.n	80077bc <_printf_common+0x4c>
 8007838:	0022      	movs	r2, r4
 800783a:	2301      	movs	r3, #1
 800783c:	9901      	ldr	r1, [sp, #4]
 800783e:	9800      	ldr	r0, [sp, #0]
 8007840:	9f08      	ldr	r7, [sp, #32]
 8007842:	321a      	adds	r2, #26
 8007844:	47b8      	blx	r7
 8007846:	3001      	adds	r0, #1
 8007848:	d0e6      	beq.n	8007818 <_printf_common+0xa8>
 800784a:	3601      	adds	r6, #1
 800784c:	e7d1      	b.n	80077f2 <_printf_common+0x82>
	...

08007850 <_printf_i>:
 8007850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007852:	b08b      	sub	sp, #44	; 0x2c
 8007854:	9206      	str	r2, [sp, #24]
 8007856:	000a      	movs	r2, r1
 8007858:	3243      	adds	r2, #67	; 0x43
 800785a:	9307      	str	r3, [sp, #28]
 800785c:	9005      	str	r0, [sp, #20]
 800785e:	9204      	str	r2, [sp, #16]
 8007860:	7e0a      	ldrb	r2, [r1, #24]
 8007862:	000c      	movs	r4, r1
 8007864:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007866:	2a78      	cmp	r2, #120	; 0x78
 8007868:	d809      	bhi.n	800787e <_printf_i+0x2e>
 800786a:	2a62      	cmp	r2, #98	; 0x62
 800786c:	d80b      	bhi.n	8007886 <_printf_i+0x36>
 800786e:	2a00      	cmp	r2, #0
 8007870:	d100      	bne.n	8007874 <_printf_i+0x24>
 8007872:	e0be      	b.n	80079f2 <_printf_i+0x1a2>
 8007874:	497c      	ldr	r1, [pc, #496]	; (8007a68 <_printf_i+0x218>)
 8007876:	9103      	str	r1, [sp, #12]
 8007878:	2a58      	cmp	r2, #88	; 0x58
 800787a:	d100      	bne.n	800787e <_printf_i+0x2e>
 800787c:	e093      	b.n	80079a6 <_printf_i+0x156>
 800787e:	0026      	movs	r6, r4
 8007880:	3642      	adds	r6, #66	; 0x42
 8007882:	7032      	strb	r2, [r6, #0]
 8007884:	e022      	b.n	80078cc <_printf_i+0x7c>
 8007886:	0010      	movs	r0, r2
 8007888:	3863      	subs	r0, #99	; 0x63
 800788a:	2815      	cmp	r0, #21
 800788c:	d8f7      	bhi.n	800787e <_printf_i+0x2e>
 800788e:	f7f8 fc4d 	bl	800012c <__gnu_thumb1_case_shi>
 8007892:	0016      	.short	0x0016
 8007894:	fff6001f 	.word	0xfff6001f
 8007898:	fff6fff6 	.word	0xfff6fff6
 800789c:	001ffff6 	.word	0x001ffff6
 80078a0:	fff6fff6 	.word	0xfff6fff6
 80078a4:	fff6fff6 	.word	0xfff6fff6
 80078a8:	003600a3 	.word	0x003600a3
 80078ac:	fff60083 	.word	0xfff60083
 80078b0:	00b4fff6 	.word	0x00b4fff6
 80078b4:	0036fff6 	.word	0x0036fff6
 80078b8:	fff6fff6 	.word	0xfff6fff6
 80078bc:	0087      	.short	0x0087
 80078be:	0026      	movs	r6, r4
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	3642      	adds	r6, #66	; 0x42
 80078c4:	1d11      	adds	r1, r2, #4
 80078c6:	6019      	str	r1, [r3, #0]
 80078c8:	6813      	ldr	r3, [r2, #0]
 80078ca:	7033      	strb	r3, [r6, #0]
 80078cc:	2301      	movs	r3, #1
 80078ce:	e0a2      	b.n	8007a16 <_printf_i+0x1c6>
 80078d0:	6818      	ldr	r0, [r3, #0]
 80078d2:	6809      	ldr	r1, [r1, #0]
 80078d4:	1d02      	adds	r2, r0, #4
 80078d6:	060d      	lsls	r5, r1, #24
 80078d8:	d50b      	bpl.n	80078f2 <_printf_i+0xa2>
 80078da:	6805      	ldr	r5, [r0, #0]
 80078dc:	601a      	str	r2, [r3, #0]
 80078de:	2d00      	cmp	r5, #0
 80078e0:	da03      	bge.n	80078ea <_printf_i+0x9a>
 80078e2:	232d      	movs	r3, #45	; 0x2d
 80078e4:	9a04      	ldr	r2, [sp, #16]
 80078e6:	426d      	negs	r5, r5
 80078e8:	7013      	strb	r3, [r2, #0]
 80078ea:	4b5f      	ldr	r3, [pc, #380]	; (8007a68 <_printf_i+0x218>)
 80078ec:	270a      	movs	r7, #10
 80078ee:	9303      	str	r3, [sp, #12]
 80078f0:	e01b      	b.n	800792a <_printf_i+0xda>
 80078f2:	6805      	ldr	r5, [r0, #0]
 80078f4:	601a      	str	r2, [r3, #0]
 80078f6:	0649      	lsls	r1, r1, #25
 80078f8:	d5f1      	bpl.n	80078de <_printf_i+0x8e>
 80078fa:	b22d      	sxth	r5, r5
 80078fc:	e7ef      	b.n	80078de <_printf_i+0x8e>
 80078fe:	680d      	ldr	r5, [r1, #0]
 8007900:	6819      	ldr	r1, [r3, #0]
 8007902:	1d08      	adds	r0, r1, #4
 8007904:	6018      	str	r0, [r3, #0]
 8007906:	062e      	lsls	r6, r5, #24
 8007908:	d501      	bpl.n	800790e <_printf_i+0xbe>
 800790a:	680d      	ldr	r5, [r1, #0]
 800790c:	e003      	b.n	8007916 <_printf_i+0xc6>
 800790e:	066d      	lsls	r5, r5, #25
 8007910:	d5fb      	bpl.n	800790a <_printf_i+0xba>
 8007912:	680d      	ldr	r5, [r1, #0]
 8007914:	b2ad      	uxth	r5, r5
 8007916:	4b54      	ldr	r3, [pc, #336]	; (8007a68 <_printf_i+0x218>)
 8007918:	2708      	movs	r7, #8
 800791a:	9303      	str	r3, [sp, #12]
 800791c:	2a6f      	cmp	r2, #111	; 0x6f
 800791e:	d000      	beq.n	8007922 <_printf_i+0xd2>
 8007920:	3702      	adds	r7, #2
 8007922:	0023      	movs	r3, r4
 8007924:	2200      	movs	r2, #0
 8007926:	3343      	adds	r3, #67	; 0x43
 8007928:	701a      	strb	r2, [r3, #0]
 800792a:	6863      	ldr	r3, [r4, #4]
 800792c:	60a3      	str	r3, [r4, #8]
 800792e:	2b00      	cmp	r3, #0
 8007930:	db03      	blt.n	800793a <_printf_i+0xea>
 8007932:	2104      	movs	r1, #4
 8007934:	6822      	ldr	r2, [r4, #0]
 8007936:	438a      	bics	r2, r1
 8007938:	6022      	str	r2, [r4, #0]
 800793a:	2d00      	cmp	r5, #0
 800793c:	d102      	bne.n	8007944 <_printf_i+0xf4>
 800793e:	9e04      	ldr	r6, [sp, #16]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00c      	beq.n	800795e <_printf_i+0x10e>
 8007944:	9e04      	ldr	r6, [sp, #16]
 8007946:	0028      	movs	r0, r5
 8007948:	0039      	movs	r1, r7
 800794a:	f7f8 fc7f 	bl	800024c <__aeabi_uidivmod>
 800794e:	9b03      	ldr	r3, [sp, #12]
 8007950:	3e01      	subs	r6, #1
 8007952:	5c5b      	ldrb	r3, [r3, r1]
 8007954:	7033      	strb	r3, [r6, #0]
 8007956:	002b      	movs	r3, r5
 8007958:	0005      	movs	r5, r0
 800795a:	429f      	cmp	r7, r3
 800795c:	d9f3      	bls.n	8007946 <_printf_i+0xf6>
 800795e:	2f08      	cmp	r7, #8
 8007960:	d109      	bne.n	8007976 <_printf_i+0x126>
 8007962:	6823      	ldr	r3, [r4, #0]
 8007964:	07db      	lsls	r3, r3, #31
 8007966:	d506      	bpl.n	8007976 <_printf_i+0x126>
 8007968:	6862      	ldr	r2, [r4, #4]
 800796a:	6923      	ldr	r3, [r4, #16]
 800796c:	429a      	cmp	r2, r3
 800796e:	dc02      	bgt.n	8007976 <_printf_i+0x126>
 8007970:	2330      	movs	r3, #48	; 0x30
 8007972:	3e01      	subs	r6, #1
 8007974:	7033      	strb	r3, [r6, #0]
 8007976:	9b04      	ldr	r3, [sp, #16]
 8007978:	1b9b      	subs	r3, r3, r6
 800797a:	6123      	str	r3, [r4, #16]
 800797c:	9b07      	ldr	r3, [sp, #28]
 800797e:	0021      	movs	r1, r4
 8007980:	9300      	str	r3, [sp, #0]
 8007982:	9805      	ldr	r0, [sp, #20]
 8007984:	9b06      	ldr	r3, [sp, #24]
 8007986:	aa09      	add	r2, sp, #36	; 0x24
 8007988:	f7ff fef2 	bl	8007770 <_printf_common>
 800798c:	3001      	adds	r0, #1
 800798e:	d147      	bne.n	8007a20 <_printf_i+0x1d0>
 8007990:	2001      	movs	r0, #1
 8007992:	4240      	negs	r0, r0
 8007994:	b00b      	add	sp, #44	; 0x2c
 8007996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007998:	2220      	movs	r2, #32
 800799a:	6809      	ldr	r1, [r1, #0]
 800799c:	430a      	orrs	r2, r1
 800799e:	6022      	str	r2, [r4, #0]
 80079a0:	2278      	movs	r2, #120	; 0x78
 80079a2:	4932      	ldr	r1, [pc, #200]	; (8007a6c <_printf_i+0x21c>)
 80079a4:	9103      	str	r1, [sp, #12]
 80079a6:	0021      	movs	r1, r4
 80079a8:	3145      	adds	r1, #69	; 0x45
 80079aa:	700a      	strb	r2, [r1, #0]
 80079ac:	6819      	ldr	r1, [r3, #0]
 80079ae:	6822      	ldr	r2, [r4, #0]
 80079b0:	c920      	ldmia	r1!, {r5}
 80079b2:	0610      	lsls	r0, r2, #24
 80079b4:	d402      	bmi.n	80079bc <_printf_i+0x16c>
 80079b6:	0650      	lsls	r0, r2, #25
 80079b8:	d500      	bpl.n	80079bc <_printf_i+0x16c>
 80079ba:	b2ad      	uxth	r5, r5
 80079bc:	6019      	str	r1, [r3, #0]
 80079be:	07d3      	lsls	r3, r2, #31
 80079c0:	d502      	bpl.n	80079c8 <_printf_i+0x178>
 80079c2:	2320      	movs	r3, #32
 80079c4:	4313      	orrs	r3, r2
 80079c6:	6023      	str	r3, [r4, #0]
 80079c8:	2710      	movs	r7, #16
 80079ca:	2d00      	cmp	r5, #0
 80079cc:	d1a9      	bne.n	8007922 <_printf_i+0xd2>
 80079ce:	2220      	movs	r2, #32
 80079d0:	6823      	ldr	r3, [r4, #0]
 80079d2:	4393      	bics	r3, r2
 80079d4:	6023      	str	r3, [r4, #0]
 80079d6:	e7a4      	b.n	8007922 <_printf_i+0xd2>
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	680d      	ldr	r5, [r1, #0]
 80079dc:	1d10      	adds	r0, r2, #4
 80079de:	6949      	ldr	r1, [r1, #20]
 80079e0:	6018      	str	r0, [r3, #0]
 80079e2:	6813      	ldr	r3, [r2, #0]
 80079e4:	062e      	lsls	r6, r5, #24
 80079e6:	d501      	bpl.n	80079ec <_printf_i+0x19c>
 80079e8:	6019      	str	r1, [r3, #0]
 80079ea:	e002      	b.n	80079f2 <_printf_i+0x1a2>
 80079ec:	066d      	lsls	r5, r5, #25
 80079ee:	d5fb      	bpl.n	80079e8 <_printf_i+0x198>
 80079f0:	8019      	strh	r1, [r3, #0]
 80079f2:	2300      	movs	r3, #0
 80079f4:	9e04      	ldr	r6, [sp, #16]
 80079f6:	6123      	str	r3, [r4, #16]
 80079f8:	e7c0      	b.n	800797c <_printf_i+0x12c>
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	1d11      	adds	r1, r2, #4
 80079fe:	6019      	str	r1, [r3, #0]
 8007a00:	6816      	ldr	r6, [r2, #0]
 8007a02:	2100      	movs	r1, #0
 8007a04:	0030      	movs	r0, r6
 8007a06:	6862      	ldr	r2, [r4, #4]
 8007a08:	f000 fbf1 	bl	80081ee <memchr>
 8007a0c:	2800      	cmp	r0, #0
 8007a0e:	d001      	beq.n	8007a14 <_printf_i+0x1c4>
 8007a10:	1b80      	subs	r0, r0, r6
 8007a12:	6060      	str	r0, [r4, #4]
 8007a14:	6863      	ldr	r3, [r4, #4]
 8007a16:	6123      	str	r3, [r4, #16]
 8007a18:	2300      	movs	r3, #0
 8007a1a:	9a04      	ldr	r2, [sp, #16]
 8007a1c:	7013      	strb	r3, [r2, #0]
 8007a1e:	e7ad      	b.n	800797c <_printf_i+0x12c>
 8007a20:	0032      	movs	r2, r6
 8007a22:	6923      	ldr	r3, [r4, #16]
 8007a24:	9906      	ldr	r1, [sp, #24]
 8007a26:	9805      	ldr	r0, [sp, #20]
 8007a28:	9d07      	ldr	r5, [sp, #28]
 8007a2a:	47a8      	blx	r5
 8007a2c:	3001      	adds	r0, #1
 8007a2e:	d0af      	beq.n	8007990 <_printf_i+0x140>
 8007a30:	6823      	ldr	r3, [r4, #0]
 8007a32:	079b      	lsls	r3, r3, #30
 8007a34:	d415      	bmi.n	8007a62 <_printf_i+0x212>
 8007a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a38:	68e0      	ldr	r0, [r4, #12]
 8007a3a:	4298      	cmp	r0, r3
 8007a3c:	daaa      	bge.n	8007994 <_printf_i+0x144>
 8007a3e:	0018      	movs	r0, r3
 8007a40:	e7a8      	b.n	8007994 <_printf_i+0x144>
 8007a42:	0022      	movs	r2, r4
 8007a44:	2301      	movs	r3, #1
 8007a46:	9906      	ldr	r1, [sp, #24]
 8007a48:	9805      	ldr	r0, [sp, #20]
 8007a4a:	9e07      	ldr	r6, [sp, #28]
 8007a4c:	3219      	adds	r2, #25
 8007a4e:	47b0      	blx	r6
 8007a50:	3001      	adds	r0, #1
 8007a52:	d09d      	beq.n	8007990 <_printf_i+0x140>
 8007a54:	3501      	adds	r5, #1
 8007a56:	68e3      	ldr	r3, [r4, #12]
 8007a58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a5a:	1a9b      	subs	r3, r3, r2
 8007a5c:	42ab      	cmp	r3, r5
 8007a5e:	dcf0      	bgt.n	8007a42 <_printf_i+0x1f2>
 8007a60:	e7e9      	b.n	8007a36 <_printf_i+0x1e6>
 8007a62:	2500      	movs	r5, #0
 8007a64:	e7f7      	b.n	8007a56 <_printf_i+0x206>
 8007a66:	46c0      	nop			; (mov r8, r8)
 8007a68:	0800bc36 	.word	0x0800bc36
 8007a6c:	0800bc47 	.word	0x0800bc47

08007a70 <_scanf_float>:
 8007a70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a72:	b08b      	sub	sp, #44	; 0x2c
 8007a74:	0016      	movs	r6, r2
 8007a76:	9002      	str	r0, [sp, #8]
 8007a78:	22ae      	movs	r2, #174	; 0xae
 8007a7a:	2000      	movs	r0, #0
 8007a7c:	9307      	str	r3, [sp, #28]
 8007a7e:	688b      	ldr	r3, [r1, #8]
 8007a80:	000f      	movs	r7, r1
 8007a82:	1e59      	subs	r1, r3, #1
 8007a84:	0052      	lsls	r2, r2, #1
 8007a86:	9006      	str	r0, [sp, #24]
 8007a88:	4291      	cmp	r1, r2
 8007a8a:	d905      	bls.n	8007a98 <_scanf_float+0x28>
 8007a8c:	3b5e      	subs	r3, #94	; 0x5e
 8007a8e:	3bff      	subs	r3, #255	; 0xff
 8007a90:	9306      	str	r3, [sp, #24]
 8007a92:	235e      	movs	r3, #94	; 0x5e
 8007a94:	33ff      	adds	r3, #255	; 0xff
 8007a96:	60bb      	str	r3, [r7, #8]
 8007a98:	23f0      	movs	r3, #240	; 0xf0
 8007a9a:	683a      	ldr	r2, [r7, #0]
 8007a9c:	00db      	lsls	r3, r3, #3
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	603b      	str	r3, [r7, #0]
 8007aa2:	003b      	movs	r3, r7
 8007aa4:	2400      	movs	r4, #0
 8007aa6:	331c      	adds	r3, #28
 8007aa8:	001d      	movs	r5, r3
 8007aaa:	9304      	str	r3, [sp, #16]
 8007aac:	9403      	str	r4, [sp, #12]
 8007aae:	9409      	str	r4, [sp, #36]	; 0x24
 8007ab0:	9408      	str	r4, [sp, #32]
 8007ab2:	9401      	str	r4, [sp, #4]
 8007ab4:	9405      	str	r4, [sp, #20]
 8007ab6:	68ba      	ldr	r2, [r7, #8]
 8007ab8:	2a00      	cmp	r2, #0
 8007aba:	d00a      	beq.n	8007ad2 <_scanf_float+0x62>
 8007abc:	6833      	ldr	r3, [r6, #0]
 8007abe:	781b      	ldrb	r3, [r3, #0]
 8007ac0:	2b4e      	cmp	r3, #78	; 0x4e
 8007ac2:	d844      	bhi.n	8007b4e <_scanf_float+0xde>
 8007ac4:	0018      	movs	r0, r3
 8007ac6:	2b40      	cmp	r3, #64	; 0x40
 8007ac8:	d82c      	bhi.n	8007b24 <_scanf_float+0xb4>
 8007aca:	382b      	subs	r0, #43	; 0x2b
 8007acc:	b2c1      	uxtb	r1, r0
 8007ace:	290e      	cmp	r1, #14
 8007ad0:	d92a      	bls.n	8007b28 <_scanf_float+0xb8>
 8007ad2:	9b01      	ldr	r3, [sp, #4]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d003      	beq.n	8007ae0 <_scanf_float+0x70>
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	4aa3      	ldr	r2, [pc, #652]	; (8007d68 <_scanf_float+0x2f8>)
 8007adc:	4013      	ands	r3, r2
 8007ade:	603b      	str	r3, [r7, #0]
 8007ae0:	9b03      	ldr	r3, [sp, #12]
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d900      	bls.n	8007aea <_scanf_float+0x7a>
 8007ae8:	e0f9      	b.n	8007cde <_scanf_float+0x26e>
 8007aea:	24be      	movs	r4, #190	; 0xbe
 8007aec:	0064      	lsls	r4, r4, #1
 8007aee:	9b04      	ldr	r3, [sp, #16]
 8007af0:	429d      	cmp	r5, r3
 8007af2:	d900      	bls.n	8007af6 <_scanf_float+0x86>
 8007af4:	e0e9      	b.n	8007cca <_scanf_float+0x25a>
 8007af6:	2301      	movs	r3, #1
 8007af8:	9303      	str	r3, [sp, #12]
 8007afa:	e183      	b.n	8007e04 <_scanf_float+0x394>
 8007afc:	0018      	movs	r0, r3
 8007afe:	3861      	subs	r0, #97	; 0x61
 8007b00:	280d      	cmp	r0, #13
 8007b02:	d8e6      	bhi.n	8007ad2 <_scanf_float+0x62>
 8007b04:	f7f8 fb12 	bl	800012c <__gnu_thumb1_case_shi>
 8007b08:	ffe50083 	.word	0xffe50083
 8007b0c:	ffe5ffe5 	.word	0xffe5ffe5
 8007b10:	00a200b6 	.word	0x00a200b6
 8007b14:	ffe5ffe5 	.word	0xffe5ffe5
 8007b18:	ffe50089 	.word	0xffe50089
 8007b1c:	ffe5ffe5 	.word	0xffe5ffe5
 8007b20:	0065ffe5 	.word	0x0065ffe5
 8007b24:	3841      	subs	r0, #65	; 0x41
 8007b26:	e7eb      	b.n	8007b00 <_scanf_float+0x90>
 8007b28:	280e      	cmp	r0, #14
 8007b2a:	d8d2      	bhi.n	8007ad2 <_scanf_float+0x62>
 8007b2c:	f7f8 fafe 	bl	800012c <__gnu_thumb1_case_shi>
 8007b30:	ffd1004b 	.word	0xffd1004b
 8007b34:	0098004b 	.word	0x0098004b
 8007b38:	0020ffd1 	.word	0x0020ffd1
 8007b3c:	00400040 	.word	0x00400040
 8007b40:	00400040 	.word	0x00400040
 8007b44:	00400040 	.word	0x00400040
 8007b48:	00400040 	.word	0x00400040
 8007b4c:	0040      	.short	0x0040
 8007b4e:	2b6e      	cmp	r3, #110	; 0x6e
 8007b50:	d809      	bhi.n	8007b66 <_scanf_float+0xf6>
 8007b52:	2b60      	cmp	r3, #96	; 0x60
 8007b54:	d8d2      	bhi.n	8007afc <_scanf_float+0x8c>
 8007b56:	2b54      	cmp	r3, #84	; 0x54
 8007b58:	d07d      	beq.n	8007c56 <_scanf_float+0x1e6>
 8007b5a:	2b59      	cmp	r3, #89	; 0x59
 8007b5c:	d1b9      	bne.n	8007ad2 <_scanf_float+0x62>
 8007b5e:	2c07      	cmp	r4, #7
 8007b60:	d1b7      	bne.n	8007ad2 <_scanf_float+0x62>
 8007b62:	2408      	movs	r4, #8
 8007b64:	e02c      	b.n	8007bc0 <_scanf_float+0x150>
 8007b66:	2b74      	cmp	r3, #116	; 0x74
 8007b68:	d075      	beq.n	8007c56 <_scanf_float+0x1e6>
 8007b6a:	2b79      	cmp	r3, #121	; 0x79
 8007b6c:	d0f7      	beq.n	8007b5e <_scanf_float+0xee>
 8007b6e:	e7b0      	b.n	8007ad2 <_scanf_float+0x62>
 8007b70:	6839      	ldr	r1, [r7, #0]
 8007b72:	05c8      	lsls	r0, r1, #23
 8007b74:	d51c      	bpl.n	8007bb0 <_scanf_float+0x140>
 8007b76:	2380      	movs	r3, #128	; 0x80
 8007b78:	4399      	bics	r1, r3
 8007b7a:	9b01      	ldr	r3, [sp, #4]
 8007b7c:	6039      	str	r1, [r7, #0]
 8007b7e:	3301      	adds	r3, #1
 8007b80:	9301      	str	r3, [sp, #4]
 8007b82:	9b06      	ldr	r3, [sp, #24]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d003      	beq.n	8007b90 <_scanf_float+0x120>
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	3201      	adds	r2, #1
 8007b8c:	9306      	str	r3, [sp, #24]
 8007b8e:	60ba      	str	r2, [r7, #8]
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	3b01      	subs	r3, #1
 8007b94:	60bb      	str	r3, [r7, #8]
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	3301      	adds	r3, #1
 8007b9a:	613b      	str	r3, [r7, #16]
 8007b9c:	6873      	ldr	r3, [r6, #4]
 8007b9e:	3b01      	subs	r3, #1
 8007ba0:	6073      	str	r3, [r6, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	dc00      	bgt.n	8007ba8 <_scanf_float+0x138>
 8007ba6:	e086      	b.n	8007cb6 <_scanf_float+0x246>
 8007ba8:	6833      	ldr	r3, [r6, #0]
 8007baa:	3301      	adds	r3, #1
 8007bac:	6033      	str	r3, [r6, #0]
 8007bae:	e782      	b.n	8007ab6 <_scanf_float+0x46>
 8007bb0:	9a03      	ldr	r2, [sp, #12]
 8007bb2:	1912      	adds	r2, r2, r4
 8007bb4:	2a00      	cmp	r2, #0
 8007bb6:	d18c      	bne.n	8007ad2 <_scanf_float+0x62>
 8007bb8:	683a      	ldr	r2, [r7, #0]
 8007bba:	496c      	ldr	r1, [pc, #432]	; (8007d6c <_scanf_float+0x2fc>)
 8007bbc:	400a      	ands	r2, r1
 8007bbe:	603a      	str	r2, [r7, #0]
 8007bc0:	702b      	strb	r3, [r5, #0]
 8007bc2:	3501      	adds	r5, #1
 8007bc4:	e7e4      	b.n	8007b90 <_scanf_float+0x120>
 8007bc6:	2180      	movs	r1, #128	; 0x80
 8007bc8:	683a      	ldr	r2, [r7, #0]
 8007bca:	420a      	tst	r2, r1
 8007bcc:	d081      	beq.n	8007ad2 <_scanf_float+0x62>
 8007bce:	438a      	bics	r2, r1
 8007bd0:	e7f5      	b.n	8007bbe <_scanf_float+0x14e>
 8007bd2:	9a03      	ldr	r2, [sp, #12]
 8007bd4:	2a00      	cmp	r2, #0
 8007bd6:	d10f      	bne.n	8007bf8 <_scanf_float+0x188>
 8007bd8:	9a01      	ldr	r2, [sp, #4]
 8007bda:	2a00      	cmp	r2, #0
 8007bdc:	d10f      	bne.n	8007bfe <_scanf_float+0x18e>
 8007bde:	683a      	ldr	r2, [r7, #0]
 8007be0:	21e0      	movs	r1, #224	; 0xe0
 8007be2:	0010      	movs	r0, r2
 8007be4:	00c9      	lsls	r1, r1, #3
 8007be6:	4008      	ands	r0, r1
 8007be8:	4288      	cmp	r0, r1
 8007bea:	d108      	bne.n	8007bfe <_scanf_float+0x18e>
 8007bec:	4960      	ldr	r1, [pc, #384]	; (8007d70 <_scanf_float+0x300>)
 8007bee:	400a      	ands	r2, r1
 8007bf0:	603a      	str	r2, [r7, #0]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	9203      	str	r2, [sp, #12]
 8007bf6:	e7e3      	b.n	8007bc0 <_scanf_float+0x150>
 8007bf8:	9a03      	ldr	r2, [sp, #12]
 8007bfa:	2a02      	cmp	r2, #2
 8007bfc:	d059      	beq.n	8007cb2 <_scanf_float+0x242>
 8007bfe:	2c01      	cmp	r4, #1
 8007c00:	d002      	beq.n	8007c08 <_scanf_float+0x198>
 8007c02:	2c04      	cmp	r4, #4
 8007c04:	d000      	beq.n	8007c08 <_scanf_float+0x198>
 8007c06:	e764      	b.n	8007ad2 <_scanf_float+0x62>
 8007c08:	3401      	adds	r4, #1
 8007c0a:	b2e4      	uxtb	r4, r4
 8007c0c:	e7d8      	b.n	8007bc0 <_scanf_float+0x150>
 8007c0e:	9a03      	ldr	r2, [sp, #12]
 8007c10:	2a01      	cmp	r2, #1
 8007c12:	d000      	beq.n	8007c16 <_scanf_float+0x1a6>
 8007c14:	e75d      	b.n	8007ad2 <_scanf_float+0x62>
 8007c16:	2202      	movs	r2, #2
 8007c18:	e7ec      	b.n	8007bf4 <_scanf_float+0x184>
 8007c1a:	2c00      	cmp	r4, #0
 8007c1c:	d110      	bne.n	8007c40 <_scanf_float+0x1d0>
 8007c1e:	9a01      	ldr	r2, [sp, #4]
 8007c20:	2a00      	cmp	r2, #0
 8007c22:	d000      	beq.n	8007c26 <_scanf_float+0x1b6>
 8007c24:	e758      	b.n	8007ad8 <_scanf_float+0x68>
 8007c26:	683a      	ldr	r2, [r7, #0]
 8007c28:	21e0      	movs	r1, #224	; 0xe0
 8007c2a:	0010      	movs	r0, r2
 8007c2c:	00c9      	lsls	r1, r1, #3
 8007c2e:	4008      	ands	r0, r1
 8007c30:	4288      	cmp	r0, r1
 8007c32:	d000      	beq.n	8007c36 <_scanf_float+0x1c6>
 8007c34:	e754      	b.n	8007ae0 <_scanf_float+0x70>
 8007c36:	494e      	ldr	r1, [pc, #312]	; (8007d70 <_scanf_float+0x300>)
 8007c38:	3401      	adds	r4, #1
 8007c3a:	400a      	ands	r2, r1
 8007c3c:	603a      	str	r2, [r7, #0]
 8007c3e:	e7bf      	b.n	8007bc0 <_scanf_float+0x150>
 8007c40:	21fd      	movs	r1, #253	; 0xfd
 8007c42:	1ee2      	subs	r2, r4, #3
 8007c44:	420a      	tst	r2, r1
 8007c46:	d000      	beq.n	8007c4a <_scanf_float+0x1da>
 8007c48:	e743      	b.n	8007ad2 <_scanf_float+0x62>
 8007c4a:	e7dd      	b.n	8007c08 <_scanf_float+0x198>
 8007c4c:	2c02      	cmp	r4, #2
 8007c4e:	d000      	beq.n	8007c52 <_scanf_float+0x1e2>
 8007c50:	e73f      	b.n	8007ad2 <_scanf_float+0x62>
 8007c52:	2403      	movs	r4, #3
 8007c54:	e7b4      	b.n	8007bc0 <_scanf_float+0x150>
 8007c56:	2c06      	cmp	r4, #6
 8007c58:	d000      	beq.n	8007c5c <_scanf_float+0x1ec>
 8007c5a:	e73a      	b.n	8007ad2 <_scanf_float+0x62>
 8007c5c:	2407      	movs	r4, #7
 8007c5e:	e7af      	b.n	8007bc0 <_scanf_float+0x150>
 8007c60:	683a      	ldr	r2, [r7, #0]
 8007c62:	0591      	lsls	r1, r2, #22
 8007c64:	d400      	bmi.n	8007c68 <_scanf_float+0x1f8>
 8007c66:	e734      	b.n	8007ad2 <_scanf_float+0x62>
 8007c68:	4942      	ldr	r1, [pc, #264]	; (8007d74 <_scanf_float+0x304>)
 8007c6a:	400a      	ands	r2, r1
 8007c6c:	603a      	str	r2, [r7, #0]
 8007c6e:	9a01      	ldr	r2, [sp, #4]
 8007c70:	9205      	str	r2, [sp, #20]
 8007c72:	e7a5      	b.n	8007bc0 <_scanf_float+0x150>
 8007c74:	21a0      	movs	r1, #160	; 0xa0
 8007c76:	2080      	movs	r0, #128	; 0x80
 8007c78:	683a      	ldr	r2, [r7, #0]
 8007c7a:	00c9      	lsls	r1, r1, #3
 8007c7c:	4011      	ands	r1, r2
 8007c7e:	00c0      	lsls	r0, r0, #3
 8007c80:	4281      	cmp	r1, r0
 8007c82:	d006      	beq.n	8007c92 <_scanf_float+0x222>
 8007c84:	4202      	tst	r2, r0
 8007c86:	d100      	bne.n	8007c8a <_scanf_float+0x21a>
 8007c88:	e723      	b.n	8007ad2 <_scanf_float+0x62>
 8007c8a:	9901      	ldr	r1, [sp, #4]
 8007c8c:	2900      	cmp	r1, #0
 8007c8e:	d100      	bne.n	8007c92 <_scanf_float+0x222>
 8007c90:	e726      	b.n	8007ae0 <_scanf_float+0x70>
 8007c92:	0591      	lsls	r1, r2, #22
 8007c94:	d404      	bmi.n	8007ca0 <_scanf_float+0x230>
 8007c96:	9901      	ldr	r1, [sp, #4]
 8007c98:	9805      	ldr	r0, [sp, #20]
 8007c9a:	9509      	str	r5, [sp, #36]	; 0x24
 8007c9c:	1a09      	subs	r1, r1, r0
 8007c9e:	9108      	str	r1, [sp, #32]
 8007ca0:	4933      	ldr	r1, [pc, #204]	; (8007d70 <_scanf_float+0x300>)
 8007ca2:	400a      	ands	r2, r1
 8007ca4:	21c0      	movs	r1, #192	; 0xc0
 8007ca6:	0049      	lsls	r1, r1, #1
 8007ca8:	430a      	orrs	r2, r1
 8007caa:	603a      	str	r2, [r7, #0]
 8007cac:	2200      	movs	r2, #0
 8007cae:	9201      	str	r2, [sp, #4]
 8007cb0:	e786      	b.n	8007bc0 <_scanf_float+0x150>
 8007cb2:	2203      	movs	r2, #3
 8007cb4:	e79e      	b.n	8007bf4 <_scanf_float+0x184>
 8007cb6:	23c0      	movs	r3, #192	; 0xc0
 8007cb8:	005b      	lsls	r3, r3, #1
 8007cba:	0031      	movs	r1, r6
 8007cbc:	58fb      	ldr	r3, [r7, r3]
 8007cbe:	9802      	ldr	r0, [sp, #8]
 8007cc0:	4798      	blx	r3
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	d100      	bne.n	8007cc8 <_scanf_float+0x258>
 8007cc6:	e6f6      	b.n	8007ab6 <_scanf_float+0x46>
 8007cc8:	e703      	b.n	8007ad2 <_scanf_float+0x62>
 8007cca:	3d01      	subs	r5, #1
 8007ccc:	593b      	ldr	r3, [r7, r4]
 8007cce:	0032      	movs	r2, r6
 8007cd0:	7829      	ldrb	r1, [r5, #0]
 8007cd2:	9802      	ldr	r0, [sp, #8]
 8007cd4:	4798      	blx	r3
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	3b01      	subs	r3, #1
 8007cda:	613b      	str	r3, [r7, #16]
 8007cdc:	e707      	b.n	8007aee <_scanf_float+0x7e>
 8007cde:	1e63      	subs	r3, r4, #1
 8007ce0:	2b06      	cmp	r3, #6
 8007ce2:	d80e      	bhi.n	8007d02 <_scanf_float+0x292>
 8007ce4:	9503      	str	r5, [sp, #12]
 8007ce6:	2c02      	cmp	r4, #2
 8007ce8:	d920      	bls.n	8007d2c <_scanf_float+0x2bc>
 8007cea:	1b63      	subs	r3, r4, r5
 8007cec:	b2db      	uxtb	r3, r3
 8007cee:	9306      	str	r3, [sp, #24]
 8007cf0:	9b03      	ldr	r3, [sp, #12]
 8007cf2:	9a06      	ldr	r2, [sp, #24]
 8007cf4:	189b      	adds	r3, r3, r2
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	2b03      	cmp	r3, #3
 8007cfa:	d827      	bhi.n	8007d4c <_scanf_float+0x2dc>
 8007cfc:	3c03      	subs	r4, #3
 8007cfe:	b2e4      	uxtb	r4, r4
 8007d00:	1b2d      	subs	r5, r5, r4
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	05da      	lsls	r2, r3, #23
 8007d06:	d552      	bpl.n	8007dae <_scanf_float+0x33e>
 8007d08:	055b      	lsls	r3, r3, #21
 8007d0a:	d535      	bpl.n	8007d78 <_scanf_float+0x308>
 8007d0c:	24be      	movs	r4, #190	; 0xbe
 8007d0e:	0064      	lsls	r4, r4, #1
 8007d10:	9b04      	ldr	r3, [sp, #16]
 8007d12:	429d      	cmp	r5, r3
 8007d14:	d800      	bhi.n	8007d18 <_scanf_float+0x2a8>
 8007d16:	e6ee      	b.n	8007af6 <_scanf_float+0x86>
 8007d18:	3d01      	subs	r5, #1
 8007d1a:	593b      	ldr	r3, [r7, r4]
 8007d1c:	0032      	movs	r2, r6
 8007d1e:	7829      	ldrb	r1, [r5, #0]
 8007d20:	9802      	ldr	r0, [sp, #8]
 8007d22:	4798      	blx	r3
 8007d24:	693b      	ldr	r3, [r7, #16]
 8007d26:	3b01      	subs	r3, #1
 8007d28:	613b      	str	r3, [r7, #16]
 8007d2a:	e7f1      	b.n	8007d10 <_scanf_float+0x2a0>
 8007d2c:	24be      	movs	r4, #190	; 0xbe
 8007d2e:	0064      	lsls	r4, r4, #1
 8007d30:	9b04      	ldr	r3, [sp, #16]
 8007d32:	429d      	cmp	r5, r3
 8007d34:	d800      	bhi.n	8007d38 <_scanf_float+0x2c8>
 8007d36:	e6de      	b.n	8007af6 <_scanf_float+0x86>
 8007d38:	3d01      	subs	r5, #1
 8007d3a:	593b      	ldr	r3, [r7, r4]
 8007d3c:	0032      	movs	r2, r6
 8007d3e:	7829      	ldrb	r1, [r5, #0]
 8007d40:	9802      	ldr	r0, [sp, #8]
 8007d42:	4798      	blx	r3
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	3b01      	subs	r3, #1
 8007d48:	613b      	str	r3, [r7, #16]
 8007d4a:	e7f1      	b.n	8007d30 <_scanf_float+0x2c0>
 8007d4c:	9b03      	ldr	r3, [sp, #12]
 8007d4e:	0032      	movs	r2, r6
 8007d50:	3b01      	subs	r3, #1
 8007d52:	7819      	ldrb	r1, [r3, #0]
 8007d54:	9303      	str	r3, [sp, #12]
 8007d56:	23be      	movs	r3, #190	; 0xbe
 8007d58:	005b      	lsls	r3, r3, #1
 8007d5a:	58fb      	ldr	r3, [r7, r3]
 8007d5c:	9802      	ldr	r0, [sp, #8]
 8007d5e:	4798      	blx	r3
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	3b01      	subs	r3, #1
 8007d64:	613b      	str	r3, [r7, #16]
 8007d66:	e7c3      	b.n	8007cf0 <_scanf_float+0x280>
 8007d68:	fffffeff 	.word	0xfffffeff
 8007d6c:	fffffe7f 	.word	0xfffffe7f
 8007d70:	fffff87f 	.word	0xfffff87f
 8007d74:	fffffd7f 	.word	0xfffffd7f
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	1e6c      	subs	r4, r5, #1
 8007d7c:	7821      	ldrb	r1, [r4, #0]
 8007d7e:	3b01      	subs	r3, #1
 8007d80:	613b      	str	r3, [r7, #16]
 8007d82:	2965      	cmp	r1, #101	; 0x65
 8007d84:	d00c      	beq.n	8007da0 <_scanf_float+0x330>
 8007d86:	2945      	cmp	r1, #69	; 0x45
 8007d88:	d00a      	beq.n	8007da0 <_scanf_float+0x330>
 8007d8a:	23be      	movs	r3, #190	; 0xbe
 8007d8c:	005b      	lsls	r3, r3, #1
 8007d8e:	58fb      	ldr	r3, [r7, r3]
 8007d90:	0032      	movs	r2, r6
 8007d92:	9802      	ldr	r0, [sp, #8]
 8007d94:	4798      	blx	r3
 8007d96:	693b      	ldr	r3, [r7, #16]
 8007d98:	1eac      	subs	r4, r5, #2
 8007d9a:	3b01      	subs	r3, #1
 8007d9c:	7821      	ldrb	r1, [r4, #0]
 8007d9e:	613b      	str	r3, [r7, #16]
 8007da0:	23be      	movs	r3, #190	; 0xbe
 8007da2:	005b      	lsls	r3, r3, #1
 8007da4:	0032      	movs	r2, r6
 8007da6:	58fb      	ldr	r3, [r7, r3]
 8007da8:	9802      	ldr	r0, [sp, #8]
 8007daa:	4798      	blx	r3
 8007dac:	0025      	movs	r5, r4
 8007dae:	683a      	ldr	r2, [r7, #0]
 8007db0:	2310      	movs	r3, #16
 8007db2:	0011      	movs	r1, r2
 8007db4:	4019      	ands	r1, r3
 8007db6:	9103      	str	r1, [sp, #12]
 8007db8:	421a      	tst	r2, r3
 8007dba:	d15b      	bne.n	8007e74 <_scanf_float+0x404>
 8007dbc:	22c0      	movs	r2, #192	; 0xc0
 8007dbe:	7029      	strb	r1, [r5, #0]
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	00d2      	lsls	r2, r2, #3
 8007dc4:	4013      	ands	r3, r2
 8007dc6:	2280      	movs	r2, #128	; 0x80
 8007dc8:	00d2      	lsls	r2, r2, #3
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d11d      	bne.n	8007e0a <_scanf_float+0x39a>
 8007dce:	9b05      	ldr	r3, [sp, #20]
 8007dd0:	9a01      	ldr	r2, [sp, #4]
 8007dd2:	9901      	ldr	r1, [sp, #4]
 8007dd4:	1a9a      	subs	r2, r3, r2
 8007dd6:	428b      	cmp	r3, r1
 8007dd8:	d124      	bne.n	8007e24 <_scanf_float+0x3b4>
 8007dda:	2200      	movs	r2, #0
 8007ddc:	9904      	ldr	r1, [sp, #16]
 8007dde:	9802      	ldr	r0, [sp, #8]
 8007de0:	f002 fc98 	bl	800a714 <_strtod_r>
 8007de4:	9b07      	ldr	r3, [sp, #28]
 8007de6:	683a      	ldr	r2, [r7, #0]
 8007de8:	0004      	movs	r4, r0
 8007dea:	000d      	movs	r5, r1
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	0791      	lsls	r1, r2, #30
 8007df0:	d525      	bpl.n	8007e3e <_scanf_float+0x3ce>
 8007df2:	9907      	ldr	r1, [sp, #28]
 8007df4:	1d1a      	adds	r2, r3, #4
 8007df6:	600a      	str	r2, [r1, #0]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	601c      	str	r4, [r3, #0]
 8007dfc:	605d      	str	r5, [r3, #4]
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	3301      	adds	r3, #1
 8007e02:	60fb      	str	r3, [r7, #12]
 8007e04:	9803      	ldr	r0, [sp, #12]
 8007e06:	b00b      	add	sp, #44	; 0x2c
 8007e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e0a:	9b08      	ldr	r3, [sp, #32]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d0e4      	beq.n	8007dda <_scanf_float+0x36a>
 8007e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e12:	9a03      	ldr	r2, [sp, #12]
 8007e14:	1c59      	adds	r1, r3, #1
 8007e16:	9802      	ldr	r0, [sp, #8]
 8007e18:	230a      	movs	r3, #10
 8007e1a:	f002 fd09 	bl	800a830 <_strtol_r>
 8007e1e:	9b08      	ldr	r3, [sp, #32]
 8007e20:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007e22:	1ac2      	subs	r2, r0, r3
 8007e24:	003b      	movs	r3, r7
 8007e26:	3370      	adds	r3, #112	; 0x70
 8007e28:	33ff      	adds	r3, #255	; 0xff
 8007e2a:	429d      	cmp	r5, r3
 8007e2c:	d302      	bcc.n	8007e34 <_scanf_float+0x3c4>
 8007e2e:	003d      	movs	r5, r7
 8007e30:	356f      	adds	r5, #111	; 0x6f
 8007e32:	35ff      	adds	r5, #255	; 0xff
 8007e34:	0028      	movs	r0, r5
 8007e36:	4910      	ldr	r1, [pc, #64]	; (8007e78 <_scanf_float+0x408>)
 8007e38:	f000 f8e6 	bl	8008008 <siprintf>
 8007e3c:	e7cd      	b.n	8007dda <_scanf_float+0x36a>
 8007e3e:	1d19      	adds	r1, r3, #4
 8007e40:	0752      	lsls	r2, r2, #29
 8007e42:	d502      	bpl.n	8007e4a <_scanf_float+0x3da>
 8007e44:	9a07      	ldr	r2, [sp, #28]
 8007e46:	6011      	str	r1, [r2, #0]
 8007e48:	e7d6      	b.n	8007df8 <_scanf_float+0x388>
 8007e4a:	9a07      	ldr	r2, [sp, #28]
 8007e4c:	0020      	movs	r0, r4
 8007e4e:	6011      	str	r1, [r2, #0]
 8007e50:	681e      	ldr	r6, [r3, #0]
 8007e52:	0022      	movs	r2, r4
 8007e54:	002b      	movs	r3, r5
 8007e56:	0029      	movs	r1, r5
 8007e58:	f7fa fe3a 	bl	8002ad0 <__aeabi_dcmpun>
 8007e5c:	2800      	cmp	r0, #0
 8007e5e:	d004      	beq.n	8007e6a <_scanf_float+0x3fa>
 8007e60:	4806      	ldr	r0, [pc, #24]	; (8007e7c <_scanf_float+0x40c>)
 8007e62:	f000 f9cf 	bl	8008204 <nanf>
 8007e66:	6030      	str	r0, [r6, #0]
 8007e68:	e7c9      	b.n	8007dfe <_scanf_float+0x38e>
 8007e6a:	0020      	movs	r0, r4
 8007e6c:	0029      	movs	r1, r5
 8007e6e:	f7fa ff21 	bl	8002cb4 <__aeabi_d2f>
 8007e72:	e7f8      	b.n	8007e66 <_scanf_float+0x3f6>
 8007e74:	2300      	movs	r3, #0
 8007e76:	e63f      	b.n	8007af8 <_scanf_float+0x88>
 8007e78:	0800bc58 	.word	0x0800bc58
 8007e7c:	0800bfed 	.word	0x0800bfed

08007e80 <std>:
 8007e80:	2300      	movs	r3, #0
 8007e82:	b510      	push	{r4, lr}
 8007e84:	0004      	movs	r4, r0
 8007e86:	6003      	str	r3, [r0, #0]
 8007e88:	6043      	str	r3, [r0, #4]
 8007e8a:	6083      	str	r3, [r0, #8]
 8007e8c:	8181      	strh	r1, [r0, #12]
 8007e8e:	6643      	str	r3, [r0, #100]	; 0x64
 8007e90:	81c2      	strh	r2, [r0, #14]
 8007e92:	6103      	str	r3, [r0, #16]
 8007e94:	6143      	str	r3, [r0, #20]
 8007e96:	6183      	str	r3, [r0, #24]
 8007e98:	0019      	movs	r1, r3
 8007e9a:	2208      	movs	r2, #8
 8007e9c:	305c      	adds	r0, #92	; 0x5c
 8007e9e:	f000 f91f 	bl	80080e0 <memset>
 8007ea2:	4b0b      	ldr	r3, [pc, #44]	; (8007ed0 <std+0x50>)
 8007ea4:	6224      	str	r4, [r4, #32]
 8007ea6:	6263      	str	r3, [r4, #36]	; 0x24
 8007ea8:	4b0a      	ldr	r3, [pc, #40]	; (8007ed4 <std+0x54>)
 8007eaa:	62a3      	str	r3, [r4, #40]	; 0x28
 8007eac:	4b0a      	ldr	r3, [pc, #40]	; (8007ed8 <std+0x58>)
 8007eae:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007eb0:	4b0a      	ldr	r3, [pc, #40]	; (8007edc <std+0x5c>)
 8007eb2:	6323      	str	r3, [r4, #48]	; 0x30
 8007eb4:	4b0a      	ldr	r3, [pc, #40]	; (8007ee0 <std+0x60>)
 8007eb6:	429c      	cmp	r4, r3
 8007eb8:	d005      	beq.n	8007ec6 <std+0x46>
 8007eba:	4b0a      	ldr	r3, [pc, #40]	; (8007ee4 <std+0x64>)
 8007ebc:	429c      	cmp	r4, r3
 8007ebe:	d002      	beq.n	8007ec6 <std+0x46>
 8007ec0:	4b09      	ldr	r3, [pc, #36]	; (8007ee8 <std+0x68>)
 8007ec2:	429c      	cmp	r4, r3
 8007ec4:	d103      	bne.n	8007ece <std+0x4e>
 8007ec6:	0020      	movs	r0, r4
 8007ec8:	3058      	adds	r0, #88	; 0x58
 8007eca:	f000 f98d 	bl	80081e8 <__retarget_lock_init_recursive>
 8007ece:	bd10      	pop	{r4, pc}
 8007ed0:	08008049 	.word	0x08008049
 8007ed4:	08008071 	.word	0x08008071
 8007ed8:	080080a9 	.word	0x080080a9
 8007edc:	080080d5 	.word	0x080080d5
 8007ee0:	20000310 	.word	0x20000310
 8007ee4:	20000378 	.word	0x20000378
 8007ee8:	200003e0 	.word	0x200003e0

08007eec <stdio_exit_handler>:
 8007eec:	b510      	push	{r4, lr}
 8007eee:	4a03      	ldr	r2, [pc, #12]	; (8007efc <stdio_exit_handler+0x10>)
 8007ef0:	4903      	ldr	r1, [pc, #12]	; (8007f00 <stdio_exit_handler+0x14>)
 8007ef2:	4804      	ldr	r0, [pc, #16]	; (8007f04 <stdio_exit_handler+0x18>)
 8007ef4:	f000 f86c 	bl	8007fd0 <_fwalk_sglue>
 8007ef8:	bd10      	pop	{r4, pc}
 8007efa:	46c0      	nop			; (mov r8, r8)
 8007efc:	2000000c 	.word	0x2000000c
 8007f00:	0800ac11 	.word	0x0800ac11
 8007f04:	20000018 	.word	0x20000018

08007f08 <cleanup_stdio>:
 8007f08:	6841      	ldr	r1, [r0, #4]
 8007f0a:	4b0b      	ldr	r3, [pc, #44]	; (8007f38 <cleanup_stdio+0x30>)
 8007f0c:	b510      	push	{r4, lr}
 8007f0e:	0004      	movs	r4, r0
 8007f10:	4299      	cmp	r1, r3
 8007f12:	d001      	beq.n	8007f18 <cleanup_stdio+0x10>
 8007f14:	f002 fe7c 	bl	800ac10 <_fflush_r>
 8007f18:	68a1      	ldr	r1, [r4, #8]
 8007f1a:	4b08      	ldr	r3, [pc, #32]	; (8007f3c <cleanup_stdio+0x34>)
 8007f1c:	4299      	cmp	r1, r3
 8007f1e:	d002      	beq.n	8007f26 <cleanup_stdio+0x1e>
 8007f20:	0020      	movs	r0, r4
 8007f22:	f002 fe75 	bl	800ac10 <_fflush_r>
 8007f26:	68e1      	ldr	r1, [r4, #12]
 8007f28:	4b05      	ldr	r3, [pc, #20]	; (8007f40 <cleanup_stdio+0x38>)
 8007f2a:	4299      	cmp	r1, r3
 8007f2c:	d002      	beq.n	8007f34 <cleanup_stdio+0x2c>
 8007f2e:	0020      	movs	r0, r4
 8007f30:	f002 fe6e 	bl	800ac10 <_fflush_r>
 8007f34:	bd10      	pop	{r4, pc}
 8007f36:	46c0      	nop			; (mov r8, r8)
 8007f38:	20000310 	.word	0x20000310
 8007f3c:	20000378 	.word	0x20000378
 8007f40:	200003e0 	.word	0x200003e0

08007f44 <global_stdio_init.part.0>:
 8007f44:	b510      	push	{r4, lr}
 8007f46:	4b09      	ldr	r3, [pc, #36]	; (8007f6c <global_stdio_init.part.0+0x28>)
 8007f48:	4a09      	ldr	r2, [pc, #36]	; (8007f70 <global_stdio_init.part.0+0x2c>)
 8007f4a:	2104      	movs	r1, #4
 8007f4c:	601a      	str	r2, [r3, #0]
 8007f4e:	4809      	ldr	r0, [pc, #36]	; (8007f74 <global_stdio_init.part.0+0x30>)
 8007f50:	2200      	movs	r2, #0
 8007f52:	f7ff ff95 	bl	8007e80 <std>
 8007f56:	2201      	movs	r2, #1
 8007f58:	2109      	movs	r1, #9
 8007f5a:	4807      	ldr	r0, [pc, #28]	; (8007f78 <global_stdio_init.part.0+0x34>)
 8007f5c:	f7ff ff90 	bl	8007e80 <std>
 8007f60:	2202      	movs	r2, #2
 8007f62:	2112      	movs	r1, #18
 8007f64:	4805      	ldr	r0, [pc, #20]	; (8007f7c <global_stdio_init.part.0+0x38>)
 8007f66:	f7ff ff8b 	bl	8007e80 <std>
 8007f6a:	bd10      	pop	{r4, pc}
 8007f6c:	20000448 	.word	0x20000448
 8007f70:	08007eed 	.word	0x08007eed
 8007f74:	20000310 	.word	0x20000310
 8007f78:	20000378 	.word	0x20000378
 8007f7c:	200003e0 	.word	0x200003e0

08007f80 <__sfp_lock_acquire>:
 8007f80:	b510      	push	{r4, lr}
 8007f82:	4802      	ldr	r0, [pc, #8]	; (8007f8c <__sfp_lock_acquire+0xc>)
 8007f84:	f000 f931 	bl	80081ea <__retarget_lock_acquire_recursive>
 8007f88:	bd10      	pop	{r4, pc}
 8007f8a:	46c0      	nop			; (mov r8, r8)
 8007f8c:	20000451 	.word	0x20000451

08007f90 <__sfp_lock_release>:
 8007f90:	b510      	push	{r4, lr}
 8007f92:	4802      	ldr	r0, [pc, #8]	; (8007f9c <__sfp_lock_release+0xc>)
 8007f94:	f000 f92a 	bl	80081ec <__retarget_lock_release_recursive>
 8007f98:	bd10      	pop	{r4, pc}
 8007f9a:	46c0      	nop			; (mov r8, r8)
 8007f9c:	20000451 	.word	0x20000451

08007fa0 <__sinit>:
 8007fa0:	b510      	push	{r4, lr}
 8007fa2:	0004      	movs	r4, r0
 8007fa4:	f7ff ffec 	bl	8007f80 <__sfp_lock_acquire>
 8007fa8:	6a23      	ldr	r3, [r4, #32]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d002      	beq.n	8007fb4 <__sinit+0x14>
 8007fae:	f7ff ffef 	bl	8007f90 <__sfp_lock_release>
 8007fb2:	bd10      	pop	{r4, pc}
 8007fb4:	4b04      	ldr	r3, [pc, #16]	; (8007fc8 <__sinit+0x28>)
 8007fb6:	6223      	str	r3, [r4, #32]
 8007fb8:	4b04      	ldr	r3, [pc, #16]	; (8007fcc <__sinit+0x2c>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d1f6      	bne.n	8007fae <__sinit+0xe>
 8007fc0:	f7ff ffc0 	bl	8007f44 <global_stdio_init.part.0>
 8007fc4:	e7f3      	b.n	8007fae <__sinit+0xe>
 8007fc6:	46c0      	nop			; (mov r8, r8)
 8007fc8:	08007f09 	.word	0x08007f09
 8007fcc:	20000448 	.word	0x20000448

08007fd0 <_fwalk_sglue>:
 8007fd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fd2:	0014      	movs	r4, r2
 8007fd4:	2600      	movs	r6, #0
 8007fd6:	9000      	str	r0, [sp, #0]
 8007fd8:	9101      	str	r1, [sp, #4]
 8007fda:	68a5      	ldr	r5, [r4, #8]
 8007fdc:	6867      	ldr	r7, [r4, #4]
 8007fde:	3f01      	subs	r7, #1
 8007fe0:	d504      	bpl.n	8007fec <_fwalk_sglue+0x1c>
 8007fe2:	6824      	ldr	r4, [r4, #0]
 8007fe4:	2c00      	cmp	r4, #0
 8007fe6:	d1f8      	bne.n	8007fda <_fwalk_sglue+0xa>
 8007fe8:	0030      	movs	r0, r6
 8007fea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007fec:	89ab      	ldrh	r3, [r5, #12]
 8007fee:	2b01      	cmp	r3, #1
 8007ff0:	d908      	bls.n	8008004 <_fwalk_sglue+0x34>
 8007ff2:	220e      	movs	r2, #14
 8007ff4:	5eab      	ldrsh	r3, [r5, r2]
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	d004      	beq.n	8008004 <_fwalk_sglue+0x34>
 8007ffa:	0029      	movs	r1, r5
 8007ffc:	9800      	ldr	r0, [sp, #0]
 8007ffe:	9b01      	ldr	r3, [sp, #4]
 8008000:	4798      	blx	r3
 8008002:	4306      	orrs	r6, r0
 8008004:	3568      	adds	r5, #104	; 0x68
 8008006:	e7ea      	b.n	8007fde <_fwalk_sglue+0xe>

08008008 <siprintf>:
 8008008:	b40e      	push	{r1, r2, r3}
 800800a:	b500      	push	{lr}
 800800c:	490b      	ldr	r1, [pc, #44]	; (800803c <siprintf+0x34>)
 800800e:	b09c      	sub	sp, #112	; 0x70
 8008010:	ab1d      	add	r3, sp, #116	; 0x74
 8008012:	9002      	str	r0, [sp, #8]
 8008014:	9006      	str	r0, [sp, #24]
 8008016:	9107      	str	r1, [sp, #28]
 8008018:	9104      	str	r1, [sp, #16]
 800801a:	4809      	ldr	r0, [pc, #36]	; (8008040 <siprintf+0x38>)
 800801c:	4909      	ldr	r1, [pc, #36]	; (8008044 <siprintf+0x3c>)
 800801e:	cb04      	ldmia	r3!, {r2}
 8008020:	9105      	str	r1, [sp, #20]
 8008022:	6800      	ldr	r0, [r0, #0]
 8008024:	a902      	add	r1, sp, #8
 8008026:	9301      	str	r3, [sp, #4]
 8008028:	f002 fc68 	bl	800a8fc <_svfiprintf_r>
 800802c:	2200      	movs	r2, #0
 800802e:	9b02      	ldr	r3, [sp, #8]
 8008030:	701a      	strb	r2, [r3, #0]
 8008032:	b01c      	add	sp, #112	; 0x70
 8008034:	bc08      	pop	{r3}
 8008036:	b003      	add	sp, #12
 8008038:	4718      	bx	r3
 800803a:	46c0      	nop			; (mov r8, r8)
 800803c:	7fffffff 	.word	0x7fffffff
 8008040:	20000064 	.word	0x20000064
 8008044:	ffff0208 	.word	0xffff0208

08008048 <__sread>:
 8008048:	b570      	push	{r4, r5, r6, lr}
 800804a:	000c      	movs	r4, r1
 800804c:	250e      	movs	r5, #14
 800804e:	5f49      	ldrsh	r1, [r1, r5]
 8008050:	f000 f878 	bl	8008144 <_read_r>
 8008054:	2800      	cmp	r0, #0
 8008056:	db03      	blt.n	8008060 <__sread+0x18>
 8008058:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800805a:	181b      	adds	r3, r3, r0
 800805c:	6563      	str	r3, [r4, #84]	; 0x54
 800805e:	bd70      	pop	{r4, r5, r6, pc}
 8008060:	89a3      	ldrh	r3, [r4, #12]
 8008062:	4a02      	ldr	r2, [pc, #8]	; (800806c <__sread+0x24>)
 8008064:	4013      	ands	r3, r2
 8008066:	81a3      	strh	r3, [r4, #12]
 8008068:	e7f9      	b.n	800805e <__sread+0x16>
 800806a:	46c0      	nop			; (mov r8, r8)
 800806c:	ffffefff 	.word	0xffffefff

08008070 <__swrite>:
 8008070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008072:	001f      	movs	r7, r3
 8008074:	898b      	ldrh	r3, [r1, #12]
 8008076:	0005      	movs	r5, r0
 8008078:	000c      	movs	r4, r1
 800807a:	0016      	movs	r6, r2
 800807c:	05db      	lsls	r3, r3, #23
 800807e:	d505      	bpl.n	800808c <__swrite+0x1c>
 8008080:	230e      	movs	r3, #14
 8008082:	5ec9      	ldrsh	r1, [r1, r3]
 8008084:	2200      	movs	r2, #0
 8008086:	2302      	movs	r3, #2
 8008088:	f000 f848 	bl	800811c <_lseek_r>
 800808c:	89a3      	ldrh	r3, [r4, #12]
 800808e:	4a05      	ldr	r2, [pc, #20]	; (80080a4 <__swrite+0x34>)
 8008090:	0028      	movs	r0, r5
 8008092:	4013      	ands	r3, r2
 8008094:	81a3      	strh	r3, [r4, #12]
 8008096:	0032      	movs	r2, r6
 8008098:	230e      	movs	r3, #14
 800809a:	5ee1      	ldrsh	r1, [r4, r3]
 800809c:	003b      	movs	r3, r7
 800809e:	f000 f865 	bl	800816c <_write_r>
 80080a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080a4:	ffffefff 	.word	0xffffefff

080080a8 <__sseek>:
 80080a8:	b570      	push	{r4, r5, r6, lr}
 80080aa:	000c      	movs	r4, r1
 80080ac:	250e      	movs	r5, #14
 80080ae:	5f49      	ldrsh	r1, [r1, r5]
 80080b0:	f000 f834 	bl	800811c <_lseek_r>
 80080b4:	89a3      	ldrh	r3, [r4, #12]
 80080b6:	1c42      	adds	r2, r0, #1
 80080b8:	d103      	bne.n	80080c2 <__sseek+0x1a>
 80080ba:	4a05      	ldr	r2, [pc, #20]	; (80080d0 <__sseek+0x28>)
 80080bc:	4013      	ands	r3, r2
 80080be:	81a3      	strh	r3, [r4, #12]
 80080c0:	bd70      	pop	{r4, r5, r6, pc}
 80080c2:	2280      	movs	r2, #128	; 0x80
 80080c4:	0152      	lsls	r2, r2, #5
 80080c6:	4313      	orrs	r3, r2
 80080c8:	81a3      	strh	r3, [r4, #12]
 80080ca:	6560      	str	r0, [r4, #84]	; 0x54
 80080cc:	e7f8      	b.n	80080c0 <__sseek+0x18>
 80080ce:	46c0      	nop			; (mov r8, r8)
 80080d0:	ffffefff 	.word	0xffffefff

080080d4 <__sclose>:
 80080d4:	b510      	push	{r4, lr}
 80080d6:	230e      	movs	r3, #14
 80080d8:	5ec9      	ldrsh	r1, [r1, r3]
 80080da:	f000 f80d 	bl	80080f8 <_close_r>
 80080de:	bd10      	pop	{r4, pc}

080080e0 <memset>:
 80080e0:	0003      	movs	r3, r0
 80080e2:	1882      	adds	r2, r0, r2
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d100      	bne.n	80080ea <memset+0xa>
 80080e8:	4770      	bx	lr
 80080ea:	7019      	strb	r1, [r3, #0]
 80080ec:	3301      	adds	r3, #1
 80080ee:	e7f9      	b.n	80080e4 <memset+0x4>

080080f0 <_localeconv_r>:
 80080f0:	4800      	ldr	r0, [pc, #0]	; (80080f4 <_localeconv_r+0x4>)
 80080f2:	4770      	bx	lr
 80080f4:	20000158 	.word	0x20000158

080080f8 <_close_r>:
 80080f8:	2300      	movs	r3, #0
 80080fa:	b570      	push	{r4, r5, r6, lr}
 80080fc:	4d06      	ldr	r5, [pc, #24]	; (8008118 <_close_r+0x20>)
 80080fe:	0004      	movs	r4, r0
 8008100:	0008      	movs	r0, r1
 8008102:	602b      	str	r3, [r5, #0]
 8008104:	f7fc fc92 	bl	8004a2c <_close>
 8008108:	1c43      	adds	r3, r0, #1
 800810a:	d103      	bne.n	8008114 <_close_r+0x1c>
 800810c:	682b      	ldr	r3, [r5, #0]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d000      	beq.n	8008114 <_close_r+0x1c>
 8008112:	6023      	str	r3, [r4, #0]
 8008114:	bd70      	pop	{r4, r5, r6, pc}
 8008116:	46c0      	nop			; (mov r8, r8)
 8008118:	2000044c 	.word	0x2000044c

0800811c <_lseek_r>:
 800811c:	b570      	push	{r4, r5, r6, lr}
 800811e:	0004      	movs	r4, r0
 8008120:	0008      	movs	r0, r1
 8008122:	0011      	movs	r1, r2
 8008124:	001a      	movs	r2, r3
 8008126:	2300      	movs	r3, #0
 8008128:	4d05      	ldr	r5, [pc, #20]	; (8008140 <_lseek_r+0x24>)
 800812a:	602b      	str	r3, [r5, #0]
 800812c:	f7fc fc9f 	bl	8004a6e <_lseek>
 8008130:	1c43      	adds	r3, r0, #1
 8008132:	d103      	bne.n	800813c <_lseek_r+0x20>
 8008134:	682b      	ldr	r3, [r5, #0]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d000      	beq.n	800813c <_lseek_r+0x20>
 800813a:	6023      	str	r3, [r4, #0]
 800813c:	bd70      	pop	{r4, r5, r6, pc}
 800813e:	46c0      	nop			; (mov r8, r8)
 8008140:	2000044c 	.word	0x2000044c

08008144 <_read_r>:
 8008144:	b570      	push	{r4, r5, r6, lr}
 8008146:	0004      	movs	r4, r0
 8008148:	0008      	movs	r0, r1
 800814a:	0011      	movs	r1, r2
 800814c:	001a      	movs	r2, r3
 800814e:	2300      	movs	r3, #0
 8008150:	4d05      	ldr	r5, [pc, #20]	; (8008168 <_read_r+0x24>)
 8008152:	602b      	str	r3, [r5, #0]
 8008154:	f7fc fc31 	bl	80049ba <_read>
 8008158:	1c43      	adds	r3, r0, #1
 800815a:	d103      	bne.n	8008164 <_read_r+0x20>
 800815c:	682b      	ldr	r3, [r5, #0]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d000      	beq.n	8008164 <_read_r+0x20>
 8008162:	6023      	str	r3, [r4, #0]
 8008164:	bd70      	pop	{r4, r5, r6, pc}
 8008166:	46c0      	nop			; (mov r8, r8)
 8008168:	2000044c 	.word	0x2000044c

0800816c <_write_r>:
 800816c:	b570      	push	{r4, r5, r6, lr}
 800816e:	0004      	movs	r4, r0
 8008170:	0008      	movs	r0, r1
 8008172:	0011      	movs	r1, r2
 8008174:	001a      	movs	r2, r3
 8008176:	2300      	movs	r3, #0
 8008178:	4d05      	ldr	r5, [pc, #20]	; (8008190 <_write_r+0x24>)
 800817a:	602b      	str	r3, [r5, #0]
 800817c:	f7fc fc3a 	bl	80049f4 <_write>
 8008180:	1c43      	adds	r3, r0, #1
 8008182:	d103      	bne.n	800818c <_write_r+0x20>
 8008184:	682b      	ldr	r3, [r5, #0]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d000      	beq.n	800818c <_write_r+0x20>
 800818a:	6023      	str	r3, [r4, #0]
 800818c:	bd70      	pop	{r4, r5, r6, pc}
 800818e:	46c0      	nop			; (mov r8, r8)
 8008190:	2000044c 	.word	0x2000044c

08008194 <__errno>:
 8008194:	4b01      	ldr	r3, [pc, #4]	; (800819c <__errno+0x8>)
 8008196:	6818      	ldr	r0, [r3, #0]
 8008198:	4770      	bx	lr
 800819a:	46c0      	nop			; (mov r8, r8)
 800819c:	20000064 	.word	0x20000064

080081a0 <__libc_init_array>:
 80081a0:	b570      	push	{r4, r5, r6, lr}
 80081a2:	2600      	movs	r6, #0
 80081a4:	4c0c      	ldr	r4, [pc, #48]	; (80081d8 <__libc_init_array+0x38>)
 80081a6:	4d0d      	ldr	r5, [pc, #52]	; (80081dc <__libc_init_array+0x3c>)
 80081a8:	1b64      	subs	r4, r4, r5
 80081aa:	10a4      	asrs	r4, r4, #2
 80081ac:	42a6      	cmp	r6, r4
 80081ae:	d109      	bne.n	80081c4 <__libc_init_array+0x24>
 80081b0:	2600      	movs	r6, #0
 80081b2:	f003 fc71 	bl	800ba98 <_init>
 80081b6:	4c0a      	ldr	r4, [pc, #40]	; (80081e0 <__libc_init_array+0x40>)
 80081b8:	4d0a      	ldr	r5, [pc, #40]	; (80081e4 <__libc_init_array+0x44>)
 80081ba:	1b64      	subs	r4, r4, r5
 80081bc:	10a4      	asrs	r4, r4, #2
 80081be:	42a6      	cmp	r6, r4
 80081c0:	d105      	bne.n	80081ce <__libc_init_array+0x2e>
 80081c2:	bd70      	pop	{r4, r5, r6, pc}
 80081c4:	00b3      	lsls	r3, r6, #2
 80081c6:	58eb      	ldr	r3, [r5, r3]
 80081c8:	4798      	blx	r3
 80081ca:	3601      	adds	r6, #1
 80081cc:	e7ee      	b.n	80081ac <__libc_init_array+0xc>
 80081ce:	00b3      	lsls	r3, r6, #2
 80081d0:	58eb      	ldr	r3, [r5, r3]
 80081d2:	4798      	blx	r3
 80081d4:	3601      	adds	r6, #1
 80081d6:	e7f2      	b.n	80081be <__libc_init_array+0x1e>
 80081d8:	0800c058 	.word	0x0800c058
 80081dc:	0800c058 	.word	0x0800c058
 80081e0:	0800c05c 	.word	0x0800c05c
 80081e4:	0800c058 	.word	0x0800c058

080081e8 <__retarget_lock_init_recursive>:
 80081e8:	4770      	bx	lr

080081ea <__retarget_lock_acquire_recursive>:
 80081ea:	4770      	bx	lr

080081ec <__retarget_lock_release_recursive>:
 80081ec:	4770      	bx	lr

080081ee <memchr>:
 80081ee:	b2c9      	uxtb	r1, r1
 80081f0:	1882      	adds	r2, r0, r2
 80081f2:	4290      	cmp	r0, r2
 80081f4:	d101      	bne.n	80081fa <memchr+0xc>
 80081f6:	2000      	movs	r0, #0
 80081f8:	4770      	bx	lr
 80081fa:	7803      	ldrb	r3, [r0, #0]
 80081fc:	428b      	cmp	r3, r1
 80081fe:	d0fb      	beq.n	80081f8 <memchr+0xa>
 8008200:	3001      	adds	r0, #1
 8008202:	e7f6      	b.n	80081f2 <memchr+0x4>

08008204 <nanf>:
 8008204:	4800      	ldr	r0, [pc, #0]	; (8008208 <nanf+0x4>)
 8008206:	4770      	bx	lr
 8008208:	7fc00000 	.word	0x7fc00000

0800820c <quorem>:
 800820c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800820e:	6902      	ldr	r2, [r0, #16]
 8008210:	690b      	ldr	r3, [r1, #16]
 8008212:	b089      	sub	sp, #36	; 0x24
 8008214:	0007      	movs	r7, r0
 8008216:	9104      	str	r1, [sp, #16]
 8008218:	2000      	movs	r0, #0
 800821a:	429a      	cmp	r2, r3
 800821c:	db69      	blt.n	80082f2 <quorem+0xe6>
 800821e:	3b01      	subs	r3, #1
 8008220:	009c      	lsls	r4, r3, #2
 8008222:	9301      	str	r3, [sp, #4]
 8008224:	000b      	movs	r3, r1
 8008226:	3314      	adds	r3, #20
 8008228:	9306      	str	r3, [sp, #24]
 800822a:	191b      	adds	r3, r3, r4
 800822c:	9305      	str	r3, [sp, #20]
 800822e:	003b      	movs	r3, r7
 8008230:	3314      	adds	r3, #20
 8008232:	9303      	str	r3, [sp, #12]
 8008234:	191c      	adds	r4, r3, r4
 8008236:	9b05      	ldr	r3, [sp, #20]
 8008238:	6826      	ldr	r6, [r4, #0]
 800823a:	681d      	ldr	r5, [r3, #0]
 800823c:	0030      	movs	r0, r6
 800823e:	3501      	adds	r5, #1
 8008240:	0029      	movs	r1, r5
 8008242:	f7f7 ff7d 	bl	8000140 <__udivsi3>
 8008246:	9002      	str	r0, [sp, #8]
 8008248:	42ae      	cmp	r6, r5
 800824a:	d329      	bcc.n	80082a0 <quorem+0x94>
 800824c:	9b06      	ldr	r3, [sp, #24]
 800824e:	2600      	movs	r6, #0
 8008250:	469c      	mov	ip, r3
 8008252:	9d03      	ldr	r5, [sp, #12]
 8008254:	9606      	str	r6, [sp, #24]
 8008256:	4662      	mov	r2, ip
 8008258:	ca08      	ldmia	r2!, {r3}
 800825a:	6828      	ldr	r0, [r5, #0]
 800825c:	4694      	mov	ip, r2
 800825e:	9a02      	ldr	r2, [sp, #8]
 8008260:	b299      	uxth	r1, r3
 8008262:	4351      	muls	r1, r2
 8008264:	0c1b      	lsrs	r3, r3, #16
 8008266:	4353      	muls	r3, r2
 8008268:	1989      	adds	r1, r1, r6
 800826a:	0c0a      	lsrs	r2, r1, #16
 800826c:	189b      	adds	r3, r3, r2
 800826e:	9307      	str	r3, [sp, #28]
 8008270:	0c1e      	lsrs	r6, r3, #16
 8008272:	9b06      	ldr	r3, [sp, #24]
 8008274:	b282      	uxth	r2, r0
 8008276:	18d2      	adds	r2, r2, r3
 8008278:	466b      	mov	r3, sp
 800827a:	b289      	uxth	r1, r1
 800827c:	8b9b      	ldrh	r3, [r3, #28]
 800827e:	1a52      	subs	r2, r2, r1
 8008280:	0c01      	lsrs	r1, r0, #16
 8008282:	1ac9      	subs	r1, r1, r3
 8008284:	1413      	asrs	r3, r2, #16
 8008286:	18cb      	adds	r3, r1, r3
 8008288:	1419      	asrs	r1, r3, #16
 800828a:	b292      	uxth	r2, r2
 800828c:	041b      	lsls	r3, r3, #16
 800828e:	4313      	orrs	r3, r2
 8008290:	c508      	stmia	r5!, {r3}
 8008292:	9b05      	ldr	r3, [sp, #20]
 8008294:	9106      	str	r1, [sp, #24]
 8008296:	4563      	cmp	r3, ip
 8008298:	d2dd      	bcs.n	8008256 <quorem+0x4a>
 800829a:	6823      	ldr	r3, [r4, #0]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d030      	beq.n	8008302 <quorem+0xf6>
 80082a0:	0038      	movs	r0, r7
 80082a2:	9904      	ldr	r1, [sp, #16]
 80082a4:	f001 fa2a 	bl	80096fc <__mcmp>
 80082a8:	2800      	cmp	r0, #0
 80082aa:	db21      	blt.n	80082f0 <quorem+0xe4>
 80082ac:	0038      	movs	r0, r7
 80082ae:	2600      	movs	r6, #0
 80082b0:	9b02      	ldr	r3, [sp, #8]
 80082b2:	9c04      	ldr	r4, [sp, #16]
 80082b4:	3301      	adds	r3, #1
 80082b6:	9302      	str	r3, [sp, #8]
 80082b8:	3014      	adds	r0, #20
 80082ba:	3414      	adds	r4, #20
 80082bc:	6803      	ldr	r3, [r0, #0]
 80082be:	cc02      	ldmia	r4!, {r1}
 80082c0:	b29d      	uxth	r5, r3
 80082c2:	19ad      	adds	r5, r5, r6
 80082c4:	b28a      	uxth	r2, r1
 80082c6:	1aaa      	subs	r2, r5, r2
 80082c8:	0c09      	lsrs	r1, r1, #16
 80082ca:	0c1b      	lsrs	r3, r3, #16
 80082cc:	1a5b      	subs	r3, r3, r1
 80082ce:	1411      	asrs	r1, r2, #16
 80082d0:	185b      	adds	r3, r3, r1
 80082d2:	141e      	asrs	r6, r3, #16
 80082d4:	b292      	uxth	r2, r2
 80082d6:	041b      	lsls	r3, r3, #16
 80082d8:	4313      	orrs	r3, r2
 80082da:	c008      	stmia	r0!, {r3}
 80082dc:	9b05      	ldr	r3, [sp, #20]
 80082de:	42a3      	cmp	r3, r4
 80082e0:	d2ec      	bcs.n	80082bc <quorem+0xb0>
 80082e2:	9b01      	ldr	r3, [sp, #4]
 80082e4:	9a03      	ldr	r2, [sp, #12]
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	18d3      	adds	r3, r2, r3
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	2a00      	cmp	r2, #0
 80082ee:	d015      	beq.n	800831c <quorem+0x110>
 80082f0:	9802      	ldr	r0, [sp, #8]
 80082f2:	b009      	add	sp, #36	; 0x24
 80082f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082f6:	6823      	ldr	r3, [r4, #0]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d106      	bne.n	800830a <quorem+0xfe>
 80082fc:	9b01      	ldr	r3, [sp, #4]
 80082fe:	3b01      	subs	r3, #1
 8008300:	9301      	str	r3, [sp, #4]
 8008302:	9b03      	ldr	r3, [sp, #12]
 8008304:	3c04      	subs	r4, #4
 8008306:	42a3      	cmp	r3, r4
 8008308:	d3f5      	bcc.n	80082f6 <quorem+0xea>
 800830a:	9b01      	ldr	r3, [sp, #4]
 800830c:	613b      	str	r3, [r7, #16]
 800830e:	e7c7      	b.n	80082a0 <quorem+0x94>
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	2a00      	cmp	r2, #0
 8008314:	d106      	bne.n	8008324 <quorem+0x118>
 8008316:	9a01      	ldr	r2, [sp, #4]
 8008318:	3a01      	subs	r2, #1
 800831a:	9201      	str	r2, [sp, #4]
 800831c:	9a03      	ldr	r2, [sp, #12]
 800831e:	3b04      	subs	r3, #4
 8008320:	429a      	cmp	r2, r3
 8008322:	d3f5      	bcc.n	8008310 <quorem+0x104>
 8008324:	9b01      	ldr	r3, [sp, #4]
 8008326:	613b      	str	r3, [r7, #16]
 8008328:	e7e2      	b.n	80082f0 <quorem+0xe4>
	...

0800832c <_dtoa_r>:
 800832c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800832e:	0014      	movs	r4, r2
 8008330:	001d      	movs	r5, r3
 8008332:	69c6      	ldr	r6, [r0, #28]
 8008334:	b09d      	sub	sp, #116	; 0x74
 8008336:	9408      	str	r4, [sp, #32]
 8008338:	9509      	str	r5, [sp, #36]	; 0x24
 800833a:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800833c:	9004      	str	r0, [sp, #16]
 800833e:	2e00      	cmp	r6, #0
 8008340:	d10f      	bne.n	8008362 <_dtoa_r+0x36>
 8008342:	2010      	movs	r0, #16
 8008344:	f000 fe4a 	bl	8008fdc <malloc>
 8008348:	9b04      	ldr	r3, [sp, #16]
 800834a:	1e02      	subs	r2, r0, #0
 800834c:	61d8      	str	r0, [r3, #28]
 800834e:	d104      	bne.n	800835a <_dtoa_r+0x2e>
 8008350:	21ef      	movs	r1, #239	; 0xef
 8008352:	4bc6      	ldr	r3, [pc, #792]	; (800866c <_dtoa_r+0x340>)
 8008354:	48c6      	ldr	r0, [pc, #792]	; (8008670 <_dtoa_r+0x344>)
 8008356:	f002 fccd 	bl	800acf4 <__assert_func>
 800835a:	6046      	str	r6, [r0, #4]
 800835c:	6086      	str	r6, [r0, #8]
 800835e:	6006      	str	r6, [r0, #0]
 8008360:	60c6      	str	r6, [r0, #12]
 8008362:	9b04      	ldr	r3, [sp, #16]
 8008364:	69db      	ldr	r3, [r3, #28]
 8008366:	6819      	ldr	r1, [r3, #0]
 8008368:	2900      	cmp	r1, #0
 800836a:	d00b      	beq.n	8008384 <_dtoa_r+0x58>
 800836c:	685a      	ldr	r2, [r3, #4]
 800836e:	2301      	movs	r3, #1
 8008370:	4093      	lsls	r3, r2
 8008372:	604a      	str	r2, [r1, #4]
 8008374:	608b      	str	r3, [r1, #8]
 8008376:	9804      	ldr	r0, [sp, #16]
 8008378:	f000 ff32 	bl	80091e0 <_Bfree>
 800837c:	2200      	movs	r2, #0
 800837e:	9b04      	ldr	r3, [sp, #16]
 8008380:	69db      	ldr	r3, [r3, #28]
 8008382:	601a      	str	r2, [r3, #0]
 8008384:	2d00      	cmp	r5, #0
 8008386:	da1e      	bge.n	80083c6 <_dtoa_r+0x9a>
 8008388:	2301      	movs	r3, #1
 800838a:	603b      	str	r3, [r7, #0]
 800838c:	006b      	lsls	r3, r5, #1
 800838e:	085b      	lsrs	r3, r3, #1
 8008390:	9309      	str	r3, [sp, #36]	; 0x24
 8008392:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008394:	4bb7      	ldr	r3, [pc, #732]	; (8008674 <_dtoa_r+0x348>)
 8008396:	4ab7      	ldr	r2, [pc, #732]	; (8008674 <_dtoa_r+0x348>)
 8008398:	403b      	ands	r3, r7
 800839a:	4293      	cmp	r3, r2
 800839c:	d116      	bne.n	80083cc <_dtoa_r+0xa0>
 800839e:	4bb6      	ldr	r3, [pc, #728]	; (8008678 <_dtoa_r+0x34c>)
 80083a0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80083a2:	6013      	str	r3, [r2, #0]
 80083a4:	033b      	lsls	r3, r7, #12
 80083a6:	0b1b      	lsrs	r3, r3, #12
 80083a8:	4323      	orrs	r3, r4
 80083aa:	d101      	bne.n	80083b0 <_dtoa_r+0x84>
 80083ac:	f000 fdb5 	bl	8008f1a <_dtoa_r+0xbee>
 80083b0:	4bb2      	ldr	r3, [pc, #712]	; (800867c <_dtoa_r+0x350>)
 80083b2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80083b4:	9306      	str	r3, [sp, #24]
 80083b6:	2a00      	cmp	r2, #0
 80083b8:	d002      	beq.n	80083c0 <_dtoa_r+0x94>
 80083ba:	4bb1      	ldr	r3, [pc, #708]	; (8008680 <_dtoa_r+0x354>)
 80083bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80083be:	6013      	str	r3, [r2, #0]
 80083c0:	9806      	ldr	r0, [sp, #24]
 80083c2:	b01d      	add	sp, #116	; 0x74
 80083c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083c6:	2300      	movs	r3, #0
 80083c8:	603b      	str	r3, [r7, #0]
 80083ca:	e7e2      	b.n	8008392 <_dtoa_r+0x66>
 80083cc:	9a08      	ldr	r2, [sp, #32]
 80083ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083d0:	9210      	str	r2, [sp, #64]	; 0x40
 80083d2:	9311      	str	r3, [sp, #68]	; 0x44
 80083d4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80083d6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80083d8:	2200      	movs	r2, #0
 80083da:	2300      	movs	r3, #0
 80083dc:	f7f8 f836 	bl	800044c <__aeabi_dcmpeq>
 80083e0:	1e06      	subs	r6, r0, #0
 80083e2:	d009      	beq.n	80083f8 <_dtoa_r+0xcc>
 80083e4:	2301      	movs	r3, #1
 80083e6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80083e8:	6013      	str	r3, [r2, #0]
 80083ea:	4ba6      	ldr	r3, [pc, #664]	; (8008684 <_dtoa_r+0x358>)
 80083ec:	9306      	str	r3, [sp, #24]
 80083ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d0e5      	beq.n	80083c0 <_dtoa_r+0x94>
 80083f4:	4ba4      	ldr	r3, [pc, #656]	; (8008688 <_dtoa_r+0x35c>)
 80083f6:	e7e1      	b.n	80083bc <_dtoa_r+0x90>
 80083f8:	ab1a      	add	r3, sp, #104	; 0x68
 80083fa:	9301      	str	r3, [sp, #4]
 80083fc:	ab1b      	add	r3, sp, #108	; 0x6c
 80083fe:	9300      	str	r3, [sp, #0]
 8008400:	9804      	ldr	r0, [sp, #16]
 8008402:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008404:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008406:	f001 fa95 	bl	8009934 <__d2b>
 800840a:	007a      	lsls	r2, r7, #1
 800840c:	9005      	str	r0, [sp, #20]
 800840e:	0d52      	lsrs	r2, r2, #21
 8008410:	d100      	bne.n	8008414 <_dtoa_r+0xe8>
 8008412:	e07b      	b.n	800850c <_dtoa_r+0x1e0>
 8008414:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008416:	9617      	str	r6, [sp, #92]	; 0x5c
 8008418:	0319      	lsls	r1, r3, #12
 800841a:	4b9c      	ldr	r3, [pc, #624]	; (800868c <_dtoa_r+0x360>)
 800841c:	0b09      	lsrs	r1, r1, #12
 800841e:	430b      	orrs	r3, r1
 8008420:	499b      	ldr	r1, [pc, #620]	; (8008690 <_dtoa_r+0x364>)
 8008422:	1857      	adds	r7, r2, r1
 8008424:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008426:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008428:	0019      	movs	r1, r3
 800842a:	2200      	movs	r2, #0
 800842c:	4b99      	ldr	r3, [pc, #612]	; (8008694 <_dtoa_r+0x368>)
 800842e:	f7f9 ffcd 	bl	80023cc <__aeabi_dsub>
 8008432:	4a99      	ldr	r2, [pc, #612]	; (8008698 <_dtoa_r+0x36c>)
 8008434:	4b99      	ldr	r3, [pc, #612]	; (800869c <_dtoa_r+0x370>)
 8008436:	f7f9 fd07 	bl	8001e48 <__aeabi_dmul>
 800843a:	4a99      	ldr	r2, [pc, #612]	; (80086a0 <_dtoa_r+0x374>)
 800843c:	4b99      	ldr	r3, [pc, #612]	; (80086a4 <_dtoa_r+0x378>)
 800843e:	f7f8 fda9 	bl	8000f94 <__aeabi_dadd>
 8008442:	0004      	movs	r4, r0
 8008444:	0038      	movs	r0, r7
 8008446:	000d      	movs	r5, r1
 8008448:	f7fa fb96 	bl	8002b78 <__aeabi_i2d>
 800844c:	4a96      	ldr	r2, [pc, #600]	; (80086a8 <_dtoa_r+0x37c>)
 800844e:	4b97      	ldr	r3, [pc, #604]	; (80086ac <_dtoa_r+0x380>)
 8008450:	f7f9 fcfa 	bl	8001e48 <__aeabi_dmul>
 8008454:	0002      	movs	r2, r0
 8008456:	000b      	movs	r3, r1
 8008458:	0020      	movs	r0, r4
 800845a:	0029      	movs	r1, r5
 800845c:	f7f8 fd9a 	bl	8000f94 <__aeabi_dadd>
 8008460:	0004      	movs	r4, r0
 8008462:	000d      	movs	r5, r1
 8008464:	f7fa fb52 	bl	8002b0c <__aeabi_d2iz>
 8008468:	2200      	movs	r2, #0
 800846a:	9003      	str	r0, [sp, #12]
 800846c:	2300      	movs	r3, #0
 800846e:	0020      	movs	r0, r4
 8008470:	0029      	movs	r1, r5
 8008472:	f7f7 fff1 	bl	8000458 <__aeabi_dcmplt>
 8008476:	2800      	cmp	r0, #0
 8008478:	d00b      	beq.n	8008492 <_dtoa_r+0x166>
 800847a:	9803      	ldr	r0, [sp, #12]
 800847c:	f7fa fb7c 	bl	8002b78 <__aeabi_i2d>
 8008480:	002b      	movs	r3, r5
 8008482:	0022      	movs	r2, r4
 8008484:	f7f7 ffe2 	bl	800044c <__aeabi_dcmpeq>
 8008488:	4243      	negs	r3, r0
 800848a:	4158      	adcs	r0, r3
 800848c:	9b03      	ldr	r3, [sp, #12]
 800848e:	1a1b      	subs	r3, r3, r0
 8008490:	9303      	str	r3, [sp, #12]
 8008492:	2301      	movs	r3, #1
 8008494:	9316      	str	r3, [sp, #88]	; 0x58
 8008496:	9b03      	ldr	r3, [sp, #12]
 8008498:	2b16      	cmp	r3, #22
 800849a:	d810      	bhi.n	80084be <_dtoa_r+0x192>
 800849c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800849e:	9911      	ldr	r1, [sp, #68]	; 0x44
 80084a0:	9a03      	ldr	r2, [sp, #12]
 80084a2:	4b83      	ldr	r3, [pc, #524]	; (80086b0 <_dtoa_r+0x384>)
 80084a4:	00d2      	lsls	r2, r2, #3
 80084a6:	189b      	adds	r3, r3, r2
 80084a8:	681a      	ldr	r2, [r3, #0]
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	f7f7 ffd4 	bl	8000458 <__aeabi_dcmplt>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	d047      	beq.n	8008544 <_dtoa_r+0x218>
 80084b4:	9b03      	ldr	r3, [sp, #12]
 80084b6:	3b01      	subs	r3, #1
 80084b8:	9303      	str	r3, [sp, #12]
 80084ba:	2300      	movs	r3, #0
 80084bc:	9316      	str	r3, [sp, #88]	; 0x58
 80084be:	2200      	movs	r2, #0
 80084c0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80084c2:	920a      	str	r2, [sp, #40]	; 0x28
 80084c4:	1bdb      	subs	r3, r3, r7
 80084c6:	1e5a      	subs	r2, r3, #1
 80084c8:	d53e      	bpl.n	8008548 <_dtoa_r+0x21c>
 80084ca:	2201      	movs	r2, #1
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	930a      	str	r3, [sp, #40]	; 0x28
 80084d0:	2300      	movs	r3, #0
 80084d2:	930c      	str	r3, [sp, #48]	; 0x30
 80084d4:	9b03      	ldr	r3, [sp, #12]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	db38      	blt.n	800854c <_dtoa_r+0x220>
 80084da:	9a03      	ldr	r2, [sp, #12]
 80084dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084de:	4694      	mov	ip, r2
 80084e0:	4463      	add	r3, ip
 80084e2:	930c      	str	r3, [sp, #48]	; 0x30
 80084e4:	2300      	movs	r3, #0
 80084e6:	9213      	str	r2, [sp, #76]	; 0x4c
 80084e8:	930d      	str	r3, [sp, #52]	; 0x34
 80084ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084ec:	2401      	movs	r4, #1
 80084ee:	2b09      	cmp	r3, #9
 80084f0:	d867      	bhi.n	80085c2 <_dtoa_r+0x296>
 80084f2:	2b05      	cmp	r3, #5
 80084f4:	dd02      	ble.n	80084fc <_dtoa_r+0x1d0>
 80084f6:	2400      	movs	r4, #0
 80084f8:	3b04      	subs	r3, #4
 80084fa:	9322      	str	r3, [sp, #136]	; 0x88
 80084fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084fe:	1e98      	subs	r0, r3, #2
 8008500:	2803      	cmp	r0, #3
 8008502:	d867      	bhi.n	80085d4 <_dtoa_r+0x2a8>
 8008504:	f7f7 fe08 	bl	8000118 <__gnu_thumb1_case_uqi>
 8008508:	5b383a2b 	.word	0x5b383a2b
 800850c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800850e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8008510:	18f6      	adds	r6, r6, r3
 8008512:	4b68      	ldr	r3, [pc, #416]	; (80086b4 <_dtoa_r+0x388>)
 8008514:	18f2      	adds	r2, r6, r3
 8008516:	2a20      	cmp	r2, #32
 8008518:	dd0f      	ble.n	800853a <_dtoa_r+0x20e>
 800851a:	2340      	movs	r3, #64	; 0x40
 800851c:	1a9b      	subs	r3, r3, r2
 800851e:	409f      	lsls	r7, r3
 8008520:	4b65      	ldr	r3, [pc, #404]	; (80086b8 <_dtoa_r+0x38c>)
 8008522:	0038      	movs	r0, r7
 8008524:	18f3      	adds	r3, r6, r3
 8008526:	40dc      	lsrs	r4, r3
 8008528:	4320      	orrs	r0, r4
 800852a:	f7fa fb55 	bl	8002bd8 <__aeabi_ui2d>
 800852e:	2201      	movs	r2, #1
 8008530:	4b62      	ldr	r3, [pc, #392]	; (80086bc <_dtoa_r+0x390>)
 8008532:	1e77      	subs	r7, r6, #1
 8008534:	18cb      	adds	r3, r1, r3
 8008536:	9217      	str	r2, [sp, #92]	; 0x5c
 8008538:	e776      	b.n	8008428 <_dtoa_r+0xfc>
 800853a:	2320      	movs	r3, #32
 800853c:	0020      	movs	r0, r4
 800853e:	1a9b      	subs	r3, r3, r2
 8008540:	4098      	lsls	r0, r3
 8008542:	e7f2      	b.n	800852a <_dtoa_r+0x1fe>
 8008544:	9016      	str	r0, [sp, #88]	; 0x58
 8008546:	e7ba      	b.n	80084be <_dtoa_r+0x192>
 8008548:	920c      	str	r2, [sp, #48]	; 0x30
 800854a:	e7c3      	b.n	80084d4 <_dtoa_r+0x1a8>
 800854c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800854e:	9a03      	ldr	r2, [sp, #12]
 8008550:	1a9b      	subs	r3, r3, r2
 8008552:	930a      	str	r3, [sp, #40]	; 0x28
 8008554:	4253      	negs	r3, r2
 8008556:	930d      	str	r3, [sp, #52]	; 0x34
 8008558:	2300      	movs	r3, #0
 800855a:	9313      	str	r3, [sp, #76]	; 0x4c
 800855c:	e7c5      	b.n	80084ea <_dtoa_r+0x1be>
 800855e:	2300      	movs	r3, #0
 8008560:	930f      	str	r3, [sp, #60]	; 0x3c
 8008562:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008564:	930b      	str	r3, [sp, #44]	; 0x2c
 8008566:	9307      	str	r3, [sp, #28]
 8008568:	2b00      	cmp	r3, #0
 800856a:	dc13      	bgt.n	8008594 <_dtoa_r+0x268>
 800856c:	2301      	movs	r3, #1
 800856e:	001a      	movs	r2, r3
 8008570:	930b      	str	r3, [sp, #44]	; 0x2c
 8008572:	9307      	str	r3, [sp, #28]
 8008574:	9223      	str	r2, [sp, #140]	; 0x8c
 8008576:	e00d      	b.n	8008594 <_dtoa_r+0x268>
 8008578:	2301      	movs	r3, #1
 800857a:	e7f1      	b.n	8008560 <_dtoa_r+0x234>
 800857c:	2300      	movs	r3, #0
 800857e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008580:	930f      	str	r3, [sp, #60]	; 0x3c
 8008582:	4694      	mov	ip, r2
 8008584:	9b03      	ldr	r3, [sp, #12]
 8008586:	4463      	add	r3, ip
 8008588:	930b      	str	r3, [sp, #44]	; 0x2c
 800858a:	3301      	adds	r3, #1
 800858c:	9307      	str	r3, [sp, #28]
 800858e:	2b00      	cmp	r3, #0
 8008590:	dc00      	bgt.n	8008594 <_dtoa_r+0x268>
 8008592:	2301      	movs	r3, #1
 8008594:	9a04      	ldr	r2, [sp, #16]
 8008596:	2100      	movs	r1, #0
 8008598:	69d0      	ldr	r0, [r2, #28]
 800859a:	2204      	movs	r2, #4
 800859c:	0015      	movs	r5, r2
 800859e:	3514      	adds	r5, #20
 80085a0:	429d      	cmp	r5, r3
 80085a2:	d91b      	bls.n	80085dc <_dtoa_r+0x2b0>
 80085a4:	6041      	str	r1, [r0, #4]
 80085a6:	9804      	ldr	r0, [sp, #16]
 80085a8:	f000 fdd6 	bl	8009158 <_Balloc>
 80085ac:	9006      	str	r0, [sp, #24]
 80085ae:	2800      	cmp	r0, #0
 80085b0:	d117      	bne.n	80085e2 <_dtoa_r+0x2b6>
 80085b2:	21b0      	movs	r1, #176	; 0xb0
 80085b4:	4b42      	ldr	r3, [pc, #264]	; (80086c0 <_dtoa_r+0x394>)
 80085b6:	482e      	ldr	r0, [pc, #184]	; (8008670 <_dtoa_r+0x344>)
 80085b8:	9a06      	ldr	r2, [sp, #24]
 80085ba:	31ff      	adds	r1, #255	; 0xff
 80085bc:	e6cb      	b.n	8008356 <_dtoa_r+0x2a>
 80085be:	2301      	movs	r3, #1
 80085c0:	e7dd      	b.n	800857e <_dtoa_r+0x252>
 80085c2:	2300      	movs	r3, #0
 80085c4:	940f      	str	r4, [sp, #60]	; 0x3c
 80085c6:	9322      	str	r3, [sp, #136]	; 0x88
 80085c8:	3b01      	subs	r3, #1
 80085ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80085cc:	9307      	str	r3, [sp, #28]
 80085ce:	2200      	movs	r2, #0
 80085d0:	3313      	adds	r3, #19
 80085d2:	e7cf      	b.n	8008574 <_dtoa_r+0x248>
 80085d4:	2301      	movs	r3, #1
 80085d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80085d8:	3b02      	subs	r3, #2
 80085da:	e7f6      	b.n	80085ca <_dtoa_r+0x29e>
 80085dc:	3101      	adds	r1, #1
 80085de:	0052      	lsls	r2, r2, #1
 80085e0:	e7dc      	b.n	800859c <_dtoa_r+0x270>
 80085e2:	9b04      	ldr	r3, [sp, #16]
 80085e4:	9a06      	ldr	r2, [sp, #24]
 80085e6:	69db      	ldr	r3, [r3, #28]
 80085e8:	601a      	str	r2, [r3, #0]
 80085ea:	9b07      	ldr	r3, [sp, #28]
 80085ec:	2b0e      	cmp	r3, #14
 80085ee:	d900      	bls.n	80085f2 <_dtoa_r+0x2c6>
 80085f0:	e0e5      	b.n	80087be <_dtoa_r+0x492>
 80085f2:	2c00      	cmp	r4, #0
 80085f4:	d100      	bne.n	80085f8 <_dtoa_r+0x2cc>
 80085f6:	e0e2      	b.n	80087be <_dtoa_r+0x492>
 80085f8:	9b03      	ldr	r3, [sp, #12]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	dd64      	ble.n	80086c8 <_dtoa_r+0x39c>
 80085fe:	210f      	movs	r1, #15
 8008600:	9a03      	ldr	r2, [sp, #12]
 8008602:	4b2b      	ldr	r3, [pc, #172]	; (80086b0 <_dtoa_r+0x384>)
 8008604:	400a      	ands	r2, r1
 8008606:	00d2      	lsls	r2, r2, #3
 8008608:	189b      	adds	r3, r3, r2
 800860a:	681e      	ldr	r6, [r3, #0]
 800860c:	685f      	ldr	r7, [r3, #4]
 800860e:	9b03      	ldr	r3, [sp, #12]
 8008610:	2402      	movs	r4, #2
 8008612:	111d      	asrs	r5, r3, #4
 8008614:	05db      	lsls	r3, r3, #23
 8008616:	d50a      	bpl.n	800862e <_dtoa_r+0x302>
 8008618:	4b2a      	ldr	r3, [pc, #168]	; (80086c4 <_dtoa_r+0x398>)
 800861a:	400d      	ands	r5, r1
 800861c:	6a1a      	ldr	r2, [r3, #32]
 800861e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008620:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008622:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008624:	f7f9 f816 	bl	8001654 <__aeabi_ddiv>
 8008628:	9008      	str	r0, [sp, #32]
 800862a:	9109      	str	r1, [sp, #36]	; 0x24
 800862c:	3401      	adds	r4, #1
 800862e:	4b25      	ldr	r3, [pc, #148]	; (80086c4 <_dtoa_r+0x398>)
 8008630:	930e      	str	r3, [sp, #56]	; 0x38
 8008632:	2d00      	cmp	r5, #0
 8008634:	d108      	bne.n	8008648 <_dtoa_r+0x31c>
 8008636:	9808      	ldr	r0, [sp, #32]
 8008638:	9909      	ldr	r1, [sp, #36]	; 0x24
 800863a:	0032      	movs	r2, r6
 800863c:	003b      	movs	r3, r7
 800863e:	f7f9 f809 	bl	8001654 <__aeabi_ddiv>
 8008642:	9008      	str	r0, [sp, #32]
 8008644:	9109      	str	r1, [sp, #36]	; 0x24
 8008646:	e05a      	b.n	80086fe <_dtoa_r+0x3d2>
 8008648:	2301      	movs	r3, #1
 800864a:	421d      	tst	r5, r3
 800864c:	d009      	beq.n	8008662 <_dtoa_r+0x336>
 800864e:	18e4      	adds	r4, r4, r3
 8008650:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008652:	0030      	movs	r0, r6
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	0039      	movs	r1, r7
 800865a:	f7f9 fbf5 	bl	8001e48 <__aeabi_dmul>
 800865e:	0006      	movs	r6, r0
 8008660:	000f      	movs	r7, r1
 8008662:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008664:	106d      	asrs	r5, r5, #1
 8008666:	3308      	adds	r3, #8
 8008668:	e7e2      	b.n	8008630 <_dtoa_r+0x304>
 800866a:	46c0      	nop			; (mov r8, r8)
 800866c:	0800bc6a 	.word	0x0800bc6a
 8008670:	0800bc81 	.word	0x0800bc81
 8008674:	7ff00000 	.word	0x7ff00000
 8008678:	0000270f 	.word	0x0000270f
 800867c:	0800bc66 	.word	0x0800bc66
 8008680:	0800bc69 	.word	0x0800bc69
 8008684:	0800bc34 	.word	0x0800bc34
 8008688:	0800bc35 	.word	0x0800bc35
 800868c:	3ff00000 	.word	0x3ff00000
 8008690:	fffffc01 	.word	0xfffffc01
 8008694:	3ff80000 	.word	0x3ff80000
 8008698:	636f4361 	.word	0x636f4361
 800869c:	3fd287a7 	.word	0x3fd287a7
 80086a0:	8b60c8b3 	.word	0x8b60c8b3
 80086a4:	3fc68a28 	.word	0x3fc68a28
 80086a8:	509f79fb 	.word	0x509f79fb
 80086ac:	3fd34413 	.word	0x3fd34413
 80086b0:	0800bd70 	.word	0x0800bd70
 80086b4:	00000432 	.word	0x00000432
 80086b8:	00000412 	.word	0x00000412
 80086bc:	fe100000 	.word	0xfe100000
 80086c0:	0800bcd9 	.word	0x0800bcd9
 80086c4:	0800bd48 	.word	0x0800bd48
 80086c8:	9b03      	ldr	r3, [sp, #12]
 80086ca:	2402      	movs	r4, #2
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d016      	beq.n	80086fe <_dtoa_r+0x3d2>
 80086d0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80086d2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80086d4:	220f      	movs	r2, #15
 80086d6:	425d      	negs	r5, r3
 80086d8:	402a      	ands	r2, r5
 80086da:	4bdd      	ldr	r3, [pc, #884]	; (8008a50 <_dtoa_r+0x724>)
 80086dc:	00d2      	lsls	r2, r2, #3
 80086de:	189b      	adds	r3, r3, r2
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	f7f9 fbb0 	bl	8001e48 <__aeabi_dmul>
 80086e8:	2701      	movs	r7, #1
 80086ea:	2300      	movs	r3, #0
 80086ec:	9008      	str	r0, [sp, #32]
 80086ee:	9109      	str	r1, [sp, #36]	; 0x24
 80086f0:	4ed8      	ldr	r6, [pc, #864]	; (8008a54 <_dtoa_r+0x728>)
 80086f2:	112d      	asrs	r5, r5, #4
 80086f4:	2d00      	cmp	r5, #0
 80086f6:	d000      	beq.n	80086fa <_dtoa_r+0x3ce>
 80086f8:	e091      	b.n	800881e <_dtoa_r+0x4f2>
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d1a1      	bne.n	8008642 <_dtoa_r+0x316>
 80086fe:	9e08      	ldr	r6, [sp, #32]
 8008700:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008702:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008704:	2b00      	cmp	r3, #0
 8008706:	d100      	bne.n	800870a <_dtoa_r+0x3de>
 8008708:	e094      	b.n	8008834 <_dtoa_r+0x508>
 800870a:	2200      	movs	r2, #0
 800870c:	0030      	movs	r0, r6
 800870e:	0039      	movs	r1, r7
 8008710:	4bd1      	ldr	r3, [pc, #836]	; (8008a58 <_dtoa_r+0x72c>)
 8008712:	f7f7 fea1 	bl	8000458 <__aeabi_dcmplt>
 8008716:	2800      	cmp	r0, #0
 8008718:	d100      	bne.n	800871c <_dtoa_r+0x3f0>
 800871a:	e08b      	b.n	8008834 <_dtoa_r+0x508>
 800871c:	9b07      	ldr	r3, [sp, #28]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d100      	bne.n	8008724 <_dtoa_r+0x3f8>
 8008722:	e087      	b.n	8008834 <_dtoa_r+0x508>
 8008724:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008726:	2b00      	cmp	r3, #0
 8008728:	dd45      	ble.n	80087b6 <_dtoa_r+0x48a>
 800872a:	9b03      	ldr	r3, [sp, #12]
 800872c:	2200      	movs	r2, #0
 800872e:	3b01      	subs	r3, #1
 8008730:	930e      	str	r3, [sp, #56]	; 0x38
 8008732:	0030      	movs	r0, r6
 8008734:	4bc9      	ldr	r3, [pc, #804]	; (8008a5c <_dtoa_r+0x730>)
 8008736:	0039      	movs	r1, r7
 8008738:	f7f9 fb86 	bl	8001e48 <__aeabi_dmul>
 800873c:	9008      	str	r0, [sp, #32]
 800873e:	9109      	str	r1, [sp, #36]	; 0x24
 8008740:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008742:	3401      	adds	r4, #1
 8008744:	0020      	movs	r0, r4
 8008746:	9e08      	ldr	r6, [sp, #32]
 8008748:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800874a:	9312      	str	r3, [sp, #72]	; 0x48
 800874c:	f7fa fa14 	bl	8002b78 <__aeabi_i2d>
 8008750:	0032      	movs	r2, r6
 8008752:	003b      	movs	r3, r7
 8008754:	f7f9 fb78 	bl	8001e48 <__aeabi_dmul>
 8008758:	2200      	movs	r2, #0
 800875a:	4bc1      	ldr	r3, [pc, #772]	; (8008a60 <_dtoa_r+0x734>)
 800875c:	f7f8 fc1a 	bl	8000f94 <__aeabi_dadd>
 8008760:	4ac0      	ldr	r2, [pc, #768]	; (8008a64 <_dtoa_r+0x738>)
 8008762:	9014      	str	r0, [sp, #80]	; 0x50
 8008764:	9115      	str	r1, [sp, #84]	; 0x54
 8008766:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008768:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800876a:	4694      	mov	ip, r2
 800876c:	9308      	str	r3, [sp, #32]
 800876e:	9409      	str	r4, [sp, #36]	; 0x24
 8008770:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008772:	4463      	add	r3, ip
 8008774:	9318      	str	r3, [sp, #96]	; 0x60
 8008776:	9309      	str	r3, [sp, #36]	; 0x24
 8008778:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800877a:	2b00      	cmp	r3, #0
 800877c:	d15e      	bne.n	800883c <_dtoa_r+0x510>
 800877e:	2200      	movs	r2, #0
 8008780:	4bb9      	ldr	r3, [pc, #740]	; (8008a68 <_dtoa_r+0x73c>)
 8008782:	0030      	movs	r0, r6
 8008784:	0039      	movs	r1, r7
 8008786:	f7f9 fe21 	bl	80023cc <__aeabi_dsub>
 800878a:	9a08      	ldr	r2, [sp, #32]
 800878c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800878e:	0004      	movs	r4, r0
 8008790:	000d      	movs	r5, r1
 8008792:	f7f7 fe75 	bl	8000480 <__aeabi_dcmpgt>
 8008796:	2800      	cmp	r0, #0
 8008798:	d000      	beq.n	800879c <_dtoa_r+0x470>
 800879a:	e2b3      	b.n	8008d04 <_dtoa_r+0x9d8>
 800879c:	48b3      	ldr	r0, [pc, #716]	; (8008a6c <_dtoa_r+0x740>)
 800879e:	9915      	ldr	r1, [sp, #84]	; 0x54
 80087a0:	4684      	mov	ip, r0
 80087a2:	4461      	add	r1, ip
 80087a4:	000b      	movs	r3, r1
 80087a6:	0020      	movs	r0, r4
 80087a8:	0029      	movs	r1, r5
 80087aa:	9a08      	ldr	r2, [sp, #32]
 80087ac:	f7f7 fe54 	bl	8000458 <__aeabi_dcmplt>
 80087b0:	2800      	cmp	r0, #0
 80087b2:	d000      	beq.n	80087b6 <_dtoa_r+0x48a>
 80087b4:	e2a3      	b.n	8008cfe <_dtoa_r+0x9d2>
 80087b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087b8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80087ba:	9308      	str	r3, [sp, #32]
 80087bc:	9409      	str	r4, [sp, #36]	; 0x24
 80087be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	da00      	bge.n	80087c6 <_dtoa_r+0x49a>
 80087c4:	e179      	b.n	8008aba <_dtoa_r+0x78e>
 80087c6:	9a03      	ldr	r2, [sp, #12]
 80087c8:	2a0e      	cmp	r2, #14
 80087ca:	dd00      	ble.n	80087ce <_dtoa_r+0x4a2>
 80087cc:	e175      	b.n	8008aba <_dtoa_r+0x78e>
 80087ce:	4ba0      	ldr	r3, [pc, #640]	; (8008a50 <_dtoa_r+0x724>)
 80087d0:	00d2      	lsls	r2, r2, #3
 80087d2:	189b      	adds	r3, r3, r2
 80087d4:	681e      	ldr	r6, [r3, #0]
 80087d6:	685f      	ldr	r7, [r3, #4]
 80087d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80087da:	2b00      	cmp	r3, #0
 80087dc:	db00      	blt.n	80087e0 <_dtoa_r+0x4b4>
 80087de:	e0e5      	b.n	80089ac <_dtoa_r+0x680>
 80087e0:	9b07      	ldr	r3, [sp, #28]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	dd00      	ble.n	80087e8 <_dtoa_r+0x4bc>
 80087e6:	e0e1      	b.n	80089ac <_dtoa_r+0x680>
 80087e8:	d000      	beq.n	80087ec <_dtoa_r+0x4c0>
 80087ea:	e288      	b.n	8008cfe <_dtoa_r+0x9d2>
 80087ec:	2200      	movs	r2, #0
 80087ee:	0030      	movs	r0, r6
 80087f0:	0039      	movs	r1, r7
 80087f2:	4b9d      	ldr	r3, [pc, #628]	; (8008a68 <_dtoa_r+0x73c>)
 80087f4:	f7f9 fb28 	bl	8001e48 <__aeabi_dmul>
 80087f8:	9a08      	ldr	r2, [sp, #32]
 80087fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087fc:	f7f7 fe4a 	bl	8000494 <__aeabi_dcmpge>
 8008800:	9e07      	ldr	r6, [sp, #28]
 8008802:	0037      	movs	r7, r6
 8008804:	2800      	cmp	r0, #0
 8008806:	d000      	beq.n	800880a <_dtoa_r+0x4de>
 8008808:	e25f      	b.n	8008cca <_dtoa_r+0x99e>
 800880a:	9b06      	ldr	r3, [sp, #24]
 800880c:	9a06      	ldr	r2, [sp, #24]
 800880e:	3301      	adds	r3, #1
 8008810:	9308      	str	r3, [sp, #32]
 8008812:	2331      	movs	r3, #49	; 0x31
 8008814:	7013      	strb	r3, [r2, #0]
 8008816:	9b03      	ldr	r3, [sp, #12]
 8008818:	3301      	adds	r3, #1
 800881a:	9303      	str	r3, [sp, #12]
 800881c:	e25a      	b.n	8008cd4 <_dtoa_r+0x9a8>
 800881e:	423d      	tst	r5, r7
 8008820:	d005      	beq.n	800882e <_dtoa_r+0x502>
 8008822:	6832      	ldr	r2, [r6, #0]
 8008824:	6873      	ldr	r3, [r6, #4]
 8008826:	f7f9 fb0f 	bl	8001e48 <__aeabi_dmul>
 800882a:	003b      	movs	r3, r7
 800882c:	3401      	adds	r4, #1
 800882e:	106d      	asrs	r5, r5, #1
 8008830:	3608      	adds	r6, #8
 8008832:	e75f      	b.n	80086f4 <_dtoa_r+0x3c8>
 8008834:	9b03      	ldr	r3, [sp, #12]
 8008836:	930e      	str	r3, [sp, #56]	; 0x38
 8008838:	9b07      	ldr	r3, [sp, #28]
 800883a:	e783      	b.n	8008744 <_dtoa_r+0x418>
 800883c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800883e:	4b84      	ldr	r3, [pc, #528]	; (8008a50 <_dtoa_r+0x724>)
 8008840:	3a01      	subs	r2, #1
 8008842:	00d2      	lsls	r2, r2, #3
 8008844:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008846:	189b      	adds	r3, r3, r2
 8008848:	9c08      	ldr	r4, [sp, #32]
 800884a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800884c:	681a      	ldr	r2, [r3, #0]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	2900      	cmp	r1, #0
 8008852:	d051      	beq.n	80088f8 <_dtoa_r+0x5cc>
 8008854:	2000      	movs	r0, #0
 8008856:	4986      	ldr	r1, [pc, #536]	; (8008a70 <_dtoa_r+0x744>)
 8008858:	f7f8 fefc 	bl	8001654 <__aeabi_ddiv>
 800885c:	0022      	movs	r2, r4
 800885e:	002b      	movs	r3, r5
 8008860:	f7f9 fdb4 	bl	80023cc <__aeabi_dsub>
 8008864:	9a06      	ldr	r2, [sp, #24]
 8008866:	0004      	movs	r4, r0
 8008868:	4694      	mov	ip, r2
 800886a:	000d      	movs	r5, r1
 800886c:	9b06      	ldr	r3, [sp, #24]
 800886e:	9314      	str	r3, [sp, #80]	; 0x50
 8008870:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008872:	4463      	add	r3, ip
 8008874:	9318      	str	r3, [sp, #96]	; 0x60
 8008876:	0039      	movs	r1, r7
 8008878:	0030      	movs	r0, r6
 800887a:	f7fa f947 	bl	8002b0c <__aeabi_d2iz>
 800887e:	9012      	str	r0, [sp, #72]	; 0x48
 8008880:	f7fa f97a 	bl	8002b78 <__aeabi_i2d>
 8008884:	0002      	movs	r2, r0
 8008886:	000b      	movs	r3, r1
 8008888:	0030      	movs	r0, r6
 800888a:	0039      	movs	r1, r7
 800888c:	f7f9 fd9e 	bl	80023cc <__aeabi_dsub>
 8008890:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008892:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008894:	3301      	adds	r3, #1
 8008896:	9308      	str	r3, [sp, #32]
 8008898:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800889a:	0006      	movs	r6, r0
 800889c:	3330      	adds	r3, #48	; 0x30
 800889e:	7013      	strb	r3, [r2, #0]
 80088a0:	0022      	movs	r2, r4
 80088a2:	002b      	movs	r3, r5
 80088a4:	000f      	movs	r7, r1
 80088a6:	f7f7 fdd7 	bl	8000458 <__aeabi_dcmplt>
 80088aa:	2800      	cmp	r0, #0
 80088ac:	d174      	bne.n	8008998 <_dtoa_r+0x66c>
 80088ae:	0032      	movs	r2, r6
 80088b0:	003b      	movs	r3, r7
 80088b2:	2000      	movs	r0, #0
 80088b4:	4968      	ldr	r1, [pc, #416]	; (8008a58 <_dtoa_r+0x72c>)
 80088b6:	f7f9 fd89 	bl	80023cc <__aeabi_dsub>
 80088ba:	0022      	movs	r2, r4
 80088bc:	002b      	movs	r3, r5
 80088be:	f7f7 fdcb 	bl	8000458 <__aeabi_dcmplt>
 80088c2:	2800      	cmp	r0, #0
 80088c4:	d000      	beq.n	80088c8 <_dtoa_r+0x59c>
 80088c6:	e0d7      	b.n	8008a78 <_dtoa_r+0x74c>
 80088c8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80088ca:	9a08      	ldr	r2, [sp, #32]
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d100      	bne.n	80088d2 <_dtoa_r+0x5a6>
 80088d0:	e771      	b.n	80087b6 <_dtoa_r+0x48a>
 80088d2:	2200      	movs	r2, #0
 80088d4:	0020      	movs	r0, r4
 80088d6:	0029      	movs	r1, r5
 80088d8:	4b60      	ldr	r3, [pc, #384]	; (8008a5c <_dtoa_r+0x730>)
 80088da:	f7f9 fab5 	bl	8001e48 <__aeabi_dmul>
 80088de:	4b5f      	ldr	r3, [pc, #380]	; (8008a5c <_dtoa_r+0x730>)
 80088e0:	0004      	movs	r4, r0
 80088e2:	000d      	movs	r5, r1
 80088e4:	0030      	movs	r0, r6
 80088e6:	0039      	movs	r1, r7
 80088e8:	2200      	movs	r2, #0
 80088ea:	f7f9 faad 	bl	8001e48 <__aeabi_dmul>
 80088ee:	9b08      	ldr	r3, [sp, #32]
 80088f0:	0006      	movs	r6, r0
 80088f2:	000f      	movs	r7, r1
 80088f4:	9314      	str	r3, [sp, #80]	; 0x50
 80088f6:	e7be      	b.n	8008876 <_dtoa_r+0x54a>
 80088f8:	0020      	movs	r0, r4
 80088fa:	0029      	movs	r1, r5
 80088fc:	f7f9 faa4 	bl	8001e48 <__aeabi_dmul>
 8008900:	9a06      	ldr	r2, [sp, #24]
 8008902:	9b06      	ldr	r3, [sp, #24]
 8008904:	4694      	mov	ip, r2
 8008906:	9308      	str	r3, [sp, #32]
 8008908:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800890a:	9014      	str	r0, [sp, #80]	; 0x50
 800890c:	9115      	str	r1, [sp, #84]	; 0x54
 800890e:	4463      	add	r3, ip
 8008910:	9319      	str	r3, [sp, #100]	; 0x64
 8008912:	0030      	movs	r0, r6
 8008914:	0039      	movs	r1, r7
 8008916:	f7fa f8f9 	bl	8002b0c <__aeabi_d2iz>
 800891a:	9018      	str	r0, [sp, #96]	; 0x60
 800891c:	f7fa f92c 	bl	8002b78 <__aeabi_i2d>
 8008920:	0002      	movs	r2, r0
 8008922:	000b      	movs	r3, r1
 8008924:	0030      	movs	r0, r6
 8008926:	0039      	movs	r1, r7
 8008928:	f7f9 fd50 	bl	80023cc <__aeabi_dsub>
 800892c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800892e:	9b08      	ldr	r3, [sp, #32]
 8008930:	3630      	adds	r6, #48	; 0x30
 8008932:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008934:	701e      	strb	r6, [r3, #0]
 8008936:	3301      	adds	r3, #1
 8008938:	0004      	movs	r4, r0
 800893a:	000d      	movs	r5, r1
 800893c:	9308      	str	r3, [sp, #32]
 800893e:	4293      	cmp	r3, r2
 8008940:	d12d      	bne.n	800899e <_dtoa_r+0x672>
 8008942:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008944:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008946:	9a06      	ldr	r2, [sp, #24]
 8008948:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800894a:	4694      	mov	ip, r2
 800894c:	4463      	add	r3, ip
 800894e:	2200      	movs	r2, #0
 8008950:	9308      	str	r3, [sp, #32]
 8008952:	4b47      	ldr	r3, [pc, #284]	; (8008a70 <_dtoa_r+0x744>)
 8008954:	f7f8 fb1e 	bl	8000f94 <__aeabi_dadd>
 8008958:	0002      	movs	r2, r0
 800895a:	000b      	movs	r3, r1
 800895c:	0020      	movs	r0, r4
 800895e:	0029      	movs	r1, r5
 8008960:	f7f7 fd8e 	bl	8000480 <__aeabi_dcmpgt>
 8008964:	2800      	cmp	r0, #0
 8008966:	d000      	beq.n	800896a <_dtoa_r+0x63e>
 8008968:	e086      	b.n	8008a78 <_dtoa_r+0x74c>
 800896a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800896c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800896e:	2000      	movs	r0, #0
 8008970:	493f      	ldr	r1, [pc, #252]	; (8008a70 <_dtoa_r+0x744>)
 8008972:	f7f9 fd2b 	bl	80023cc <__aeabi_dsub>
 8008976:	0002      	movs	r2, r0
 8008978:	000b      	movs	r3, r1
 800897a:	0020      	movs	r0, r4
 800897c:	0029      	movs	r1, r5
 800897e:	f7f7 fd6b 	bl	8000458 <__aeabi_dcmplt>
 8008982:	2800      	cmp	r0, #0
 8008984:	d100      	bne.n	8008988 <_dtoa_r+0x65c>
 8008986:	e716      	b.n	80087b6 <_dtoa_r+0x48a>
 8008988:	9b08      	ldr	r3, [sp, #32]
 800898a:	001a      	movs	r2, r3
 800898c:	3a01      	subs	r2, #1
 800898e:	9208      	str	r2, [sp, #32]
 8008990:	7812      	ldrb	r2, [r2, #0]
 8008992:	2a30      	cmp	r2, #48	; 0x30
 8008994:	d0f8      	beq.n	8008988 <_dtoa_r+0x65c>
 8008996:	9308      	str	r3, [sp, #32]
 8008998:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800899a:	9303      	str	r3, [sp, #12]
 800899c:	e046      	b.n	8008a2c <_dtoa_r+0x700>
 800899e:	2200      	movs	r2, #0
 80089a0:	4b2e      	ldr	r3, [pc, #184]	; (8008a5c <_dtoa_r+0x730>)
 80089a2:	f7f9 fa51 	bl	8001e48 <__aeabi_dmul>
 80089a6:	0006      	movs	r6, r0
 80089a8:	000f      	movs	r7, r1
 80089aa:	e7b2      	b.n	8008912 <_dtoa_r+0x5e6>
 80089ac:	9b06      	ldr	r3, [sp, #24]
 80089ae:	9a06      	ldr	r2, [sp, #24]
 80089b0:	930a      	str	r3, [sp, #40]	; 0x28
 80089b2:	9b07      	ldr	r3, [sp, #28]
 80089b4:	9c08      	ldr	r4, [sp, #32]
 80089b6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80089b8:	3b01      	subs	r3, #1
 80089ba:	189b      	adds	r3, r3, r2
 80089bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80089be:	0032      	movs	r2, r6
 80089c0:	003b      	movs	r3, r7
 80089c2:	0020      	movs	r0, r4
 80089c4:	0029      	movs	r1, r5
 80089c6:	f7f8 fe45 	bl	8001654 <__aeabi_ddiv>
 80089ca:	f7fa f89f 	bl	8002b0c <__aeabi_d2iz>
 80089ce:	9007      	str	r0, [sp, #28]
 80089d0:	f7fa f8d2 	bl	8002b78 <__aeabi_i2d>
 80089d4:	0032      	movs	r2, r6
 80089d6:	003b      	movs	r3, r7
 80089d8:	f7f9 fa36 	bl	8001e48 <__aeabi_dmul>
 80089dc:	0002      	movs	r2, r0
 80089de:	000b      	movs	r3, r1
 80089e0:	0020      	movs	r0, r4
 80089e2:	0029      	movs	r1, r5
 80089e4:	f7f9 fcf2 	bl	80023cc <__aeabi_dsub>
 80089e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089ea:	001a      	movs	r2, r3
 80089ec:	3201      	adds	r2, #1
 80089ee:	920a      	str	r2, [sp, #40]	; 0x28
 80089f0:	9208      	str	r2, [sp, #32]
 80089f2:	9a07      	ldr	r2, [sp, #28]
 80089f4:	3230      	adds	r2, #48	; 0x30
 80089f6:	701a      	strb	r2, [r3, #0]
 80089f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d14f      	bne.n	8008a9e <_dtoa_r+0x772>
 80089fe:	0002      	movs	r2, r0
 8008a00:	000b      	movs	r3, r1
 8008a02:	f7f8 fac7 	bl	8000f94 <__aeabi_dadd>
 8008a06:	0032      	movs	r2, r6
 8008a08:	003b      	movs	r3, r7
 8008a0a:	0004      	movs	r4, r0
 8008a0c:	000d      	movs	r5, r1
 8008a0e:	f7f7 fd37 	bl	8000480 <__aeabi_dcmpgt>
 8008a12:	2800      	cmp	r0, #0
 8008a14:	d12e      	bne.n	8008a74 <_dtoa_r+0x748>
 8008a16:	0032      	movs	r2, r6
 8008a18:	003b      	movs	r3, r7
 8008a1a:	0020      	movs	r0, r4
 8008a1c:	0029      	movs	r1, r5
 8008a1e:	f7f7 fd15 	bl	800044c <__aeabi_dcmpeq>
 8008a22:	2800      	cmp	r0, #0
 8008a24:	d002      	beq.n	8008a2c <_dtoa_r+0x700>
 8008a26:	9b07      	ldr	r3, [sp, #28]
 8008a28:	07de      	lsls	r6, r3, #31
 8008a2a:	d423      	bmi.n	8008a74 <_dtoa_r+0x748>
 8008a2c:	9905      	ldr	r1, [sp, #20]
 8008a2e:	9804      	ldr	r0, [sp, #16]
 8008a30:	f000 fbd6 	bl	80091e0 <_Bfree>
 8008a34:	2300      	movs	r3, #0
 8008a36:	9a08      	ldr	r2, [sp, #32]
 8008a38:	7013      	strb	r3, [r2, #0]
 8008a3a:	9b03      	ldr	r3, [sp, #12]
 8008a3c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008a3e:	3301      	adds	r3, #1
 8008a40:	6013      	str	r3, [r2, #0]
 8008a42:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d100      	bne.n	8008a4a <_dtoa_r+0x71e>
 8008a48:	e4ba      	b.n	80083c0 <_dtoa_r+0x94>
 8008a4a:	9a08      	ldr	r2, [sp, #32]
 8008a4c:	601a      	str	r2, [r3, #0]
 8008a4e:	e4b7      	b.n	80083c0 <_dtoa_r+0x94>
 8008a50:	0800bd70 	.word	0x0800bd70
 8008a54:	0800bd48 	.word	0x0800bd48
 8008a58:	3ff00000 	.word	0x3ff00000
 8008a5c:	40240000 	.word	0x40240000
 8008a60:	401c0000 	.word	0x401c0000
 8008a64:	fcc00000 	.word	0xfcc00000
 8008a68:	40140000 	.word	0x40140000
 8008a6c:	7cc00000 	.word	0x7cc00000
 8008a70:	3fe00000 	.word	0x3fe00000
 8008a74:	9b03      	ldr	r3, [sp, #12]
 8008a76:	930e      	str	r3, [sp, #56]	; 0x38
 8008a78:	9b08      	ldr	r3, [sp, #32]
 8008a7a:	9308      	str	r3, [sp, #32]
 8008a7c:	3b01      	subs	r3, #1
 8008a7e:	781a      	ldrb	r2, [r3, #0]
 8008a80:	2a39      	cmp	r2, #57	; 0x39
 8008a82:	d108      	bne.n	8008a96 <_dtoa_r+0x76a>
 8008a84:	9a06      	ldr	r2, [sp, #24]
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d1f7      	bne.n	8008a7a <_dtoa_r+0x74e>
 8008a8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a8c:	9906      	ldr	r1, [sp, #24]
 8008a8e:	3201      	adds	r2, #1
 8008a90:	920e      	str	r2, [sp, #56]	; 0x38
 8008a92:	2230      	movs	r2, #48	; 0x30
 8008a94:	700a      	strb	r2, [r1, #0]
 8008a96:	781a      	ldrb	r2, [r3, #0]
 8008a98:	3201      	adds	r2, #1
 8008a9a:	701a      	strb	r2, [r3, #0]
 8008a9c:	e77c      	b.n	8008998 <_dtoa_r+0x66c>
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	4ba9      	ldr	r3, [pc, #676]	; (8008d48 <_dtoa_r+0xa1c>)
 8008aa2:	f7f9 f9d1 	bl	8001e48 <__aeabi_dmul>
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	0004      	movs	r4, r0
 8008aac:	000d      	movs	r5, r1
 8008aae:	f7f7 fccd 	bl	800044c <__aeabi_dcmpeq>
 8008ab2:	2800      	cmp	r0, #0
 8008ab4:	d100      	bne.n	8008ab8 <_dtoa_r+0x78c>
 8008ab6:	e782      	b.n	80089be <_dtoa_r+0x692>
 8008ab8:	e7b8      	b.n	8008a2c <_dtoa_r+0x700>
 8008aba:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8008abc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008abe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ac0:	2f00      	cmp	r7, #0
 8008ac2:	d012      	beq.n	8008aea <_dtoa_r+0x7be>
 8008ac4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008ac6:	2a01      	cmp	r2, #1
 8008ac8:	dc6e      	bgt.n	8008ba8 <_dtoa_r+0x87c>
 8008aca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008acc:	2a00      	cmp	r2, #0
 8008ace:	d065      	beq.n	8008b9c <_dtoa_r+0x870>
 8008ad0:	4a9e      	ldr	r2, [pc, #632]	; (8008d4c <_dtoa_r+0xa20>)
 8008ad2:	189b      	adds	r3, r3, r2
 8008ad4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ad6:	2101      	movs	r1, #1
 8008ad8:	18d2      	adds	r2, r2, r3
 8008ada:	920a      	str	r2, [sp, #40]	; 0x28
 8008adc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008ade:	9804      	ldr	r0, [sp, #16]
 8008ae0:	18d3      	adds	r3, r2, r3
 8008ae2:	930c      	str	r3, [sp, #48]	; 0x30
 8008ae4:	f000 fc78 	bl	80093d8 <__i2b>
 8008ae8:	0007      	movs	r7, r0
 8008aea:	2c00      	cmp	r4, #0
 8008aec:	d00e      	beq.n	8008b0c <_dtoa_r+0x7e0>
 8008aee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	dd0b      	ble.n	8008b0c <_dtoa_r+0x7e0>
 8008af4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008af6:	0023      	movs	r3, r4
 8008af8:	4294      	cmp	r4, r2
 8008afa:	dd00      	ble.n	8008afe <_dtoa_r+0x7d2>
 8008afc:	0013      	movs	r3, r2
 8008afe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b00:	1ae4      	subs	r4, r4, r3
 8008b02:	1ad2      	subs	r2, r2, r3
 8008b04:	920a      	str	r2, [sp, #40]	; 0x28
 8008b06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b08:	1ad3      	subs	r3, r2, r3
 8008b0a:	930c      	str	r3, [sp, #48]	; 0x30
 8008b0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d01e      	beq.n	8008b50 <_dtoa_r+0x824>
 8008b12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d05c      	beq.n	8008bd2 <_dtoa_r+0x8a6>
 8008b18:	2d00      	cmp	r5, #0
 8008b1a:	dd10      	ble.n	8008b3e <_dtoa_r+0x812>
 8008b1c:	0039      	movs	r1, r7
 8008b1e:	002a      	movs	r2, r5
 8008b20:	9804      	ldr	r0, [sp, #16]
 8008b22:	f000 fd21 	bl	8009568 <__pow5mult>
 8008b26:	9a05      	ldr	r2, [sp, #20]
 8008b28:	0001      	movs	r1, r0
 8008b2a:	0007      	movs	r7, r0
 8008b2c:	9804      	ldr	r0, [sp, #16]
 8008b2e:	f000 fc6b 	bl	8009408 <__multiply>
 8008b32:	0006      	movs	r6, r0
 8008b34:	9905      	ldr	r1, [sp, #20]
 8008b36:	9804      	ldr	r0, [sp, #16]
 8008b38:	f000 fb52 	bl	80091e0 <_Bfree>
 8008b3c:	9605      	str	r6, [sp, #20]
 8008b3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b40:	1b5a      	subs	r2, r3, r5
 8008b42:	42ab      	cmp	r3, r5
 8008b44:	d004      	beq.n	8008b50 <_dtoa_r+0x824>
 8008b46:	9905      	ldr	r1, [sp, #20]
 8008b48:	9804      	ldr	r0, [sp, #16]
 8008b4a:	f000 fd0d 	bl	8009568 <__pow5mult>
 8008b4e:	9005      	str	r0, [sp, #20]
 8008b50:	2101      	movs	r1, #1
 8008b52:	9804      	ldr	r0, [sp, #16]
 8008b54:	f000 fc40 	bl	80093d8 <__i2b>
 8008b58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008b5a:	0006      	movs	r6, r0
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	dd3a      	ble.n	8008bd6 <_dtoa_r+0x8aa>
 8008b60:	001a      	movs	r2, r3
 8008b62:	0001      	movs	r1, r0
 8008b64:	9804      	ldr	r0, [sp, #16]
 8008b66:	f000 fcff 	bl	8009568 <__pow5mult>
 8008b6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b6c:	0006      	movs	r6, r0
 8008b6e:	2500      	movs	r5, #0
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	dc38      	bgt.n	8008be6 <_dtoa_r+0x8ba>
 8008b74:	2500      	movs	r5, #0
 8008b76:	9b08      	ldr	r3, [sp, #32]
 8008b78:	42ab      	cmp	r3, r5
 8008b7a:	d130      	bne.n	8008bde <_dtoa_r+0x8b2>
 8008b7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b7e:	031b      	lsls	r3, r3, #12
 8008b80:	42ab      	cmp	r3, r5
 8008b82:	d12c      	bne.n	8008bde <_dtoa_r+0x8b2>
 8008b84:	4b72      	ldr	r3, [pc, #456]	; (8008d50 <_dtoa_r+0xa24>)
 8008b86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b88:	4213      	tst	r3, r2
 8008b8a:	d028      	beq.n	8008bde <_dtoa_r+0x8b2>
 8008b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b8e:	3501      	adds	r5, #1
 8008b90:	3301      	adds	r3, #1
 8008b92:	930a      	str	r3, [sp, #40]	; 0x28
 8008b94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b96:	3301      	adds	r3, #1
 8008b98:	930c      	str	r3, [sp, #48]	; 0x30
 8008b9a:	e020      	b.n	8008bde <_dtoa_r+0x8b2>
 8008b9c:	2336      	movs	r3, #54	; 0x36
 8008b9e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008ba0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008ba2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ba4:	1a9b      	subs	r3, r3, r2
 8008ba6:	e795      	b.n	8008ad4 <_dtoa_r+0x7a8>
 8008ba8:	9b07      	ldr	r3, [sp, #28]
 8008baa:	1e5d      	subs	r5, r3, #1
 8008bac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bae:	42ab      	cmp	r3, r5
 8008bb0:	db07      	blt.n	8008bc2 <_dtoa_r+0x896>
 8008bb2:	1b5d      	subs	r5, r3, r5
 8008bb4:	9b07      	ldr	r3, [sp, #28]
 8008bb6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	da8b      	bge.n	8008ad4 <_dtoa_r+0x7a8>
 8008bbc:	1ae4      	subs	r4, r4, r3
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	e788      	b.n	8008ad4 <_dtoa_r+0x7a8>
 8008bc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bc4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008bc6:	1aeb      	subs	r3, r5, r3
 8008bc8:	18d3      	adds	r3, r2, r3
 8008bca:	950d      	str	r5, [sp, #52]	; 0x34
 8008bcc:	9313      	str	r3, [sp, #76]	; 0x4c
 8008bce:	2500      	movs	r5, #0
 8008bd0:	e7f0      	b.n	8008bb4 <_dtoa_r+0x888>
 8008bd2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008bd4:	e7b7      	b.n	8008b46 <_dtoa_r+0x81a>
 8008bd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008bd8:	2500      	movs	r5, #0
 8008bda:	2b01      	cmp	r3, #1
 8008bdc:	ddca      	ble.n	8008b74 <_dtoa_r+0x848>
 8008bde:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008be0:	2001      	movs	r0, #1
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d008      	beq.n	8008bf8 <_dtoa_r+0x8cc>
 8008be6:	6933      	ldr	r3, [r6, #16]
 8008be8:	3303      	adds	r3, #3
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	18f3      	adds	r3, r6, r3
 8008bee:	6858      	ldr	r0, [r3, #4]
 8008bf0:	f000 fbaa 	bl	8009348 <__hi0bits>
 8008bf4:	2320      	movs	r3, #32
 8008bf6:	1a18      	subs	r0, r3, r0
 8008bf8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bfa:	1818      	adds	r0, r3, r0
 8008bfc:	0002      	movs	r2, r0
 8008bfe:	231f      	movs	r3, #31
 8008c00:	401a      	ands	r2, r3
 8008c02:	4218      	tst	r0, r3
 8008c04:	d047      	beq.n	8008c96 <_dtoa_r+0x96a>
 8008c06:	3301      	adds	r3, #1
 8008c08:	1a9b      	subs	r3, r3, r2
 8008c0a:	2b04      	cmp	r3, #4
 8008c0c:	dd3f      	ble.n	8008c8e <_dtoa_r+0x962>
 8008c0e:	231c      	movs	r3, #28
 8008c10:	1a9b      	subs	r3, r3, r2
 8008c12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c14:	18e4      	adds	r4, r4, r3
 8008c16:	18d2      	adds	r2, r2, r3
 8008c18:	920a      	str	r2, [sp, #40]	; 0x28
 8008c1a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c1c:	18d3      	adds	r3, r2, r3
 8008c1e:	930c      	str	r3, [sp, #48]	; 0x30
 8008c20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	dd05      	ble.n	8008c32 <_dtoa_r+0x906>
 8008c26:	001a      	movs	r2, r3
 8008c28:	9905      	ldr	r1, [sp, #20]
 8008c2a:	9804      	ldr	r0, [sp, #16]
 8008c2c:	f000 fcf8 	bl	8009620 <__lshift>
 8008c30:	9005      	str	r0, [sp, #20]
 8008c32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	dd05      	ble.n	8008c44 <_dtoa_r+0x918>
 8008c38:	0031      	movs	r1, r6
 8008c3a:	001a      	movs	r2, r3
 8008c3c:	9804      	ldr	r0, [sp, #16]
 8008c3e:	f000 fcef 	bl	8009620 <__lshift>
 8008c42:	0006      	movs	r6, r0
 8008c44:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d027      	beq.n	8008c9a <_dtoa_r+0x96e>
 8008c4a:	0031      	movs	r1, r6
 8008c4c:	9805      	ldr	r0, [sp, #20]
 8008c4e:	f000 fd55 	bl	80096fc <__mcmp>
 8008c52:	2800      	cmp	r0, #0
 8008c54:	da21      	bge.n	8008c9a <_dtoa_r+0x96e>
 8008c56:	9b03      	ldr	r3, [sp, #12]
 8008c58:	220a      	movs	r2, #10
 8008c5a:	3b01      	subs	r3, #1
 8008c5c:	9303      	str	r3, [sp, #12]
 8008c5e:	9905      	ldr	r1, [sp, #20]
 8008c60:	2300      	movs	r3, #0
 8008c62:	9804      	ldr	r0, [sp, #16]
 8008c64:	f000 fae0 	bl	8009228 <__multadd>
 8008c68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c6a:	9005      	str	r0, [sp, #20]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d100      	bne.n	8008c72 <_dtoa_r+0x946>
 8008c70:	e15d      	b.n	8008f2e <_dtoa_r+0xc02>
 8008c72:	2300      	movs	r3, #0
 8008c74:	0039      	movs	r1, r7
 8008c76:	220a      	movs	r2, #10
 8008c78:	9804      	ldr	r0, [sp, #16]
 8008c7a:	f000 fad5 	bl	8009228 <__multadd>
 8008c7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c80:	0007      	movs	r7, r0
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	dc49      	bgt.n	8008d1a <_dtoa_r+0x9ee>
 8008c86:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c88:	2b02      	cmp	r3, #2
 8008c8a:	dc0e      	bgt.n	8008caa <_dtoa_r+0x97e>
 8008c8c:	e045      	b.n	8008d1a <_dtoa_r+0x9ee>
 8008c8e:	2b04      	cmp	r3, #4
 8008c90:	d0c6      	beq.n	8008c20 <_dtoa_r+0x8f4>
 8008c92:	331c      	adds	r3, #28
 8008c94:	e7bd      	b.n	8008c12 <_dtoa_r+0x8e6>
 8008c96:	0013      	movs	r3, r2
 8008c98:	e7fb      	b.n	8008c92 <_dtoa_r+0x966>
 8008c9a:	9b07      	ldr	r3, [sp, #28]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	dc36      	bgt.n	8008d0e <_dtoa_r+0x9e2>
 8008ca0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ca2:	2b02      	cmp	r3, #2
 8008ca4:	dd33      	ble.n	8008d0e <_dtoa_r+0x9e2>
 8008ca6:	9b07      	ldr	r3, [sp, #28]
 8008ca8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008caa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d10c      	bne.n	8008cca <_dtoa_r+0x99e>
 8008cb0:	0031      	movs	r1, r6
 8008cb2:	2205      	movs	r2, #5
 8008cb4:	9804      	ldr	r0, [sp, #16]
 8008cb6:	f000 fab7 	bl	8009228 <__multadd>
 8008cba:	0006      	movs	r6, r0
 8008cbc:	0001      	movs	r1, r0
 8008cbe:	9805      	ldr	r0, [sp, #20]
 8008cc0:	f000 fd1c 	bl	80096fc <__mcmp>
 8008cc4:	2800      	cmp	r0, #0
 8008cc6:	dd00      	ble.n	8008cca <_dtoa_r+0x99e>
 8008cc8:	e59f      	b.n	800880a <_dtoa_r+0x4de>
 8008cca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008ccc:	43db      	mvns	r3, r3
 8008cce:	9303      	str	r3, [sp, #12]
 8008cd0:	9b06      	ldr	r3, [sp, #24]
 8008cd2:	9308      	str	r3, [sp, #32]
 8008cd4:	2500      	movs	r5, #0
 8008cd6:	0031      	movs	r1, r6
 8008cd8:	9804      	ldr	r0, [sp, #16]
 8008cda:	f000 fa81 	bl	80091e0 <_Bfree>
 8008cde:	2f00      	cmp	r7, #0
 8008ce0:	d100      	bne.n	8008ce4 <_dtoa_r+0x9b8>
 8008ce2:	e6a3      	b.n	8008a2c <_dtoa_r+0x700>
 8008ce4:	2d00      	cmp	r5, #0
 8008ce6:	d005      	beq.n	8008cf4 <_dtoa_r+0x9c8>
 8008ce8:	42bd      	cmp	r5, r7
 8008cea:	d003      	beq.n	8008cf4 <_dtoa_r+0x9c8>
 8008cec:	0029      	movs	r1, r5
 8008cee:	9804      	ldr	r0, [sp, #16]
 8008cf0:	f000 fa76 	bl	80091e0 <_Bfree>
 8008cf4:	0039      	movs	r1, r7
 8008cf6:	9804      	ldr	r0, [sp, #16]
 8008cf8:	f000 fa72 	bl	80091e0 <_Bfree>
 8008cfc:	e696      	b.n	8008a2c <_dtoa_r+0x700>
 8008cfe:	2600      	movs	r6, #0
 8008d00:	0037      	movs	r7, r6
 8008d02:	e7e2      	b.n	8008cca <_dtoa_r+0x99e>
 8008d04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d06:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8008d08:	9303      	str	r3, [sp, #12]
 8008d0a:	0037      	movs	r7, r6
 8008d0c:	e57d      	b.n	800880a <_dtoa_r+0x4de>
 8008d0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d100      	bne.n	8008d16 <_dtoa_r+0x9ea>
 8008d14:	e0c3      	b.n	8008e9e <_dtoa_r+0xb72>
 8008d16:	9b07      	ldr	r3, [sp, #28]
 8008d18:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d1a:	2c00      	cmp	r4, #0
 8008d1c:	dd05      	ble.n	8008d2a <_dtoa_r+0x9fe>
 8008d1e:	0039      	movs	r1, r7
 8008d20:	0022      	movs	r2, r4
 8008d22:	9804      	ldr	r0, [sp, #16]
 8008d24:	f000 fc7c 	bl	8009620 <__lshift>
 8008d28:	0007      	movs	r7, r0
 8008d2a:	0038      	movs	r0, r7
 8008d2c:	2d00      	cmp	r5, #0
 8008d2e:	d024      	beq.n	8008d7a <_dtoa_r+0xa4e>
 8008d30:	6879      	ldr	r1, [r7, #4]
 8008d32:	9804      	ldr	r0, [sp, #16]
 8008d34:	f000 fa10 	bl	8009158 <_Balloc>
 8008d38:	1e04      	subs	r4, r0, #0
 8008d3a:	d111      	bne.n	8008d60 <_dtoa_r+0xa34>
 8008d3c:	0022      	movs	r2, r4
 8008d3e:	4b05      	ldr	r3, [pc, #20]	; (8008d54 <_dtoa_r+0xa28>)
 8008d40:	4805      	ldr	r0, [pc, #20]	; (8008d58 <_dtoa_r+0xa2c>)
 8008d42:	4906      	ldr	r1, [pc, #24]	; (8008d5c <_dtoa_r+0xa30>)
 8008d44:	f7ff fb07 	bl	8008356 <_dtoa_r+0x2a>
 8008d48:	40240000 	.word	0x40240000
 8008d4c:	00000433 	.word	0x00000433
 8008d50:	7ff00000 	.word	0x7ff00000
 8008d54:	0800bcd9 	.word	0x0800bcd9
 8008d58:	0800bc81 	.word	0x0800bc81
 8008d5c:	000002ef 	.word	0x000002ef
 8008d60:	0039      	movs	r1, r7
 8008d62:	693a      	ldr	r2, [r7, #16]
 8008d64:	310c      	adds	r1, #12
 8008d66:	3202      	adds	r2, #2
 8008d68:	0092      	lsls	r2, r2, #2
 8008d6a:	300c      	adds	r0, #12
 8008d6c:	f001 ffb2 	bl	800acd4 <memcpy>
 8008d70:	2201      	movs	r2, #1
 8008d72:	0021      	movs	r1, r4
 8008d74:	9804      	ldr	r0, [sp, #16]
 8008d76:	f000 fc53 	bl	8009620 <__lshift>
 8008d7a:	9b06      	ldr	r3, [sp, #24]
 8008d7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d7e:	9307      	str	r3, [sp, #28]
 8008d80:	3b01      	subs	r3, #1
 8008d82:	189b      	adds	r3, r3, r2
 8008d84:	2201      	movs	r2, #1
 8008d86:	003d      	movs	r5, r7
 8008d88:	0007      	movs	r7, r0
 8008d8a:	930e      	str	r3, [sp, #56]	; 0x38
 8008d8c:	9b08      	ldr	r3, [sp, #32]
 8008d8e:	4013      	ands	r3, r2
 8008d90:	930d      	str	r3, [sp, #52]	; 0x34
 8008d92:	0031      	movs	r1, r6
 8008d94:	9805      	ldr	r0, [sp, #20]
 8008d96:	f7ff fa39 	bl	800820c <quorem>
 8008d9a:	0029      	movs	r1, r5
 8008d9c:	0004      	movs	r4, r0
 8008d9e:	900b      	str	r0, [sp, #44]	; 0x2c
 8008da0:	9805      	ldr	r0, [sp, #20]
 8008da2:	f000 fcab 	bl	80096fc <__mcmp>
 8008da6:	003a      	movs	r2, r7
 8008da8:	900c      	str	r0, [sp, #48]	; 0x30
 8008daa:	0031      	movs	r1, r6
 8008dac:	9804      	ldr	r0, [sp, #16]
 8008dae:	f000 fcc1 	bl	8009734 <__mdiff>
 8008db2:	2201      	movs	r2, #1
 8008db4:	68c3      	ldr	r3, [r0, #12]
 8008db6:	3430      	adds	r4, #48	; 0x30
 8008db8:	9008      	str	r0, [sp, #32]
 8008dba:	920a      	str	r2, [sp, #40]	; 0x28
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d104      	bne.n	8008dca <_dtoa_r+0xa9e>
 8008dc0:	0001      	movs	r1, r0
 8008dc2:	9805      	ldr	r0, [sp, #20]
 8008dc4:	f000 fc9a 	bl	80096fc <__mcmp>
 8008dc8:	900a      	str	r0, [sp, #40]	; 0x28
 8008dca:	9908      	ldr	r1, [sp, #32]
 8008dcc:	9804      	ldr	r0, [sp, #16]
 8008dce:	f000 fa07 	bl	80091e0 <_Bfree>
 8008dd2:	9b07      	ldr	r3, [sp, #28]
 8008dd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008dd6:	3301      	adds	r3, #1
 8008dd8:	9308      	str	r3, [sp, #32]
 8008dda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008de0:	4313      	orrs	r3, r2
 8008de2:	d109      	bne.n	8008df8 <_dtoa_r+0xacc>
 8008de4:	2c39      	cmp	r4, #57	; 0x39
 8008de6:	d022      	beq.n	8008e2e <_dtoa_r+0xb02>
 8008de8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	dd01      	ble.n	8008df2 <_dtoa_r+0xac6>
 8008dee:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008df0:	3431      	adds	r4, #49	; 0x31
 8008df2:	9b07      	ldr	r3, [sp, #28]
 8008df4:	701c      	strb	r4, [r3, #0]
 8008df6:	e76e      	b.n	8008cd6 <_dtoa_r+0x9aa>
 8008df8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	db04      	blt.n	8008e08 <_dtoa_r+0xadc>
 8008dfe:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008e00:	4313      	orrs	r3, r2
 8008e02:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e04:	4313      	orrs	r3, r2
 8008e06:	d11e      	bne.n	8008e46 <_dtoa_r+0xb1a>
 8008e08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	ddf1      	ble.n	8008df2 <_dtoa_r+0xac6>
 8008e0e:	9905      	ldr	r1, [sp, #20]
 8008e10:	2201      	movs	r2, #1
 8008e12:	9804      	ldr	r0, [sp, #16]
 8008e14:	f000 fc04 	bl	8009620 <__lshift>
 8008e18:	0031      	movs	r1, r6
 8008e1a:	9005      	str	r0, [sp, #20]
 8008e1c:	f000 fc6e 	bl	80096fc <__mcmp>
 8008e20:	2800      	cmp	r0, #0
 8008e22:	dc02      	bgt.n	8008e2a <_dtoa_r+0xafe>
 8008e24:	d1e5      	bne.n	8008df2 <_dtoa_r+0xac6>
 8008e26:	07e3      	lsls	r3, r4, #31
 8008e28:	d5e3      	bpl.n	8008df2 <_dtoa_r+0xac6>
 8008e2a:	2c39      	cmp	r4, #57	; 0x39
 8008e2c:	d1df      	bne.n	8008dee <_dtoa_r+0xac2>
 8008e2e:	2339      	movs	r3, #57	; 0x39
 8008e30:	9a07      	ldr	r2, [sp, #28]
 8008e32:	7013      	strb	r3, [r2, #0]
 8008e34:	9b08      	ldr	r3, [sp, #32]
 8008e36:	9308      	str	r3, [sp, #32]
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	781a      	ldrb	r2, [r3, #0]
 8008e3c:	2a39      	cmp	r2, #57	; 0x39
 8008e3e:	d063      	beq.n	8008f08 <_dtoa_r+0xbdc>
 8008e40:	3201      	adds	r2, #1
 8008e42:	701a      	strb	r2, [r3, #0]
 8008e44:	e747      	b.n	8008cd6 <_dtoa_r+0x9aa>
 8008e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	dd03      	ble.n	8008e54 <_dtoa_r+0xb28>
 8008e4c:	2c39      	cmp	r4, #57	; 0x39
 8008e4e:	d0ee      	beq.n	8008e2e <_dtoa_r+0xb02>
 8008e50:	3401      	adds	r4, #1
 8008e52:	e7ce      	b.n	8008df2 <_dtoa_r+0xac6>
 8008e54:	9b07      	ldr	r3, [sp, #28]
 8008e56:	9a07      	ldr	r2, [sp, #28]
 8008e58:	701c      	strb	r4, [r3, #0]
 8008e5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d03e      	beq.n	8008ede <_dtoa_r+0xbb2>
 8008e60:	2300      	movs	r3, #0
 8008e62:	220a      	movs	r2, #10
 8008e64:	9905      	ldr	r1, [sp, #20]
 8008e66:	9804      	ldr	r0, [sp, #16]
 8008e68:	f000 f9de 	bl	8009228 <__multadd>
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	9005      	str	r0, [sp, #20]
 8008e70:	220a      	movs	r2, #10
 8008e72:	0029      	movs	r1, r5
 8008e74:	9804      	ldr	r0, [sp, #16]
 8008e76:	42bd      	cmp	r5, r7
 8008e78:	d106      	bne.n	8008e88 <_dtoa_r+0xb5c>
 8008e7a:	f000 f9d5 	bl	8009228 <__multadd>
 8008e7e:	0005      	movs	r5, r0
 8008e80:	0007      	movs	r7, r0
 8008e82:	9b08      	ldr	r3, [sp, #32]
 8008e84:	9307      	str	r3, [sp, #28]
 8008e86:	e784      	b.n	8008d92 <_dtoa_r+0xa66>
 8008e88:	f000 f9ce 	bl	8009228 <__multadd>
 8008e8c:	0039      	movs	r1, r7
 8008e8e:	0005      	movs	r5, r0
 8008e90:	2300      	movs	r3, #0
 8008e92:	220a      	movs	r2, #10
 8008e94:	9804      	ldr	r0, [sp, #16]
 8008e96:	f000 f9c7 	bl	8009228 <__multadd>
 8008e9a:	0007      	movs	r7, r0
 8008e9c:	e7f1      	b.n	8008e82 <_dtoa_r+0xb56>
 8008e9e:	9b07      	ldr	r3, [sp, #28]
 8008ea0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ea2:	2500      	movs	r5, #0
 8008ea4:	0031      	movs	r1, r6
 8008ea6:	9805      	ldr	r0, [sp, #20]
 8008ea8:	f7ff f9b0 	bl	800820c <quorem>
 8008eac:	9b06      	ldr	r3, [sp, #24]
 8008eae:	3030      	adds	r0, #48	; 0x30
 8008eb0:	5558      	strb	r0, [r3, r5]
 8008eb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eb4:	3501      	adds	r5, #1
 8008eb6:	0004      	movs	r4, r0
 8008eb8:	42ab      	cmp	r3, r5
 8008eba:	dd07      	ble.n	8008ecc <_dtoa_r+0xba0>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	220a      	movs	r2, #10
 8008ec0:	9905      	ldr	r1, [sp, #20]
 8008ec2:	9804      	ldr	r0, [sp, #16]
 8008ec4:	f000 f9b0 	bl	8009228 <__multadd>
 8008ec8:	9005      	str	r0, [sp, #20]
 8008eca:	e7eb      	b.n	8008ea4 <_dtoa_r+0xb78>
 8008ecc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ece:	2301      	movs	r3, #1
 8008ed0:	2a00      	cmp	r2, #0
 8008ed2:	dd00      	ble.n	8008ed6 <_dtoa_r+0xbaa>
 8008ed4:	0013      	movs	r3, r2
 8008ed6:	2500      	movs	r5, #0
 8008ed8:	9a06      	ldr	r2, [sp, #24]
 8008eda:	18d3      	adds	r3, r2, r3
 8008edc:	9308      	str	r3, [sp, #32]
 8008ede:	9905      	ldr	r1, [sp, #20]
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	9804      	ldr	r0, [sp, #16]
 8008ee4:	f000 fb9c 	bl	8009620 <__lshift>
 8008ee8:	0031      	movs	r1, r6
 8008eea:	9005      	str	r0, [sp, #20]
 8008eec:	f000 fc06 	bl	80096fc <__mcmp>
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	dc9f      	bgt.n	8008e34 <_dtoa_r+0xb08>
 8008ef4:	d101      	bne.n	8008efa <_dtoa_r+0xbce>
 8008ef6:	07e4      	lsls	r4, r4, #31
 8008ef8:	d49c      	bmi.n	8008e34 <_dtoa_r+0xb08>
 8008efa:	9b08      	ldr	r3, [sp, #32]
 8008efc:	9308      	str	r3, [sp, #32]
 8008efe:	3b01      	subs	r3, #1
 8008f00:	781a      	ldrb	r2, [r3, #0]
 8008f02:	2a30      	cmp	r2, #48	; 0x30
 8008f04:	d0fa      	beq.n	8008efc <_dtoa_r+0xbd0>
 8008f06:	e6e6      	b.n	8008cd6 <_dtoa_r+0x9aa>
 8008f08:	9a06      	ldr	r2, [sp, #24]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d193      	bne.n	8008e36 <_dtoa_r+0xb0a>
 8008f0e:	9b03      	ldr	r3, [sp, #12]
 8008f10:	3301      	adds	r3, #1
 8008f12:	9303      	str	r3, [sp, #12]
 8008f14:	2331      	movs	r3, #49	; 0x31
 8008f16:	7013      	strb	r3, [r2, #0]
 8008f18:	e6dd      	b.n	8008cd6 <_dtoa_r+0x9aa>
 8008f1a:	4b09      	ldr	r3, [pc, #36]	; (8008f40 <_dtoa_r+0xc14>)
 8008f1c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008f1e:	9306      	str	r3, [sp, #24]
 8008f20:	4b08      	ldr	r3, [pc, #32]	; (8008f44 <_dtoa_r+0xc18>)
 8008f22:	2a00      	cmp	r2, #0
 8008f24:	d001      	beq.n	8008f2a <_dtoa_r+0xbfe>
 8008f26:	f7ff fa49 	bl	80083bc <_dtoa_r+0x90>
 8008f2a:	f7ff fa49 	bl	80083c0 <_dtoa_r+0x94>
 8008f2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	dcb6      	bgt.n	8008ea2 <_dtoa_r+0xb76>
 8008f34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f36:	2b02      	cmp	r3, #2
 8008f38:	dd00      	ble.n	8008f3c <_dtoa_r+0xc10>
 8008f3a:	e6b6      	b.n	8008caa <_dtoa_r+0x97e>
 8008f3c:	e7b1      	b.n	8008ea2 <_dtoa_r+0xb76>
 8008f3e:	46c0      	nop			; (mov r8, r8)
 8008f40:	0800bc5d 	.word	0x0800bc5d
 8008f44:	0800bc65 	.word	0x0800bc65

08008f48 <_free_r>:
 8008f48:	b570      	push	{r4, r5, r6, lr}
 8008f4a:	0005      	movs	r5, r0
 8008f4c:	2900      	cmp	r1, #0
 8008f4e:	d010      	beq.n	8008f72 <_free_r+0x2a>
 8008f50:	1f0c      	subs	r4, r1, #4
 8008f52:	6823      	ldr	r3, [r4, #0]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	da00      	bge.n	8008f5a <_free_r+0x12>
 8008f58:	18e4      	adds	r4, r4, r3
 8008f5a:	0028      	movs	r0, r5
 8008f5c:	f000 f8ec 	bl	8009138 <__malloc_lock>
 8008f60:	4a1d      	ldr	r2, [pc, #116]	; (8008fd8 <_free_r+0x90>)
 8008f62:	6813      	ldr	r3, [r2, #0]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d105      	bne.n	8008f74 <_free_r+0x2c>
 8008f68:	6063      	str	r3, [r4, #4]
 8008f6a:	6014      	str	r4, [r2, #0]
 8008f6c:	0028      	movs	r0, r5
 8008f6e:	f000 f8eb 	bl	8009148 <__malloc_unlock>
 8008f72:	bd70      	pop	{r4, r5, r6, pc}
 8008f74:	42a3      	cmp	r3, r4
 8008f76:	d908      	bls.n	8008f8a <_free_r+0x42>
 8008f78:	6820      	ldr	r0, [r4, #0]
 8008f7a:	1821      	adds	r1, r4, r0
 8008f7c:	428b      	cmp	r3, r1
 8008f7e:	d1f3      	bne.n	8008f68 <_free_r+0x20>
 8008f80:	6819      	ldr	r1, [r3, #0]
 8008f82:	685b      	ldr	r3, [r3, #4]
 8008f84:	1809      	adds	r1, r1, r0
 8008f86:	6021      	str	r1, [r4, #0]
 8008f88:	e7ee      	b.n	8008f68 <_free_r+0x20>
 8008f8a:	001a      	movs	r2, r3
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d001      	beq.n	8008f96 <_free_r+0x4e>
 8008f92:	42a3      	cmp	r3, r4
 8008f94:	d9f9      	bls.n	8008f8a <_free_r+0x42>
 8008f96:	6811      	ldr	r1, [r2, #0]
 8008f98:	1850      	adds	r0, r2, r1
 8008f9a:	42a0      	cmp	r0, r4
 8008f9c:	d10b      	bne.n	8008fb6 <_free_r+0x6e>
 8008f9e:	6820      	ldr	r0, [r4, #0]
 8008fa0:	1809      	adds	r1, r1, r0
 8008fa2:	1850      	adds	r0, r2, r1
 8008fa4:	6011      	str	r1, [r2, #0]
 8008fa6:	4283      	cmp	r3, r0
 8008fa8:	d1e0      	bne.n	8008f6c <_free_r+0x24>
 8008faa:	6818      	ldr	r0, [r3, #0]
 8008fac:	685b      	ldr	r3, [r3, #4]
 8008fae:	1841      	adds	r1, r0, r1
 8008fb0:	6011      	str	r1, [r2, #0]
 8008fb2:	6053      	str	r3, [r2, #4]
 8008fb4:	e7da      	b.n	8008f6c <_free_r+0x24>
 8008fb6:	42a0      	cmp	r0, r4
 8008fb8:	d902      	bls.n	8008fc0 <_free_r+0x78>
 8008fba:	230c      	movs	r3, #12
 8008fbc:	602b      	str	r3, [r5, #0]
 8008fbe:	e7d5      	b.n	8008f6c <_free_r+0x24>
 8008fc0:	6820      	ldr	r0, [r4, #0]
 8008fc2:	1821      	adds	r1, r4, r0
 8008fc4:	428b      	cmp	r3, r1
 8008fc6:	d103      	bne.n	8008fd0 <_free_r+0x88>
 8008fc8:	6819      	ldr	r1, [r3, #0]
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	1809      	adds	r1, r1, r0
 8008fce:	6021      	str	r1, [r4, #0]
 8008fd0:	6063      	str	r3, [r4, #4]
 8008fd2:	6054      	str	r4, [r2, #4]
 8008fd4:	e7ca      	b.n	8008f6c <_free_r+0x24>
 8008fd6:	46c0      	nop			; (mov r8, r8)
 8008fd8:	20000454 	.word	0x20000454

08008fdc <malloc>:
 8008fdc:	b510      	push	{r4, lr}
 8008fde:	4b03      	ldr	r3, [pc, #12]	; (8008fec <malloc+0x10>)
 8008fe0:	0001      	movs	r1, r0
 8008fe2:	6818      	ldr	r0, [r3, #0]
 8008fe4:	f000 f826 	bl	8009034 <_malloc_r>
 8008fe8:	bd10      	pop	{r4, pc}
 8008fea:	46c0      	nop			; (mov r8, r8)
 8008fec:	20000064 	.word	0x20000064

08008ff0 <sbrk_aligned>:
 8008ff0:	b570      	push	{r4, r5, r6, lr}
 8008ff2:	4e0f      	ldr	r6, [pc, #60]	; (8009030 <sbrk_aligned+0x40>)
 8008ff4:	000d      	movs	r5, r1
 8008ff6:	6831      	ldr	r1, [r6, #0]
 8008ff8:	0004      	movs	r4, r0
 8008ffa:	2900      	cmp	r1, #0
 8008ffc:	d102      	bne.n	8009004 <sbrk_aligned+0x14>
 8008ffe:	f001 fe57 	bl	800acb0 <_sbrk_r>
 8009002:	6030      	str	r0, [r6, #0]
 8009004:	0029      	movs	r1, r5
 8009006:	0020      	movs	r0, r4
 8009008:	f001 fe52 	bl	800acb0 <_sbrk_r>
 800900c:	1c43      	adds	r3, r0, #1
 800900e:	d00a      	beq.n	8009026 <sbrk_aligned+0x36>
 8009010:	2303      	movs	r3, #3
 8009012:	1cc5      	adds	r5, r0, #3
 8009014:	439d      	bics	r5, r3
 8009016:	42a8      	cmp	r0, r5
 8009018:	d007      	beq.n	800902a <sbrk_aligned+0x3a>
 800901a:	1a29      	subs	r1, r5, r0
 800901c:	0020      	movs	r0, r4
 800901e:	f001 fe47 	bl	800acb0 <_sbrk_r>
 8009022:	3001      	adds	r0, #1
 8009024:	d101      	bne.n	800902a <sbrk_aligned+0x3a>
 8009026:	2501      	movs	r5, #1
 8009028:	426d      	negs	r5, r5
 800902a:	0028      	movs	r0, r5
 800902c:	bd70      	pop	{r4, r5, r6, pc}
 800902e:	46c0      	nop			; (mov r8, r8)
 8009030:	20000458 	.word	0x20000458

08009034 <_malloc_r>:
 8009034:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009036:	2203      	movs	r2, #3
 8009038:	1ccb      	adds	r3, r1, #3
 800903a:	4393      	bics	r3, r2
 800903c:	3308      	adds	r3, #8
 800903e:	0006      	movs	r6, r0
 8009040:	001f      	movs	r7, r3
 8009042:	2b0c      	cmp	r3, #12
 8009044:	d238      	bcs.n	80090b8 <_malloc_r+0x84>
 8009046:	270c      	movs	r7, #12
 8009048:	42b9      	cmp	r1, r7
 800904a:	d837      	bhi.n	80090bc <_malloc_r+0x88>
 800904c:	0030      	movs	r0, r6
 800904e:	f000 f873 	bl	8009138 <__malloc_lock>
 8009052:	4b38      	ldr	r3, [pc, #224]	; (8009134 <_malloc_r+0x100>)
 8009054:	9300      	str	r3, [sp, #0]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	001c      	movs	r4, r3
 800905a:	2c00      	cmp	r4, #0
 800905c:	d133      	bne.n	80090c6 <_malloc_r+0x92>
 800905e:	0039      	movs	r1, r7
 8009060:	0030      	movs	r0, r6
 8009062:	f7ff ffc5 	bl	8008ff0 <sbrk_aligned>
 8009066:	0004      	movs	r4, r0
 8009068:	1c43      	adds	r3, r0, #1
 800906a:	d15e      	bne.n	800912a <_malloc_r+0xf6>
 800906c:	9b00      	ldr	r3, [sp, #0]
 800906e:	681c      	ldr	r4, [r3, #0]
 8009070:	0025      	movs	r5, r4
 8009072:	2d00      	cmp	r5, #0
 8009074:	d14e      	bne.n	8009114 <_malloc_r+0xe0>
 8009076:	2c00      	cmp	r4, #0
 8009078:	d051      	beq.n	800911e <_malloc_r+0xea>
 800907a:	6823      	ldr	r3, [r4, #0]
 800907c:	0029      	movs	r1, r5
 800907e:	18e3      	adds	r3, r4, r3
 8009080:	0030      	movs	r0, r6
 8009082:	9301      	str	r3, [sp, #4]
 8009084:	f001 fe14 	bl	800acb0 <_sbrk_r>
 8009088:	9b01      	ldr	r3, [sp, #4]
 800908a:	4283      	cmp	r3, r0
 800908c:	d147      	bne.n	800911e <_malloc_r+0xea>
 800908e:	6823      	ldr	r3, [r4, #0]
 8009090:	0030      	movs	r0, r6
 8009092:	1aff      	subs	r7, r7, r3
 8009094:	0039      	movs	r1, r7
 8009096:	f7ff ffab 	bl	8008ff0 <sbrk_aligned>
 800909a:	3001      	adds	r0, #1
 800909c:	d03f      	beq.n	800911e <_malloc_r+0xea>
 800909e:	6823      	ldr	r3, [r4, #0]
 80090a0:	19db      	adds	r3, r3, r7
 80090a2:	6023      	str	r3, [r4, #0]
 80090a4:	9b00      	ldr	r3, [sp, #0]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d040      	beq.n	800912e <_malloc_r+0xfa>
 80090ac:	685a      	ldr	r2, [r3, #4]
 80090ae:	42a2      	cmp	r2, r4
 80090b0:	d133      	bne.n	800911a <_malloc_r+0xe6>
 80090b2:	2200      	movs	r2, #0
 80090b4:	605a      	str	r2, [r3, #4]
 80090b6:	e014      	b.n	80090e2 <_malloc_r+0xae>
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	dac5      	bge.n	8009048 <_malloc_r+0x14>
 80090bc:	230c      	movs	r3, #12
 80090be:	2500      	movs	r5, #0
 80090c0:	6033      	str	r3, [r6, #0]
 80090c2:	0028      	movs	r0, r5
 80090c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80090c6:	6821      	ldr	r1, [r4, #0]
 80090c8:	1bc9      	subs	r1, r1, r7
 80090ca:	d420      	bmi.n	800910e <_malloc_r+0xda>
 80090cc:	290b      	cmp	r1, #11
 80090ce:	d918      	bls.n	8009102 <_malloc_r+0xce>
 80090d0:	19e2      	adds	r2, r4, r7
 80090d2:	6027      	str	r7, [r4, #0]
 80090d4:	42a3      	cmp	r3, r4
 80090d6:	d112      	bne.n	80090fe <_malloc_r+0xca>
 80090d8:	9b00      	ldr	r3, [sp, #0]
 80090da:	601a      	str	r2, [r3, #0]
 80090dc:	6863      	ldr	r3, [r4, #4]
 80090de:	6011      	str	r1, [r2, #0]
 80090e0:	6053      	str	r3, [r2, #4]
 80090e2:	0030      	movs	r0, r6
 80090e4:	0025      	movs	r5, r4
 80090e6:	f000 f82f 	bl	8009148 <__malloc_unlock>
 80090ea:	2207      	movs	r2, #7
 80090ec:	350b      	adds	r5, #11
 80090ee:	1d23      	adds	r3, r4, #4
 80090f0:	4395      	bics	r5, r2
 80090f2:	1aea      	subs	r2, r5, r3
 80090f4:	429d      	cmp	r5, r3
 80090f6:	d0e4      	beq.n	80090c2 <_malloc_r+0x8e>
 80090f8:	1b5b      	subs	r3, r3, r5
 80090fa:	50a3      	str	r3, [r4, r2]
 80090fc:	e7e1      	b.n	80090c2 <_malloc_r+0x8e>
 80090fe:	605a      	str	r2, [r3, #4]
 8009100:	e7ec      	b.n	80090dc <_malloc_r+0xa8>
 8009102:	6862      	ldr	r2, [r4, #4]
 8009104:	42a3      	cmp	r3, r4
 8009106:	d1d5      	bne.n	80090b4 <_malloc_r+0x80>
 8009108:	9b00      	ldr	r3, [sp, #0]
 800910a:	601a      	str	r2, [r3, #0]
 800910c:	e7e9      	b.n	80090e2 <_malloc_r+0xae>
 800910e:	0023      	movs	r3, r4
 8009110:	6864      	ldr	r4, [r4, #4]
 8009112:	e7a2      	b.n	800905a <_malloc_r+0x26>
 8009114:	002c      	movs	r4, r5
 8009116:	686d      	ldr	r5, [r5, #4]
 8009118:	e7ab      	b.n	8009072 <_malloc_r+0x3e>
 800911a:	0013      	movs	r3, r2
 800911c:	e7c4      	b.n	80090a8 <_malloc_r+0x74>
 800911e:	230c      	movs	r3, #12
 8009120:	0030      	movs	r0, r6
 8009122:	6033      	str	r3, [r6, #0]
 8009124:	f000 f810 	bl	8009148 <__malloc_unlock>
 8009128:	e7cb      	b.n	80090c2 <_malloc_r+0x8e>
 800912a:	6027      	str	r7, [r4, #0]
 800912c:	e7d9      	b.n	80090e2 <_malloc_r+0xae>
 800912e:	605b      	str	r3, [r3, #4]
 8009130:	deff      	udf	#255	; 0xff
 8009132:	46c0      	nop			; (mov r8, r8)
 8009134:	20000454 	.word	0x20000454

08009138 <__malloc_lock>:
 8009138:	b510      	push	{r4, lr}
 800913a:	4802      	ldr	r0, [pc, #8]	; (8009144 <__malloc_lock+0xc>)
 800913c:	f7ff f855 	bl	80081ea <__retarget_lock_acquire_recursive>
 8009140:	bd10      	pop	{r4, pc}
 8009142:	46c0      	nop			; (mov r8, r8)
 8009144:	20000450 	.word	0x20000450

08009148 <__malloc_unlock>:
 8009148:	b510      	push	{r4, lr}
 800914a:	4802      	ldr	r0, [pc, #8]	; (8009154 <__malloc_unlock+0xc>)
 800914c:	f7ff f84e 	bl	80081ec <__retarget_lock_release_recursive>
 8009150:	bd10      	pop	{r4, pc}
 8009152:	46c0      	nop			; (mov r8, r8)
 8009154:	20000450 	.word	0x20000450

08009158 <_Balloc>:
 8009158:	b570      	push	{r4, r5, r6, lr}
 800915a:	69c5      	ldr	r5, [r0, #28]
 800915c:	0006      	movs	r6, r0
 800915e:	000c      	movs	r4, r1
 8009160:	2d00      	cmp	r5, #0
 8009162:	d10e      	bne.n	8009182 <_Balloc+0x2a>
 8009164:	2010      	movs	r0, #16
 8009166:	f7ff ff39 	bl	8008fdc <malloc>
 800916a:	1e02      	subs	r2, r0, #0
 800916c:	61f0      	str	r0, [r6, #28]
 800916e:	d104      	bne.n	800917a <_Balloc+0x22>
 8009170:	216b      	movs	r1, #107	; 0x6b
 8009172:	4b19      	ldr	r3, [pc, #100]	; (80091d8 <_Balloc+0x80>)
 8009174:	4819      	ldr	r0, [pc, #100]	; (80091dc <_Balloc+0x84>)
 8009176:	f001 fdbd 	bl	800acf4 <__assert_func>
 800917a:	6045      	str	r5, [r0, #4]
 800917c:	6085      	str	r5, [r0, #8]
 800917e:	6005      	str	r5, [r0, #0]
 8009180:	60c5      	str	r5, [r0, #12]
 8009182:	69f5      	ldr	r5, [r6, #28]
 8009184:	68eb      	ldr	r3, [r5, #12]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d013      	beq.n	80091b2 <_Balloc+0x5a>
 800918a:	69f3      	ldr	r3, [r6, #28]
 800918c:	00a2      	lsls	r2, r4, #2
 800918e:	68db      	ldr	r3, [r3, #12]
 8009190:	189b      	adds	r3, r3, r2
 8009192:	6818      	ldr	r0, [r3, #0]
 8009194:	2800      	cmp	r0, #0
 8009196:	d118      	bne.n	80091ca <_Balloc+0x72>
 8009198:	2101      	movs	r1, #1
 800919a:	000d      	movs	r5, r1
 800919c:	40a5      	lsls	r5, r4
 800919e:	1d6a      	adds	r2, r5, #5
 80091a0:	0030      	movs	r0, r6
 80091a2:	0092      	lsls	r2, r2, #2
 80091a4:	f001 fdc4 	bl	800ad30 <_calloc_r>
 80091a8:	2800      	cmp	r0, #0
 80091aa:	d00c      	beq.n	80091c6 <_Balloc+0x6e>
 80091ac:	6044      	str	r4, [r0, #4]
 80091ae:	6085      	str	r5, [r0, #8]
 80091b0:	e00d      	b.n	80091ce <_Balloc+0x76>
 80091b2:	2221      	movs	r2, #33	; 0x21
 80091b4:	2104      	movs	r1, #4
 80091b6:	0030      	movs	r0, r6
 80091b8:	f001 fdba 	bl	800ad30 <_calloc_r>
 80091bc:	69f3      	ldr	r3, [r6, #28]
 80091be:	60e8      	str	r0, [r5, #12]
 80091c0:	68db      	ldr	r3, [r3, #12]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d1e1      	bne.n	800918a <_Balloc+0x32>
 80091c6:	2000      	movs	r0, #0
 80091c8:	bd70      	pop	{r4, r5, r6, pc}
 80091ca:	6802      	ldr	r2, [r0, #0]
 80091cc:	601a      	str	r2, [r3, #0]
 80091ce:	2300      	movs	r3, #0
 80091d0:	6103      	str	r3, [r0, #16]
 80091d2:	60c3      	str	r3, [r0, #12]
 80091d4:	e7f8      	b.n	80091c8 <_Balloc+0x70>
 80091d6:	46c0      	nop			; (mov r8, r8)
 80091d8:	0800bc6a 	.word	0x0800bc6a
 80091dc:	0800bcea 	.word	0x0800bcea

080091e0 <_Bfree>:
 80091e0:	b570      	push	{r4, r5, r6, lr}
 80091e2:	69c6      	ldr	r6, [r0, #28]
 80091e4:	0005      	movs	r5, r0
 80091e6:	000c      	movs	r4, r1
 80091e8:	2e00      	cmp	r6, #0
 80091ea:	d10e      	bne.n	800920a <_Bfree+0x2a>
 80091ec:	2010      	movs	r0, #16
 80091ee:	f7ff fef5 	bl	8008fdc <malloc>
 80091f2:	1e02      	subs	r2, r0, #0
 80091f4:	61e8      	str	r0, [r5, #28]
 80091f6:	d104      	bne.n	8009202 <_Bfree+0x22>
 80091f8:	218f      	movs	r1, #143	; 0x8f
 80091fa:	4b09      	ldr	r3, [pc, #36]	; (8009220 <_Bfree+0x40>)
 80091fc:	4809      	ldr	r0, [pc, #36]	; (8009224 <_Bfree+0x44>)
 80091fe:	f001 fd79 	bl	800acf4 <__assert_func>
 8009202:	6046      	str	r6, [r0, #4]
 8009204:	6086      	str	r6, [r0, #8]
 8009206:	6006      	str	r6, [r0, #0]
 8009208:	60c6      	str	r6, [r0, #12]
 800920a:	2c00      	cmp	r4, #0
 800920c:	d007      	beq.n	800921e <_Bfree+0x3e>
 800920e:	69eb      	ldr	r3, [r5, #28]
 8009210:	6862      	ldr	r2, [r4, #4]
 8009212:	68db      	ldr	r3, [r3, #12]
 8009214:	0092      	lsls	r2, r2, #2
 8009216:	189b      	adds	r3, r3, r2
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	6022      	str	r2, [r4, #0]
 800921c:	601c      	str	r4, [r3, #0]
 800921e:	bd70      	pop	{r4, r5, r6, pc}
 8009220:	0800bc6a 	.word	0x0800bc6a
 8009224:	0800bcea 	.word	0x0800bcea

08009228 <__multadd>:
 8009228:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800922a:	000e      	movs	r6, r1
 800922c:	9001      	str	r0, [sp, #4]
 800922e:	000c      	movs	r4, r1
 8009230:	001d      	movs	r5, r3
 8009232:	2000      	movs	r0, #0
 8009234:	690f      	ldr	r7, [r1, #16]
 8009236:	3614      	adds	r6, #20
 8009238:	6833      	ldr	r3, [r6, #0]
 800923a:	3001      	adds	r0, #1
 800923c:	b299      	uxth	r1, r3
 800923e:	4351      	muls	r1, r2
 8009240:	0c1b      	lsrs	r3, r3, #16
 8009242:	4353      	muls	r3, r2
 8009244:	1949      	adds	r1, r1, r5
 8009246:	0c0d      	lsrs	r5, r1, #16
 8009248:	195b      	adds	r3, r3, r5
 800924a:	0c1d      	lsrs	r5, r3, #16
 800924c:	b289      	uxth	r1, r1
 800924e:	041b      	lsls	r3, r3, #16
 8009250:	185b      	adds	r3, r3, r1
 8009252:	c608      	stmia	r6!, {r3}
 8009254:	4287      	cmp	r7, r0
 8009256:	dcef      	bgt.n	8009238 <__multadd+0x10>
 8009258:	2d00      	cmp	r5, #0
 800925a:	d022      	beq.n	80092a2 <__multadd+0x7a>
 800925c:	68a3      	ldr	r3, [r4, #8]
 800925e:	42bb      	cmp	r3, r7
 8009260:	dc19      	bgt.n	8009296 <__multadd+0x6e>
 8009262:	6861      	ldr	r1, [r4, #4]
 8009264:	9801      	ldr	r0, [sp, #4]
 8009266:	3101      	adds	r1, #1
 8009268:	f7ff ff76 	bl	8009158 <_Balloc>
 800926c:	1e06      	subs	r6, r0, #0
 800926e:	d105      	bne.n	800927c <__multadd+0x54>
 8009270:	0032      	movs	r2, r6
 8009272:	21ba      	movs	r1, #186	; 0xba
 8009274:	4b0c      	ldr	r3, [pc, #48]	; (80092a8 <__multadd+0x80>)
 8009276:	480d      	ldr	r0, [pc, #52]	; (80092ac <__multadd+0x84>)
 8009278:	f001 fd3c 	bl	800acf4 <__assert_func>
 800927c:	0021      	movs	r1, r4
 800927e:	6922      	ldr	r2, [r4, #16]
 8009280:	310c      	adds	r1, #12
 8009282:	3202      	adds	r2, #2
 8009284:	0092      	lsls	r2, r2, #2
 8009286:	300c      	adds	r0, #12
 8009288:	f001 fd24 	bl	800acd4 <memcpy>
 800928c:	0021      	movs	r1, r4
 800928e:	9801      	ldr	r0, [sp, #4]
 8009290:	f7ff ffa6 	bl	80091e0 <_Bfree>
 8009294:	0034      	movs	r4, r6
 8009296:	1d3b      	adds	r3, r7, #4
 8009298:	009b      	lsls	r3, r3, #2
 800929a:	18e3      	adds	r3, r4, r3
 800929c:	605d      	str	r5, [r3, #4]
 800929e:	1c7b      	adds	r3, r7, #1
 80092a0:	6123      	str	r3, [r4, #16]
 80092a2:	0020      	movs	r0, r4
 80092a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80092a6:	46c0      	nop			; (mov r8, r8)
 80092a8:	0800bcd9 	.word	0x0800bcd9
 80092ac:	0800bcea 	.word	0x0800bcea

080092b0 <__s2b>:
 80092b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092b2:	0006      	movs	r6, r0
 80092b4:	0018      	movs	r0, r3
 80092b6:	000c      	movs	r4, r1
 80092b8:	3008      	adds	r0, #8
 80092ba:	2109      	movs	r1, #9
 80092bc:	9301      	str	r3, [sp, #4]
 80092be:	0015      	movs	r5, r2
 80092c0:	f7f6 ffc8 	bl	8000254 <__divsi3>
 80092c4:	2301      	movs	r3, #1
 80092c6:	2100      	movs	r1, #0
 80092c8:	4283      	cmp	r3, r0
 80092ca:	db0a      	blt.n	80092e2 <__s2b+0x32>
 80092cc:	0030      	movs	r0, r6
 80092ce:	f7ff ff43 	bl	8009158 <_Balloc>
 80092d2:	1e01      	subs	r1, r0, #0
 80092d4:	d108      	bne.n	80092e8 <__s2b+0x38>
 80092d6:	000a      	movs	r2, r1
 80092d8:	4b19      	ldr	r3, [pc, #100]	; (8009340 <__s2b+0x90>)
 80092da:	481a      	ldr	r0, [pc, #104]	; (8009344 <__s2b+0x94>)
 80092dc:	31d3      	adds	r1, #211	; 0xd3
 80092de:	f001 fd09 	bl	800acf4 <__assert_func>
 80092e2:	005b      	lsls	r3, r3, #1
 80092e4:	3101      	adds	r1, #1
 80092e6:	e7ef      	b.n	80092c8 <__s2b+0x18>
 80092e8:	9b08      	ldr	r3, [sp, #32]
 80092ea:	6143      	str	r3, [r0, #20]
 80092ec:	2301      	movs	r3, #1
 80092ee:	6103      	str	r3, [r0, #16]
 80092f0:	2d09      	cmp	r5, #9
 80092f2:	dd18      	ble.n	8009326 <__s2b+0x76>
 80092f4:	0023      	movs	r3, r4
 80092f6:	3309      	adds	r3, #9
 80092f8:	001f      	movs	r7, r3
 80092fa:	9300      	str	r3, [sp, #0]
 80092fc:	1964      	adds	r4, r4, r5
 80092fe:	783b      	ldrb	r3, [r7, #0]
 8009300:	220a      	movs	r2, #10
 8009302:	0030      	movs	r0, r6
 8009304:	3b30      	subs	r3, #48	; 0x30
 8009306:	f7ff ff8f 	bl	8009228 <__multadd>
 800930a:	3701      	adds	r7, #1
 800930c:	0001      	movs	r1, r0
 800930e:	42a7      	cmp	r7, r4
 8009310:	d1f5      	bne.n	80092fe <__s2b+0x4e>
 8009312:	002c      	movs	r4, r5
 8009314:	9b00      	ldr	r3, [sp, #0]
 8009316:	3c08      	subs	r4, #8
 8009318:	191c      	adds	r4, r3, r4
 800931a:	002f      	movs	r7, r5
 800931c:	9b01      	ldr	r3, [sp, #4]
 800931e:	429f      	cmp	r7, r3
 8009320:	db04      	blt.n	800932c <__s2b+0x7c>
 8009322:	0008      	movs	r0, r1
 8009324:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009326:	2509      	movs	r5, #9
 8009328:	340a      	adds	r4, #10
 800932a:	e7f6      	b.n	800931a <__s2b+0x6a>
 800932c:	1b63      	subs	r3, r4, r5
 800932e:	5ddb      	ldrb	r3, [r3, r7]
 8009330:	220a      	movs	r2, #10
 8009332:	0030      	movs	r0, r6
 8009334:	3b30      	subs	r3, #48	; 0x30
 8009336:	f7ff ff77 	bl	8009228 <__multadd>
 800933a:	3701      	adds	r7, #1
 800933c:	0001      	movs	r1, r0
 800933e:	e7ed      	b.n	800931c <__s2b+0x6c>
 8009340:	0800bcd9 	.word	0x0800bcd9
 8009344:	0800bcea 	.word	0x0800bcea

08009348 <__hi0bits>:
 8009348:	0003      	movs	r3, r0
 800934a:	0c02      	lsrs	r2, r0, #16
 800934c:	2000      	movs	r0, #0
 800934e:	4282      	cmp	r2, r0
 8009350:	d101      	bne.n	8009356 <__hi0bits+0xe>
 8009352:	041b      	lsls	r3, r3, #16
 8009354:	3010      	adds	r0, #16
 8009356:	0e1a      	lsrs	r2, r3, #24
 8009358:	d101      	bne.n	800935e <__hi0bits+0x16>
 800935a:	3008      	adds	r0, #8
 800935c:	021b      	lsls	r3, r3, #8
 800935e:	0f1a      	lsrs	r2, r3, #28
 8009360:	d101      	bne.n	8009366 <__hi0bits+0x1e>
 8009362:	3004      	adds	r0, #4
 8009364:	011b      	lsls	r3, r3, #4
 8009366:	0f9a      	lsrs	r2, r3, #30
 8009368:	d101      	bne.n	800936e <__hi0bits+0x26>
 800936a:	3002      	adds	r0, #2
 800936c:	009b      	lsls	r3, r3, #2
 800936e:	2b00      	cmp	r3, #0
 8009370:	db03      	blt.n	800937a <__hi0bits+0x32>
 8009372:	3001      	adds	r0, #1
 8009374:	005b      	lsls	r3, r3, #1
 8009376:	d400      	bmi.n	800937a <__hi0bits+0x32>
 8009378:	2020      	movs	r0, #32
 800937a:	4770      	bx	lr

0800937c <__lo0bits>:
 800937c:	6803      	ldr	r3, [r0, #0]
 800937e:	0001      	movs	r1, r0
 8009380:	2207      	movs	r2, #7
 8009382:	0018      	movs	r0, r3
 8009384:	4010      	ands	r0, r2
 8009386:	4213      	tst	r3, r2
 8009388:	d00d      	beq.n	80093a6 <__lo0bits+0x2a>
 800938a:	3a06      	subs	r2, #6
 800938c:	2000      	movs	r0, #0
 800938e:	4213      	tst	r3, r2
 8009390:	d105      	bne.n	800939e <__lo0bits+0x22>
 8009392:	3002      	adds	r0, #2
 8009394:	4203      	tst	r3, r0
 8009396:	d003      	beq.n	80093a0 <__lo0bits+0x24>
 8009398:	40d3      	lsrs	r3, r2
 800939a:	0010      	movs	r0, r2
 800939c:	600b      	str	r3, [r1, #0]
 800939e:	4770      	bx	lr
 80093a0:	089b      	lsrs	r3, r3, #2
 80093a2:	600b      	str	r3, [r1, #0]
 80093a4:	e7fb      	b.n	800939e <__lo0bits+0x22>
 80093a6:	b29a      	uxth	r2, r3
 80093a8:	2a00      	cmp	r2, #0
 80093aa:	d101      	bne.n	80093b0 <__lo0bits+0x34>
 80093ac:	2010      	movs	r0, #16
 80093ae:	0c1b      	lsrs	r3, r3, #16
 80093b0:	b2da      	uxtb	r2, r3
 80093b2:	2a00      	cmp	r2, #0
 80093b4:	d101      	bne.n	80093ba <__lo0bits+0x3e>
 80093b6:	3008      	adds	r0, #8
 80093b8:	0a1b      	lsrs	r3, r3, #8
 80093ba:	071a      	lsls	r2, r3, #28
 80093bc:	d101      	bne.n	80093c2 <__lo0bits+0x46>
 80093be:	3004      	adds	r0, #4
 80093c0:	091b      	lsrs	r3, r3, #4
 80093c2:	079a      	lsls	r2, r3, #30
 80093c4:	d101      	bne.n	80093ca <__lo0bits+0x4e>
 80093c6:	3002      	adds	r0, #2
 80093c8:	089b      	lsrs	r3, r3, #2
 80093ca:	07da      	lsls	r2, r3, #31
 80093cc:	d4e9      	bmi.n	80093a2 <__lo0bits+0x26>
 80093ce:	3001      	adds	r0, #1
 80093d0:	085b      	lsrs	r3, r3, #1
 80093d2:	d1e6      	bne.n	80093a2 <__lo0bits+0x26>
 80093d4:	2020      	movs	r0, #32
 80093d6:	e7e2      	b.n	800939e <__lo0bits+0x22>

080093d8 <__i2b>:
 80093d8:	b510      	push	{r4, lr}
 80093da:	000c      	movs	r4, r1
 80093dc:	2101      	movs	r1, #1
 80093de:	f7ff febb 	bl	8009158 <_Balloc>
 80093e2:	2800      	cmp	r0, #0
 80093e4:	d107      	bne.n	80093f6 <__i2b+0x1e>
 80093e6:	2146      	movs	r1, #70	; 0x46
 80093e8:	4c05      	ldr	r4, [pc, #20]	; (8009400 <__i2b+0x28>)
 80093ea:	0002      	movs	r2, r0
 80093ec:	4b05      	ldr	r3, [pc, #20]	; (8009404 <__i2b+0x2c>)
 80093ee:	0020      	movs	r0, r4
 80093f0:	31ff      	adds	r1, #255	; 0xff
 80093f2:	f001 fc7f 	bl	800acf4 <__assert_func>
 80093f6:	2301      	movs	r3, #1
 80093f8:	6144      	str	r4, [r0, #20]
 80093fa:	6103      	str	r3, [r0, #16]
 80093fc:	bd10      	pop	{r4, pc}
 80093fe:	46c0      	nop			; (mov r8, r8)
 8009400:	0800bcea 	.word	0x0800bcea
 8009404:	0800bcd9 	.word	0x0800bcd9

08009408 <__multiply>:
 8009408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800940a:	0015      	movs	r5, r2
 800940c:	690a      	ldr	r2, [r1, #16]
 800940e:	692b      	ldr	r3, [r5, #16]
 8009410:	000c      	movs	r4, r1
 8009412:	b08b      	sub	sp, #44	; 0x2c
 8009414:	429a      	cmp	r2, r3
 8009416:	da01      	bge.n	800941c <__multiply+0x14>
 8009418:	002c      	movs	r4, r5
 800941a:	000d      	movs	r5, r1
 800941c:	6927      	ldr	r7, [r4, #16]
 800941e:	692e      	ldr	r6, [r5, #16]
 8009420:	6861      	ldr	r1, [r4, #4]
 8009422:	19bb      	adds	r3, r7, r6
 8009424:	9303      	str	r3, [sp, #12]
 8009426:	68a3      	ldr	r3, [r4, #8]
 8009428:	19ba      	adds	r2, r7, r6
 800942a:	4293      	cmp	r3, r2
 800942c:	da00      	bge.n	8009430 <__multiply+0x28>
 800942e:	3101      	adds	r1, #1
 8009430:	f7ff fe92 	bl	8009158 <_Balloc>
 8009434:	9002      	str	r0, [sp, #8]
 8009436:	2800      	cmp	r0, #0
 8009438:	d106      	bne.n	8009448 <__multiply+0x40>
 800943a:	21b1      	movs	r1, #177	; 0xb1
 800943c:	4b48      	ldr	r3, [pc, #288]	; (8009560 <__multiply+0x158>)
 800943e:	4849      	ldr	r0, [pc, #292]	; (8009564 <__multiply+0x15c>)
 8009440:	9a02      	ldr	r2, [sp, #8]
 8009442:	0049      	lsls	r1, r1, #1
 8009444:	f001 fc56 	bl	800acf4 <__assert_func>
 8009448:	9b02      	ldr	r3, [sp, #8]
 800944a:	2200      	movs	r2, #0
 800944c:	3314      	adds	r3, #20
 800944e:	469c      	mov	ip, r3
 8009450:	19bb      	adds	r3, r7, r6
 8009452:	009b      	lsls	r3, r3, #2
 8009454:	4463      	add	r3, ip
 8009456:	9304      	str	r3, [sp, #16]
 8009458:	4663      	mov	r3, ip
 800945a:	9904      	ldr	r1, [sp, #16]
 800945c:	428b      	cmp	r3, r1
 800945e:	d32a      	bcc.n	80094b6 <__multiply+0xae>
 8009460:	0023      	movs	r3, r4
 8009462:	00bf      	lsls	r7, r7, #2
 8009464:	3314      	adds	r3, #20
 8009466:	3514      	adds	r5, #20
 8009468:	9308      	str	r3, [sp, #32]
 800946a:	00b6      	lsls	r6, r6, #2
 800946c:	19db      	adds	r3, r3, r7
 800946e:	9305      	str	r3, [sp, #20]
 8009470:	19ab      	adds	r3, r5, r6
 8009472:	9309      	str	r3, [sp, #36]	; 0x24
 8009474:	2304      	movs	r3, #4
 8009476:	9306      	str	r3, [sp, #24]
 8009478:	0023      	movs	r3, r4
 800947a:	9a05      	ldr	r2, [sp, #20]
 800947c:	3315      	adds	r3, #21
 800947e:	9501      	str	r5, [sp, #4]
 8009480:	429a      	cmp	r2, r3
 8009482:	d305      	bcc.n	8009490 <__multiply+0x88>
 8009484:	1b13      	subs	r3, r2, r4
 8009486:	3b15      	subs	r3, #21
 8009488:	089b      	lsrs	r3, r3, #2
 800948a:	3301      	adds	r3, #1
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	9306      	str	r3, [sp, #24]
 8009490:	9b01      	ldr	r3, [sp, #4]
 8009492:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009494:	4293      	cmp	r3, r2
 8009496:	d310      	bcc.n	80094ba <__multiply+0xb2>
 8009498:	9b03      	ldr	r3, [sp, #12]
 800949a:	2b00      	cmp	r3, #0
 800949c:	dd05      	ble.n	80094aa <__multiply+0xa2>
 800949e:	9b04      	ldr	r3, [sp, #16]
 80094a0:	3b04      	subs	r3, #4
 80094a2:	9304      	str	r3, [sp, #16]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d056      	beq.n	8009558 <__multiply+0x150>
 80094aa:	9b02      	ldr	r3, [sp, #8]
 80094ac:	9a03      	ldr	r2, [sp, #12]
 80094ae:	0018      	movs	r0, r3
 80094b0:	611a      	str	r2, [r3, #16]
 80094b2:	b00b      	add	sp, #44	; 0x2c
 80094b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094b6:	c304      	stmia	r3!, {r2}
 80094b8:	e7cf      	b.n	800945a <__multiply+0x52>
 80094ba:	9b01      	ldr	r3, [sp, #4]
 80094bc:	6818      	ldr	r0, [r3, #0]
 80094be:	b280      	uxth	r0, r0
 80094c0:	2800      	cmp	r0, #0
 80094c2:	d01e      	beq.n	8009502 <__multiply+0xfa>
 80094c4:	4667      	mov	r7, ip
 80094c6:	2500      	movs	r5, #0
 80094c8:	9e08      	ldr	r6, [sp, #32]
 80094ca:	ce02      	ldmia	r6!, {r1}
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	9307      	str	r3, [sp, #28]
 80094d0:	b28b      	uxth	r3, r1
 80094d2:	4343      	muls	r3, r0
 80094d4:	001a      	movs	r2, r3
 80094d6:	466b      	mov	r3, sp
 80094d8:	8b9b      	ldrh	r3, [r3, #28]
 80094da:	18d3      	adds	r3, r2, r3
 80094dc:	195b      	adds	r3, r3, r5
 80094de:	0c0d      	lsrs	r5, r1, #16
 80094e0:	4345      	muls	r5, r0
 80094e2:	9a07      	ldr	r2, [sp, #28]
 80094e4:	0c11      	lsrs	r1, r2, #16
 80094e6:	1869      	adds	r1, r5, r1
 80094e8:	0c1a      	lsrs	r2, r3, #16
 80094ea:	188a      	adds	r2, r1, r2
 80094ec:	b29b      	uxth	r3, r3
 80094ee:	0c15      	lsrs	r5, r2, #16
 80094f0:	0412      	lsls	r2, r2, #16
 80094f2:	431a      	orrs	r2, r3
 80094f4:	9b05      	ldr	r3, [sp, #20]
 80094f6:	c704      	stmia	r7!, {r2}
 80094f8:	42b3      	cmp	r3, r6
 80094fa:	d8e6      	bhi.n	80094ca <__multiply+0xc2>
 80094fc:	4663      	mov	r3, ip
 80094fe:	9a06      	ldr	r2, [sp, #24]
 8009500:	509d      	str	r5, [r3, r2]
 8009502:	9b01      	ldr	r3, [sp, #4]
 8009504:	6818      	ldr	r0, [r3, #0]
 8009506:	0c00      	lsrs	r0, r0, #16
 8009508:	d020      	beq.n	800954c <__multiply+0x144>
 800950a:	4663      	mov	r3, ip
 800950c:	0025      	movs	r5, r4
 800950e:	4661      	mov	r1, ip
 8009510:	2700      	movs	r7, #0
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	3514      	adds	r5, #20
 8009516:	682a      	ldr	r2, [r5, #0]
 8009518:	680e      	ldr	r6, [r1, #0]
 800951a:	b292      	uxth	r2, r2
 800951c:	4342      	muls	r2, r0
 800951e:	0c36      	lsrs	r6, r6, #16
 8009520:	1992      	adds	r2, r2, r6
 8009522:	19d2      	adds	r2, r2, r7
 8009524:	0416      	lsls	r6, r2, #16
 8009526:	b29b      	uxth	r3, r3
 8009528:	431e      	orrs	r6, r3
 800952a:	600e      	str	r6, [r1, #0]
 800952c:	cd40      	ldmia	r5!, {r6}
 800952e:	684b      	ldr	r3, [r1, #4]
 8009530:	0c36      	lsrs	r6, r6, #16
 8009532:	4346      	muls	r6, r0
 8009534:	b29b      	uxth	r3, r3
 8009536:	0c12      	lsrs	r2, r2, #16
 8009538:	18f3      	adds	r3, r6, r3
 800953a:	189b      	adds	r3, r3, r2
 800953c:	9a05      	ldr	r2, [sp, #20]
 800953e:	0c1f      	lsrs	r7, r3, #16
 8009540:	3104      	adds	r1, #4
 8009542:	42aa      	cmp	r2, r5
 8009544:	d8e7      	bhi.n	8009516 <__multiply+0x10e>
 8009546:	4662      	mov	r2, ip
 8009548:	9906      	ldr	r1, [sp, #24]
 800954a:	5053      	str	r3, [r2, r1]
 800954c:	9b01      	ldr	r3, [sp, #4]
 800954e:	3304      	adds	r3, #4
 8009550:	9301      	str	r3, [sp, #4]
 8009552:	2304      	movs	r3, #4
 8009554:	449c      	add	ip, r3
 8009556:	e79b      	b.n	8009490 <__multiply+0x88>
 8009558:	9b03      	ldr	r3, [sp, #12]
 800955a:	3b01      	subs	r3, #1
 800955c:	9303      	str	r3, [sp, #12]
 800955e:	e79b      	b.n	8009498 <__multiply+0x90>
 8009560:	0800bcd9 	.word	0x0800bcd9
 8009564:	0800bcea 	.word	0x0800bcea

08009568 <__pow5mult>:
 8009568:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800956a:	2303      	movs	r3, #3
 800956c:	0015      	movs	r5, r2
 800956e:	0007      	movs	r7, r0
 8009570:	000e      	movs	r6, r1
 8009572:	401a      	ands	r2, r3
 8009574:	421d      	tst	r5, r3
 8009576:	d008      	beq.n	800958a <__pow5mult+0x22>
 8009578:	4925      	ldr	r1, [pc, #148]	; (8009610 <__pow5mult+0xa8>)
 800957a:	3a01      	subs	r2, #1
 800957c:	0092      	lsls	r2, r2, #2
 800957e:	5852      	ldr	r2, [r2, r1]
 8009580:	2300      	movs	r3, #0
 8009582:	0031      	movs	r1, r6
 8009584:	f7ff fe50 	bl	8009228 <__multadd>
 8009588:	0006      	movs	r6, r0
 800958a:	10ad      	asrs	r5, r5, #2
 800958c:	d03d      	beq.n	800960a <__pow5mult+0xa2>
 800958e:	69fc      	ldr	r4, [r7, #28]
 8009590:	2c00      	cmp	r4, #0
 8009592:	d10f      	bne.n	80095b4 <__pow5mult+0x4c>
 8009594:	2010      	movs	r0, #16
 8009596:	f7ff fd21 	bl	8008fdc <malloc>
 800959a:	1e02      	subs	r2, r0, #0
 800959c:	61f8      	str	r0, [r7, #28]
 800959e:	d105      	bne.n	80095ac <__pow5mult+0x44>
 80095a0:	21b4      	movs	r1, #180	; 0xb4
 80095a2:	4b1c      	ldr	r3, [pc, #112]	; (8009614 <__pow5mult+0xac>)
 80095a4:	481c      	ldr	r0, [pc, #112]	; (8009618 <__pow5mult+0xb0>)
 80095a6:	31ff      	adds	r1, #255	; 0xff
 80095a8:	f001 fba4 	bl	800acf4 <__assert_func>
 80095ac:	6044      	str	r4, [r0, #4]
 80095ae:	6084      	str	r4, [r0, #8]
 80095b0:	6004      	str	r4, [r0, #0]
 80095b2:	60c4      	str	r4, [r0, #12]
 80095b4:	69fb      	ldr	r3, [r7, #28]
 80095b6:	689c      	ldr	r4, [r3, #8]
 80095b8:	9301      	str	r3, [sp, #4]
 80095ba:	2c00      	cmp	r4, #0
 80095bc:	d108      	bne.n	80095d0 <__pow5mult+0x68>
 80095be:	0038      	movs	r0, r7
 80095c0:	4916      	ldr	r1, [pc, #88]	; (800961c <__pow5mult+0xb4>)
 80095c2:	f7ff ff09 	bl	80093d8 <__i2b>
 80095c6:	9b01      	ldr	r3, [sp, #4]
 80095c8:	0004      	movs	r4, r0
 80095ca:	6098      	str	r0, [r3, #8]
 80095cc:	2300      	movs	r3, #0
 80095ce:	6003      	str	r3, [r0, #0]
 80095d0:	2301      	movs	r3, #1
 80095d2:	421d      	tst	r5, r3
 80095d4:	d00a      	beq.n	80095ec <__pow5mult+0x84>
 80095d6:	0031      	movs	r1, r6
 80095d8:	0022      	movs	r2, r4
 80095da:	0038      	movs	r0, r7
 80095dc:	f7ff ff14 	bl	8009408 <__multiply>
 80095e0:	0031      	movs	r1, r6
 80095e2:	9001      	str	r0, [sp, #4]
 80095e4:	0038      	movs	r0, r7
 80095e6:	f7ff fdfb 	bl	80091e0 <_Bfree>
 80095ea:	9e01      	ldr	r6, [sp, #4]
 80095ec:	106d      	asrs	r5, r5, #1
 80095ee:	d00c      	beq.n	800960a <__pow5mult+0xa2>
 80095f0:	6820      	ldr	r0, [r4, #0]
 80095f2:	2800      	cmp	r0, #0
 80095f4:	d107      	bne.n	8009606 <__pow5mult+0x9e>
 80095f6:	0022      	movs	r2, r4
 80095f8:	0021      	movs	r1, r4
 80095fa:	0038      	movs	r0, r7
 80095fc:	f7ff ff04 	bl	8009408 <__multiply>
 8009600:	2300      	movs	r3, #0
 8009602:	6020      	str	r0, [r4, #0]
 8009604:	6003      	str	r3, [r0, #0]
 8009606:	0004      	movs	r4, r0
 8009608:	e7e2      	b.n	80095d0 <__pow5mult+0x68>
 800960a:	0030      	movs	r0, r6
 800960c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800960e:	46c0      	nop			; (mov r8, r8)
 8009610:	0800be38 	.word	0x0800be38
 8009614:	0800bc6a 	.word	0x0800bc6a
 8009618:	0800bcea 	.word	0x0800bcea
 800961c:	00000271 	.word	0x00000271

08009620 <__lshift>:
 8009620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009622:	000c      	movs	r4, r1
 8009624:	0017      	movs	r7, r2
 8009626:	6923      	ldr	r3, [r4, #16]
 8009628:	1155      	asrs	r5, r2, #5
 800962a:	b087      	sub	sp, #28
 800962c:	18eb      	adds	r3, r5, r3
 800962e:	9302      	str	r3, [sp, #8]
 8009630:	3301      	adds	r3, #1
 8009632:	9301      	str	r3, [sp, #4]
 8009634:	6849      	ldr	r1, [r1, #4]
 8009636:	68a3      	ldr	r3, [r4, #8]
 8009638:	9004      	str	r0, [sp, #16]
 800963a:	9a01      	ldr	r2, [sp, #4]
 800963c:	4293      	cmp	r3, r2
 800963e:	db10      	blt.n	8009662 <__lshift+0x42>
 8009640:	9804      	ldr	r0, [sp, #16]
 8009642:	f7ff fd89 	bl	8009158 <_Balloc>
 8009646:	2300      	movs	r3, #0
 8009648:	0002      	movs	r2, r0
 800964a:	0006      	movs	r6, r0
 800964c:	0019      	movs	r1, r3
 800964e:	3214      	adds	r2, #20
 8009650:	4298      	cmp	r0, r3
 8009652:	d10c      	bne.n	800966e <__lshift+0x4e>
 8009654:	31df      	adds	r1, #223	; 0xdf
 8009656:	0032      	movs	r2, r6
 8009658:	4b26      	ldr	r3, [pc, #152]	; (80096f4 <__lshift+0xd4>)
 800965a:	4827      	ldr	r0, [pc, #156]	; (80096f8 <__lshift+0xd8>)
 800965c:	31ff      	adds	r1, #255	; 0xff
 800965e:	f001 fb49 	bl	800acf4 <__assert_func>
 8009662:	3101      	adds	r1, #1
 8009664:	005b      	lsls	r3, r3, #1
 8009666:	e7e8      	b.n	800963a <__lshift+0x1a>
 8009668:	0098      	lsls	r0, r3, #2
 800966a:	5011      	str	r1, [r2, r0]
 800966c:	3301      	adds	r3, #1
 800966e:	42ab      	cmp	r3, r5
 8009670:	dbfa      	blt.n	8009668 <__lshift+0x48>
 8009672:	43eb      	mvns	r3, r5
 8009674:	17db      	asrs	r3, r3, #31
 8009676:	401d      	ands	r5, r3
 8009678:	211f      	movs	r1, #31
 800967a:	0023      	movs	r3, r4
 800967c:	0038      	movs	r0, r7
 800967e:	00ad      	lsls	r5, r5, #2
 8009680:	1955      	adds	r5, r2, r5
 8009682:	6922      	ldr	r2, [r4, #16]
 8009684:	3314      	adds	r3, #20
 8009686:	0092      	lsls	r2, r2, #2
 8009688:	4008      	ands	r0, r1
 800968a:	4684      	mov	ip, r0
 800968c:	189a      	adds	r2, r3, r2
 800968e:	420f      	tst	r7, r1
 8009690:	d02a      	beq.n	80096e8 <__lshift+0xc8>
 8009692:	3101      	adds	r1, #1
 8009694:	1a09      	subs	r1, r1, r0
 8009696:	9105      	str	r1, [sp, #20]
 8009698:	2100      	movs	r1, #0
 800969a:	9503      	str	r5, [sp, #12]
 800969c:	4667      	mov	r7, ip
 800969e:	6818      	ldr	r0, [r3, #0]
 80096a0:	40b8      	lsls	r0, r7
 80096a2:	4308      	orrs	r0, r1
 80096a4:	9903      	ldr	r1, [sp, #12]
 80096a6:	c101      	stmia	r1!, {r0}
 80096a8:	9103      	str	r1, [sp, #12]
 80096aa:	9805      	ldr	r0, [sp, #20]
 80096ac:	cb02      	ldmia	r3!, {r1}
 80096ae:	40c1      	lsrs	r1, r0
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d8f3      	bhi.n	800969c <__lshift+0x7c>
 80096b4:	0020      	movs	r0, r4
 80096b6:	3015      	adds	r0, #21
 80096b8:	2304      	movs	r3, #4
 80096ba:	4282      	cmp	r2, r0
 80096bc:	d304      	bcc.n	80096c8 <__lshift+0xa8>
 80096be:	1b13      	subs	r3, r2, r4
 80096c0:	3b15      	subs	r3, #21
 80096c2:	089b      	lsrs	r3, r3, #2
 80096c4:	3301      	adds	r3, #1
 80096c6:	009b      	lsls	r3, r3, #2
 80096c8:	50e9      	str	r1, [r5, r3]
 80096ca:	2900      	cmp	r1, #0
 80096cc:	d002      	beq.n	80096d4 <__lshift+0xb4>
 80096ce:	9b02      	ldr	r3, [sp, #8]
 80096d0:	3302      	adds	r3, #2
 80096d2:	9301      	str	r3, [sp, #4]
 80096d4:	9b01      	ldr	r3, [sp, #4]
 80096d6:	9804      	ldr	r0, [sp, #16]
 80096d8:	3b01      	subs	r3, #1
 80096da:	0021      	movs	r1, r4
 80096dc:	6133      	str	r3, [r6, #16]
 80096de:	f7ff fd7f 	bl	80091e0 <_Bfree>
 80096e2:	0030      	movs	r0, r6
 80096e4:	b007      	add	sp, #28
 80096e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096e8:	cb02      	ldmia	r3!, {r1}
 80096ea:	c502      	stmia	r5!, {r1}
 80096ec:	429a      	cmp	r2, r3
 80096ee:	d8fb      	bhi.n	80096e8 <__lshift+0xc8>
 80096f0:	e7f0      	b.n	80096d4 <__lshift+0xb4>
 80096f2:	46c0      	nop			; (mov r8, r8)
 80096f4:	0800bcd9 	.word	0x0800bcd9
 80096f8:	0800bcea 	.word	0x0800bcea

080096fc <__mcmp>:
 80096fc:	b530      	push	{r4, r5, lr}
 80096fe:	690b      	ldr	r3, [r1, #16]
 8009700:	6904      	ldr	r4, [r0, #16]
 8009702:	0002      	movs	r2, r0
 8009704:	1ae0      	subs	r0, r4, r3
 8009706:	429c      	cmp	r4, r3
 8009708:	d10e      	bne.n	8009728 <__mcmp+0x2c>
 800970a:	3214      	adds	r2, #20
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	3114      	adds	r1, #20
 8009710:	0014      	movs	r4, r2
 8009712:	18c9      	adds	r1, r1, r3
 8009714:	18d2      	adds	r2, r2, r3
 8009716:	3a04      	subs	r2, #4
 8009718:	3904      	subs	r1, #4
 800971a:	6815      	ldr	r5, [r2, #0]
 800971c:	680b      	ldr	r3, [r1, #0]
 800971e:	429d      	cmp	r5, r3
 8009720:	d003      	beq.n	800972a <__mcmp+0x2e>
 8009722:	2001      	movs	r0, #1
 8009724:	429d      	cmp	r5, r3
 8009726:	d303      	bcc.n	8009730 <__mcmp+0x34>
 8009728:	bd30      	pop	{r4, r5, pc}
 800972a:	4294      	cmp	r4, r2
 800972c:	d3f3      	bcc.n	8009716 <__mcmp+0x1a>
 800972e:	e7fb      	b.n	8009728 <__mcmp+0x2c>
 8009730:	4240      	negs	r0, r0
 8009732:	e7f9      	b.n	8009728 <__mcmp+0x2c>

08009734 <__mdiff>:
 8009734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009736:	000e      	movs	r6, r1
 8009738:	0007      	movs	r7, r0
 800973a:	0011      	movs	r1, r2
 800973c:	0030      	movs	r0, r6
 800973e:	b087      	sub	sp, #28
 8009740:	0014      	movs	r4, r2
 8009742:	f7ff ffdb 	bl	80096fc <__mcmp>
 8009746:	1e05      	subs	r5, r0, #0
 8009748:	d110      	bne.n	800976c <__mdiff+0x38>
 800974a:	0001      	movs	r1, r0
 800974c:	0038      	movs	r0, r7
 800974e:	f7ff fd03 	bl	8009158 <_Balloc>
 8009752:	1e02      	subs	r2, r0, #0
 8009754:	d104      	bne.n	8009760 <__mdiff+0x2c>
 8009756:	4b3f      	ldr	r3, [pc, #252]	; (8009854 <__mdiff+0x120>)
 8009758:	483f      	ldr	r0, [pc, #252]	; (8009858 <__mdiff+0x124>)
 800975a:	4940      	ldr	r1, [pc, #256]	; (800985c <__mdiff+0x128>)
 800975c:	f001 faca 	bl	800acf4 <__assert_func>
 8009760:	2301      	movs	r3, #1
 8009762:	6145      	str	r5, [r0, #20]
 8009764:	6103      	str	r3, [r0, #16]
 8009766:	0010      	movs	r0, r2
 8009768:	b007      	add	sp, #28
 800976a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800976c:	2301      	movs	r3, #1
 800976e:	9301      	str	r3, [sp, #4]
 8009770:	2800      	cmp	r0, #0
 8009772:	db04      	blt.n	800977e <__mdiff+0x4a>
 8009774:	0023      	movs	r3, r4
 8009776:	0034      	movs	r4, r6
 8009778:	001e      	movs	r6, r3
 800977a:	2300      	movs	r3, #0
 800977c:	9301      	str	r3, [sp, #4]
 800977e:	0038      	movs	r0, r7
 8009780:	6861      	ldr	r1, [r4, #4]
 8009782:	f7ff fce9 	bl	8009158 <_Balloc>
 8009786:	1e02      	subs	r2, r0, #0
 8009788:	d103      	bne.n	8009792 <__mdiff+0x5e>
 800978a:	4b32      	ldr	r3, [pc, #200]	; (8009854 <__mdiff+0x120>)
 800978c:	4832      	ldr	r0, [pc, #200]	; (8009858 <__mdiff+0x124>)
 800978e:	4934      	ldr	r1, [pc, #208]	; (8009860 <__mdiff+0x12c>)
 8009790:	e7e4      	b.n	800975c <__mdiff+0x28>
 8009792:	9b01      	ldr	r3, [sp, #4]
 8009794:	2700      	movs	r7, #0
 8009796:	60c3      	str	r3, [r0, #12]
 8009798:	6920      	ldr	r0, [r4, #16]
 800979a:	3414      	adds	r4, #20
 800979c:	0083      	lsls	r3, r0, #2
 800979e:	18e3      	adds	r3, r4, r3
 80097a0:	0021      	movs	r1, r4
 80097a2:	9401      	str	r4, [sp, #4]
 80097a4:	0034      	movs	r4, r6
 80097a6:	9302      	str	r3, [sp, #8]
 80097a8:	6933      	ldr	r3, [r6, #16]
 80097aa:	3414      	adds	r4, #20
 80097ac:	009b      	lsls	r3, r3, #2
 80097ae:	18e3      	adds	r3, r4, r3
 80097b0:	9303      	str	r3, [sp, #12]
 80097b2:	0013      	movs	r3, r2
 80097b4:	3314      	adds	r3, #20
 80097b6:	469c      	mov	ip, r3
 80097b8:	9305      	str	r3, [sp, #20]
 80097ba:	9104      	str	r1, [sp, #16]
 80097bc:	9b04      	ldr	r3, [sp, #16]
 80097be:	cc02      	ldmia	r4!, {r1}
 80097c0:	cb20      	ldmia	r3!, {r5}
 80097c2:	9304      	str	r3, [sp, #16]
 80097c4:	b2ab      	uxth	r3, r5
 80097c6:	19df      	adds	r7, r3, r7
 80097c8:	b28b      	uxth	r3, r1
 80097ca:	1afb      	subs	r3, r7, r3
 80097cc:	0c09      	lsrs	r1, r1, #16
 80097ce:	0c2d      	lsrs	r5, r5, #16
 80097d0:	1a6d      	subs	r5, r5, r1
 80097d2:	1419      	asrs	r1, r3, #16
 80097d4:	1869      	adds	r1, r5, r1
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	140f      	asrs	r7, r1, #16
 80097da:	0409      	lsls	r1, r1, #16
 80097dc:	4319      	orrs	r1, r3
 80097de:	4663      	mov	r3, ip
 80097e0:	c302      	stmia	r3!, {r1}
 80097e2:	469c      	mov	ip, r3
 80097e4:	9b03      	ldr	r3, [sp, #12]
 80097e6:	42a3      	cmp	r3, r4
 80097e8:	d8e8      	bhi.n	80097bc <__mdiff+0x88>
 80097ea:	0031      	movs	r1, r6
 80097ec:	9c03      	ldr	r4, [sp, #12]
 80097ee:	3115      	adds	r1, #21
 80097f0:	2304      	movs	r3, #4
 80097f2:	428c      	cmp	r4, r1
 80097f4:	d304      	bcc.n	8009800 <__mdiff+0xcc>
 80097f6:	1ba3      	subs	r3, r4, r6
 80097f8:	3b15      	subs	r3, #21
 80097fa:	089b      	lsrs	r3, r3, #2
 80097fc:	3301      	adds	r3, #1
 80097fe:	009b      	lsls	r3, r3, #2
 8009800:	9901      	ldr	r1, [sp, #4]
 8009802:	18cd      	adds	r5, r1, r3
 8009804:	9905      	ldr	r1, [sp, #20]
 8009806:	002e      	movs	r6, r5
 8009808:	18cb      	adds	r3, r1, r3
 800980a:	469c      	mov	ip, r3
 800980c:	9902      	ldr	r1, [sp, #8]
 800980e:	428e      	cmp	r6, r1
 8009810:	d310      	bcc.n	8009834 <__mdiff+0x100>
 8009812:	9e02      	ldr	r6, [sp, #8]
 8009814:	1ee9      	subs	r1, r5, #3
 8009816:	2400      	movs	r4, #0
 8009818:	428e      	cmp	r6, r1
 800981a:	d304      	bcc.n	8009826 <__mdiff+0xf2>
 800981c:	0031      	movs	r1, r6
 800981e:	3103      	adds	r1, #3
 8009820:	1b49      	subs	r1, r1, r5
 8009822:	0889      	lsrs	r1, r1, #2
 8009824:	008c      	lsls	r4, r1, #2
 8009826:	191b      	adds	r3, r3, r4
 8009828:	3b04      	subs	r3, #4
 800982a:	6819      	ldr	r1, [r3, #0]
 800982c:	2900      	cmp	r1, #0
 800982e:	d00f      	beq.n	8009850 <__mdiff+0x11c>
 8009830:	6110      	str	r0, [r2, #16]
 8009832:	e798      	b.n	8009766 <__mdiff+0x32>
 8009834:	ce02      	ldmia	r6!, {r1}
 8009836:	b28c      	uxth	r4, r1
 8009838:	19e4      	adds	r4, r4, r7
 800983a:	0c0f      	lsrs	r7, r1, #16
 800983c:	1421      	asrs	r1, r4, #16
 800983e:	1879      	adds	r1, r7, r1
 8009840:	b2a4      	uxth	r4, r4
 8009842:	140f      	asrs	r7, r1, #16
 8009844:	0409      	lsls	r1, r1, #16
 8009846:	4321      	orrs	r1, r4
 8009848:	4664      	mov	r4, ip
 800984a:	c402      	stmia	r4!, {r1}
 800984c:	46a4      	mov	ip, r4
 800984e:	e7dd      	b.n	800980c <__mdiff+0xd8>
 8009850:	3801      	subs	r0, #1
 8009852:	e7e9      	b.n	8009828 <__mdiff+0xf4>
 8009854:	0800bcd9 	.word	0x0800bcd9
 8009858:	0800bcea 	.word	0x0800bcea
 800985c:	00000237 	.word	0x00000237
 8009860:	00000245 	.word	0x00000245

08009864 <__ulp>:
 8009864:	2000      	movs	r0, #0
 8009866:	4b0b      	ldr	r3, [pc, #44]	; (8009894 <__ulp+0x30>)
 8009868:	4019      	ands	r1, r3
 800986a:	4b0b      	ldr	r3, [pc, #44]	; (8009898 <__ulp+0x34>)
 800986c:	18c9      	adds	r1, r1, r3
 800986e:	4281      	cmp	r1, r0
 8009870:	dc06      	bgt.n	8009880 <__ulp+0x1c>
 8009872:	4249      	negs	r1, r1
 8009874:	150b      	asrs	r3, r1, #20
 8009876:	2b13      	cmp	r3, #19
 8009878:	dc03      	bgt.n	8009882 <__ulp+0x1e>
 800987a:	2180      	movs	r1, #128	; 0x80
 800987c:	0309      	lsls	r1, r1, #12
 800987e:	4119      	asrs	r1, r3
 8009880:	4770      	bx	lr
 8009882:	3b14      	subs	r3, #20
 8009884:	2001      	movs	r0, #1
 8009886:	2b1e      	cmp	r3, #30
 8009888:	dc02      	bgt.n	8009890 <__ulp+0x2c>
 800988a:	2080      	movs	r0, #128	; 0x80
 800988c:	0600      	lsls	r0, r0, #24
 800988e:	40d8      	lsrs	r0, r3
 8009890:	2100      	movs	r1, #0
 8009892:	e7f5      	b.n	8009880 <__ulp+0x1c>
 8009894:	7ff00000 	.word	0x7ff00000
 8009898:	fcc00000 	.word	0xfcc00000

0800989c <__b2d>:
 800989c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800989e:	0006      	movs	r6, r0
 80098a0:	6903      	ldr	r3, [r0, #16]
 80098a2:	3614      	adds	r6, #20
 80098a4:	009b      	lsls	r3, r3, #2
 80098a6:	18f3      	adds	r3, r6, r3
 80098a8:	1f1d      	subs	r5, r3, #4
 80098aa:	682c      	ldr	r4, [r5, #0]
 80098ac:	000f      	movs	r7, r1
 80098ae:	0020      	movs	r0, r4
 80098b0:	9301      	str	r3, [sp, #4]
 80098b2:	f7ff fd49 	bl	8009348 <__hi0bits>
 80098b6:	2220      	movs	r2, #32
 80098b8:	1a12      	subs	r2, r2, r0
 80098ba:	603a      	str	r2, [r7, #0]
 80098bc:	0003      	movs	r3, r0
 80098be:	4a1c      	ldr	r2, [pc, #112]	; (8009930 <__b2d+0x94>)
 80098c0:	280a      	cmp	r0, #10
 80098c2:	dc15      	bgt.n	80098f0 <__b2d+0x54>
 80098c4:	210b      	movs	r1, #11
 80098c6:	0027      	movs	r7, r4
 80098c8:	1a09      	subs	r1, r1, r0
 80098ca:	40cf      	lsrs	r7, r1
 80098cc:	433a      	orrs	r2, r7
 80098ce:	468c      	mov	ip, r1
 80098d0:	0011      	movs	r1, r2
 80098d2:	2200      	movs	r2, #0
 80098d4:	42ae      	cmp	r6, r5
 80098d6:	d202      	bcs.n	80098de <__b2d+0x42>
 80098d8:	9a01      	ldr	r2, [sp, #4]
 80098da:	3a08      	subs	r2, #8
 80098dc:	6812      	ldr	r2, [r2, #0]
 80098de:	3315      	adds	r3, #21
 80098e0:	409c      	lsls	r4, r3
 80098e2:	4663      	mov	r3, ip
 80098e4:	0027      	movs	r7, r4
 80098e6:	40da      	lsrs	r2, r3
 80098e8:	4317      	orrs	r7, r2
 80098ea:	0038      	movs	r0, r7
 80098ec:	b003      	add	sp, #12
 80098ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098f0:	2700      	movs	r7, #0
 80098f2:	42ae      	cmp	r6, r5
 80098f4:	d202      	bcs.n	80098fc <__b2d+0x60>
 80098f6:	9d01      	ldr	r5, [sp, #4]
 80098f8:	3d08      	subs	r5, #8
 80098fa:	682f      	ldr	r7, [r5, #0]
 80098fc:	210b      	movs	r1, #11
 80098fe:	4249      	negs	r1, r1
 8009900:	468c      	mov	ip, r1
 8009902:	449c      	add	ip, r3
 8009904:	2b0b      	cmp	r3, #11
 8009906:	d010      	beq.n	800992a <__b2d+0x8e>
 8009908:	4661      	mov	r1, ip
 800990a:	2320      	movs	r3, #32
 800990c:	408c      	lsls	r4, r1
 800990e:	1a5b      	subs	r3, r3, r1
 8009910:	0039      	movs	r1, r7
 8009912:	40d9      	lsrs	r1, r3
 8009914:	430c      	orrs	r4, r1
 8009916:	4322      	orrs	r2, r4
 8009918:	0011      	movs	r1, r2
 800991a:	2200      	movs	r2, #0
 800991c:	42b5      	cmp	r5, r6
 800991e:	d901      	bls.n	8009924 <__b2d+0x88>
 8009920:	3d04      	subs	r5, #4
 8009922:	682a      	ldr	r2, [r5, #0]
 8009924:	4664      	mov	r4, ip
 8009926:	40a7      	lsls	r7, r4
 8009928:	e7dd      	b.n	80098e6 <__b2d+0x4a>
 800992a:	4322      	orrs	r2, r4
 800992c:	0011      	movs	r1, r2
 800992e:	e7dc      	b.n	80098ea <__b2d+0x4e>
 8009930:	3ff00000 	.word	0x3ff00000

08009934 <__d2b>:
 8009934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009936:	2101      	movs	r1, #1
 8009938:	0014      	movs	r4, r2
 800993a:	001d      	movs	r5, r3
 800993c:	9f08      	ldr	r7, [sp, #32]
 800993e:	f7ff fc0b 	bl	8009158 <_Balloc>
 8009942:	1e06      	subs	r6, r0, #0
 8009944:	d105      	bne.n	8009952 <__d2b+0x1e>
 8009946:	0032      	movs	r2, r6
 8009948:	4b24      	ldr	r3, [pc, #144]	; (80099dc <__d2b+0xa8>)
 800994a:	4825      	ldr	r0, [pc, #148]	; (80099e0 <__d2b+0xac>)
 800994c:	4925      	ldr	r1, [pc, #148]	; (80099e4 <__d2b+0xb0>)
 800994e:	f001 f9d1 	bl	800acf4 <__assert_func>
 8009952:	032b      	lsls	r3, r5, #12
 8009954:	006d      	lsls	r5, r5, #1
 8009956:	0b1b      	lsrs	r3, r3, #12
 8009958:	0d6d      	lsrs	r5, r5, #21
 800995a:	d125      	bne.n	80099a8 <__d2b+0x74>
 800995c:	9301      	str	r3, [sp, #4]
 800995e:	2c00      	cmp	r4, #0
 8009960:	d028      	beq.n	80099b4 <__d2b+0x80>
 8009962:	4668      	mov	r0, sp
 8009964:	9400      	str	r4, [sp, #0]
 8009966:	f7ff fd09 	bl	800937c <__lo0bits>
 800996a:	9b01      	ldr	r3, [sp, #4]
 800996c:	9900      	ldr	r1, [sp, #0]
 800996e:	2800      	cmp	r0, #0
 8009970:	d01e      	beq.n	80099b0 <__d2b+0x7c>
 8009972:	2220      	movs	r2, #32
 8009974:	001c      	movs	r4, r3
 8009976:	1a12      	subs	r2, r2, r0
 8009978:	4094      	lsls	r4, r2
 800997a:	0022      	movs	r2, r4
 800997c:	40c3      	lsrs	r3, r0
 800997e:	430a      	orrs	r2, r1
 8009980:	6172      	str	r2, [r6, #20]
 8009982:	9301      	str	r3, [sp, #4]
 8009984:	9c01      	ldr	r4, [sp, #4]
 8009986:	61b4      	str	r4, [r6, #24]
 8009988:	1e63      	subs	r3, r4, #1
 800998a:	419c      	sbcs	r4, r3
 800998c:	3401      	adds	r4, #1
 800998e:	6134      	str	r4, [r6, #16]
 8009990:	2d00      	cmp	r5, #0
 8009992:	d017      	beq.n	80099c4 <__d2b+0x90>
 8009994:	2435      	movs	r4, #53	; 0x35
 8009996:	4b14      	ldr	r3, [pc, #80]	; (80099e8 <__d2b+0xb4>)
 8009998:	18ed      	adds	r5, r5, r3
 800999a:	182d      	adds	r5, r5, r0
 800999c:	603d      	str	r5, [r7, #0]
 800999e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099a0:	1a24      	subs	r4, r4, r0
 80099a2:	601c      	str	r4, [r3, #0]
 80099a4:	0030      	movs	r0, r6
 80099a6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80099a8:	2280      	movs	r2, #128	; 0x80
 80099aa:	0352      	lsls	r2, r2, #13
 80099ac:	4313      	orrs	r3, r2
 80099ae:	e7d5      	b.n	800995c <__d2b+0x28>
 80099b0:	6171      	str	r1, [r6, #20]
 80099b2:	e7e7      	b.n	8009984 <__d2b+0x50>
 80099b4:	a801      	add	r0, sp, #4
 80099b6:	f7ff fce1 	bl	800937c <__lo0bits>
 80099ba:	9b01      	ldr	r3, [sp, #4]
 80099bc:	2401      	movs	r4, #1
 80099be:	6173      	str	r3, [r6, #20]
 80099c0:	3020      	adds	r0, #32
 80099c2:	e7e4      	b.n	800998e <__d2b+0x5a>
 80099c4:	4b09      	ldr	r3, [pc, #36]	; (80099ec <__d2b+0xb8>)
 80099c6:	18c0      	adds	r0, r0, r3
 80099c8:	4b09      	ldr	r3, [pc, #36]	; (80099f0 <__d2b+0xbc>)
 80099ca:	6038      	str	r0, [r7, #0]
 80099cc:	18e3      	adds	r3, r4, r3
 80099ce:	009b      	lsls	r3, r3, #2
 80099d0:	18f3      	adds	r3, r6, r3
 80099d2:	6958      	ldr	r0, [r3, #20]
 80099d4:	f7ff fcb8 	bl	8009348 <__hi0bits>
 80099d8:	0164      	lsls	r4, r4, #5
 80099da:	e7e0      	b.n	800999e <__d2b+0x6a>
 80099dc:	0800bcd9 	.word	0x0800bcd9
 80099e0:	0800bcea 	.word	0x0800bcea
 80099e4:	0000030f 	.word	0x0000030f
 80099e8:	fffffbcd 	.word	0xfffffbcd
 80099ec:	fffffbce 	.word	0xfffffbce
 80099f0:	3fffffff 	.word	0x3fffffff

080099f4 <__ratio>:
 80099f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099f6:	b087      	sub	sp, #28
 80099f8:	000f      	movs	r7, r1
 80099fa:	a904      	add	r1, sp, #16
 80099fc:	0006      	movs	r6, r0
 80099fe:	f7ff ff4d 	bl	800989c <__b2d>
 8009a02:	9000      	str	r0, [sp, #0]
 8009a04:	9101      	str	r1, [sp, #4]
 8009a06:	9c00      	ldr	r4, [sp, #0]
 8009a08:	9d01      	ldr	r5, [sp, #4]
 8009a0a:	0038      	movs	r0, r7
 8009a0c:	a905      	add	r1, sp, #20
 8009a0e:	f7ff ff45 	bl	800989c <__b2d>
 8009a12:	9002      	str	r0, [sp, #8]
 8009a14:	9103      	str	r1, [sp, #12]
 8009a16:	9a02      	ldr	r2, [sp, #8]
 8009a18:	9b03      	ldr	r3, [sp, #12]
 8009a1a:	6930      	ldr	r0, [r6, #16]
 8009a1c:	6939      	ldr	r1, [r7, #16]
 8009a1e:	9e04      	ldr	r6, [sp, #16]
 8009a20:	1a40      	subs	r0, r0, r1
 8009a22:	9905      	ldr	r1, [sp, #20]
 8009a24:	0140      	lsls	r0, r0, #5
 8009a26:	1a71      	subs	r1, r6, r1
 8009a28:	1841      	adds	r1, r0, r1
 8009a2a:	0508      	lsls	r0, r1, #20
 8009a2c:	2900      	cmp	r1, #0
 8009a2e:	dd07      	ble.n	8009a40 <__ratio+0x4c>
 8009a30:	9901      	ldr	r1, [sp, #4]
 8009a32:	1845      	adds	r5, r0, r1
 8009a34:	0020      	movs	r0, r4
 8009a36:	0029      	movs	r1, r5
 8009a38:	f7f7 fe0c 	bl	8001654 <__aeabi_ddiv>
 8009a3c:	b007      	add	sp, #28
 8009a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a40:	9903      	ldr	r1, [sp, #12]
 8009a42:	1a0b      	subs	r3, r1, r0
 8009a44:	e7f6      	b.n	8009a34 <__ratio+0x40>

08009a46 <__copybits>:
 8009a46:	b570      	push	{r4, r5, r6, lr}
 8009a48:	0014      	movs	r4, r2
 8009a4a:	0005      	movs	r5, r0
 8009a4c:	3901      	subs	r1, #1
 8009a4e:	6913      	ldr	r3, [r2, #16]
 8009a50:	1149      	asrs	r1, r1, #5
 8009a52:	3101      	adds	r1, #1
 8009a54:	0089      	lsls	r1, r1, #2
 8009a56:	3414      	adds	r4, #20
 8009a58:	009b      	lsls	r3, r3, #2
 8009a5a:	1841      	adds	r1, r0, r1
 8009a5c:	18e3      	adds	r3, r4, r3
 8009a5e:	42a3      	cmp	r3, r4
 8009a60:	d80d      	bhi.n	8009a7e <__copybits+0x38>
 8009a62:	0014      	movs	r4, r2
 8009a64:	3411      	adds	r4, #17
 8009a66:	2500      	movs	r5, #0
 8009a68:	429c      	cmp	r4, r3
 8009a6a:	d803      	bhi.n	8009a74 <__copybits+0x2e>
 8009a6c:	1a9b      	subs	r3, r3, r2
 8009a6e:	3b11      	subs	r3, #17
 8009a70:	089b      	lsrs	r3, r3, #2
 8009a72:	009d      	lsls	r5, r3, #2
 8009a74:	2300      	movs	r3, #0
 8009a76:	1940      	adds	r0, r0, r5
 8009a78:	4281      	cmp	r1, r0
 8009a7a:	d803      	bhi.n	8009a84 <__copybits+0x3e>
 8009a7c:	bd70      	pop	{r4, r5, r6, pc}
 8009a7e:	cc40      	ldmia	r4!, {r6}
 8009a80:	c540      	stmia	r5!, {r6}
 8009a82:	e7ec      	b.n	8009a5e <__copybits+0x18>
 8009a84:	c008      	stmia	r0!, {r3}
 8009a86:	e7f7      	b.n	8009a78 <__copybits+0x32>

08009a88 <__any_on>:
 8009a88:	0002      	movs	r2, r0
 8009a8a:	6900      	ldr	r0, [r0, #16]
 8009a8c:	b510      	push	{r4, lr}
 8009a8e:	3214      	adds	r2, #20
 8009a90:	114b      	asrs	r3, r1, #5
 8009a92:	4298      	cmp	r0, r3
 8009a94:	db13      	blt.n	8009abe <__any_on+0x36>
 8009a96:	dd0c      	ble.n	8009ab2 <__any_on+0x2a>
 8009a98:	241f      	movs	r4, #31
 8009a9a:	0008      	movs	r0, r1
 8009a9c:	4020      	ands	r0, r4
 8009a9e:	4221      	tst	r1, r4
 8009aa0:	d007      	beq.n	8009ab2 <__any_on+0x2a>
 8009aa2:	0099      	lsls	r1, r3, #2
 8009aa4:	588c      	ldr	r4, [r1, r2]
 8009aa6:	0021      	movs	r1, r4
 8009aa8:	40c1      	lsrs	r1, r0
 8009aaa:	4081      	lsls	r1, r0
 8009aac:	2001      	movs	r0, #1
 8009aae:	428c      	cmp	r4, r1
 8009ab0:	d104      	bne.n	8009abc <__any_on+0x34>
 8009ab2:	009b      	lsls	r3, r3, #2
 8009ab4:	18d3      	adds	r3, r2, r3
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d803      	bhi.n	8009ac2 <__any_on+0x3a>
 8009aba:	2000      	movs	r0, #0
 8009abc:	bd10      	pop	{r4, pc}
 8009abe:	0003      	movs	r3, r0
 8009ac0:	e7f7      	b.n	8009ab2 <__any_on+0x2a>
 8009ac2:	3b04      	subs	r3, #4
 8009ac4:	6819      	ldr	r1, [r3, #0]
 8009ac6:	2900      	cmp	r1, #0
 8009ac8:	d0f5      	beq.n	8009ab6 <__any_on+0x2e>
 8009aca:	2001      	movs	r0, #1
 8009acc:	e7f6      	b.n	8009abc <__any_on+0x34>
	...

08009ad0 <sulp>:
 8009ad0:	b570      	push	{r4, r5, r6, lr}
 8009ad2:	0016      	movs	r6, r2
 8009ad4:	000d      	movs	r5, r1
 8009ad6:	f7ff fec5 	bl	8009864 <__ulp>
 8009ada:	2e00      	cmp	r6, #0
 8009adc:	d00d      	beq.n	8009afa <sulp+0x2a>
 8009ade:	236b      	movs	r3, #107	; 0x6b
 8009ae0:	006a      	lsls	r2, r5, #1
 8009ae2:	0d52      	lsrs	r2, r2, #21
 8009ae4:	1a9b      	subs	r3, r3, r2
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	dd07      	ble.n	8009afa <sulp+0x2a>
 8009aea:	2400      	movs	r4, #0
 8009aec:	4a03      	ldr	r2, [pc, #12]	; (8009afc <sulp+0x2c>)
 8009aee:	051b      	lsls	r3, r3, #20
 8009af0:	189d      	adds	r5, r3, r2
 8009af2:	002b      	movs	r3, r5
 8009af4:	0022      	movs	r2, r4
 8009af6:	f7f8 f9a7 	bl	8001e48 <__aeabi_dmul>
 8009afa:	bd70      	pop	{r4, r5, r6, pc}
 8009afc:	3ff00000 	.word	0x3ff00000

08009b00 <_strtod_l>:
 8009b00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b02:	b0a1      	sub	sp, #132	; 0x84
 8009b04:	9219      	str	r2, [sp, #100]	; 0x64
 8009b06:	2200      	movs	r2, #0
 8009b08:	2600      	movs	r6, #0
 8009b0a:	2700      	movs	r7, #0
 8009b0c:	9004      	str	r0, [sp, #16]
 8009b0e:	9107      	str	r1, [sp, #28]
 8009b10:	921c      	str	r2, [sp, #112]	; 0x70
 8009b12:	911b      	str	r1, [sp, #108]	; 0x6c
 8009b14:	780a      	ldrb	r2, [r1, #0]
 8009b16:	2a2b      	cmp	r2, #43	; 0x2b
 8009b18:	d055      	beq.n	8009bc6 <_strtod_l+0xc6>
 8009b1a:	d841      	bhi.n	8009ba0 <_strtod_l+0xa0>
 8009b1c:	2a0d      	cmp	r2, #13
 8009b1e:	d83b      	bhi.n	8009b98 <_strtod_l+0x98>
 8009b20:	2a08      	cmp	r2, #8
 8009b22:	d83b      	bhi.n	8009b9c <_strtod_l+0x9c>
 8009b24:	2a00      	cmp	r2, #0
 8009b26:	d044      	beq.n	8009bb2 <_strtod_l+0xb2>
 8009b28:	2200      	movs	r2, #0
 8009b2a:	920f      	str	r2, [sp, #60]	; 0x3c
 8009b2c:	2100      	movs	r1, #0
 8009b2e:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009b30:	9109      	str	r1, [sp, #36]	; 0x24
 8009b32:	782a      	ldrb	r2, [r5, #0]
 8009b34:	2a30      	cmp	r2, #48	; 0x30
 8009b36:	d000      	beq.n	8009b3a <_strtod_l+0x3a>
 8009b38:	e085      	b.n	8009c46 <_strtod_l+0x146>
 8009b3a:	786a      	ldrb	r2, [r5, #1]
 8009b3c:	3120      	adds	r1, #32
 8009b3e:	438a      	bics	r2, r1
 8009b40:	2a58      	cmp	r2, #88	; 0x58
 8009b42:	d000      	beq.n	8009b46 <_strtod_l+0x46>
 8009b44:	e075      	b.n	8009c32 <_strtod_l+0x132>
 8009b46:	9302      	str	r3, [sp, #8]
 8009b48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b4a:	4a97      	ldr	r2, [pc, #604]	; (8009da8 <_strtod_l+0x2a8>)
 8009b4c:	9301      	str	r3, [sp, #4]
 8009b4e:	ab1c      	add	r3, sp, #112	; 0x70
 8009b50:	9300      	str	r3, [sp, #0]
 8009b52:	9804      	ldr	r0, [sp, #16]
 8009b54:	ab1d      	add	r3, sp, #116	; 0x74
 8009b56:	a91b      	add	r1, sp, #108	; 0x6c
 8009b58:	f001 f982 	bl	800ae60 <__gethex>
 8009b5c:	230f      	movs	r3, #15
 8009b5e:	0002      	movs	r2, r0
 8009b60:	401a      	ands	r2, r3
 8009b62:	0004      	movs	r4, r0
 8009b64:	9205      	str	r2, [sp, #20]
 8009b66:	4218      	tst	r0, r3
 8009b68:	d005      	beq.n	8009b76 <_strtod_l+0x76>
 8009b6a:	2a06      	cmp	r2, #6
 8009b6c:	d12d      	bne.n	8009bca <_strtod_l+0xca>
 8009b6e:	1c6b      	adds	r3, r5, #1
 8009b70:	931b      	str	r3, [sp, #108]	; 0x6c
 8009b72:	2300      	movs	r3, #0
 8009b74:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b76:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d002      	beq.n	8009b82 <_strtod_l+0x82>
 8009b7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b7e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009b80:	6013      	str	r3, [r2, #0]
 8009b82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d01b      	beq.n	8009bc0 <_strtod_l+0xc0>
 8009b88:	2380      	movs	r3, #128	; 0x80
 8009b8a:	0032      	movs	r2, r6
 8009b8c:	061b      	lsls	r3, r3, #24
 8009b8e:	18fb      	adds	r3, r7, r3
 8009b90:	0010      	movs	r0, r2
 8009b92:	0019      	movs	r1, r3
 8009b94:	b021      	add	sp, #132	; 0x84
 8009b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b98:	2a20      	cmp	r2, #32
 8009b9a:	d1c5      	bne.n	8009b28 <_strtod_l+0x28>
 8009b9c:	3101      	adds	r1, #1
 8009b9e:	e7b8      	b.n	8009b12 <_strtod_l+0x12>
 8009ba0:	2a2d      	cmp	r2, #45	; 0x2d
 8009ba2:	d1c1      	bne.n	8009b28 <_strtod_l+0x28>
 8009ba4:	3a2c      	subs	r2, #44	; 0x2c
 8009ba6:	920f      	str	r2, [sp, #60]	; 0x3c
 8009ba8:	1c4a      	adds	r2, r1, #1
 8009baa:	921b      	str	r2, [sp, #108]	; 0x6c
 8009bac:	784a      	ldrb	r2, [r1, #1]
 8009bae:	2a00      	cmp	r2, #0
 8009bb0:	d1bc      	bne.n	8009b2c <_strtod_l+0x2c>
 8009bb2:	9b07      	ldr	r3, [sp, #28]
 8009bb4:	931b      	str	r3, [sp, #108]	; 0x6c
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009bba:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d1dd      	bne.n	8009b7c <_strtod_l+0x7c>
 8009bc0:	0032      	movs	r2, r6
 8009bc2:	003b      	movs	r3, r7
 8009bc4:	e7e4      	b.n	8009b90 <_strtod_l+0x90>
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	e7ed      	b.n	8009ba6 <_strtod_l+0xa6>
 8009bca:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009bcc:	2a00      	cmp	r2, #0
 8009bce:	d007      	beq.n	8009be0 <_strtod_l+0xe0>
 8009bd0:	2135      	movs	r1, #53	; 0x35
 8009bd2:	a81e      	add	r0, sp, #120	; 0x78
 8009bd4:	f7ff ff37 	bl	8009a46 <__copybits>
 8009bd8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009bda:	9804      	ldr	r0, [sp, #16]
 8009bdc:	f7ff fb00 	bl	80091e0 <_Bfree>
 8009be0:	9805      	ldr	r0, [sp, #20]
 8009be2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009be4:	3801      	subs	r0, #1
 8009be6:	2804      	cmp	r0, #4
 8009be8:	d806      	bhi.n	8009bf8 <_strtod_l+0xf8>
 8009bea:	f7f6 fa95 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009bee:	0312      	.short	0x0312
 8009bf0:	1e1c      	.short	0x1e1c
 8009bf2:	12          	.byte	0x12
 8009bf3:	00          	.byte	0x00
 8009bf4:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009bf6:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8009bf8:	05e4      	lsls	r4, r4, #23
 8009bfa:	d502      	bpl.n	8009c02 <_strtod_l+0x102>
 8009bfc:	2380      	movs	r3, #128	; 0x80
 8009bfe:	061b      	lsls	r3, r3, #24
 8009c00:	431f      	orrs	r7, r3
 8009c02:	4b6a      	ldr	r3, [pc, #424]	; (8009dac <_strtod_l+0x2ac>)
 8009c04:	423b      	tst	r3, r7
 8009c06:	d1b6      	bne.n	8009b76 <_strtod_l+0x76>
 8009c08:	f7fe fac4 	bl	8008194 <__errno>
 8009c0c:	2322      	movs	r3, #34	; 0x22
 8009c0e:	6003      	str	r3, [r0, #0]
 8009c10:	e7b1      	b.n	8009b76 <_strtod_l+0x76>
 8009c12:	4967      	ldr	r1, [pc, #412]	; (8009db0 <_strtod_l+0x2b0>)
 8009c14:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009c16:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009c18:	400a      	ands	r2, r1
 8009c1a:	4966      	ldr	r1, [pc, #408]	; (8009db4 <_strtod_l+0x2b4>)
 8009c1c:	185b      	adds	r3, r3, r1
 8009c1e:	051b      	lsls	r3, r3, #20
 8009c20:	431a      	orrs	r2, r3
 8009c22:	0017      	movs	r7, r2
 8009c24:	e7e8      	b.n	8009bf8 <_strtod_l+0xf8>
 8009c26:	4f61      	ldr	r7, [pc, #388]	; (8009dac <_strtod_l+0x2ac>)
 8009c28:	e7e6      	b.n	8009bf8 <_strtod_l+0xf8>
 8009c2a:	2601      	movs	r6, #1
 8009c2c:	4f62      	ldr	r7, [pc, #392]	; (8009db8 <_strtod_l+0x2b8>)
 8009c2e:	4276      	negs	r6, r6
 8009c30:	e7e2      	b.n	8009bf8 <_strtod_l+0xf8>
 8009c32:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c34:	1c5a      	adds	r2, r3, #1
 8009c36:	921b      	str	r2, [sp, #108]	; 0x6c
 8009c38:	785b      	ldrb	r3, [r3, #1]
 8009c3a:	2b30      	cmp	r3, #48	; 0x30
 8009c3c:	d0f9      	beq.n	8009c32 <_strtod_l+0x132>
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d099      	beq.n	8009b76 <_strtod_l+0x76>
 8009c42:	2301      	movs	r3, #1
 8009c44:	9309      	str	r3, [sp, #36]	; 0x24
 8009c46:	2500      	movs	r5, #0
 8009c48:	220a      	movs	r2, #10
 8009c4a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c4c:	950d      	str	r5, [sp, #52]	; 0x34
 8009c4e:	9310      	str	r3, [sp, #64]	; 0x40
 8009c50:	9508      	str	r5, [sp, #32]
 8009c52:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009c54:	7804      	ldrb	r4, [r0, #0]
 8009c56:	0023      	movs	r3, r4
 8009c58:	3b30      	subs	r3, #48	; 0x30
 8009c5a:	b2d9      	uxtb	r1, r3
 8009c5c:	2909      	cmp	r1, #9
 8009c5e:	d927      	bls.n	8009cb0 <_strtod_l+0x1b0>
 8009c60:	2201      	movs	r2, #1
 8009c62:	4956      	ldr	r1, [pc, #344]	; (8009dbc <_strtod_l+0x2bc>)
 8009c64:	f001 f812 	bl	800ac8c <strncmp>
 8009c68:	2800      	cmp	r0, #0
 8009c6a:	d031      	beq.n	8009cd0 <_strtod_l+0x1d0>
 8009c6c:	2000      	movs	r0, #0
 8009c6e:	0023      	movs	r3, r4
 8009c70:	4684      	mov	ip, r0
 8009c72:	9a08      	ldr	r2, [sp, #32]
 8009c74:	900c      	str	r0, [sp, #48]	; 0x30
 8009c76:	9205      	str	r2, [sp, #20]
 8009c78:	2220      	movs	r2, #32
 8009c7a:	0019      	movs	r1, r3
 8009c7c:	4391      	bics	r1, r2
 8009c7e:	000a      	movs	r2, r1
 8009c80:	2100      	movs	r1, #0
 8009c82:	9106      	str	r1, [sp, #24]
 8009c84:	2a45      	cmp	r2, #69	; 0x45
 8009c86:	d000      	beq.n	8009c8a <_strtod_l+0x18a>
 8009c88:	e0c2      	b.n	8009e10 <_strtod_l+0x310>
 8009c8a:	9b05      	ldr	r3, [sp, #20]
 8009c8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c8e:	4303      	orrs	r3, r0
 8009c90:	4313      	orrs	r3, r2
 8009c92:	428b      	cmp	r3, r1
 8009c94:	d08d      	beq.n	8009bb2 <_strtod_l+0xb2>
 8009c96:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c98:	9307      	str	r3, [sp, #28]
 8009c9a:	3301      	adds	r3, #1
 8009c9c:	931b      	str	r3, [sp, #108]	; 0x6c
 8009c9e:	9b07      	ldr	r3, [sp, #28]
 8009ca0:	785b      	ldrb	r3, [r3, #1]
 8009ca2:	2b2b      	cmp	r3, #43	; 0x2b
 8009ca4:	d071      	beq.n	8009d8a <_strtod_l+0x28a>
 8009ca6:	000c      	movs	r4, r1
 8009ca8:	2b2d      	cmp	r3, #45	; 0x2d
 8009caa:	d174      	bne.n	8009d96 <_strtod_l+0x296>
 8009cac:	2401      	movs	r4, #1
 8009cae:	e06d      	b.n	8009d8c <_strtod_l+0x28c>
 8009cb0:	9908      	ldr	r1, [sp, #32]
 8009cb2:	2908      	cmp	r1, #8
 8009cb4:	dc09      	bgt.n	8009cca <_strtod_l+0x1ca>
 8009cb6:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009cb8:	4351      	muls	r1, r2
 8009cba:	185b      	adds	r3, r3, r1
 8009cbc:	930d      	str	r3, [sp, #52]	; 0x34
 8009cbe:	9b08      	ldr	r3, [sp, #32]
 8009cc0:	3001      	adds	r0, #1
 8009cc2:	3301      	adds	r3, #1
 8009cc4:	9308      	str	r3, [sp, #32]
 8009cc6:	901b      	str	r0, [sp, #108]	; 0x6c
 8009cc8:	e7c3      	b.n	8009c52 <_strtod_l+0x152>
 8009cca:	4355      	muls	r5, r2
 8009ccc:	195d      	adds	r5, r3, r5
 8009cce:	e7f6      	b.n	8009cbe <_strtod_l+0x1be>
 8009cd0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009cd2:	1c5a      	adds	r2, r3, #1
 8009cd4:	921b      	str	r2, [sp, #108]	; 0x6c
 8009cd6:	9a08      	ldr	r2, [sp, #32]
 8009cd8:	785b      	ldrb	r3, [r3, #1]
 8009cda:	2a00      	cmp	r2, #0
 8009cdc:	d03a      	beq.n	8009d54 <_strtod_l+0x254>
 8009cde:	900c      	str	r0, [sp, #48]	; 0x30
 8009ce0:	9205      	str	r2, [sp, #20]
 8009ce2:	001a      	movs	r2, r3
 8009ce4:	3a30      	subs	r2, #48	; 0x30
 8009ce6:	2a09      	cmp	r2, #9
 8009ce8:	d912      	bls.n	8009d10 <_strtod_l+0x210>
 8009cea:	2201      	movs	r2, #1
 8009cec:	4694      	mov	ip, r2
 8009cee:	e7c3      	b.n	8009c78 <_strtod_l+0x178>
 8009cf0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009cf2:	3001      	adds	r0, #1
 8009cf4:	1c5a      	adds	r2, r3, #1
 8009cf6:	921b      	str	r2, [sp, #108]	; 0x6c
 8009cf8:	785b      	ldrb	r3, [r3, #1]
 8009cfa:	2b30      	cmp	r3, #48	; 0x30
 8009cfc:	d0f8      	beq.n	8009cf0 <_strtod_l+0x1f0>
 8009cfe:	001a      	movs	r2, r3
 8009d00:	3a31      	subs	r2, #49	; 0x31
 8009d02:	2a08      	cmp	r2, #8
 8009d04:	d83c      	bhi.n	8009d80 <_strtod_l+0x280>
 8009d06:	900c      	str	r0, [sp, #48]	; 0x30
 8009d08:	2000      	movs	r0, #0
 8009d0a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009d0c:	9005      	str	r0, [sp, #20]
 8009d0e:	9210      	str	r2, [sp, #64]	; 0x40
 8009d10:	001a      	movs	r2, r3
 8009d12:	1c41      	adds	r1, r0, #1
 8009d14:	3a30      	subs	r2, #48	; 0x30
 8009d16:	2b30      	cmp	r3, #48	; 0x30
 8009d18:	d016      	beq.n	8009d48 <_strtod_l+0x248>
 8009d1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d1c:	185b      	adds	r3, r3, r1
 8009d1e:	930c      	str	r3, [sp, #48]	; 0x30
 8009d20:	9b05      	ldr	r3, [sp, #20]
 8009d22:	210a      	movs	r1, #10
 8009d24:	469c      	mov	ip, r3
 8009d26:	4484      	add	ip, r0
 8009d28:	4563      	cmp	r3, ip
 8009d2a:	d115      	bne.n	8009d58 <_strtod_l+0x258>
 8009d2c:	9905      	ldr	r1, [sp, #20]
 8009d2e:	9b05      	ldr	r3, [sp, #20]
 8009d30:	3101      	adds	r1, #1
 8009d32:	1809      	adds	r1, r1, r0
 8009d34:	181b      	adds	r3, r3, r0
 8009d36:	9105      	str	r1, [sp, #20]
 8009d38:	2b08      	cmp	r3, #8
 8009d3a:	dc19      	bgt.n	8009d70 <_strtod_l+0x270>
 8009d3c:	230a      	movs	r3, #10
 8009d3e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009d40:	434b      	muls	r3, r1
 8009d42:	2100      	movs	r1, #0
 8009d44:	18d3      	adds	r3, r2, r3
 8009d46:	930d      	str	r3, [sp, #52]	; 0x34
 8009d48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009d4a:	0008      	movs	r0, r1
 8009d4c:	1c5a      	adds	r2, r3, #1
 8009d4e:	921b      	str	r2, [sp, #108]	; 0x6c
 8009d50:	785b      	ldrb	r3, [r3, #1]
 8009d52:	e7c6      	b.n	8009ce2 <_strtod_l+0x1e2>
 8009d54:	9808      	ldr	r0, [sp, #32]
 8009d56:	e7d0      	b.n	8009cfa <_strtod_l+0x1fa>
 8009d58:	1c5c      	adds	r4, r3, #1
 8009d5a:	2b08      	cmp	r3, #8
 8009d5c:	dc04      	bgt.n	8009d68 <_strtod_l+0x268>
 8009d5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d60:	434b      	muls	r3, r1
 8009d62:	930d      	str	r3, [sp, #52]	; 0x34
 8009d64:	0023      	movs	r3, r4
 8009d66:	e7df      	b.n	8009d28 <_strtod_l+0x228>
 8009d68:	2c10      	cmp	r4, #16
 8009d6a:	dcfb      	bgt.n	8009d64 <_strtod_l+0x264>
 8009d6c:	434d      	muls	r5, r1
 8009d6e:	e7f9      	b.n	8009d64 <_strtod_l+0x264>
 8009d70:	9b05      	ldr	r3, [sp, #20]
 8009d72:	2100      	movs	r1, #0
 8009d74:	2b10      	cmp	r3, #16
 8009d76:	dce7      	bgt.n	8009d48 <_strtod_l+0x248>
 8009d78:	230a      	movs	r3, #10
 8009d7a:	435d      	muls	r5, r3
 8009d7c:	1955      	adds	r5, r2, r5
 8009d7e:	e7e3      	b.n	8009d48 <_strtod_l+0x248>
 8009d80:	2200      	movs	r2, #0
 8009d82:	920c      	str	r2, [sp, #48]	; 0x30
 8009d84:	9205      	str	r2, [sp, #20]
 8009d86:	3201      	adds	r2, #1
 8009d88:	e7b0      	b.n	8009cec <_strtod_l+0x1ec>
 8009d8a:	2400      	movs	r4, #0
 8009d8c:	9b07      	ldr	r3, [sp, #28]
 8009d8e:	3302      	adds	r3, #2
 8009d90:	931b      	str	r3, [sp, #108]	; 0x6c
 8009d92:	9b07      	ldr	r3, [sp, #28]
 8009d94:	789b      	ldrb	r3, [r3, #2]
 8009d96:	001a      	movs	r2, r3
 8009d98:	3a30      	subs	r2, #48	; 0x30
 8009d9a:	2a09      	cmp	r2, #9
 8009d9c:	d914      	bls.n	8009dc8 <_strtod_l+0x2c8>
 8009d9e:	9a07      	ldr	r2, [sp, #28]
 8009da0:	921b      	str	r2, [sp, #108]	; 0x6c
 8009da2:	2200      	movs	r2, #0
 8009da4:	e033      	b.n	8009e0e <_strtod_l+0x30e>
 8009da6:	46c0      	nop			; (mov r8, r8)
 8009da8:	0800be48 	.word	0x0800be48
 8009dac:	7ff00000 	.word	0x7ff00000
 8009db0:	ffefffff 	.word	0xffefffff
 8009db4:	00000433 	.word	0x00000433
 8009db8:	7fffffff 	.word	0x7fffffff
 8009dbc:	0800be44 	.word	0x0800be44
 8009dc0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009dc2:	1c5a      	adds	r2, r3, #1
 8009dc4:	921b      	str	r2, [sp, #108]	; 0x6c
 8009dc6:	785b      	ldrb	r3, [r3, #1]
 8009dc8:	2b30      	cmp	r3, #48	; 0x30
 8009dca:	d0f9      	beq.n	8009dc0 <_strtod_l+0x2c0>
 8009dcc:	2200      	movs	r2, #0
 8009dce:	9206      	str	r2, [sp, #24]
 8009dd0:	001a      	movs	r2, r3
 8009dd2:	3a31      	subs	r2, #49	; 0x31
 8009dd4:	2a08      	cmp	r2, #8
 8009dd6:	d81b      	bhi.n	8009e10 <_strtod_l+0x310>
 8009dd8:	3b30      	subs	r3, #48	; 0x30
 8009dda:	930e      	str	r3, [sp, #56]	; 0x38
 8009ddc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009dde:	9306      	str	r3, [sp, #24]
 8009de0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009de2:	1c59      	adds	r1, r3, #1
 8009de4:	911b      	str	r1, [sp, #108]	; 0x6c
 8009de6:	785b      	ldrb	r3, [r3, #1]
 8009de8:	001a      	movs	r2, r3
 8009dea:	3a30      	subs	r2, #48	; 0x30
 8009dec:	2a09      	cmp	r2, #9
 8009dee:	d93a      	bls.n	8009e66 <_strtod_l+0x366>
 8009df0:	9a06      	ldr	r2, [sp, #24]
 8009df2:	1a8a      	subs	r2, r1, r2
 8009df4:	49b2      	ldr	r1, [pc, #712]	; (800a0c0 <_strtod_l+0x5c0>)
 8009df6:	9106      	str	r1, [sp, #24]
 8009df8:	2a08      	cmp	r2, #8
 8009dfa:	dc04      	bgt.n	8009e06 <_strtod_l+0x306>
 8009dfc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009dfe:	9206      	str	r2, [sp, #24]
 8009e00:	428a      	cmp	r2, r1
 8009e02:	dd00      	ble.n	8009e06 <_strtod_l+0x306>
 8009e04:	9106      	str	r1, [sp, #24]
 8009e06:	2c00      	cmp	r4, #0
 8009e08:	d002      	beq.n	8009e10 <_strtod_l+0x310>
 8009e0a:	9a06      	ldr	r2, [sp, #24]
 8009e0c:	4252      	negs	r2, r2
 8009e0e:	9206      	str	r2, [sp, #24]
 8009e10:	9a05      	ldr	r2, [sp, #20]
 8009e12:	2a00      	cmp	r2, #0
 8009e14:	d14d      	bne.n	8009eb2 <_strtod_l+0x3b2>
 8009e16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e18:	4310      	orrs	r0, r2
 8009e1a:	d000      	beq.n	8009e1e <_strtod_l+0x31e>
 8009e1c:	e6ab      	b.n	8009b76 <_strtod_l+0x76>
 8009e1e:	4662      	mov	r2, ip
 8009e20:	2a00      	cmp	r2, #0
 8009e22:	d000      	beq.n	8009e26 <_strtod_l+0x326>
 8009e24:	e6c5      	b.n	8009bb2 <_strtod_l+0xb2>
 8009e26:	2b69      	cmp	r3, #105	; 0x69
 8009e28:	d027      	beq.n	8009e7a <_strtod_l+0x37a>
 8009e2a:	dc23      	bgt.n	8009e74 <_strtod_l+0x374>
 8009e2c:	2b49      	cmp	r3, #73	; 0x49
 8009e2e:	d024      	beq.n	8009e7a <_strtod_l+0x37a>
 8009e30:	2b4e      	cmp	r3, #78	; 0x4e
 8009e32:	d000      	beq.n	8009e36 <_strtod_l+0x336>
 8009e34:	e6bd      	b.n	8009bb2 <_strtod_l+0xb2>
 8009e36:	49a3      	ldr	r1, [pc, #652]	; (800a0c4 <_strtod_l+0x5c4>)
 8009e38:	a81b      	add	r0, sp, #108	; 0x6c
 8009e3a:	f001 fa47 	bl	800b2cc <__match>
 8009e3e:	2800      	cmp	r0, #0
 8009e40:	d100      	bne.n	8009e44 <_strtod_l+0x344>
 8009e42:	e6b6      	b.n	8009bb2 <_strtod_l+0xb2>
 8009e44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e46:	781b      	ldrb	r3, [r3, #0]
 8009e48:	2b28      	cmp	r3, #40	; 0x28
 8009e4a:	d12c      	bne.n	8009ea6 <_strtod_l+0x3a6>
 8009e4c:	499e      	ldr	r1, [pc, #632]	; (800a0c8 <_strtod_l+0x5c8>)
 8009e4e:	aa1e      	add	r2, sp, #120	; 0x78
 8009e50:	a81b      	add	r0, sp, #108	; 0x6c
 8009e52:	f001 fa4f 	bl	800b2f4 <__hexnan>
 8009e56:	2805      	cmp	r0, #5
 8009e58:	d125      	bne.n	8009ea6 <_strtod_l+0x3a6>
 8009e5a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009e5c:	4a9b      	ldr	r2, [pc, #620]	; (800a0cc <_strtod_l+0x5cc>)
 8009e5e:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009e60:	431a      	orrs	r2, r3
 8009e62:	0017      	movs	r7, r2
 8009e64:	e687      	b.n	8009b76 <_strtod_l+0x76>
 8009e66:	220a      	movs	r2, #10
 8009e68:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009e6a:	434a      	muls	r2, r1
 8009e6c:	18d2      	adds	r2, r2, r3
 8009e6e:	3a30      	subs	r2, #48	; 0x30
 8009e70:	920e      	str	r2, [sp, #56]	; 0x38
 8009e72:	e7b5      	b.n	8009de0 <_strtod_l+0x2e0>
 8009e74:	2b6e      	cmp	r3, #110	; 0x6e
 8009e76:	d0de      	beq.n	8009e36 <_strtod_l+0x336>
 8009e78:	e69b      	b.n	8009bb2 <_strtod_l+0xb2>
 8009e7a:	4995      	ldr	r1, [pc, #596]	; (800a0d0 <_strtod_l+0x5d0>)
 8009e7c:	a81b      	add	r0, sp, #108	; 0x6c
 8009e7e:	f001 fa25 	bl	800b2cc <__match>
 8009e82:	2800      	cmp	r0, #0
 8009e84:	d100      	bne.n	8009e88 <_strtod_l+0x388>
 8009e86:	e694      	b.n	8009bb2 <_strtod_l+0xb2>
 8009e88:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e8a:	4992      	ldr	r1, [pc, #584]	; (800a0d4 <_strtod_l+0x5d4>)
 8009e8c:	3b01      	subs	r3, #1
 8009e8e:	a81b      	add	r0, sp, #108	; 0x6c
 8009e90:	931b      	str	r3, [sp, #108]	; 0x6c
 8009e92:	f001 fa1b 	bl	800b2cc <__match>
 8009e96:	2800      	cmp	r0, #0
 8009e98:	d102      	bne.n	8009ea0 <_strtod_l+0x3a0>
 8009e9a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e9c:	3301      	adds	r3, #1
 8009e9e:	931b      	str	r3, [sp, #108]	; 0x6c
 8009ea0:	2600      	movs	r6, #0
 8009ea2:	4f8a      	ldr	r7, [pc, #552]	; (800a0cc <_strtod_l+0x5cc>)
 8009ea4:	e667      	b.n	8009b76 <_strtod_l+0x76>
 8009ea6:	488c      	ldr	r0, [pc, #560]	; (800a0d8 <_strtod_l+0x5d8>)
 8009ea8:	f000 ff1e 	bl	800ace8 <nan>
 8009eac:	0006      	movs	r6, r0
 8009eae:	000f      	movs	r7, r1
 8009eb0:	e661      	b.n	8009b76 <_strtod_l+0x76>
 8009eb2:	9b06      	ldr	r3, [sp, #24]
 8009eb4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009eb6:	1a9b      	subs	r3, r3, r2
 8009eb8:	9309      	str	r3, [sp, #36]	; 0x24
 8009eba:	9b08      	ldr	r3, [sp, #32]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d101      	bne.n	8009ec4 <_strtod_l+0x3c4>
 8009ec0:	9b05      	ldr	r3, [sp, #20]
 8009ec2:	9308      	str	r3, [sp, #32]
 8009ec4:	9c05      	ldr	r4, [sp, #20]
 8009ec6:	2c10      	cmp	r4, #16
 8009ec8:	dd00      	ble.n	8009ecc <_strtod_l+0x3cc>
 8009eca:	2410      	movs	r4, #16
 8009ecc:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009ece:	f7f8 fe83 	bl	8002bd8 <__aeabi_ui2d>
 8009ed2:	9b05      	ldr	r3, [sp, #20]
 8009ed4:	0006      	movs	r6, r0
 8009ed6:	000f      	movs	r7, r1
 8009ed8:	2b09      	cmp	r3, #9
 8009eda:	dd15      	ble.n	8009f08 <_strtod_l+0x408>
 8009edc:	0022      	movs	r2, r4
 8009ede:	4b7f      	ldr	r3, [pc, #508]	; (800a0dc <_strtod_l+0x5dc>)
 8009ee0:	3a09      	subs	r2, #9
 8009ee2:	00d2      	lsls	r2, r2, #3
 8009ee4:	189b      	adds	r3, r3, r2
 8009ee6:	681a      	ldr	r2, [r3, #0]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	f7f7 ffad 	bl	8001e48 <__aeabi_dmul>
 8009eee:	0006      	movs	r6, r0
 8009ef0:	0028      	movs	r0, r5
 8009ef2:	000f      	movs	r7, r1
 8009ef4:	f7f8 fe70 	bl	8002bd8 <__aeabi_ui2d>
 8009ef8:	0002      	movs	r2, r0
 8009efa:	000b      	movs	r3, r1
 8009efc:	0030      	movs	r0, r6
 8009efe:	0039      	movs	r1, r7
 8009f00:	f7f7 f848 	bl	8000f94 <__aeabi_dadd>
 8009f04:	0006      	movs	r6, r0
 8009f06:	000f      	movs	r7, r1
 8009f08:	9b05      	ldr	r3, [sp, #20]
 8009f0a:	2b0f      	cmp	r3, #15
 8009f0c:	dc39      	bgt.n	8009f82 <_strtod_l+0x482>
 8009f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d100      	bne.n	8009f16 <_strtod_l+0x416>
 8009f14:	e62f      	b.n	8009b76 <_strtod_l+0x76>
 8009f16:	dd24      	ble.n	8009f62 <_strtod_l+0x462>
 8009f18:	2b16      	cmp	r3, #22
 8009f1a:	dc09      	bgt.n	8009f30 <_strtod_l+0x430>
 8009f1c:	496f      	ldr	r1, [pc, #444]	; (800a0dc <_strtod_l+0x5dc>)
 8009f1e:	00db      	lsls	r3, r3, #3
 8009f20:	18c9      	adds	r1, r1, r3
 8009f22:	0032      	movs	r2, r6
 8009f24:	6808      	ldr	r0, [r1, #0]
 8009f26:	6849      	ldr	r1, [r1, #4]
 8009f28:	003b      	movs	r3, r7
 8009f2a:	f7f7 ff8d 	bl	8001e48 <__aeabi_dmul>
 8009f2e:	e7bd      	b.n	8009eac <_strtod_l+0x3ac>
 8009f30:	2325      	movs	r3, #37	; 0x25
 8009f32:	9a05      	ldr	r2, [sp, #20]
 8009f34:	1a9b      	subs	r3, r3, r2
 8009f36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	db22      	blt.n	8009f82 <_strtod_l+0x482>
 8009f3c:	240f      	movs	r4, #15
 8009f3e:	9b05      	ldr	r3, [sp, #20]
 8009f40:	4d66      	ldr	r5, [pc, #408]	; (800a0dc <_strtod_l+0x5dc>)
 8009f42:	1ae4      	subs	r4, r4, r3
 8009f44:	00e1      	lsls	r1, r4, #3
 8009f46:	1869      	adds	r1, r5, r1
 8009f48:	0032      	movs	r2, r6
 8009f4a:	6808      	ldr	r0, [r1, #0]
 8009f4c:	6849      	ldr	r1, [r1, #4]
 8009f4e:	003b      	movs	r3, r7
 8009f50:	f7f7 ff7a 	bl	8001e48 <__aeabi_dmul>
 8009f54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f56:	1b1c      	subs	r4, r3, r4
 8009f58:	00e4      	lsls	r4, r4, #3
 8009f5a:	192d      	adds	r5, r5, r4
 8009f5c:	682a      	ldr	r2, [r5, #0]
 8009f5e:	686b      	ldr	r3, [r5, #4]
 8009f60:	e7e3      	b.n	8009f2a <_strtod_l+0x42a>
 8009f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f64:	3316      	adds	r3, #22
 8009f66:	db0c      	blt.n	8009f82 <_strtod_l+0x482>
 8009f68:	9906      	ldr	r1, [sp, #24]
 8009f6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f6c:	4b5b      	ldr	r3, [pc, #364]	; (800a0dc <_strtod_l+0x5dc>)
 8009f6e:	1a52      	subs	r2, r2, r1
 8009f70:	00d2      	lsls	r2, r2, #3
 8009f72:	189b      	adds	r3, r3, r2
 8009f74:	0030      	movs	r0, r6
 8009f76:	681a      	ldr	r2, [r3, #0]
 8009f78:	685b      	ldr	r3, [r3, #4]
 8009f7a:	0039      	movs	r1, r7
 8009f7c:	f7f7 fb6a 	bl	8001654 <__aeabi_ddiv>
 8009f80:	e794      	b.n	8009eac <_strtod_l+0x3ac>
 8009f82:	9b05      	ldr	r3, [sp, #20]
 8009f84:	1b1c      	subs	r4, r3, r4
 8009f86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f88:	18e4      	adds	r4, r4, r3
 8009f8a:	2c00      	cmp	r4, #0
 8009f8c:	dd72      	ble.n	800a074 <_strtod_l+0x574>
 8009f8e:	220f      	movs	r2, #15
 8009f90:	0023      	movs	r3, r4
 8009f92:	4013      	ands	r3, r2
 8009f94:	4214      	tst	r4, r2
 8009f96:	d00a      	beq.n	8009fae <_strtod_l+0x4ae>
 8009f98:	4950      	ldr	r1, [pc, #320]	; (800a0dc <_strtod_l+0x5dc>)
 8009f9a:	00db      	lsls	r3, r3, #3
 8009f9c:	18c9      	adds	r1, r1, r3
 8009f9e:	0032      	movs	r2, r6
 8009fa0:	6808      	ldr	r0, [r1, #0]
 8009fa2:	6849      	ldr	r1, [r1, #4]
 8009fa4:	003b      	movs	r3, r7
 8009fa6:	f7f7 ff4f 	bl	8001e48 <__aeabi_dmul>
 8009faa:	0006      	movs	r6, r0
 8009fac:	000f      	movs	r7, r1
 8009fae:	230f      	movs	r3, #15
 8009fb0:	439c      	bics	r4, r3
 8009fb2:	d04a      	beq.n	800a04a <_strtod_l+0x54a>
 8009fb4:	3326      	adds	r3, #38	; 0x26
 8009fb6:	33ff      	adds	r3, #255	; 0xff
 8009fb8:	429c      	cmp	r4, r3
 8009fba:	dd22      	ble.n	800a002 <_strtod_l+0x502>
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	9305      	str	r3, [sp, #20]
 8009fc0:	9306      	str	r3, [sp, #24]
 8009fc2:	930d      	str	r3, [sp, #52]	; 0x34
 8009fc4:	9308      	str	r3, [sp, #32]
 8009fc6:	2322      	movs	r3, #34	; 0x22
 8009fc8:	2600      	movs	r6, #0
 8009fca:	9a04      	ldr	r2, [sp, #16]
 8009fcc:	4f3f      	ldr	r7, [pc, #252]	; (800a0cc <_strtod_l+0x5cc>)
 8009fce:	6013      	str	r3, [r2, #0]
 8009fd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009fd2:	42b3      	cmp	r3, r6
 8009fd4:	d100      	bne.n	8009fd8 <_strtod_l+0x4d8>
 8009fd6:	e5ce      	b.n	8009b76 <_strtod_l+0x76>
 8009fd8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009fda:	9804      	ldr	r0, [sp, #16]
 8009fdc:	f7ff f900 	bl	80091e0 <_Bfree>
 8009fe0:	9908      	ldr	r1, [sp, #32]
 8009fe2:	9804      	ldr	r0, [sp, #16]
 8009fe4:	f7ff f8fc 	bl	80091e0 <_Bfree>
 8009fe8:	9906      	ldr	r1, [sp, #24]
 8009fea:	9804      	ldr	r0, [sp, #16]
 8009fec:	f7ff f8f8 	bl	80091e0 <_Bfree>
 8009ff0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009ff2:	9804      	ldr	r0, [sp, #16]
 8009ff4:	f7ff f8f4 	bl	80091e0 <_Bfree>
 8009ff8:	9905      	ldr	r1, [sp, #20]
 8009ffa:	9804      	ldr	r0, [sp, #16]
 8009ffc:	f7ff f8f0 	bl	80091e0 <_Bfree>
 800a000:	e5b9      	b.n	8009b76 <_strtod_l+0x76>
 800a002:	2300      	movs	r3, #0
 800a004:	0030      	movs	r0, r6
 800a006:	0039      	movs	r1, r7
 800a008:	4d35      	ldr	r5, [pc, #212]	; (800a0e0 <_strtod_l+0x5e0>)
 800a00a:	1124      	asrs	r4, r4, #4
 800a00c:	9307      	str	r3, [sp, #28]
 800a00e:	2c01      	cmp	r4, #1
 800a010:	dc1e      	bgt.n	800a050 <_strtod_l+0x550>
 800a012:	2b00      	cmp	r3, #0
 800a014:	d001      	beq.n	800a01a <_strtod_l+0x51a>
 800a016:	0006      	movs	r6, r0
 800a018:	000f      	movs	r7, r1
 800a01a:	4b32      	ldr	r3, [pc, #200]	; (800a0e4 <_strtod_l+0x5e4>)
 800a01c:	9a07      	ldr	r2, [sp, #28]
 800a01e:	18ff      	adds	r7, r7, r3
 800a020:	4b2f      	ldr	r3, [pc, #188]	; (800a0e0 <_strtod_l+0x5e0>)
 800a022:	00d2      	lsls	r2, r2, #3
 800a024:	189d      	adds	r5, r3, r2
 800a026:	6828      	ldr	r0, [r5, #0]
 800a028:	6869      	ldr	r1, [r5, #4]
 800a02a:	0032      	movs	r2, r6
 800a02c:	003b      	movs	r3, r7
 800a02e:	f7f7 ff0b 	bl	8001e48 <__aeabi_dmul>
 800a032:	4b26      	ldr	r3, [pc, #152]	; (800a0cc <_strtod_l+0x5cc>)
 800a034:	4a2c      	ldr	r2, [pc, #176]	; (800a0e8 <_strtod_l+0x5e8>)
 800a036:	0006      	movs	r6, r0
 800a038:	400b      	ands	r3, r1
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d8be      	bhi.n	8009fbc <_strtod_l+0x4bc>
 800a03e:	4a2b      	ldr	r2, [pc, #172]	; (800a0ec <_strtod_l+0x5ec>)
 800a040:	4293      	cmp	r3, r2
 800a042:	d913      	bls.n	800a06c <_strtod_l+0x56c>
 800a044:	2601      	movs	r6, #1
 800a046:	4f2a      	ldr	r7, [pc, #168]	; (800a0f0 <_strtod_l+0x5f0>)
 800a048:	4276      	negs	r6, r6
 800a04a:	2300      	movs	r3, #0
 800a04c:	9307      	str	r3, [sp, #28]
 800a04e:	e088      	b.n	800a162 <_strtod_l+0x662>
 800a050:	2201      	movs	r2, #1
 800a052:	4214      	tst	r4, r2
 800a054:	d004      	beq.n	800a060 <_strtod_l+0x560>
 800a056:	682a      	ldr	r2, [r5, #0]
 800a058:	686b      	ldr	r3, [r5, #4]
 800a05a:	f7f7 fef5 	bl	8001e48 <__aeabi_dmul>
 800a05e:	2301      	movs	r3, #1
 800a060:	9a07      	ldr	r2, [sp, #28]
 800a062:	1064      	asrs	r4, r4, #1
 800a064:	3201      	adds	r2, #1
 800a066:	9207      	str	r2, [sp, #28]
 800a068:	3508      	adds	r5, #8
 800a06a:	e7d0      	b.n	800a00e <_strtod_l+0x50e>
 800a06c:	23d4      	movs	r3, #212	; 0xd4
 800a06e:	049b      	lsls	r3, r3, #18
 800a070:	18cf      	adds	r7, r1, r3
 800a072:	e7ea      	b.n	800a04a <_strtod_l+0x54a>
 800a074:	2c00      	cmp	r4, #0
 800a076:	d0e8      	beq.n	800a04a <_strtod_l+0x54a>
 800a078:	4264      	negs	r4, r4
 800a07a:	230f      	movs	r3, #15
 800a07c:	0022      	movs	r2, r4
 800a07e:	401a      	ands	r2, r3
 800a080:	421c      	tst	r4, r3
 800a082:	d00a      	beq.n	800a09a <_strtod_l+0x59a>
 800a084:	4b15      	ldr	r3, [pc, #84]	; (800a0dc <_strtod_l+0x5dc>)
 800a086:	00d2      	lsls	r2, r2, #3
 800a088:	189b      	adds	r3, r3, r2
 800a08a:	0030      	movs	r0, r6
 800a08c:	681a      	ldr	r2, [r3, #0]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	0039      	movs	r1, r7
 800a092:	f7f7 fadf 	bl	8001654 <__aeabi_ddiv>
 800a096:	0006      	movs	r6, r0
 800a098:	000f      	movs	r7, r1
 800a09a:	1124      	asrs	r4, r4, #4
 800a09c:	d0d5      	beq.n	800a04a <_strtod_l+0x54a>
 800a09e:	2c1f      	cmp	r4, #31
 800a0a0:	dd28      	ble.n	800a0f4 <_strtod_l+0x5f4>
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	9305      	str	r3, [sp, #20]
 800a0a6:	9306      	str	r3, [sp, #24]
 800a0a8:	930d      	str	r3, [sp, #52]	; 0x34
 800a0aa:	9308      	str	r3, [sp, #32]
 800a0ac:	2322      	movs	r3, #34	; 0x22
 800a0ae:	9a04      	ldr	r2, [sp, #16]
 800a0b0:	2600      	movs	r6, #0
 800a0b2:	6013      	str	r3, [r2, #0]
 800a0b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a0b6:	2700      	movs	r7, #0
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d18d      	bne.n	8009fd8 <_strtod_l+0x4d8>
 800a0bc:	e55b      	b.n	8009b76 <_strtod_l+0x76>
 800a0be:	46c0      	nop			; (mov r8, r8)
 800a0c0:	00004e1f 	.word	0x00004e1f
 800a0c4:	0800bc31 	.word	0x0800bc31
 800a0c8:	0800be5c 	.word	0x0800be5c
 800a0cc:	7ff00000 	.word	0x7ff00000
 800a0d0:	0800bc29 	.word	0x0800bc29
 800a0d4:	0800bc60 	.word	0x0800bc60
 800a0d8:	0800bfed 	.word	0x0800bfed
 800a0dc:	0800bd70 	.word	0x0800bd70
 800a0e0:	0800bd48 	.word	0x0800bd48
 800a0e4:	fcb00000 	.word	0xfcb00000
 800a0e8:	7ca00000 	.word	0x7ca00000
 800a0ec:	7c900000 	.word	0x7c900000
 800a0f0:	7fefffff 	.word	0x7fefffff
 800a0f4:	2310      	movs	r3, #16
 800a0f6:	0022      	movs	r2, r4
 800a0f8:	401a      	ands	r2, r3
 800a0fa:	9207      	str	r2, [sp, #28]
 800a0fc:	421c      	tst	r4, r3
 800a0fe:	d001      	beq.n	800a104 <_strtod_l+0x604>
 800a100:	335a      	adds	r3, #90	; 0x5a
 800a102:	9307      	str	r3, [sp, #28]
 800a104:	0030      	movs	r0, r6
 800a106:	0039      	movs	r1, r7
 800a108:	2300      	movs	r3, #0
 800a10a:	4dc4      	ldr	r5, [pc, #784]	; (800a41c <_strtod_l+0x91c>)
 800a10c:	2201      	movs	r2, #1
 800a10e:	4214      	tst	r4, r2
 800a110:	d004      	beq.n	800a11c <_strtod_l+0x61c>
 800a112:	682a      	ldr	r2, [r5, #0]
 800a114:	686b      	ldr	r3, [r5, #4]
 800a116:	f7f7 fe97 	bl	8001e48 <__aeabi_dmul>
 800a11a:	2301      	movs	r3, #1
 800a11c:	1064      	asrs	r4, r4, #1
 800a11e:	3508      	adds	r5, #8
 800a120:	2c00      	cmp	r4, #0
 800a122:	d1f3      	bne.n	800a10c <_strtod_l+0x60c>
 800a124:	2b00      	cmp	r3, #0
 800a126:	d001      	beq.n	800a12c <_strtod_l+0x62c>
 800a128:	0006      	movs	r6, r0
 800a12a:	000f      	movs	r7, r1
 800a12c:	9b07      	ldr	r3, [sp, #28]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d00f      	beq.n	800a152 <_strtod_l+0x652>
 800a132:	236b      	movs	r3, #107	; 0x6b
 800a134:	007a      	lsls	r2, r7, #1
 800a136:	0d52      	lsrs	r2, r2, #21
 800a138:	0039      	movs	r1, r7
 800a13a:	1a9b      	subs	r3, r3, r2
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	dd08      	ble.n	800a152 <_strtod_l+0x652>
 800a140:	2b1f      	cmp	r3, #31
 800a142:	dc00      	bgt.n	800a146 <_strtod_l+0x646>
 800a144:	e121      	b.n	800a38a <_strtod_l+0x88a>
 800a146:	2600      	movs	r6, #0
 800a148:	2b34      	cmp	r3, #52	; 0x34
 800a14a:	dc00      	bgt.n	800a14e <_strtod_l+0x64e>
 800a14c:	e116      	b.n	800a37c <_strtod_l+0x87c>
 800a14e:	27dc      	movs	r7, #220	; 0xdc
 800a150:	04bf      	lsls	r7, r7, #18
 800a152:	2200      	movs	r2, #0
 800a154:	2300      	movs	r3, #0
 800a156:	0030      	movs	r0, r6
 800a158:	0039      	movs	r1, r7
 800a15a:	f7f6 f977 	bl	800044c <__aeabi_dcmpeq>
 800a15e:	2800      	cmp	r0, #0
 800a160:	d19f      	bne.n	800a0a2 <_strtod_l+0x5a2>
 800a162:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a164:	9a08      	ldr	r2, [sp, #32]
 800a166:	9300      	str	r3, [sp, #0]
 800a168:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a16a:	9b05      	ldr	r3, [sp, #20]
 800a16c:	9804      	ldr	r0, [sp, #16]
 800a16e:	f7ff f89f 	bl	80092b0 <__s2b>
 800a172:	900d      	str	r0, [sp, #52]	; 0x34
 800a174:	2800      	cmp	r0, #0
 800a176:	d100      	bne.n	800a17a <_strtod_l+0x67a>
 800a178:	e720      	b.n	8009fbc <_strtod_l+0x4bc>
 800a17a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a17c:	9906      	ldr	r1, [sp, #24]
 800a17e:	17da      	asrs	r2, r3, #31
 800a180:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a182:	1a5b      	subs	r3, r3, r1
 800a184:	401a      	ands	r2, r3
 800a186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a188:	9215      	str	r2, [sp, #84]	; 0x54
 800a18a:	43db      	mvns	r3, r3
 800a18c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a18e:	17db      	asrs	r3, r3, #31
 800a190:	401a      	ands	r2, r3
 800a192:	2300      	movs	r3, #0
 800a194:	9218      	str	r2, [sp, #96]	; 0x60
 800a196:	9305      	str	r3, [sp, #20]
 800a198:	9306      	str	r3, [sp, #24]
 800a19a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a19c:	9804      	ldr	r0, [sp, #16]
 800a19e:	6859      	ldr	r1, [r3, #4]
 800a1a0:	f7fe ffda 	bl	8009158 <_Balloc>
 800a1a4:	9008      	str	r0, [sp, #32]
 800a1a6:	2800      	cmp	r0, #0
 800a1a8:	d100      	bne.n	800a1ac <_strtod_l+0x6ac>
 800a1aa:	e70c      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a1ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1ae:	300c      	adds	r0, #12
 800a1b0:	0019      	movs	r1, r3
 800a1b2:	691a      	ldr	r2, [r3, #16]
 800a1b4:	310c      	adds	r1, #12
 800a1b6:	3202      	adds	r2, #2
 800a1b8:	0092      	lsls	r2, r2, #2
 800a1ba:	f000 fd8b 	bl	800acd4 <memcpy>
 800a1be:	ab1e      	add	r3, sp, #120	; 0x78
 800a1c0:	9301      	str	r3, [sp, #4]
 800a1c2:	ab1d      	add	r3, sp, #116	; 0x74
 800a1c4:	9300      	str	r3, [sp, #0]
 800a1c6:	0032      	movs	r2, r6
 800a1c8:	003b      	movs	r3, r7
 800a1ca:	9804      	ldr	r0, [sp, #16]
 800a1cc:	9610      	str	r6, [sp, #64]	; 0x40
 800a1ce:	9711      	str	r7, [sp, #68]	; 0x44
 800a1d0:	f7ff fbb0 	bl	8009934 <__d2b>
 800a1d4:	901c      	str	r0, [sp, #112]	; 0x70
 800a1d6:	2800      	cmp	r0, #0
 800a1d8:	d100      	bne.n	800a1dc <_strtod_l+0x6dc>
 800a1da:	e6f4      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a1dc:	2101      	movs	r1, #1
 800a1de:	9804      	ldr	r0, [sp, #16]
 800a1e0:	f7ff f8fa 	bl	80093d8 <__i2b>
 800a1e4:	9006      	str	r0, [sp, #24]
 800a1e6:	2800      	cmp	r0, #0
 800a1e8:	d100      	bne.n	800a1ec <_strtod_l+0x6ec>
 800a1ea:	e6ec      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a1ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a1ee:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a1f0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a1f2:	1ad4      	subs	r4, r2, r3
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	db01      	blt.n	800a1fc <_strtod_l+0x6fc>
 800a1f8:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800a1fa:	195d      	adds	r5, r3, r5
 800a1fc:	9907      	ldr	r1, [sp, #28]
 800a1fe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a200:	1a5b      	subs	r3, r3, r1
 800a202:	2136      	movs	r1, #54	; 0x36
 800a204:	189b      	adds	r3, r3, r2
 800a206:	1a8a      	subs	r2, r1, r2
 800a208:	4985      	ldr	r1, [pc, #532]	; (800a420 <_strtod_l+0x920>)
 800a20a:	2001      	movs	r0, #1
 800a20c:	468c      	mov	ip, r1
 800a20e:	2100      	movs	r1, #0
 800a210:	3b01      	subs	r3, #1
 800a212:	9114      	str	r1, [sp, #80]	; 0x50
 800a214:	9012      	str	r0, [sp, #72]	; 0x48
 800a216:	4563      	cmp	r3, ip
 800a218:	da07      	bge.n	800a22a <_strtod_l+0x72a>
 800a21a:	4661      	mov	r1, ip
 800a21c:	1ac9      	subs	r1, r1, r3
 800a21e:	1a52      	subs	r2, r2, r1
 800a220:	291f      	cmp	r1, #31
 800a222:	dd00      	ble.n	800a226 <_strtod_l+0x726>
 800a224:	e0b6      	b.n	800a394 <_strtod_l+0x894>
 800a226:	4088      	lsls	r0, r1
 800a228:	9012      	str	r0, [sp, #72]	; 0x48
 800a22a:	18ab      	adds	r3, r5, r2
 800a22c:	930c      	str	r3, [sp, #48]	; 0x30
 800a22e:	18a4      	adds	r4, r4, r2
 800a230:	9b07      	ldr	r3, [sp, #28]
 800a232:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a234:	191c      	adds	r4, r3, r4
 800a236:	002b      	movs	r3, r5
 800a238:	4295      	cmp	r5, r2
 800a23a:	dd00      	ble.n	800a23e <_strtod_l+0x73e>
 800a23c:	0013      	movs	r3, r2
 800a23e:	42a3      	cmp	r3, r4
 800a240:	dd00      	ble.n	800a244 <_strtod_l+0x744>
 800a242:	0023      	movs	r3, r4
 800a244:	2b00      	cmp	r3, #0
 800a246:	dd04      	ble.n	800a252 <_strtod_l+0x752>
 800a248:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a24a:	1ae4      	subs	r4, r4, r3
 800a24c:	1ad2      	subs	r2, r2, r3
 800a24e:	920c      	str	r2, [sp, #48]	; 0x30
 800a250:	1aed      	subs	r5, r5, r3
 800a252:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a254:	2b00      	cmp	r3, #0
 800a256:	dd17      	ble.n	800a288 <_strtod_l+0x788>
 800a258:	001a      	movs	r2, r3
 800a25a:	9906      	ldr	r1, [sp, #24]
 800a25c:	9804      	ldr	r0, [sp, #16]
 800a25e:	f7ff f983 	bl	8009568 <__pow5mult>
 800a262:	9006      	str	r0, [sp, #24]
 800a264:	2800      	cmp	r0, #0
 800a266:	d100      	bne.n	800a26a <_strtod_l+0x76a>
 800a268:	e6ad      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a26a:	0001      	movs	r1, r0
 800a26c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a26e:	9804      	ldr	r0, [sp, #16]
 800a270:	f7ff f8ca 	bl	8009408 <__multiply>
 800a274:	900e      	str	r0, [sp, #56]	; 0x38
 800a276:	2800      	cmp	r0, #0
 800a278:	d100      	bne.n	800a27c <_strtod_l+0x77c>
 800a27a:	e6a4      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a27c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a27e:	9804      	ldr	r0, [sp, #16]
 800a280:	f7fe ffae 	bl	80091e0 <_Bfree>
 800a284:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a286:	931c      	str	r3, [sp, #112]	; 0x70
 800a288:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	dd00      	ble.n	800a290 <_strtod_l+0x790>
 800a28e:	e087      	b.n	800a3a0 <_strtod_l+0x8a0>
 800a290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a292:	2b00      	cmp	r3, #0
 800a294:	dd08      	ble.n	800a2a8 <_strtod_l+0x7a8>
 800a296:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a298:	9908      	ldr	r1, [sp, #32]
 800a29a:	9804      	ldr	r0, [sp, #16]
 800a29c:	f7ff f964 	bl	8009568 <__pow5mult>
 800a2a0:	9008      	str	r0, [sp, #32]
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	d100      	bne.n	800a2a8 <_strtod_l+0x7a8>
 800a2a6:	e68e      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a2a8:	2c00      	cmp	r4, #0
 800a2aa:	dd08      	ble.n	800a2be <_strtod_l+0x7be>
 800a2ac:	0022      	movs	r2, r4
 800a2ae:	9908      	ldr	r1, [sp, #32]
 800a2b0:	9804      	ldr	r0, [sp, #16]
 800a2b2:	f7ff f9b5 	bl	8009620 <__lshift>
 800a2b6:	9008      	str	r0, [sp, #32]
 800a2b8:	2800      	cmp	r0, #0
 800a2ba:	d100      	bne.n	800a2be <_strtod_l+0x7be>
 800a2bc:	e683      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a2be:	2d00      	cmp	r5, #0
 800a2c0:	dd08      	ble.n	800a2d4 <_strtod_l+0x7d4>
 800a2c2:	002a      	movs	r2, r5
 800a2c4:	9906      	ldr	r1, [sp, #24]
 800a2c6:	9804      	ldr	r0, [sp, #16]
 800a2c8:	f7ff f9aa 	bl	8009620 <__lshift>
 800a2cc:	9006      	str	r0, [sp, #24]
 800a2ce:	2800      	cmp	r0, #0
 800a2d0:	d100      	bne.n	800a2d4 <_strtod_l+0x7d4>
 800a2d2:	e678      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a2d4:	9a08      	ldr	r2, [sp, #32]
 800a2d6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a2d8:	9804      	ldr	r0, [sp, #16]
 800a2da:	f7ff fa2b 	bl	8009734 <__mdiff>
 800a2de:	9005      	str	r0, [sp, #20]
 800a2e0:	2800      	cmp	r0, #0
 800a2e2:	d100      	bne.n	800a2e6 <_strtod_l+0x7e6>
 800a2e4:	e66f      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a2e6:	2200      	movs	r2, #0
 800a2e8:	68c3      	ldr	r3, [r0, #12]
 800a2ea:	9906      	ldr	r1, [sp, #24]
 800a2ec:	60c2      	str	r2, [r0, #12]
 800a2ee:	930c      	str	r3, [sp, #48]	; 0x30
 800a2f0:	f7ff fa04 	bl	80096fc <__mcmp>
 800a2f4:	2800      	cmp	r0, #0
 800a2f6:	da5d      	bge.n	800a3b4 <_strtod_l+0x8b4>
 800a2f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2fa:	4333      	orrs	r3, r6
 800a2fc:	d000      	beq.n	800a300 <_strtod_l+0x800>
 800a2fe:	e088      	b.n	800a412 <_strtod_l+0x912>
 800a300:	033b      	lsls	r3, r7, #12
 800a302:	d000      	beq.n	800a306 <_strtod_l+0x806>
 800a304:	e085      	b.n	800a412 <_strtod_l+0x912>
 800a306:	22d6      	movs	r2, #214	; 0xd6
 800a308:	4b46      	ldr	r3, [pc, #280]	; (800a424 <_strtod_l+0x924>)
 800a30a:	04d2      	lsls	r2, r2, #19
 800a30c:	403b      	ands	r3, r7
 800a30e:	4293      	cmp	r3, r2
 800a310:	d97f      	bls.n	800a412 <_strtod_l+0x912>
 800a312:	9b05      	ldr	r3, [sp, #20]
 800a314:	695b      	ldr	r3, [r3, #20]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d103      	bne.n	800a322 <_strtod_l+0x822>
 800a31a:	9b05      	ldr	r3, [sp, #20]
 800a31c:	691b      	ldr	r3, [r3, #16]
 800a31e:	2b01      	cmp	r3, #1
 800a320:	dd77      	ble.n	800a412 <_strtod_l+0x912>
 800a322:	9905      	ldr	r1, [sp, #20]
 800a324:	2201      	movs	r2, #1
 800a326:	9804      	ldr	r0, [sp, #16]
 800a328:	f7ff f97a 	bl	8009620 <__lshift>
 800a32c:	9906      	ldr	r1, [sp, #24]
 800a32e:	9005      	str	r0, [sp, #20]
 800a330:	f7ff f9e4 	bl	80096fc <__mcmp>
 800a334:	2800      	cmp	r0, #0
 800a336:	dd6c      	ble.n	800a412 <_strtod_l+0x912>
 800a338:	9907      	ldr	r1, [sp, #28]
 800a33a:	003b      	movs	r3, r7
 800a33c:	4a39      	ldr	r2, [pc, #228]	; (800a424 <_strtod_l+0x924>)
 800a33e:	2900      	cmp	r1, #0
 800a340:	d100      	bne.n	800a344 <_strtod_l+0x844>
 800a342:	e094      	b.n	800a46e <_strtod_l+0x96e>
 800a344:	0011      	movs	r1, r2
 800a346:	20d6      	movs	r0, #214	; 0xd6
 800a348:	4039      	ands	r1, r7
 800a34a:	04c0      	lsls	r0, r0, #19
 800a34c:	4281      	cmp	r1, r0
 800a34e:	dd00      	ble.n	800a352 <_strtod_l+0x852>
 800a350:	e08d      	b.n	800a46e <_strtod_l+0x96e>
 800a352:	23dc      	movs	r3, #220	; 0xdc
 800a354:	049b      	lsls	r3, r3, #18
 800a356:	4299      	cmp	r1, r3
 800a358:	dc00      	bgt.n	800a35c <_strtod_l+0x85c>
 800a35a:	e6a7      	b.n	800a0ac <_strtod_l+0x5ac>
 800a35c:	0030      	movs	r0, r6
 800a35e:	0039      	movs	r1, r7
 800a360:	4b31      	ldr	r3, [pc, #196]	; (800a428 <_strtod_l+0x928>)
 800a362:	2200      	movs	r2, #0
 800a364:	f7f7 fd70 	bl	8001e48 <__aeabi_dmul>
 800a368:	4b2e      	ldr	r3, [pc, #184]	; (800a424 <_strtod_l+0x924>)
 800a36a:	0006      	movs	r6, r0
 800a36c:	000f      	movs	r7, r1
 800a36e:	420b      	tst	r3, r1
 800a370:	d000      	beq.n	800a374 <_strtod_l+0x874>
 800a372:	e631      	b.n	8009fd8 <_strtod_l+0x4d8>
 800a374:	2322      	movs	r3, #34	; 0x22
 800a376:	9a04      	ldr	r2, [sp, #16]
 800a378:	6013      	str	r3, [r2, #0]
 800a37a:	e62d      	b.n	8009fd8 <_strtod_l+0x4d8>
 800a37c:	234b      	movs	r3, #75	; 0x4b
 800a37e:	1a9a      	subs	r2, r3, r2
 800a380:	3b4c      	subs	r3, #76	; 0x4c
 800a382:	4093      	lsls	r3, r2
 800a384:	4019      	ands	r1, r3
 800a386:	000f      	movs	r7, r1
 800a388:	e6e3      	b.n	800a152 <_strtod_l+0x652>
 800a38a:	2201      	movs	r2, #1
 800a38c:	4252      	negs	r2, r2
 800a38e:	409a      	lsls	r2, r3
 800a390:	4016      	ands	r6, r2
 800a392:	e6de      	b.n	800a152 <_strtod_l+0x652>
 800a394:	4925      	ldr	r1, [pc, #148]	; (800a42c <_strtod_l+0x92c>)
 800a396:	1acb      	subs	r3, r1, r3
 800a398:	0001      	movs	r1, r0
 800a39a:	4099      	lsls	r1, r3
 800a39c:	9114      	str	r1, [sp, #80]	; 0x50
 800a39e:	e743      	b.n	800a228 <_strtod_l+0x728>
 800a3a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3a2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a3a4:	9804      	ldr	r0, [sp, #16]
 800a3a6:	f7ff f93b 	bl	8009620 <__lshift>
 800a3aa:	901c      	str	r0, [sp, #112]	; 0x70
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	d000      	beq.n	800a3b2 <_strtod_l+0x8b2>
 800a3b0:	e76e      	b.n	800a290 <_strtod_l+0x790>
 800a3b2:	e608      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a3b4:	970e      	str	r7, [sp, #56]	; 0x38
 800a3b6:	2800      	cmp	r0, #0
 800a3b8:	d177      	bne.n	800a4aa <_strtod_l+0x9aa>
 800a3ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3bc:	033b      	lsls	r3, r7, #12
 800a3be:	0b1b      	lsrs	r3, r3, #12
 800a3c0:	2a00      	cmp	r2, #0
 800a3c2:	d039      	beq.n	800a438 <_strtod_l+0x938>
 800a3c4:	4a1a      	ldr	r2, [pc, #104]	; (800a430 <_strtod_l+0x930>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d139      	bne.n	800a43e <_strtod_l+0x93e>
 800a3ca:	2101      	movs	r1, #1
 800a3cc:	9b07      	ldr	r3, [sp, #28]
 800a3ce:	4249      	negs	r1, r1
 800a3d0:	0032      	movs	r2, r6
 800a3d2:	0008      	movs	r0, r1
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d00b      	beq.n	800a3f0 <_strtod_l+0x8f0>
 800a3d8:	24d4      	movs	r4, #212	; 0xd4
 800a3da:	4b12      	ldr	r3, [pc, #72]	; (800a424 <_strtod_l+0x924>)
 800a3dc:	0008      	movs	r0, r1
 800a3de:	403b      	ands	r3, r7
 800a3e0:	04e4      	lsls	r4, r4, #19
 800a3e2:	42a3      	cmp	r3, r4
 800a3e4:	d804      	bhi.n	800a3f0 <_strtod_l+0x8f0>
 800a3e6:	306c      	adds	r0, #108	; 0x6c
 800a3e8:	0d1b      	lsrs	r3, r3, #20
 800a3ea:	1ac3      	subs	r3, r0, r3
 800a3ec:	4099      	lsls	r1, r3
 800a3ee:	0008      	movs	r0, r1
 800a3f0:	4282      	cmp	r2, r0
 800a3f2:	d124      	bne.n	800a43e <_strtod_l+0x93e>
 800a3f4:	4b0f      	ldr	r3, [pc, #60]	; (800a434 <_strtod_l+0x934>)
 800a3f6:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a3f8:	4299      	cmp	r1, r3
 800a3fa:	d102      	bne.n	800a402 <_strtod_l+0x902>
 800a3fc:	3201      	adds	r2, #1
 800a3fe:	d100      	bne.n	800a402 <_strtod_l+0x902>
 800a400:	e5e1      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a402:	4b08      	ldr	r3, [pc, #32]	; (800a424 <_strtod_l+0x924>)
 800a404:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a406:	2600      	movs	r6, #0
 800a408:	401a      	ands	r2, r3
 800a40a:	0013      	movs	r3, r2
 800a40c:	2280      	movs	r2, #128	; 0x80
 800a40e:	0352      	lsls	r2, r2, #13
 800a410:	189f      	adds	r7, r3, r2
 800a412:	9b07      	ldr	r3, [sp, #28]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d1a1      	bne.n	800a35c <_strtod_l+0x85c>
 800a418:	e5de      	b.n	8009fd8 <_strtod_l+0x4d8>
 800a41a:	46c0      	nop			; (mov r8, r8)
 800a41c:	0800be70 	.word	0x0800be70
 800a420:	fffffc02 	.word	0xfffffc02
 800a424:	7ff00000 	.word	0x7ff00000
 800a428:	39500000 	.word	0x39500000
 800a42c:	fffffbe2 	.word	0xfffffbe2
 800a430:	000fffff 	.word	0x000fffff
 800a434:	7fefffff 	.word	0x7fefffff
 800a438:	4333      	orrs	r3, r6
 800a43a:	d100      	bne.n	800a43e <_strtod_l+0x93e>
 800a43c:	e77c      	b.n	800a338 <_strtod_l+0x838>
 800a43e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a440:	2b00      	cmp	r3, #0
 800a442:	d01d      	beq.n	800a480 <_strtod_l+0x980>
 800a444:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a446:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a448:	4213      	tst	r3, r2
 800a44a:	d0e2      	beq.n	800a412 <_strtod_l+0x912>
 800a44c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a44e:	0030      	movs	r0, r6
 800a450:	0039      	movs	r1, r7
 800a452:	9a07      	ldr	r2, [sp, #28]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d017      	beq.n	800a488 <_strtod_l+0x988>
 800a458:	f7ff fb3a 	bl	8009ad0 <sulp>
 800a45c:	0002      	movs	r2, r0
 800a45e:	000b      	movs	r3, r1
 800a460:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a462:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a464:	f7f6 fd96 	bl	8000f94 <__aeabi_dadd>
 800a468:	0006      	movs	r6, r0
 800a46a:	000f      	movs	r7, r1
 800a46c:	e7d1      	b.n	800a412 <_strtod_l+0x912>
 800a46e:	2601      	movs	r6, #1
 800a470:	4013      	ands	r3, r2
 800a472:	4a98      	ldr	r2, [pc, #608]	; (800a6d4 <_strtod_l+0xbd4>)
 800a474:	4276      	negs	r6, r6
 800a476:	189b      	adds	r3, r3, r2
 800a478:	4a97      	ldr	r2, [pc, #604]	; (800a6d8 <_strtod_l+0xbd8>)
 800a47a:	431a      	orrs	r2, r3
 800a47c:	0017      	movs	r7, r2
 800a47e:	e7c8      	b.n	800a412 <_strtod_l+0x912>
 800a480:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a482:	4233      	tst	r3, r6
 800a484:	d0c5      	beq.n	800a412 <_strtod_l+0x912>
 800a486:	e7e1      	b.n	800a44c <_strtod_l+0x94c>
 800a488:	f7ff fb22 	bl	8009ad0 <sulp>
 800a48c:	0002      	movs	r2, r0
 800a48e:	000b      	movs	r3, r1
 800a490:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a492:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a494:	f7f7 ff9a 	bl	80023cc <__aeabi_dsub>
 800a498:	2200      	movs	r2, #0
 800a49a:	2300      	movs	r3, #0
 800a49c:	0006      	movs	r6, r0
 800a49e:	000f      	movs	r7, r1
 800a4a0:	f7f5 ffd4 	bl	800044c <__aeabi_dcmpeq>
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	d0b4      	beq.n	800a412 <_strtod_l+0x912>
 800a4a8:	e600      	b.n	800a0ac <_strtod_l+0x5ac>
 800a4aa:	9906      	ldr	r1, [sp, #24]
 800a4ac:	9805      	ldr	r0, [sp, #20]
 800a4ae:	f7ff faa1 	bl	80099f4 <__ratio>
 800a4b2:	2380      	movs	r3, #128	; 0x80
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	05db      	lsls	r3, r3, #23
 800a4b8:	0004      	movs	r4, r0
 800a4ba:	000d      	movs	r5, r1
 800a4bc:	f7f5 ffd6 	bl	800046c <__aeabi_dcmple>
 800a4c0:	2800      	cmp	r0, #0
 800a4c2:	d06d      	beq.n	800a5a0 <_strtod_l+0xaa0>
 800a4c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d000      	beq.n	800a4cc <_strtod_l+0x9cc>
 800a4ca:	e07e      	b.n	800a5ca <_strtod_l+0xaca>
 800a4cc:	2e00      	cmp	r6, #0
 800a4ce:	d158      	bne.n	800a582 <_strtod_l+0xa82>
 800a4d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4d2:	031b      	lsls	r3, r3, #12
 800a4d4:	d000      	beq.n	800a4d8 <_strtod_l+0x9d8>
 800a4d6:	e07f      	b.n	800a5d8 <_strtod_l+0xad8>
 800a4d8:	2200      	movs	r2, #0
 800a4da:	0020      	movs	r0, r4
 800a4dc:	0029      	movs	r1, r5
 800a4de:	4b7f      	ldr	r3, [pc, #508]	; (800a6dc <_strtod_l+0xbdc>)
 800a4e0:	f7f5 ffba 	bl	8000458 <__aeabi_dcmplt>
 800a4e4:	2800      	cmp	r0, #0
 800a4e6:	d158      	bne.n	800a59a <_strtod_l+0xa9a>
 800a4e8:	0020      	movs	r0, r4
 800a4ea:	0029      	movs	r1, r5
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	4b7c      	ldr	r3, [pc, #496]	; (800a6e0 <_strtod_l+0xbe0>)
 800a4f0:	f7f7 fcaa 	bl	8001e48 <__aeabi_dmul>
 800a4f4:	0004      	movs	r4, r0
 800a4f6:	000d      	movs	r5, r1
 800a4f8:	2380      	movs	r3, #128	; 0x80
 800a4fa:	061b      	lsls	r3, r3, #24
 800a4fc:	940a      	str	r4, [sp, #40]	; 0x28
 800a4fe:	18eb      	adds	r3, r5, r3
 800a500:	930b      	str	r3, [sp, #44]	; 0x2c
 800a502:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a504:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a506:	9212      	str	r2, [sp, #72]	; 0x48
 800a508:	9313      	str	r3, [sp, #76]	; 0x4c
 800a50a:	4a76      	ldr	r2, [pc, #472]	; (800a6e4 <_strtod_l+0xbe4>)
 800a50c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a50e:	4013      	ands	r3, r2
 800a510:	9314      	str	r3, [sp, #80]	; 0x50
 800a512:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a514:	4b74      	ldr	r3, [pc, #464]	; (800a6e8 <_strtod_l+0xbe8>)
 800a516:	429a      	cmp	r2, r3
 800a518:	d000      	beq.n	800a51c <_strtod_l+0xa1c>
 800a51a:	e091      	b.n	800a640 <_strtod_l+0xb40>
 800a51c:	4a73      	ldr	r2, [pc, #460]	; (800a6ec <_strtod_l+0xbec>)
 800a51e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a520:	4694      	mov	ip, r2
 800a522:	4463      	add	r3, ip
 800a524:	001f      	movs	r7, r3
 800a526:	0030      	movs	r0, r6
 800a528:	0019      	movs	r1, r3
 800a52a:	f7ff f99b 	bl	8009864 <__ulp>
 800a52e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a530:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a532:	f7f7 fc89 	bl	8001e48 <__aeabi_dmul>
 800a536:	0032      	movs	r2, r6
 800a538:	003b      	movs	r3, r7
 800a53a:	f7f6 fd2b 	bl	8000f94 <__aeabi_dadd>
 800a53e:	4a69      	ldr	r2, [pc, #420]	; (800a6e4 <_strtod_l+0xbe4>)
 800a540:	4b6b      	ldr	r3, [pc, #428]	; (800a6f0 <_strtod_l+0xbf0>)
 800a542:	0006      	movs	r6, r0
 800a544:	400a      	ands	r2, r1
 800a546:	429a      	cmp	r2, r3
 800a548:	d949      	bls.n	800a5de <_strtod_l+0xade>
 800a54a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a54c:	4b69      	ldr	r3, [pc, #420]	; (800a6f4 <_strtod_l+0xbf4>)
 800a54e:	429a      	cmp	r2, r3
 800a550:	d103      	bne.n	800a55a <_strtod_l+0xa5a>
 800a552:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a554:	3301      	adds	r3, #1
 800a556:	d100      	bne.n	800a55a <_strtod_l+0xa5a>
 800a558:	e535      	b.n	8009fc6 <_strtod_l+0x4c6>
 800a55a:	2601      	movs	r6, #1
 800a55c:	4f65      	ldr	r7, [pc, #404]	; (800a6f4 <_strtod_l+0xbf4>)
 800a55e:	4276      	negs	r6, r6
 800a560:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a562:	9804      	ldr	r0, [sp, #16]
 800a564:	f7fe fe3c 	bl	80091e0 <_Bfree>
 800a568:	9908      	ldr	r1, [sp, #32]
 800a56a:	9804      	ldr	r0, [sp, #16]
 800a56c:	f7fe fe38 	bl	80091e0 <_Bfree>
 800a570:	9906      	ldr	r1, [sp, #24]
 800a572:	9804      	ldr	r0, [sp, #16]
 800a574:	f7fe fe34 	bl	80091e0 <_Bfree>
 800a578:	9905      	ldr	r1, [sp, #20]
 800a57a:	9804      	ldr	r0, [sp, #16]
 800a57c:	f7fe fe30 	bl	80091e0 <_Bfree>
 800a580:	e60b      	b.n	800a19a <_strtod_l+0x69a>
 800a582:	2e01      	cmp	r6, #1
 800a584:	d103      	bne.n	800a58e <_strtod_l+0xa8e>
 800a586:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d100      	bne.n	800a58e <_strtod_l+0xa8e>
 800a58c:	e58e      	b.n	800a0ac <_strtod_l+0x5ac>
 800a58e:	2300      	movs	r3, #0
 800a590:	4c59      	ldr	r4, [pc, #356]	; (800a6f8 <_strtod_l+0xbf8>)
 800a592:	930a      	str	r3, [sp, #40]	; 0x28
 800a594:	940b      	str	r4, [sp, #44]	; 0x2c
 800a596:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a598:	e01c      	b.n	800a5d4 <_strtod_l+0xad4>
 800a59a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a59c:	4d50      	ldr	r5, [pc, #320]	; (800a6e0 <_strtod_l+0xbe0>)
 800a59e:	e7ab      	b.n	800a4f8 <_strtod_l+0x9f8>
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	0020      	movs	r0, r4
 800a5a4:	0029      	movs	r1, r5
 800a5a6:	4b4e      	ldr	r3, [pc, #312]	; (800a6e0 <_strtod_l+0xbe0>)
 800a5a8:	f7f7 fc4e 	bl	8001e48 <__aeabi_dmul>
 800a5ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5ae:	0004      	movs	r4, r0
 800a5b0:	000b      	movs	r3, r1
 800a5b2:	000d      	movs	r5, r1
 800a5b4:	2a00      	cmp	r2, #0
 800a5b6:	d104      	bne.n	800a5c2 <_strtod_l+0xac2>
 800a5b8:	2280      	movs	r2, #128	; 0x80
 800a5ba:	0612      	lsls	r2, r2, #24
 800a5bc:	900a      	str	r0, [sp, #40]	; 0x28
 800a5be:	188b      	adds	r3, r1, r2
 800a5c0:	e79e      	b.n	800a500 <_strtod_l+0xa00>
 800a5c2:	0002      	movs	r2, r0
 800a5c4:	920a      	str	r2, [sp, #40]	; 0x28
 800a5c6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a5c8:	e79b      	b.n	800a502 <_strtod_l+0xa02>
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	4c43      	ldr	r4, [pc, #268]	; (800a6dc <_strtod_l+0xbdc>)
 800a5ce:	930a      	str	r3, [sp, #40]	; 0x28
 800a5d0:	940b      	str	r4, [sp, #44]	; 0x2c
 800a5d2:	2400      	movs	r4, #0
 800a5d4:	4d41      	ldr	r5, [pc, #260]	; (800a6dc <_strtod_l+0xbdc>)
 800a5d6:	e794      	b.n	800a502 <_strtod_l+0xa02>
 800a5d8:	2300      	movs	r3, #0
 800a5da:	4c47      	ldr	r4, [pc, #284]	; (800a6f8 <_strtod_l+0xbf8>)
 800a5dc:	e7f7      	b.n	800a5ce <_strtod_l+0xace>
 800a5de:	23d4      	movs	r3, #212	; 0xd4
 800a5e0:	049b      	lsls	r3, r3, #18
 800a5e2:	18cf      	adds	r7, r1, r3
 800a5e4:	9b07      	ldr	r3, [sp, #28]
 800a5e6:	970e      	str	r7, [sp, #56]	; 0x38
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d1b9      	bne.n	800a560 <_strtod_l+0xa60>
 800a5ec:	4b3d      	ldr	r3, [pc, #244]	; (800a6e4 <_strtod_l+0xbe4>)
 800a5ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a5f0:	403b      	ands	r3, r7
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d1b4      	bne.n	800a560 <_strtod_l+0xa60>
 800a5f6:	0020      	movs	r0, r4
 800a5f8:	0029      	movs	r1, r5
 800a5fa:	f7f5 fffb 	bl	80005f4 <__aeabi_d2lz>
 800a5fe:	f7f6 f835 	bl	800066c <__aeabi_l2d>
 800a602:	0002      	movs	r2, r0
 800a604:	000b      	movs	r3, r1
 800a606:	0020      	movs	r0, r4
 800a608:	0029      	movs	r1, r5
 800a60a:	f7f7 fedf 	bl	80023cc <__aeabi_dsub>
 800a60e:	033b      	lsls	r3, r7, #12
 800a610:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a612:	0b1b      	lsrs	r3, r3, #12
 800a614:	4333      	orrs	r3, r6
 800a616:	4313      	orrs	r3, r2
 800a618:	0004      	movs	r4, r0
 800a61a:	000d      	movs	r5, r1
 800a61c:	4a37      	ldr	r2, [pc, #220]	; (800a6fc <_strtod_l+0xbfc>)
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d054      	beq.n	800a6cc <_strtod_l+0xbcc>
 800a622:	4b37      	ldr	r3, [pc, #220]	; (800a700 <_strtod_l+0xc00>)
 800a624:	f7f5 ff18 	bl	8000458 <__aeabi_dcmplt>
 800a628:	2800      	cmp	r0, #0
 800a62a:	d000      	beq.n	800a62e <_strtod_l+0xb2e>
 800a62c:	e4d4      	b.n	8009fd8 <_strtod_l+0x4d8>
 800a62e:	0020      	movs	r0, r4
 800a630:	0029      	movs	r1, r5
 800a632:	4a34      	ldr	r2, [pc, #208]	; (800a704 <_strtod_l+0xc04>)
 800a634:	4b2a      	ldr	r3, [pc, #168]	; (800a6e0 <_strtod_l+0xbe0>)
 800a636:	f7f5 ff23 	bl	8000480 <__aeabi_dcmpgt>
 800a63a:	2800      	cmp	r0, #0
 800a63c:	d090      	beq.n	800a560 <_strtod_l+0xa60>
 800a63e:	e4cb      	b.n	8009fd8 <_strtod_l+0x4d8>
 800a640:	9b07      	ldr	r3, [sp, #28]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d02b      	beq.n	800a69e <_strtod_l+0xb9e>
 800a646:	23d4      	movs	r3, #212	; 0xd4
 800a648:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a64a:	04db      	lsls	r3, r3, #19
 800a64c:	429a      	cmp	r2, r3
 800a64e:	d826      	bhi.n	800a69e <_strtod_l+0xb9e>
 800a650:	0020      	movs	r0, r4
 800a652:	0029      	movs	r1, r5
 800a654:	4a2c      	ldr	r2, [pc, #176]	; (800a708 <_strtod_l+0xc08>)
 800a656:	4b2d      	ldr	r3, [pc, #180]	; (800a70c <_strtod_l+0xc0c>)
 800a658:	f7f5 ff08 	bl	800046c <__aeabi_dcmple>
 800a65c:	2800      	cmp	r0, #0
 800a65e:	d017      	beq.n	800a690 <_strtod_l+0xb90>
 800a660:	0020      	movs	r0, r4
 800a662:	0029      	movs	r1, r5
 800a664:	f7f5 ffa8 	bl	80005b8 <__aeabi_d2uiz>
 800a668:	2800      	cmp	r0, #0
 800a66a:	d100      	bne.n	800a66e <_strtod_l+0xb6e>
 800a66c:	3001      	adds	r0, #1
 800a66e:	f7f8 fab3 	bl	8002bd8 <__aeabi_ui2d>
 800a672:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a674:	0004      	movs	r4, r0
 800a676:	000b      	movs	r3, r1
 800a678:	000d      	movs	r5, r1
 800a67a:	2a00      	cmp	r2, #0
 800a67c:	d122      	bne.n	800a6c4 <_strtod_l+0xbc4>
 800a67e:	2280      	movs	r2, #128	; 0x80
 800a680:	0612      	lsls	r2, r2, #24
 800a682:	188b      	adds	r3, r1, r2
 800a684:	9016      	str	r0, [sp, #88]	; 0x58
 800a686:	9317      	str	r3, [sp, #92]	; 0x5c
 800a688:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a68a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a68c:	9212      	str	r2, [sp, #72]	; 0x48
 800a68e:	9313      	str	r3, [sp, #76]	; 0x4c
 800a690:	22d6      	movs	r2, #214	; 0xd6
 800a692:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a694:	04d2      	lsls	r2, r2, #19
 800a696:	189b      	adds	r3, r3, r2
 800a698:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a69a:	1a9b      	subs	r3, r3, r2
 800a69c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a69e:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a6a0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a6a2:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a6a4:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800a6a6:	f7ff f8dd 	bl	8009864 <__ulp>
 800a6aa:	0002      	movs	r2, r0
 800a6ac:	000b      	movs	r3, r1
 800a6ae:	0030      	movs	r0, r6
 800a6b0:	0039      	movs	r1, r7
 800a6b2:	f7f7 fbc9 	bl	8001e48 <__aeabi_dmul>
 800a6b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a6b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6ba:	f7f6 fc6b 	bl	8000f94 <__aeabi_dadd>
 800a6be:	0006      	movs	r6, r0
 800a6c0:	000f      	movs	r7, r1
 800a6c2:	e78f      	b.n	800a5e4 <_strtod_l+0xae4>
 800a6c4:	0002      	movs	r2, r0
 800a6c6:	9216      	str	r2, [sp, #88]	; 0x58
 800a6c8:	9317      	str	r3, [sp, #92]	; 0x5c
 800a6ca:	e7dd      	b.n	800a688 <_strtod_l+0xb88>
 800a6cc:	4b10      	ldr	r3, [pc, #64]	; (800a710 <_strtod_l+0xc10>)
 800a6ce:	f7f5 fec3 	bl	8000458 <__aeabi_dcmplt>
 800a6d2:	e7b2      	b.n	800a63a <_strtod_l+0xb3a>
 800a6d4:	fff00000 	.word	0xfff00000
 800a6d8:	000fffff 	.word	0x000fffff
 800a6dc:	3ff00000 	.word	0x3ff00000
 800a6e0:	3fe00000 	.word	0x3fe00000
 800a6e4:	7ff00000 	.word	0x7ff00000
 800a6e8:	7fe00000 	.word	0x7fe00000
 800a6ec:	fcb00000 	.word	0xfcb00000
 800a6f0:	7c9fffff 	.word	0x7c9fffff
 800a6f4:	7fefffff 	.word	0x7fefffff
 800a6f8:	bff00000 	.word	0xbff00000
 800a6fc:	94a03595 	.word	0x94a03595
 800a700:	3fdfffff 	.word	0x3fdfffff
 800a704:	35afe535 	.word	0x35afe535
 800a708:	ffc00000 	.word	0xffc00000
 800a70c:	41dfffff 	.word	0x41dfffff
 800a710:	3fcfffff 	.word	0x3fcfffff

0800a714 <_strtod_r>:
 800a714:	b510      	push	{r4, lr}
 800a716:	4b02      	ldr	r3, [pc, #8]	; (800a720 <_strtod_r+0xc>)
 800a718:	f7ff f9f2 	bl	8009b00 <_strtod_l>
 800a71c:	bd10      	pop	{r4, pc}
 800a71e:	46c0      	nop			; (mov r8, r8)
 800a720:	20000068 	.word	0x20000068

0800a724 <_strtol_l.constprop.0>:
 800a724:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a726:	b087      	sub	sp, #28
 800a728:	001e      	movs	r6, r3
 800a72a:	9005      	str	r0, [sp, #20]
 800a72c:	9101      	str	r1, [sp, #4]
 800a72e:	9202      	str	r2, [sp, #8]
 800a730:	2b01      	cmp	r3, #1
 800a732:	d048      	beq.n	800a7c6 <_strtol_l.constprop.0+0xa2>
 800a734:	000b      	movs	r3, r1
 800a736:	2e24      	cmp	r6, #36	; 0x24
 800a738:	d845      	bhi.n	800a7c6 <_strtol_l.constprop.0+0xa2>
 800a73a:	4a3b      	ldr	r2, [pc, #236]	; (800a828 <_strtol_l.constprop.0+0x104>)
 800a73c:	2108      	movs	r1, #8
 800a73e:	4694      	mov	ip, r2
 800a740:	001a      	movs	r2, r3
 800a742:	4660      	mov	r0, ip
 800a744:	7814      	ldrb	r4, [r2, #0]
 800a746:	3301      	adds	r3, #1
 800a748:	5d00      	ldrb	r0, [r0, r4]
 800a74a:	001d      	movs	r5, r3
 800a74c:	0007      	movs	r7, r0
 800a74e:	400f      	ands	r7, r1
 800a750:	4208      	tst	r0, r1
 800a752:	d1f5      	bne.n	800a740 <_strtol_l.constprop.0+0x1c>
 800a754:	2c2d      	cmp	r4, #45	; 0x2d
 800a756:	d13d      	bne.n	800a7d4 <_strtol_l.constprop.0+0xb0>
 800a758:	2701      	movs	r7, #1
 800a75a:	781c      	ldrb	r4, [r3, #0]
 800a75c:	1c95      	adds	r5, r2, #2
 800a75e:	2e00      	cmp	r6, #0
 800a760:	d05e      	beq.n	800a820 <_strtol_l.constprop.0+0xfc>
 800a762:	2e10      	cmp	r6, #16
 800a764:	d109      	bne.n	800a77a <_strtol_l.constprop.0+0x56>
 800a766:	2c30      	cmp	r4, #48	; 0x30
 800a768:	d107      	bne.n	800a77a <_strtol_l.constprop.0+0x56>
 800a76a:	2220      	movs	r2, #32
 800a76c:	782b      	ldrb	r3, [r5, #0]
 800a76e:	4393      	bics	r3, r2
 800a770:	2b58      	cmp	r3, #88	; 0x58
 800a772:	d150      	bne.n	800a816 <_strtol_l.constprop.0+0xf2>
 800a774:	2610      	movs	r6, #16
 800a776:	786c      	ldrb	r4, [r5, #1]
 800a778:	3502      	adds	r5, #2
 800a77a:	4b2c      	ldr	r3, [pc, #176]	; (800a82c <_strtol_l.constprop.0+0x108>)
 800a77c:	0031      	movs	r1, r6
 800a77e:	18fb      	adds	r3, r7, r3
 800a780:	0018      	movs	r0, r3
 800a782:	9303      	str	r3, [sp, #12]
 800a784:	f7f5 fd62 	bl	800024c <__aeabi_uidivmod>
 800a788:	2200      	movs	r2, #0
 800a78a:	9104      	str	r1, [sp, #16]
 800a78c:	2101      	movs	r1, #1
 800a78e:	4684      	mov	ip, r0
 800a790:	0010      	movs	r0, r2
 800a792:	4249      	negs	r1, r1
 800a794:	0023      	movs	r3, r4
 800a796:	3b30      	subs	r3, #48	; 0x30
 800a798:	2b09      	cmp	r3, #9
 800a79a:	d903      	bls.n	800a7a4 <_strtol_l.constprop.0+0x80>
 800a79c:	3b11      	subs	r3, #17
 800a79e:	2b19      	cmp	r3, #25
 800a7a0:	d81d      	bhi.n	800a7de <_strtol_l.constprop.0+0xba>
 800a7a2:	330a      	adds	r3, #10
 800a7a4:	429e      	cmp	r6, r3
 800a7a6:	dd1e      	ble.n	800a7e6 <_strtol_l.constprop.0+0xc2>
 800a7a8:	1c54      	adds	r4, r2, #1
 800a7aa:	d009      	beq.n	800a7c0 <_strtol_l.constprop.0+0x9c>
 800a7ac:	000a      	movs	r2, r1
 800a7ae:	4584      	cmp	ip, r0
 800a7b0:	d306      	bcc.n	800a7c0 <_strtol_l.constprop.0+0x9c>
 800a7b2:	d102      	bne.n	800a7ba <_strtol_l.constprop.0+0x96>
 800a7b4:	9c04      	ldr	r4, [sp, #16]
 800a7b6:	429c      	cmp	r4, r3
 800a7b8:	db02      	blt.n	800a7c0 <_strtol_l.constprop.0+0x9c>
 800a7ba:	2201      	movs	r2, #1
 800a7bc:	4370      	muls	r0, r6
 800a7be:	1818      	adds	r0, r3, r0
 800a7c0:	782c      	ldrb	r4, [r5, #0]
 800a7c2:	3501      	adds	r5, #1
 800a7c4:	e7e6      	b.n	800a794 <_strtol_l.constprop.0+0x70>
 800a7c6:	f7fd fce5 	bl	8008194 <__errno>
 800a7ca:	2316      	movs	r3, #22
 800a7cc:	6003      	str	r3, [r0, #0]
 800a7ce:	2000      	movs	r0, #0
 800a7d0:	b007      	add	sp, #28
 800a7d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7d4:	2c2b      	cmp	r4, #43	; 0x2b
 800a7d6:	d1c2      	bne.n	800a75e <_strtol_l.constprop.0+0x3a>
 800a7d8:	781c      	ldrb	r4, [r3, #0]
 800a7da:	1c95      	adds	r5, r2, #2
 800a7dc:	e7bf      	b.n	800a75e <_strtol_l.constprop.0+0x3a>
 800a7de:	0023      	movs	r3, r4
 800a7e0:	3b61      	subs	r3, #97	; 0x61
 800a7e2:	2b19      	cmp	r3, #25
 800a7e4:	d9dd      	bls.n	800a7a2 <_strtol_l.constprop.0+0x7e>
 800a7e6:	1c53      	adds	r3, r2, #1
 800a7e8:	d109      	bne.n	800a7fe <_strtol_l.constprop.0+0xda>
 800a7ea:	2322      	movs	r3, #34	; 0x22
 800a7ec:	9a05      	ldr	r2, [sp, #20]
 800a7ee:	9803      	ldr	r0, [sp, #12]
 800a7f0:	6013      	str	r3, [r2, #0]
 800a7f2:	9b02      	ldr	r3, [sp, #8]
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d0eb      	beq.n	800a7d0 <_strtol_l.constprop.0+0xac>
 800a7f8:	1e6b      	subs	r3, r5, #1
 800a7fa:	9301      	str	r3, [sp, #4]
 800a7fc:	e007      	b.n	800a80e <_strtol_l.constprop.0+0xea>
 800a7fe:	2f00      	cmp	r7, #0
 800a800:	d000      	beq.n	800a804 <_strtol_l.constprop.0+0xe0>
 800a802:	4240      	negs	r0, r0
 800a804:	9b02      	ldr	r3, [sp, #8]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d0e2      	beq.n	800a7d0 <_strtol_l.constprop.0+0xac>
 800a80a:	2a00      	cmp	r2, #0
 800a80c:	d1f4      	bne.n	800a7f8 <_strtol_l.constprop.0+0xd4>
 800a80e:	9b02      	ldr	r3, [sp, #8]
 800a810:	9a01      	ldr	r2, [sp, #4]
 800a812:	601a      	str	r2, [r3, #0]
 800a814:	e7dc      	b.n	800a7d0 <_strtol_l.constprop.0+0xac>
 800a816:	2430      	movs	r4, #48	; 0x30
 800a818:	2e00      	cmp	r6, #0
 800a81a:	d1ae      	bne.n	800a77a <_strtol_l.constprop.0+0x56>
 800a81c:	3608      	adds	r6, #8
 800a81e:	e7ac      	b.n	800a77a <_strtol_l.constprop.0+0x56>
 800a820:	2c30      	cmp	r4, #48	; 0x30
 800a822:	d0a2      	beq.n	800a76a <_strtol_l.constprop.0+0x46>
 800a824:	260a      	movs	r6, #10
 800a826:	e7a8      	b.n	800a77a <_strtol_l.constprop.0+0x56>
 800a828:	0800be99 	.word	0x0800be99
 800a82c:	7fffffff 	.word	0x7fffffff

0800a830 <_strtol_r>:
 800a830:	b510      	push	{r4, lr}
 800a832:	f7ff ff77 	bl	800a724 <_strtol_l.constprop.0>
 800a836:	bd10      	pop	{r4, pc}

0800a838 <__ssputs_r>:
 800a838:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a83a:	b085      	sub	sp, #20
 800a83c:	9301      	str	r3, [sp, #4]
 800a83e:	9203      	str	r2, [sp, #12]
 800a840:	688e      	ldr	r6, [r1, #8]
 800a842:	9a01      	ldr	r2, [sp, #4]
 800a844:	0007      	movs	r7, r0
 800a846:	000c      	movs	r4, r1
 800a848:	680b      	ldr	r3, [r1, #0]
 800a84a:	4296      	cmp	r6, r2
 800a84c:	d831      	bhi.n	800a8b2 <__ssputs_r+0x7a>
 800a84e:	898a      	ldrh	r2, [r1, #12]
 800a850:	2190      	movs	r1, #144	; 0x90
 800a852:	00c9      	lsls	r1, r1, #3
 800a854:	420a      	tst	r2, r1
 800a856:	d029      	beq.n	800a8ac <__ssputs_r+0x74>
 800a858:	2003      	movs	r0, #3
 800a85a:	6921      	ldr	r1, [r4, #16]
 800a85c:	1a5b      	subs	r3, r3, r1
 800a85e:	9302      	str	r3, [sp, #8]
 800a860:	6963      	ldr	r3, [r4, #20]
 800a862:	4343      	muls	r3, r0
 800a864:	0fdd      	lsrs	r5, r3, #31
 800a866:	18ed      	adds	r5, r5, r3
 800a868:	9b01      	ldr	r3, [sp, #4]
 800a86a:	9802      	ldr	r0, [sp, #8]
 800a86c:	3301      	adds	r3, #1
 800a86e:	181b      	adds	r3, r3, r0
 800a870:	106d      	asrs	r5, r5, #1
 800a872:	42ab      	cmp	r3, r5
 800a874:	d900      	bls.n	800a878 <__ssputs_r+0x40>
 800a876:	001d      	movs	r5, r3
 800a878:	0552      	lsls	r2, r2, #21
 800a87a:	d529      	bpl.n	800a8d0 <__ssputs_r+0x98>
 800a87c:	0029      	movs	r1, r5
 800a87e:	0038      	movs	r0, r7
 800a880:	f7fe fbd8 	bl	8009034 <_malloc_r>
 800a884:	1e06      	subs	r6, r0, #0
 800a886:	d02d      	beq.n	800a8e4 <__ssputs_r+0xac>
 800a888:	9a02      	ldr	r2, [sp, #8]
 800a88a:	6921      	ldr	r1, [r4, #16]
 800a88c:	f000 fa22 	bl	800acd4 <memcpy>
 800a890:	89a2      	ldrh	r2, [r4, #12]
 800a892:	4b19      	ldr	r3, [pc, #100]	; (800a8f8 <__ssputs_r+0xc0>)
 800a894:	401a      	ands	r2, r3
 800a896:	2380      	movs	r3, #128	; 0x80
 800a898:	4313      	orrs	r3, r2
 800a89a:	81a3      	strh	r3, [r4, #12]
 800a89c:	9b02      	ldr	r3, [sp, #8]
 800a89e:	6126      	str	r6, [r4, #16]
 800a8a0:	18f6      	adds	r6, r6, r3
 800a8a2:	6026      	str	r6, [r4, #0]
 800a8a4:	6165      	str	r5, [r4, #20]
 800a8a6:	9e01      	ldr	r6, [sp, #4]
 800a8a8:	1aed      	subs	r5, r5, r3
 800a8aa:	60a5      	str	r5, [r4, #8]
 800a8ac:	9b01      	ldr	r3, [sp, #4]
 800a8ae:	429e      	cmp	r6, r3
 800a8b0:	d900      	bls.n	800a8b4 <__ssputs_r+0x7c>
 800a8b2:	9e01      	ldr	r6, [sp, #4]
 800a8b4:	0032      	movs	r2, r6
 800a8b6:	9903      	ldr	r1, [sp, #12]
 800a8b8:	6820      	ldr	r0, [r4, #0]
 800a8ba:	f000 f9d4 	bl	800ac66 <memmove>
 800a8be:	2000      	movs	r0, #0
 800a8c0:	68a3      	ldr	r3, [r4, #8]
 800a8c2:	1b9b      	subs	r3, r3, r6
 800a8c4:	60a3      	str	r3, [r4, #8]
 800a8c6:	6823      	ldr	r3, [r4, #0]
 800a8c8:	199b      	adds	r3, r3, r6
 800a8ca:	6023      	str	r3, [r4, #0]
 800a8cc:	b005      	add	sp, #20
 800a8ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8d0:	002a      	movs	r2, r5
 800a8d2:	0038      	movs	r0, r7
 800a8d4:	f000 fdc8 	bl	800b468 <_realloc_r>
 800a8d8:	1e06      	subs	r6, r0, #0
 800a8da:	d1df      	bne.n	800a89c <__ssputs_r+0x64>
 800a8dc:	0038      	movs	r0, r7
 800a8de:	6921      	ldr	r1, [r4, #16]
 800a8e0:	f7fe fb32 	bl	8008f48 <_free_r>
 800a8e4:	230c      	movs	r3, #12
 800a8e6:	2001      	movs	r0, #1
 800a8e8:	603b      	str	r3, [r7, #0]
 800a8ea:	89a2      	ldrh	r2, [r4, #12]
 800a8ec:	3334      	adds	r3, #52	; 0x34
 800a8ee:	4313      	orrs	r3, r2
 800a8f0:	81a3      	strh	r3, [r4, #12]
 800a8f2:	4240      	negs	r0, r0
 800a8f4:	e7ea      	b.n	800a8cc <__ssputs_r+0x94>
 800a8f6:	46c0      	nop			; (mov r8, r8)
 800a8f8:	fffffb7f 	.word	0xfffffb7f

0800a8fc <_svfiprintf_r>:
 800a8fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a8fe:	b0a1      	sub	sp, #132	; 0x84
 800a900:	9003      	str	r0, [sp, #12]
 800a902:	001d      	movs	r5, r3
 800a904:	898b      	ldrh	r3, [r1, #12]
 800a906:	000f      	movs	r7, r1
 800a908:	0016      	movs	r6, r2
 800a90a:	061b      	lsls	r3, r3, #24
 800a90c:	d511      	bpl.n	800a932 <_svfiprintf_r+0x36>
 800a90e:	690b      	ldr	r3, [r1, #16]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d10e      	bne.n	800a932 <_svfiprintf_r+0x36>
 800a914:	2140      	movs	r1, #64	; 0x40
 800a916:	f7fe fb8d 	bl	8009034 <_malloc_r>
 800a91a:	6038      	str	r0, [r7, #0]
 800a91c:	6138      	str	r0, [r7, #16]
 800a91e:	2800      	cmp	r0, #0
 800a920:	d105      	bne.n	800a92e <_svfiprintf_r+0x32>
 800a922:	230c      	movs	r3, #12
 800a924:	9a03      	ldr	r2, [sp, #12]
 800a926:	3801      	subs	r0, #1
 800a928:	6013      	str	r3, [r2, #0]
 800a92a:	b021      	add	sp, #132	; 0x84
 800a92c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a92e:	2340      	movs	r3, #64	; 0x40
 800a930:	617b      	str	r3, [r7, #20]
 800a932:	2300      	movs	r3, #0
 800a934:	ac08      	add	r4, sp, #32
 800a936:	6163      	str	r3, [r4, #20]
 800a938:	3320      	adds	r3, #32
 800a93a:	7663      	strb	r3, [r4, #25]
 800a93c:	3310      	adds	r3, #16
 800a93e:	76a3      	strb	r3, [r4, #26]
 800a940:	9507      	str	r5, [sp, #28]
 800a942:	0035      	movs	r5, r6
 800a944:	782b      	ldrb	r3, [r5, #0]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d001      	beq.n	800a94e <_svfiprintf_r+0x52>
 800a94a:	2b25      	cmp	r3, #37	; 0x25
 800a94c:	d148      	bne.n	800a9e0 <_svfiprintf_r+0xe4>
 800a94e:	1bab      	subs	r3, r5, r6
 800a950:	9305      	str	r3, [sp, #20]
 800a952:	42b5      	cmp	r5, r6
 800a954:	d00b      	beq.n	800a96e <_svfiprintf_r+0x72>
 800a956:	0032      	movs	r2, r6
 800a958:	0039      	movs	r1, r7
 800a95a:	9803      	ldr	r0, [sp, #12]
 800a95c:	f7ff ff6c 	bl	800a838 <__ssputs_r>
 800a960:	3001      	adds	r0, #1
 800a962:	d100      	bne.n	800a966 <_svfiprintf_r+0x6a>
 800a964:	e0af      	b.n	800aac6 <_svfiprintf_r+0x1ca>
 800a966:	6963      	ldr	r3, [r4, #20]
 800a968:	9a05      	ldr	r2, [sp, #20]
 800a96a:	189b      	adds	r3, r3, r2
 800a96c:	6163      	str	r3, [r4, #20]
 800a96e:	782b      	ldrb	r3, [r5, #0]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d100      	bne.n	800a976 <_svfiprintf_r+0x7a>
 800a974:	e0a7      	b.n	800aac6 <_svfiprintf_r+0x1ca>
 800a976:	2201      	movs	r2, #1
 800a978:	2300      	movs	r3, #0
 800a97a:	4252      	negs	r2, r2
 800a97c:	6062      	str	r2, [r4, #4]
 800a97e:	a904      	add	r1, sp, #16
 800a980:	3254      	adds	r2, #84	; 0x54
 800a982:	1852      	adds	r2, r2, r1
 800a984:	1c6e      	adds	r6, r5, #1
 800a986:	6023      	str	r3, [r4, #0]
 800a988:	60e3      	str	r3, [r4, #12]
 800a98a:	60a3      	str	r3, [r4, #8]
 800a98c:	7013      	strb	r3, [r2, #0]
 800a98e:	65a3      	str	r3, [r4, #88]	; 0x58
 800a990:	4b55      	ldr	r3, [pc, #340]	; (800aae8 <_svfiprintf_r+0x1ec>)
 800a992:	2205      	movs	r2, #5
 800a994:	0018      	movs	r0, r3
 800a996:	7831      	ldrb	r1, [r6, #0]
 800a998:	9305      	str	r3, [sp, #20]
 800a99a:	f7fd fc28 	bl	80081ee <memchr>
 800a99e:	1c75      	adds	r5, r6, #1
 800a9a0:	2800      	cmp	r0, #0
 800a9a2:	d11f      	bne.n	800a9e4 <_svfiprintf_r+0xe8>
 800a9a4:	6822      	ldr	r2, [r4, #0]
 800a9a6:	06d3      	lsls	r3, r2, #27
 800a9a8:	d504      	bpl.n	800a9b4 <_svfiprintf_r+0xb8>
 800a9aa:	2353      	movs	r3, #83	; 0x53
 800a9ac:	a904      	add	r1, sp, #16
 800a9ae:	185b      	adds	r3, r3, r1
 800a9b0:	2120      	movs	r1, #32
 800a9b2:	7019      	strb	r1, [r3, #0]
 800a9b4:	0713      	lsls	r3, r2, #28
 800a9b6:	d504      	bpl.n	800a9c2 <_svfiprintf_r+0xc6>
 800a9b8:	2353      	movs	r3, #83	; 0x53
 800a9ba:	a904      	add	r1, sp, #16
 800a9bc:	185b      	adds	r3, r3, r1
 800a9be:	212b      	movs	r1, #43	; 0x2b
 800a9c0:	7019      	strb	r1, [r3, #0]
 800a9c2:	7833      	ldrb	r3, [r6, #0]
 800a9c4:	2b2a      	cmp	r3, #42	; 0x2a
 800a9c6:	d016      	beq.n	800a9f6 <_svfiprintf_r+0xfa>
 800a9c8:	0035      	movs	r5, r6
 800a9ca:	2100      	movs	r1, #0
 800a9cc:	200a      	movs	r0, #10
 800a9ce:	68e3      	ldr	r3, [r4, #12]
 800a9d0:	782a      	ldrb	r2, [r5, #0]
 800a9d2:	1c6e      	adds	r6, r5, #1
 800a9d4:	3a30      	subs	r2, #48	; 0x30
 800a9d6:	2a09      	cmp	r2, #9
 800a9d8:	d94e      	bls.n	800aa78 <_svfiprintf_r+0x17c>
 800a9da:	2900      	cmp	r1, #0
 800a9dc:	d111      	bne.n	800aa02 <_svfiprintf_r+0x106>
 800a9de:	e017      	b.n	800aa10 <_svfiprintf_r+0x114>
 800a9e0:	3501      	adds	r5, #1
 800a9e2:	e7af      	b.n	800a944 <_svfiprintf_r+0x48>
 800a9e4:	9b05      	ldr	r3, [sp, #20]
 800a9e6:	6822      	ldr	r2, [r4, #0]
 800a9e8:	1ac0      	subs	r0, r0, r3
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	4083      	lsls	r3, r0
 800a9ee:	4313      	orrs	r3, r2
 800a9f0:	002e      	movs	r6, r5
 800a9f2:	6023      	str	r3, [r4, #0]
 800a9f4:	e7cc      	b.n	800a990 <_svfiprintf_r+0x94>
 800a9f6:	9b07      	ldr	r3, [sp, #28]
 800a9f8:	1d19      	adds	r1, r3, #4
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	9107      	str	r1, [sp, #28]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	db01      	blt.n	800aa06 <_svfiprintf_r+0x10a>
 800aa02:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa04:	e004      	b.n	800aa10 <_svfiprintf_r+0x114>
 800aa06:	425b      	negs	r3, r3
 800aa08:	60e3      	str	r3, [r4, #12]
 800aa0a:	2302      	movs	r3, #2
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	6023      	str	r3, [r4, #0]
 800aa10:	782b      	ldrb	r3, [r5, #0]
 800aa12:	2b2e      	cmp	r3, #46	; 0x2e
 800aa14:	d10a      	bne.n	800aa2c <_svfiprintf_r+0x130>
 800aa16:	786b      	ldrb	r3, [r5, #1]
 800aa18:	2b2a      	cmp	r3, #42	; 0x2a
 800aa1a:	d135      	bne.n	800aa88 <_svfiprintf_r+0x18c>
 800aa1c:	9b07      	ldr	r3, [sp, #28]
 800aa1e:	3502      	adds	r5, #2
 800aa20:	1d1a      	adds	r2, r3, #4
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	9207      	str	r2, [sp, #28]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	db2b      	blt.n	800aa82 <_svfiprintf_r+0x186>
 800aa2a:	9309      	str	r3, [sp, #36]	; 0x24
 800aa2c:	4e2f      	ldr	r6, [pc, #188]	; (800aaec <_svfiprintf_r+0x1f0>)
 800aa2e:	2203      	movs	r2, #3
 800aa30:	0030      	movs	r0, r6
 800aa32:	7829      	ldrb	r1, [r5, #0]
 800aa34:	f7fd fbdb 	bl	80081ee <memchr>
 800aa38:	2800      	cmp	r0, #0
 800aa3a:	d006      	beq.n	800aa4a <_svfiprintf_r+0x14e>
 800aa3c:	2340      	movs	r3, #64	; 0x40
 800aa3e:	1b80      	subs	r0, r0, r6
 800aa40:	4083      	lsls	r3, r0
 800aa42:	6822      	ldr	r2, [r4, #0]
 800aa44:	3501      	adds	r5, #1
 800aa46:	4313      	orrs	r3, r2
 800aa48:	6023      	str	r3, [r4, #0]
 800aa4a:	7829      	ldrb	r1, [r5, #0]
 800aa4c:	2206      	movs	r2, #6
 800aa4e:	4828      	ldr	r0, [pc, #160]	; (800aaf0 <_svfiprintf_r+0x1f4>)
 800aa50:	1c6e      	adds	r6, r5, #1
 800aa52:	7621      	strb	r1, [r4, #24]
 800aa54:	f7fd fbcb 	bl	80081ee <memchr>
 800aa58:	2800      	cmp	r0, #0
 800aa5a:	d03c      	beq.n	800aad6 <_svfiprintf_r+0x1da>
 800aa5c:	4b25      	ldr	r3, [pc, #148]	; (800aaf4 <_svfiprintf_r+0x1f8>)
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d125      	bne.n	800aaae <_svfiprintf_r+0x1b2>
 800aa62:	2207      	movs	r2, #7
 800aa64:	9b07      	ldr	r3, [sp, #28]
 800aa66:	3307      	adds	r3, #7
 800aa68:	4393      	bics	r3, r2
 800aa6a:	3308      	adds	r3, #8
 800aa6c:	9307      	str	r3, [sp, #28]
 800aa6e:	6963      	ldr	r3, [r4, #20]
 800aa70:	9a04      	ldr	r2, [sp, #16]
 800aa72:	189b      	adds	r3, r3, r2
 800aa74:	6163      	str	r3, [r4, #20]
 800aa76:	e764      	b.n	800a942 <_svfiprintf_r+0x46>
 800aa78:	4343      	muls	r3, r0
 800aa7a:	0035      	movs	r5, r6
 800aa7c:	2101      	movs	r1, #1
 800aa7e:	189b      	adds	r3, r3, r2
 800aa80:	e7a6      	b.n	800a9d0 <_svfiprintf_r+0xd4>
 800aa82:	2301      	movs	r3, #1
 800aa84:	425b      	negs	r3, r3
 800aa86:	e7d0      	b.n	800aa2a <_svfiprintf_r+0x12e>
 800aa88:	2300      	movs	r3, #0
 800aa8a:	200a      	movs	r0, #10
 800aa8c:	001a      	movs	r2, r3
 800aa8e:	3501      	adds	r5, #1
 800aa90:	6063      	str	r3, [r4, #4]
 800aa92:	7829      	ldrb	r1, [r5, #0]
 800aa94:	1c6e      	adds	r6, r5, #1
 800aa96:	3930      	subs	r1, #48	; 0x30
 800aa98:	2909      	cmp	r1, #9
 800aa9a:	d903      	bls.n	800aaa4 <_svfiprintf_r+0x1a8>
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d0c5      	beq.n	800aa2c <_svfiprintf_r+0x130>
 800aaa0:	9209      	str	r2, [sp, #36]	; 0x24
 800aaa2:	e7c3      	b.n	800aa2c <_svfiprintf_r+0x130>
 800aaa4:	4342      	muls	r2, r0
 800aaa6:	0035      	movs	r5, r6
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	1852      	adds	r2, r2, r1
 800aaac:	e7f1      	b.n	800aa92 <_svfiprintf_r+0x196>
 800aaae:	aa07      	add	r2, sp, #28
 800aab0:	9200      	str	r2, [sp, #0]
 800aab2:	0021      	movs	r1, r4
 800aab4:	003a      	movs	r2, r7
 800aab6:	4b10      	ldr	r3, [pc, #64]	; (800aaf8 <_svfiprintf_r+0x1fc>)
 800aab8:	9803      	ldr	r0, [sp, #12]
 800aaba:	f7fc fc03 	bl	80072c4 <_printf_float>
 800aabe:	9004      	str	r0, [sp, #16]
 800aac0:	9b04      	ldr	r3, [sp, #16]
 800aac2:	3301      	adds	r3, #1
 800aac4:	d1d3      	bne.n	800aa6e <_svfiprintf_r+0x172>
 800aac6:	89bb      	ldrh	r3, [r7, #12]
 800aac8:	980d      	ldr	r0, [sp, #52]	; 0x34
 800aaca:	065b      	lsls	r3, r3, #25
 800aacc:	d400      	bmi.n	800aad0 <_svfiprintf_r+0x1d4>
 800aace:	e72c      	b.n	800a92a <_svfiprintf_r+0x2e>
 800aad0:	2001      	movs	r0, #1
 800aad2:	4240      	negs	r0, r0
 800aad4:	e729      	b.n	800a92a <_svfiprintf_r+0x2e>
 800aad6:	aa07      	add	r2, sp, #28
 800aad8:	9200      	str	r2, [sp, #0]
 800aada:	0021      	movs	r1, r4
 800aadc:	003a      	movs	r2, r7
 800aade:	4b06      	ldr	r3, [pc, #24]	; (800aaf8 <_svfiprintf_r+0x1fc>)
 800aae0:	9803      	ldr	r0, [sp, #12]
 800aae2:	f7fc feb5 	bl	8007850 <_printf_i>
 800aae6:	e7ea      	b.n	800aabe <_svfiprintf_r+0x1c2>
 800aae8:	0800bf99 	.word	0x0800bf99
 800aaec:	0800bf9f 	.word	0x0800bf9f
 800aaf0:	0800bfa3 	.word	0x0800bfa3
 800aaf4:	080072c5 	.word	0x080072c5
 800aaf8:	0800a839 	.word	0x0800a839

0800aafc <__sflush_r>:
 800aafc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aafe:	898b      	ldrh	r3, [r1, #12]
 800ab00:	0005      	movs	r5, r0
 800ab02:	000c      	movs	r4, r1
 800ab04:	071a      	lsls	r2, r3, #28
 800ab06:	d45c      	bmi.n	800abc2 <__sflush_r+0xc6>
 800ab08:	684a      	ldr	r2, [r1, #4]
 800ab0a:	2a00      	cmp	r2, #0
 800ab0c:	dc04      	bgt.n	800ab18 <__sflush_r+0x1c>
 800ab0e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800ab10:	2a00      	cmp	r2, #0
 800ab12:	dc01      	bgt.n	800ab18 <__sflush_r+0x1c>
 800ab14:	2000      	movs	r0, #0
 800ab16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ab18:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ab1a:	2f00      	cmp	r7, #0
 800ab1c:	d0fa      	beq.n	800ab14 <__sflush_r+0x18>
 800ab1e:	2200      	movs	r2, #0
 800ab20:	2080      	movs	r0, #128	; 0x80
 800ab22:	682e      	ldr	r6, [r5, #0]
 800ab24:	602a      	str	r2, [r5, #0]
 800ab26:	001a      	movs	r2, r3
 800ab28:	0140      	lsls	r0, r0, #5
 800ab2a:	6a21      	ldr	r1, [r4, #32]
 800ab2c:	4002      	ands	r2, r0
 800ab2e:	4203      	tst	r3, r0
 800ab30:	d034      	beq.n	800ab9c <__sflush_r+0xa0>
 800ab32:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ab34:	89a3      	ldrh	r3, [r4, #12]
 800ab36:	075b      	lsls	r3, r3, #29
 800ab38:	d506      	bpl.n	800ab48 <__sflush_r+0x4c>
 800ab3a:	6863      	ldr	r3, [r4, #4]
 800ab3c:	1ac0      	subs	r0, r0, r3
 800ab3e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d001      	beq.n	800ab48 <__sflush_r+0x4c>
 800ab44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ab46:	1ac0      	subs	r0, r0, r3
 800ab48:	0002      	movs	r2, r0
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	0028      	movs	r0, r5
 800ab4e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800ab50:	6a21      	ldr	r1, [r4, #32]
 800ab52:	47b8      	blx	r7
 800ab54:	89a2      	ldrh	r2, [r4, #12]
 800ab56:	1c43      	adds	r3, r0, #1
 800ab58:	d106      	bne.n	800ab68 <__sflush_r+0x6c>
 800ab5a:	6829      	ldr	r1, [r5, #0]
 800ab5c:	291d      	cmp	r1, #29
 800ab5e:	d82c      	bhi.n	800abba <__sflush_r+0xbe>
 800ab60:	4b2a      	ldr	r3, [pc, #168]	; (800ac0c <__sflush_r+0x110>)
 800ab62:	410b      	asrs	r3, r1
 800ab64:	07db      	lsls	r3, r3, #31
 800ab66:	d428      	bmi.n	800abba <__sflush_r+0xbe>
 800ab68:	2300      	movs	r3, #0
 800ab6a:	6063      	str	r3, [r4, #4]
 800ab6c:	6923      	ldr	r3, [r4, #16]
 800ab6e:	6023      	str	r3, [r4, #0]
 800ab70:	04d2      	lsls	r2, r2, #19
 800ab72:	d505      	bpl.n	800ab80 <__sflush_r+0x84>
 800ab74:	1c43      	adds	r3, r0, #1
 800ab76:	d102      	bne.n	800ab7e <__sflush_r+0x82>
 800ab78:	682b      	ldr	r3, [r5, #0]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d100      	bne.n	800ab80 <__sflush_r+0x84>
 800ab7e:	6560      	str	r0, [r4, #84]	; 0x54
 800ab80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab82:	602e      	str	r6, [r5, #0]
 800ab84:	2900      	cmp	r1, #0
 800ab86:	d0c5      	beq.n	800ab14 <__sflush_r+0x18>
 800ab88:	0023      	movs	r3, r4
 800ab8a:	3344      	adds	r3, #68	; 0x44
 800ab8c:	4299      	cmp	r1, r3
 800ab8e:	d002      	beq.n	800ab96 <__sflush_r+0x9a>
 800ab90:	0028      	movs	r0, r5
 800ab92:	f7fe f9d9 	bl	8008f48 <_free_r>
 800ab96:	2000      	movs	r0, #0
 800ab98:	6360      	str	r0, [r4, #52]	; 0x34
 800ab9a:	e7bc      	b.n	800ab16 <__sflush_r+0x1a>
 800ab9c:	2301      	movs	r3, #1
 800ab9e:	0028      	movs	r0, r5
 800aba0:	47b8      	blx	r7
 800aba2:	1c43      	adds	r3, r0, #1
 800aba4:	d1c6      	bne.n	800ab34 <__sflush_r+0x38>
 800aba6:	682b      	ldr	r3, [r5, #0]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d0c3      	beq.n	800ab34 <__sflush_r+0x38>
 800abac:	2b1d      	cmp	r3, #29
 800abae:	d001      	beq.n	800abb4 <__sflush_r+0xb8>
 800abb0:	2b16      	cmp	r3, #22
 800abb2:	d101      	bne.n	800abb8 <__sflush_r+0xbc>
 800abb4:	602e      	str	r6, [r5, #0]
 800abb6:	e7ad      	b.n	800ab14 <__sflush_r+0x18>
 800abb8:	89a2      	ldrh	r2, [r4, #12]
 800abba:	2340      	movs	r3, #64	; 0x40
 800abbc:	4313      	orrs	r3, r2
 800abbe:	81a3      	strh	r3, [r4, #12]
 800abc0:	e7a9      	b.n	800ab16 <__sflush_r+0x1a>
 800abc2:	690e      	ldr	r6, [r1, #16]
 800abc4:	2e00      	cmp	r6, #0
 800abc6:	d0a5      	beq.n	800ab14 <__sflush_r+0x18>
 800abc8:	680f      	ldr	r7, [r1, #0]
 800abca:	600e      	str	r6, [r1, #0]
 800abcc:	1bba      	subs	r2, r7, r6
 800abce:	9201      	str	r2, [sp, #4]
 800abd0:	2200      	movs	r2, #0
 800abd2:	079b      	lsls	r3, r3, #30
 800abd4:	d100      	bne.n	800abd8 <__sflush_r+0xdc>
 800abd6:	694a      	ldr	r2, [r1, #20]
 800abd8:	60a2      	str	r2, [r4, #8]
 800abda:	9b01      	ldr	r3, [sp, #4]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	dd99      	ble.n	800ab14 <__sflush_r+0x18>
 800abe0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800abe2:	0032      	movs	r2, r6
 800abe4:	001f      	movs	r7, r3
 800abe6:	0028      	movs	r0, r5
 800abe8:	9b01      	ldr	r3, [sp, #4]
 800abea:	6a21      	ldr	r1, [r4, #32]
 800abec:	47b8      	blx	r7
 800abee:	2800      	cmp	r0, #0
 800abf0:	dc06      	bgt.n	800ac00 <__sflush_r+0x104>
 800abf2:	2340      	movs	r3, #64	; 0x40
 800abf4:	2001      	movs	r0, #1
 800abf6:	89a2      	ldrh	r2, [r4, #12]
 800abf8:	4240      	negs	r0, r0
 800abfa:	4313      	orrs	r3, r2
 800abfc:	81a3      	strh	r3, [r4, #12]
 800abfe:	e78a      	b.n	800ab16 <__sflush_r+0x1a>
 800ac00:	9b01      	ldr	r3, [sp, #4]
 800ac02:	1836      	adds	r6, r6, r0
 800ac04:	1a1b      	subs	r3, r3, r0
 800ac06:	9301      	str	r3, [sp, #4]
 800ac08:	e7e7      	b.n	800abda <__sflush_r+0xde>
 800ac0a:	46c0      	nop			; (mov r8, r8)
 800ac0c:	dfbffffe 	.word	0xdfbffffe

0800ac10 <_fflush_r>:
 800ac10:	690b      	ldr	r3, [r1, #16]
 800ac12:	b570      	push	{r4, r5, r6, lr}
 800ac14:	0005      	movs	r5, r0
 800ac16:	000c      	movs	r4, r1
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d102      	bne.n	800ac22 <_fflush_r+0x12>
 800ac1c:	2500      	movs	r5, #0
 800ac1e:	0028      	movs	r0, r5
 800ac20:	bd70      	pop	{r4, r5, r6, pc}
 800ac22:	2800      	cmp	r0, #0
 800ac24:	d004      	beq.n	800ac30 <_fflush_r+0x20>
 800ac26:	6a03      	ldr	r3, [r0, #32]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d101      	bne.n	800ac30 <_fflush_r+0x20>
 800ac2c:	f7fd f9b8 	bl	8007fa0 <__sinit>
 800ac30:	220c      	movs	r2, #12
 800ac32:	5ea3      	ldrsh	r3, [r4, r2]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d0f1      	beq.n	800ac1c <_fflush_r+0xc>
 800ac38:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ac3a:	07d2      	lsls	r2, r2, #31
 800ac3c:	d404      	bmi.n	800ac48 <_fflush_r+0x38>
 800ac3e:	059b      	lsls	r3, r3, #22
 800ac40:	d402      	bmi.n	800ac48 <_fflush_r+0x38>
 800ac42:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac44:	f7fd fad1 	bl	80081ea <__retarget_lock_acquire_recursive>
 800ac48:	0028      	movs	r0, r5
 800ac4a:	0021      	movs	r1, r4
 800ac4c:	f7ff ff56 	bl	800aafc <__sflush_r>
 800ac50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac52:	0005      	movs	r5, r0
 800ac54:	07db      	lsls	r3, r3, #31
 800ac56:	d4e2      	bmi.n	800ac1e <_fflush_r+0xe>
 800ac58:	89a3      	ldrh	r3, [r4, #12]
 800ac5a:	059b      	lsls	r3, r3, #22
 800ac5c:	d4df      	bmi.n	800ac1e <_fflush_r+0xe>
 800ac5e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac60:	f7fd fac4 	bl	80081ec <__retarget_lock_release_recursive>
 800ac64:	e7db      	b.n	800ac1e <_fflush_r+0xe>

0800ac66 <memmove>:
 800ac66:	b510      	push	{r4, lr}
 800ac68:	4288      	cmp	r0, r1
 800ac6a:	d902      	bls.n	800ac72 <memmove+0xc>
 800ac6c:	188b      	adds	r3, r1, r2
 800ac6e:	4298      	cmp	r0, r3
 800ac70:	d303      	bcc.n	800ac7a <memmove+0x14>
 800ac72:	2300      	movs	r3, #0
 800ac74:	e007      	b.n	800ac86 <memmove+0x20>
 800ac76:	5c8b      	ldrb	r3, [r1, r2]
 800ac78:	5483      	strb	r3, [r0, r2]
 800ac7a:	3a01      	subs	r2, #1
 800ac7c:	d2fb      	bcs.n	800ac76 <memmove+0x10>
 800ac7e:	bd10      	pop	{r4, pc}
 800ac80:	5ccc      	ldrb	r4, [r1, r3]
 800ac82:	54c4      	strb	r4, [r0, r3]
 800ac84:	3301      	adds	r3, #1
 800ac86:	429a      	cmp	r2, r3
 800ac88:	d1fa      	bne.n	800ac80 <memmove+0x1a>
 800ac8a:	e7f8      	b.n	800ac7e <memmove+0x18>

0800ac8c <strncmp>:
 800ac8c:	b530      	push	{r4, r5, lr}
 800ac8e:	0005      	movs	r5, r0
 800ac90:	1e10      	subs	r0, r2, #0
 800ac92:	d00b      	beq.n	800acac <strncmp+0x20>
 800ac94:	2400      	movs	r4, #0
 800ac96:	3a01      	subs	r2, #1
 800ac98:	5d2b      	ldrb	r3, [r5, r4]
 800ac9a:	5d08      	ldrb	r0, [r1, r4]
 800ac9c:	4283      	cmp	r3, r0
 800ac9e:	d104      	bne.n	800acaa <strncmp+0x1e>
 800aca0:	42a2      	cmp	r2, r4
 800aca2:	d002      	beq.n	800acaa <strncmp+0x1e>
 800aca4:	3401      	adds	r4, #1
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1f6      	bne.n	800ac98 <strncmp+0xc>
 800acaa:	1a18      	subs	r0, r3, r0
 800acac:	bd30      	pop	{r4, r5, pc}
	...

0800acb0 <_sbrk_r>:
 800acb0:	2300      	movs	r3, #0
 800acb2:	b570      	push	{r4, r5, r6, lr}
 800acb4:	4d06      	ldr	r5, [pc, #24]	; (800acd0 <_sbrk_r+0x20>)
 800acb6:	0004      	movs	r4, r0
 800acb8:	0008      	movs	r0, r1
 800acba:	602b      	str	r3, [r5, #0]
 800acbc:	f7f9 fee2 	bl	8004a84 <_sbrk>
 800acc0:	1c43      	adds	r3, r0, #1
 800acc2:	d103      	bne.n	800accc <_sbrk_r+0x1c>
 800acc4:	682b      	ldr	r3, [r5, #0]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d000      	beq.n	800accc <_sbrk_r+0x1c>
 800acca:	6023      	str	r3, [r4, #0]
 800accc:	bd70      	pop	{r4, r5, r6, pc}
 800acce:	46c0      	nop			; (mov r8, r8)
 800acd0:	2000044c 	.word	0x2000044c

0800acd4 <memcpy>:
 800acd4:	2300      	movs	r3, #0
 800acd6:	b510      	push	{r4, lr}
 800acd8:	429a      	cmp	r2, r3
 800acda:	d100      	bne.n	800acde <memcpy+0xa>
 800acdc:	bd10      	pop	{r4, pc}
 800acde:	5ccc      	ldrb	r4, [r1, r3]
 800ace0:	54c4      	strb	r4, [r0, r3]
 800ace2:	3301      	adds	r3, #1
 800ace4:	e7f8      	b.n	800acd8 <memcpy+0x4>
	...

0800ace8 <nan>:
 800ace8:	2000      	movs	r0, #0
 800acea:	4901      	ldr	r1, [pc, #4]	; (800acf0 <nan+0x8>)
 800acec:	4770      	bx	lr
 800acee:	46c0      	nop			; (mov r8, r8)
 800acf0:	7ff80000 	.word	0x7ff80000

0800acf4 <__assert_func>:
 800acf4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800acf6:	0014      	movs	r4, r2
 800acf8:	001a      	movs	r2, r3
 800acfa:	4b09      	ldr	r3, [pc, #36]	; (800ad20 <__assert_func+0x2c>)
 800acfc:	0005      	movs	r5, r0
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	000e      	movs	r6, r1
 800ad02:	68d8      	ldr	r0, [r3, #12]
 800ad04:	4b07      	ldr	r3, [pc, #28]	; (800ad24 <__assert_func+0x30>)
 800ad06:	2c00      	cmp	r4, #0
 800ad08:	d101      	bne.n	800ad0e <__assert_func+0x1a>
 800ad0a:	4b07      	ldr	r3, [pc, #28]	; (800ad28 <__assert_func+0x34>)
 800ad0c:	001c      	movs	r4, r3
 800ad0e:	4907      	ldr	r1, [pc, #28]	; (800ad2c <__assert_func+0x38>)
 800ad10:	9301      	str	r3, [sp, #4]
 800ad12:	9402      	str	r4, [sp, #8]
 800ad14:	002b      	movs	r3, r5
 800ad16:	9600      	str	r6, [sp, #0]
 800ad18:	f000 fbe2 	bl	800b4e0 <fiprintf>
 800ad1c:	f000 fbf0 	bl	800b500 <abort>
 800ad20:	20000064 	.word	0x20000064
 800ad24:	0800bfb2 	.word	0x0800bfb2
 800ad28:	0800bfed 	.word	0x0800bfed
 800ad2c:	0800bfbf 	.word	0x0800bfbf

0800ad30 <_calloc_r>:
 800ad30:	b570      	push	{r4, r5, r6, lr}
 800ad32:	0c0b      	lsrs	r3, r1, #16
 800ad34:	0c15      	lsrs	r5, r2, #16
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d11e      	bne.n	800ad78 <_calloc_r+0x48>
 800ad3a:	2d00      	cmp	r5, #0
 800ad3c:	d10c      	bne.n	800ad58 <_calloc_r+0x28>
 800ad3e:	b289      	uxth	r1, r1
 800ad40:	b294      	uxth	r4, r2
 800ad42:	434c      	muls	r4, r1
 800ad44:	0021      	movs	r1, r4
 800ad46:	f7fe f975 	bl	8009034 <_malloc_r>
 800ad4a:	1e05      	subs	r5, r0, #0
 800ad4c:	d01b      	beq.n	800ad86 <_calloc_r+0x56>
 800ad4e:	0022      	movs	r2, r4
 800ad50:	2100      	movs	r1, #0
 800ad52:	f7fd f9c5 	bl	80080e0 <memset>
 800ad56:	e016      	b.n	800ad86 <_calloc_r+0x56>
 800ad58:	1c2b      	adds	r3, r5, #0
 800ad5a:	1c0c      	adds	r4, r1, #0
 800ad5c:	b289      	uxth	r1, r1
 800ad5e:	b292      	uxth	r2, r2
 800ad60:	434a      	muls	r2, r1
 800ad62:	b2a1      	uxth	r1, r4
 800ad64:	b29c      	uxth	r4, r3
 800ad66:	434c      	muls	r4, r1
 800ad68:	0c13      	lsrs	r3, r2, #16
 800ad6a:	18e4      	adds	r4, r4, r3
 800ad6c:	0c23      	lsrs	r3, r4, #16
 800ad6e:	d107      	bne.n	800ad80 <_calloc_r+0x50>
 800ad70:	0424      	lsls	r4, r4, #16
 800ad72:	b292      	uxth	r2, r2
 800ad74:	4314      	orrs	r4, r2
 800ad76:	e7e5      	b.n	800ad44 <_calloc_r+0x14>
 800ad78:	2d00      	cmp	r5, #0
 800ad7a:	d101      	bne.n	800ad80 <_calloc_r+0x50>
 800ad7c:	1c14      	adds	r4, r2, #0
 800ad7e:	e7ed      	b.n	800ad5c <_calloc_r+0x2c>
 800ad80:	230c      	movs	r3, #12
 800ad82:	2500      	movs	r5, #0
 800ad84:	6003      	str	r3, [r0, #0]
 800ad86:	0028      	movs	r0, r5
 800ad88:	bd70      	pop	{r4, r5, r6, pc}

0800ad8a <rshift>:
 800ad8a:	0002      	movs	r2, r0
 800ad8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad8e:	6904      	ldr	r4, [r0, #16]
 800ad90:	114b      	asrs	r3, r1, #5
 800ad92:	b085      	sub	sp, #20
 800ad94:	3214      	adds	r2, #20
 800ad96:	9302      	str	r3, [sp, #8]
 800ad98:	114d      	asrs	r5, r1, #5
 800ad9a:	0013      	movs	r3, r2
 800ad9c:	42ac      	cmp	r4, r5
 800ad9e:	dd32      	ble.n	800ae06 <rshift+0x7c>
 800ada0:	261f      	movs	r6, #31
 800ada2:	000f      	movs	r7, r1
 800ada4:	114b      	asrs	r3, r1, #5
 800ada6:	009b      	lsls	r3, r3, #2
 800ada8:	00a5      	lsls	r5, r4, #2
 800adaa:	18d3      	adds	r3, r2, r3
 800adac:	4037      	ands	r7, r6
 800adae:	1955      	adds	r5, r2, r5
 800adb0:	9300      	str	r3, [sp, #0]
 800adb2:	9701      	str	r7, [sp, #4]
 800adb4:	4231      	tst	r1, r6
 800adb6:	d10d      	bne.n	800add4 <rshift+0x4a>
 800adb8:	0016      	movs	r6, r2
 800adba:	0019      	movs	r1, r3
 800adbc:	428d      	cmp	r5, r1
 800adbe:	d836      	bhi.n	800ae2e <rshift+0xa4>
 800adc0:	9900      	ldr	r1, [sp, #0]
 800adc2:	2300      	movs	r3, #0
 800adc4:	3903      	subs	r1, #3
 800adc6:	428d      	cmp	r5, r1
 800adc8:	d302      	bcc.n	800add0 <rshift+0x46>
 800adca:	9b02      	ldr	r3, [sp, #8]
 800adcc:	1ae4      	subs	r4, r4, r3
 800adce:	00a3      	lsls	r3, r4, #2
 800add0:	18d3      	adds	r3, r2, r3
 800add2:	e018      	b.n	800ae06 <rshift+0x7c>
 800add4:	2120      	movs	r1, #32
 800add6:	9e01      	ldr	r6, [sp, #4]
 800add8:	9f01      	ldr	r7, [sp, #4]
 800adda:	1b89      	subs	r1, r1, r6
 800addc:	9e00      	ldr	r6, [sp, #0]
 800adde:	9103      	str	r1, [sp, #12]
 800ade0:	ce02      	ldmia	r6!, {r1}
 800ade2:	4694      	mov	ip, r2
 800ade4:	40f9      	lsrs	r1, r7
 800ade6:	42b5      	cmp	r5, r6
 800ade8:	d816      	bhi.n	800ae18 <rshift+0x8e>
 800adea:	9e00      	ldr	r6, [sp, #0]
 800adec:	2300      	movs	r3, #0
 800adee:	3601      	adds	r6, #1
 800adf0:	42b5      	cmp	r5, r6
 800adf2:	d303      	bcc.n	800adfc <rshift+0x72>
 800adf4:	9b02      	ldr	r3, [sp, #8]
 800adf6:	1ae3      	subs	r3, r4, r3
 800adf8:	009b      	lsls	r3, r3, #2
 800adfa:	3b04      	subs	r3, #4
 800adfc:	18d3      	adds	r3, r2, r3
 800adfe:	6019      	str	r1, [r3, #0]
 800ae00:	2900      	cmp	r1, #0
 800ae02:	d000      	beq.n	800ae06 <rshift+0x7c>
 800ae04:	3304      	adds	r3, #4
 800ae06:	1a99      	subs	r1, r3, r2
 800ae08:	1089      	asrs	r1, r1, #2
 800ae0a:	6101      	str	r1, [r0, #16]
 800ae0c:	4293      	cmp	r3, r2
 800ae0e:	d101      	bne.n	800ae14 <rshift+0x8a>
 800ae10:	2300      	movs	r3, #0
 800ae12:	6143      	str	r3, [r0, #20]
 800ae14:	b005      	add	sp, #20
 800ae16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae18:	6837      	ldr	r7, [r6, #0]
 800ae1a:	9b03      	ldr	r3, [sp, #12]
 800ae1c:	409f      	lsls	r7, r3
 800ae1e:	430f      	orrs	r7, r1
 800ae20:	4661      	mov	r1, ip
 800ae22:	c180      	stmia	r1!, {r7}
 800ae24:	468c      	mov	ip, r1
 800ae26:	9b01      	ldr	r3, [sp, #4]
 800ae28:	ce02      	ldmia	r6!, {r1}
 800ae2a:	40d9      	lsrs	r1, r3
 800ae2c:	e7db      	b.n	800ade6 <rshift+0x5c>
 800ae2e:	c980      	ldmia	r1!, {r7}
 800ae30:	c680      	stmia	r6!, {r7}
 800ae32:	e7c3      	b.n	800adbc <rshift+0x32>

0800ae34 <__hexdig_fun>:
 800ae34:	0002      	movs	r2, r0
 800ae36:	3a30      	subs	r2, #48	; 0x30
 800ae38:	0003      	movs	r3, r0
 800ae3a:	2a09      	cmp	r2, #9
 800ae3c:	d802      	bhi.n	800ae44 <__hexdig_fun+0x10>
 800ae3e:	3b20      	subs	r3, #32
 800ae40:	b2d8      	uxtb	r0, r3
 800ae42:	4770      	bx	lr
 800ae44:	0002      	movs	r2, r0
 800ae46:	3a61      	subs	r2, #97	; 0x61
 800ae48:	2a05      	cmp	r2, #5
 800ae4a:	d801      	bhi.n	800ae50 <__hexdig_fun+0x1c>
 800ae4c:	3b47      	subs	r3, #71	; 0x47
 800ae4e:	e7f7      	b.n	800ae40 <__hexdig_fun+0xc>
 800ae50:	001a      	movs	r2, r3
 800ae52:	3a41      	subs	r2, #65	; 0x41
 800ae54:	2000      	movs	r0, #0
 800ae56:	2a05      	cmp	r2, #5
 800ae58:	d8f3      	bhi.n	800ae42 <__hexdig_fun+0xe>
 800ae5a:	3b27      	subs	r3, #39	; 0x27
 800ae5c:	e7f0      	b.n	800ae40 <__hexdig_fun+0xc>
	...

0800ae60 <__gethex>:
 800ae60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae62:	b089      	sub	sp, #36	; 0x24
 800ae64:	9307      	str	r3, [sp, #28]
 800ae66:	2302      	movs	r3, #2
 800ae68:	9201      	str	r2, [sp, #4]
 800ae6a:	680a      	ldr	r2, [r1, #0]
 800ae6c:	425b      	negs	r3, r3
 800ae6e:	9003      	str	r0, [sp, #12]
 800ae70:	9106      	str	r1, [sp, #24]
 800ae72:	1c96      	adds	r6, r2, #2
 800ae74:	1a9b      	subs	r3, r3, r2
 800ae76:	199a      	adds	r2, r3, r6
 800ae78:	9600      	str	r6, [sp, #0]
 800ae7a:	9205      	str	r2, [sp, #20]
 800ae7c:	9a00      	ldr	r2, [sp, #0]
 800ae7e:	3601      	adds	r6, #1
 800ae80:	7810      	ldrb	r0, [r2, #0]
 800ae82:	2830      	cmp	r0, #48	; 0x30
 800ae84:	d0f7      	beq.n	800ae76 <__gethex+0x16>
 800ae86:	f7ff ffd5 	bl	800ae34 <__hexdig_fun>
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	001d      	movs	r5, r3
 800ae8e:	9302      	str	r3, [sp, #8]
 800ae90:	4298      	cmp	r0, r3
 800ae92:	d11d      	bne.n	800aed0 <__gethex+0x70>
 800ae94:	2201      	movs	r2, #1
 800ae96:	49a6      	ldr	r1, [pc, #664]	; (800b130 <__gethex+0x2d0>)
 800ae98:	9800      	ldr	r0, [sp, #0]
 800ae9a:	f7ff fef7 	bl	800ac8c <strncmp>
 800ae9e:	0007      	movs	r7, r0
 800aea0:	42a8      	cmp	r0, r5
 800aea2:	d169      	bne.n	800af78 <__gethex+0x118>
 800aea4:	9b00      	ldr	r3, [sp, #0]
 800aea6:	0034      	movs	r4, r6
 800aea8:	7858      	ldrb	r0, [r3, #1]
 800aeaa:	f7ff ffc3 	bl	800ae34 <__hexdig_fun>
 800aeae:	2301      	movs	r3, #1
 800aeb0:	9302      	str	r3, [sp, #8]
 800aeb2:	42a8      	cmp	r0, r5
 800aeb4:	d02f      	beq.n	800af16 <__gethex+0xb6>
 800aeb6:	9600      	str	r6, [sp, #0]
 800aeb8:	9b00      	ldr	r3, [sp, #0]
 800aeba:	7818      	ldrb	r0, [r3, #0]
 800aebc:	2830      	cmp	r0, #48	; 0x30
 800aebe:	d009      	beq.n	800aed4 <__gethex+0x74>
 800aec0:	f7ff ffb8 	bl	800ae34 <__hexdig_fun>
 800aec4:	4242      	negs	r2, r0
 800aec6:	4142      	adcs	r2, r0
 800aec8:	2301      	movs	r3, #1
 800aeca:	0035      	movs	r5, r6
 800aecc:	9202      	str	r2, [sp, #8]
 800aece:	9305      	str	r3, [sp, #20]
 800aed0:	9c00      	ldr	r4, [sp, #0]
 800aed2:	e004      	b.n	800aede <__gethex+0x7e>
 800aed4:	9b00      	ldr	r3, [sp, #0]
 800aed6:	3301      	adds	r3, #1
 800aed8:	9300      	str	r3, [sp, #0]
 800aeda:	e7ed      	b.n	800aeb8 <__gethex+0x58>
 800aedc:	3401      	adds	r4, #1
 800aede:	7820      	ldrb	r0, [r4, #0]
 800aee0:	f7ff ffa8 	bl	800ae34 <__hexdig_fun>
 800aee4:	1e07      	subs	r7, r0, #0
 800aee6:	d1f9      	bne.n	800aedc <__gethex+0x7c>
 800aee8:	2201      	movs	r2, #1
 800aeea:	0020      	movs	r0, r4
 800aeec:	4990      	ldr	r1, [pc, #576]	; (800b130 <__gethex+0x2d0>)
 800aeee:	f7ff fecd 	bl	800ac8c <strncmp>
 800aef2:	2800      	cmp	r0, #0
 800aef4:	d10d      	bne.n	800af12 <__gethex+0xb2>
 800aef6:	2d00      	cmp	r5, #0
 800aef8:	d106      	bne.n	800af08 <__gethex+0xa8>
 800aefa:	3401      	adds	r4, #1
 800aefc:	0025      	movs	r5, r4
 800aefe:	7820      	ldrb	r0, [r4, #0]
 800af00:	f7ff ff98 	bl	800ae34 <__hexdig_fun>
 800af04:	2800      	cmp	r0, #0
 800af06:	d102      	bne.n	800af0e <__gethex+0xae>
 800af08:	1b2d      	subs	r5, r5, r4
 800af0a:	00af      	lsls	r7, r5, #2
 800af0c:	e003      	b.n	800af16 <__gethex+0xb6>
 800af0e:	3401      	adds	r4, #1
 800af10:	e7f5      	b.n	800aefe <__gethex+0x9e>
 800af12:	2d00      	cmp	r5, #0
 800af14:	d1f8      	bne.n	800af08 <__gethex+0xa8>
 800af16:	2220      	movs	r2, #32
 800af18:	7823      	ldrb	r3, [r4, #0]
 800af1a:	0026      	movs	r6, r4
 800af1c:	4393      	bics	r3, r2
 800af1e:	2b50      	cmp	r3, #80	; 0x50
 800af20:	d11d      	bne.n	800af5e <__gethex+0xfe>
 800af22:	7863      	ldrb	r3, [r4, #1]
 800af24:	2b2b      	cmp	r3, #43	; 0x2b
 800af26:	d02c      	beq.n	800af82 <__gethex+0x122>
 800af28:	2b2d      	cmp	r3, #45	; 0x2d
 800af2a:	d02e      	beq.n	800af8a <__gethex+0x12a>
 800af2c:	2300      	movs	r3, #0
 800af2e:	1c66      	adds	r6, r4, #1
 800af30:	9304      	str	r3, [sp, #16]
 800af32:	7830      	ldrb	r0, [r6, #0]
 800af34:	f7ff ff7e 	bl	800ae34 <__hexdig_fun>
 800af38:	1e43      	subs	r3, r0, #1
 800af3a:	b2db      	uxtb	r3, r3
 800af3c:	2b18      	cmp	r3, #24
 800af3e:	d82b      	bhi.n	800af98 <__gethex+0x138>
 800af40:	3810      	subs	r0, #16
 800af42:	0005      	movs	r5, r0
 800af44:	7870      	ldrb	r0, [r6, #1]
 800af46:	f7ff ff75 	bl	800ae34 <__hexdig_fun>
 800af4a:	1e43      	subs	r3, r0, #1
 800af4c:	b2db      	uxtb	r3, r3
 800af4e:	3601      	adds	r6, #1
 800af50:	2b18      	cmp	r3, #24
 800af52:	d91c      	bls.n	800af8e <__gethex+0x12e>
 800af54:	9b04      	ldr	r3, [sp, #16]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d000      	beq.n	800af5c <__gethex+0xfc>
 800af5a:	426d      	negs	r5, r5
 800af5c:	197f      	adds	r7, r7, r5
 800af5e:	9b06      	ldr	r3, [sp, #24]
 800af60:	601e      	str	r6, [r3, #0]
 800af62:	9b02      	ldr	r3, [sp, #8]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d019      	beq.n	800af9c <__gethex+0x13c>
 800af68:	2600      	movs	r6, #0
 800af6a:	9b05      	ldr	r3, [sp, #20]
 800af6c:	42b3      	cmp	r3, r6
 800af6e:	d100      	bne.n	800af72 <__gethex+0x112>
 800af70:	3606      	adds	r6, #6
 800af72:	0030      	movs	r0, r6
 800af74:	b009      	add	sp, #36	; 0x24
 800af76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af78:	2301      	movs	r3, #1
 800af7a:	2700      	movs	r7, #0
 800af7c:	9c00      	ldr	r4, [sp, #0]
 800af7e:	9302      	str	r3, [sp, #8]
 800af80:	e7c9      	b.n	800af16 <__gethex+0xb6>
 800af82:	2300      	movs	r3, #0
 800af84:	9304      	str	r3, [sp, #16]
 800af86:	1ca6      	adds	r6, r4, #2
 800af88:	e7d3      	b.n	800af32 <__gethex+0xd2>
 800af8a:	2301      	movs	r3, #1
 800af8c:	e7fa      	b.n	800af84 <__gethex+0x124>
 800af8e:	230a      	movs	r3, #10
 800af90:	435d      	muls	r5, r3
 800af92:	182d      	adds	r5, r5, r0
 800af94:	3d10      	subs	r5, #16
 800af96:	e7d5      	b.n	800af44 <__gethex+0xe4>
 800af98:	0026      	movs	r6, r4
 800af9a:	e7e0      	b.n	800af5e <__gethex+0xfe>
 800af9c:	9b00      	ldr	r3, [sp, #0]
 800af9e:	9902      	ldr	r1, [sp, #8]
 800afa0:	1ae3      	subs	r3, r4, r3
 800afa2:	3b01      	subs	r3, #1
 800afa4:	2b07      	cmp	r3, #7
 800afa6:	dc0a      	bgt.n	800afbe <__gethex+0x15e>
 800afa8:	9803      	ldr	r0, [sp, #12]
 800afaa:	f7fe f8d5 	bl	8009158 <_Balloc>
 800afae:	1e05      	subs	r5, r0, #0
 800afb0:	d108      	bne.n	800afc4 <__gethex+0x164>
 800afb2:	002a      	movs	r2, r5
 800afb4:	21e4      	movs	r1, #228	; 0xe4
 800afb6:	4b5f      	ldr	r3, [pc, #380]	; (800b134 <__gethex+0x2d4>)
 800afb8:	485f      	ldr	r0, [pc, #380]	; (800b138 <__gethex+0x2d8>)
 800afba:	f7ff fe9b 	bl	800acf4 <__assert_func>
 800afbe:	3101      	adds	r1, #1
 800afc0:	105b      	asrs	r3, r3, #1
 800afc2:	e7ef      	b.n	800afa4 <__gethex+0x144>
 800afc4:	0003      	movs	r3, r0
 800afc6:	3314      	adds	r3, #20
 800afc8:	9302      	str	r3, [sp, #8]
 800afca:	9305      	str	r3, [sp, #20]
 800afcc:	2300      	movs	r3, #0
 800afce:	001e      	movs	r6, r3
 800afd0:	9304      	str	r3, [sp, #16]
 800afd2:	9b00      	ldr	r3, [sp, #0]
 800afd4:	42a3      	cmp	r3, r4
 800afd6:	d33f      	bcc.n	800b058 <__gethex+0x1f8>
 800afd8:	9c05      	ldr	r4, [sp, #20]
 800afda:	9b02      	ldr	r3, [sp, #8]
 800afdc:	c440      	stmia	r4!, {r6}
 800afde:	1ae4      	subs	r4, r4, r3
 800afe0:	10a4      	asrs	r4, r4, #2
 800afe2:	0030      	movs	r0, r6
 800afe4:	612c      	str	r4, [r5, #16]
 800afe6:	f7fe f9af 	bl	8009348 <__hi0bits>
 800afea:	9b01      	ldr	r3, [sp, #4]
 800afec:	0164      	lsls	r4, r4, #5
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	1a26      	subs	r6, r4, r0
 800aff2:	9300      	str	r3, [sp, #0]
 800aff4:	429e      	cmp	r6, r3
 800aff6:	dd51      	ble.n	800b09c <__gethex+0x23c>
 800aff8:	1af6      	subs	r6, r6, r3
 800affa:	0031      	movs	r1, r6
 800affc:	0028      	movs	r0, r5
 800affe:	f7fe fd43 	bl	8009a88 <__any_on>
 800b002:	1e04      	subs	r4, r0, #0
 800b004:	d016      	beq.n	800b034 <__gethex+0x1d4>
 800b006:	2401      	movs	r4, #1
 800b008:	231f      	movs	r3, #31
 800b00a:	0020      	movs	r0, r4
 800b00c:	1e72      	subs	r2, r6, #1
 800b00e:	4013      	ands	r3, r2
 800b010:	4098      	lsls	r0, r3
 800b012:	0003      	movs	r3, r0
 800b014:	1151      	asrs	r1, r2, #5
 800b016:	9802      	ldr	r0, [sp, #8]
 800b018:	0089      	lsls	r1, r1, #2
 800b01a:	5809      	ldr	r1, [r1, r0]
 800b01c:	4219      	tst	r1, r3
 800b01e:	d009      	beq.n	800b034 <__gethex+0x1d4>
 800b020:	42a2      	cmp	r2, r4
 800b022:	dd06      	ble.n	800b032 <__gethex+0x1d2>
 800b024:	0028      	movs	r0, r5
 800b026:	1eb1      	subs	r1, r6, #2
 800b028:	f7fe fd2e 	bl	8009a88 <__any_on>
 800b02c:	3402      	adds	r4, #2
 800b02e:	2800      	cmp	r0, #0
 800b030:	d100      	bne.n	800b034 <__gethex+0x1d4>
 800b032:	2402      	movs	r4, #2
 800b034:	0031      	movs	r1, r6
 800b036:	0028      	movs	r0, r5
 800b038:	f7ff fea7 	bl	800ad8a <rshift>
 800b03c:	19bf      	adds	r7, r7, r6
 800b03e:	9b01      	ldr	r3, [sp, #4]
 800b040:	689b      	ldr	r3, [r3, #8]
 800b042:	42bb      	cmp	r3, r7
 800b044:	da3a      	bge.n	800b0bc <__gethex+0x25c>
 800b046:	0029      	movs	r1, r5
 800b048:	9803      	ldr	r0, [sp, #12]
 800b04a:	f7fe f8c9 	bl	80091e0 <_Bfree>
 800b04e:	2300      	movs	r3, #0
 800b050:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b052:	26a3      	movs	r6, #163	; 0xa3
 800b054:	6013      	str	r3, [r2, #0]
 800b056:	e78c      	b.n	800af72 <__gethex+0x112>
 800b058:	3c01      	subs	r4, #1
 800b05a:	7823      	ldrb	r3, [r4, #0]
 800b05c:	2b2e      	cmp	r3, #46	; 0x2e
 800b05e:	d012      	beq.n	800b086 <__gethex+0x226>
 800b060:	9b04      	ldr	r3, [sp, #16]
 800b062:	2b20      	cmp	r3, #32
 800b064:	d104      	bne.n	800b070 <__gethex+0x210>
 800b066:	9b05      	ldr	r3, [sp, #20]
 800b068:	c340      	stmia	r3!, {r6}
 800b06a:	2600      	movs	r6, #0
 800b06c:	9305      	str	r3, [sp, #20]
 800b06e:	9604      	str	r6, [sp, #16]
 800b070:	7820      	ldrb	r0, [r4, #0]
 800b072:	f7ff fedf 	bl	800ae34 <__hexdig_fun>
 800b076:	230f      	movs	r3, #15
 800b078:	4018      	ands	r0, r3
 800b07a:	9b04      	ldr	r3, [sp, #16]
 800b07c:	4098      	lsls	r0, r3
 800b07e:	3304      	adds	r3, #4
 800b080:	4306      	orrs	r6, r0
 800b082:	9304      	str	r3, [sp, #16]
 800b084:	e7a5      	b.n	800afd2 <__gethex+0x172>
 800b086:	9b00      	ldr	r3, [sp, #0]
 800b088:	42a3      	cmp	r3, r4
 800b08a:	d8e9      	bhi.n	800b060 <__gethex+0x200>
 800b08c:	2201      	movs	r2, #1
 800b08e:	0020      	movs	r0, r4
 800b090:	4927      	ldr	r1, [pc, #156]	; (800b130 <__gethex+0x2d0>)
 800b092:	f7ff fdfb 	bl	800ac8c <strncmp>
 800b096:	2800      	cmp	r0, #0
 800b098:	d1e2      	bne.n	800b060 <__gethex+0x200>
 800b09a:	e79a      	b.n	800afd2 <__gethex+0x172>
 800b09c:	9b00      	ldr	r3, [sp, #0]
 800b09e:	2400      	movs	r4, #0
 800b0a0:	429e      	cmp	r6, r3
 800b0a2:	dacc      	bge.n	800b03e <__gethex+0x1de>
 800b0a4:	1b9e      	subs	r6, r3, r6
 800b0a6:	0029      	movs	r1, r5
 800b0a8:	0032      	movs	r2, r6
 800b0aa:	9803      	ldr	r0, [sp, #12]
 800b0ac:	f7fe fab8 	bl	8009620 <__lshift>
 800b0b0:	0003      	movs	r3, r0
 800b0b2:	3314      	adds	r3, #20
 800b0b4:	0005      	movs	r5, r0
 800b0b6:	1bbf      	subs	r7, r7, r6
 800b0b8:	9302      	str	r3, [sp, #8]
 800b0ba:	e7c0      	b.n	800b03e <__gethex+0x1de>
 800b0bc:	9b01      	ldr	r3, [sp, #4]
 800b0be:	685e      	ldr	r6, [r3, #4]
 800b0c0:	42be      	cmp	r6, r7
 800b0c2:	dd70      	ble.n	800b1a6 <__gethex+0x346>
 800b0c4:	9b00      	ldr	r3, [sp, #0]
 800b0c6:	1bf6      	subs	r6, r6, r7
 800b0c8:	42b3      	cmp	r3, r6
 800b0ca:	dc37      	bgt.n	800b13c <__gethex+0x2dc>
 800b0cc:	9b01      	ldr	r3, [sp, #4]
 800b0ce:	68db      	ldr	r3, [r3, #12]
 800b0d0:	2b02      	cmp	r3, #2
 800b0d2:	d024      	beq.n	800b11e <__gethex+0x2be>
 800b0d4:	2b03      	cmp	r3, #3
 800b0d6:	d026      	beq.n	800b126 <__gethex+0x2c6>
 800b0d8:	2b01      	cmp	r3, #1
 800b0da:	d117      	bne.n	800b10c <__gethex+0x2ac>
 800b0dc:	9b00      	ldr	r3, [sp, #0]
 800b0de:	42b3      	cmp	r3, r6
 800b0e0:	d114      	bne.n	800b10c <__gethex+0x2ac>
 800b0e2:	2b01      	cmp	r3, #1
 800b0e4:	d10b      	bne.n	800b0fe <__gethex+0x29e>
 800b0e6:	9b01      	ldr	r3, [sp, #4]
 800b0e8:	9a07      	ldr	r2, [sp, #28]
 800b0ea:	685b      	ldr	r3, [r3, #4]
 800b0ec:	2662      	movs	r6, #98	; 0x62
 800b0ee:	6013      	str	r3, [r2, #0]
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	9a02      	ldr	r2, [sp, #8]
 800b0f4:	612b      	str	r3, [r5, #16]
 800b0f6:	6013      	str	r3, [r2, #0]
 800b0f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b0fa:	601d      	str	r5, [r3, #0]
 800b0fc:	e739      	b.n	800af72 <__gethex+0x112>
 800b0fe:	9900      	ldr	r1, [sp, #0]
 800b100:	0028      	movs	r0, r5
 800b102:	3901      	subs	r1, #1
 800b104:	f7fe fcc0 	bl	8009a88 <__any_on>
 800b108:	2800      	cmp	r0, #0
 800b10a:	d1ec      	bne.n	800b0e6 <__gethex+0x286>
 800b10c:	0029      	movs	r1, r5
 800b10e:	9803      	ldr	r0, [sp, #12]
 800b110:	f7fe f866 	bl	80091e0 <_Bfree>
 800b114:	2300      	movs	r3, #0
 800b116:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b118:	2650      	movs	r6, #80	; 0x50
 800b11a:	6013      	str	r3, [r2, #0]
 800b11c:	e729      	b.n	800af72 <__gethex+0x112>
 800b11e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b120:	2b00      	cmp	r3, #0
 800b122:	d1f3      	bne.n	800b10c <__gethex+0x2ac>
 800b124:	e7df      	b.n	800b0e6 <__gethex+0x286>
 800b126:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d1dc      	bne.n	800b0e6 <__gethex+0x286>
 800b12c:	e7ee      	b.n	800b10c <__gethex+0x2ac>
 800b12e:	46c0      	nop			; (mov r8, r8)
 800b130:	0800be44 	.word	0x0800be44
 800b134:	0800bcd9 	.word	0x0800bcd9
 800b138:	0800bfee 	.word	0x0800bfee
 800b13c:	1e77      	subs	r7, r6, #1
 800b13e:	2c00      	cmp	r4, #0
 800b140:	d12f      	bne.n	800b1a2 <__gethex+0x342>
 800b142:	2f00      	cmp	r7, #0
 800b144:	d004      	beq.n	800b150 <__gethex+0x2f0>
 800b146:	0039      	movs	r1, r7
 800b148:	0028      	movs	r0, r5
 800b14a:	f7fe fc9d 	bl	8009a88 <__any_on>
 800b14e:	0004      	movs	r4, r0
 800b150:	231f      	movs	r3, #31
 800b152:	117a      	asrs	r2, r7, #5
 800b154:	401f      	ands	r7, r3
 800b156:	3b1e      	subs	r3, #30
 800b158:	40bb      	lsls	r3, r7
 800b15a:	9902      	ldr	r1, [sp, #8]
 800b15c:	0092      	lsls	r2, r2, #2
 800b15e:	5852      	ldr	r2, [r2, r1]
 800b160:	421a      	tst	r2, r3
 800b162:	d001      	beq.n	800b168 <__gethex+0x308>
 800b164:	2302      	movs	r3, #2
 800b166:	431c      	orrs	r4, r3
 800b168:	9b00      	ldr	r3, [sp, #0]
 800b16a:	0031      	movs	r1, r6
 800b16c:	1b9b      	subs	r3, r3, r6
 800b16e:	2602      	movs	r6, #2
 800b170:	0028      	movs	r0, r5
 800b172:	9300      	str	r3, [sp, #0]
 800b174:	f7ff fe09 	bl	800ad8a <rshift>
 800b178:	9b01      	ldr	r3, [sp, #4]
 800b17a:	685f      	ldr	r7, [r3, #4]
 800b17c:	2c00      	cmp	r4, #0
 800b17e:	d041      	beq.n	800b204 <__gethex+0x3a4>
 800b180:	9b01      	ldr	r3, [sp, #4]
 800b182:	68db      	ldr	r3, [r3, #12]
 800b184:	2b02      	cmp	r3, #2
 800b186:	d010      	beq.n	800b1aa <__gethex+0x34a>
 800b188:	2b03      	cmp	r3, #3
 800b18a:	d012      	beq.n	800b1b2 <__gethex+0x352>
 800b18c:	2b01      	cmp	r3, #1
 800b18e:	d106      	bne.n	800b19e <__gethex+0x33e>
 800b190:	07a2      	lsls	r2, r4, #30
 800b192:	d504      	bpl.n	800b19e <__gethex+0x33e>
 800b194:	9a02      	ldr	r2, [sp, #8]
 800b196:	6812      	ldr	r2, [r2, #0]
 800b198:	4314      	orrs	r4, r2
 800b19a:	421c      	tst	r4, r3
 800b19c:	d10c      	bne.n	800b1b8 <__gethex+0x358>
 800b19e:	2310      	movs	r3, #16
 800b1a0:	e02f      	b.n	800b202 <__gethex+0x3a2>
 800b1a2:	2401      	movs	r4, #1
 800b1a4:	e7d4      	b.n	800b150 <__gethex+0x2f0>
 800b1a6:	2601      	movs	r6, #1
 800b1a8:	e7e8      	b.n	800b17c <__gethex+0x31c>
 800b1aa:	2301      	movs	r3, #1
 800b1ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b1ae:	1a9b      	subs	r3, r3, r2
 800b1b0:	930f      	str	r3, [sp, #60]	; 0x3c
 800b1b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d0f2      	beq.n	800b19e <__gethex+0x33e>
 800b1b8:	692b      	ldr	r3, [r5, #16]
 800b1ba:	2000      	movs	r0, #0
 800b1bc:	9302      	str	r3, [sp, #8]
 800b1be:	009b      	lsls	r3, r3, #2
 800b1c0:	9304      	str	r3, [sp, #16]
 800b1c2:	002b      	movs	r3, r5
 800b1c4:	9a04      	ldr	r2, [sp, #16]
 800b1c6:	3314      	adds	r3, #20
 800b1c8:	1899      	adds	r1, r3, r2
 800b1ca:	681a      	ldr	r2, [r3, #0]
 800b1cc:	1c54      	adds	r4, r2, #1
 800b1ce:	d01e      	beq.n	800b20e <__gethex+0x3ae>
 800b1d0:	3201      	adds	r2, #1
 800b1d2:	601a      	str	r2, [r3, #0]
 800b1d4:	002b      	movs	r3, r5
 800b1d6:	3314      	adds	r3, #20
 800b1d8:	2e02      	cmp	r6, #2
 800b1da:	d141      	bne.n	800b260 <__gethex+0x400>
 800b1dc:	9a01      	ldr	r2, [sp, #4]
 800b1de:	9900      	ldr	r1, [sp, #0]
 800b1e0:	6812      	ldr	r2, [r2, #0]
 800b1e2:	3a01      	subs	r2, #1
 800b1e4:	428a      	cmp	r2, r1
 800b1e6:	d10b      	bne.n	800b200 <__gethex+0x3a0>
 800b1e8:	221f      	movs	r2, #31
 800b1ea:	9800      	ldr	r0, [sp, #0]
 800b1ec:	1149      	asrs	r1, r1, #5
 800b1ee:	4002      	ands	r2, r0
 800b1f0:	2001      	movs	r0, #1
 800b1f2:	0004      	movs	r4, r0
 800b1f4:	4094      	lsls	r4, r2
 800b1f6:	0089      	lsls	r1, r1, #2
 800b1f8:	58cb      	ldr	r3, [r1, r3]
 800b1fa:	4223      	tst	r3, r4
 800b1fc:	d000      	beq.n	800b200 <__gethex+0x3a0>
 800b1fe:	2601      	movs	r6, #1
 800b200:	2320      	movs	r3, #32
 800b202:	431e      	orrs	r6, r3
 800b204:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b206:	601d      	str	r5, [r3, #0]
 800b208:	9b07      	ldr	r3, [sp, #28]
 800b20a:	601f      	str	r7, [r3, #0]
 800b20c:	e6b1      	b.n	800af72 <__gethex+0x112>
 800b20e:	c301      	stmia	r3!, {r0}
 800b210:	4299      	cmp	r1, r3
 800b212:	d8da      	bhi.n	800b1ca <__gethex+0x36a>
 800b214:	68ab      	ldr	r3, [r5, #8]
 800b216:	9a02      	ldr	r2, [sp, #8]
 800b218:	429a      	cmp	r2, r3
 800b21a:	db18      	blt.n	800b24e <__gethex+0x3ee>
 800b21c:	6869      	ldr	r1, [r5, #4]
 800b21e:	9803      	ldr	r0, [sp, #12]
 800b220:	3101      	adds	r1, #1
 800b222:	f7fd ff99 	bl	8009158 <_Balloc>
 800b226:	1e04      	subs	r4, r0, #0
 800b228:	d104      	bne.n	800b234 <__gethex+0x3d4>
 800b22a:	0022      	movs	r2, r4
 800b22c:	2184      	movs	r1, #132	; 0x84
 800b22e:	4b1c      	ldr	r3, [pc, #112]	; (800b2a0 <__gethex+0x440>)
 800b230:	481c      	ldr	r0, [pc, #112]	; (800b2a4 <__gethex+0x444>)
 800b232:	e6c2      	b.n	800afba <__gethex+0x15a>
 800b234:	0029      	movs	r1, r5
 800b236:	692a      	ldr	r2, [r5, #16]
 800b238:	310c      	adds	r1, #12
 800b23a:	3202      	adds	r2, #2
 800b23c:	0092      	lsls	r2, r2, #2
 800b23e:	300c      	adds	r0, #12
 800b240:	f7ff fd48 	bl	800acd4 <memcpy>
 800b244:	0029      	movs	r1, r5
 800b246:	9803      	ldr	r0, [sp, #12]
 800b248:	f7fd ffca 	bl	80091e0 <_Bfree>
 800b24c:	0025      	movs	r5, r4
 800b24e:	692b      	ldr	r3, [r5, #16]
 800b250:	1c5a      	adds	r2, r3, #1
 800b252:	612a      	str	r2, [r5, #16]
 800b254:	2201      	movs	r2, #1
 800b256:	3304      	adds	r3, #4
 800b258:	009b      	lsls	r3, r3, #2
 800b25a:	18eb      	adds	r3, r5, r3
 800b25c:	605a      	str	r2, [r3, #4]
 800b25e:	e7b9      	b.n	800b1d4 <__gethex+0x374>
 800b260:	692a      	ldr	r2, [r5, #16]
 800b262:	9902      	ldr	r1, [sp, #8]
 800b264:	428a      	cmp	r2, r1
 800b266:	dd09      	ble.n	800b27c <__gethex+0x41c>
 800b268:	2101      	movs	r1, #1
 800b26a:	0028      	movs	r0, r5
 800b26c:	f7ff fd8d 	bl	800ad8a <rshift>
 800b270:	9b01      	ldr	r3, [sp, #4]
 800b272:	3701      	adds	r7, #1
 800b274:	689b      	ldr	r3, [r3, #8]
 800b276:	42bb      	cmp	r3, r7
 800b278:	dac1      	bge.n	800b1fe <__gethex+0x39e>
 800b27a:	e6e4      	b.n	800b046 <__gethex+0x1e6>
 800b27c:	221f      	movs	r2, #31
 800b27e:	9c00      	ldr	r4, [sp, #0]
 800b280:	9900      	ldr	r1, [sp, #0]
 800b282:	2601      	movs	r6, #1
 800b284:	4014      	ands	r4, r2
 800b286:	4211      	tst	r1, r2
 800b288:	d0ba      	beq.n	800b200 <__gethex+0x3a0>
 800b28a:	9a04      	ldr	r2, [sp, #16]
 800b28c:	189b      	adds	r3, r3, r2
 800b28e:	3b04      	subs	r3, #4
 800b290:	6818      	ldr	r0, [r3, #0]
 800b292:	f7fe f859 	bl	8009348 <__hi0bits>
 800b296:	2320      	movs	r3, #32
 800b298:	1b1b      	subs	r3, r3, r4
 800b29a:	4298      	cmp	r0, r3
 800b29c:	dbe4      	blt.n	800b268 <__gethex+0x408>
 800b29e:	e7af      	b.n	800b200 <__gethex+0x3a0>
 800b2a0:	0800bcd9 	.word	0x0800bcd9
 800b2a4:	0800bfee 	.word	0x0800bfee

0800b2a8 <L_shift>:
 800b2a8:	2308      	movs	r3, #8
 800b2aa:	b570      	push	{r4, r5, r6, lr}
 800b2ac:	2520      	movs	r5, #32
 800b2ae:	1a9a      	subs	r2, r3, r2
 800b2b0:	0092      	lsls	r2, r2, #2
 800b2b2:	1aad      	subs	r5, r5, r2
 800b2b4:	6843      	ldr	r3, [r0, #4]
 800b2b6:	6804      	ldr	r4, [r0, #0]
 800b2b8:	001e      	movs	r6, r3
 800b2ba:	40ae      	lsls	r6, r5
 800b2bc:	40d3      	lsrs	r3, r2
 800b2be:	4334      	orrs	r4, r6
 800b2c0:	6004      	str	r4, [r0, #0]
 800b2c2:	6043      	str	r3, [r0, #4]
 800b2c4:	3004      	adds	r0, #4
 800b2c6:	4288      	cmp	r0, r1
 800b2c8:	d3f4      	bcc.n	800b2b4 <L_shift+0xc>
 800b2ca:	bd70      	pop	{r4, r5, r6, pc}

0800b2cc <__match>:
 800b2cc:	b530      	push	{r4, r5, lr}
 800b2ce:	6803      	ldr	r3, [r0, #0]
 800b2d0:	780c      	ldrb	r4, [r1, #0]
 800b2d2:	3301      	adds	r3, #1
 800b2d4:	2c00      	cmp	r4, #0
 800b2d6:	d102      	bne.n	800b2de <__match+0x12>
 800b2d8:	6003      	str	r3, [r0, #0]
 800b2da:	2001      	movs	r0, #1
 800b2dc:	bd30      	pop	{r4, r5, pc}
 800b2de:	781a      	ldrb	r2, [r3, #0]
 800b2e0:	0015      	movs	r5, r2
 800b2e2:	3d41      	subs	r5, #65	; 0x41
 800b2e4:	2d19      	cmp	r5, #25
 800b2e6:	d800      	bhi.n	800b2ea <__match+0x1e>
 800b2e8:	3220      	adds	r2, #32
 800b2ea:	3101      	adds	r1, #1
 800b2ec:	42a2      	cmp	r2, r4
 800b2ee:	d0ef      	beq.n	800b2d0 <__match+0x4>
 800b2f0:	2000      	movs	r0, #0
 800b2f2:	e7f3      	b.n	800b2dc <__match+0x10>

0800b2f4 <__hexnan>:
 800b2f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2f6:	680b      	ldr	r3, [r1, #0]
 800b2f8:	b08b      	sub	sp, #44	; 0x2c
 800b2fa:	9201      	str	r2, [sp, #4]
 800b2fc:	9901      	ldr	r1, [sp, #4]
 800b2fe:	115a      	asrs	r2, r3, #5
 800b300:	0092      	lsls	r2, r2, #2
 800b302:	188a      	adds	r2, r1, r2
 800b304:	9202      	str	r2, [sp, #8]
 800b306:	0019      	movs	r1, r3
 800b308:	221f      	movs	r2, #31
 800b30a:	4011      	ands	r1, r2
 800b30c:	9008      	str	r0, [sp, #32]
 800b30e:	9106      	str	r1, [sp, #24]
 800b310:	4213      	tst	r3, r2
 800b312:	d002      	beq.n	800b31a <__hexnan+0x26>
 800b314:	9b02      	ldr	r3, [sp, #8]
 800b316:	3304      	adds	r3, #4
 800b318:	9302      	str	r3, [sp, #8]
 800b31a:	9b02      	ldr	r3, [sp, #8]
 800b31c:	2500      	movs	r5, #0
 800b31e:	1f1f      	subs	r7, r3, #4
 800b320:	003e      	movs	r6, r7
 800b322:	003c      	movs	r4, r7
 800b324:	9b08      	ldr	r3, [sp, #32]
 800b326:	603d      	str	r5, [r7, #0]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	9507      	str	r5, [sp, #28]
 800b32c:	9305      	str	r3, [sp, #20]
 800b32e:	9503      	str	r5, [sp, #12]
 800b330:	9b05      	ldr	r3, [sp, #20]
 800b332:	3301      	adds	r3, #1
 800b334:	9309      	str	r3, [sp, #36]	; 0x24
 800b336:	9b05      	ldr	r3, [sp, #20]
 800b338:	785b      	ldrb	r3, [r3, #1]
 800b33a:	9304      	str	r3, [sp, #16]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d028      	beq.n	800b392 <__hexnan+0x9e>
 800b340:	9804      	ldr	r0, [sp, #16]
 800b342:	f7ff fd77 	bl	800ae34 <__hexdig_fun>
 800b346:	2800      	cmp	r0, #0
 800b348:	d154      	bne.n	800b3f4 <__hexnan+0x100>
 800b34a:	9b04      	ldr	r3, [sp, #16]
 800b34c:	2b20      	cmp	r3, #32
 800b34e:	d819      	bhi.n	800b384 <__hexnan+0x90>
 800b350:	9b03      	ldr	r3, [sp, #12]
 800b352:	9a07      	ldr	r2, [sp, #28]
 800b354:	4293      	cmp	r3, r2
 800b356:	dd12      	ble.n	800b37e <__hexnan+0x8a>
 800b358:	42b4      	cmp	r4, r6
 800b35a:	d206      	bcs.n	800b36a <__hexnan+0x76>
 800b35c:	2d07      	cmp	r5, #7
 800b35e:	dc04      	bgt.n	800b36a <__hexnan+0x76>
 800b360:	002a      	movs	r2, r5
 800b362:	0031      	movs	r1, r6
 800b364:	0020      	movs	r0, r4
 800b366:	f7ff ff9f 	bl	800b2a8 <L_shift>
 800b36a:	9b01      	ldr	r3, [sp, #4]
 800b36c:	2508      	movs	r5, #8
 800b36e:	429c      	cmp	r4, r3
 800b370:	d905      	bls.n	800b37e <__hexnan+0x8a>
 800b372:	1f26      	subs	r6, r4, #4
 800b374:	2500      	movs	r5, #0
 800b376:	0034      	movs	r4, r6
 800b378:	9b03      	ldr	r3, [sp, #12]
 800b37a:	6035      	str	r5, [r6, #0]
 800b37c:	9307      	str	r3, [sp, #28]
 800b37e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b380:	9305      	str	r3, [sp, #20]
 800b382:	e7d5      	b.n	800b330 <__hexnan+0x3c>
 800b384:	9b04      	ldr	r3, [sp, #16]
 800b386:	2b29      	cmp	r3, #41	; 0x29
 800b388:	d159      	bne.n	800b43e <__hexnan+0x14a>
 800b38a:	9b05      	ldr	r3, [sp, #20]
 800b38c:	9a08      	ldr	r2, [sp, #32]
 800b38e:	3302      	adds	r3, #2
 800b390:	6013      	str	r3, [r2, #0]
 800b392:	9b03      	ldr	r3, [sp, #12]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d052      	beq.n	800b43e <__hexnan+0x14a>
 800b398:	42b4      	cmp	r4, r6
 800b39a:	d206      	bcs.n	800b3aa <__hexnan+0xb6>
 800b39c:	2d07      	cmp	r5, #7
 800b39e:	dc04      	bgt.n	800b3aa <__hexnan+0xb6>
 800b3a0:	002a      	movs	r2, r5
 800b3a2:	0031      	movs	r1, r6
 800b3a4:	0020      	movs	r0, r4
 800b3a6:	f7ff ff7f 	bl	800b2a8 <L_shift>
 800b3aa:	9b01      	ldr	r3, [sp, #4]
 800b3ac:	429c      	cmp	r4, r3
 800b3ae:	d935      	bls.n	800b41c <__hexnan+0x128>
 800b3b0:	001a      	movs	r2, r3
 800b3b2:	0023      	movs	r3, r4
 800b3b4:	cb02      	ldmia	r3!, {r1}
 800b3b6:	c202      	stmia	r2!, {r1}
 800b3b8:	429f      	cmp	r7, r3
 800b3ba:	d2fb      	bcs.n	800b3b4 <__hexnan+0xc0>
 800b3bc:	9b02      	ldr	r3, [sp, #8]
 800b3be:	1c62      	adds	r2, r4, #1
 800b3c0:	1ed9      	subs	r1, r3, #3
 800b3c2:	2304      	movs	r3, #4
 800b3c4:	4291      	cmp	r1, r2
 800b3c6:	d305      	bcc.n	800b3d4 <__hexnan+0xe0>
 800b3c8:	9b02      	ldr	r3, [sp, #8]
 800b3ca:	3b04      	subs	r3, #4
 800b3cc:	1b1b      	subs	r3, r3, r4
 800b3ce:	089b      	lsrs	r3, r3, #2
 800b3d0:	3301      	adds	r3, #1
 800b3d2:	009b      	lsls	r3, r3, #2
 800b3d4:	9a01      	ldr	r2, [sp, #4]
 800b3d6:	18d3      	adds	r3, r2, r3
 800b3d8:	2200      	movs	r2, #0
 800b3da:	c304      	stmia	r3!, {r2}
 800b3dc:	429f      	cmp	r7, r3
 800b3de:	d2fc      	bcs.n	800b3da <__hexnan+0xe6>
 800b3e0:	683b      	ldr	r3, [r7, #0]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d104      	bne.n	800b3f0 <__hexnan+0xfc>
 800b3e6:	9b01      	ldr	r3, [sp, #4]
 800b3e8:	429f      	cmp	r7, r3
 800b3ea:	d126      	bne.n	800b43a <__hexnan+0x146>
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	603b      	str	r3, [r7, #0]
 800b3f0:	2005      	movs	r0, #5
 800b3f2:	e025      	b.n	800b440 <__hexnan+0x14c>
 800b3f4:	9b03      	ldr	r3, [sp, #12]
 800b3f6:	3501      	adds	r5, #1
 800b3f8:	3301      	adds	r3, #1
 800b3fa:	9303      	str	r3, [sp, #12]
 800b3fc:	2d08      	cmp	r5, #8
 800b3fe:	dd06      	ble.n	800b40e <__hexnan+0x11a>
 800b400:	9b01      	ldr	r3, [sp, #4]
 800b402:	429c      	cmp	r4, r3
 800b404:	d9bb      	bls.n	800b37e <__hexnan+0x8a>
 800b406:	2300      	movs	r3, #0
 800b408:	2501      	movs	r5, #1
 800b40a:	3c04      	subs	r4, #4
 800b40c:	6023      	str	r3, [r4, #0]
 800b40e:	220f      	movs	r2, #15
 800b410:	6823      	ldr	r3, [r4, #0]
 800b412:	4010      	ands	r0, r2
 800b414:	011b      	lsls	r3, r3, #4
 800b416:	4303      	orrs	r3, r0
 800b418:	6023      	str	r3, [r4, #0]
 800b41a:	e7b0      	b.n	800b37e <__hexnan+0x8a>
 800b41c:	9b06      	ldr	r3, [sp, #24]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d0de      	beq.n	800b3e0 <__hexnan+0xec>
 800b422:	2320      	movs	r3, #32
 800b424:	9a06      	ldr	r2, [sp, #24]
 800b426:	9902      	ldr	r1, [sp, #8]
 800b428:	1a9b      	subs	r3, r3, r2
 800b42a:	2201      	movs	r2, #1
 800b42c:	4252      	negs	r2, r2
 800b42e:	40da      	lsrs	r2, r3
 800b430:	3904      	subs	r1, #4
 800b432:	680b      	ldr	r3, [r1, #0]
 800b434:	4013      	ands	r3, r2
 800b436:	600b      	str	r3, [r1, #0]
 800b438:	e7d2      	b.n	800b3e0 <__hexnan+0xec>
 800b43a:	3f04      	subs	r7, #4
 800b43c:	e7d0      	b.n	800b3e0 <__hexnan+0xec>
 800b43e:	2004      	movs	r0, #4
 800b440:	b00b      	add	sp, #44	; 0x2c
 800b442:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b444 <__ascii_mbtowc>:
 800b444:	b082      	sub	sp, #8
 800b446:	2900      	cmp	r1, #0
 800b448:	d100      	bne.n	800b44c <__ascii_mbtowc+0x8>
 800b44a:	a901      	add	r1, sp, #4
 800b44c:	1e10      	subs	r0, r2, #0
 800b44e:	d006      	beq.n	800b45e <__ascii_mbtowc+0x1a>
 800b450:	2b00      	cmp	r3, #0
 800b452:	d006      	beq.n	800b462 <__ascii_mbtowc+0x1e>
 800b454:	7813      	ldrb	r3, [r2, #0]
 800b456:	600b      	str	r3, [r1, #0]
 800b458:	7810      	ldrb	r0, [r2, #0]
 800b45a:	1e43      	subs	r3, r0, #1
 800b45c:	4198      	sbcs	r0, r3
 800b45e:	b002      	add	sp, #8
 800b460:	4770      	bx	lr
 800b462:	2002      	movs	r0, #2
 800b464:	4240      	negs	r0, r0
 800b466:	e7fa      	b.n	800b45e <__ascii_mbtowc+0x1a>

0800b468 <_realloc_r>:
 800b468:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b46a:	0007      	movs	r7, r0
 800b46c:	000e      	movs	r6, r1
 800b46e:	0014      	movs	r4, r2
 800b470:	2900      	cmp	r1, #0
 800b472:	d105      	bne.n	800b480 <_realloc_r+0x18>
 800b474:	0011      	movs	r1, r2
 800b476:	f7fd fddd 	bl	8009034 <_malloc_r>
 800b47a:	0005      	movs	r5, r0
 800b47c:	0028      	movs	r0, r5
 800b47e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b480:	2a00      	cmp	r2, #0
 800b482:	d103      	bne.n	800b48c <_realloc_r+0x24>
 800b484:	f7fd fd60 	bl	8008f48 <_free_r>
 800b488:	0025      	movs	r5, r4
 800b48a:	e7f7      	b.n	800b47c <_realloc_r+0x14>
 800b48c:	f000 f83f 	bl	800b50e <_malloc_usable_size_r>
 800b490:	9001      	str	r0, [sp, #4]
 800b492:	4284      	cmp	r4, r0
 800b494:	d803      	bhi.n	800b49e <_realloc_r+0x36>
 800b496:	0035      	movs	r5, r6
 800b498:	0843      	lsrs	r3, r0, #1
 800b49a:	42a3      	cmp	r3, r4
 800b49c:	d3ee      	bcc.n	800b47c <_realloc_r+0x14>
 800b49e:	0021      	movs	r1, r4
 800b4a0:	0038      	movs	r0, r7
 800b4a2:	f7fd fdc7 	bl	8009034 <_malloc_r>
 800b4a6:	1e05      	subs	r5, r0, #0
 800b4a8:	d0e8      	beq.n	800b47c <_realloc_r+0x14>
 800b4aa:	9b01      	ldr	r3, [sp, #4]
 800b4ac:	0022      	movs	r2, r4
 800b4ae:	429c      	cmp	r4, r3
 800b4b0:	d900      	bls.n	800b4b4 <_realloc_r+0x4c>
 800b4b2:	001a      	movs	r2, r3
 800b4b4:	0031      	movs	r1, r6
 800b4b6:	0028      	movs	r0, r5
 800b4b8:	f7ff fc0c 	bl	800acd4 <memcpy>
 800b4bc:	0031      	movs	r1, r6
 800b4be:	0038      	movs	r0, r7
 800b4c0:	f7fd fd42 	bl	8008f48 <_free_r>
 800b4c4:	e7da      	b.n	800b47c <_realloc_r+0x14>

0800b4c6 <__ascii_wctomb>:
 800b4c6:	0003      	movs	r3, r0
 800b4c8:	1e08      	subs	r0, r1, #0
 800b4ca:	d005      	beq.n	800b4d8 <__ascii_wctomb+0x12>
 800b4cc:	2aff      	cmp	r2, #255	; 0xff
 800b4ce:	d904      	bls.n	800b4da <__ascii_wctomb+0x14>
 800b4d0:	228a      	movs	r2, #138	; 0x8a
 800b4d2:	2001      	movs	r0, #1
 800b4d4:	601a      	str	r2, [r3, #0]
 800b4d6:	4240      	negs	r0, r0
 800b4d8:	4770      	bx	lr
 800b4da:	2001      	movs	r0, #1
 800b4dc:	700a      	strb	r2, [r1, #0]
 800b4de:	e7fb      	b.n	800b4d8 <__ascii_wctomb+0x12>

0800b4e0 <fiprintf>:
 800b4e0:	b40e      	push	{r1, r2, r3}
 800b4e2:	b517      	push	{r0, r1, r2, r4, lr}
 800b4e4:	4c05      	ldr	r4, [pc, #20]	; (800b4fc <fiprintf+0x1c>)
 800b4e6:	ab05      	add	r3, sp, #20
 800b4e8:	cb04      	ldmia	r3!, {r2}
 800b4ea:	0001      	movs	r1, r0
 800b4ec:	6820      	ldr	r0, [r4, #0]
 800b4ee:	9301      	str	r3, [sp, #4]
 800b4f0:	f000 f83c 	bl	800b56c <_vfiprintf_r>
 800b4f4:	bc1e      	pop	{r1, r2, r3, r4}
 800b4f6:	bc08      	pop	{r3}
 800b4f8:	b003      	add	sp, #12
 800b4fa:	4718      	bx	r3
 800b4fc:	20000064 	.word	0x20000064

0800b500 <abort>:
 800b500:	2006      	movs	r0, #6
 800b502:	b510      	push	{r4, lr}
 800b504:	f000 fa1e 	bl	800b944 <raise>
 800b508:	2001      	movs	r0, #1
 800b50a:	f7f9 fa4a 	bl	80049a2 <_exit>

0800b50e <_malloc_usable_size_r>:
 800b50e:	1f0b      	subs	r3, r1, #4
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	1f18      	subs	r0, r3, #4
 800b514:	2b00      	cmp	r3, #0
 800b516:	da01      	bge.n	800b51c <_malloc_usable_size_r+0xe>
 800b518:	580b      	ldr	r3, [r1, r0]
 800b51a:	18c0      	adds	r0, r0, r3
 800b51c:	4770      	bx	lr

0800b51e <__sfputc_r>:
 800b51e:	6893      	ldr	r3, [r2, #8]
 800b520:	b510      	push	{r4, lr}
 800b522:	3b01      	subs	r3, #1
 800b524:	6093      	str	r3, [r2, #8]
 800b526:	2b00      	cmp	r3, #0
 800b528:	da04      	bge.n	800b534 <__sfputc_r+0x16>
 800b52a:	6994      	ldr	r4, [r2, #24]
 800b52c:	42a3      	cmp	r3, r4
 800b52e:	db07      	blt.n	800b540 <__sfputc_r+0x22>
 800b530:	290a      	cmp	r1, #10
 800b532:	d005      	beq.n	800b540 <__sfputc_r+0x22>
 800b534:	6813      	ldr	r3, [r2, #0]
 800b536:	1c58      	adds	r0, r3, #1
 800b538:	6010      	str	r0, [r2, #0]
 800b53a:	7019      	strb	r1, [r3, #0]
 800b53c:	0008      	movs	r0, r1
 800b53e:	bd10      	pop	{r4, pc}
 800b540:	f000 f930 	bl	800b7a4 <__swbuf_r>
 800b544:	0001      	movs	r1, r0
 800b546:	e7f9      	b.n	800b53c <__sfputc_r+0x1e>

0800b548 <__sfputs_r>:
 800b548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b54a:	0006      	movs	r6, r0
 800b54c:	000f      	movs	r7, r1
 800b54e:	0014      	movs	r4, r2
 800b550:	18d5      	adds	r5, r2, r3
 800b552:	42ac      	cmp	r4, r5
 800b554:	d101      	bne.n	800b55a <__sfputs_r+0x12>
 800b556:	2000      	movs	r0, #0
 800b558:	e007      	b.n	800b56a <__sfputs_r+0x22>
 800b55a:	7821      	ldrb	r1, [r4, #0]
 800b55c:	003a      	movs	r2, r7
 800b55e:	0030      	movs	r0, r6
 800b560:	f7ff ffdd 	bl	800b51e <__sfputc_r>
 800b564:	3401      	adds	r4, #1
 800b566:	1c43      	adds	r3, r0, #1
 800b568:	d1f3      	bne.n	800b552 <__sfputs_r+0xa>
 800b56a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b56c <_vfiprintf_r>:
 800b56c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b56e:	b0a1      	sub	sp, #132	; 0x84
 800b570:	000f      	movs	r7, r1
 800b572:	0015      	movs	r5, r2
 800b574:	001e      	movs	r6, r3
 800b576:	9003      	str	r0, [sp, #12]
 800b578:	2800      	cmp	r0, #0
 800b57a:	d004      	beq.n	800b586 <_vfiprintf_r+0x1a>
 800b57c:	6a03      	ldr	r3, [r0, #32]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d101      	bne.n	800b586 <_vfiprintf_r+0x1a>
 800b582:	f7fc fd0d 	bl	8007fa0 <__sinit>
 800b586:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b588:	07db      	lsls	r3, r3, #31
 800b58a:	d405      	bmi.n	800b598 <_vfiprintf_r+0x2c>
 800b58c:	89bb      	ldrh	r3, [r7, #12]
 800b58e:	059b      	lsls	r3, r3, #22
 800b590:	d402      	bmi.n	800b598 <_vfiprintf_r+0x2c>
 800b592:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b594:	f7fc fe29 	bl	80081ea <__retarget_lock_acquire_recursive>
 800b598:	89bb      	ldrh	r3, [r7, #12]
 800b59a:	071b      	lsls	r3, r3, #28
 800b59c:	d502      	bpl.n	800b5a4 <_vfiprintf_r+0x38>
 800b59e:	693b      	ldr	r3, [r7, #16]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d113      	bne.n	800b5cc <_vfiprintf_r+0x60>
 800b5a4:	0039      	movs	r1, r7
 800b5a6:	9803      	ldr	r0, [sp, #12]
 800b5a8:	f000 f93e 	bl	800b828 <__swsetup_r>
 800b5ac:	2800      	cmp	r0, #0
 800b5ae:	d00d      	beq.n	800b5cc <_vfiprintf_r+0x60>
 800b5b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b5b2:	07db      	lsls	r3, r3, #31
 800b5b4:	d503      	bpl.n	800b5be <_vfiprintf_r+0x52>
 800b5b6:	2001      	movs	r0, #1
 800b5b8:	4240      	negs	r0, r0
 800b5ba:	b021      	add	sp, #132	; 0x84
 800b5bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5be:	89bb      	ldrh	r3, [r7, #12]
 800b5c0:	059b      	lsls	r3, r3, #22
 800b5c2:	d4f8      	bmi.n	800b5b6 <_vfiprintf_r+0x4a>
 800b5c4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b5c6:	f7fc fe11 	bl	80081ec <__retarget_lock_release_recursive>
 800b5ca:	e7f4      	b.n	800b5b6 <_vfiprintf_r+0x4a>
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	ac08      	add	r4, sp, #32
 800b5d0:	6163      	str	r3, [r4, #20]
 800b5d2:	3320      	adds	r3, #32
 800b5d4:	7663      	strb	r3, [r4, #25]
 800b5d6:	3310      	adds	r3, #16
 800b5d8:	76a3      	strb	r3, [r4, #26]
 800b5da:	9607      	str	r6, [sp, #28]
 800b5dc:	002e      	movs	r6, r5
 800b5de:	7833      	ldrb	r3, [r6, #0]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d001      	beq.n	800b5e8 <_vfiprintf_r+0x7c>
 800b5e4:	2b25      	cmp	r3, #37	; 0x25
 800b5e6:	d148      	bne.n	800b67a <_vfiprintf_r+0x10e>
 800b5e8:	1b73      	subs	r3, r6, r5
 800b5ea:	9305      	str	r3, [sp, #20]
 800b5ec:	42ae      	cmp	r6, r5
 800b5ee:	d00b      	beq.n	800b608 <_vfiprintf_r+0x9c>
 800b5f0:	002a      	movs	r2, r5
 800b5f2:	0039      	movs	r1, r7
 800b5f4:	9803      	ldr	r0, [sp, #12]
 800b5f6:	f7ff ffa7 	bl	800b548 <__sfputs_r>
 800b5fa:	3001      	adds	r0, #1
 800b5fc:	d100      	bne.n	800b600 <_vfiprintf_r+0x94>
 800b5fe:	e0af      	b.n	800b760 <_vfiprintf_r+0x1f4>
 800b600:	6963      	ldr	r3, [r4, #20]
 800b602:	9a05      	ldr	r2, [sp, #20]
 800b604:	189b      	adds	r3, r3, r2
 800b606:	6163      	str	r3, [r4, #20]
 800b608:	7833      	ldrb	r3, [r6, #0]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d100      	bne.n	800b610 <_vfiprintf_r+0xa4>
 800b60e:	e0a7      	b.n	800b760 <_vfiprintf_r+0x1f4>
 800b610:	2201      	movs	r2, #1
 800b612:	2300      	movs	r3, #0
 800b614:	4252      	negs	r2, r2
 800b616:	6062      	str	r2, [r4, #4]
 800b618:	a904      	add	r1, sp, #16
 800b61a:	3254      	adds	r2, #84	; 0x54
 800b61c:	1852      	adds	r2, r2, r1
 800b61e:	1c75      	adds	r5, r6, #1
 800b620:	6023      	str	r3, [r4, #0]
 800b622:	60e3      	str	r3, [r4, #12]
 800b624:	60a3      	str	r3, [r4, #8]
 800b626:	7013      	strb	r3, [r2, #0]
 800b628:	65a3      	str	r3, [r4, #88]	; 0x58
 800b62a:	4b59      	ldr	r3, [pc, #356]	; (800b790 <_vfiprintf_r+0x224>)
 800b62c:	2205      	movs	r2, #5
 800b62e:	0018      	movs	r0, r3
 800b630:	7829      	ldrb	r1, [r5, #0]
 800b632:	9305      	str	r3, [sp, #20]
 800b634:	f7fc fddb 	bl	80081ee <memchr>
 800b638:	1c6e      	adds	r6, r5, #1
 800b63a:	2800      	cmp	r0, #0
 800b63c:	d11f      	bne.n	800b67e <_vfiprintf_r+0x112>
 800b63e:	6822      	ldr	r2, [r4, #0]
 800b640:	06d3      	lsls	r3, r2, #27
 800b642:	d504      	bpl.n	800b64e <_vfiprintf_r+0xe2>
 800b644:	2353      	movs	r3, #83	; 0x53
 800b646:	a904      	add	r1, sp, #16
 800b648:	185b      	adds	r3, r3, r1
 800b64a:	2120      	movs	r1, #32
 800b64c:	7019      	strb	r1, [r3, #0]
 800b64e:	0713      	lsls	r3, r2, #28
 800b650:	d504      	bpl.n	800b65c <_vfiprintf_r+0xf0>
 800b652:	2353      	movs	r3, #83	; 0x53
 800b654:	a904      	add	r1, sp, #16
 800b656:	185b      	adds	r3, r3, r1
 800b658:	212b      	movs	r1, #43	; 0x2b
 800b65a:	7019      	strb	r1, [r3, #0]
 800b65c:	782b      	ldrb	r3, [r5, #0]
 800b65e:	2b2a      	cmp	r3, #42	; 0x2a
 800b660:	d016      	beq.n	800b690 <_vfiprintf_r+0x124>
 800b662:	002e      	movs	r6, r5
 800b664:	2100      	movs	r1, #0
 800b666:	200a      	movs	r0, #10
 800b668:	68e3      	ldr	r3, [r4, #12]
 800b66a:	7832      	ldrb	r2, [r6, #0]
 800b66c:	1c75      	adds	r5, r6, #1
 800b66e:	3a30      	subs	r2, #48	; 0x30
 800b670:	2a09      	cmp	r2, #9
 800b672:	d94e      	bls.n	800b712 <_vfiprintf_r+0x1a6>
 800b674:	2900      	cmp	r1, #0
 800b676:	d111      	bne.n	800b69c <_vfiprintf_r+0x130>
 800b678:	e017      	b.n	800b6aa <_vfiprintf_r+0x13e>
 800b67a:	3601      	adds	r6, #1
 800b67c:	e7af      	b.n	800b5de <_vfiprintf_r+0x72>
 800b67e:	9b05      	ldr	r3, [sp, #20]
 800b680:	6822      	ldr	r2, [r4, #0]
 800b682:	1ac0      	subs	r0, r0, r3
 800b684:	2301      	movs	r3, #1
 800b686:	4083      	lsls	r3, r0
 800b688:	4313      	orrs	r3, r2
 800b68a:	0035      	movs	r5, r6
 800b68c:	6023      	str	r3, [r4, #0]
 800b68e:	e7cc      	b.n	800b62a <_vfiprintf_r+0xbe>
 800b690:	9b07      	ldr	r3, [sp, #28]
 800b692:	1d19      	adds	r1, r3, #4
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	9107      	str	r1, [sp, #28]
 800b698:	2b00      	cmp	r3, #0
 800b69a:	db01      	blt.n	800b6a0 <_vfiprintf_r+0x134>
 800b69c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b69e:	e004      	b.n	800b6aa <_vfiprintf_r+0x13e>
 800b6a0:	425b      	negs	r3, r3
 800b6a2:	60e3      	str	r3, [r4, #12]
 800b6a4:	2302      	movs	r3, #2
 800b6a6:	4313      	orrs	r3, r2
 800b6a8:	6023      	str	r3, [r4, #0]
 800b6aa:	7833      	ldrb	r3, [r6, #0]
 800b6ac:	2b2e      	cmp	r3, #46	; 0x2e
 800b6ae:	d10a      	bne.n	800b6c6 <_vfiprintf_r+0x15a>
 800b6b0:	7873      	ldrb	r3, [r6, #1]
 800b6b2:	2b2a      	cmp	r3, #42	; 0x2a
 800b6b4:	d135      	bne.n	800b722 <_vfiprintf_r+0x1b6>
 800b6b6:	9b07      	ldr	r3, [sp, #28]
 800b6b8:	3602      	adds	r6, #2
 800b6ba:	1d1a      	adds	r2, r3, #4
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	9207      	str	r2, [sp, #28]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	db2b      	blt.n	800b71c <_vfiprintf_r+0x1b0>
 800b6c4:	9309      	str	r3, [sp, #36]	; 0x24
 800b6c6:	4d33      	ldr	r5, [pc, #204]	; (800b794 <_vfiprintf_r+0x228>)
 800b6c8:	2203      	movs	r2, #3
 800b6ca:	0028      	movs	r0, r5
 800b6cc:	7831      	ldrb	r1, [r6, #0]
 800b6ce:	f7fc fd8e 	bl	80081ee <memchr>
 800b6d2:	2800      	cmp	r0, #0
 800b6d4:	d006      	beq.n	800b6e4 <_vfiprintf_r+0x178>
 800b6d6:	2340      	movs	r3, #64	; 0x40
 800b6d8:	1b40      	subs	r0, r0, r5
 800b6da:	4083      	lsls	r3, r0
 800b6dc:	6822      	ldr	r2, [r4, #0]
 800b6de:	3601      	adds	r6, #1
 800b6e0:	4313      	orrs	r3, r2
 800b6e2:	6023      	str	r3, [r4, #0]
 800b6e4:	7831      	ldrb	r1, [r6, #0]
 800b6e6:	2206      	movs	r2, #6
 800b6e8:	482b      	ldr	r0, [pc, #172]	; (800b798 <_vfiprintf_r+0x22c>)
 800b6ea:	1c75      	adds	r5, r6, #1
 800b6ec:	7621      	strb	r1, [r4, #24]
 800b6ee:	f7fc fd7e 	bl	80081ee <memchr>
 800b6f2:	2800      	cmp	r0, #0
 800b6f4:	d043      	beq.n	800b77e <_vfiprintf_r+0x212>
 800b6f6:	4b29      	ldr	r3, [pc, #164]	; (800b79c <_vfiprintf_r+0x230>)
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d125      	bne.n	800b748 <_vfiprintf_r+0x1dc>
 800b6fc:	2207      	movs	r2, #7
 800b6fe:	9b07      	ldr	r3, [sp, #28]
 800b700:	3307      	adds	r3, #7
 800b702:	4393      	bics	r3, r2
 800b704:	3308      	adds	r3, #8
 800b706:	9307      	str	r3, [sp, #28]
 800b708:	6963      	ldr	r3, [r4, #20]
 800b70a:	9a04      	ldr	r2, [sp, #16]
 800b70c:	189b      	adds	r3, r3, r2
 800b70e:	6163      	str	r3, [r4, #20]
 800b710:	e764      	b.n	800b5dc <_vfiprintf_r+0x70>
 800b712:	4343      	muls	r3, r0
 800b714:	002e      	movs	r6, r5
 800b716:	2101      	movs	r1, #1
 800b718:	189b      	adds	r3, r3, r2
 800b71a:	e7a6      	b.n	800b66a <_vfiprintf_r+0xfe>
 800b71c:	2301      	movs	r3, #1
 800b71e:	425b      	negs	r3, r3
 800b720:	e7d0      	b.n	800b6c4 <_vfiprintf_r+0x158>
 800b722:	2300      	movs	r3, #0
 800b724:	200a      	movs	r0, #10
 800b726:	001a      	movs	r2, r3
 800b728:	3601      	adds	r6, #1
 800b72a:	6063      	str	r3, [r4, #4]
 800b72c:	7831      	ldrb	r1, [r6, #0]
 800b72e:	1c75      	adds	r5, r6, #1
 800b730:	3930      	subs	r1, #48	; 0x30
 800b732:	2909      	cmp	r1, #9
 800b734:	d903      	bls.n	800b73e <_vfiprintf_r+0x1d2>
 800b736:	2b00      	cmp	r3, #0
 800b738:	d0c5      	beq.n	800b6c6 <_vfiprintf_r+0x15a>
 800b73a:	9209      	str	r2, [sp, #36]	; 0x24
 800b73c:	e7c3      	b.n	800b6c6 <_vfiprintf_r+0x15a>
 800b73e:	4342      	muls	r2, r0
 800b740:	002e      	movs	r6, r5
 800b742:	2301      	movs	r3, #1
 800b744:	1852      	adds	r2, r2, r1
 800b746:	e7f1      	b.n	800b72c <_vfiprintf_r+0x1c0>
 800b748:	aa07      	add	r2, sp, #28
 800b74a:	9200      	str	r2, [sp, #0]
 800b74c:	0021      	movs	r1, r4
 800b74e:	003a      	movs	r2, r7
 800b750:	4b13      	ldr	r3, [pc, #76]	; (800b7a0 <_vfiprintf_r+0x234>)
 800b752:	9803      	ldr	r0, [sp, #12]
 800b754:	f7fb fdb6 	bl	80072c4 <_printf_float>
 800b758:	9004      	str	r0, [sp, #16]
 800b75a:	9b04      	ldr	r3, [sp, #16]
 800b75c:	3301      	adds	r3, #1
 800b75e:	d1d3      	bne.n	800b708 <_vfiprintf_r+0x19c>
 800b760:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b762:	07db      	lsls	r3, r3, #31
 800b764:	d405      	bmi.n	800b772 <_vfiprintf_r+0x206>
 800b766:	89bb      	ldrh	r3, [r7, #12]
 800b768:	059b      	lsls	r3, r3, #22
 800b76a:	d402      	bmi.n	800b772 <_vfiprintf_r+0x206>
 800b76c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b76e:	f7fc fd3d 	bl	80081ec <__retarget_lock_release_recursive>
 800b772:	89bb      	ldrh	r3, [r7, #12]
 800b774:	065b      	lsls	r3, r3, #25
 800b776:	d500      	bpl.n	800b77a <_vfiprintf_r+0x20e>
 800b778:	e71d      	b.n	800b5b6 <_vfiprintf_r+0x4a>
 800b77a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b77c:	e71d      	b.n	800b5ba <_vfiprintf_r+0x4e>
 800b77e:	aa07      	add	r2, sp, #28
 800b780:	9200      	str	r2, [sp, #0]
 800b782:	0021      	movs	r1, r4
 800b784:	003a      	movs	r2, r7
 800b786:	4b06      	ldr	r3, [pc, #24]	; (800b7a0 <_vfiprintf_r+0x234>)
 800b788:	9803      	ldr	r0, [sp, #12]
 800b78a:	f7fc f861 	bl	8007850 <_printf_i>
 800b78e:	e7e3      	b.n	800b758 <_vfiprintf_r+0x1ec>
 800b790:	0800bf99 	.word	0x0800bf99
 800b794:	0800bf9f 	.word	0x0800bf9f
 800b798:	0800bfa3 	.word	0x0800bfa3
 800b79c:	080072c5 	.word	0x080072c5
 800b7a0:	0800b549 	.word	0x0800b549

0800b7a4 <__swbuf_r>:
 800b7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7a6:	0006      	movs	r6, r0
 800b7a8:	000d      	movs	r5, r1
 800b7aa:	0014      	movs	r4, r2
 800b7ac:	2800      	cmp	r0, #0
 800b7ae:	d004      	beq.n	800b7ba <__swbuf_r+0x16>
 800b7b0:	6a03      	ldr	r3, [r0, #32]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d101      	bne.n	800b7ba <__swbuf_r+0x16>
 800b7b6:	f7fc fbf3 	bl	8007fa0 <__sinit>
 800b7ba:	69a3      	ldr	r3, [r4, #24]
 800b7bc:	60a3      	str	r3, [r4, #8]
 800b7be:	89a3      	ldrh	r3, [r4, #12]
 800b7c0:	071b      	lsls	r3, r3, #28
 800b7c2:	d528      	bpl.n	800b816 <__swbuf_r+0x72>
 800b7c4:	6923      	ldr	r3, [r4, #16]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d025      	beq.n	800b816 <__swbuf_r+0x72>
 800b7ca:	6923      	ldr	r3, [r4, #16]
 800b7cc:	6820      	ldr	r0, [r4, #0]
 800b7ce:	b2ef      	uxtb	r7, r5
 800b7d0:	1ac0      	subs	r0, r0, r3
 800b7d2:	6963      	ldr	r3, [r4, #20]
 800b7d4:	b2ed      	uxtb	r5, r5
 800b7d6:	4283      	cmp	r3, r0
 800b7d8:	dc05      	bgt.n	800b7e6 <__swbuf_r+0x42>
 800b7da:	0021      	movs	r1, r4
 800b7dc:	0030      	movs	r0, r6
 800b7de:	f7ff fa17 	bl	800ac10 <_fflush_r>
 800b7e2:	2800      	cmp	r0, #0
 800b7e4:	d11d      	bne.n	800b822 <__swbuf_r+0x7e>
 800b7e6:	68a3      	ldr	r3, [r4, #8]
 800b7e8:	3001      	adds	r0, #1
 800b7ea:	3b01      	subs	r3, #1
 800b7ec:	60a3      	str	r3, [r4, #8]
 800b7ee:	6823      	ldr	r3, [r4, #0]
 800b7f0:	1c5a      	adds	r2, r3, #1
 800b7f2:	6022      	str	r2, [r4, #0]
 800b7f4:	701f      	strb	r7, [r3, #0]
 800b7f6:	6963      	ldr	r3, [r4, #20]
 800b7f8:	4283      	cmp	r3, r0
 800b7fa:	d004      	beq.n	800b806 <__swbuf_r+0x62>
 800b7fc:	89a3      	ldrh	r3, [r4, #12]
 800b7fe:	07db      	lsls	r3, r3, #31
 800b800:	d507      	bpl.n	800b812 <__swbuf_r+0x6e>
 800b802:	2d0a      	cmp	r5, #10
 800b804:	d105      	bne.n	800b812 <__swbuf_r+0x6e>
 800b806:	0021      	movs	r1, r4
 800b808:	0030      	movs	r0, r6
 800b80a:	f7ff fa01 	bl	800ac10 <_fflush_r>
 800b80e:	2800      	cmp	r0, #0
 800b810:	d107      	bne.n	800b822 <__swbuf_r+0x7e>
 800b812:	0028      	movs	r0, r5
 800b814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b816:	0021      	movs	r1, r4
 800b818:	0030      	movs	r0, r6
 800b81a:	f000 f805 	bl	800b828 <__swsetup_r>
 800b81e:	2800      	cmp	r0, #0
 800b820:	d0d3      	beq.n	800b7ca <__swbuf_r+0x26>
 800b822:	2501      	movs	r5, #1
 800b824:	426d      	negs	r5, r5
 800b826:	e7f4      	b.n	800b812 <__swbuf_r+0x6e>

0800b828 <__swsetup_r>:
 800b828:	4b30      	ldr	r3, [pc, #192]	; (800b8ec <__swsetup_r+0xc4>)
 800b82a:	b570      	push	{r4, r5, r6, lr}
 800b82c:	0005      	movs	r5, r0
 800b82e:	6818      	ldr	r0, [r3, #0]
 800b830:	000c      	movs	r4, r1
 800b832:	2800      	cmp	r0, #0
 800b834:	d004      	beq.n	800b840 <__swsetup_r+0x18>
 800b836:	6a03      	ldr	r3, [r0, #32]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d101      	bne.n	800b840 <__swsetup_r+0x18>
 800b83c:	f7fc fbb0 	bl	8007fa0 <__sinit>
 800b840:	230c      	movs	r3, #12
 800b842:	5ee2      	ldrsh	r2, [r4, r3]
 800b844:	b293      	uxth	r3, r2
 800b846:	0711      	lsls	r1, r2, #28
 800b848:	d423      	bmi.n	800b892 <__swsetup_r+0x6a>
 800b84a:	06d9      	lsls	r1, r3, #27
 800b84c:	d407      	bmi.n	800b85e <__swsetup_r+0x36>
 800b84e:	2309      	movs	r3, #9
 800b850:	2001      	movs	r0, #1
 800b852:	602b      	str	r3, [r5, #0]
 800b854:	3337      	adds	r3, #55	; 0x37
 800b856:	4313      	orrs	r3, r2
 800b858:	81a3      	strh	r3, [r4, #12]
 800b85a:	4240      	negs	r0, r0
 800b85c:	bd70      	pop	{r4, r5, r6, pc}
 800b85e:	075b      	lsls	r3, r3, #29
 800b860:	d513      	bpl.n	800b88a <__swsetup_r+0x62>
 800b862:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b864:	2900      	cmp	r1, #0
 800b866:	d008      	beq.n	800b87a <__swsetup_r+0x52>
 800b868:	0023      	movs	r3, r4
 800b86a:	3344      	adds	r3, #68	; 0x44
 800b86c:	4299      	cmp	r1, r3
 800b86e:	d002      	beq.n	800b876 <__swsetup_r+0x4e>
 800b870:	0028      	movs	r0, r5
 800b872:	f7fd fb69 	bl	8008f48 <_free_r>
 800b876:	2300      	movs	r3, #0
 800b878:	6363      	str	r3, [r4, #52]	; 0x34
 800b87a:	2224      	movs	r2, #36	; 0x24
 800b87c:	89a3      	ldrh	r3, [r4, #12]
 800b87e:	4393      	bics	r3, r2
 800b880:	81a3      	strh	r3, [r4, #12]
 800b882:	2300      	movs	r3, #0
 800b884:	6063      	str	r3, [r4, #4]
 800b886:	6923      	ldr	r3, [r4, #16]
 800b888:	6023      	str	r3, [r4, #0]
 800b88a:	2308      	movs	r3, #8
 800b88c:	89a2      	ldrh	r2, [r4, #12]
 800b88e:	4313      	orrs	r3, r2
 800b890:	81a3      	strh	r3, [r4, #12]
 800b892:	6923      	ldr	r3, [r4, #16]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d10b      	bne.n	800b8b0 <__swsetup_r+0x88>
 800b898:	21a0      	movs	r1, #160	; 0xa0
 800b89a:	2280      	movs	r2, #128	; 0x80
 800b89c:	89a3      	ldrh	r3, [r4, #12]
 800b89e:	0089      	lsls	r1, r1, #2
 800b8a0:	0092      	lsls	r2, r2, #2
 800b8a2:	400b      	ands	r3, r1
 800b8a4:	4293      	cmp	r3, r2
 800b8a6:	d003      	beq.n	800b8b0 <__swsetup_r+0x88>
 800b8a8:	0021      	movs	r1, r4
 800b8aa:	0028      	movs	r0, r5
 800b8ac:	f000 f892 	bl	800b9d4 <__smakebuf_r>
 800b8b0:	220c      	movs	r2, #12
 800b8b2:	5ea3      	ldrsh	r3, [r4, r2]
 800b8b4:	2001      	movs	r0, #1
 800b8b6:	001a      	movs	r2, r3
 800b8b8:	b299      	uxth	r1, r3
 800b8ba:	4002      	ands	r2, r0
 800b8bc:	4203      	tst	r3, r0
 800b8be:	d00f      	beq.n	800b8e0 <__swsetup_r+0xb8>
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	60a2      	str	r2, [r4, #8]
 800b8c4:	6962      	ldr	r2, [r4, #20]
 800b8c6:	4252      	negs	r2, r2
 800b8c8:	61a2      	str	r2, [r4, #24]
 800b8ca:	2000      	movs	r0, #0
 800b8cc:	6922      	ldr	r2, [r4, #16]
 800b8ce:	4282      	cmp	r2, r0
 800b8d0:	d1c4      	bne.n	800b85c <__swsetup_r+0x34>
 800b8d2:	0609      	lsls	r1, r1, #24
 800b8d4:	d5c2      	bpl.n	800b85c <__swsetup_r+0x34>
 800b8d6:	2240      	movs	r2, #64	; 0x40
 800b8d8:	4313      	orrs	r3, r2
 800b8da:	81a3      	strh	r3, [r4, #12]
 800b8dc:	3801      	subs	r0, #1
 800b8de:	e7bd      	b.n	800b85c <__swsetup_r+0x34>
 800b8e0:	0788      	lsls	r0, r1, #30
 800b8e2:	d400      	bmi.n	800b8e6 <__swsetup_r+0xbe>
 800b8e4:	6962      	ldr	r2, [r4, #20]
 800b8e6:	60a2      	str	r2, [r4, #8]
 800b8e8:	e7ef      	b.n	800b8ca <__swsetup_r+0xa2>
 800b8ea:	46c0      	nop			; (mov r8, r8)
 800b8ec:	20000064 	.word	0x20000064

0800b8f0 <_raise_r>:
 800b8f0:	b570      	push	{r4, r5, r6, lr}
 800b8f2:	0004      	movs	r4, r0
 800b8f4:	000d      	movs	r5, r1
 800b8f6:	291f      	cmp	r1, #31
 800b8f8:	d904      	bls.n	800b904 <_raise_r+0x14>
 800b8fa:	2316      	movs	r3, #22
 800b8fc:	6003      	str	r3, [r0, #0]
 800b8fe:	2001      	movs	r0, #1
 800b900:	4240      	negs	r0, r0
 800b902:	bd70      	pop	{r4, r5, r6, pc}
 800b904:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800b906:	2b00      	cmp	r3, #0
 800b908:	d004      	beq.n	800b914 <_raise_r+0x24>
 800b90a:	008a      	lsls	r2, r1, #2
 800b90c:	189b      	adds	r3, r3, r2
 800b90e:	681a      	ldr	r2, [r3, #0]
 800b910:	2a00      	cmp	r2, #0
 800b912:	d108      	bne.n	800b926 <_raise_r+0x36>
 800b914:	0020      	movs	r0, r4
 800b916:	f000 f831 	bl	800b97c <_getpid_r>
 800b91a:	002a      	movs	r2, r5
 800b91c:	0001      	movs	r1, r0
 800b91e:	0020      	movs	r0, r4
 800b920:	f000 f81a 	bl	800b958 <_kill_r>
 800b924:	e7ed      	b.n	800b902 <_raise_r+0x12>
 800b926:	2000      	movs	r0, #0
 800b928:	2a01      	cmp	r2, #1
 800b92a:	d0ea      	beq.n	800b902 <_raise_r+0x12>
 800b92c:	1c51      	adds	r1, r2, #1
 800b92e:	d103      	bne.n	800b938 <_raise_r+0x48>
 800b930:	2316      	movs	r3, #22
 800b932:	3001      	adds	r0, #1
 800b934:	6023      	str	r3, [r4, #0]
 800b936:	e7e4      	b.n	800b902 <_raise_r+0x12>
 800b938:	2400      	movs	r4, #0
 800b93a:	0028      	movs	r0, r5
 800b93c:	601c      	str	r4, [r3, #0]
 800b93e:	4790      	blx	r2
 800b940:	0020      	movs	r0, r4
 800b942:	e7de      	b.n	800b902 <_raise_r+0x12>

0800b944 <raise>:
 800b944:	b510      	push	{r4, lr}
 800b946:	4b03      	ldr	r3, [pc, #12]	; (800b954 <raise+0x10>)
 800b948:	0001      	movs	r1, r0
 800b94a:	6818      	ldr	r0, [r3, #0]
 800b94c:	f7ff ffd0 	bl	800b8f0 <_raise_r>
 800b950:	bd10      	pop	{r4, pc}
 800b952:	46c0      	nop			; (mov r8, r8)
 800b954:	20000064 	.word	0x20000064

0800b958 <_kill_r>:
 800b958:	2300      	movs	r3, #0
 800b95a:	b570      	push	{r4, r5, r6, lr}
 800b95c:	4d06      	ldr	r5, [pc, #24]	; (800b978 <_kill_r+0x20>)
 800b95e:	0004      	movs	r4, r0
 800b960:	0008      	movs	r0, r1
 800b962:	0011      	movs	r1, r2
 800b964:	602b      	str	r3, [r5, #0]
 800b966:	f7f9 f80c 	bl	8004982 <_kill>
 800b96a:	1c43      	adds	r3, r0, #1
 800b96c:	d103      	bne.n	800b976 <_kill_r+0x1e>
 800b96e:	682b      	ldr	r3, [r5, #0]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d000      	beq.n	800b976 <_kill_r+0x1e>
 800b974:	6023      	str	r3, [r4, #0]
 800b976:	bd70      	pop	{r4, r5, r6, pc}
 800b978:	2000044c 	.word	0x2000044c

0800b97c <_getpid_r>:
 800b97c:	b510      	push	{r4, lr}
 800b97e:	f7f8 fffa 	bl	8004976 <_getpid>
 800b982:	bd10      	pop	{r4, pc}

0800b984 <__swhatbuf_r>:
 800b984:	b570      	push	{r4, r5, r6, lr}
 800b986:	000e      	movs	r6, r1
 800b988:	001d      	movs	r5, r3
 800b98a:	230e      	movs	r3, #14
 800b98c:	5ec9      	ldrsh	r1, [r1, r3]
 800b98e:	0014      	movs	r4, r2
 800b990:	b096      	sub	sp, #88	; 0x58
 800b992:	2900      	cmp	r1, #0
 800b994:	da0c      	bge.n	800b9b0 <__swhatbuf_r+0x2c>
 800b996:	89b2      	ldrh	r2, [r6, #12]
 800b998:	2380      	movs	r3, #128	; 0x80
 800b99a:	0011      	movs	r1, r2
 800b99c:	4019      	ands	r1, r3
 800b99e:	421a      	tst	r2, r3
 800b9a0:	d013      	beq.n	800b9ca <__swhatbuf_r+0x46>
 800b9a2:	2100      	movs	r1, #0
 800b9a4:	3b40      	subs	r3, #64	; 0x40
 800b9a6:	2000      	movs	r0, #0
 800b9a8:	6029      	str	r1, [r5, #0]
 800b9aa:	6023      	str	r3, [r4, #0]
 800b9ac:	b016      	add	sp, #88	; 0x58
 800b9ae:	bd70      	pop	{r4, r5, r6, pc}
 800b9b0:	466a      	mov	r2, sp
 800b9b2:	f000 f84d 	bl	800ba50 <_fstat_r>
 800b9b6:	2800      	cmp	r0, #0
 800b9b8:	dbed      	blt.n	800b996 <__swhatbuf_r+0x12>
 800b9ba:	23f0      	movs	r3, #240	; 0xf0
 800b9bc:	9901      	ldr	r1, [sp, #4]
 800b9be:	021b      	lsls	r3, r3, #8
 800b9c0:	4019      	ands	r1, r3
 800b9c2:	4b03      	ldr	r3, [pc, #12]	; (800b9d0 <__swhatbuf_r+0x4c>)
 800b9c4:	18c9      	adds	r1, r1, r3
 800b9c6:	424b      	negs	r3, r1
 800b9c8:	4159      	adcs	r1, r3
 800b9ca:	2380      	movs	r3, #128	; 0x80
 800b9cc:	00db      	lsls	r3, r3, #3
 800b9ce:	e7ea      	b.n	800b9a6 <__swhatbuf_r+0x22>
 800b9d0:	ffffe000 	.word	0xffffe000

0800b9d4 <__smakebuf_r>:
 800b9d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9d6:	2602      	movs	r6, #2
 800b9d8:	898b      	ldrh	r3, [r1, #12]
 800b9da:	0005      	movs	r5, r0
 800b9dc:	000c      	movs	r4, r1
 800b9de:	4233      	tst	r3, r6
 800b9e0:	d006      	beq.n	800b9f0 <__smakebuf_r+0x1c>
 800b9e2:	0023      	movs	r3, r4
 800b9e4:	3347      	adds	r3, #71	; 0x47
 800b9e6:	6023      	str	r3, [r4, #0]
 800b9e8:	6123      	str	r3, [r4, #16]
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	6163      	str	r3, [r4, #20]
 800b9ee:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800b9f0:	466a      	mov	r2, sp
 800b9f2:	ab01      	add	r3, sp, #4
 800b9f4:	f7ff ffc6 	bl	800b984 <__swhatbuf_r>
 800b9f8:	9900      	ldr	r1, [sp, #0]
 800b9fa:	0007      	movs	r7, r0
 800b9fc:	0028      	movs	r0, r5
 800b9fe:	f7fd fb19 	bl	8009034 <_malloc_r>
 800ba02:	2800      	cmp	r0, #0
 800ba04:	d108      	bne.n	800ba18 <__smakebuf_r+0x44>
 800ba06:	220c      	movs	r2, #12
 800ba08:	5ea3      	ldrsh	r3, [r4, r2]
 800ba0a:	059a      	lsls	r2, r3, #22
 800ba0c:	d4ef      	bmi.n	800b9ee <__smakebuf_r+0x1a>
 800ba0e:	2203      	movs	r2, #3
 800ba10:	4393      	bics	r3, r2
 800ba12:	431e      	orrs	r6, r3
 800ba14:	81a6      	strh	r6, [r4, #12]
 800ba16:	e7e4      	b.n	800b9e2 <__smakebuf_r+0xe>
 800ba18:	2380      	movs	r3, #128	; 0x80
 800ba1a:	89a2      	ldrh	r2, [r4, #12]
 800ba1c:	6020      	str	r0, [r4, #0]
 800ba1e:	4313      	orrs	r3, r2
 800ba20:	81a3      	strh	r3, [r4, #12]
 800ba22:	9b00      	ldr	r3, [sp, #0]
 800ba24:	6120      	str	r0, [r4, #16]
 800ba26:	6163      	str	r3, [r4, #20]
 800ba28:	9b01      	ldr	r3, [sp, #4]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d00c      	beq.n	800ba48 <__smakebuf_r+0x74>
 800ba2e:	0028      	movs	r0, r5
 800ba30:	230e      	movs	r3, #14
 800ba32:	5ee1      	ldrsh	r1, [r4, r3]
 800ba34:	f000 f81e 	bl	800ba74 <_isatty_r>
 800ba38:	2800      	cmp	r0, #0
 800ba3a:	d005      	beq.n	800ba48 <__smakebuf_r+0x74>
 800ba3c:	2303      	movs	r3, #3
 800ba3e:	89a2      	ldrh	r2, [r4, #12]
 800ba40:	439a      	bics	r2, r3
 800ba42:	3b02      	subs	r3, #2
 800ba44:	4313      	orrs	r3, r2
 800ba46:	81a3      	strh	r3, [r4, #12]
 800ba48:	89a3      	ldrh	r3, [r4, #12]
 800ba4a:	433b      	orrs	r3, r7
 800ba4c:	81a3      	strh	r3, [r4, #12]
 800ba4e:	e7ce      	b.n	800b9ee <__smakebuf_r+0x1a>

0800ba50 <_fstat_r>:
 800ba50:	2300      	movs	r3, #0
 800ba52:	b570      	push	{r4, r5, r6, lr}
 800ba54:	4d06      	ldr	r5, [pc, #24]	; (800ba70 <_fstat_r+0x20>)
 800ba56:	0004      	movs	r4, r0
 800ba58:	0008      	movs	r0, r1
 800ba5a:	0011      	movs	r1, r2
 800ba5c:	602b      	str	r3, [r5, #0]
 800ba5e:	f7f8 ffef 	bl	8004a40 <_fstat>
 800ba62:	1c43      	adds	r3, r0, #1
 800ba64:	d103      	bne.n	800ba6e <_fstat_r+0x1e>
 800ba66:	682b      	ldr	r3, [r5, #0]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d000      	beq.n	800ba6e <_fstat_r+0x1e>
 800ba6c:	6023      	str	r3, [r4, #0]
 800ba6e:	bd70      	pop	{r4, r5, r6, pc}
 800ba70:	2000044c 	.word	0x2000044c

0800ba74 <_isatty_r>:
 800ba74:	2300      	movs	r3, #0
 800ba76:	b570      	push	{r4, r5, r6, lr}
 800ba78:	4d06      	ldr	r5, [pc, #24]	; (800ba94 <_isatty_r+0x20>)
 800ba7a:	0004      	movs	r4, r0
 800ba7c:	0008      	movs	r0, r1
 800ba7e:	602b      	str	r3, [r5, #0]
 800ba80:	f7f8 ffec 	bl	8004a5c <_isatty>
 800ba84:	1c43      	adds	r3, r0, #1
 800ba86:	d103      	bne.n	800ba90 <_isatty_r+0x1c>
 800ba88:	682b      	ldr	r3, [r5, #0]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d000      	beq.n	800ba90 <_isatty_r+0x1c>
 800ba8e:	6023      	str	r3, [r4, #0]
 800ba90:	bd70      	pop	{r4, r5, r6, pc}
 800ba92:	46c0      	nop			; (mov r8, r8)
 800ba94:	2000044c 	.word	0x2000044c

0800ba98 <_init>:
 800ba98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba9a:	46c0      	nop			; (mov r8, r8)
 800ba9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba9e:	bc08      	pop	{r3}
 800baa0:	469e      	mov	lr, r3
 800baa2:	4770      	bx	lr

0800baa4 <_fini>:
 800baa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baa6:	46c0      	nop			; (mov r8, r8)
 800baa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800baaa:	bc08      	pop	{r3}
 800baac:	469e      	mov	lr, r3
 800baae:	4770      	bx	lr
