v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
# Main Input and Output Pins: A B Y
N -800 -60 -700 -60 {lab=A}
N -800 140 -700 140 {lab=B}
N 950 50 1100 50 {lab=Y}

C {ipin.sym} -800 -60 0 0 {name=p1 lab=A}
C {lab_wire.sym} -700 -60 0 0 {name=l_in_a lab=A}

C {ipin.sym} -800 140 0 0 {name=p2 lab=B}
C {lab_wire.sym} -700 140 0 0 {name=l_in_b lab=B}

C {opin.sym} 1100 50 0 0 {name=p3 lab=Y}
C {lab_wire.sym} 950 50 2 0 {name=l_out_y lab=Y}

# Inverter for input A: A -> A_b
C {sar_adc/blocks/async_sar/async_inverter.sym} -450 -60 0 0 {name=x1}
C {lab_wire.sym} -600 -60 0 0 {name=l1 lab=A}
C {lab_wire.sym} -300 -60 2 0 {name=l2 lab=A_b}

# Inverter for input B: B -> B_b
C {sar_adc/blocks/async_sar/async_inverter.sym} -450 140 0 0 {name=x2}
C {lab_wire.sym} -600 140 0 0 {name=l3 lab=B}
C {lab_wire.sym} -300 140 2 0 {name=l4 lab=B_b}

# NAND2 Gate: A_b, B_b -> net1
C {sar_adc/blocks/async_sar/async_nand2.sym} 150 50 0 0 {name=x3}
C {lab_wire.sym} 0 30 0 0 {name=l5 lab=A_b}
C {lab_wire.sym} 0 50 0 0 {name=l6 lab=B_b}
C {lab_wire.sym} 300 30 2 0 {name=l_nand_vdd lab=VDD}
C {lab_wire.sym} 300 50 2 0 {name=l7 lab=net1}
C {lab_wire.sym} 300 70 2 0 {name=l_nand_vss lab=VSS}

# Output Inverter: net1 -> Y
C {sar_adc/blocks/async_sar/async_inverter.sym} 650 50 0 0 {name=x4}
C {lab_wire.sym} 500 50 0 0 {name=l8 lab=net1}
C {lab_wire.sym} 800 50 2 0 {name=l9 lab=Y}

# Power Rail Ties to prevent open nets
N -200 -180 400 -180 {lab=VDD}
N -200 280 400 280 {lab=VSS}
C {lab_wire.sym} -200 -180 0 0 {name=l_vdd_rail1 lab=VDD}
C {lab_wire.sym} 400 -180 2 0 {name=l_vdd_rail2 lab=VDD}
C {lab_wire.sym} -200 280 0 0 {name=l_vss_rail1 lab=VSS}
C {lab_wire.sym} 400 280 2 0 {name=l_vss_rail2 lab=VSS}

C {title.sym} 100 400 0 0 {name=l_title author="Berkah Saluyu"}
