<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL')">CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26.html#Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_2v5/src/memory_registers/generated/memory_reg_rw_lock.vhd')">/home/oille/Downloads/ctucanfd_2v5/src/memory_registers/generated/memory_reg_rw_lock.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_113"  onclick="showContent('inst_tag_113')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_CONTROL_TMAENA_REG_COMP</a></td>
<td class="s3 cl rt"> 30.56</td>
<td class="s5 cl rt"><a href="mod26_2.html#inst_tag_113_Line" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod26_2.html#inst_tag_113_Cond" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod26_2.html#inst_tag_113_Toggle" > 22.22</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod26_2.html#inst_tag_113_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_116"  onclick="showContent('inst_tag_116')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_MTGT_REG_COMP</a></td>
<td class="s3 cl rt"> 31.94</td>
<td class="s5 cl rt"><a href="mod26_2.html#inst_tag_116_Line" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod26_2.html#inst_tag_116_Cond" >  0.00</a></td>
<td class="s2 cl rt"><a href="mod26_2.html#inst_tag_116_Toggle" > 27.78</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod26_2.html#inst_tag_116_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_114"  onclick="showContent('inst_tag_114')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_ADDR_SLICE_1_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"><a href="mod26_2.html#inst_tag_114_Line" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod26_2.html#inst_tag_114_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod26_2.html#inst_tag_114_Toggle" > 30.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod26_2.html#inst_tag_114_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_115"  onclick="showContent('inst_tag_115')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_ADDR_SLICE_2_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"><a href="mod26_2.html#inst_tag_115_Line" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod26_2.html#inst_tag_115_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod26_2.html#inst_tag_115_Toggle" > 30.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod26_2.html#inst_tag_115_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_117"  onclick="showContent('inst_tag_117')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_1_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"><a href="mod26_2.html#inst_tag_117_Line" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod26_2.html#inst_tag_117_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod26_2.html#inst_tag_117_Toggle" > 30.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod26_2.html#inst_tag_117_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_3.html#inst_tag_118"  onclick="showContent('inst_tag_118')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_2_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"><a href="mod26_3.html#inst_tag_118_Line" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod26_3.html#inst_tag_118_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod26_3.html#inst_tag_118_Toggle" > 30.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod26_3.html#inst_tag_118_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_3.html#inst_tag_119"  onclick="showContent('inst_tag_119')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_3_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"><a href="mod26_3.html#inst_tag_119_Line" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod26_3.html#inst_tag_119_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod26_3.html#inst_tag_119_Toggle" > 30.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod26_3.html#inst_tag_119_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_3.html#inst_tag_120"  onclick="showContent('inst_tag_120')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_4_REG_COMP</a></td>
<td class="s3 cl rt"> 32.50</td>
<td class="s5 cl rt"><a href="mod26_3.html#inst_tag_120_Line" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod26_3.html#inst_tag_120_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod26_3.html#inst_tag_120_Toggle" > 30.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod26_3.html#inst_tag_120_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_109"  onclick="showContent('inst_tag_109')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CTR_PRES_CTPV_SLICE_1_REG_COMP</a></td>
<td class="s4 cl rt"> 46.67</td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_109_Line" > 75.00</a></td>
<td class="s0 cl rt"><a href="mod26_2.html#inst_tag_109_Cond" >  0.00</a></td>
<td class="s3 cl rt"><a href="mod26_2.html#inst_tag_109_Toggle" > 36.67</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_109_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_107"  onclick="showContent('inst_tag_107')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.EWL_EW_LIMIT_REG_COMP</a></td>
<td class="s4 cl rt"> 47.50</td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_107_Line" > 75.00</a></td>
<td class="s0 cl rt"><a href="mod26_2.html#inst_tag_107_Cond" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod26_2.html#inst_tag_107_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_107_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_108"  onclick="showContent('inst_tag_108')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ERP_ERP_LIMIT_REG_COMP</a></td>
<td class="s4 cl rt"> 47.50</td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_108_Line" > 75.00</a></td>
<td class="s0 cl rt"><a href="mod26_2.html#inst_tag_108_Cond" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod26_2.html#inst_tag_108_Toggle" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_108_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_110"  onclick="showContent('inst_tag_110')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CTR_PRES_CTPV_SLICE_2_REG_COMP</a></td>
<td class="s4 cl rt"> 48.61</td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_110_Line" > 75.00</a></td>
<td class="s0 cl rt"><a href="mod26_2.html#inst_tag_110_Cond" >  0.00</a></td>
<td class="s4 cl rt"><a href="mod26_2.html#inst_tag_110_Toggle" > 44.44</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_110_Branch" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_91"  onclick="showContent('inst_tag_91')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PROP_REG_COMP</a></td>
<td class="s8 cl rt"> 88.19</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_91_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_1.html#inst_tag_91_Cond" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod26_1.html#inst_tag_91_Toggle" > 77.78</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_91_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_97"  onclick="showContent('inst_tag_97')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_BRP_SLICE_2_REG_COMP</a></td>
<td class="s8 cl rt"> 88.75</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_97_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_1.html#inst_tag_97_Cond" > 75.00</a></td>
<td class="s8 cl rt"><a href="mod26_1.html#inst_tag_97_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_97_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_105"  onclick="showContent('inst_tag_105')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_BRP_FD_SLICE_2_REG_COMP</a></td>
<td class="s8 cl rt"> 88.75</td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_105_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_105_Cond" > 75.00</a></td>
<td class="s8 cl rt"><a href="mod26_2.html#inst_tag_105_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_105_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_92"  onclick="showContent('inst_tag_92')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH1_SLICE_1_REG_COMP</a></td>
<td class="s9 cl rt"> 90.97</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_92_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_1.html#inst_tag_92_Cond" > 75.00</a></td>
<td class="s8 cl rt"><a href="mod26_1.html#inst_tag_92_Toggle" > 88.89</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_92_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_93"  onclick="showContent('inst_tag_93')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH1_SLICE_2_REG_COMP</a></td>
<td class="s9 cl rt"> 91.37</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_93_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_1.html#inst_tag_93_Cond" > 75.00</a></td>
<td class="s9 cl rt"><a href="mod26_1.html#inst_tag_93_Toggle" > 90.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_93_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_96"  onclick="showContent('inst_tag_96')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_BRP_SLICE_1_REG_COMP</a></td>
<td class="s9 cl rt"> 91.37</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_96_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_1.html#inst_tag_96_Cond" > 75.00</a></td>
<td class="s9 cl rt"><a href="mod26_1.html#inst_tag_96_Toggle" > 90.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_96_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_98"  onclick="showContent('inst_tag_98')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_SJW_REG_COMP</a></td>
<td class="s9 cl rt"> 91.37</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_98_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_1.html#inst_tag_98_Cond" > 75.00</a></td>
<td class="s9 cl rt"><a href="mod26_1.html#inst_tag_98_Toggle" > 90.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_98_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_104"  onclick="showContent('inst_tag_104')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_BRP_FD_SLICE_1_REG_COMP</a></td>
<td class="s9 cl rt"> 91.37</td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_104_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_104_Cond" > 75.00</a></td>
<td class="s9 cl rt"><a href="mod26_2.html#inst_tag_104_Toggle" > 90.48</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_104_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_94"  onclick="showContent('inst_tag_94')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH2_SLICE_1_REG_COMP</a></td>
<td class="s9 cl rt"> 92.08</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_94_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_1.html#inst_tag_94_Cond" > 75.00</a></td>
<td class="s9 cl rt"><a href="mod26_1.html#inst_tag_94_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_94_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_95"  onclick="showContent('inst_tag_95')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH2_SLICE_2_REG_COMP</a></td>
<td class="s9 cl rt"> 92.08</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_95_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_1.html#inst_tag_95_Cond" > 75.00</a></td>
<td class="s9 cl rt"><a href="mod26_1.html#inst_tag_95_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_95_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_78"  onclick="showContent('inst_tag_78')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ERP_ERP_LIMIT_REG_COMP</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_78_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_78_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_0.html#inst_tag_78_Toggle" > 73.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_78_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_99"  onclick="showContent('inst_tag_99')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PROP_FD_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_99_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_99_Cond" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_99_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_99_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_100"  onclick="showContent('inst_tag_100')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH1_FD_SLICE_1_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_100_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_100_Cond" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_100_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_100_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_101"  onclick="showContent('inst_tag_101')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH1_FD_SLICE_2_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_101_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_101_Cond" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_101_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_101_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_102"  onclick="showContent('inst_tag_102')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH2_FD_SLICE_1_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_102_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_102_Cond" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_102_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_102_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_103"  onclick="showContent('inst_tag_103')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH2_FD_SLICE_2_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_103_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_103_Cond" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_103_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_103_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_106"  onclick="showContent('inst_tag_106')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_SJW_FD_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_106_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_106_Cond" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_106_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_106_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_111"  onclick="showContent('inst_tag_111')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SSP_CFG_SSP_OFFSET_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_111_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_111_Cond" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_111_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_111_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_2.html#inst_tag_112"  onclick="showContent('inst_tag_112')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SSP_CFG_SSP_SRC_REG_COMP</a></td>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_112_Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod26_2.html#inst_tag_112_Cond" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_112_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_2.html#inst_tag_112_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_67"  onclick="showContent('inst_tag_67')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_BRP_SLICE_2_REG_COMP</a></td>
<td class="s9 cl rt"> 98.33</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_67_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_67_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod26_0.html#inst_tag_67_Toggle" > 93.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_67_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_61"  onclick="showContent('inst_tag_61')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PROP_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_61_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_61_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_61_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_61_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_62"  onclick="showContent('inst_tag_62')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH1_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_62_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_62_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_62_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_62_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_63"  onclick="showContent('inst_tag_63')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH1_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_63_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_63_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_63_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_63_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_64"  onclick="showContent('inst_tag_64')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH2_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_64_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_64_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_64_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_64_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_65"  onclick="showContent('inst_tag_65')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH2_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_65_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_65_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_65_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_65_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_66"  onclick="showContent('inst_tag_66')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_BRP_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_66_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_66_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_66_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_66_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_68"  onclick="showContent('inst_tag_68')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_SJW_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_68_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_68_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_68_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_68_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_69"  onclick="showContent('inst_tag_69')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PROP_FD_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_69_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_69_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_69_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_69_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_70"  onclick="showContent('inst_tag_70')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH1_FD_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_70_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_70_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_70_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_70_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_71"  onclick="showContent('inst_tag_71')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH1_FD_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_71_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_71_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_71_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_71_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_72"  onclick="showContent('inst_tag_72')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH2_FD_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_72_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_72_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_72_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_72_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_73"  onclick="showContent('inst_tag_73')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH2_FD_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_73_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_73_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_73_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_73_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_74"  onclick="showContent('inst_tag_74')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_BRP_FD_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_74_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_74_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_74_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_74_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_75"  onclick="showContent('inst_tag_75')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_BRP_FD_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_75_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_75_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_75_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_75_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_76"  onclick="showContent('inst_tag_76')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_SJW_FD_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_76_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_76_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_76_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_76_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_77"  onclick="showContent('inst_tag_77')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.EWL_EW_LIMIT_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_77_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_77_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_77_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_77_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_0.html#inst_tag_79"  onclick="showContent('inst_tag_79')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CTR_PRES_CTPV_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_79_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_79_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_79_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_0.html#inst_tag_79_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_80"  onclick="showContent('inst_tag_80')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CTR_PRES_CTPV_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_80_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_80_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_80_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_80_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_81"  onclick="showContent('inst_tag_81')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SSP_CFG_SSP_OFFSET_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_81_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_81_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_81_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_81_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_82"  onclick="showContent('inst_tag_82')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SSP_CFG_SSP_SRC_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_82_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_82_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_82_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_82_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_83"  onclick="showContent('inst_tag_83')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_CONTROL_TMAENA_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_83_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_83_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_83_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_83_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_84"  onclick="showContent('inst_tag_84')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_ADDR_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_84_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_84_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_84_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_84_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_85"  onclick="showContent('inst_tag_85')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_ADDR_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_85_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_85_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_85_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_85_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_86"  onclick="showContent('inst_tag_86')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_MTGT_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_86_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_86_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_86_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_86_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_87"  onclick="showContent('inst_tag_87')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_1_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_87_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_87_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_87_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_87_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_88"  onclick="showContent('inst_tag_88')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_2_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_88_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_88_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_88_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_88_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_89"  onclick="showContent('inst_tag_89')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_3_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_89_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_89_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_89_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_89_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod26_1.html#inst_tag_90"  onclick="showContent('inst_tag_90')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_4_REG_COMP</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_90_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_90_Cond" >100.00</a></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_90_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod26_1.html#inst_tag_90_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL'>
<a name="Line"></a>
Line Coverage for Module : <a name="1318756479"></a>
<a href="mod26.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCESS</td><td>112</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
111                             begin
112        1/1                      if (res_n = '0') then
113        1/1                          reg_value_r(i)  &lt;= reset_value_i(i);
114                                 elsif (rising_edge(clk_sys)) then
115        1/1                          if (wr_en = '1') then
116        1/1                              reg_value_r(i)  &lt;= data_in(i);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1318756479"></a>
<a href="mod26.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       103
 EXPRESSION (WRITE AND CS AND ( NOT LOCK ))
             --1--     -2     ------3-----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1499004067"></a>
<a href="mod26.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL ( generic DATA_WIDTH = 7, RESET_VALUE = ('0', '0', '0', '0', '1', '0', '1') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_61_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PROP_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.19</td>
<td class="s7 cl rt"> 77.78</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_91_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PROP_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">54</td>
<td class="rt">54</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">19</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="769953533"></a>
<a href="mod26.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL ( generic DATA_WIDTH = 1, RESET_VALUE = (0 => '1') + DATA_WIDTH = 1, RESET_VALUE = (0 => '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_62_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH1_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_70_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH1_FD_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.97</td>
<td class="s8 cl rt"> 88.89</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_92_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH1_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_100_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH1_FD_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_80_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CTR_PRES_CTPV_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_83_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_CONTROL_TMAENA_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 48.61</td>
<td class="s4 cl rt"> 44.44</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_110_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CTR_PRES_CTPV_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 30.56</td>
<td class="s2 cl rt"> 22.22</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_113_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_CONTROL_TMAENA_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="326014225"></a>
<a href="mod26.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL ( generic DATA_WIDTH = 5, RESET_VALUE = ('0', '0', '0', '0', '1') + DATA_WIDTH = 5, RESET_VALUE = ('0', '1', '0', '1', '0') + DATA_WIDTH = 5, RESET_VALUE = ('0', '0', '0', '1', '0') + DATA_WIDTH = 5, RESET_VALUE = ('0', '0', '1', '0', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_63_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH1_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 91.37</td>
<td class="s9 cl rt"> 90.48</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_93_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH1_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_66_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_BRP_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 91.37</td>
<td class="s9 cl rt"> 90.48</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_96_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_BRP_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_68_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_SJW_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_76_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_SJW_FD_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 91.37</td>
<td class="s9 cl rt"> 90.48</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_98_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_SJW_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_106_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_SJW_FD_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_74_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_BRP_FD_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 91.37</td>
<td class="s9 cl rt"> 90.48</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_104_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_BRP_FD_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">42</td>
<td class="rt">42</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">30</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">15</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">15</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1805866091"></a>
<a href="mod26.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL ( generic DATA_WIDTH = 3, RESET_VALUE = ('1', '0', '1') + DATA_WIDTH = 3, RESET_VALUE = ('0', '0', '0') + DATA_WIDTH = 3, RESET_VALUE = ('0', '1', '1') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_64_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH2_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.08</td>
<td class="s9 cl rt"> 93.33</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_94_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH2_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_65_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH2_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 98.33</td>
<td class="s9 cl rt"> 93.33</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_67_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_BRP_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_75_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_BRP_FD_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.08</td>
<td class="s9 cl rt"> 93.33</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_95_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_PH2_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.75</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_97_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_BRP_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.75</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_105_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_BRP_FD_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_72_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH2_FD_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_102_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH2_FD_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">30</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">15</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">15</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="680931288"></a>
<a href="mod26.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL ( generic DATA_WIDTH = 6, RESET_VALUE = ('0', '0', '0', '0', '1', '1') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_69_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PROP_FD_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_99_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PROP_FD_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">48</td>
<td class="rt">48</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">34</td>
<td class="rt">34</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="314883837"></a>
<a href="mod26.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL ( generic DATA_WIDTH = 4, RESET_VALUE = ('0', '0', '0', '1') + DATA_WIDTH = 4, RESET_VALUE = ('0', '0', '0', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_71_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH1_FD_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_101_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH1_FD_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_86_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_MTGT_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 31.94</td>
<td class="s2 cl rt"> 27.78</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_116_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_MTGT_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">36</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">26</td>
<td class="rt">26</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">13</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="298676084"></a>
<a href="mod26.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL ( generic DATA_WIDTH = 2, RESET_VALUE = ('0', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_73_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH2_FD_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_82_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SSP_CFG_SSP_SRC_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_103_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.BTR_FD_PH2_FD_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_112_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SSP_CFG_SSP_SRC_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="2100567781"></a>
<a href="mod26.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL ( generic DATA_WIDTH = 8, RESET_VALUE = ('0', '1', '1', '0', '0', '0', '0', '0') + DATA_WIDTH = 8, RESET_VALUE = ('1', '0', '0', '0', '0', '0', '0', '0') + DATA_WIDTH = 8, RESET_VALUE = ('0', '0', '0', '0', '0', '0', '0', '0') + DATA_WIDTH = 8, RESET_VALUE = ('0', '0', '0', '0', '1', '0', '1', '0') ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_77_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.EWL_EW_LIMIT_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 47.50</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_107_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.EWL_EW_LIMIT_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s7 cl rt"> 73.33</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_78_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ERP_ERP_LIMIT_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 47.50</td>
<td class="s4 cl rt"> 40.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_108_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.ERP_ERP_LIMIT_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_0.html#inst_tag_79_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CTR_PRES_CTPV_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_84_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_ADDR_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_85_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_ADDR_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_87_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_88_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_89_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_90_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 46.67</td>
<td class="s3 cl rt"> 36.67</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_109_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CTR_PRES_CTPV_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 30.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_114_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_ADDR_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 30.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_115_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_DEST_TST_ADDR_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 30.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_117_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_1_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 30.00</td>
</tr></table>
<span class=inst><a href="mod26_3.html#inst_tag_118_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_2_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 30.00</td>
</tr></table>
<span class=inst><a href="mod26_3.html#inst_tag_119_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_3_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 32.50</td>
<td class="s3 cl rt"> 30.00</td>
</tr></table>
<span class=inst><a href="mod26_3.html#inst_tag_120_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_4_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_1.html#inst_tag_81_Toggle" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SSP_CFG_SSP_OFFSET_REG_COMP</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.75</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod26_2.html#inst_tag_111_Toggle" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.SSP_CFG_SSP_OFFSET_REG_COMP</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">60</td>
<td class="rt">60</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">30</td>
<td class="rt">30</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">30</td>
<td class="rt">30</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">42</td>
<td class="rt">42</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">21</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DATA_IN[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LOCK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>REG_VALUE[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>REG_VALUE_R[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WR_EN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1318756479"></a>
<a href="mod26.html" >CTU_CAN_FD_RTL.MEMORY_REG_RW_LOCK RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">112</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
112                    if (res_n = '0') then
                       <font color = "green">-1-</font>  
113                        reg_value_r(i)  <= reset_value_i(i);
           <font color = "green">                ==></font>
114                    elsif (rising_edge(clk_sys)) then
                          <font color = "green">-2-</font>  
115                        if (wr_en = '1') then
                           <font color = "green">-3-</font>  
116                            reg_value_r(i)  <= data_in(i);
           <font color = "green">                    ==></font>
117                        end if;
                           MISSING_ELSE
           <font color = "green">                ==></font>
118                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
