# vsim +UVM_OBJECTION_TRACE +UVM_TESTNAME=uart_base_test +UVM_VERBOSITY=UVM_MEDIUM -coverage -do {coverage save -onexit -assert -directive -cvg -codeAll mem_cov1;run -all;exit} -l s.log -c -sva -sv_seed random -novopt work.my_top 
# ** Error: (vsim-3170) Could not find 'C:\Users\Amma\Desktop\Practice\UVM\UVM_UART\sim\work.my_top'.
# Error loading design
