# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
pwd
# C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# // Num Input Rows:               19
# // Num Input Cols:               19
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     19
# // Num Cols:                     19
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -----------------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# // Num Input Rows:               19
# // Num Input Cols:               19
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     19
# // Num Cols:                     19
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 180 into array dimension [0:89] is out of bounds.
#    Time: 61872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 181 into array dimension [0:89] is out of bounds.
#    Time: 61892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 182 into array dimension [0:89] is out of bounds.
#    Time: 61912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 183 into array dimension [0:89] is out of bounds.
#    Time: 61932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 184 into array dimension [0:89] is out of bounds.
#    Time: 61952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 185 into array dimension [0:89] is out of bounds.
#    Time: 61972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 186 into array dimension [0:89] is out of bounds.
#    Time: 61992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 187 into array dimension [0:89] is out of bounds.
#    Time: 62012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 188 into array dimension [0:89] is out of bounds.
#    Time: 62032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 189 into array dimension [0:89] is out of bounds.
#    Time: 62052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 62072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 62092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 62112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 62132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 62152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 62172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 62192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 62212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 62232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 270 into array dimension [0:89] is out of bounds.
#    Time: 62312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 271 into array dimension [0:89] is out of bounds.
#    Time: 62332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 272 into array dimension [0:89] is out of bounds.
#    Time: 62352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 273 into array dimension [0:89] is out of bounds.
#    Time: 62372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 274 into array dimension [0:89] is out of bounds.
#    Time: 62392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 275 into array dimension [0:89] is out of bounds.
#    Time: 62412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 276 into array dimension [0:89] is out of bounds.
#    Time: 62432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 277 into array dimension [0:89] is out of bounds.
#    Time: 62452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 278 into array dimension [0:89] is out of bounds.
#    Time: 62472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 279 into array dimension [0:89] is out of bounds.
#    Time: 62492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 62512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 62532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 62552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 62572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 62592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 62612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 62632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 62652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 62672 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -----------------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# // Num Input Rows:               19
# // Num Input Cols:               19
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     19
# // Num Cols:                     19
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -----------------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# // Num Input Rows:               19
# // Num Input Cols:               19
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     19
# // Num Cols:                     19
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 560 into array dimension [0:379] is out of bounds.
#    Time: 112192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 561 into array dimension [0:379] is out of bounds.
#    Time: 112212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 562 into array dimension [0:379] is out of bounds.
#    Time: 112232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 563 into array dimension [0:379] is out of bounds.
#    Time: 112252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 564 into array dimension [0:379] is out of bounds.
#    Time: 112272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 565 into array dimension [0:379] is out of bounds.
#    Time: 112292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 566 into array dimension [0:379] is out of bounds.
#    Time: 112312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 567 into array dimension [0:379] is out of bounds.
#    Time: 112332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 568 into array dimension [0:379] is out of bounds.
#    Time: 112352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 569 into array dimension [0:379] is out of bounds.
#    Time: 112372 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -----------------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# // Num Input Rows:               20
# // Num Input Cols:               20
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     20
# // Num Cols:                     20
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -----------------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
run -all
run -all
run -all
# // Finished Test ---------------------------------------------
# // Num Input Rows:               20
# // Num Input Cols:               20
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     20
# // Num Cols:                     20
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 178252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 178272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 178292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 178312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 178332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 178352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 178372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 178392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 178412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 199 into array dimension [0:89] is out of bounds.
#    Time: 178432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 200 into array dimension [0:89] is out of bounds.
#    Time: 178452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 201 into array dimension [0:89] is out of bounds.
#    Time: 178472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 202 into array dimension [0:89] is out of bounds.
#    Time: 178492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 203 into array dimension [0:89] is out of bounds.
#    Time: 178512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 204 into array dimension [0:89] is out of bounds.
#    Time: 178532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 205 into array dimension [0:89] is out of bounds.
#    Time: 178552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 206 into array dimension [0:89] is out of bounds.
#    Time: 178572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 207 into array dimension [0:89] is out of bounds.
#    Time: 178592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 208 into array dimension [0:89] is out of bounds.
#    Time: 178612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 209 into array dimension [0:89] is out of bounds.
#    Time: 178632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 178712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 178732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 178752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 178772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 178792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 178812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 178832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 178852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 178872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 289 into array dimension [0:89] is out of bounds.
#    Time: 178892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 290 into array dimension [0:89] is out of bounds.
#    Time: 178912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 291 into array dimension [0:89] is out of bounds.
#    Time: 178932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 292 into array dimension [0:89] is out of bounds.
#    Time: 178952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 293 into array dimension [0:89] is out of bounds.
#    Time: 178972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 294 into array dimension [0:89] is out of bounds.
#    Time: 178992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 295 into array dimension [0:89] is out of bounds.
#    Time: 179012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 296 into array dimension [0:89] is out of bounds.
#    Time: 179032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 297 into array dimension [0:89] is out of bounds.
#    Time: 179052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 298 into array dimension [0:89] is out of bounds.
#    Time: 179072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 299 into array dimension [0:89] is out of bounds.
#    Time: 179092 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -----------------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# // Num Input Rows:               20
# // Num Input Cols:               20
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     20
# // Num Cols:                     20
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# // Num Input Rows:               19
# // Num Input Cols:               19
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     19
# // Num Cols:                     19
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -----------------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# ** Error: cnl_sc1_generator.sv(246): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_generator.sv(246): near "]": syntax error, unexpected ']'
# ** Error: cnl_sc1_generator.sv(252): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_generator.sv(257): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: cnl_sc1_driver.sv(133): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(133): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc1_driver.sv(223): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(223): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(223): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(224): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(224): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(224): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(225): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(225): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(225): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(226): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(226): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(226): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(227): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(227): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(227): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(228): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(228): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(228): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(229): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(229): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(229): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(230): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(230): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(230): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(235): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(235): near ")": syntax error, unexpected ')'
# ** Error: cnl_sc1_driver.sv(238): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(238): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(238): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(239): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(239): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(239): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(240): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(240): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(240): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(241): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(241): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(241): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(242): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(242): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(242): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(243): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(243): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(243): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(244): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(244): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(244): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(245): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(245): near "*": syntax error, unexpected '*'
# ** Error: cnl_sc1_driver.sv(245): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_driver.sv(339): near "end": syntax error, unexpected end
# ** Error: C:/IkennaWorkSpace//verif_lib//DUTOutput.sv(58): (vlog-2164) Class or package 'DUTOutput' not found.
# 
# ** Error: C:/IkennaWorkSpace//verif_lib//scoreboard.sv(66): (vlog-2164) Class or package 'scoreboard' not found.
# 
# ** Error: cnl_sc1_DUTOutput.sv(69): near "[": syntax error, unexpected '[', expecting '('
# ** Error: cnl_sc1_DUTOutput.sv(73): (vlog-2164) Class or package 'cnl_sc1_DUTOutput' not found.
# 
# ** Error: cnl_sc1_DUTOutput.sv(74): near ";": syntax error, unexpected ';', expecting '('
# ** Error: cnl_sc1_DUTOutput.sv(77): (vlog-2730) Undefined variable: 'DUTOutParams'.
# 
# ** Warning: [8] cnl_sc1_DUTOutput.sv(78): (vlog-2623) Undefined variable: sc1_DUTOutParams.
# 
# ** Error: cnl_sc1_DUTOutput.sv(79): (vlog-2730) Undefined variable: 'm_num_kernels'.
# 
# ** Error: cnl_sc1_DUTOutput.sv(80): (vlog-2730) Undefined variable: 'm_num_output_rows'.
# 
# ** Error: cnl_sc1_DUTOutput.sv(81): (vlog-2730) Undefined variable: 'm_num_output_cols'.
# 
# ** Error: cnl_sc1_DUTOutput.sv(82): (vlog-2730) Undefined variable: 'm_num_sim_output_rows'.
# 
# ** Error: cnl_sc1_DUTOutput.sv(83): (vlog-2730) Undefined variable: 'm_num_sim_output_cols'.
# 
# ** Error: cnl_sc1_DUTOutput.sv(84): (vlog-2730) Undefined variable: 'm_depth'.
# 
# ** Error: cnl_sc1_DUTOutput.sv(85): (vlog-2730) Undefined variable: 'm_conv_map'.
# 
# ** Error: cnl_sc1_DUTOutput.sv(87): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: cnl_sc1_DUTOutput.sv(90): (vlog-2164) Class or package 'cnl_sc1_DUTOutput' not found.
# 
# ** Error: cnl_sc1_scoreboard.sv(60): (vlog-2164) Class or package 'cnl_sc1_scoreboard' not found.
# 
# ** Error: cnl_sc1_scoreboard.sv(61): near ";": syntax error, unexpected ';', expecting '('
# ** Error: cnl_sc1_scoreboard.sv(63): (vlog-2730) Undefined variable: 'scoreParams'.
# 
# ** Warning: [8] cnl_sc1_scoreboard.sv(64): (vlog-2623) Undefined variable: sc1_scoreParams.
# 
# ** Error: cnl_sc1_scoreboard.sv(65): (vlog-2730) Undefined variable: 'm_agent2scoreboardMB'.
# 
# ** Error: cnl_sc1_scoreboard.sv(66): (vlog-2730) Undefined variable: 'm_monitor2scoreboardMB'.
# 
# ** Error: cnl_sc1_scoreboard.sv(68): (vlog-2730) Undefined variable: 'm_scbd_done'.
# 
# ** Error: cnl_sc1_scoreboard.sv(70): (vlog-2730) Undefined variable: 'm_tid'.
# 
# ** Error: cnl_sc1_scoreboard.sv(72): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: cnl_sc1_scoreboard.sv(75): (vlog-2164) Class or package 'cnl_sc1_scoreboard' not found.
# 
# ** Error: cnl_sc1_scoreboard.sv(77): near ";": syntax error, unexpected ';', expecting '('
# ** Error: cnl_sc1_scoreboard.sv(78): near ";": syntax error, unexpected ';', expecting '('
# ** Error: cnl_sc1_scoreboard.sv(79): near ";": syntax error, unexpected ';', expecting '('
# ** Error: cnl_sc1_scoreboard.sv(88): (vlog-2730) Undefined variable: 'sc1_DUTOutParams'.
# 
# ** Error: cnl_sc1_scoreboard.sv(95): (vlog-2730) Undefined variable: 'sol'.
# 
# ** Warning: [8] cnl_sc1_scoreboard.sv(99): (vlog-2623) Undefined variable: query.
# 
# ** Warning: [8] cnl_sc1_scoreboard.sv(110): (vlog-2623) Undefined variable: query.
# 
# ** Error: cnl_sc1_scoreboard.sv(131): (vlog-2164) Class or package 'cnl_sc1_scoreboard' not found.
# 
# ** Error: cnl_sc1_scoreboard.sv(131): near "::": syntax error, unexpected ::, expecting ';' or '('
# ** Error: cnl_sc1_scoreboard.sv(193): (vlog-2163) Macro `KERNEL_3x3_COUNT_FULL_CFG is undefined.
# 
# ** Error: cnl_sc1_scoreboard.sv(206): End label 'createSolution' does not match function name on line 131.
# ** Error: cnl_sc1_scoreboard.sv(209): (vlog-2164) Class or package 'cnl_sc1_scoreboard' not found.
# 
# ** Error: cnl_sc1_scoreboard.sv(209): 'cnl_sc1_scoreboard' already exists; must not be redefined as a function.
# ** Error: cnl_sc1_scoreboard.sv(209): near "::": syntax error, unexpected ::, expecting ';' or '('
# ** Error: C:/IkennaWorkSpace//verif_lib//monitor.sv(277): End label 'checkSolution' does not match function name on line 209.
# ** Error: cnl_sc1_monitor.sv(76): near ";": syntax error, unexpected ';', expecting '('
# ** Error: cnl_sc1_monitor.sv(77): near ";": syntax error, unexpected ';', expecting '('
# ** Error: cnl_sc1_monitor.sv(88): (vlog-2730) Undefined variable: 't'.
# 
# ** Warning: [8] cnl_sc1_monitor.sv(91): (vlog-2623) Undefined variable: test.
# 
# ** Error: cnl_sc1_monitor.sv(92): (vlog-2730) Undefined variable: 'sc1_DUTOutParams'.
# 
# ** Error: cnl_sc1_monitor.sv(98): (vlog-2730) Undefined variable: 'output_depth'.
# 
# ** Error: cnl_sc1_monitor.sv(99): (vlog-2730) Undefined variable: 'query'.
# 
# ** Warning: [8] cnl_sc1_monitor.sv(100): (vlog-2623) Undefined variable: signal.
# 
# ** Error: cnl_sc1_monitor.sv(101): (vlog-2730) Undefined variable: 'stride'.
# 
# ** Error: cnl_sc1_monitor.sv(102): (vlog-2730) Undefined variable: 'num_kernels'.
# 
# ** Error: cnl_sc1_monitor.sv(103): (vlog-2730) Undefined variable: 'num_sim_output_rows'.
# 
# ** Error: cnl_sc1_monitor.sv(104): (vlog-2730) Undefined variable: 'num_sim_output_cols'.
# 
# ** Warning: [8] cnl_sc1_monitor.sv(132): (vlog-2623) Undefined variable: signal.
# 
# ** Error: cnl_sc1_environment.sv(63): near "[": syntax error, unexpected '[', expecting ';'
# ** Error: cnl_sc1_environment.sv(76): near "endclass": syntax error, unexpected endclass
# ** Error: cnl_sc1_environment.sv(102): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(106): '(null)' is an invalid type in Generate loop. Must be a genvar.
# ** Error: cnl_sc1_environment.sv(107): near "[": syntax error, unexpected '[', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(118): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(119): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(120): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(121): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(122): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(123): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(124): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(125): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(126): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(127): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(128): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(129): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(130): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(134): '(null)' is an invalid type in Generate loop. Must be a genvar.
# ** Error: cnl_sc1_environment.sv(135): near "[": syntax error, unexpected '[', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(155): 'i' already declared in this scope (cnl_sc1_environment).
# ** Error: cnl_sc1_environment.sv(159): near "<=": syntax error, unexpected <=, expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(165): near "(": syntax error, unexpected '(', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(166): near "(": syntax error, unexpected '(', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(172): near "[": syntax error, unexpected '[', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(175): near "[": syntax error, unexpected '[', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: cnl_sc1_environment.sv(188): near "=": syntax error, unexpected '=', expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: ./cnl_sc1_testbench.sv(44): 'C_PERIOD_500MHz' already declared in this scope.
# ** Error: ./cnl_sc1_testbench.sv(99): 'i' already declared in this scope (cnl_sc1_environment).
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc1.do line 11
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -----------------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# // Num Input Rows:               19
# // Num Input Cols:               19
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     19
# // Num Cols:                     19
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -----------------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# // Num Input Rows:               19
# // Num Input Cols:               19
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     19
# // Num Cols:                     19
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         1
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 180 into array dimension [0:89] is out of bounds.
#    Time: 61872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 181 into array dimension [0:89] is out of bounds.
#    Time: 61892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 182 into array dimension [0:89] is out of bounds.
#    Time: 61912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 183 into array dimension [0:89] is out of bounds.
#    Time: 61932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 184 into array dimension [0:89] is out of bounds.
#    Time: 61952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 185 into array dimension [0:89] is out of bounds.
#    Time: 61972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 186 into array dimension [0:89] is out of bounds.
#    Time: 61992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 187 into array dimension [0:89] is out of bounds.
#    Time: 62012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 188 into array dimension [0:89] is out of bounds.
#    Time: 62032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 189 into array dimension [0:89] is out of bounds.
#    Time: 62052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 62072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 62092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 62112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 62132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 62152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 62172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 62192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 62212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 62232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 270 into array dimension [0:89] is out of bounds.
#    Time: 62312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 271 into array dimension [0:89] is out of bounds.
#    Time: 62332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 272 into array dimension [0:89] is out of bounds.
#    Time: 62352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 273 into array dimension [0:89] is out of bounds.
#    Time: 62372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 274 into array dimension [0:89] is out of bounds.
#    Time: 62392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 275 into array dimension [0:89] is out of bounds.
#    Time: 62412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 276 into array dimension [0:89] is out of bounds.
#    Time: 62432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 277 into array dimension [0:89] is out of bounds.
#    Time: 62452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 278 into array dimension [0:89] is out of bounds.
#    Time: 62472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 279 into array dimension [0:89] is out of bounds.
#    Time: 62492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 62512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 62532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 62552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 62572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 62592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 62612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 62632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 62652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 62672 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -----------------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# // Num Input Rows:               19
# // Num Input Cols:               19
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     19
# // Num Cols:                     19
# // Num Depth:                     8
# // Num kernels:                   1
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -----------------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Running Test -----------------------------------------------
# 
# 
# // Finished Test ---------------------------------------------
# // Num Input Rows:               19
# // Num Input Cols:               19
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Finished Test ---------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ---------------------------------------------
# // Num Rows:                     19
# // Num Cols:                     19
# // Num Depth:                     8
# // Num kernels:                   2
# // Num Kernel size:               3
# // Stride                         2
# // Padding:                       0
# // Checking Test ---------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 180 into array dimension [0:89] is out of bounds.
#    Time: 61872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 181 into array dimension [0:89] is out of bounds.
#    Time: 61892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 182 into array dimension [0:89] is out of bounds.
#    Time: 61912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 183 into array dimension [0:89] is out of bounds.
#    Time: 61932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 184 into array dimension [0:89] is out of bounds.
#    Time: 61952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 185 into array dimension [0:89] is out of bounds.
#    Time: 61972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 186 into array dimension [0:89] is out of bounds.
#    Time: 61992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 187 into array dimension [0:89] is out of bounds.
#    Time: 62012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 188 into array dimension [0:89] is out of bounds.
#    Time: 62032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 189 into array dimension [0:89] is out of bounds.
#    Time: 62052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 62072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 62092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 62112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 62132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 62152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 62172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 62192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 62212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 62232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 270 into array dimension [0:89] is out of bounds.
#    Time: 62312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 271 into array dimension [0:89] is out of bounds.
#    Time: 62332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 272 into array dimension [0:89] is out of bounds.
#    Time: 62352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 273 into array dimension [0:89] is out of bounds.
#    Time: 62372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 274 into array dimension [0:89] is out of bounds.
#    Time: 62392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 275 into array dimension [0:89] is out of bounds.
#    Time: 62412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 276 into array dimension [0:89] is out of bounds.
#    Time: 62432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 277 into array dimension [0:89] is out of bounds.
#    Time: 62452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 278 into array dimension [0:89] is out of bounds.
#    Time: 62472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 279 into array dimension [0:89] is out of bounds.
#    Time: 62492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 62512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 62532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 62552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 62572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 62592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 62612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 62632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 62652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 62672 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 560 into array dimension [0:379] is out of bounds.
#    Time: 112192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 561 into array dimension [0:379] is out of bounds.
#    Time: 112212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 562 into array dimension [0:379] is out of bounds.
#    Time: 112232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 563 into array dimension [0:379] is out of bounds.
#    Time: 112252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 564 into array dimension [0:379] is out of bounds.
#    Time: 112272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 565 into array dimension [0:379] is out of bounds.
#    Time: 112292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 566 into array dimension [0:379] is out of bounds.
#    Time: 112312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 567 into array dimension [0:379] is out of bounds.
#    Time: 112332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 568 into array dimension [0:379] is out of bounds.
#    Time: 112352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 569 into array dimension [0:379] is out of bounds.
#    Time: 112372 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 178252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 178272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 178292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 178312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 178332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 178352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 178372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 178392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 178412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 199 into array dimension [0:89] is out of bounds.
#    Time: 178432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 200 into array dimension [0:89] is out of bounds.
#    Time: 178452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 201 into array dimension [0:89] is out of bounds.
#    Time: 178472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 202 into array dimension [0:89] is out of bounds.
#    Time: 178492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 203 into array dimension [0:89] is out of bounds.
#    Time: 178512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 204 into array dimension [0:89] is out of bounds.
#    Time: 178532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 205 into array dimension [0:89] is out of bounds.
#    Time: 178552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 206 into array dimension [0:89] is out of bounds.
#    Time: 178572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 207 into array dimension [0:89] is out of bounds.
#    Time: 178592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 208 into array dimension [0:89] is out of bounds.
#    Time: 178612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 209 into array dimension [0:89] is out of bounds.
#    Time: 178632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 178712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 178732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 178752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 178772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 178792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 178812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 178832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 178852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 178872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 289 into array dimension [0:89] is out of bounds.
#    Time: 178892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 290 into array dimension [0:89] is out of bounds.
#    Time: 178912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 291 into array dimension [0:89] is out of bounds.
#    Time: 178932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 292 into array dimension [0:89] is out of bounds.
#    Time: 178952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 293 into array dimension [0:89] is out of bounds.
#    Time: 178972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 294 into array dimension [0:89] is out of bounds.
#    Time: 178992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 295 into array dimension [0:89] is out of bounds.
#    Time: 179012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 296 into array dimension [0:89] is out of bounds.
#    Time: 179032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 297 into array dimension [0:89] is out of bounds.
#    Time: 179052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 298 into array dimension [0:89] is out of bounds.
#    Time: 179072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 299 into array dimension [0:89] is out of bounds.
#    Time: 179092 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 180 into array dimension [0:89] is out of bounds.
#    Time: 61872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 181 into array dimension [0:89] is out of bounds.
#    Time: 61892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 182 into array dimension [0:89] is out of bounds.
#    Time: 61912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 183 into array dimension [0:89] is out of bounds.
#    Time: 61932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 184 into array dimension [0:89] is out of bounds.
#    Time: 61952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 185 into array dimension [0:89] is out of bounds.
#    Time: 61972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 186 into array dimension [0:89] is out of bounds.
#    Time: 61992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 187 into array dimension [0:89] is out of bounds.
#    Time: 62012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 188 into array dimension [0:89] is out of bounds.
#    Time: 62032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 189 into array dimension [0:89] is out of bounds.
#    Time: 62052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 62072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 62092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 62112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 62132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 62152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 62172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 62192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 62212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 62232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 270 into array dimension [0:89] is out of bounds.
#    Time: 62312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 271 into array dimension [0:89] is out of bounds.
#    Time: 62332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 272 into array dimension [0:89] is out of bounds.
#    Time: 62352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 273 into array dimension [0:89] is out of bounds.
#    Time: 62372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 274 into array dimension [0:89] is out of bounds.
#    Time: 62392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 275 into array dimension [0:89] is out of bounds.
#    Time: 62412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 276 into array dimension [0:89] is out of bounds.
#    Time: 62432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 277 into array dimension [0:89] is out of bounds.
#    Time: 62452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 278 into array dimension [0:89] is out of bounds.
#    Time: 62472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 279 into array dimension [0:89] is out of bounds.
#    Time: 62492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 62512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 62532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 62552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 62572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 62592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 62612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 62632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 62652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 62672 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 560 into array dimension [0:379] is out of bounds.
#    Time: 112192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 561 into array dimension [0:379] is out of bounds.
#    Time: 112212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 562 into array dimension [0:379] is out of bounds.
#    Time: 112232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 563 into array dimension [0:379] is out of bounds.
#    Time: 112252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 564 into array dimension [0:379] is out of bounds.
#    Time: 112272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 565 into array dimension [0:379] is out of bounds.
#    Time: 112292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 566 into array dimension [0:379] is out of bounds.
#    Time: 112312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 567 into array dimension [0:379] is out of bounds.
#    Time: 112332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 568 into array dimension [0:379] is out of bounds.
#    Time: 112352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 569 into array dimension [0:379] is out of bounds.
#    Time: 112372 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 178252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 178272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 178292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 178312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 178332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 178352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 178372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 178392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 178412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 199 into array dimension [0:89] is out of bounds.
#    Time: 178432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 200 into array dimension [0:89] is out of bounds.
#    Time: 178452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 201 into array dimension [0:89] is out of bounds.
#    Time: 178472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 202 into array dimension [0:89] is out of bounds.
#    Time: 178492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 203 into array dimension [0:89] is out of bounds.
#    Time: 178512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 204 into array dimension [0:89] is out of bounds.
#    Time: 178532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 205 into array dimension [0:89] is out of bounds.
#    Time: 178552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 206 into array dimension [0:89] is out of bounds.
#    Time: 178572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 207 into array dimension [0:89] is out of bounds.
#    Time: 178592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 208 into array dimension [0:89] is out of bounds.
#    Time: 178612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 209 into array dimension [0:89] is out of bounds.
#    Time: 178632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 178712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 178732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 178752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 178772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 178792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 178812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 178832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 178852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 178872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 289 into array dimension [0:89] is out of bounds.
#    Time: 178892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 290 into array dimension [0:89] is out of bounds.
#    Time: 178912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 291 into array dimension [0:89] is out of bounds.
#    Time: 178932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 292 into array dimension [0:89] is out of bounds.
#    Time: 178952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 293 into array dimension [0:89] is out of bounds.
#    Time: 178972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 294 into array dimension [0:89] is out of bounds.
#    Time: 178992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 295 into array dimension [0:89] is out of bounds.
#    Time: 179012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 296 into array dimension [0:89] is out of bounds.
#    Time: 179032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 297 into array dimension [0:89] is out of bounds.
#    Time: 179052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 298 into array dimension [0:89] is out of bounds.
#    Time: 179072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 299 into array dimension [0:89] is out of bounds.
#    Time: 179092 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc1_testbench/cnl_sc1_scoreboard::checkSolution at cnl_sc1_scoreboard.sv line 273
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
run -all
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 180 into array dimension [0:179] is out of bounds.
#    Time: 26832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 181 into array dimension [0:179] is out of bounds.
#    Time: 26852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 182 into array dimension [0:179] is out of bounds.
#    Time: 26872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 183 into array dimension [0:179] is out of bounds.
#    Time: 26892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 184 into array dimension [0:179] is out of bounds.
#    Time: 26912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 185 into array dimension [0:179] is out of bounds.
#    Time: 26932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 186 into array dimension [0:179] is out of bounds.
#    Time: 26952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 187 into array dimension [0:179] is out of bounds.
#    Time: 26972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 188 into array dimension [0:179] is out of bounds.
#    Time: 26992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 189 into array dimension [0:179] is out of bounds.
#    Time: 27012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:179] is out of bounds.
#    Time: 27032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:179] is out of bounds.
#    Time: 27052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:179] is out of bounds.
#    Time: 27072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:179] is out of bounds.
#    Time: 27092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:179] is out of bounds.
#    Time: 27112 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:179] is out of bounds.
#    Time: 27132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:179] is out of bounds.
#    Time: 27152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:179] is out of bounds.
#    Time: 27172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:179] is out of bounds.
#    Time: 27192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:179] is out of bounds.
#    Time: 27272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:179] is out of bounds.
#    Time: 27292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:179] is out of bounds.
#    Time: 27312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:179] is out of bounds.
#    Time: 27332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:179] is out of bounds.
#    Time: 27352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:179] is out of bounds.
#    Time: 27372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:179] is out of bounds.
#    Time: 27392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:179] is out of bounds.
#    Time: 27412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:179] is out of bounds.
#    Time: 27432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 199 into array dimension [0:179] is out of bounds.
#    Time: 27452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 200 into array dimension [0:179] is out of bounds.
#    Time: 27472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 201 into array dimension [0:179] is out of bounds.
#    Time: 27492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 202 into array dimension [0:179] is out of bounds.
#    Time: 27512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 203 into array dimension [0:179] is out of bounds.
#    Time: 27532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 204 into array dimension [0:179] is out of bounds.
#    Time: 27552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 205 into array dimension [0:179] is out of bounds.
#    Time: 27572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 206 into array dimension [0:179] is out of bounds.
#    Time: 27592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 207 into array dimension [0:179] is out of bounds.
#    Time: 27612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 208 into array dimension [0:179] is out of bounds.
#    Time: 27632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 200 into array dimension [0:179] is out of bounds.
#    Time: 27712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 201 into array dimension [0:179] is out of bounds.
#    Time: 27732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 202 into array dimension [0:179] is out of bounds.
#    Time: 27752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 203 into array dimension [0:179] is out of bounds.
#    Time: 27772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 204 into array dimension [0:179] is out of bounds.
#    Time: 27792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 205 into array dimension [0:179] is out of bounds.
#    Time: 27812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 206 into array dimension [0:179] is out of bounds.
#    Time: 27832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 207 into array dimension [0:179] is out of bounds.
#    Time: 27852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 208 into array dimension [0:179] is out of bounds.
#    Time: 27872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 209 into array dimension [0:179] is out of bounds.
#    Time: 27892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 210 into array dimension [0:179] is out of bounds.
#    Time: 27912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 211 into array dimension [0:179] is out of bounds.
#    Time: 27932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 212 into array dimension [0:179] is out of bounds.
#    Time: 27952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 213 into array dimension [0:179] is out of bounds.
#    Time: 27972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 214 into array dimension [0:179] is out of bounds.
#    Time: 27992 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 215 into array dimension [0:179] is out of bounds.
#    Time: 28012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 216 into array dimension [0:179] is out of bounds.
#    Time: 28032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 217 into array dimension [0:179] is out of bounds.
#    Time: 28052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 218 into array dimension [0:179] is out of bounds.
#    Time: 28072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 210 into array dimension [0:179] is out of bounds.
#    Time: 28152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 211 into array dimension [0:179] is out of bounds.
#    Time: 28172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 212 into array dimension [0:179] is out of bounds.
#    Time: 28192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 213 into array dimension [0:179] is out of bounds.
#    Time: 28212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 214 into array dimension [0:179] is out of bounds.
#    Time: 28232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 215 into array dimension [0:179] is out of bounds.
#    Time: 28252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 216 into array dimension [0:179] is out of bounds.
#    Time: 28272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 217 into array dimension [0:179] is out of bounds.
#    Time: 28292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 218 into array dimension [0:179] is out of bounds.
#    Time: 28312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 219 into array dimension [0:179] is out of bounds.
#    Time: 28332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 220 into array dimension [0:179] is out of bounds.
#    Time: 28352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 221 into array dimension [0:179] is out of bounds.
#    Time: 28372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 222 into array dimension [0:179] is out of bounds.
#    Time: 28392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 223 into array dimension [0:179] is out of bounds.
#    Time: 28412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 224 into array dimension [0:179] is out of bounds.
#    Time: 28432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 225 into array dimension [0:179] is out of bounds.
#    Time: 28452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 226 into array dimension [0:179] is out of bounds.
#    Time: 28472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 227 into array dimension [0:179] is out of bounds.
#    Time: 28492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 228 into array dimension [0:179] is out of bounds.
#    Time: 28512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 220 into array dimension [0:179] is out of bounds.
#    Time: 28592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 221 into array dimension [0:179] is out of bounds.
#    Time: 28612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 222 into array dimension [0:179] is out of bounds.
#    Time: 28632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 223 into array dimension [0:179] is out of bounds.
#    Time: 28652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 224 into array dimension [0:179] is out of bounds.
#    Time: 28672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 225 into array dimension [0:179] is out of bounds.
#    Time: 28692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 226 into array dimension [0:179] is out of bounds.
#    Time: 28712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 227 into array dimension [0:179] is out of bounds.
#    Time: 28732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 228 into array dimension [0:179] is out of bounds.
#    Time: 28752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 229 into array dimension [0:179] is out of bounds.
#    Time: 28772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 230 into array dimension [0:179] is out of bounds.
#    Time: 28792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 231 into array dimension [0:179] is out of bounds.
#    Time: 28812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 232 into array dimension [0:179] is out of bounds.
#    Time: 28832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 233 into array dimension [0:179] is out of bounds.
#    Time: 28852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 234 into array dimension [0:179] is out of bounds.
#    Time: 28872 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 235 into array dimension [0:179] is out of bounds.
#    Time: 28892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 236 into array dimension [0:179] is out of bounds.
#    Time: 28912 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 237 into array dimension [0:179] is out of bounds.
#    Time: 28932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 238 into array dimension [0:179] is out of bounds.
#    Time: 28952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 230 into array dimension [0:179] is out of bounds.
#    Time: 29032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 231 into array dimension [0:179] is out of bounds.
#    Time: 29052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 232 into array dimension [0:179] is out of bounds.
#    Time: 29072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 233 into array dimension [0:179] is out of bounds.
#    Time: 29092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 234 into array dimension [0:179] is out of bounds.
#    Time: 29112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 235 into array dimension [0:179] is out of bounds.
#    Time: 29132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 236 into array dimension [0:179] is out of bounds.
#    Time: 29152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 237 into array dimension [0:179] is out of bounds.
#    Time: 29172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 238 into array dimension [0:179] is out of bounds.
#    Time: 29192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 239 into array dimension [0:179] is out of bounds.
#    Time: 29212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 240 into array dimension [0:179] is out of bounds.
#    Time: 29232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 241 into array dimension [0:179] is out of bounds.
#    Time: 29252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 242 into array dimension [0:179] is out of bounds.
#    Time: 29272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 243 into array dimension [0:179] is out of bounds.
#    Time: 29292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 244 into array dimension [0:179] is out of bounds.
#    Time: 29312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 245 into array dimension [0:179] is out of bounds.
#    Time: 29332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 246 into array dimension [0:179] is out of bounds.
#    Time: 29352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 247 into array dimension [0:179] is out of bounds.
#    Time: 29372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 248 into array dimension [0:179] is out of bounds.
#    Time: 29392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 240 into array dimension [0:179] is out of bounds.
#    Time: 29472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 241 into array dimension [0:179] is out of bounds.
#    Time: 29492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 242 into array dimension [0:179] is out of bounds.
#    Time: 29512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 243 into array dimension [0:179] is out of bounds.
#    Time: 29532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 244 into array dimension [0:179] is out of bounds.
#    Time: 29552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 245 into array dimension [0:179] is out of bounds.
#    Time: 29572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 246 into array dimension [0:179] is out of bounds.
#    Time: 29592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 247 into array dimension [0:179] is out of bounds.
#    Time: 29612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 248 into array dimension [0:179] is out of bounds.
#    Time: 29632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 249 into array dimension [0:179] is out of bounds.
#    Time: 29652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 250 into array dimension [0:179] is out of bounds.
#    Time: 29672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 251 into array dimension [0:179] is out of bounds.
#    Time: 29692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 252 into array dimension [0:179] is out of bounds.
#    Time: 29712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 253 into array dimension [0:179] is out of bounds.
#    Time: 29732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 254 into array dimension [0:179] is out of bounds.
#    Time: 29752 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 255 into array dimension [0:179] is out of bounds.
#    Time: 29772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 256 into array dimension [0:179] is out of bounds.
#    Time: 29792 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 257 into array dimension [0:179] is out of bounds.
#    Time: 29812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 258 into array dimension [0:179] is out of bounds.
#    Time: 29832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 250 into array dimension [0:179] is out of bounds.
#    Time: 29912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 251 into array dimension [0:179] is out of bounds.
#    Time: 29932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 252 into array dimension [0:179] is out of bounds.
#    Time: 29952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 253 into array dimension [0:179] is out of bounds.
#    Time: 29972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 254 into array dimension [0:179] is out of bounds.
#    Time: 29992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 255 into array dimension [0:179] is out of bounds.
#    Time: 30012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 256 into array dimension [0:179] is out of bounds.
#    Time: 30032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 257 into array dimension [0:179] is out of bounds.
#    Time: 30052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 258 into array dimension [0:179] is out of bounds.
#    Time: 30072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 259 into array dimension [0:179] is out of bounds.
#    Time: 30092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 260 into array dimension [0:179] is out of bounds.
#    Time: 30112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 261 into array dimension [0:179] is out of bounds.
#    Time: 30132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 262 into array dimension [0:179] is out of bounds.
#    Time: 30152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 263 into array dimension [0:179] is out of bounds.
#    Time: 30172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 264 into array dimension [0:179] is out of bounds.
#    Time: 30192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 265 into array dimension [0:179] is out of bounds.
#    Time: 30212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 266 into array dimension [0:179] is out of bounds.
#    Time: 30232 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 267 into array dimension [0:179] is out of bounds.
#    Time: 30252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 268 into array dimension [0:179] is out of bounds.
#    Time: 30272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 260 into array dimension [0:179] is out of bounds.
#    Time: 30352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 261 into array dimension [0:179] is out of bounds.
#    Time: 30372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 262 into array dimension [0:179] is out of bounds.
#    Time: 30392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 263 into array dimension [0:179] is out of bounds.
#    Time: 30412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 264 into array dimension [0:179] is out of bounds.
#    Time: 30432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 265 into array dimension [0:179] is out of bounds.
#    Time: 30452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 266 into array dimension [0:179] is out of bounds.
#    Time: 30472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 267 into array dimension [0:179] is out of bounds.
#    Time: 30492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 268 into array dimension [0:179] is out of bounds.
#    Time: 30512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 269 into array dimension [0:179] is out of bounds.
#    Time: 30532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 270 into array dimension [0:179] is out of bounds.
#    Time: 30552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 271 into array dimension [0:179] is out of bounds.
#    Time: 30572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 272 into array dimension [0:179] is out of bounds.
#    Time: 30592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 273 into array dimension [0:179] is out of bounds.
#    Time: 30612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 274 into array dimension [0:179] is out of bounds.
#    Time: 30632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 275 into array dimension [0:179] is out of bounds.
#    Time: 30652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 276 into array dimension [0:179] is out of bounds.
#    Time: 30672 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 277 into array dimension [0:179] is out of bounds.
#    Time: 30692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 278 into array dimension [0:179] is out of bounds.
#    Time: 30712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 270 into array dimension [0:179] is out of bounds.
#    Time: 30792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 271 into array dimension [0:179] is out of bounds.
#    Time: 30812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 272 into array dimension [0:179] is out of bounds.
#    Time: 30832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 273 into array dimension [0:179] is out of bounds.
#    Time: 30852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 274 into array dimension [0:179] is out of bounds.
#    Time: 30872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 275 into array dimension [0:179] is out of bounds.
#    Time: 30892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 276 into array dimension [0:179] is out of bounds.
#    Time: 30912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 277 into array dimension [0:179] is out of bounds.
#    Time: 30932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 278 into array dimension [0:179] is out of bounds.
#    Time: 30952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 279 into array dimension [0:179] is out of bounds.
#    Time: 30972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:179] is out of bounds.
#    Time: 30992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:179] is out of bounds.
#    Time: 31012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:179] is out of bounds.
#    Time: 31032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:179] is out of bounds.
#    Time: 31052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:179] is out of bounds.
#    Time: 31072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:179] is out of bounds.
#    Time: 31092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:179] is out of bounds.
#    Time: 31112 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:179] is out of bounds.
#    Time: 31132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:179] is out of bounds.
#    Time: 31152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:179] is out of bounds.
#    Time: 31232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:179] is out of bounds.
#    Time: 31252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:179] is out of bounds.
#    Time: 31272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:179] is out of bounds.
#    Time: 31292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:179] is out of bounds.
#    Time: 31312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:179] is out of bounds.
#    Time: 31332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:179] is out of bounds.
#    Time: 31352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:179] is out of bounds.
#    Time: 31372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:179] is out of bounds.
#    Time: 31392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 289 into array dimension [0:179] is out of bounds.
#    Time: 31412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 290 into array dimension [0:179] is out of bounds.
#    Time: 31432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 291 into array dimension [0:179] is out of bounds.
#    Time: 31452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 292 into array dimension [0:179] is out of bounds.
#    Time: 31472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 293 into array dimension [0:179] is out of bounds.
#    Time: 31492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 294 into array dimension [0:179] is out of bounds.
#    Time: 31512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 295 into array dimension [0:179] is out of bounds.
#    Time: 31532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 296 into array dimension [0:179] is out of bounds.
#    Time: 31552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 297 into array dimension [0:179] is out of bounds.
#    Time: 31572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 298 into array dimension [0:179] is out of bounds.
#    Time: 31592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 290 into array dimension [0:179] is out of bounds.
#    Time: 31672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 291 into array dimension [0:179] is out of bounds.
#    Time: 31692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 292 into array dimension [0:179] is out of bounds.
#    Time: 31712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 293 into array dimension [0:179] is out of bounds.
#    Time: 31732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 294 into array dimension [0:179] is out of bounds.
#    Time: 31752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 295 into array dimension [0:179] is out of bounds.
#    Time: 31772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 296 into array dimension [0:179] is out of bounds.
#    Time: 31792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 297 into array dimension [0:179] is out of bounds.
#    Time: 31812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 298 into array dimension [0:179] is out of bounds.
#    Time: 31832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 299 into array dimension [0:179] is out of bounds.
#    Time: 31852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 300 into array dimension [0:179] is out of bounds.
#    Time: 31872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 301 into array dimension [0:179] is out of bounds.
#    Time: 31892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 302 into array dimension [0:179] is out of bounds.
#    Time: 31912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 303 into array dimension [0:179] is out of bounds.
#    Time: 31932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 304 into array dimension [0:179] is out of bounds.
#    Time: 31952 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 305 into array dimension [0:179] is out of bounds.
#    Time: 31972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 306 into array dimension [0:179] is out of bounds.
#    Time: 31992 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 307 into array dimension [0:179] is out of bounds.
#    Time: 32012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 308 into array dimension [0:179] is out of bounds.
#    Time: 32032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 300 into array dimension [0:179] is out of bounds.
#    Time: 32112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 301 into array dimension [0:179] is out of bounds.
#    Time: 32132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 302 into array dimension [0:179] is out of bounds.
#    Time: 32152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 303 into array dimension [0:179] is out of bounds.
#    Time: 32172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 304 into array dimension [0:179] is out of bounds.
#    Time: 32192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 305 into array dimension [0:179] is out of bounds.
#    Time: 32212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 306 into array dimension [0:179] is out of bounds.
#    Time: 32232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 307 into array dimension [0:179] is out of bounds.
#    Time: 32252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 308 into array dimension [0:179] is out of bounds.
#    Time: 32272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 309 into array dimension [0:179] is out of bounds.
#    Time: 32292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 310 into array dimension [0:179] is out of bounds.
#    Time: 32312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 311 into array dimension [0:179] is out of bounds.
#    Time: 32332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 312 into array dimension [0:179] is out of bounds.
#    Time: 32352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 313 into array dimension [0:179] is out of bounds.
#    Time: 32372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 314 into array dimension [0:179] is out of bounds.
#    Time: 32392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 315 into array dimension [0:179] is out of bounds.
#    Time: 32412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 316 into array dimension [0:179] is out of bounds.
#    Time: 32432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 317 into array dimension [0:179] is out of bounds.
#    Time: 32452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 318 into array dimension [0:179] is out of bounds.
#    Time: 32472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 310 into array dimension [0:179] is out of bounds.
#    Time: 32552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 311 into array dimension [0:179] is out of bounds.
#    Time: 32572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 312 into array dimension [0:179] is out of bounds.
#    Time: 32592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 313 into array dimension [0:179] is out of bounds.
#    Time: 32612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 314 into array dimension [0:179] is out of bounds.
#    Time: 32632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 315 into array dimension [0:179] is out of bounds.
#    Time: 32652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 316 into array dimension [0:179] is out of bounds.
#    Time: 32672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 317 into array dimension [0:179] is out of bounds.
#    Time: 32692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 318 into array dimension [0:179] is out of bounds.
#    Time: 32712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 319 into array dimension [0:179] is out of bounds.
#    Time: 32732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 320 into array dimension [0:179] is out of bounds.
#    Time: 32752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 321 into array dimension [0:179] is out of bounds.
#    Time: 32772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 322 into array dimension [0:179] is out of bounds.
#    Time: 32792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 323 into array dimension [0:179] is out of bounds.
#    Time: 32812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 324 into array dimension [0:179] is out of bounds.
#    Time: 32832 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 325 into array dimension [0:179] is out of bounds.
#    Time: 32852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 326 into array dimension [0:179] is out of bounds.
#    Time: 32872 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 327 into array dimension [0:179] is out of bounds.
#    Time: 32892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 328 into array dimension [0:179] is out of bounds.
#    Time: 32912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 320 into array dimension [0:179] is out of bounds.
#    Time: 32992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 321 into array dimension [0:179] is out of bounds.
#    Time: 33012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 322 into array dimension [0:179] is out of bounds.
#    Time: 33032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 323 into array dimension [0:179] is out of bounds.
#    Time: 33052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 324 into array dimension [0:179] is out of bounds.
#    Time: 33072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 325 into array dimension [0:179] is out of bounds.
#    Time: 33092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 326 into array dimension [0:179] is out of bounds.
#    Time: 33112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 327 into array dimension [0:179] is out of bounds.
#    Time: 33132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 328 into array dimension [0:179] is out of bounds.
#    Time: 33152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 329 into array dimension [0:179] is out of bounds.
#    Time: 33172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 330 into array dimension [0:179] is out of bounds.
#    Time: 33192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 331 into array dimension [0:179] is out of bounds.
#    Time: 33212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 332 into array dimension [0:179] is out of bounds.
#    Time: 33232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 333 into array dimension [0:179] is out of bounds.
#    Time: 33252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 334 into array dimension [0:179] is out of bounds.
#    Time: 33272 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 335 into array dimension [0:179] is out of bounds.
#    Time: 33292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 336 into array dimension [0:179] is out of bounds.
#    Time: 33312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 337 into array dimension [0:179] is out of bounds.
#    Time: 33332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 338 into array dimension [0:179] is out of bounds.
#    Time: 33352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 330 into array dimension [0:179] is out of bounds.
#    Time: 33432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 331 into array dimension [0:179] is out of bounds.
#    Time: 33452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 332 into array dimension [0:179] is out of bounds.
#    Time: 33472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 333 into array dimension [0:179] is out of bounds.
#    Time: 33492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 334 into array dimension [0:179] is out of bounds.
#    Time: 33512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 335 into array dimension [0:179] is out of bounds.
#    Time: 33532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 336 into array dimension [0:179] is out of bounds.
#    Time: 33552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 337 into array dimension [0:179] is out of bounds.
#    Time: 33572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 338 into array dimension [0:179] is out of bounds.
#    Time: 33592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 339 into array dimension [0:179] is out of bounds.
#    Time: 33612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 340 into array dimension [0:179] is out of bounds.
#    Time: 33632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 341 into array dimension [0:179] is out of bounds.
#    Time: 33652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 342 into array dimension [0:179] is out of bounds.
#    Time: 33672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 343 into array dimension [0:179] is out of bounds.
#    Time: 33692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 344 into array dimension [0:179] is out of bounds.
#    Time: 33712 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 345 into array dimension [0:179] is out of bounds.
#    Time: 33732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 346 into array dimension [0:179] is out of bounds.
#    Time: 33752 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 347 into array dimension [0:179] is out of bounds.
#    Time: 33772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 348 into array dimension [0:179] is out of bounds.
#    Time: 33792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 340 into array dimension [0:179] is out of bounds.
#    Time: 33872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 341 into array dimension [0:179] is out of bounds.
#    Time: 33892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 342 into array dimension [0:179] is out of bounds.
#    Time: 33912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 343 into array dimension [0:179] is out of bounds.
#    Time: 33932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 344 into array dimension [0:179] is out of bounds.
#    Time: 33952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 345 into array dimension [0:179] is out of bounds.
#    Time: 33972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 346 into array dimension [0:179] is out of bounds.
#    Time: 33992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 347 into array dimension [0:179] is out of bounds.
#    Time: 34012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 348 into array dimension [0:179] is out of bounds.
#    Time: 34032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 349 into array dimension [0:179] is out of bounds.
#    Time: 34052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 350 into array dimension [0:179] is out of bounds.
#    Time: 34072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 351 into array dimension [0:179] is out of bounds.
#    Time: 34092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 352 into array dimension [0:179] is out of bounds.
#    Time: 34112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 353 into array dimension [0:179] is out of bounds.
#    Time: 34132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 354 into array dimension [0:179] is out of bounds.
#    Time: 34152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 355 into array dimension [0:179] is out of bounds.
#    Time: 34172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 356 into array dimension [0:179] is out of bounds.
#    Time: 34192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 357 into array dimension [0:179] is out of bounds.
#    Time: 34212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 358 into array dimension [0:179] is out of bounds.
#    Time: 34232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 350 into array dimension [0:179] is out of bounds.
#    Time: 34312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 351 into array dimension [0:179] is out of bounds.
#    Time: 34332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 352 into array dimension [0:179] is out of bounds.
#    Time: 34352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 353 into array dimension [0:179] is out of bounds.
#    Time: 34372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 354 into array dimension [0:179] is out of bounds.
#    Time: 34392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 355 into array dimension [0:179] is out of bounds.
#    Time: 34412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 356 into array dimension [0:179] is out of bounds.
#    Time: 34432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 357 into array dimension [0:179] is out of bounds.
#    Time: 34452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 358 into array dimension [0:179] is out of bounds.
#    Time: 34472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 359 into array dimension [0:179] is out of bounds.
#    Time: 34492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 360 into array dimension [0:179] is out of bounds.
#    Time: 34512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 361 into array dimension [0:179] is out of bounds.
#    Time: 34532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 362 into array dimension [0:179] is out of bounds.
#    Time: 34552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 363 into array dimension [0:179] is out of bounds.
#    Time: 34572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 364 into array dimension [0:179] is out of bounds.
#    Time: 34592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 365 into array dimension [0:179] is out of bounds.
#    Time: 34612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 366 into array dimension [0:179] is out of bounds.
#    Time: 34632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 367 into array dimension [0:179] is out of bounds.
#    Time: 34652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 368 into array dimension [0:179] is out of bounds.
#    Time: 34672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 360 into array dimension [0:179] is out of bounds.
#    Time: 34752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 361 into array dimension [0:179] is out of bounds.
#    Time: 34772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 362 into array dimension [0:179] is out of bounds.
#    Time: 34792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 363 into array dimension [0:179] is out of bounds.
#    Time: 34812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 364 into array dimension [0:179] is out of bounds.
#    Time: 34832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 365 into array dimension [0:179] is out of bounds.
#    Time: 34852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 366 into array dimension [0:179] is out of bounds.
#    Time: 34872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 367 into array dimension [0:179] is out of bounds.
#    Time: 34892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 368 into array dimension [0:179] is out of bounds.
#    Time: 34912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 369 into array dimension [0:179] is out of bounds.
#    Time: 34932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 370 into array dimension [0:179] is out of bounds.
#    Time: 34952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 371 into array dimension [0:179] is out of bounds.
#    Time: 34972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 372 into array dimension [0:179] is out of bounds.
#    Time: 34992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 373 into array dimension [0:179] is out of bounds.
#    Time: 35012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 374 into array dimension [0:179] is out of bounds.
#    Time: 35032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 375 into array dimension [0:179] is out of bounds.
#    Time: 35052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 376 into array dimension [0:179] is out of bounds.
#    Time: 35072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 377 into array dimension [0:179] is out of bounds.
#    Time: 35092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 378 into array dimension [0:179] is out of bounds.
#    Time: 35112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 370 into array dimension [0:179] is out of bounds.
#    Time: 35192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 371 into array dimension [0:179] is out of bounds.
#    Time: 35212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 372 into array dimension [0:179] is out of bounds.
#    Time: 35232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 373 into array dimension [0:179] is out of bounds.
#    Time: 35252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 374 into array dimension [0:179] is out of bounds.
#    Time: 35272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 375 into array dimension [0:179] is out of bounds.
#    Time: 35292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 376 into array dimension [0:179] is out of bounds.
#    Time: 35312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 377 into array dimension [0:179] is out of bounds.
#    Time: 35332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 378 into array dimension [0:179] is out of bounds.
#    Time: 35352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 379 into array dimension [0:179] is out of bounds.
#    Time: 35372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 380 into array dimension [0:179] is out of bounds.
#    Time: 35392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 381 into array dimension [0:179] is out of bounds.
#    Time: 35412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 382 into array dimension [0:179] is out of bounds.
#    Time: 35432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 383 into array dimension [0:179] is out of bounds.
#    Time: 35452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 384 into array dimension [0:179] is out of bounds.
#    Time: 35472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 385 into array dimension [0:179] is out of bounds.
#    Time: 35492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 386 into array dimension [0:179] is out of bounds.
#    Time: 35512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 387 into array dimension [0:179] is out of bounds.
#    Time: 35532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 388 into array dimension [0:179] is out of bounds.
#    Time: 35552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 380 into array dimension [0:179] is out of bounds.
#    Time: 35632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 381 into array dimension [0:179] is out of bounds.
#    Time: 35652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 382 into array dimension [0:179] is out of bounds.
#    Time: 35672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 383 into array dimension [0:179] is out of bounds.
#    Time: 35692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 384 into array dimension [0:179] is out of bounds.
#    Time: 35712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 385 into array dimension [0:179] is out of bounds.
#    Time: 35732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 386 into array dimension [0:179] is out of bounds.
#    Time: 35752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 387 into array dimension [0:179] is out of bounds.
#    Time: 35772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 388 into array dimension [0:179] is out of bounds.
#    Time: 35792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 389 into array dimension [0:179] is out of bounds.
#    Time: 35812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 390 into array dimension [0:179] is out of bounds.
#    Time: 35832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 391 into array dimension [0:179] is out of bounds.
#    Time: 35852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 392 into array dimension [0:179] is out of bounds.
#    Time: 35872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 393 into array dimension [0:179] is out of bounds.
#    Time: 35892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 394 into array dimension [0:179] is out of bounds.
#    Time: 35912 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 395 into array dimension [0:179] is out of bounds.
#    Time: 35932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 396 into array dimension [0:179] is out of bounds.
#    Time: 35952 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 397 into array dimension [0:179] is out of bounds.
#    Time: 35972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 398 into array dimension [0:179] is out of bounds.
#    Time: 35992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 390 into array dimension [0:179] is out of bounds.
#    Time: 36072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 391 into array dimension [0:179] is out of bounds.
#    Time: 36092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 392 into array dimension [0:179] is out of bounds.
#    Time: 36112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 393 into array dimension [0:179] is out of bounds.
#    Time: 36132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 394 into array dimension [0:179] is out of bounds.
#    Time: 36152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 395 into array dimension [0:179] is out of bounds.
#    Time: 36172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 396 into array dimension [0:179] is out of bounds.
#    Time: 36192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 397 into array dimension [0:179] is out of bounds.
#    Time: 36212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 398 into array dimension [0:179] is out of bounds.
#    Time: 36232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 399 into array dimension [0:179] is out of bounds.
#    Time: 36252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 400 into array dimension [0:179] is out of bounds.
#    Time: 36272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 401 into array dimension [0:179] is out of bounds.
#    Time: 36292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 402 into array dimension [0:179] is out of bounds.
#    Time: 36312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 403 into array dimension [0:179] is out of bounds.
#    Time: 36332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 404 into array dimension [0:179] is out of bounds.
#    Time: 36352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 405 into array dimension [0:179] is out of bounds.
#    Time: 36372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 406 into array dimension [0:179] is out of bounds.
#    Time: 36392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 407 into array dimension [0:179] is out of bounds.
#    Time: 36412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 408 into array dimension [0:179] is out of bounds.
#    Time: 36432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 400 into array dimension [0:179] is out of bounds.
#    Time: 36512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 401 into array dimension [0:179] is out of bounds.
#    Time: 36532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 402 into array dimension [0:179] is out of bounds.
#    Time: 36552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 403 into array dimension [0:179] is out of bounds.
#    Time: 36572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 404 into array dimension [0:179] is out of bounds.
#    Time: 36592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 405 into array dimension [0:179] is out of bounds.
#    Time: 36612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 406 into array dimension [0:179] is out of bounds.
#    Time: 36632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 407 into array dimension [0:179] is out of bounds.
#    Time: 36652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 408 into array dimension [0:179] is out of bounds.
#    Time: 36672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 409 into array dimension [0:179] is out of bounds.
#    Time: 36692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 410 into array dimension [0:179] is out of bounds.
#    Time: 36712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 411 into array dimension [0:179] is out of bounds.
#    Time: 36732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 412 into array dimension [0:179] is out of bounds.
#    Time: 36752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 180 into array dimension [0:179] is out of bounds.
#    Time: 26832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 181 into array dimension [0:179] is out of bounds.
#    Time: 26852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 182 into array dimension [0:179] is out of bounds.
#    Time: 26872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 183 into array dimension [0:179] is out of bounds.
#    Time: 26892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 184 into array dimension [0:179] is out of bounds.
#    Time: 26912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 185 into array dimension [0:179] is out of bounds.
#    Time: 26932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 186 into array dimension [0:179] is out of bounds.
#    Time: 26952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 187 into array dimension [0:179] is out of bounds.
#    Time: 26972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 188 into array dimension [0:179] is out of bounds.
#    Time: 26992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 189 into array dimension [0:179] is out of bounds.
#    Time: 27012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:179] is out of bounds.
#    Time: 27032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:179] is out of bounds.
#    Time: 27052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:179] is out of bounds.
#    Time: 27072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:179] is out of bounds.
#    Time: 27092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:179] is out of bounds.
#    Time: 27112 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:179] is out of bounds.
#    Time: 27132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:179] is out of bounds.
#    Time: 27152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:179] is out of bounds.
#    Time: 27172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:179] is out of bounds.
#    Time: 27192 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 180 into array dimension [0:89] is out of bounds.
#    Time: 61872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 181 into array dimension [0:89] is out of bounds.
#    Time: 61892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 182 into array dimension [0:89] is out of bounds.
#    Time: 61912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 183 into array dimension [0:89] is out of bounds.
#    Time: 61932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 184 into array dimension [0:89] is out of bounds.
#    Time: 61952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 185 into array dimension [0:89] is out of bounds.
#    Time: 61972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 186 into array dimension [0:89] is out of bounds.
#    Time: 61992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 187 into array dimension [0:89] is out of bounds.
#    Time: 62012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 188 into array dimension [0:89] is out of bounds.
#    Time: 62032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 189 into array dimension [0:89] is out of bounds.
#    Time: 62052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 62072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 62092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 62112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 62132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 62152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 62172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 62192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 62212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 62232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 270 into array dimension [0:89] is out of bounds.
#    Time: 62312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 271 into array dimension [0:89] is out of bounds.
#    Time: 62332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 272 into array dimension [0:89] is out of bounds.
#    Time: 62352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 273 into array dimension [0:89] is out of bounds.
#    Time: 62372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 274 into array dimension [0:89] is out of bounds.
#    Time: 62392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 275 into array dimension [0:89] is out of bounds.
#    Time: 62412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 276 into array dimension [0:89] is out of bounds.
#    Time: 62432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 277 into array dimension [0:89] is out of bounds.
#    Time: 62452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 278 into array dimension [0:89] is out of bounds.
#    Time: 62472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 279 into array dimension [0:89] is out of bounds.
#    Time: 62492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 62512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 62532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 62552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 62572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 62592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 62612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 62632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 62652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 62672 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 560 into array dimension [0:379] is out of bounds.
#    Time: 112192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 561 into array dimension [0:379] is out of bounds.
#    Time: 112212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 562 into array dimension [0:379] is out of bounds.
#    Time: 112232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 563 into array dimension [0:379] is out of bounds.
#    Time: 112252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 564 into array dimension [0:379] is out of bounds.
#    Time: 112272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 565 into array dimension [0:379] is out of bounds.
#    Time: 112292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 566 into array dimension [0:379] is out of bounds.
#    Time: 112312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 567 into array dimension [0:379] is out of bounds.
#    Time: 112332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 568 into array dimension [0:379] is out of bounds.
#    Time: 112352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 569 into array dimension [0:379] is out of bounds.
#    Time: 112372 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 178252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 178272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 178292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 178312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 178332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 178352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 178372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 178392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 178412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 199 into array dimension [0:89] is out of bounds.
#    Time: 178432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 200 into array dimension [0:89] is out of bounds.
#    Time: 178452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 201 into array dimension [0:89] is out of bounds.
#    Time: 178472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 202 into array dimension [0:89] is out of bounds.
#    Time: 178492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 203 into array dimension [0:89] is out of bounds.
#    Time: 178512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 204 into array dimension [0:89] is out of bounds.
#    Time: 178532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 205 into array dimension [0:89] is out of bounds.
#    Time: 178552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 206 into array dimension [0:89] is out of bounds.
#    Time: 178572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 207 into array dimension [0:89] is out of bounds.
#    Time: 178592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 208 into array dimension [0:89] is out of bounds.
#    Time: 178612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 209 into array dimension [0:89] is out of bounds.
#    Time: 178632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 178712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 178732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 178752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 178772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 178792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 178812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 178832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 178852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 178872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 289 into array dimension [0:89] is out of bounds.
#    Time: 178892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 290 into array dimension [0:89] is out of bounds.
#    Time: 178912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 291 into array dimension [0:89] is out of bounds.
#    Time: 178932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 292 into array dimension [0:89] is out of bounds.
#    Time: 178952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 293 into array dimension [0:89] is out of bounds.
#    Time: 178972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 294 into array dimension [0:89] is out of bounds.
#    Time: 178992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 295 into array dimension [0:89] is out of bounds.
#    Time: 179012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 296 into array dimension [0:89] is out of bounds.
#    Time: 179032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 297 into array dimension [0:89] is out of bounds.
#    Time: 179052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 298 into array dimension [0:89] is out of bounds.
#    Time: 179072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 299 into array dimension [0:89] is out of bounds.
#    Time: 179092 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 180 into array dimension [0:89] is out of bounds.
#    Time: 61872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 181 into array dimension [0:89] is out of bounds.
#    Time: 61892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 182 into array dimension [0:89] is out of bounds.
#    Time: 61912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 183 into array dimension [0:89] is out of bounds.
#    Time: 61932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 184 into array dimension [0:89] is out of bounds.
#    Time: 61952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 185 into array dimension [0:89] is out of bounds.
#    Time: 61972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 186 into array dimension [0:89] is out of bounds.
#    Time: 61992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 187 into array dimension [0:89] is out of bounds.
#    Time: 62012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 188 into array dimension [0:89] is out of bounds.
#    Time: 62032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 189 into array dimension [0:89] is out of bounds.
#    Time: 62052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 62072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 62092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 62112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 62132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 62152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 62172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 62192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 62212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 62232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 270 into array dimension [0:89] is out of bounds.
#    Time: 62312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 271 into array dimension [0:89] is out of bounds.
#    Time: 62332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 272 into array dimension [0:89] is out of bounds.
#    Time: 62352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 273 into array dimension [0:89] is out of bounds.
#    Time: 62372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 274 into array dimension [0:89] is out of bounds.
#    Time: 62392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 275 into array dimension [0:89] is out of bounds.
#    Time: 62412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 276 into array dimension [0:89] is out of bounds.
#    Time: 62432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 277 into array dimension [0:89] is out of bounds.
#    Time: 62452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 278 into array dimension [0:89] is out of bounds.
#    Time: 62472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 279 into array dimension [0:89] is out of bounds.
#    Time: 62492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 62512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 62532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 62552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 62572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 62592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 62612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 62632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 62652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 62672 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 560 into array dimension [0:379] is out of bounds.
#    Time: 112192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 561 into array dimension [0:379] is out of bounds.
#    Time: 112212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 562 into array dimension [0:379] is out of bounds.
#    Time: 112232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 563 into array dimension [0:379] is out of bounds.
#    Time: 112252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 564 into array dimension [0:379] is out of bounds.
#    Time: 112272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 565 into array dimension [0:379] is out of bounds.
#    Time: 112292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 566 into array dimension [0:379] is out of bounds.
#    Time: 112312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 567 into array dimension [0:379] is out of bounds.
#    Time: 112332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 568 into array dimension [0:379] is out of bounds.
#    Time: 112352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 569 into array dimension [0:379] is out of bounds.
#    Time: 112372 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:179] is out of bounds.
#    Time: 178252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:179] is out of bounds.
#    Time: 178272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:179] is out of bounds.
#    Time: 178292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:179] is out of bounds.
#    Time: 178312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:179] is out of bounds.
#    Time: 178332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:179] is out of bounds.
#    Time: 178352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:179] is out of bounds.
#    Time: 178372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:179] is out of bounds.
#    Time: 178392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:179] is out of bounds.
#    Time: 178412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 199 into array dimension [0:179] is out of bounds.
#    Time: 178432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 200 into array dimension [0:179] is out of bounds.
#    Time: 178452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 201 into array dimension [0:179] is out of bounds.
#    Time: 178472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 202 into array dimension [0:179] is out of bounds.
#    Time: 178492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 203 into array dimension [0:179] is out of bounds.
#    Time: 178512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 204 into array dimension [0:179] is out of bounds.
#    Time: 178532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 205 into array dimension [0:179] is out of bounds.
#    Time: 178552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 206 into array dimension [0:179] is out of bounds.
#    Time: 178572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 207 into array dimension [0:179] is out of bounds.
#    Time: 178592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 208 into array dimension [0:179] is out of bounds.
#    Time: 178612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 209 into array dimension [0:179] is out of bounds.
#    Time: 178632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:179] is out of bounds.
#    Time: 178712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:179] is out of bounds.
#    Time: 178732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:179] is out of bounds.
#    Time: 178752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:179] is out of bounds.
#    Time: 178772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:179] is out of bounds.
#    Time: 178792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:179] is out of bounds.
#    Time: 178812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:179] is out of bounds.
#    Time: 178832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:179] is out of bounds.
#    Time: 178852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:179] is out of bounds.
#    Time: 178872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 289 into array dimension [0:179] is out of bounds.
#    Time: 178892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 290 into array dimension [0:179] is out of bounds.
#    Time: 178912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 291 into array dimension [0:179] is out of bounds.
#    Time: 178932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 292 into array dimension [0:179] is out of bounds.
#    Time: 178952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 293 into array dimension [0:179] is out of bounds.
#    Time: 178972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 294 into array dimension [0:179] is out of bounds.
#    Time: 178992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 295 into array dimension [0:179] is out of bounds.
#    Time: 179012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 296 into array dimension [0:179] is out of bounds.
#    Time: 179032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 297 into array dimension [0:179] is out of bounds.
#    Time: 179052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 298 into array dimension [0:179] is out of bounds.
#    Time: 179072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 299 into array dimension [0:179] is out of bounds.
#    Time: 179092 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 180 into array dimension [0:89] is out of bounds.
#    Time: 61872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 181 into array dimension [0:89] is out of bounds.
#    Time: 61892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 182 into array dimension [0:89] is out of bounds.
#    Time: 61912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 183 into array dimension [0:89] is out of bounds.
#    Time: 61932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 184 into array dimension [0:89] is out of bounds.
#    Time: 61952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 185 into array dimension [0:89] is out of bounds.
#    Time: 61972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 186 into array dimension [0:89] is out of bounds.
#    Time: 61992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 187 into array dimension [0:89] is out of bounds.
#    Time: 62012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 188 into array dimension [0:89] is out of bounds.
#    Time: 62032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 189 into array dimension [0:89] is out of bounds.
#    Time: 62052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 62072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 62092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 62112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 62132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 62152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 62172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 62192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 62212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 62232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 270 into array dimension [0:89] is out of bounds.
#    Time: 62312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 271 into array dimension [0:89] is out of bounds.
#    Time: 62332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 272 into array dimension [0:89] is out of bounds.
#    Time: 62352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 273 into array dimension [0:89] is out of bounds.
#    Time: 62372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 274 into array dimension [0:89] is out of bounds.
#    Time: 62392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 275 into array dimension [0:89] is out of bounds.
#    Time: 62412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 276 into array dimension [0:89] is out of bounds.
#    Time: 62432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 277 into array dimension [0:89] is out of bounds.
#    Time: 62452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 278 into array dimension [0:89] is out of bounds.
#    Time: 62472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 279 into array dimension [0:89] is out of bounds.
#    Time: 62492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 62512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 62532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 62552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 62572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 62592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 62612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 62632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 62652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 62672 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 560 into array dimension [0:379] is out of bounds.
#    Time: 112192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 561 into array dimension [0:379] is out of bounds.
#    Time: 112212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 562 into array dimension [0:379] is out of bounds.
#    Time: 112232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 563 into array dimension [0:379] is out of bounds.
#    Time: 112252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 564 into array dimension [0:379] is out of bounds.
#    Time: 112272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 565 into array dimension [0:379] is out of bounds.
#    Time: 112292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 566 into array dimension [0:379] is out of bounds.
#    Time: 112312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 567 into array dimension [0:379] is out of bounds.
#    Time: 112332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 568 into array dimension [0:379] is out of bounds.
#    Time: 112352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 569 into array dimension [0:379] is out of bounds.
#    Time: 112372 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 178252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 178272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 178292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 178312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 178332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 178352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 178372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 178392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 178412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 199 into array dimension [0:89] is out of bounds.
#    Time: 178432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 200 into array dimension [0:89] is out of bounds.
#    Time: 178452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 201 into array dimension [0:89] is out of bounds.
#    Time: 178472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 202 into array dimension [0:89] is out of bounds.
#    Time: 178492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 203 into array dimension [0:89] is out of bounds.
#    Time: 178512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 204 into array dimension [0:89] is out of bounds.
#    Time: 178532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 205 into array dimension [0:89] is out of bounds.
#    Time: 178552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 206 into array dimension [0:89] is out of bounds.
#    Time: 178572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 207 into array dimension [0:89] is out of bounds.
#    Time: 178592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 208 into array dimension [0:89] is out of bounds.
#    Time: 178612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 209 into array dimension [0:89] is out of bounds.
#    Time: 178632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 178712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 178732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 178752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 178772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 178792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 178812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 178832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 178852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 178872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 289 into array dimension [0:89] is out of bounds.
#    Time: 178892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 290 into array dimension [0:89] is out of bounds.
#    Time: 178912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 291 into array dimension [0:89] is out of bounds.
#    Time: 178932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 292 into array dimension [0:89] is out of bounds.
#    Time: 178952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 293 into array dimension [0:89] is out of bounds.
#    Time: 178972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 294 into array dimension [0:89] is out of bounds.
#    Time: 178992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 295 into array dimension [0:89] is out of bounds.
#    Time: 179012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 296 into array dimension [0:89] is out of bounds.
#    Time: 179032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 297 into array dimension [0:89] is out of bounds.
#    Time: 179052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 298 into array dimension [0:89] is out of bounds.
#    Time: 179072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 299 into array dimension [0:89] is out of bounds.
#    Time: 179092 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# Waiting for send
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
do startsim_sc1.dot
# Cannot open macro file: startsim_sc1.dot
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 180 into array dimension [0:89] is out of bounds.
#    Time: 61872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 181 into array dimension [0:89] is out of bounds.
#    Time: 61892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 182 into array dimension [0:89] is out of bounds.
#    Time: 61912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 183 into array dimension [0:89] is out of bounds.
#    Time: 61932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 184 into array dimension [0:89] is out of bounds.
#    Time: 61952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 185 into array dimension [0:89] is out of bounds.
#    Time: 61972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 186 into array dimension [0:89] is out of bounds.
#    Time: 61992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 187 into array dimension [0:89] is out of bounds.
#    Time: 62012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 188 into array dimension [0:89] is out of bounds.
#    Time: 62032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 189 into array dimension [0:89] is out of bounds.
#    Time: 62052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 190 into array dimension [0:89] is out of bounds.
#    Time: 62072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 191 into array dimension [0:89] is out of bounds.
#    Time: 62092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 192 into array dimension [0:89] is out of bounds.
#    Time: 62112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 193 into array dimension [0:89] is out of bounds.
#    Time: 62132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 194 into array dimension [0:89] is out of bounds.
#    Time: 62152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 195 into array dimension [0:89] is out of bounds.
#    Time: 62172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 196 into array dimension [0:89] is out of bounds.
#    Time: 62192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 197 into array dimension [0:89] is out of bounds.
#    Time: 62212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 198 into array dimension [0:89] is out of bounds.
#    Time: 62232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 270 into array dimension [0:89] is out of bounds.
#    Time: 62312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 271 into array dimension [0:89] is out of bounds.
#    Time: 62332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 272 into array dimension [0:89] is out of bounds.
#    Time: 62352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 273 into array dimension [0:89] is out of bounds.
#    Time: 62372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 274 into array dimension [0:89] is out of bounds.
#    Time: 62392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 275 into array dimension [0:89] is out of bounds.
#    Time: 62412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 276 into array dimension [0:89] is out of bounds.
#    Time: 62432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 277 into array dimension [0:89] is out of bounds.
#    Time: 62452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 278 into array dimension [0:89] is out of bounds.
#    Time: 62472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 279 into array dimension [0:89] is out of bounds.
#    Time: 62492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 280 into array dimension [0:89] is out of bounds.
#    Time: 62512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 281 into array dimension [0:89] is out of bounds.
#    Time: 62532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 282 into array dimension [0:89] is out of bounds.
#    Time: 62552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 283 into array dimension [0:89] is out of bounds.
#    Time: 62572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 284 into array dimension [0:89] is out of bounds.
#    Time: 62592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 285 into array dimension [0:89] is out of bounds.
#    Time: 62612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 286 into array dimension [0:89] is out of bounds.
#    Time: 62632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 287 into array dimension [0:89] is out of bounds.
#    Time: 62652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 288 into array dimension [0:89] is out of bounds.
#    Time: 62672 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 560 into array dimension [0:379] is out of bounds.
#    Time: 112192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 561 into array dimension [0:379] is out of bounds.
#    Time: 112212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 562 into array dimension [0:379] is out of bounds.
#    Time: 112232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 563 into array dimension [0:379] is out of bounds.
#    Time: 112252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 564 into array dimension [0:379] is out of bounds.
#    Time: 112272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 565 into array dimension [0:379] is out of bounds.
#    Time: 112292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 566 into array dimension [0:379] is out of bounds.
#    Time: 112312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 567 into array dimension [0:379] is out of bounds.
#    Time: 112332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 568 into array dimension [0:379] is out of bounds.
#    Time: 112352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 569 into array dimension [0:379] is out of bounds.
#    Time: 112372 ns  Iteration: 3  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 684 into array dimension [0:683] is out of bounds.
#    Time: 34752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 685 into array dimension [0:683] is out of bounds.
#    Time: 34772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 686 into array dimension [0:683] is out of bounds.
#    Time: 34792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 687 into array dimension [0:683] is out of bounds.
#    Time: 34812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 688 into array dimension [0:683] is out of bounds.
#    Time: 34832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 689 into array dimension [0:683] is out of bounds.
#    Time: 34852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 690 into array dimension [0:683] is out of bounds.
#    Time: 34872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 691 into array dimension [0:683] is out of bounds.
#    Time: 34892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 692 into array dimension [0:683] is out of bounds.
#    Time: 34912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 693 into array dimension [0:683] is out of bounds.
#    Time: 34932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 694 into array dimension [0:683] is out of bounds.
#    Time: 34952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 695 into array dimension [0:683] is out of bounds.
#    Time: 34972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 696 into array dimension [0:683] is out of bounds.
#    Time: 34992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 697 into array dimension [0:683] is out of bounds.
#    Time: 35012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 698 into array dimension [0:683] is out of bounds.
#    Time: 35032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 699 into array dimension [0:683] is out of bounds.
#    Time: 35052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 700 into array dimension [0:683] is out of bounds.
#    Time: 35072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 701 into array dimension [0:683] is out of bounds.
#    Time: 35092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 702 into array dimension [0:683] is out of bounds.
#    Time: 35112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 703 into array dimension [0:683] is out of bounds.
#    Time: 35192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 704 into array dimension [0:683] is out of bounds.
#    Time: 35212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 705 into array dimension [0:683] is out of bounds.
#    Time: 35232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 706 into array dimension [0:683] is out of bounds.
#    Time: 35252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 707 into array dimension [0:683] is out of bounds.
#    Time: 35272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 708 into array dimension [0:683] is out of bounds.
#    Time: 35292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 709 into array dimension [0:683] is out of bounds.
#    Time: 35312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 710 into array dimension [0:683] is out of bounds.
#    Time: 35332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 711 into array dimension [0:683] is out of bounds.
#    Time: 35352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 712 into array dimension [0:683] is out of bounds.
#    Time: 35372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 713 into array dimension [0:683] is out of bounds.
#    Time: 35392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 714 into array dimension [0:683] is out of bounds.
#    Time: 35412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 715 into array dimension [0:683] is out of bounds.
#    Time: 35432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 716 into array dimension [0:683] is out of bounds.
#    Time: 35452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 717 into array dimension [0:683] is out of bounds.
#    Time: 35472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 718 into array dimension [0:683] is out of bounds.
#    Time: 35492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 719 into array dimension [0:683] is out of bounds.
#    Time: 35512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 720 into array dimension [0:683] is out of bounds.
#    Time: 35532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 721 into array dimension [0:683] is out of bounds.
#    Time: 35552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 722 into array dimension [0:683] is out of bounds.
#    Time: 35632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 723 into array dimension [0:683] is out of bounds.
#    Time: 35652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 724 into array dimension [0:683] is out of bounds.
#    Time: 35672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 725 into array dimension [0:683] is out of bounds.
#    Time: 35692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 726 into array dimension [0:683] is out of bounds.
#    Time: 35712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 727 into array dimension [0:683] is out of bounds.
#    Time: 35732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 728 into array dimension [0:683] is out of bounds.
#    Time: 35752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 729 into array dimension [0:683] is out of bounds.
#    Time: 35772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 730 into array dimension [0:683] is out of bounds.
#    Time: 35792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 731 into array dimension [0:683] is out of bounds.
#    Time: 35812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 732 into array dimension [0:683] is out of bounds.
#    Time: 35832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 733 into array dimension [0:683] is out of bounds.
#    Time: 35852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 734 into array dimension [0:683] is out of bounds.
#    Time: 35872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 735 into array dimension [0:683] is out of bounds.
#    Time: 35892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 736 into array dimension [0:683] is out of bounds.
#    Time: 35912 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 737 into array dimension [0:683] is out of bounds.
#    Time: 35932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 738 into array dimension [0:683] is out of bounds.
#    Time: 35952 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 739 into array dimension [0:683] is out of bounds.
#    Time: 35972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 740 into array dimension [0:683] is out of bounds.
#    Time: 35992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 741 into array dimension [0:683] is out of bounds.
#    Time: 36072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 742 into array dimension [0:683] is out of bounds.
#    Time: 36092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 743 into array dimension [0:683] is out of bounds.
#    Time: 36112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 744 into array dimension [0:683] is out of bounds.
#    Time: 36132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 745 into array dimension [0:683] is out of bounds.
#    Time: 36152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 746 into array dimension [0:683] is out of bounds.
#    Time: 36172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 747 into array dimension [0:683] is out of bounds.
#    Time: 36192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 748 into array dimension [0:683] is out of bounds.
#    Time: 36212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 749 into array dimension [0:683] is out of bounds.
#    Time: 36232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 750 into array dimension [0:683] is out of bounds.
#    Time: 36252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 751 into array dimension [0:683] is out of bounds.
#    Time: 36272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 752 into array dimension [0:683] is out of bounds.
#    Time: 36292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 753 into array dimension [0:683] is out of bounds.
#    Time: 36312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 754 into array dimension [0:683] is out of bounds.
#    Time: 36332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 755 into array dimension [0:683] is out of bounds.
#    Time: 36352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 756 into array dimension [0:683] is out of bounds.
#    Time: 36372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 757 into array dimension [0:683] is out of bounds.
#    Time: 36392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 758 into array dimension [0:683] is out of bounds.
#    Time: 36412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 759 into array dimension [0:683] is out of bounds.
#    Time: 36432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 760 into array dimension [0:683] is out of bounds.
#    Time: 36512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 761 into array dimension [0:683] is out of bounds.
#    Time: 36532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 762 into array dimension [0:683] is out of bounds.
#    Time: 36552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 763 into array dimension [0:683] is out of bounds.
#    Time: 36572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 764 into array dimension [0:683] is out of bounds.
#    Time: 36592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 765 into array dimension [0:683] is out of bounds.
#    Time: 36612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 766 into array dimension [0:683] is out of bounds.
#    Time: 36632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 767 into array dimension [0:683] is out of bounds.
#    Time: 36652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 768 into array dimension [0:683] is out of bounds.
#    Time: 36672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 769 into array dimension [0:683] is out of bounds.
#    Time: 36692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 770 into array dimension [0:683] is out of bounds.
#    Time: 36712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 771 into array dimension [0:683] is out of bounds.
#    Time: 36732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 772 into array dimension [0:683] is out of bounds.
#    Time: 36752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 773 into array dimension [0:683] is out of bounds.
#    Time: 36772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 774 into array dimension [0:683] is out of bounds.
#    Time: 36792 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 775 into array dimension [0:683] is out of bounds.
#    Time: 36812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 776 into array dimension [0:683] is out of bounds.
#    Time: 36832 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 777 into array dimension [0:683] is out of bounds.
#    Time: 36852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 778 into array dimension [0:683] is out of bounds.
#    Time: 36872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 779 into array dimension [0:683] is out of bounds.
#    Time: 36952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 780 into array dimension [0:683] is out of bounds.
#    Time: 36972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 781 into array dimension [0:683] is out of bounds.
#    Time: 36992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 782 into array dimension [0:683] is out of bounds.
#    Time: 37012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 783 into array dimension [0:683] is out of bounds.
#    Time: 37032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 784 into array dimension [0:683] is out of bounds.
#    Time: 37052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 785 into array dimension [0:683] is out of bounds.
#    Time: 37072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 786 into array dimension [0:683] is out of bounds.
#    Time: 37092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 787 into array dimension [0:683] is out of bounds.
#    Time: 37112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 788 into array dimension [0:683] is out of bounds.
#    Time: 37132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 789 into array dimension [0:683] is out of bounds.
#    Time: 37152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 790 into array dimension [0:683] is out of bounds.
#    Time: 37172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 791 into array dimension [0:683] is out of bounds.
#    Time: 37192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 792 into array dimension [0:683] is out of bounds.
#    Time: 37212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 793 into array dimension [0:683] is out of bounds.
#    Time: 37232 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 794 into array dimension [0:683] is out of bounds.
#    Time: 37252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 795 into array dimension [0:683] is out of bounds.
#    Time: 37272 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 796 into array dimension [0:683] is out of bounds.
#    Time: 37292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 797 into array dimension [0:683] is out of bounds.
#    Time: 37312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 798 into array dimension [0:683] is out of bounds.
#    Time: 37392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 799 into array dimension [0:683] is out of bounds.
#    Time: 37412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 800 into array dimension [0:683] is out of bounds.
#    Time: 37432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 801 into array dimension [0:683] is out of bounds.
#    Time: 37452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 802 into array dimension [0:683] is out of bounds.
#    Time: 37472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 803 into array dimension [0:683] is out of bounds.
#    Time: 37492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 804 into array dimension [0:683] is out of bounds.
#    Time: 37512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 805 into array dimension [0:683] is out of bounds.
#    Time: 37532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 806 into array dimension [0:683] is out of bounds.
#    Time: 37552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 807 into array dimension [0:683] is out of bounds.
#    Time: 37572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 808 into array dimension [0:683] is out of bounds.
#    Time: 37592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 809 into array dimension [0:683] is out of bounds.
#    Time: 37612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 810 into array dimension [0:683] is out of bounds.
#    Time: 37632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 811 into array dimension [0:683] is out of bounds.
#    Time: 37652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 812 into array dimension [0:683] is out of bounds.
#    Time: 37672 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 813 into array dimension [0:683] is out of bounds.
#    Time: 37692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 814 into array dimension [0:683] is out of bounds.
#    Time: 37712 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 815 into array dimension [0:683] is out of bounds.
#    Time: 37732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 816 into array dimension [0:683] is out of bounds.
#    Time: 37752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 817 into array dimension [0:683] is out of bounds.
#    Time: 37832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 818 into array dimension [0:683] is out of bounds.
#    Time: 37852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 819 into array dimension [0:683] is out of bounds.
#    Time: 37872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 820 into array dimension [0:683] is out of bounds.
#    Time: 37892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 821 into array dimension [0:683] is out of bounds.
#    Time: 37912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 822 into array dimension [0:683] is out of bounds.
#    Time: 37932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 823 into array dimension [0:683] is out of bounds.
#    Time: 37952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 824 into array dimension [0:683] is out of bounds.
#    Time: 37972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 825 into array dimension [0:683] is out of bounds.
#    Time: 37992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 826 into array dimension [0:683] is out of bounds.
#    Time: 38012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 827 into array dimension [0:683] is out of bounds.
#    Time: 38032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 828 into array dimension [0:683] is out of bounds.
#    Time: 38052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 829 into array dimension [0:683] is out of bounds.
#    Time: 38072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 830 into array dimension [0:683] is out of bounds.
#    Time: 38092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 831 into array dimension [0:683] is out of bounds.
#    Time: 38112 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 832 into array dimension [0:683] is out of bounds.
#    Time: 38132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 833 into array dimension [0:683] is out of bounds.
#    Time: 38152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 834 into array dimension [0:683] is out of bounds.
#    Time: 38172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 835 into array dimension [0:683] is out of bounds.
#    Time: 38192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 836 into array dimension [0:683] is out of bounds.
#    Time: 38272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 837 into array dimension [0:683] is out of bounds.
#    Time: 38292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 838 into array dimension [0:683] is out of bounds.
#    Time: 38312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 839 into array dimension [0:683] is out of bounds.
#    Time: 38332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 840 into array dimension [0:683] is out of bounds.
#    Time: 38352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 841 into array dimension [0:683] is out of bounds.
#    Time: 38372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 842 into array dimension [0:683] is out of bounds.
#    Time: 38392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 843 into array dimension [0:683] is out of bounds.
#    Time: 38412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 844 into array dimension [0:683] is out of bounds.
#    Time: 38432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 845 into array dimension [0:683] is out of bounds.
#    Time: 38452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 846 into array dimension [0:683] is out of bounds.
#    Time: 38472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 847 into array dimension [0:683] is out of bounds.
#    Time: 38492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 848 into array dimension [0:683] is out of bounds.
#    Time: 38512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 849 into array dimension [0:683] is out of bounds.
#    Time: 38532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 850 into array dimension [0:683] is out of bounds.
#    Time: 38552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 851 into array dimension [0:683] is out of bounds.
#    Time: 38572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 852 into array dimension [0:683] is out of bounds.
#    Time: 38592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 853 into array dimension [0:683] is out of bounds.
#    Time: 38612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 854 into array dimension [0:683] is out of bounds.
#    Time: 38632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 855 into array dimension [0:683] is out of bounds.
#    Time: 38712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 856 into array dimension [0:683] is out of bounds.
#    Time: 38732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 857 into array dimension [0:683] is out of bounds.
#    Time: 38752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 858 into array dimension [0:683] is out of bounds.
#    Time: 38772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 859 into array dimension [0:683] is out of bounds.
#    Time: 38792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 860 into array dimension [0:683] is out of bounds.
#    Time: 38812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 861 into array dimension [0:683] is out of bounds.
#    Time: 38832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 862 into array dimension [0:683] is out of bounds.
#    Time: 38852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 863 into array dimension [0:683] is out of bounds.
#    Time: 38872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 864 into array dimension [0:683] is out of bounds.
#    Time: 38892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 865 into array dimension [0:683] is out of bounds.
#    Time: 38912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 866 into array dimension [0:683] is out of bounds.
#    Time: 38932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 867 into array dimension [0:683] is out of bounds.
#    Time: 38952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 868 into array dimension [0:683] is out of bounds.
#    Time: 38972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 869 into array dimension [0:683] is out of bounds.
#    Time: 38992 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 870 into array dimension [0:683] is out of bounds.
#    Time: 39012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 871 into array dimension [0:683] is out of bounds.
#    Time: 39032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 872 into array dimension [0:683] is out of bounds.
#    Time: 39052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 873 into array dimension [0:683] is out of bounds.
#    Time: 39072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 874 into array dimension [0:683] is out of bounds.
#    Time: 39152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 875 into array dimension [0:683] is out of bounds.
#    Time: 39172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 876 into array dimension [0:683] is out of bounds.
#    Time: 39192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 877 into array dimension [0:683] is out of bounds.
#    Time: 39212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 878 into array dimension [0:683] is out of bounds.
#    Time: 39232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 879 into array dimension [0:683] is out of bounds.
#    Time: 39252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 880 into array dimension [0:683] is out of bounds.
#    Time: 39272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 881 into array dimension [0:683] is out of bounds.
#    Time: 39292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 882 into array dimension [0:683] is out of bounds.
#    Time: 39312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 883 into array dimension [0:683] is out of bounds.
#    Time: 39332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 884 into array dimension [0:683] is out of bounds.
#    Time: 39352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 885 into array dimension [0:683] is out of bounds.
#    Time: 39372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 886 into array dimension [0:683] is out of bounds.
#    Time: 39392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 887 into array dimension [0:683] is out of bounds.
#    Time: 39412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 888 into array dimension [0:683] is out of bounds.
#    Time: 39432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 889 into array dimension [0:683] is out of bounds.
#    Time: 39452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 890 into array dimension [0:683] is out of bounds.
#    Time: 39472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 891 into array dimension [0:683] is out of bounds.
#    Time: 39492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 892 into array dimension [0:683] is out of bounds.
#    Time: 39512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 893 into array dimension [0:683] is out of bounds.
#    Time: 39592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 894 into array dimension [0:683] is out of bounds.
#    Time: 39612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 895 into array dimension [0:683] is out of bounds.
#    Time: 39632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 896 into array dimension [0:683] is out of bounds.
#    Time: 39652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 897 into array dimension [0:683] is out of bounds.
#    Time: 39672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 898 into array dimension [0:683] is out of bounds.
#    Time: 39692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 899 into array dimension [0:683] is out of bounds.
#    Time: 39712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 900 into array dimension [0:683] is out of bounds.
#    Time: 39732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 901 into array dimension [0:683] is out of bounds.
#    Time: 39752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 902 into array dimension [0:683] is out of bounds.
#    Time: 39772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 903 into array dimension [0:683] is out of bounds.
#    Time: 39792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 904 into array dimension [0:683] is out of bounds.
#    Time: 39812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 905 into array dimension [0:683] is out of bounds.
#    Time: 39832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 906 into array dimension [0:683] is out of bounds.
#    Time: 39852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 907 into array dimension [0:683] is out of bounds.
#    Time: 39872 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 908 into array dimension [0:683] is out of bounds.
#    Time: 39892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 909 into array dimension [0:683] is out of bounds.
#    Time: 39912 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 910 into array dimension [0:683] is out of bounds.
#    Time: 39932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 911 into array dimension [0:683] is out of bounds.
#    Time: 39952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 912 into array dimension [0:683] is out of bounds.
#    Time: 40032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 913 into array dimension [0:683] is out of bounds.
#    Time: 40052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 914 into array dimension [0:683] is out of bounds.
#    Time: 40072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 915 into array dimension [0:683] is out of bounds.
#    Time: 40092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 916 into array dimension [0:683] is out of bounds.
#    Time: 40112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 917 into array dimension [0:683] is out of bounds.
#    Time: 40132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 918 into array dimension [0:683] is out of bounds.
#    Time: 40152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 919 into array dimension [0:683] is out of bounds.
#    Time: 40172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 920 into array dimension [0:683] is out of bounds.
#    Time: 40192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 921 into array dimension [0:683] is out of bounds.
#    Time: 40212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 922 into array dimension [0:683] is out of bounds.
#    Time: 40232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 923 into array dimension [0:683] is out of bounds.
#    Time: 40252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 924 into array dimension [0:683] is out of bounds.
#    Time: 40272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 925 into array dimension [0:683] is out of bounds.
#    Time: 40292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 926 into array dimension [0:683] is out of bounds.
#    Time: 40312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 927 into array dimension [0:683] is out of bounds.
#    Time: 40332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 928 into array dimension [0:683] is out of bounds.
#    Time: 40352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 929 into array dimension [0:683] is out of bounds.
#    Time: 40372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 930 into array dimension [0:683] is out of bounds.
#    Time: 40392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 931 into array dimension [0:683] is out of bounds.
#    Time: 40472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 932 into array dimension [0:683] is out of bounds.
#    Time: 40492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 933 into array dimension [0:683] is out of bounds.
#    Time: 40512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 934 into array dimension [0:683] is out of bounds.
#    Time: 40532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 935 into array dimension [0:683] is out of bounds.
#    Time: 40552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 936 into array dimension [0:683] is out of bounds.
#    Time: 40572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 937 into array dimension [0:683] is out of bounds.
#    Time: 40592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 938 into array dimension [0:683] is out of bounds.
#    Time: 40612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 939 into array dimension [0:683] is out of bounds.
#    Time: 40632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 940 into array dimension [0:683] is out of bounds.
#    Time: 40652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 941 into array dimension [0:683] is out of bounds.
#    Time: 40672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 942 into array dimension [0:683] is out of bounds.
#    Time: 40692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 943 into array dimension [0:683] is out of bounds.
#    Time: 40712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 944 into array dimension [0:683] is out of bounds.
#    Time: 40732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 945 into array dimension [0:683] is out of bounds.
#    Time: 40752 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 946 into array dimension [0:683] is out of bounds.
#    Time: 40772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 947 into array dimension [0:683] is out of bounds.
#    Time: 40792 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 948 into array dimension [0:683] is out of bounds.
#    Time: 40812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 949 into array dimension [0:683] is out of bounds.
#    Time: 40832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 950 into array dimension [0:683] is out of bounds.
#    Time: 40912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 951 into array dimension [0:683] is out of bounds.
#    Time: 40932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 952 into array dimension [0:683] is out of bounds.
#    Time: 40952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 953 into array dimension [0:683] is out of bounds.
#    Time: 40972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 954 into array dimension [0:683] is out of bounds.
#    Time: 40992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 955 into array dimension [0:683] is out of bounds.
#    Time: 41012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 956 into array dimension [0:683] is out of bounds.
#    Time: 41032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 957 into array dimension [0:683] is out of bounds.
#    Time: 41052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 958 into array dimension [0:683] is out of bounds.
#    Time: 41072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 959 into array dimension [0:683] is out of bounds.
#    Time: 41092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 960 into array dimension [0:683] is out of bounds.
#    Time: 41112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 961 into array dimension [0:683] is out of bounds.
#    Time: 41132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 962 into array dimension [0:683] is out of bounds.
#    Time: 41152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 963 into array dimension [0:683] is out of bounds.
#    Time: 41172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 964 into array dimension [0:683] is out of bounds.
#    Time: 41192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 965 into array dimension [0:683] is out of bounds.
#    Time: 41212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 966 into array dimension [0:683] is out of bounds.
#    Time: 41232 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 967 into array dimension [0:683] is out of bounds.
#    Time: 41252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 968 into array dimension [0:683] is out of bounds.
#    Time: 41272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 969 into array dimension [0:683] is out of bounds.
#    Time: 41352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 970 into array dimension [0:683] is out of bounds.
#    Time: 41372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 971 into array dimension [0:683] is out of bounds.
#    Time: 41392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 972 into array dimension [0:683] is out of bounds.
#    Time: 41412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 973 into array dimension [0:683] is out of bounds.
#    Time: 41432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 974 into array dimension [0:683] is out of bounds.
#    Time: 41452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 975 into array dimension [0:683] is out of bounds.
#    Time: 41472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 976 into array dimension [0:683] is out of bounds.
#    Time: 41492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 977 into array dimension [0:683] is out of bounds.
#    Time: 41512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 978 into array dimension [0:683] is out of bounds.
#    Time: 41532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 979 into array dimension [0:683] is out of bounds.
#    Time: 41552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 980 into array dimension [0:683] is out of bounds.
#    Time: 41572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 981 into array dimension [0:683] is out of bounds.
#    Time: 41592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 982 into array dimension [0:683] is out of bounds.
#    Time: 41612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 983 into array dimension [0:683] is out of bounds.
#    Time: 41632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 984 into array dimension [0:683] is out of bounds.
#    Time: 41652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 985 into array dimension [0:683] is out of bounds.
#    Time: 41672 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 986 into array dimension [0:683] is out of bounds.
#    Time: 41692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 987 into array dimension [0:683] is out of bounds.
#    Time: 41712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 988 into array dimension [0:683] is out of bounds.
#    Time: 41792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 989 into array dimension [0:683] is out of bounds.
#    Time: 41812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 990 into array dimension [0:683] is out of bounds.
#    Time: 41832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 991 into array dimension [0:683] is out of bounds.
#    Time: 41852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 992 into array dimension [0:683] is out of bounds.
#    Time: 41872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 993 into array dimension [0:683] is out of bounds.
#    Time: 41892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 994 into array dimension [0:683] is out of bounds.
#    Time: 41912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 995 into array dimension [0:683] is out of bounds.
#    Time: 41932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 996 into array dimension [0:683] is out of bounds.
#    Time: 41952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 997 into array dimension [0:683] is out of bounds.
#    Time: 41972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 998 into array dimension [0:683] is out of bounds.
#    Time: 41992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 999 into array dimension [0:683] is out of bounds.
#    Time: 42012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1000 into array dimension [0:683] is out of bounds.
#    Time: 42032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1001 into array dimension [0:683] is out of bounds.
#    Time: 42052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1002 into array dimension [0:683] is out of bounds.
#    Time: 42072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1003 into array dimension [0:683] is out of bounds.
#    Time: 42092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1004 into array dimension [0:683] is out of bounds.
#    Time: 42112 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1005 into array dimension [0:683] is out of bounds.
#    Time: 42132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1006 into array dimension [0:683] is out of bounds.
#    Time: 42152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1007 into array dimension [0:683] is out of bounds.
#    Time: 42232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1008 into array dimension [0:683] is out of bounds.
#    Time: 42252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1009 into array dimension [0:683] is out of bounds.
#    Time: 42272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1010 into array dimension [0:683] is out of bounds.
#    Time: 42292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1011 into array dimension [0:683] is out of bounds.
#    Time: 42312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1012 into array dimension [0:683] is out of bounds.
#    Time: 42332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1013 into array dimension [0:683] is out of bounds.
#    Time: 42352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1014 into array dimension [0:683] is out of bounds.
#    Time: 42372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1015 into array dimension [0:683] is out of bounds.
#    Time: 42392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1016 into array dimension [0:683] is out of bounds.
#    Time: 42412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1017 into array dimension [0:683] is out of bounds.
#    Time: 42432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1018 into array dimension [0:683] is out of bounds.
#    Time: 42452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1019 into array dimension [0:683] is out of bounds.
#    Time: 42472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1020 into array dimension [0:683] is out of bounds.
#    Time: 42492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1021 into array dimension [0:683] is out of bounds.
#    Time: 42512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1022 into array dimension [0:683] is out of bounds.
#    Time: 42532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1023 into array dimension [0:683] is out of bounds.
#    Time: 42552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1024 into array dimension [0:683] is out of bounds.
#    Time: 42572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1025 into array dimension [0:683] is out of bounds.
#    Time: 42592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1026 into array dimension [0:683] is out of bounds.
#    Time: 42672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1027 into array dimension [0:683] is out of bounds.
#    Time: 42692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1028 into array dimension [0:683] is out of bounds.
#    Time: 42712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1029 into array dimension [0:683] is out of bounds.
#    Time: 42732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1030 into array dimension [0:683] is out of bounds.
#    Time: 42752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1031 into array dimension [0:683] is out of bounds.
#    Time: 42772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1032 into array dimension [0:683] is out of bounds.
#    Time: 42792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1033 into array dimension [0:683] is out of bounds.
#    Time: 42812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1034 into array dimension [0:683] is out of bounds.
#    Time: 42832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1035 into array dimension [0:683] is out of bounds.
#    Time: 42852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1036 into array dimension [0:683] is out of bounds.
#    Time: 42872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1037 into array dimension [0:683] is out of bounds.
#    Time: 42892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1038 into array dimension [0:683] is out of bounds.
#    Time: 42912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1039 into array dimension [0:683] is out of bounds.
#    Time: 42932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1040 into array dimension [0:683] is out of bounds.
#    Time: 42952 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1041 into array dimension [0:683] is out of bounds.
#    Time: 42972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1042 into array dimension [0:683] is out of bounds.
#    Time: 42992 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1043 into array dimension [0:683] is out of bounds.
#    Time: 43012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1044 into array dimension [0:683] is out of bounds.
#    Time: 43032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1045 into array dimension [0:683] is out of bounds.
#    Time: 43112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1046 into array dimension [0:683] is out of bounds.
#    Time: 43132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1047 into array dimension [0:683] is out of bounds.
#    Time: 43152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1048 into array dimension [0:683] is out of bounds.
#    Time: 43172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1049 into array dimension [0:683] is out of bounds.
#    Time: 43192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1050 into array dimension [0:683] is out of bounds.
#    Time: 43212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1051 into array dimension [0:683] is out of bounds.
#    Time: 43232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1052 into array dimension [0:683] is out of bounds.
#    Time: 43252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1053 into array dimension [0:683] is out of bounds.
#    Time: 43272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1054 into array dimension [0:683] is out of bounds.
#    Time: 43292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1055 into array dimension [0:683] is out of bounds.
#    Time: 43312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1056 into array dimension [0:683] is out of bounds.
#    Time: 43332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1057 into array dimension [0:683] is out of bounds.
#    Time: 43352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1058 into array dimension [0:683] is out of bounds.
#    Time: 43372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1059 into array dimension [0:683] is out of bounds.
#    Time: 43392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1060 into array dimension [0:683] is out of bounds.
#    Time: 43412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1061 into array dimension [0:683] is out of bounds.
#    Time: 43432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1062 into array dimension [0:683] is out of bounds.
#    Time: 43452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1063 into array dimension [0:683] is out of bounds.
#    Time: 43472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1064 into array dimension [0:683] is out of bounds.
#    Time: 43552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1065 into array dimension [0:683] is out of bounds.
#    Time: 43572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1066 into array dimension [0:683] is out of bounds.
#    Time: 43592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1067 into array dimension [0:683] is out of bounds.
#    Time: 43612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1068 into array dimension [0:683] is out of bounds.
#    Time: 43632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1069 into array dimension [0:683] is out of bounds.
#    Time: 43652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1070 into array dimension [0:683] is out of bounds.
#    Time: 43672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1071 into array dimension [0:683] is out of bounds.
#    Time: 43692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1072 into array dimension [0:683] is out of bounds.
#    Time: 43712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1073 into array dimension [0:683] is out of bounds.
#    Time: 43732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1074 into array dimension [0:683] is out of bounds.
#    Time: 43752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1075 into array dimension [0:683] is out of bounds.
#    Time: 43772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1076 into array dimension [0:683] is out of bounds.
#    Time: 43792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1077 into array dimension [0:683] is out of bounds.
#    Time: 43812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1078 into array dimension [0:683] is out of bounds.
#    Time: 43832 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1079 into array dimension [0:683] is out of bounds.
#    Time: 43852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1080 into array dimension [0:683] is out of bounds.
#    Time: 43872 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1081 into array dimension [0:683] is out of bounds.
#    Time: 43892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1082 into array dimension [0:683] is out of bounds.
#    Time: 43912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1083 into array dimension [0:683] is out of bounds.
#    Time: 43992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1084 into array dimension [0:683] is out of bounds.
#    Time: 44012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1085 into array dimension [0:683] is out of bounds.
#    Time: 44032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1086 into array dimension [0:683] is out of bounds.
#    Time: 44052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1087 into array dimension [0:683] is out of bounds.
#    Time: 44072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1088 into array dimension [0:683] is out of bounds.
#    Time: 44092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1089 into array dimension [0:683] is out of bounds.
#    Time: 44112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1090 into array dimension [0:683] is out of bounds.
#    Time: 44132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1091 into array dimension [0:683] is out of bounds.
#    Time: 44152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1092 into array dimension [0:683] is out of bounds.
#    Time: 44172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1093 into array dimension [0:683] is out of bounds.
#    Time: 44192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1094 into array dimension [0:683] is out of bounds.
#    Time: 44212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1095 into array dimension [0:683] is out of bounds.
#    Time: 44232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1096 into array dimension [0:683] is out of bounds.
#    Time: 44252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1097 into array dimension [0:683] is out of bounds.
#    Time: 44272 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1098 into array dimension [0:683] is out of bounds.
#    Time: 44292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1099 into array dimension [0:683] is out of bounds.
#    Time: 44312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1100 into array dimension [0:683] is out of bounds.
#    Time: 44332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1101 into array dimension [0:683] is out of bounds.
#    Time: 44352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1102 into array dimension [0:683] is out of bounds.
#    Time: 44432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1103 into array dimension [0:683] is out of bounds.
#    Time: 44452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1104 into array dimension [0:683] is out of bounds.
#    Time: 44472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1105 into array dimension [0:683] is out of bounds.
#    Time: 44492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1106 into array dimension [0:683] is out of bounds.
#    Time: 44512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1107 into array dimension [0:683] is out of bounds.
#    Time: 44532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1108 into array dimension [0:683] is out of bounds.
#    Time: 44552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1109 into array dimension [0:683] is out of bounds.
#    Time: 44572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1110 into array dimension [0:683] is out of bounds.
#    Time: 44592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1111 into array dimension [0:683] is out of bounds.
#    Time: 44612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1112 into array dimension [0:683] is out of bounds.
#    Time: 44632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1113 into array dimension [0:683] is out of bounds.
#    Time: 44652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1114 into array dimension [0:683] is out of bounds.
#    Time: 44672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1115 into array dimension [0:683] is out of bounds.
#    Time: 44692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1116 into array dimension [0:683] is out of bounds.
#    Time: 44712 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1117 into array dimension [0:683] is out of bounds.
#    Time: 44732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1118 into array dimension [0:683] is out of bounds.
#    Time: 44752 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1119 into array dimension [0:683] is out of bounds.
#    Time: 44772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1120 into array dimension [0:683] is out of bounds.
#    Time: 44792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1121 into array dimension [0:683] is out of bounds.
#    Time: 44872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1122 into array dimension [0:683] is out of bounds.
#    Time: 44892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1123 into array dimension [0:683] is out of bounds.
#    Time: 44912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1124 into array dimension [0:683] is out of bounds.
#    Time: 44932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1125 into array dimension [0:683] is out of bounds.
#    Time: 44952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1126 into array dimension [0:683] is out of bounds.
#    Time: 44972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1127 into array dimension [0:683] is out of bounds.
#    Time: 44992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1128 into array dimension [0:683] is out of bounds.
#    Time: 45012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1129 into array dimension [0:683] is out of bounds.
#    Time: 45032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1130 into array dimension [0:683] is out of bounds.
#    Time: 45052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1131 into array dimension [0:683] is out of bounds.
#    Time: 45072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1132 into array dimension [0:683] is out of bounds.
#    Time: 45092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1133 into array dimension [0:683] is out of bounds.
#    Time: 45112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1134 into array dimension [0:683] is out of bounds.
#    Time: 45132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1135 into array dimension [0:683] is out of bounds.
#    Time: 45152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1136 into array dimension [0:683] is out of bounds.
#    Time: 45172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1137 into array dimension [0:683] is out of bounds.
#    Time: 45192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1138 into array dimension [0:683] is out of bounds.
#    Time: 45212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1139 into array dimension [0:683] is out of bounds.
#    Time: 45232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1140 into array dimension [0:683] is out of bounds.
#    Time: 45312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1141 into array dimension [0:683] is out of bounds.
#    Time: 45332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1142 into array dimension [0:683] is out of bounds.
#    Time: 45352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1143 into array dimension [0:683] is out of bounds.
#    Time: 45372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1144 into array dimension [0:683] is out of bounds.
#    Time: 45392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1145 into array dimension [0:683] is out of bounds.
#    Time: 45412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1146 into array dimension [0:683] is out of bounds.
#    Time: 45432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1147 into array dimension [0:683] is out of bounds.
#    Time: 45452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1148 into array dimension [0:683] is out of bounds.
#    Time: 45472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1149 into array dimension [0:683] is out of bounds.
#    Time: 45492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1150 into array dimension [0:683] is out of bounds.
#    Time: 45512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1151 into array dimension [0:683] is out of bounds.
#    Time: 45532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1152 into array dimension [0:683] is out of bounds.
#    Time: 45552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1153 into array dimension [0:683] is out of bounds.
#    Time: 45572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1154 into array dimension [0:683] is out of bounds.
#    Time: 45592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1155 into array dimension [0:683] is out of bounds.
#    Time: 45612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1156 into array dimension [0:683] is out of bounds.
#    Time: 45632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1157 into array dimension [0:683] is out of bounds.
#    Time: 45652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1158 into array dimension [0:683] is out of bounds.
#    Time: 45672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1159 into array dimension [0:683] is out of bounds.
#    Time: 45752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1160 into array dimension [0:683] is out of bounds.
#    Time: 45772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1161 into array dimension [0:683] is out of bounds.
#    Time: 45792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1162 into array dimension [0:683] is out of bounds.
#    Time: 45812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1163 into array dimension [0:683] is out of bounds.
#    Time: 45832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1164 into array dimension [0:683] is out of bounds.
#    Time: 45852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1165 into array dimension [0:683] is out of bounds.
#    Time: 45872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1166 into array dimension [0:683] is out of bounds.
#    Time: 45892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1167 into array dimension [0:683] is out of bounds.
#    Time: 45912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1168 into array dimension [0:683] is out of bounds.
#    Time: 45932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1169 into array dimension [0:683] is out of bounds.
#    Time: 45952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1170 into array dimension [0:683] is out of bounds.
#    Time: 45972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1171 into array dimension [0:683] is out of bounds.
#    Time: 45992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1172 into array dimension [0:683] is out of bounds.
#    Time: 46012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1173 into array dimension [0:683] is out of bounds.
#    Time: 46032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1174 into array dimension [0:683] is out of bounds.
#    Time: 46052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1175 into array dimension [0:683] is out of bounds.
#    Time: 46072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1176 into array dimension [0:683] is out of bounds.
#    Time: 46092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1177 into array dimension [0:683] is out of bounds.
#    Time: 46112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1178 into array dimension [0:683] is out of bounds.
#    Time: 46192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1179 into array dimension [0:683] is out of bounds.
#    Time: 46212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1180 into array dimension [0:683] is out of bounds.
#    Time: 46232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1181 into array dimension [0:683] is out of bounds.
#    Time: 46252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1182 into array dimension [0:683] is out of bounds.
#    Time: 46272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1183 into array dimension [0:683] is out of bounds.
#    Time: 46292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1184 into array dimension [0:683] is out of bounds.
#    Time: 46312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1185 into array dimension [0:683] is out of bounds.
#    Time: 46332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1186 into array dimension [0:683] is out of bounds.
#    Time: 46352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1187 into array dimension [0:683] is out of bounds.
#    Time: 46372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1188 into array dimension [0:683] is out of bounds.
#    Time: 46392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1189 into array dimension [0:683] is out of bounds.
#    Time: 46412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1190 into array dimension [0:683] is out of bounds.
#    Time: 46432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1191 into array dimension [0:683] is out of bounds.
#    Time: 46452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1192 into array dimension [0:683] is out of bounds.
#    Time: 46472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1193 into array dimension [0:683] is out of bounds.
#    Time: 46492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1194 into array dimension [0:683] is out of bounds.
#    Time: 46512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1195 into array dimension [0:683] is out of bounds.
#    Time: 46532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1196 into array dimension [0:683] is out of bounds.
#    Time: 46552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1197 into array dimension [0:683] is out of bounds.
#    Time: 46632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1198 into array dimension [0:683] is out of bounds.
#    Time: 46652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1199 into array dimension [0:683] is out of bounds.
#    Time: 46672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1200 into array dimension [0:683] is out of bounds.
#    Time: 46692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1201 into array dimension [0:683] is out of bounds.
#    Time: 46712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1202 into array dimension [0:683] is out of bounds.
#    Time: 46732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1203 into array dimension [0:683] is out of bounds.
#    Time: 46752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1204 into array dimension [0:683] is out of bounds.
#    Time: 46772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1205 into array dimension [0:683] is out of bounds.
#    Time: 46792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1206 into array dimension [0:683] is out of bounds.
#    Time: 46812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1207 into array dimension [0:683] is out of bounds.
#    Time: 46832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1208 into array dimension [0:683] is out of bounds.
#    Time: 46852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1209 into array dimension [0:683] is out of bounds.
#    Time: 46872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1210 into array dimension [0:683] is out of bounds.
#    Time: 46892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1211 into array dimension [0:683] is out of bounds.
#    Time: 46912 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1212 into array dimension [0:683] is out of bounds.
#    Time: 46932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1213 into array dimension [0:683] is out of bounds.
#    Time: 46952 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1214 into array dimension [0:683] is out of bounds.
#    Time: 46972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1215 into array dimension [0:683] is out of bounds.
#    Time: 46992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1216 into array dimension [0:683] is out of bounds.
#    Time: 47072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1217 into array dimension [0:683] is out of bounds.
#    Time: 47092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1218 into array dimension [0:683] is out of bounds.
#    Time: 47112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1219 into array dimension [0:683] is out of bounds.
#    Time: 47132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1220 into array dimension [0:683] is out of bounds.
#    Time: 47152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1221 into array dimension [0:683] is out of bounds.
#    Time: 47172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1222 into array dimension [0:683] is out of bounds.
#    Time: 47192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1223 into array dimension [0:683] is out of bounds.
#    Time: 47212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1224 into array dimension [0:683] is out of bounds.
#    Time: 47232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1225 into array dimension [0:683] is out of bounds.
#    Time: 47252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1226 into array dimension [0:683] is out of bounds.
#    Time: 47272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1227 into array dimension [0:683] is out of bounds.
#    Time: 47292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1228 into array dimension [0:683] is out of bounds.
#    Time: 47312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1229 into array dimension [0:683] is out of bounds.
#    Time: 47332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1230 into array dimension [0:683] is out of bounds.
#    Time: 47352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1231 into array dimension [0:683] is out of bounds.
#    Time: 47372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1232 into array dimension [0:683] is out of bounds.
#    Time: 47392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1233 into array dimension [0:683] is out of bounds.
#    Time: 47412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1234 into array dimension [0:683] is out of bounds.
#    Time: 47432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1235 into array dimension [0:683] is out of bounds.
#    Time: 47512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1236 into array dimension [0:683] is out of bounds.
#    Time: 47532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1237 into array dimension [0:683] is out of bounds.
#    Time: 47552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1238 into array dimension [0:683] is out of bounds.
#    Time: 47572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1239 into array dimension [0:683] is out of bounds.
#    Time: 47592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1240 into array dimension [0:683] is out of bounds.
#    Time: 47612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1241 into array dimension [0:683] is out of bounds.
#    Time: 47632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1242 into array dimension [0:683] is out of bounds.
#    Time: 47652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1243 into array dimension [0:683] is out of bounds.
#    Time: 47672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1244 into array dimension [0:683] is out of bounds.
#    Time: 47692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1245 into array dimension [0:683] is out of bounds.
#    Time: 47712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1246 into array dimension [0:683] is out of bounds.
#    Time: 47732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1247 into array dimension [0:683] is out of bounds.
#    Time: 47752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1248 into array dimension [0:683] is out of bounds.
#    Time: 47772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1249 into array dimension [0:683] is out of bounds.
#    Time: 47792 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1250 into array dimension [0:683] is out of bounds.
#    Time: 47812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1251 into array dimension [0:683] is out of bounds.
#    Time: 47832 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1252 into array dimension [0:683] is out of bounds.
#    Time: 47852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1253 into array dimension [0:683] is out of bounds.
#    Time: 47872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1254 into array dimension [0:683] is out of bounds.
#    Time: 47952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1255 into array dimension [0:683] is out of bounds.
#    Time: 47972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1256 into array dimension [0:683] is out of bounds.
#    Time: 47992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1257 into array dimension [0:683] is out of bounds.
#    Time: 48012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1258 into array dimension [0:683] is out of bounds.
#    Time: 48032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1259 into array dimension [0:683] is out of bounds.
#    Time: 48052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1260 into array dimension [0:683] is out of bounds.
#    Time: 48072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1261 into array dimension [0:683] is out of bounds.
#    Time: 48092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1262 into array dimension [0:683] is out of bounds.
#    Time: 48112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1263 into array dimension [0:683] is out of bounds.
#    Time: 48132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1264 into array dimension [0:683] is out of bounds.
#    Time: 48152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1265 into array dimension [0:683] is out of bounds.
#    Time: 48172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1266 into array dimension [0:683] is out of bounds.
#    Time: 48192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1267 into array dimension [0:683] is out of bounds.
#    Time: 48212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1268 into array dimension [0:683] is out of bounds.
#    Time: 48232 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1269 into array dimension [0:683] is out of bounds.
#    Time: 48252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1270 into array dimension [0:683] is out of bounds.
#    Time: 48272 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1271 into array dimension [0:683] is out of bounds.
#    Time: 48292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1272 into array dimension [0:683] is out of bounds.
#    Time: 48312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1273 into array dimension [0:683] is out of bounds.
#    Time: 48392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1274 into array dimension [0:683] is out of bounds.
#    Time: 48412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1275 into array dimension [0:683] is out of bounds.
#    Time: 48432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1276 into array dimension [0:683] is out of bounds.
#    Time: 48452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1277 into array dimension [0:683] is out of bounds.
#    Time: 48472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1278 into array dimension [0:683] is out of bounds.
#    Time: 48492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1279 into array dimension [0:683] is out of bounds.
#    Time: 48512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1280 into array dimension [0:683] is out of bounds.
#    Time: 48532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1281 into array dimension [0:683] is out of bounds.
#    Time: 48552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1282 into array dimension [0:683] is out of bounds.
#    Time: 48572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1283 into array dimension [0:683] is out of bounds.
#    Time: 48592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1284 into array dimension [0:683] is out of bounds.
#    Time: 48612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1285 into array dimension [0:683] is out of bounds.
#    Time: 48632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1286 into array dimension [0:683] is out of bounds.
#    Time: 48652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1287 into array dimension [0:683] is out of bounds.
#    Time: 48672 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1288 into array dimension [0:683] is out of bounds.
#    Time: 48692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1289 into array dimension [0:683] is out of bounds.
#    Time: 48712 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1290 into array dimension [0:683] is out of bounds.
#    Time: 48732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1291 into array dimension [0:683] is out of bounds.
#    Time: 48752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1292 into array dimension [0:683] is out of bounds.
#    Time: 48832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1293 into array dimension [0:683] is out of bounds.
#    Time: 48852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1294 into array dimension [0:683] is out of bounds.
#    Time: 48872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1295 into array dimension [0:683] is out of bounds.
#    Time: 48892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1296 into array dimension [0:683] is out of bounds.
#    Time: 48912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1297 into array dimension [0:683] is out of bounds.
#    Time: 48932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1298 into array dimension [0:683] is out of bounds.
#    Time: 48952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1299 into array dimension [0:683] is out of bounds.
#    Time: 48972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1300 into array dimension [0:683] is out of bounds.
#    Time: 48992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1301 into array dimension [0:683] is out of bounds.
#    Time: 49012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1302 into array dimension [0:683] is out of bounds.
#    Time: 49032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1303 into array dimension [0:683] is out of bounds.
#    Time: 49052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1304 into array dimension [0:683] is out of bounds.
#    Time: 49072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1305 into array dimension [0:683] is out of bounds.
#    Time: 49092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1306 into array dimension [0:683] is out of bounds.
#    Time: 49112 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1307 into array dimension [0:683] is out of bounds.
#    Time: 49132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1308 into array dimension [0:683] is out of bounds.
#    Time: 49152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1309 into array dimension [0:683] is out of bounds.
#    Time: 49172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1310 into array dimension [0:683] is out of bounds.
#    Time: 49192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1311 into array dimension [0:683] is out of bounds.
#    Time: 49272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1312 into array dimension [0:683] is out of bounds.
#    Time: 49292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1313 into array dimension [0:683] is out of bounds.
#    Time: 49312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1314 into array dimension [0:683] is out of bounds.
#    Time: 49332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1315 into array dimension [0:683] is out of bounds.
#    Time: 49352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1316 into array dimension [0:683] is out of bounds.
#    Time: 49372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1317 into array dimension [0:683] is out of bounds.
#    Time: 49392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1318 into array dimension [0:683] is out of bounds.
#    Time: 49412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1319 into array dimension [0:683] is out of bounds.
#    Time: 49432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1320 into array dimension [0:683] is out of bounds.
#    Time: 49452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1321 into array dimension [0:683] is out of bounds.
#    Time: 49472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1322 into array dimension [0:683] is out of bounds.
#    Time: 49492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1323 into array dimension [0:683] is out of bounds.
#    Time: 49512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1324 into array dimension [0:683] is out of bounds.
#    Time: 49532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1325 into array dimension [0:683] is out of bounds.
#    Time: 49552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1326 into array dimension [0:683] is out of bounds.
#    Time: 49572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1327 into array dimension [0:683] is out of bounds.
#    Time: 49592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1328 into array dimension [0:683] is out of bounds.
#    Time: 49612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1329 into array dimension [0:683] is out of bounds.
#    Time: 49632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1330 into array dimension [0:683] is out of bounds.
#    Time: 49712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1331 into array dimension [0:683] is out of bounds.
#    Time: 49732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1332 into array dimension [0:683] is out of bounds.
#    Time: 49752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1333 into array dimension [0:683] is out of bounds.
#    Time: 49772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1334 into array dimension [0:683] is out of bounds.
#    Time: 49792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1335 into array dimension [0:683] is out of bounds.
#    Time: 49812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1336 into array dimension [0:683] is out of bounds.
#    Time: 49832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1337 into array dimension [0:683] is out of bounds.
#    Time: 49852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1338 into array dimension [0:683] is out of bounds.
#    Time: 49872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1339 into array dimension [0:683] is out of bounds.
#    Time: 49892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1340 into array dimension [0:683] is out of bounds.
#    Time: 49912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1341 into array dimension [0:683] is out of bounds.
#    Time: 49932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1342 into array dimension [0:683] is out of bounds.
#    Time: 49952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1343 into array dimension [0:683] is out of bounds.
#    Time: 49972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1344 into array dimension [0:683] is out of bounds.
#    Time: 49992 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1345 into array dimension [0:683] is out of bounds.
#    Time: 50012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1346 into array dimension [0:683] is out of bounds.
#    Time: 50032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1347 into array dimension [0:683] is out of bounds.
#    Time: 50052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1348 into array dimension [0:683] is out of bounds.
#    Time: 50072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1349 into array dimension [0:683] is out of bounds.
#    Time: 50152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1350 into array dimension [0:683] is out of bounds.
#    Time: 50172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1351 into array dimension [0:683] is out of bounds.
#    Time: 50192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1352 into array dimension [0:683] is out of bounds.
#    Time: 50212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1353 into array dimension [0:683] is out of bounds.
#    Time: 50232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1354 into array dimension [0:683] is out of bounds.
#    Time: 50252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1355 into array dimension [0:683] is out of bounds.
#    Time: 50272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1356 into array dimension [0:683] is out of bounds.
#    Time: 50292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1357 into array dimension [0:683] is out of bounds.
#    Time: 50312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1358 into array dimension [0:683] is out of bounds.
#    Time: 50332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1359 into array dimension [0:683] is out of bounds.
#    Time: 50352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1360 into array dimension [0:683] is out of bounds.
#    Time: 50372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1361 into array dimension [0:683] is out of bounds.
#    Time: 50392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1362 into array dimension [0:683] is out of bounds.
#    Time: 50412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1363 into array dimension [0:683] is out of bounds.
#    Time: 50432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1364 into array dimension [0:683] is out of bounds.
#    Time: 50452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1365 into array dimension [0:683] is out of bounds.
#    Time: 50472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1366 into array dimension [0:683] is out of bounds.
#    Time: 50492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1367 into array dimension [0:683] is out of bounds.
#    Time: 50512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1368 into array dimension [0:683] is out of bounds.
#    Time: 50592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1369 into array dimension [0:683] is out of bounds.
#    Time: 50612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1370 into array dimension [0:683] is out of bounds.
#    Time: 50632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1371 into array dimension [0:683] is out of bounds.
#    Time: 50652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1372 into array dimension [0:683] is out of bounds.
#    Time: 50672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1373 into array dimension [0:683] is out of bounds.
#    Time: 50692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1374 into array dimension [0:683] is out of bounds.
#    Time: 50712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1375 into array dimension [0:683] is out of bounds.
#    Time: 50732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1376 into array dimension [0:683] is out of bounds.
#    Time: 50752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1377 into array dimension [0:683] is out of bounds.
#    Time: 50772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1378 into array dimension [0:683] is out of bounds.
#    Time: 50792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1379 into array dimension [0:683] is out of bounds.
#    Time: 50812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1380 into array dimension [0:683] is out of bounds.
#    Time: 50832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1381 into array dimension [0:683] is out of bounds.
#    Time: 50852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1382 into array dimension [0:683] is out of bounds.
#    Time: 50872 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1383 into array dimension [0:683] is out of bounds.
#    Time: 50892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1384 into array dimension [0:683] is out of bounds.
#    Time: 50912 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1385 into array dimension [0:683] is out of bounds.
#    Time: 50932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1386 into array dimension [0:683] is out of bounds.
#    Time: 50952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1387 into array dimension [0:683] is out of bounds.
#    Time: 51032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1388 into array dimension [0:683] is out of bounds.
#    Time: 51052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1389 into array dimension [0:683] is out of bounds.
#    Time: 51072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1390 into array dimension [0:683] is out of bounds.
#    Time: 51092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1391 into array dimension [0:683] is out of bounds.
#    Time: 51112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1392 into array dimension [0:683] is out of bounds.
#    Time: 51132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1393 into array dimension [0:683] is out of bounds.
#    Time: 51152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1394 into array dimension [0:683] is out of bounds.
#    Time: 51172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1395 into array dimension [0:683] is out of bounds.
#    Time: 51192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1396 into array dimension [0:683] is out of bounds.
#    Time: 51212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1397 into array dimension [0:683] is out of bounds.
#    Time: 51232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1398 into array dimension [0:683] is out of bounds.
#    Time: 51252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1399 into array dimension [0:683] is out of bounds.
#    Time: 51272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1400 into array dimension [0:683] is out of bounds.
#    Time: 51292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1401 into array dimension [0:683] is out of bounds.
#    Time: 51312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1402 into array dimension [0:683] is out of bounds.
#    Time: 51332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1403 into array dimension [0:683] is out of bounds.
#    Time: 51352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1404 into array dimension [0:683] is out of bounds.
#    Time: 51372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1405 into array dimension [0:683] is out of bounds.
#    Time: 51392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1406 into array dimension [0:683] is out of bounds.
#    Time: 51472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1407 into array dimension [0:683] is out of bounds.
#    Time: 51492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1408 into array dimension [0:683] is out of bounds.
#    Time: 51512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1409 into array dimension [0:683] is out of bounds.
#    Time: 51532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1410 into array dimension [0:683] is out of bounds.
#    Time: 51552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1411 into array dimension [0:683] is out of bounds.
#    Time: 51572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1412 into array dimension [0:683] is out of bounds.
#    Time: 51592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1413 into array dimension [0:683] is out of bounds.
#    Time: 51612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1414 into array dimension [0:683] is out of bounds.
#    Time: 51632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1415 into array dimension [0:683] is out of bounds.
#    Time: 51652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1416 into array dimension [0:683] is out of bounds.
#    Time: 51672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1417 into array dimension [0:683] is out of bounds.
#    Time: 51692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1418 into array dimension [0:683] is out of bounds.
#    Time: 51712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1419 into array dimension [0:683] is out of bounds.
#    Time: 51732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1420 into array dimension [0:683] is out of bounds.
#    Time: 51752 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1421 into array dimension [0:683] is out of bounds.
#    Time: 51772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1422 into array dimension [0:683] is out of bounds.
#    Time: 51792 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1423 into array dimension [0:683] is out of bounds.
#    Time: 51812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1424 into array dimension [0:683] is out of bounds.
#    Time: 51832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1425 into array dimension [0:683] is out of bounds.
#    Time: 51912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1426 into array dimension [0:683] is out of bounds.
#    Time: 51932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1427 into array dimension [0:683] is out of bounds.
#    Time: 51952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1428 into array dimension [0:683] is out of bounds.
#    Time: 51972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1429 into array dimension [0:683] is out of bounds.
#    Time: 51992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1430 into array dimension [0:683] is out of bounds.
#    Time: 52012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1431 into array dimension [0:683] is out of bounds.
#    Time: 52032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1432 into array dimension [0:683] is out of bounds.
#    Time: 52052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1433 into array dimension [0:683] is out of bounds.
#    Time: 52072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1434 into array dimension [0:683] is out of bounds.
#    Time: 52092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1435 into array dimension [0:683] is out of bounds.
#    Time: 52112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1436 into array dimension [0:683] is out of bounds.
#    Time: 52132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1437 into array dimension [0:683] is out of bounds.
#    Time: 52152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1438 into array dimension [0:683] is out of bounds.
#    Time: 52172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1439 into array dimension [0:683] is out of bounds.
#    Time: 52192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1440 into array dimension [0:683] is out of bounds.
#    Time: 52212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1441 into array dimension [0:683] is out of bounds.
#    Time: 52232 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1442 into array dimension [0:683] is out of bounds.
#    Time: 52252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1443 into array dimension [0:683] is out of bounds.
#    Time: 52272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1444 into array dimension [0:683] is out of bounds.
#    Time: 52352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1445 into array dimension [0:683] is out of bounds.
#    Time: 52372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1446 into array dimension [0:683] is out of bounds.
#    Time: 52392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1447 into array dimension [0:683] is out of bounds.
#    Time: 52412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1448 into array dimension [0:683] is out of bounds.
#    Time: 52432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1449 into array dimension [0:683] is out of bounds.
#    Time: 52452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1450 into array dimension [0:683] is out of bounds.
#    Time: 52472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1451 into array dimension [0:683] is out of bounds.
#    Time: 52492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1452 into array dimension [0:683] is out of bounds.
#    Time: 52512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1453 into array dimension [0:683] is out of bounds.
#    Time: 52532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1454 into array dimension [0:683] is out of bounds.
#    Time: 52552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1455 into array dimension [0:683] is out of bounds.
#    Time: 52572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1456 into array dimension [0:683] is out of bounds.
#    Time: 52592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1457 into array dimension [0:683] is out of bounds.
#    Time: 52612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1458 into array dimension [0:683] is out of bounds.
#    Time: 52632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1459 into array dimension [0:683] is out of bounds.
#    Time: 52652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1460 into array dimension [0:683] is out of bounds.
#    Time: 52672 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1461 into array dimension [0:683] is out of bounds.
#    Time: 52692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1462 into array dimension [0:683] is out of bounds.
#    Time: 52712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1463 into array dimension [0:683] is out of bounds.
#    Time: 52792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1464 into array dimension [0:683] is out of bounds.
#    Time: 52812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1465 into array dimension [0:683] is out of bounds.
#    Time: 52832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1466 into array dimension [0:683] is out of bounds.
#    Time: 52852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1467 into array dimension [0:683] is out of bounds.
#    Time: 52872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1468 into array dimension [0:683] is out of bounds.
#    Time: 52892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1469 into array dimension [0:683] is out of bounds.
#    Time: 52912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1470 into array dimension [0:683] is out of bounds.
#    Time: 52932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1471 into array dimension [0:683] is out of bounds.
#    Time: 52952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1472 into array dimension [0:683] is out of bounds.
#    Time: 52972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1473 into array dimension [0:683] is out of bounds.
#    Time: 52992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1474 into array dimension [0:683] is out of bounds.
#    Time: 53012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1475 into array dimension [0:683] is out of bounds.
#    Time: 53032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1476 into array dimension [0:683] is out of bounds.
#    Time: 53052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1477 into array dimension [0:683] is out of bounds.
#    Time: 53072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1478 into array dimension [0:683] is out of bounds.
#    Time: 53092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1479 into array dimension [0:683] is out of bounds.
#    Time: 53112 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1480 into array dimension [0:683] is out of bounds.
#    Time: 53132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1481 into array dimension [0:683] is out of bounds.
#    Time: 53152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1482 into array dimension [0:683] is out of bounds.
#    Time: 53232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1483 into array dimension [0:683] is out of bounds.
#    Time: 53252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1484 into array dimension [0:683] is out of bounds.
#    Time: 53272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1485 into array dimension [0:683] is out of bounds.
#    Time: 53292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1486 into array dimension [0:683] is out of bounds.
#    Time: 53312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1487 into array dimension [0:683] is out of bounds.
#    Time: 53332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1488 into array dimension [0:683] is out of bounds.
#    Time: 53352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1489 into array dimension [0:683] is out of bounds.
#    Time: 53372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1490 into array dimension [0:683] is out of bounds.
#    Time: 53392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1491 into array dimension [0:683] is out of bounds.
#    Time: 53412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1492 into array dimension [0:683] is out of bounds.
#    Time: 53432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1493 into array dimension [0:683] is out of bounds.
#    Time: 53452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1494 into array dimension [0:683] is out of bounds.
#    Time: 53472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1495 into array dimension [0:683] is out of bounds.
#    Time: 53492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1496 into array dimension [0:683] is out of bounds.
#    Time: 53512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1497 into array dimension [0:683] is out of bounds.
#    Time: 53532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1498 into array dimension [0:683] is out of bounds.
#    Time: 53552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1499 into array dimension [0:683] is out of bounds.
#    Time: 53572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1500 into array dimension [0:683] is out of bounds.
#    Time: 53592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1501 into array dimension [0:683] is out of bounds.
#    Time: 53672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1502 into array dimension [0:683] is out of bounds.
#    Time: 53692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1503 into array dimension [0:683] is out of bounds.
#    Time: 53712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1504 into array dimension [0:683] is out of bounds.
#    Time: 53732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1505 into array dimension [0:683] is out of bounds.
#    Time: 53752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1506 into array dimension [0:683] is out of bounds.
#    Time: 53772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1507 into array dimension [0:683] is out of bounds.
#    Time: 53792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1508 into array dimension [0:683] is out of bounds.
#    Time: 53812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1509 into array dimension [0:683] is out of bounds.
#    Time: 53832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1510 into array dimension [0:683] is out of bounds.
#    Time: 53852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1511 into array dimension [0:683] is out of bounds.
#    Time: 53872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1512 into array dimension [0:683] is out of bounds.
#    Time: 53892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1513 into array dimension [0:683] is out of bounds.
#    Time: 53912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1514 into array dimension [0:683] is out of bounds.
#    Time: 53932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1515 into array dimension [0:683] is out of bounds.
#    Time: 53952 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1516 into array dimension [0:683] is out of bounds.
#    Time: 53972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1517 into array dimension [0:683] is out of bounds.
#    Time: 53992 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1518 into array dimension [0:683] is out of bounds.
#    Time: 54012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1519 into array dimension [0:683] is out of bounds.
#    Time: 54032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1520 into array dimension [0:683] is out of bounds.
#    Time: 54112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1521 into array dimension [0:683] is out of bounds.
#    Time: 54132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1522 into array dimension [0:683] is out of bounds.
#    Time: 54152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1523 into array dimension [0:683] is out of bounds.
#    Time: 54172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1524 into array dimension [0:683] is out of bounds.
#    Time: 54192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1525 into array dimension [0:683] is out of bounds.
#    Time: 54212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1526 into array dimension [0:683] is out of bounds.
#    Time: 54232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1527 into array dimension [0:683] is out of bounds.
#    Time: 54252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1528 into array dimension [0:683] is out of bounds.
#    Time: 54272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1529 into array dimension [0:683] is out of bounds.
#    Time: 54292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1530 into array dimension [0:683] is out of bounds.
#    Time: 54312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1531 into array dimension [0:683] is out of bounds.
#    Time: 54332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1532 into array dimension [0:683] is out of bounds.
#    Time: 54352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1533 into array dimension [0:683] is out of bounds.
#    Time: 54372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1534 into array dimension [0:683] is out of bounds.
#    Time: 54392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1535 into array dimension [0:683] is out of bounds.
#    Time: 54412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1536 into array dimension [0:683] is out of bounds.
#    Time: 54432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1537 into array dimension [0:683] is out of bounds.
#    Time: 54452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1538 into array dimension [0:683] is out of bounds.
#    Time: 54472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1539 into array dimension [0:683] is out of bounds.
#    Time: 54552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1540 into array dimension [0:683] is out of bounds.
#    Time: 54572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1541 into array dimension [0:683] is out of bounds.
#    Time: 54592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1542 into array dimension [0:683] is out of bounds.
#    Time: 54612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1543 into array dimension [0:683] is out of bounds.
#    Time: 54632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1544 into array dimension [0:683] is out of bounds.
#    Time: 54652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1545 into array dimension [0:683] is out of bounds.
#    Time: 54672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1546 into array dimension [0:683] is out of bounds.
#    Time: 54692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1547 into array dimension [0:683] is out of bounds.
#    Time: 54712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1548 into array dimension [0:683] is out of bounds.
#    Time: 54732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1549 into array dimension [0:683] is out of bounds.
#    Time: 54752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1550 into array dimension [0:683] is out of bounds.
#    Time: 54772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1551 into array dimension [0:683] is out of bounds.
#    Time: 54792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1552 into array dimension [0:683] is out of bounds.
#    Time: 54812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1553 into array dimension [0:683] is out of bounds.
#    Time: 54832 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1554 into array dimension [0:683] is out of bounds.
#    Time: 54852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1555 into array dimension [0:683] is out of bounds.
#    Time: 54872 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1556 into array dimension [0:683] is out of bounds.
#    Time: 54892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1557 into array dimension [0:683] is out of bounds.
#    Time: 54912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1558 into array dimension [0:683] is out of bounds.
#    Time: 54992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1559 into array dimension [0:683] is out of bounds.
#    Time: 55012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1560 into array dimension [0:683] is out of bounds.
#    Time: 55032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1561 into array dimension [0:683] is out of bounds.
#    Time: 55052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1562 into array dimension [0:683] is out of bounds.
#    Time: 55072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1563 into array dimension [0:683] is out of bounds.
#    Time: 55092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1564 into array dimension [0:683] is out of bounds.
#    Time: 55112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1565 into array dimension [0:683] is out of bounds.
#    Time: 55132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1566 into array dimension [0:683] is out of bounds.
#    Time: 55152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1567 into array dimension [0:683] is out of bounds.
#    Time: 55172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1568 into array dimension [0:683] is out of bounds.
#    Time: 55192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1569 into array dimension [0:683] is out of bounds.
#    Time: 55212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1570 into array dimension [0:683] is out of bounds.
#    Time: 55232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1571 into array dimension [0:683] is out of bounds.
#    Time: 55252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1572 into array dimension [0:683] is out of bounds.
#    Time: 55272 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1573 into array dimension [0:683] is out of bounds.
#    Time: 55292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1574 into array dimension [0:683] is out of bounds.
#    Time: 55312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1575 into array dimension [0:683] is out of bounds.
#    Time: 55332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1576 into array dimension [0:683] is out of bounds.
#    Time: 55352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1577 into array dimension [0:683] is out of bounds.
#    Time: 55432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1578 into array dimension [0:683] is out of bounds.
#    Time: 55452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1579 into array dimension [0:683] is out of bounds.
#    Time: 55472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1580 into array dimension [0:683] is out of bounds.
#    Time: 55492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1581 into array dimension [0:683] is out of bounds.
#    Time: 55512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1582 into array dimension [0:683] is out of bounds.
#    Time: 55532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1583 into array dimension [0:683] is out of bounds.
#    Time: 55552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1584 into array dimension [0:683] is out of bounds.
#    Time: 55572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1585 into array dimension [0:683] is out of bounds.
#    Time: 55592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1586 into array dimension [0:683] is out of bounds.
#    Time: 55612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1587 into array dimension [0:683] is out of bounds.
#    Time: 55632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1588 into array dimension [0:683] is out of bounds.
#    Time: 55652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1589 into array dimension [0:683] is out of bounds.
#    Time: 55672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1590 into array dimension [0:683] is out of bounds.
#    Time: 55692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1591 into array dimension [0:683] is out of bounds.
#    Time: 55712 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1592 into array dimension [0:683] is out of bounds.
#    Time: 55732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1593 into array dimension [0:683] is out of bounds.
#    Time: 55752 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1594 into array dimension [0:683] is out of bounds.
#    Time: 55772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1595 into array dimension [0:683] is out of bounds.
#    Time: 55792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1596 into array dimension [0:683] is out of bounds.
#    Time: 55872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1597 into array dimension [0:683] is out of bounds.
#    Time: 55892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1598 into array dimension [0:683] is out of bounds.
#    Time: 55912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1599 into array dimension [0:683] is out of bounds.
#    Time: 55932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1600 into array dimension [0:683] is out of bounds.
#    Time: 55952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1601 into array dimension [0:683] is out of bounds.
#    Time: 55972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1602 into array dimension [0:683] is out of bounds.
#    Time: 55992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1603 into array dimension [0:683] is out of bounds.
#    Time: 56012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1604 into array dimension [0:683] is out of bounds.
#    Time: 56032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1605 into array dimension [0:683] is out of bounds.
#    Time: 56052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1606 into array dimension [0:683] is out of bounds.
#    Time: 56072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1607 into array dimension [0:683] is out of bounds.
#    Time: 56092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1608 into array dimension [0:683] is out of bounds.
#    Time: 56112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1609 into array dimension [0:683] is out of bounds.
#    Time: 56132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1610 into array dimension [0:683] is out of bounds.
#    Time: 56152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1611 into array dimension [0:683] is out of bounds.
#    Time: 56172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1612 into array dimension [0:683] is out of bounds.
#    Time: 56192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1613 into array dimension [0:683] is out of bounds.
#    Time: 56212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1614 into array dimension [0:683] is out of bounds.
#    Time: 56232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1615 into array dimension [0:683] is out of bounds.
#    Time: 56312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1616 into array dimension [0:683] is out of bounds.
#    Time: 56332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1617 into array dimension [0:683] is out of bounds.
#    Time: 56352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1618 into array dimension [0:683] is out of bounds.
#    Time: 56372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1619 into array dimension [0:683] is out of bounds.
#    Time: 56392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1620 into array dimension [0:683] is out of bounds.
#    Time: 56412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1621 into array dimension [0:683] is out of bounds.
#    Time: 56432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1622 into array dimension [0:683] is out of bounds.
#    Time: 56452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1623 into array dimension [0:683] is out of bounds.
#    Time: 56472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1624 into array dimension [0:683] is out of bounds.
#    Time: 56492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1625 into array dimension [0:683] is out of bounds.
#    Time: 56512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1626 into array dimension [0:683] is out of bounds.
#    Time: 56532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1627 into array dimension [0:683] is out of bounds.
#    Time: 56552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1628 into array dimension [0:683] is out of bounds.
#    Time: 56572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1629 into array dimension [0:683] is out of bounds.
#    Time: 56592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1630 into array dimension [0:683] is out of bounds.
#    Time: 56612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1631 into array dimension [0:683] is out of bounds.
#    Time: 56632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1632 into array dimension [0:683] is out of bounds.
#    Time: 56652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1633 into array dimension [0:683] is out of bounds.
#    Time: 56672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1634 into array dimension [0:683] is out of bounds.
#    Time: 56752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1635 into array dimension [0:683] is out of bounds.
#    Time: 56772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1636 into array dimension [0:683] is out of bounds.
#    Time: 56792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1637 into array dimension [0:683] is out of bounds.
#    Time: 56812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1638 into array dimension [0:683] is out of bounds.
#    Time: 56832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1639 into array dimension [0:683] is out of bounds.
#    Time: 56852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1640 into array dimension [0:683] is out of bounds.
#    Time: 56872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1641 into array dimension [0:683] is out of bounds.
#    Time: 56892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1642 into array dimension [0:683] is out of bounds.
#    Time: 56912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1643 into array dimension [0:683] is out of bounds.
#    Time: 56932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1644 into array dimension [0:683] is out of bounds.
#    Time: 56952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1645 into array dimension [0:683] is out of bounds.
#    Time: 56972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1646 into array dimension [0:683] is out of bounds.
#    Time: 56992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1647 into array dimension [0:683] is out of bounds.
#    Time: 57012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1648 into array dimension [0:683] is out of bounds.
#    Time: 57032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1649 into array dimension [0:683] is out of bounds.
#    Time: 57052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1650 into array dimension [0:683] is out of bounds.
#    Time: 57072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1651 into array dimension [0:683] is out of bounds.
#    Time: 57092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1652 into array dimension [0:683] is out of bounds.
#    Time: 57112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1653 into array dimension [0:683] is out of bounds.
#    Time: 57192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1654 into array dimension [0:683] is out of bounds.
#    Time: 57212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1655 into array dimension [0:683] is out of bounds.
#    Time: 57232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1656 into array dimension [0:683] is out of bounds.
#    Time: 57252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1657 into array dimension [0:683] is out of bounds.
#    Time: 57272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1658 into array dimension [0:683] is out of bounds.
#    Time: 57292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1659 into array dimension [0:683] is out of bounds.
#    Time: 57312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1660 into array dimension [0:683] is out of bounds.
#    Time: 57332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1661 into array dimension [0:683] is out of bounds.
#    Time: 57352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1662 into array dimension [0:683] is out of bounds.
#    Time: 57372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1663 into array dimension [0:683] is out of bounds.
#    Time: 57392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1664 into array dimension [0:683] is out of bounds.
#    Time: 57412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1665 into array dimension [0:683] is out of bounds.
#    Time: 57432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1666 into array dimension [0:683] is out of bounds.
#    Time: 57452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1667 into array dimension [0:683] is out of bounds.
#    Time: 57472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1668 into array dimension [0:683] is out of bounds.
#    Time: 57492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1669 into array dimension [0:683] is out of bounds.
#    Time: 57512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1670 into array dimension [0:683] is out of bounds.
#    Time: 57532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1671 into array dimension [0:683] is out of bounds.
#    Time: 57552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1672 into array dimension [0:683] is out of bounds.
#    Time: 57632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1673 into array dimension [0:683] is out of bounds.
#    Time: 57652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1674 into array dimension [0:683] is out of bounds.
#    Time: 57672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1675 into array dimension [0:683] is out of bounds.
#    Time: 57692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1676 into array dimension [0:683] is out of bounds.
#    Time: 57712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1677 into array dimension [0:683] is out of bounds.
#    Time: 57732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1678 into array dimension [0:683] is out of bounds.
#    Time: 57752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1679 into array dimension [0:683] is out of bounds.
#    Time: 57772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1680 into array dimension [0:683] is out of bounds.
#    Time: 57792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1681 into array dimension [0:683] is out of bounds.
#    Time: 57812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1682 into array dimension [0:683] is out of bounds.
#    Time: 57832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1683 into array dimension [0:683] is out of bounds.
#    Time: 57852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1684 into array dimension [0:683] is out of bounds.
#    Time: 57872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1685 into array dimension [0:683] is out of bounds.
#    Time: 57892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1686 into array dimension [0:683] is out of bounds.
#    Time: 57912 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1687 into array dimension [0:683] is out of bounds.
#    Time: 57932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1688 into array dimension [0:683] is out of bounds.
#    Time: 57952 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1689 into array dimension [0:683] is out of bounds.
#    Time: 57972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1690 into array dimension [0:683] is out of bounds.
#    Time: 57992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1691 into array dimension [0:683] is out of bounds.
#    Time: 58072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1692 into array dimension [0:683] is out of bounds.
#    Time: 58092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1693 into array dimension [0:683] is out of bounds.
#    Time: 58112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1694 into array dimension [0:683] is out of bounds.
#    Time: 58132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1695 into array dimension [0:683] is out of bounds.
#    Time: 58152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1696 into array dimension [0:683] is out of bounds.
#    Time: 58172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1697 into array dimension [0:683] is out of bounds.
#    Time: 58192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1698 into array dimension [0:683] is out of bounds.
#    Time: 58212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1699 into array dimension [0:683] is out of bounds.
#    Time: 58232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1700 into array dimension [0:683] is out of bounds.
#    Time: 58252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1701 into array dimension [0:683] is out of bounds.
#    Time: 58272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1702 into array dimension [0:683] is out of bounds.
#    Time: 58292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1703 into array dimension [0:683] is out of bounds.
#    Time: 58312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1704 into array dimension [0:683] is out of bounds.
#    Time: 58332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1705 into array dimension [0:683] is out of bounds.
#    Time: 58352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1706 into array dimension [0:683] is out of bounds.
#    Time: 58372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1707 into array dimension [0:683] is out of bounds.
#    Time: 58392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1708 into array dimension [0:683] is out of bounds.
#    Time: 58412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1709 into array dimension [0:683] is out of bounds.
#    Time: 58432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1710 into array dimension [0:683] is out of bounds.
#    Time: 58512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1711 into array dimension [0:683] is out of bounds.
#    Time: 58532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1712 into array dimension [0:683] is out of bounds.
#    Time: 58552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1713 into array dimension [0:683] is out of bounds.
#    Time: 58572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1714 into array dimension [0:683] is out of bounds.
#    Time: 58592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1715 into array dimension [0:683] is out of bounds.
#    Time: 58612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1716 into array dimension [0:683] is out of bounds.
#    Time: 58632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1717 into array dimension [0:683] is out of bounds.
#    Time: 58652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1718 into array dimension [0:683] is out of bounds.
#    Time: 58672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1719 into array dimension [0:683] is out of bounds.
#    Time: 58692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1720 into array dimension [0:683] is out of bounds.
#    Time: 58712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1721 into array dimension [0:683] is out of bounds.
#    Time: 58732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1722 into array dimension [0:683] is out of bounds.
#    Time: 58752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1723 into array dimension [0:683] is out of bounds.
#    Time: 58772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1724 into array dimension [0:683] is out of bounds.
#    Time: 58792 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1725 into array dimension [0:683] is out of bounds.
#    Time: 58812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1726 into array dimension [0:683] is out of bounds.
#    Time: 58832 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1727 into array dimension [0:683] is out of bounds.
#    Time: 58852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1728 into array dimension [0:683] is out of bounds.
#    Time: 58872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1729 into array dimension [0:683] is out of bounds.
#    Time: 58952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1730 into array dimension [0:683] is out of bounds.
#    Time: 58972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1731 into array dimension [0:683] is out of bounds.
#    Time: 58992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1732 into array dimension [0:683] is out of bounds.
#    Time: 59012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1733 into array dimension [0:683] is out of bounds.
#    Time: 59032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1734 into array dimension [0:683] is out of bounds.
#    Time: 59052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1735 into array dimension [0:683] is out of bounds.
#    Time: 59072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1736 into array dimension [0:683] is out of bounds.
#    Time: 59092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1737 into array dimension [0:683] is out of bounds.
#    Time: 59112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1738 into array dimension [0:683] is out of bounds.
#    Time: 59132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1739 into array dimension [0:683] is out of bounds.
#    Time: 59152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1740 into array dimension [0:683] is out of bounds.
#    Time: 59172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1741 into array dimension [0:683] is out of bounds.
#    Time: 59192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1742 into array dimension [0:683] is out of bounds.
#    Time: 59212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1743 into array dimension [0:683] is out of bounds.
#    Time: 59232 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1744 into array dimension [0:683] is out of bounds.
#    Time: 59252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1745 into array dimension [0:683] is out of bounds.
#    Time: 59272 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1746 into array dimension [0:683] is out of bounds.
#    Time: 59292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1747 into array dimension [0:683] is out of bounds.
#    Time: 59312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1748 into array dimension [0:683] is out of bounds.
#    Time: 59392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1749 into array dimension [0:683] is out of bounds.
#    Time: 59412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1750 into array dimension [0:683] is out of bounds.
#    Time: 59432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1751 into array dimension [0:683] is out of bounds.
#    Time: 59452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1752 into array dimension [0:683] is out of bounds.
#    Time: 59472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1753 into array dimension [0:683] is out of bounds.
#    Time: 59492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1754 into array dimension [0:683] is out of bounds.
#    Time: 59512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1755 into array dimension [0:683] is out of bounds.
#    Time: 59532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1756 into array dimension [0:683] is out of bounds.
#    Time: 59552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1757 into array dimension [0:683] is out of bounds.
#    Time: 59572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1758 into array dimension [0:683] is out of bounds.
#    Time: 59592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1759 into array dimension [0:683] is out of bounds.
#    Time: 59612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1760 into array dimension [0:683] is out of bounds.
#    Time: 59632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1761 into array dimension [0:683] is out of bounds.
#    Time: 59652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1762 into array dimension [0:683] is out of bounds.
#    Time: 59672 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1763 into array dimension [0:683] is out of bounds.
#    Time: 59692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1764 into array dimension [0:683] is out of bounds.
#    Time: 59712 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1765 into array dimension [0:683] is out of bounds.
#    Time: 59732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1766 into array dimension [0:683] is out of bounds.
#    Time: 59752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1767 into array dimension [0:683] is out of bounds.
#    Time: 59832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1768 into array dimension [0:683] is out of bounds.
#    Time: 59852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1769 into array dimension [0:683] is out of bounds.
#    Time: 59872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1770 into array dimension [0:683] is out of bounds.
#    Time: 59892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1771 into array dimension [0:683] is out of bounds.
#    Time: 59912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1772 into array dimension [0:683] is out of bounds.
#    Time: 59932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1773 into array dimension [0:683] is out of bounds.
#    Time: 59952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1774 into array dimension [0:683] is out of bounds.
#    Time: 59972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1775 into array dimension [0:683] is out of bounds.
#    Time: 59992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1776 into array dimension [0:683] is out of bounds.
#    Time: 60012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1777 into array dimension [0:683] is out of bounds.
#    Time: 60032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1778 into array dimension [0:683] is out of bounds.
#    Time: 60052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1779 into array dimension [0:683] is out of bounds.
#    Time: 60072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1780 into array dimension [0:683] is out of bounds.
#    Time: 60092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1781 into array dimension [0:683] is out of bounds.
#    Time: 60112 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1782 into array dimension [0:683] is out of bounds.
#    Time: 60132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1783 into array dimension [0:683] is out of bounds.
#    Time: 60152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1784 into array dimension [0:683] is out of bounds.
#    Time: 60172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1785 into array dimension [0:683] is out of bounds.
#    Time: 60192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1786 into array dimension [0:683] is out of bounds.
#    Time: 60272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1787 into array dimension [0:683] is out of bounds.
#    Time: 60292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1788 into array dimension [0:683] is out of bounds.
#    Time: 60312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1789 into array dimension [0:683] is out of bounds.
#    Time: 60332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1790 into array dimension [0:683] is out of bounds.
#    Time: 60352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1791 into array dimension [0:683] is out of bounds.
#    Time: 60372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1792 into array dimension [0:683] is out of bounds.
#    Time: 60392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1793 into array dimension [0:683] is out of bounds.
#    Time: 60412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1794 into array dimension [0:683] is out of bounds.
#    Time: 60432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1795 into array dimension [0:683] is out of bounds.
#    Time: 60452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1796 into array dimension [0:683] is out of bounds.
#    Time: 60472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1797 into array dimension [0:683] is out of bounds.
#    Time: 60492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1798 into array dimension [0:683] is out of bounds.
#    Time: 60512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1799 into array dimension [0:683] is out of bounds.
#    Time: 60532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1800 into array dimension [0:683] is out of bounds.
#    Time: 60552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1801 into array dimension [0:683] is out of bounds.
#    Time: 60572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1802 into array dimension [0:683] is out of bounds.
#    Time: 60592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1803 into array dimension [0:683] is out of bounds.
#    Time: 60612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1804 into array dimension [0:683] is out of bounds.
#    Time: 60632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1805 into array dimension [0:683] is out of bounds.
#    Time: 60712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1806 into array dimension [0:683] is out of bounds.
#    Time: 60732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1807 into array dimension [0:683] is out of bounds.
#    Time: 60752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1808 into array dimension [0:683] is out of bounds.
#    Time: 60772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1809 into array dimension [0:683] is out of bounds.
#    Time: 60792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1810 into array dimension [0:683] is out of bounds.
#    Time: 60812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1811 into array dimension [0:683] is out of bounds.
#    Time: 60832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1812 into array dimension [0:683] is out of bounds.
#    Time: 60852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1813 into array dimension [0:683] is out of bounds.
#    Time: 60872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1814 into array dimension [0:683] is out of bounds.
#    Time: 60892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1815 into array dimension [0:683] is out of bounds.
#    Time: 60912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1816 into array dimension [0:683] is out of bounds.
#    Time: 60932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1817 into array dimension [0:683] is out of bounds.
#    Time: 60952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1818 into array dimension [0:683] is out of bounds.
#    Time: 60972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1819 into array dimension [0:683] is out of bounds.
#    Time: 60992 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1820 into array dimension [0:683] is out of bounds.
#    Time: 61012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1821 into array dimension [0:683] is out of bounds.
#    Time: 61032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1822 into array dimension [0:683] is out of bounds.
#    Time: 61052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1823 into array dimension [0:683] is out of bounds.
#    Time: 61072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1824 into array dimension [0:683] is out of bounds.
#    Time: 61152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1825 into array dimension [0:683] is out of bounds.
#    Time: 61172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1826 into array dimension [0:683] is out of bounds.
#    Time: 61192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1827 into array dimension [0:683] is out of bounds.
#    Time: 61212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1828 into array dimension [0:683] is out of bounds.
#    Time: 61232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1829 into array dimension [0:683] is out of bounds.
#    Time: 61252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1830 into array dimension [0:683] is out of bounds.
#    Time: 61272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1831 into array dimension [0:683] is out of bounds.
#    Time: 61292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1832 into array dimension [0:683] is out of bounds.
#    Time: 61312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1833 into array dimension [0:683] is out of bounds.
#    Time: 61332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1834 into array dimension [0:683] is out of bounds.
#    Time: 61352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1835 into array dimension [0:683] is out of bounds.
#    Time: 61372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1836 into array dimension [0:683] is out of bounds.
#    Time: 61392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1837 into array dimension [0:683] is out of bounds.
#    Time: 61412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1838 into array dimension [0:683] is out of bounds.
#    Time: 61432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1839 into array dimension [0:683] is out of bounds.
#    Time: 61452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1840 into array dimension [0:683] is out of bounds.
#    Time: 61472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1841 into array dimension [0:683] is out of bounds.
#    Time: 61492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1842 into array dimension [0:683] is out of bounds.
#    Time: 61512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1843 into array dimension [0:683] is out of bounds.
#    Time: 61592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1844 into array dimension [0:683] is out of bounds.
#    Time: 61612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1845 into array dimension [0:683] is out of bounds.
#    Time: 61632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1846 into array dimension [0:683] is out of bounds.
#    Time: 61652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1847 into array dimension [0:683] is out of bounds.
#    Time: 61672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1848 into array dimension [0:683] is out of bounds.
#    Time: 61692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1849 into array dimension [0:683] is out of bounds.
#    Time: 61712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1850 into array dimension [0:683] is out of bounds.
#    Time: 61732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1851 into array dimension [0:683] is out of bounds.
#    Time: 61752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1852 into array dimension [0:683] is out of bounds.
#    Time: 61772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1853 into array dimension [0:683] is out of bounds.
#    Time: 61792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1854 into array dimension [0:683] is out of bounds.
#    Time: 61812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1855 into array dimension [0:683] is out of bounds.
#    Time: 61832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1856 into array dimension [0:683] is out of bounds.
#    Time: 61852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1857 into array dimension [0:683] is out of bounds.
#    Time: 61872 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1858 into array dimension [0:683] is out of bounds.
#    Time: 61892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1859 into array dimension [0:683] is out of bounds.
#    Time: 61912 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1860 into array dimension [0:683] is out of bounds.
#    Time: 61932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1861 into array dimension [0:683] is out of bounds.
#    Time: 61952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1862 into array dimension [0:683] is out of bounds.
#    Time: 62032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1863 into array dimension [0:683] is out of bounds.
#    Time: 62052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1864 into array dimension [0:683] is out of bounds.
#    Time: 62072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1865 into array dimension [0:683] is out of bounds.
#    Time: 62092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1866 into array dimension [0:683] is out of bounds.
#    Time: 62112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1867 into array dimension [0:683] is out of bounds.
#    Time: 62132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1868 into array dimension [0:683] is out of bounds.
#    Time: 62152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1869 into array dimension [0:683] is out of bounds.
#    Time: 62172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1870 into array dimension [0:683] is out of bounds.
#    Time: 62192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1871 into array dimension [0:683] is out of bounds.
#    Time: 62212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1872 into array dimension [0:683] is out of bounds.
#    Time: 62232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1873 into array dimension [0:683] is out of bounds.
#    Time: 62252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1874 into array dimension [0:683] is out of bounds.
#    Time: 62272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1875 into array dimension [0:683] is out of bounds.
#    Time: 62292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1876 into array dimension [0:683] is out of bounds.
#    Time: 62312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1877 into array dimension [0:683] is out of bounds.
#    Time: 62332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1878 into array dimension [0:683] is out of bounds.
#    Time: 62352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1879 into array dimension [0:683] is out of bounds.
#    Time: 62372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1880 into array dimension [0:683] is out of bounds.
#    Time: 62392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1881 into array dimension [0:683] is out of bounds.
#    Time: 62472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1882 into array dimension [0:683] is out of bounds.
#    Time: 62492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1883 into array dimension [0:683] is out of bounds.
#    Time: 62512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1884 into array dimension [0:683] is out of bounds.
#    Time: 62532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1885 into array dimension [0:683] is out of bounds.
#    Time: 62552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1886 into array dimension [0:683] is out of bounds.
#    Time: 62572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1887 into array dimension [0:683] is out of bounds.
#    Time: 62592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1888 into array dimension [0:683] is out of bounds.
#    Time: 62612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1889 into array dimension [0:683] is out of bounds.
#    Time: 62632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1890 into array dimension [0:683] is out of bounds.
#    Time: 62652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1891 into array dimension [0:683] is out of bounds.
#    Time: 62672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1892 into array dimension [0:683] is out of bounds.
#    Time: 62692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1893 into array dimension [0:683] is out of bounds.
#    Time: 62712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1894 into array dimension [0:683] is out of bounds.
#    Time: 62732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1895 into array dimension [0:683] is out of bounds.
#    Time: 62752 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1896 into array dimension [0:683] is out of bounds.
#    Time: 62772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1897 into array dimension [0:683] is out of bounds.
#    Time: 62792 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1898 into array dimension [0:683] is out of bounds.
#    Time: 62812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1899 into array dimension [0:683] is out of bounds.
#    Time: 62832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1900 into array dimension [0:683] is out of bounds.
#    Time: 62912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1901 into array dimension [0:683] is out of bounds.
#    Time: 62932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1902 into array dimension [0:683] is out of bounds.
#    Time: 62952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1903 into array dimension [0:683] is out of bounds.
#    Time: 62972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1904 into array dimension [0:683] is out of bounds.
#    Time: 62992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1905 into array dimension [0:683] is out of bounds.
#    Time: 63012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1906 into array dimension [0:683] is out of bounds.
#    Time: 63032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1907 into array dimension [0:683] is out of bounds.
#    Time: 63052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1908 into array dimension [0:683] is out of bounds.
#    Time: 63072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1909 into array dimension [0:683] is out of bounds.
#    Time: 63092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1910 into array dimension [0:683] is out of bounds.
#    Time: 63112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1911 into array dimension [0:683] is out of bounds.
#    Time: 63132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1912 into array dimension [0:683] is out of bounds.
#    Time: 63152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1913 into array dimension [0:683] is out of bounds.
#    Time: 63172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1914 into array dimension [0:683] is out of bounds.
#    Time: 63192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1915 into array dimension [0:683] is out of bounds.
#    Time: 63212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1916 into array dimension [0:683] is out of bounds.
#    Time: 63232 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1917 into array dimension [0:683] is out of bounds.
#    Time: 63252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1918 into array dimension [0:683] is out of bounds.
#    Time: 63272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1919 into array dimension [0:683] is out of bounds.
#    Time: 63352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1920 into array dimension [0:683] is out of bounds.
#    Time: 63372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1921 into array dimension [0:683] is out of bounds.
#    Time: 63392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1922 into array dimension [0:683] is out of bounds.
#    Time: 63412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1923 into array dimension [0:683] is out of bounds.
#    Time: 63432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1924 into array dimension [0:683] is out of bounds.
#    Time: 63452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1925 into array dimension [0:683] is out of bounds.
#    Time: 63472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1926 into array dimension [0:683] is out of bounds.
#    Time: 63492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1927 into array dimension [0:683] is out of bounds.
#    Time: 63512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1928 into array dimension [0:683] is out of bounds.
#    Time: 63532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1929 into array dimension [0:683] is out of bounds.
#    Time: 63552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1930 into array dimension [0:683] is out of bounds.
#    Time: 63572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1931 into array dimension [0:683] is out of bounds.
#    Time: 63592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1932 into array dimension [0:683] is out of bounds.
#    Time: 63612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1933 into array dimension [0:683] is out of bounds.
#    Time: 63632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1934 into array dimension [0:683] is out of bounds.
#    Time: 63652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1935 into array dimension [0:683] is out of bounds.
#    Time: 63672 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1936 into array dimension [0:683] is out of bounds.
#    Time: 63692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1937 into array dimension [0:683] is out of bounds.
#    Time: 63712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1938 into array dimension [0:683] is out of bounds.
#    Time: 63792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1939 into array dimension [0:683] is out of bounds.
#    Time: 63812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1940 into array dimension [0:683] is out of bounds.
#    Time: 63832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1941 into array dimension [0:683] is out of bounds.
#    Time: 63852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1942 into array dimension [0:683] is out of bounds.
#    Time: 63872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1943 into array dimension [0:683] is out of bounds.
#    Time: 63892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1944 into array dimension [0:683] is out of bounds.
#    Time: 63912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1945 into array dimension [0:683] is out of bounds.
#    Time: 63932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1946 into array dimension [0:683] is out of bounds.
#    Time: 63952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1947 into array dimension [0:683] is out of bounds.
#    Time: 63972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1948 into array dimension [0:683] is out of bounds.
#    Time: 63992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1949 into array dimension [0:683] is out of bounds.
#    Time: 64012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1950 into array dimension [0:683] is out of bounds.
#    Time: 64032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1951 into array dimension [0:683] is out of bounds.
#    Time: 64052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1952 into array dimension [0:683] is out of bounds.
#    Time: 64072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1953 into array dimension [0:683] is out of bounds.
#    Time: 64092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1954 into array dimension [0:683] is out of bounds.
#    Time: 64112 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1955 into array dimension [0:683] is out of bounds.
#    Time: 64132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1956 into array dimension [0:683] is out of bounds.
#    Time: 64152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1957 into array dimension [0:683] is out of bounds.
#    Time: 64232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1958 into array dimension [0:683] is out of bounds.
#    Time: 64252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1959 into array dimension [0:683] is out of bounds.
#    Time: 64272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1960 into array dimension [0:683] is out of bounds.
#    Time: 64292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1961 into array dimension [0:683] is out of bounds.
#    Time: 64312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1962 into array dimension [0:683] is out of bounds.
#    Time: 64332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1963 into array dimension [0:683] is out of bounds.
#    Time: 64352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1964 into array dimension [0:683] is out of bounds.
#    Time: 64372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1965 into array dimension [0:683] is out of bounds.
#    Time: 64392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1966 into array dimension [0:683] is out of bounds.
#    Time: 64412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1967 into array dimension [0:683] is out of bounds.
#    Time: 64432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1968 into array dimension [0:683] is out of bounds.
#    Time: 64452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1969 into array dimension [0:683] is out of bounds.
#    Time: 64472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1970 into array dimension [0:683] is out of bounds.
#    Time: 64492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1971 into array dimension [0:683] is out of bounds.
#    Time: 64512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1972 into array dimension [0:683] is out of bounds.
#    Time: 64532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1973 into array dimension [0:683] is out of bounds.
#    Time: 64552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1974 into array dimension [0:683] is out of bounds.
#    Time: 64572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1975 into array dimension [0:683] is out of bounds.
#    Time: 64592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1976 into array dimension [0:683] is out of bounds.
#    Time: 64672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1977 into array dimension [0:683] is out of bounds.
#    Time: 64692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1978 into array dimension [0:683] is out of bounds.
#    Time: 64712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1979 into array dimension [0:683] is out of bounds.
#    Time: 64732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1980 into array dimension [0:683] is out of bounds.
#    Time: 64752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1981 into array dimension [0:683] is out of bounds.
#    Time: 64772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1982 into array dimension [0:683] is out of bounds.
#    Time: 64792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1983 into array dimension [0:683] is out of bounds.
#    Time: 64812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1984 into array dimension [0:683] is out of bounds.
#    Time: 64832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1985 into array dimension [0:683] is out of bounds.
#    Time: 64852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1986 into array dimension [0:683] is out of bounds.
#    Time: 64872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1987 into array dimension [0:683] is out of bounds.
#    Time: 64892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1988 into array dimension [0:683] is out of bounds.
#    Time: 64912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1989 into array dimension [0:683] is out of bounds.
#    Time: 64932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1990 into array dimension [0:683] is out of bounds.
#    Time: 64952 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1991 into array dimension [0:683] is out of bounds.
#    Time: 64972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1992 into array dimension [0:683] is out of bounds.
#    Time: 64992 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1993 into array dimension [0:683] is out of bounds.
#    Time: 65012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1994 into array dimension [0:683] is out of bounds.
#    Time: 65032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1995 into array dimension [0:683] is out of bounds.
#    Time: 65112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1996 into array dimension [0:683] is out of bounds.
#    Time: 65132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1997 into array dimension [0:683] is out of bounds.
#    Time: 65152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1998 into array dimension [0:683] is out of bounds.
#    Time: 65172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 1999 into array dimension [0:683] is out of bounds.
#    Time: 65192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2000 into array dimension [0:683] is out of bounds.
#    Time: 65212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2001 into array dimension [0:683] is out of bounds.
#    Time: 65232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2002 into array dimension [0:683] is out of bounds.
#    Time: 65252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2003 into array dimension [0:683] is out of bounds.
#    Time: 65272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2004 into array dimension [0:683] is out of bounds.
#    Time: 65292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2005 into array dimension [0:683] is out of bounds.
#    Time: 65312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2006 into array dimension [0:683] is out of bounds.
#    Time: 65332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2007 into array dimension [0:683] is out of bounds.
#    Time: 65352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2008 into array dimension [0:683] is out of bounds.
#    Time: 65372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2009 into array dimension [0:683] is out of bounds.
#    Time: 65392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2010 into array dimension [0:683] is out of bounds.
#    Time: 65412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2011 into array dimension [0:683] is out of bounds.
#    Time: 65432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2012 into array dimension [0:683] is out of bounds.
#    Time: 65452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2013 into array dimension [0:683] is out of bounds.
#    Time: 65472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2014 into array dimension [0:683] is out of bounds.
#    Time: 65552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2015 into array dimension [0:683] is out of bounds.
#    Time: 65572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2016 into array dimension [0:683] is out of bounds.
#    Time: 65592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2017 into array dimension [0:683] is out of bounds.
#    Time: 65612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2018 into array dimension [0:683] is out of bounds.
#    Time: 65632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2019 into array dimension [0:683] is out of bounds.
#    Time: 65652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2020 into array dimension [0:683] is out of bounds.
#    Time: 65672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2021 into array dimension [0:683] is out of bounds.
#    Time: 65692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2022 into array dimension [0:683] is out of bounds.
#    Time: 65712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2023 into array dimension [0:683] is out of bounds.
#    Time: 65732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2024 into array dimension [0:683] is out of bounds.
#    Time: 65752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2025 into array dimension [0:683] is out of bounds.
#    Time: 65772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2026 into array dimension [0:683] is out of bounds.
#    Time: 65792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2027 into array dimension [0:683] is out of bounds.
#    Time: 65812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2028 into array dimension [0:683] is out of bounds.
#    Time: 65832 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2029 into array dimension [0:683] is out of bounds.
#    Time: 65852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2030 into array dimension [0:683] is out of bounds.
#    Time: 65872 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2031 into array dimension [0:683] is out of bounds.
#    Time: 65892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2032 into array dimension [0:683] is out of bounds.
#    Time: 65912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2033 into array dimension [0:683] is out of bounds.
#    Time: 65992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2034 into array dimension [0:683] is out of bounds.
#    Time: 66012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2035 into array dimension [0:683] is out of bounds.
#    Time: 66032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2036 into array dimension [0:683] is out of bounds.
#    Time: 66052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2037 into array dimension [0:683] is out of bounds.
#    Time: 66072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2038 into array dimension [0:683] is out of bounds.
#    Time: 66092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2039 into array dimension [0:683] is out of bounds.
#    Time: 66112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2040 into array dimension [0:683] is out of bounds.
#    Time: 66132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2041 into array dimension [0:683] is out of bounds.
#    Time: 66152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2042 into array dimension [0:683] is out of bounds.
#    Time: 66172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2043 into array dimension [0:683] is out of bounds.
#    Time: 66192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2044 into array dimension [0:683] is out of bounds.
#    Time: 66212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2045 into array dimension [0:683] is out of bounds.
#    Time: 66232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2046 into array dimension [0:683] is out of bounds.
#    Time: 66252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2047 into array dimension [0:683] is out of bounds.
#    Time: 66272 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2048 into array dimension [0:683] is out of bounds.
#    Time: 66292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2049 into array dimension [0:683] is out of bounds.
#    Time: 66312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2050 into array dimension [0:683] is out of bounds.
#    Time: 66332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2051 into array dimension [0:683] is out of bounds.
#    Time: 66352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2052 into array dimension [0:683] is out of bounds.
#    Time: 66432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2053 into array dimension [0:683] is out of bounds.
#    Time: 66452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2054 into array dimension [0:683] is out of bounds.
#    Time: 66472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2055 into array dimension [0:683] is out of bounds.
#    Time: 66492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2056 into array dimension [0:683] is out of bounds.
#    Time: 66512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2057 into array dimension [0:683] is out of bounds.
#    Time: 66532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2058 into array dimension [0:683] is out of bounds.
#    Time: 66552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2059 into array dimension [0:683] is out of bounds.
#    Time: 66572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2060 into array dimension [0:683] is out of bounds.
#    Time: 66592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2061 into array dimension [0:683] is out of bounds.
#    Time: 66612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2062 into array dimension [0:683] is out of bounds.
#    Time: 66632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2063 into array dimension [0:683] is out of bounds.
#    Time: 66652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2064 into array dimension [0:683] is out of bounds.
#    Time: 66672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2065 into array dimension [0:683] is out of bounds.
#    Time: 66692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2066 into array dimension [0:683] is out of bounds.
#    Time: 66712 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2067 into array dimension [0:683] is out of bounds.
#    Time: 66732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2068 into array dimension [0:683] is out of bounds.
#    Time: 66752 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2069 into array dimension [0:683] is out of bounds.
#    Time: 66772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2070 into array dimension [0:683] is out of bounds.
#    Time: 66792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2071 into array dimension [0:683] is out of bounds.
#    Time: 66872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2072 into array dimension [0:683] is out of bounds.
#    Time: 66892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2073 into array dimension [0:683] is out of bounds.
#    Time: 66912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2074 into array dimension [0:683] is out of bounds.
#    Time: 66932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2075 into array dimension [0:683] is out of bounds.
#    Time: 66952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2076 into array dimension [0:683] is out of bounds.
#    Time: 66972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2077 into array dimension [0:683] is out of bounds.
#    Time: 66992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2078 into array dimension [0:683] is out of bounds.
#    Time: 67012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2079 into array dimension [0:683] is out of bounds.
#    Time: 67032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2080 into array dimension [0:683] is out of bounds.
#    Time: 67052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2081 into array dimension [0:683] is out of bounds.
#    Time: 67072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2082 into array dimension [0:683] is out of bounds.
#    Time: 67092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2083 into array dimension [0:683] is out of bounds.
#    Time: 67112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2084 into array dimension [0:683] is out of bounds.
#    Time: 67132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2085 into array dimension [0:683] is out of bounds.
#    Time: 67152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2086 into array dimension [0:683] is out of bounds.
#    Time: 67172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2087 into array dimension [0:683] is out of bounds.
#    Time: 67192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2088 into array dimension [0:683] is out of bounds.
#    Time: 67212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2089 into array dimension [0:683] is out of bounds.
#    Time: 67232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2090 into array dimension [0:683] is out of bounds.
#    Time: 67312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2091 into array dimension [0:683] is out of bounds.
#    Time: 67332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2092 into array dimension [0:683] is out of bounds.
#    Time: 67352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2093 into array dimension [0:683] is out of bounds.
#    Time: 67372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2094 into array dimension [0:683] is out of bounds.
#    Time: 67392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2095 into array dimension [0:683] is out of bounds.
#    Time: 67412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2096 into array dimension [0:683] is out of bounds.
#    Time: 67432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2097 into array dimension [0:683] is out of bounds.
#    Time: 67452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2098 into array dimension [0:683] is out of bounds.
#    Time: 67472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2099 into array dimension [0:683] is out of bounds.
#    Time: 67492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2100 into array dimension [0:683] is out of bounds.
#    Time: 67512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2101 into array dimension [0:683] is out of bounds.
#    Time: 67532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2102 into array dimension [0:683] is out of bounds.
#    Time: 67552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2103 into array dimension [0:683] is out of bounds.
#    Time: 67572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2104 into array dimension [0:683] is out of bounds.
#    Time: 67592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2105 into array dimension [0:683] is out of bounds.
#    Time: 67612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2106 into array dimension [0:683] is out of bounds.
#    Time: 67632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2107 into array dimension [0:683] is out of bounds.
#    Time: 67652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2108 into array dimension [0:683] is out of bounds.
#    Time: 67672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2109 into array dimension [0:683] is out of bounds.
#    Time: 67752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2110 into array dimension [0:683] is out of bounds.
#    Time: 67772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2111 into array dimension [0:683] is out of bounds.
#    Time: 67792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2112 into array dimension [0:683] is out of bounds.
#    Time: 67812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2113 into array dimension [0:683] is out of bounds.
#    Time: 67832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2114 into array dimension [0:683] is out of bounds.
#    Time: 67852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2115 into array dimension [0:683] is out of bounds.
#    Time: 67872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2116 into array dimension [0:683] is out of bounds.
#    Time: 67892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2117 into array dimension [0:683] is out of bounds.
#    Time: 67912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2118 into array dimension [0:683] is out of bounds.
#    Time: 67932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2119 into array dimension [0:683] is out of bounds.
#    Time: 67952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2120 into array dimension [0:683] is out of bounds.
#    Time: 67972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2121 into array dimension [0:683] is out of bounds.
#    Time: 67992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2122 into array dimension [0:683] is out of bounds.
#    Time: 68012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2123 into array dimension [0:683] is out of bounds.
#    Time: 68032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2124 into array dimension [0:683] is out of bounds.
#    Time: 68052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2125 into array dimension [0:683] is out of bounds.
#    Time: 68072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2126 into array dimension [0:683] is out of bounds.
#    Time: 68092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2127 into array dimension [0:683] is out of bounds.
#    Time: 68112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2128 into array dimension [0:683] is out of bounds.
#    Time: 68192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2129 into array dimension [0:683] is out of bounds.
#    Time: 68212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2130 into array dimension [0:683] is out of bounds.
#    Time: 68232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2131 into array dimension [0:683] is out of bounds.
#    Time: 68252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2132 into array dimension [0:683] is out of bounds.
#    Time: 68272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2133 into array dimension [0:683] is out of bounds.
#    Time: 68292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2134 into array dimension [0:683] is out of bounds.
#    Time: 68312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2135 into array dimension [0:683] is out of bounds.
#    Time: 68332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2136 into array dimension [0:683] is out of bounds.
#    Time: 68352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2137 into array dimension [0:683] is out of bounds.
#    Time: 68372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2138 into array dimension [0:683] is out of bounds.
#    Time: 68392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2139 into array dimension [0:683] is out of bounds.
#    Time: 68412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2140 into array dimension [0:683] is out of bounds.
#    Time: 68432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2141 into array dimension [0:683] is out of bounds.
#    Time: 68452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2142 into array dimension [0:683] is out of bounds.
#    Time: 68472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2143 into array dimension [0:683] is out of bounds.
#    Time: 68492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2144 into array dimension [0:683] is out of bounds.
#    Time: 68512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2145 into array dimension [0:683] is out of bounds.
#    Time: 68532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2146 into array dimension [0:683] is out of bounds.
#    Time: 68552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2147 into array dimension [0:683] is out of bounds.
#    Time: 68632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2148 into array dimension [0:683] is out of bounds.
#    Time: 68652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2149 into array dimension [0:683] is out of bounds.
#    Time: 68672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2150 into array dimension [0:683] is out of bounds.
#    Time: 68692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2151 into array dimension [0:683] is out of bounds.
#    Time: 68712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2152 into array dimension [0:683] is out of bounds.
#    Time: 68732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2153 into array dimension [0:683] is out of bounds.
#    Time: 68752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2154 into array dimension [0:683] is out of bounds.
#    Time: 68772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2155 into array dimension [0:683] is out of bounds.
#    Time: 68792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2156 into array dimension [0:683] is out of bounds.
#    Time: 68812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2157 into array dimension [0:683] is out of bounds.
#    Time: 68832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2158 into array dimension [0:683] is out of bounds.
#    Time: 68852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2159 into array dimension [0:683] is out of bounds.
#    Time: 68872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2160 into array dimension [0:683] is out of bounds.
#    Time: 68892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2161 into array dimension [0:683] is out of bounds.
#    Time: 68912 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2162 into array dimension [0:683] is out of bounds.
#    Time: 68932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2163 into array dimension [0:683] is out of bounds.
#    Time: 68952 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2164 into array dimension [0:683] is out of bounds.
#    Time: 68972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2165 into array dimension [0:683] is out of bounds.
#    Time: 68992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2166 into array dimension [0:683] is out of bounds.
#    Time: 69072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2167 into array dimension [0:683] is out of bounds.
#    Time: 69092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2168 into array dimension [0:683] is out of bounds.
#    Time: 69112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2169 into array dimension [0:683] is out of bounds.
#    Time: 69132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2170 into array dimension [0:683] is out of bounds.
#    Time: 69152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2171 into array dimension [0:683] is out of bounds.
#    Time: 69172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2172 into array dimension [0:683] is out of bounds.
#    Time: 69192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2173 into array dimension [0:683] is out of bounds.
#    Time: 69212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2174 into array dimension [0:683] is out of bounds.
#    Time: 69232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2175 into array dimension [0:683] is out of bounds.
#    Time: 69252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2176 into array dimension [0:683] is out of bounds.
#    Time: 69272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2177 into array dimension [0:683] is out of bounds.
#    Time: 69292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2178 into array dimension [0:683] is out of bounds.
#    Time: 69312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2179 into array dimension [0:683] is out of bounds.
#    Time: 69332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2180 into array dimension [0:683] is out of bounds.
#    Time: 69352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2181 into array dimension [0:683] is out of bounds.
#    Time: 69372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2182 into array dimension [0:683] is out of bounds.
#    Time: 69392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2183 into array dimension [0:683] is out of bounds.
#    Time: 69412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2184 into array dimension [0:683] is out of bounds.
#    Time: 69432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2185 into array dimension [0:683] is out of bounds.
#    Time: 69512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2186 into array dimension [0:683] is out of bounds.
#    Time: 69532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2187 into array dimension [0:683] is out of bounds.
#    Time: 69552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2188 into array dimension [0:683] is out of bounds.
#    Time: 69572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2189 into array dimension [0:683] is out of bounds.
#    Time: 69592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2190 into array dimension [0:683] is out of bounds.
#    Time: 69612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2191 into array dimension [0:683] is out of bounds.
#    Time: 69632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2192 into array dimension [0:683] is out of bounds.
#    Time: 69652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2193 into array dimension [0:683] is out of bounds.
#    Time: 69672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2194 into array dimension [0:683] is out of bounds.
#    Time: 69692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2195 into array dimension [0:683] is out of bounds.
#    Time: 69712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2196 into array dimension [0:683] is out of bounds.
#    Time: 69732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2197 into array dimension [0:683] is out of bounds.
#    Time: 69752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2198 into array dimension [0:683] is out of bounds.
#    Time: 69772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2199 into array dimension [0:683] is out of bounds.
#    Time: 69792 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2200 into array dimension [0:683] is out of bounds.
#    Time: 69812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2201 into array dimension [0:683] is out of bounds.
#    Time: 69832 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2202 into array dimension [0:683] is out of bounds.
#    Time: 69852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2203 into array dimension [0:683] is out of bounds.
#    Time: 69872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2204 into array dimension [0:683] is out of bounds.
#    Time: 69952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2205 into array dimension [0:683] is out of bounds.
#    Time: 69972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2206 into array dimension [0:683] is out of bounds.
#    Time: 69992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2207 into array dimension [0:683] is out of bounds.
#    Time: 70012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2208 into array dimension [0:683] is out of bounds.
#    Time: 70032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2209 into array dimension [0:683] is out of bounds.
#    Time: 70052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2210 into array dimension [0:683] is out of bounds.
#    Time: 70072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2211 into array dimension [0:683] is out of bounds.
#    Time: 70092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2212 into array dimension [0:683] is out of bounds.
#    Time: 70112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2213 into array dimension [0:683] is out of bounds.
#    Time: 70132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2214 into array dimension [0:683] is out of bounds.
#    Time: 70152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2215 into array dimension [0:683] is out of bounds.
#    Time: 70172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2216 into array dimension [0:683] is out of bounds.
#    Time: 70192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2217 into array dimension [0:683] is out of bounds.
#    Time: 70212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2218 into array dimension [0:683] is out of bounds.
#    Time: 70232 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2219 into array dimension [0:683] is out of bounds.
#    Time: 70252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2220 into array dimension [0:683] is out of bounds.
#    Time: 70272 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2221 into array dimension [0:683] is out of bounds.
#    Time: 70292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2222 into array dimension [0:683] is out of bounds.
#    Time: 70312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2223 into array dimension [0:683] is out of bounds.
#    Time: 70392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2224 into array dimension [0:683] is out of bounds.
#    Time: 70412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2225 into array dimension [0:683] is out of bounds.
#    Time: 70432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2226 into array dimension [0:683] is out of bounds.
#    Time: 70452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2227 into array dimension [0:683] is out of bounds.
#    Time: 70472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2228 into array dimension [0:683] is out of bounds.
#    Time: 70492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2229 into array dimension [0:683] is out of bounds.
#    Time: 70512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2230 into array dimension [0:683] is out of bounds.
#    Time: 70532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2231 into array dimension [0:683] is out of bounds.
#    Time: 70552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2232 into array dimension [0:683] is out of bounds.
#    Time: 70572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2233 into array dimension [0:683] is out of bounds.
#    Time: 70592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2234 into array dimension [0:683] is out of bounds.
#    Time: 70612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2235 into array dimension [0:683] is out of bounds.
#    Time: 70632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2236 into array dimension [0:683] is out of bounds.
#    Time: 70652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2237 into array dimension [0:683] is out of bounds.
#    Time: 70672 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2238 into array dimension [0:683] is out of bounds.
#    Time: 70692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2239 into array dimension [0:683] is out of bounds.
#    Time: 70712 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2240 into array dimension [0:683] is out of bounds.
#    Time: 70732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2241 into array dimension [0:683] is out of bounds.
#    Time: 70752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2242 into array dimension [0:683] is out of bounds.
#    Time: 70832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2243 into array dimension [0:683] is out of bounds.
#    Time: 70852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2244 into array dimension [0:683] is out of bounds.
#    Time: 70872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2245 into array dimension [0:683] is out of bounds.
#    Time: 70892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2246 into array dimension [0:683] is out of bounds.
#    Time: 70912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2247 into array dimension [0:683] is out of bounds.
#    Time: 70932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2248 into array dimension [0:683] is out of bounds.
#    Time: 70952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2249 into array dimension [0:683] is out of bounds.
#    Time: 70972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2250 into array dimension [0:683] is out of bounds.
#    Time: 70992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2251 into array dimension [0:683] is out of bounds.
#    Time: 71012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2252 into array dimension [0:683] is out of bounds.
#    Time: 71032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2253 into array dimension [0:683] is out of bounds.
#    Time: 71052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2254 into array dimension [0:683] is out of bounds.
#    Time: 71072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2255 into array dimension [0:683] is out of bounds.
#    Time: 71092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2256 into array dimension [0:683] is out of bounds.
#    Time: 71112 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2257 into array dimension [0:683] is out of bounds.
#    Time: 71132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2258 into array dimension [0:683] is out of bounds.
#    Time: 71152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2259 into array dimension [0:683] is out of bounds.
#    Time: 71172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2260 into array dimension [0:683] is out of bounds.
#    Time: 71192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2261 into array dimension [0:683] is out of bounds.
#    Time: 71272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2262 into array dimension [0:683] is out of bounds.
#    Time: 71292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2263 into array dimension [0:683] is out of bounds.
#    Time: 71312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2264 into array dimension [0:683] is out of bounds.
#    Time: 71332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2265 into array dimension [0:683] is out of bounds.
#    Time: 71352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2266 into array dimension [0:683] is out of bounds.
#    Time: 71372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2267 into array dimension [0:683] is out of bounds.
#    Time: 71392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2268 into array dimension [0:683] is out of bounds.
#    Time: 71412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2269 into array dimension [0:683] is out of bounds.
#    Time: 71432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2270 into array dimension [0:683] is out of bounds.
#    Time: 71452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2271 into array dimension [0:683] is out of bounds.
#    Time: 71472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2272 into array dimension [0:683] is out of bounds.
#    Time: 71492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2273 into array dimension [0:683] is out of bounds.
#    Time: 71512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2274 into array dimension [0:683] is out of bounds.
#    Time: 71532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2275 into array dimension [0:683] is out of bounds.
#    Time: 71552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2276 into array dimension [0:683] is out of bounds.
#    Time: 71572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2277 into array dimension [0:683] is out of bounds.
#    Time: 71592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2278 into array dimension [0:683] is out of bounds.
#    Time: 71612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2279 into array dimension [0:683] is out of bounds.
#    Time: 71632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2280 into array dimension [0:683] is out of bounds.
#    Time: 71712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2281 into array dimension [0:683] is out of bounds.
#    Time: 71732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2282 into array dimension [0:683] is out of bounds.
#    Time: 71752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2283 into array dimension [0:683] is out of bounds.
#    Time: 71772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2284 into array dimension [0:683] is out of bounds.
#    Time: 71792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2285 into array dimension [0:683] is out of bounds.
#    Time: 71812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2286 into array dimension [0:683] is out of bounds.
#    Time: 71832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2287 into array dimension [0:683] is out of bounds.
#    Time: 71852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2288 into array dimension [0:683] is out of bounds.
#    Time: 71872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2289 into array dimension [0:683] is out of bounds.
#    Time: 71892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2290 into array dimension [0:683] is out of bounds.
#    Time: 71912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2291 into array dimension [0:683] is out of bounds.
#    Time: 71932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2292 into array dimension [0:683] is out of bounds.
#    Time: 71952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2293 into array dimension [0:683] is out of bounds.
#    Time: 71972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2294 into array dimension [0:683] is out of bounds.
#    Time: 71992 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2295 into array dimension [0:683] is out of bounds.
#    Time: 72012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2296 into array dimension [0:683] is out of bounds.
#    Time: 72032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2297 into array dimension [0:683] is out of bounds.
#    Time: 72052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2298 into array dimension [0:683] is out of bounds.
#    Time: 72072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2299 into array dimension [0:683] is out of bounds.
#    Time: 72152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2300 into array dimension [0:683] is out of bounds.
#    Time: 72172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2301 into array dimension [0:683] is out of bounds.
#    Time: 72192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2302 into array dimension [0:683] is out of bounds.
#    Time: 72212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2303 into array dimension [0:683] is out of bounds.
#    Time: 72232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2304 into array dimension [0:683] is out of bounds.
#    Time: 72252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2305 into array dimension [0:683] is out of bounds.
#    Time: 72272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2306 into array dimension [0:683] is out of bounds.
#    Time: 72292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2307 into array dimension [0:683] is out of bounds.
#    Time: 72312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2308 into array dimension [0:683] is out of bounds.
#    Time: 72332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2309 into array dimension [0:683] is out of bounds.
#    Time: 72352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2310 into array dimension [0:683] is out of bounds.
#    Time: 72372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2311 into array dimension [0:683] is out of bounds.
#    Time: 72392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2312 into array dimension [0:683] is out of bounds.
#    Time: 72412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2313 into array dimension [0:683] is out of bounds.
#    Time: 72432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2314 into array dimension [0:683] is out of bounds.
#    Time: 72452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2315 into array dimension [0:683] is out of bounds.
#    Time: 72472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2316 into array dimension [0:683] is out of bounds.
#    Time: 72492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2317 into array dimension [0:683] is out of bounds.
#    Time: 72512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2318 into array dimension [0:683] is out of bounds.
#    Time: 72592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2319 into array dimension [0:683] is out of bounds.
#    Time: 72612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2320 into array dimension [0:683] is out of bounds.
#    Time: 72632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2321 into array dimension [0:683] is out of bounds.
#    Time: 72652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2322 into array dimension [0:683] is out of bounds.
#    Time: 72672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2323 into array dimension [0:683] is out of bounds.
#    Time: 72692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2324 into array dimension [0:683] is out of bounds.
#    Time: 72712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2325 into array dimension [0:683] is out of bounds.
#    Time: 72732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2326 into array dimension [0:683] is out of bounds.
#    Time: 72752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2327 into array dimension [0:683] is out of bounds.
#    Time: 72772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2328 into array dimension [0:683] is out of bounds.
#    Time: 72792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2329 into array dimension [0:683] is out of bounds.
#    Time: 72812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2330 into array dimension [0:683] is out of bounds.
#    Time: 72832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2331 into array dimension [0:683] is out of bounds.
#    Time: 72852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2332 into array dimension [0:683] is out of bounds.
#    Time: 72872 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2333 into array dimension [0:683] is out of bounds.
#    Time: 72892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2334 into array dimension [0:683] is out of bounds.
#    Time: 72912 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2335 into array dimension [0:683] is out of bounds.
#    Time: 72932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2336 into array dimension [0:683] is out of bounds.
#    Time: 72952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2337 into array dimension [0:683] is out of bounds.
#    Time: 73032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2338 into array dimension [0:683] is out of bounds.
#    Time: 73052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2339 into array dimension [0:683] is out of bounds.
#    Time: 73072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2340 into array dimension [0:683] is out of bounds.
#    Time: 73092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2341 into array dimension [0:683] is out of bounds.
#    Time: 73112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2342 into array dimension [0:683] is out of bounds.
#    Time: 73132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2343 into array dimension [0:683] is out of bounds.
#    Time: 73152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2344 into array dimension [0:683] is out of bounds.
#    Time: 73172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2345 into array dimension [0:683] is out of bounds.
#    Time: 73192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2346 into array dimension [0:683] is out of bounds.
#    Time: 73212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2347 into array dimension [0:683] is out of bounds.
#    Time: 73232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2348 into array dimension [0:683] is out of bounds.
#    Time: 73252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2349 into array dimension [0:683] is out of bounds.
#    Time: 73272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2350 into array dimension [0:683] is out of bounds.
#    Time: 73292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2351 into array dimension [0:683] is out of bounds.
#    Time: 73312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2352 into array dimension [0:683] is out of bounds.
#    Time: 73332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2353 into array dimension [0:683] is out of bounds.
#    Time: 73352 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2354 into array dimension [0:683] is out of bounds.
#    Time: 73372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2355 into array dimension [0:683] is out of bounds.
#    Time: 73392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2356 into array dimension [0:683] is out of bounds.
#    Time: 73472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2357 into array dimension [0:683] is out of bounds.
#    Time: 73492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2358 into array dimension [0:683] is out of bounds.
#    Time: 73512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2359 into array dimension [0:683] is out of bounds.
#    Time: 73532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2360 into array dimension [0:683] is out of bounds.
#    Time: 73552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2361 into array dimension [0:683] is out of bounds.
#    Time: 73572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2362 into array dimension [0:683] is out of bounds.
#    Time: 73592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2363 into array dimension [0:683] is out of bounds.
#    Time: 73612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2364 into array dimension [0:683] is out of bounds.
#    Time: 73632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2365 into array dimension [0:683] is out of bounds.
#    Time: 73652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2366 into array dimension [0:683] is out of bounds.
#    Time: 73672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2367 into array dimension [0:683] is out of bounds.
#    Time: 73692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2368 into array dimension [0:683] is out of bounds.
#    Time: 73712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2369 into array dimension [0:683] is out of bounds.
#    Time: 73732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2370 into array dimension [0:683] is out of bounds.
#    Time: 73752 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2371 into array dimension [0:683] is out of bounds.
#    Time: 73772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2372 into array dimension [0:683] is out of bounds.
#    Time: 73792 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2373 into array dimension [0:683] is out of bounds.
#    Time: 73812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2374 into array dimension [0:683] is out of bounds.
#    Time: 73832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2375 into array dimension [0:683] is out of bounds.
#    Time: 73912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2376 into array dimension [0:683] is out of bounds.
#    Time: 73932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2377 into array dimension [0:683] is out of bounds.
#    Time: 73952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2378 into array dimension [0:683] is out of bounds.
#    Time: 73972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2379 into array dimension [0:683] is out of bounds.
#    Time: 73992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2380 into array dimension [0:683] is out of bounds.
#    Time: 74012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2381 into array dimension [0:683] is out of bounds.
#    Time: 74032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2382 into array dimension [0:683] is out of bounds.
#    Time: 74052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2383 into array dimension [0:683] is out of bounds.
#    Time: 74072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2384 into array dimension [0:683] is out of bounds.
#    Time: 74092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2385 into array dimension [0:683] is out of bounds.
#    Time: 74112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2386 into array dimension [0:683] is out of bounds.
#    Time: 74132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2387 into array dimension [0:683] is out of bounds.
#    Time: 74152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2388 into array dimension [0:683] is out of bounds.
#    Time: 74172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2389 into array dimension [0:683] is out of bounds.
#    Time: 74192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2390 into array dimension [0:683] is out of bounds.
#    Time: 74212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2391 into array dimension [0:683] is out of bounds.
#    Time: 74232 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2392 into array dimension [0:683] is out of bounds.
#    Time: 74252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2393 into array dimension [0:683] is out of bounds.
#    Time: 74272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2394 into array dimension [0:683] is out of bounds.
#    Time: 74352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2395 into array dimension [0:683] is out of bounds.
#    Time: 74372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2396 into array dimension [0:683] is out of bounds.
#    Time: 74392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2397 into array dimension [0:683] is out of bounds.
#    Time: 74412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2398 into array dimension [0:683] is out of bounds.
#    Time: 74432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2399 into array dimension [0:683] is out of bounds.
#    Time: 74452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2400 into array dimension [0:683] is out of bounds.
#    Time: 74472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2401 into array dimension [0:683] is out of bounds.
#    Time: 74492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2402 into array dimension [0:683] is out of bounds.
#    Time: 74512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2403 into array dimension [0:683] is out of bounds.
#    Time: 74532 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2404 into array dimension [0:683] is out of bounds.
#    Time: 74552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2405 into array dimension [0:683] is out of bounds.
#    Time: 74572 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2406 into array dimension [0:683] is out of bounds.
#    Time: 74592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2407 into array dimension [0:683] is out of bounds.
#    Time: 74612 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2408 into array dimension [0:683] is out of bounds.
#    Time: 74632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2409 into array dimension [0:683] is out of bounds.
#    Time: 74652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2410 into array dimension [0:683] is out of bounds.
#    Time: 74672 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2411 into array dimension [0:683] is out of bounds.
#    Time: 74692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2412 into array dimension [0:683] is out of bounds.
#    Time: 74712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2413 into array dimension [0:683] is out of bounds.
#    Time: 74792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2414 into array dimension [0:683] is out of bounds.
#    Time: 74812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2415 into array dimension [0:683] is out of bounds.
#    Time: 74832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2416 into array dimension [0:683] is out of bounds.
#    Time: 74852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2417 into array dimension [0:683] is out of bounds.
#    Time: 74872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2418 into array dimension [0:683] is out of bounds.
#    Time: 74892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2419 into array dimension [0:683] is out of bounds.
#    Time: 74912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2420 into array dimension [0:683] is out of bounds.
#    Time: 74932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2421 into array dimension [0:683] is out of bounds.
#    Time: 74952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2422 into array dimension [0:683] is out of bounds.
#    Time: 74972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2423 into array dimension [0:683] is out of bounds.
#    Time: 74992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2424 into array dimension [0:683] is out of bounds.
#    Time: 75012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2425 into array dimension [0:683] is out of bounds.
#    Time: 75032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2426 into array dimension [0:683] is out of bounds.
#    Time: 75052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2427 into array dimension [0:683] is out of bounds.
#    Time: 75072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2428 into array dimension [0:683] is out of bounds.
#    Time: 75092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2429 into array dimension [0:683] is out of bounds.
#    Time: 75112 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2430 into array dimension [0:683] is out of bounds.
#    Time: 75132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2431 into array dimension [0:683] is out of bounds.
#    Time: 75152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2432 into array dimension [0:683] is out of bounds.
#    Time: 75232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2433 into array dimension [0:683] is out of bounds.
#    Time: 75252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2434 into array dimension [0:683] is out of bounds.
#    Time: 75272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2435 into array dimension [0:683] is out of bounds.
#    Time: 75292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2436 into array dimension [0:683] is out of bounds.
#    Time: 75312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2437 into array dimension [0:683] is out of bounds.
#    Time: 75332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2438 into array dimension [0:683] is out of bounds.
#    Time: 75352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2439 into array dimension [0:683] is out of bounds.
#    Time: 75372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2440 into array dimension [0:683] is out of bounds.
#    Time: 75392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2441 into array dimension [0:683] is out of bounds.
#    Time: 75412 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2442 into array dimension [0:683] is out of bounds.
#    Time: 75432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2443 into array dimension [0:683] is out of bounds.
#    Time: 75452 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2444 into array dimension [0:683] is out of bounds.
#    Time: 75472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2445 into array dimension [0:683] is out of bounds.
#    Time: 75492 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2446 into array dimension [0:683] is out of bounds.
#    Time: 75512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2447 into array dimension [0:683] is out of bounds.
#    Time: 75532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2448 into array dimension [0:683] is out of bounds.
#    Time: 75552 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2449 into array dimension [0:683] is out of bounds.
#    Time: 75572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2450 into array dimension [0:683] is out of bounds.
#    Time: 75592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2451 into array dimension [0:683] is out of bounds.
#    Time: 75672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2452 into array dimension [0:683] is out of bounds.
#    Time: 75692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2453 into array dimension [0:683] is out of bounds.
#    Time: 75712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2454 into array dimension [0:683] is out of bounds.
#    Time: 75732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2455 into array dimension [0:683] is out of bounds.
#    Time: 75752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2456 into array dimension [0:683] is out of bounds.
#    Time: 75772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2457 into array dimension [0:683] is out of bounds.
#    Time: 75792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2458 into array dimension [0:683] is out of bounds.
#    Time: 75812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2459 into array dimension [0:683] is out of bounds.
#    Time: 75832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2460 into array dimension [0:683] is out of bounds.
#    Time: 75852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2461 into array dimension [0:683] is out of bounds.
#    Time: 75872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2462 into array dimension [0:683] is out of bounds.
#    Time: 75892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2463 into array dimension [0:683] is out of bounds.
#    Time: 75912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2464 into array dimension [0:683] is out of bounds.
#    Time: 75932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2465 into array dimension [0:683] is out of bounds.
#    Time: 75952 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2466 into array dimension [0:683] is out of bounds.
#    Time: 75972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2467 into array dimension [0:683] is out of bounds.
#    Time: 75992 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2468 into array dimension [0:683] is out of bounds.
#    Time: 76012 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2469 into array dimension [0:683] is out of bounds.
#    Time: 76032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2470 into array dimension [0:683] is out of bounds.
#    Time: 76112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2471 into array dimension [0:683] is out of bounds.
#    Time: 76132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2472 into array dimension [0:683] is out of bounds.
#    Time: 76152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2473 into array dimension [0:683] is out of bounds.
#    Time: 76172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2474 into array dimension [0:683] is out of bounds.
#    Time: 76192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2475 into array dimension [0:683] is out of bounds.
#    Time: 76212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2476 into array dimension [0:683] is out of bounds.
#    Time: 76232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2477 into array dimension [0:683] is out of bounds.
#    Time: 76252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2478 into array dimension [0:683] is out of bounds.
#    Time: 76272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2479 into array dimension [0:683] is out of bounds.
#    Time: 76292 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2480 into array dimension [0:683] is out of bounds.
#    Time: 76312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2481 into array dimension [0:683] is out of bounds.
#    Time: 76332 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2482 into array dimension [0:683] is out of bounds.
#    Time: 76352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2483 into array dimension [0:683] is out of bounds.
#    Time: 76372 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2484 into array dimension [0:683] is out of bounds.
#    Time: 76392 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2485 into array dimension [0:683] is out of bounds.
#    Time: 76412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2486 into array dimension [0:683] is out of bounds.
#    Time: 76432 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2487 into array dimension [0:683] is out of bounds.
#    Time: 76452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2488 into array dimension [0:683] is out of bounds.
#    Time: 76472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2489 into array dimension [0:683] is out of bounds.
#    Time: 76552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2490 into array dimension [0:683] is out of bounds.
#    Time: 76572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2491 into array dimension [0:683] is out of bounds.
#    Time: 76592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2492 into array dimension [0:683] is out of bounds.
#    Time: 76612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2493 into array dimension [0:683] is out of bounds.
#    Time: 76632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2494 into array dimension [0:683] is out of bounds.
#    Time: 76652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2495 into array dimension [0:683] is out of bounds.
#    Time: 76672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2496 into array dimension [0:683] is out of bounds.
#    Time: 76692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2497 into array dimension [0:683] is out of bounds.
#    Time: 76712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2498 into array dimension [0:683] is out of bounds.
#    Time: 76732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2499 into array dimension [0:683] is out of bounds.
#    Time: 76752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2500 into array dimension [0:683] is out of bounds.
#    Time: 76772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2501 into array dimension [0:683] is out of bounds.
#    Time: 76792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2502 into array dimension [0:683] is out of bounds.
#    Time: 76812 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2503 into array dimension [0:683] is out of bounds.
#    Time: 76832 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2504 into array dimension [0:683] is out of bounds.
#    Time: 76852 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2505 into array dimension [0:683] is out of bounds.
#    Time: 76872 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2506 into array dimension [0:683] is out of bounds.
#    Time: 76892 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2507 into array dimension [0:683] is out of bounds.
#    Time: 76912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2508 into array dimension [0:683] is out of bounds.
#    Time: 76992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2509 into array dimension [0:683] is out of bounds.
#    Time: 77012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2510 into array dimension [0:683] is out of bounds.
#    Time: 77032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2511 into array dimension [0:683] is out of bounds.
#    Time: 77052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2512 into array dimension [0:683] is out of bounds.
#    Time: 77072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2513 into array dimension [0:683] is out of bounds.
#    Time: 77092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2514 into array dimension [0:683] is out of bounds.
#    Time: 77112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2515 into array dimension [0:683] is out of bounds.
#    Time: 77132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2516 into array dimension [0:683] is out of bounds.
#    Time: 77152 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2517 into array dimension [0:683] is out of bounds.
#    Time: 77172 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2518 into array dimension [0:683] is out of bounds.
#    Time: 77192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2519 into array dimension [0:683] is out of bounds.
#    Time: 77212 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2520 into array dimension [0:683] is out of bounds.
#    Time: 77232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2521 into array dimension [0:683] is out of bounds.
#    Time: 77252 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2522 into array dimension [0:683] is out of bounds.
#    Time: 77272 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2523 into array dimension [0:683] is out of bounds.
#    Time: 77292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2524 into array dimension [0:683] is out of bounds.
#    Time: 77312 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2525 into array dimension [0:683] is out of bounds.
#    Time: 77332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2526 into array dimension [0:683] is out of bounds.
#    Time: 77352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2527 into array dimension [0:683] is out of bounds.
#    Time: 77432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2528 into array dimension [0:683] is out of bounds.
#    Time: 77452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2529 into array dimension [0:683] is out of bounds.
#    Time: 77472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2530 into array dimension [0:683] is out of bounds.
#    Time: 77492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2531 into array dimension [0:683] is out of bounds.
#    Time: 77512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2532 into array dimension [0:683] is out of bounds.
#    Time: 77532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2533 into array dimension [0:683] is out of bounds.
#    Time: 77552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2534 into array dimension [0:683] is out of bounds.
#    Time: 77572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2535 into array dimension [0:683] is out of bounds.
#    Time: 77592 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2536 into array dimension [0:683] is out of bounds.
#    Time: 77612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2537 into array dimension [0:683] is out of bounds.
#    Time: 77632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2538 into array dimension [0:683] is out of bounds.
#    Time: 77652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2539 into array dimension [0:683] is out of bounds.
#    Time: 77672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2540 into array dimension [0:683] is out of bounds.
#    Time: 77692 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2541 into array dimension [0:683] is out of bounds.
#    Time: 77712 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2542 into array dimension [0:683] is out of bounds.
#    Time: 77732 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2543 into array dimension [0:683] is out of bounds.
#    Time: 77752 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2544 into array dimension [0:683] is out of bounds.
#    Time: 77772 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2545 into array dimension [0:683] is out of bounds.
#    Time: 77792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2546 into array dimension [0:683] is out of bounds.
#    Time: 77872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2547 into array dimension [0:683] is out of bounds.
#    Time: 77892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2548 into array dimension [0:683] is out of bounds.
#    Time: 77912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2549 into array dimension [0:683] is out of bounds.
#    Time: 77932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2550 into array dimension [0:683] is out of bounds.
#    Time: 77952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2551 into array dimension [0:683] is out of bounds.
#    Time: 77972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2552 into array dimension [0:683] is out of bounds.
#    Time: 77992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2553 into array dimension [0:683] is out of bounds.
#    Time: 78012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2554 into array dimension [0:683] is out of bounds.
#    Time: 78032 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2555 into array dimension [0:683] is out of bounds.
#    Time: 78052 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2556 into array dimension [0:683] is out of bounds.
#    Time: 78072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2557 into array dimension [0:683] is out of bounds.
#    Time: 78092 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2558 into array dimension [0:683] is out of bounds.
#    Time: 78112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2559 into array dimension [0:683] is out of bounds.
#    Time: 78132 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2560 into array dimension [0:683] is out of bounds.
#    Time: 78152 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2561 into array dimension [0:683] is out of bounds.
#    Time: 78172 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2562 into array dimension [0:683] is out of bounds.
#    Time: 78192 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2563 into array dimension [0:683] is out of bounds.
#    Time: 78212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2564 into array dimension [0:683] is out of bounds.
#    Time: 78232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2565 into array dimension [0:683] is out of bounds.
#    Time: 78312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2566 into array dimension [0:683] is out of bounds.
#    Time: 78332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2567 into array dimension [0:683] is out of bounds.
#    Time: 78352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2568 into array dimension [0:683] is out of bounds.
#    Time: 78372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2569 into array dimension [0:683] is out of bounds.
#    Time: 78392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2570 into array dimension [0:683] is out of bounds.
#    Time: 78412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2571 into array dimension [0:683] is out of bounds.
#    Time: 78432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2572 into array dimension [0:683] is out of bounds.
#    Time: 78452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2573 into array dimension [0:683] is out of bounds.
#    Time: 78472 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2574 into array dimension [0:683] is out of bounds.
#    Time: 78492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2575 into array dimension [0:683] is out of bounds.
#    Time: 78512 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2576 into array dimension [0:683] is out of bounds.
#    Time: 78532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2577 into array dimension [0:683] is out of bounds.
#    Time: 78552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2578 into array dimension [0:683] is out of bounds.
#    Time: 78572 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2579 into array dimension [0:683] is out of bounds.
#    Time: 78592 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2580 into array dimension [0:683] is out of bounds.
#    Time: 78612 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2581 into array dimension [0:683] is out of bounds.
#    Time: 78632 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2582 into array dimension [0:683] is out of bounds.
#    Time: 78652 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2583 into array dimension [0:683] is out of bounds.
#    Time: 78672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2584 into array dimension [0:683] is out of bounds.
#    Time: 78752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2585 into array dimension [0:683] is out of bounds.
#    Time: 78772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2586 into array dimension [0:683] is out of bounds.
#    Time: 78792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2587 into array dimension [0:683] is out of bounds.
#    Time: 78812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2588 into array dimension [0:683] is out of bounds.
#    Time: 78832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2589 into array dimension [0:683] is out of bounds.
#    Time: 78852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2590 into array dimension [0:683] is out of bounds.
#    Time: 78872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2591 into array dimension [0:683] is out of bounds.
#    Time: 78892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2592 into array dimension [0:683] is out of bounds.
#    Time: 78912 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2593 into array dimension [0:683] is out of bounds.
#    Time: 78932 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2594 into array dimension [0:683] is out of bounds.
#    Time: 78952 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2595 into array dimension [0:683] is out of bounds.
#    Time: 78972 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2596 into array dimension [0:683] is out of bounds.
#    Time: 78992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2597 into array dimension [0:683] is out of bounds.
#    Time: 79012 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2598 into array dimension [0:683] is out of bounds.
#    Time: 79032 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2599 into array dimension [0:683] is out of bounds.
#    Time: 79052 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2600 into array dimension [0:683] is out of bounds.
#    Time: 79072 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2601 into array dimension [0:683] is out of bounds.
#    Time: 79092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2602 into array dimension [0:683] is out of bounds.
#    Time: 79112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2603 into array dimension [0:683] is out of bounds.
#    Time: 79192 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2604 into array dimension [0:683] is out of bounds.
#    Time: 79212 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2605 into array dimension [0:683] is out of bounds.
#    Time: 79232 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2606 into array dimension [0:683] is out of bounds.
#    Time: 79252 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2607 into array dimension [0:683] is out of bounds.
#    Time: 79272 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2608 into array dimension [0:683] is out of bounds.
#    Time: 79292 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2609 into array dimension [0:683] is out of bounds.
#    Time: 79312 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2610 into array dimension [0:683] is out of bounds.
#    Time: 79332 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2611 into array dimension [0:683] is out of bounds.
#    Time: 79352 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2612 into array dimension [0:683] is out of bounds.
#    Time: 79372 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2613 into array dimension [0:683] is out of bounds.
#    Time: 79392 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2614 into array dimension [0:683] is out of bounds.
#    Time: 79412 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2615 into array dimension [0:683] is out of bounds.
#    Time: 79432 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2616 into array dimension [0:683] is out of bounds.
#    Time: 79452 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2617 into array dimension [0:683] is out of bounds.
#    Time: 79472 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2618 into array dimension [0:683] is out of bounds.
#    Time: 79492 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2619 into array dimension [0:683] is out of bounds.
#    Time: 79512 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2620 into array dimension [0:683] is out of bounds.
#    Time: 79532 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2621 into array dimension [0:683] is out of bounds.
#    Time: 79552 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2622 into array dimension [0:683] is out of bounds.
#    Time: 79632 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2623 into array dimension [0:683] is out of bounds.
#    Time: 79652 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2624 into array dimension [0:683] is out of bounds.
#    Time: 79672 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2625 into array dimension [0:683] is out of bounds.
#    Time: 79692 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2626 into array dimension [0:683] is out of bounds.
#    Time: 79712 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2627 into array dimension [0:683] is out of bounds.
#    Time: 79732 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2628 into array dimension [0:683] is out of bounds.
#    Time: 79752 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2629 into array dimension [0:683] is out of bounds.
#    Time: 79772 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2630 into array dimension [0:683] is out of bounds.
#    Time: 79792 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2631 into array dimension [0:683] is out of bounds.
#    Time: 79812 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2632 into array dimension [0:683] is out of bounds.
#    Time: 79832 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2633 into array dimension [0:683] is out of bounds.
#    Time: 79852 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2634 into array dimension [0:683] is out of bounds.
#    Time: 79872 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2635 into array dimension [0:683] is out of bounds.
#    Time: 79892 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2636 into array dimension [0:683] is out of bounds.
#    Time: 79912 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2637 into array dimension [0:683] is out of bounds.
#    Time: 79932 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2638 into array dimension [0:683] is out of bounds.
#    Time: 79952 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2639 into array dimension [0:683] is out of bounds.
#    Time: 79972 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2640 into array dimension [0:683] is out of bounds.
#    Time: 79992 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2641 into array dimension [0:683] is out of bounds.
#    Time: 80072 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2642 into array dimension [0:683] is out of bounds.
#    Time: 80092 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2643 into array dimension [0:683] is out of bounds.
#    Time: 80112 ns  Iteration: 6  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
# ** Warning: (vsim-8233) cnl_sc1_monitor.sv(112): Index 2644 into array dimension [0:683] is out of bounds.
#    Time: 80132 ns  Iteration: 7  Region: /cnl_sc1_testbench/cnl_sc1_environment::cnl_sc1_environment__1::run
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
run -all
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
run -all
run -all
do startsim_sc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc1_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	cnl_sc1_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_environment_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc1_driver_sv_unit
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_true_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc1_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnl_sc1_testbench
# Loading work.cnl_sc1_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bit
# Loading work.SRL_bit
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram_v_unit
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario1/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(397): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(367): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog/cnn_layer_accel_quad.v(481): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count'.
# Executing ONERROR command at macro ./wave.do line 435
# ** Error: (vish-4014) No objects found matching '/cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_weight_table_top/kernel_full_count_cfg'.
# Executing ONERROR command at macro ./wave.do line 436
run -all
# Block Memory Generator module cnl_sc1_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            19
# // Num Cols:            19
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         2
# // Num Kernel size:     3
# // Stride               1
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# // Created Specific Test --------------------------------------
# // Num Rows:            20
# // Num Cols:            20
# // Num Depth:           8
# // Num kernels:         1
# // Num Kernel size:     3
# // Stride               2
# // Padding:             0
# // Created Specific Test --------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc1_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       17
# // Num Output Cols:       17
# // Num Sim Output Rows:   18
# // Num Sim Output Cols:   19
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        19
# // Num Input Cols:        19
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           2
# // Num Kernel size:       3
# // Stride                 1
# // Padding:               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Finished Test ------------------------------------------------
# 
# 
# //-------------------------------------------
# // DUT ready for next test
# //-------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num kernels:           1
# // Num Kernel size:       3
# // Stride                 2
# // Padding:               0
# // Num Output Rows:       9
# // Num Output Cols:       9
# // Num Sim Output Rows:   9
# // Num Sim Output Cols:   10
# // Checking Test ------------------------------------------------
# 
# 
# // -----------------------------------------------------------
# // Test Passed
# // -----------------------------------------------------------
# 
# 
# Break in Task cnl_sc1_testbench/cnl_sc1_environment::run at cnl_sc1_environment.sv line 191
