Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun  2 17:43:27 2024
| Host         : DesktopG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     147         
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (171)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (315)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (171)
--------------------------
 There are 85 register/latch pins with no clock driven by root clock pin: clk_50mhz (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_10hz/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dynamic_led2/clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: key_deboucing/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: key_deboucing/btnclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (315)
--------------------------------------------------
 There are 315 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  328          inf        0.000                      0                  328           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           328 Endpoints
Min Delay           328 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_deboucing/row_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 3.774ns (50.200%)  route 3.744ns (49.800%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          LDCE                         0.000     0.000 r  key_deboucing/row_reg[0]/G
    SLICE_X2Y20          LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  key_deboucing/row_reg[0]/Q
                         net (fo=1, routed)           3.744     4.265    row_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         3.253     7.518 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.518    row[0]
    K3                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.079ns  (logic 4.225ns (59.679%)  route 2.854ns (40.321%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  disp_floor_reg[1]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  disp_floor_reg[1]/Q
                         net (fo=2, routed)           0.664     1.062    dynamic_led2/disp_floor[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I2_O)        0.232     1.294 r  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.570     1.864    dynamic_led2/sel0[1]
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.115     1.979 r  dynamic_led2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.621     3.599    seg_OBUF[1]
    N12                  OBUF (Prop_obuf_I_O)         3.480     7.079 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.079    seg[1]
    N12                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 4.064ns (58.631%)  route 2.868ns (41.369%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  disp_floor_reg[1]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  disp_floor_reg[1]/Q
                         net (fo=2, routed)           0.664     1.062    dynamic_led2/disp_floor[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I2_O)        0.232     1.294 r  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.576     1.870    dynamic_led2/sel0[1]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.105     1.975 r  dynamic_led2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.628     3.603    seg_OBUF[0]
    P11                  OBUF (Prop_obuf_I_O)         3.329     6.932 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.932    seg[0]
    P11                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.845ns  (logic 3.986ns (58.229%)  route 2.859ns (41.771%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  disp_floor_reg[1]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  disp_floor_reg[1]/Q
                         net (fo=2, routed)           0.664     1.062    dynamic_led2/disp_floor[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I2_O)        0.232     1.294 r  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.428     1.722    dynamic_led2/sel0[1]
    SLICE_X0Y35          LUT6 (Prop_lut6_I2_O)        0.105     1.827 r  dynamic_led2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.767     3.594    seg_OBUF[4]
    K12                  OBUF (Prop_obuf_I_O)         3.251     6.845 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.845    seg[4]
    K12                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 4.056ns (59.320%)  route 2.782ns (40.680%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  disp_floor_reg[1]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  disp_floor_reg[1]/Q
                         net (fo=2, routed)           0.664     1.062    dynamic_led2/disp_floor[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I2_O)        0.232     1.294 r  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.573     1.868    dynamic_led2/sel0[1]
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.105     1.973 r  dynamic_led2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.544     3.517    seg_OBUF[5]
    P13                  OBUF (Prop_obuf_I_O)         3.321     6.838 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.838    seg[5]
    P13                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 4.018ns (59.142%)  route 2.776ns (40.858%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  disp_floor_reg[1]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  disp_floor_reg[1]/Q
                         net (fo=2, routed)           0.664     1.062    dynamic_led2/disp_floor[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I2_O)        0.232     1.294 r  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.570     1.864    dynamic_led2/sel0[1]
    SLICE_X0Y33          LUT5 (Prop_lut5_I1_O)        0.105     1.969 r  dynamic_led2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.542     3.511    seg_OBUF[6]
    M14                  OBUF (Prop_obuf_I_O)         3.283     6.794 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.794    seg[6]
    M14                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 3.994ns (58.815%)  route 2.796ns (41.185%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  disp_floor_reg[1]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  disp_floor_reg[1]/Q
                         net (fo=2, routed)           0.664     1.062    dynamic_led2/disp_floor[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I2_O)        0.232     1.294 r  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.711     2.006    dynamic_led2/sel0[1]
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.105     2.111 r  dynamic_led2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.421     3.531    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.259     6.790 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.790    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_floor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 4.018ns (59.589%)  route 2.725ns (40.411%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  disp_floor_reg[1]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.398     0.398 f  disp_floor_reg[1]/Q
                         net (fo=2, routed)           0.664     1.062    dynamic_led2/disp_floor[1]
    SLICE_X1Y33          LUT3 (Prop_lut3_I2_O)        0.232     1.294 f  dynamic_led2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.519     1.813    dynamic_led2/sel0[1]
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.105     1.918 r  dynamic_led2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.542     3.460    seg_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.283     6.743 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.743    seg[2]
    L14                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dynamic_led2/num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dig[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.726ns  (logic 3.925ns (58.352%)  route 2.801ns (41.648%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  dynamic_led2/num_reg[0]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.379     0.379 f  dynamic_led2/num_reg[0]/Q
                         net (fo=10, routed)          0.617     0.996    dynamic_led2/dig_OBUF[0]
    SLICE_X1Y33          LUT1 (Prop_lut1_I0_O)        0.108     1.104 r  dynamic_led2/dig_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.185     3.288    dig_OBUF[1]
    H13                  OBUF (Prop_obuf_I_O)         3.438     6.726 r  dig_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.726    dig[1]
    H13                                                               r  dig[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.704ns  (logic 2.041ns (35.780%)  route 3.663ns (64.220%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    T8                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.456     2.901    key_deboucing/sw_IBUF[1]
    SLICE_X1Y17          LUT5 (Prop_lut5_I4_O)        0.105     3.006 f  key_deboucing/current_state[2]_i_6/O
                         net (fo=2, routed)           1.178     4.184    key_deboucing/current_state[2]_i_6_n_0
    SLICE_X1Y27          LUT4 (Prop_lut4_I3_O)        0.119     4.303 f  key_deboucing/current_state[2]_i_5/O
                         net (fo=3, routed)           0.903     5.206    key_deboucing/current_state[2]_i_5_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.267     5.473 r  key_deboucing/current_state[2]_i_2/O
                         net (fo=1, routed)           0.125     5.599    key_deboucing/current_state[2]_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.105     5.704 r  key_deboucing/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.704    key_deboucing_n_0
    SLICE_X2Y29          FDRE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_deboucing/col_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/key_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.782%)  route 0.126ns (47.218%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  key_deboucing/col_temp_reg[0]/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/col_temp_reg[0]/Q
                         net (fo=2, routed)           0.126     0.267    key_deboucing/p_0_in[0]
    SLICE_X1Y17          FDRE                                         r  key_deboucing/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/switch_flag_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.022%)  route 0.087ns (31.978%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  key_deboucing/switch_flag_reg[1]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  key_deboucing/switch_flag_reg[1]/Q
                         net (fo=4, routed)           0.087     0.228    key_deboucing/switch_flag_reg_n_0_[1]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.273 r  key_deboucing/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    key_deboucing/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  key_deboucing/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/switch_flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.882%)  route 0.088ns (32.118%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  key_deboucing/switch_flag_reg[0]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  key_deboucing/switch_flag_reg[0]/Q
                         net (fo=4, routed)           0.088     0.229    key_deboucing/switch_flag_reg_n_0_[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I0_O)        0.045     0.274 r  key_deboucing/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.274    key_deboucing/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  key_deboucing/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/row_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/key_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.735%)  route 0.167ns (54.265%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  key_deboucing/row_temp_reg[1]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/row_temp_reg[1]/Q
                         net (fo=8, routed)           0.167     0.308    key_deboucing/p_0_in[3]
    SLICE_X1Y17          FDRE                                         r  key_deboucing/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/switch_flag_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.083%)  route 0.129ns (40.917%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  key_deboucing/FSM_onehot_current_state_reg[6]/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/FSM_onehot_current_state_reg[6]/Q
                         net (fo=7, routed)           0.129     0.270    key_deboucing/FSM_onehot_current_state_reg_n_0_[6]
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.045     0.315 r  key_deboucing/switch_flag[1]_i_1/O
                         net (fo=1, routed)           0.000     0.315    key_deboucing/switch_flag[1]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  key_deboucing/switch_flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_10hz/clk_div_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_10hz/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.007%)  route 0.135ns (41.993%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE                         0.000     0.000 r  clk_10hz/clk_div_cnt_reg[22]/C
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_10hz/clk_div_cnt_reg[22]/Q
                         net (fo=3, routed)           0.135     0.276    clk_10hz/clk_div_cnt[22]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.321 r  clk_10hz/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.321    clk_10hz/clk_out_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  clk_10hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/row_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/FSM_onehot_current_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.084%)  route 0.146ns (43.916%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  key_deboucing/row_temp_reg[1]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/row_temp_reg[1]/Q
                         net (fo=8, routed)           0.146     0.287    key_deboucing/p_0_in[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.332 r  key_deboucing/FSM_onehot_current_state[6]_i_2/O
                         net (fo=1, routed)           0.000     0.332    key_deboucing/FSM_onehot_current_state[6]_i_2_n_0
    SLICE_X0Y18          FDRE                                         r  key_deboucing/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/row_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.865%)  route 0.159ns (46.135%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  key_deboucing/FSM_onehot_current_state_reg[4]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_deboucing/FSM_onehot_current_state_reg[4]/Q
                         net (fo=10, routed)          0.159     0.300    key_deboucing/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.045     0.345 r  key_deboucing/row_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.345    key_deboucing/row_temp[0]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  key_deboucing/row_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dynamic_led2/clk_div_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dynamic_led2/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  dynamic_led2/clk_div_reg/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dynamic_led2/clk_div_reg/Q
                         net (fo=2, routed)           0.167     0.308    dynamic_led2/clk_div
    SLICE_X1Y40          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  dynamic_led2/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.353    dynamic_led2/clk_div_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  dynamic_led2/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_deboucing/row_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_deboucing/key_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.164ns (46.443%)  route 0.189ns (53.557%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE                         0.000     0.000 r  key_deboucing/row_temp_reg[0]/C
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  key_deboucing/row_temp_reg[0]/Q
                         net (fo=8, routed)           0.189     0.353    key_deboucing/p_0_in[2]
    SLICE_X2Y18          FDRE                                         r  key_deboucing/key_reg[2]/D
  -------------------------------------------------------------------    -------------------





