{title:'Hou (§72009§r)', author: 'Tie Hou', display:{Lore:['[{"text": "arXiv:0808.2584", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lOn Transformations of Load-Store Maurer Instruction Set Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oTie Hou\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0808.2584\\u00a7r\\n\\nVersion:\\u00a77v2 (Tue, 20 Jan 2009 15:23:07 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o14 pages, 6 figures; Corrected way of citingreferences\\u00a7r"}']}
{title:'Hariri et al. (§72009§r)', author: 'Arash Hariri; K. Navi; Reza Rastegar', display:{Lore:['[{"text": "arXiv:0901.1123", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DC\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA High Dynamic Range 3-Moduli-Set with Efficient Reverse Converter\\u00a7r\\n\\n\\u00a78\\u00a7oArash Hariri\\nK. Navi\\nReza Rastegar\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0901.1123\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nComputers & Mathematics with Applications (2008), Vol 55, No 4,\\n  660-668\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 8 Jan 2009 20:14:00 GMT)\\u00a7r"}']}
{title:'Zhang et al. (§72009§r)', author: 'Linlin Zhang; Anne Claire Legrand; Virginie Fresse; Viktor Fischer', display:{Lore:['[{"text": "arXiv:0901.4081", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lAdaptive FPGA NoC-based Architecture for Multispectral Image Correlation\\u00a7r\\n\\n\\u00a78\\u00a7oLinlin Zhang\\nAnne Claire Legrand\\nVirginie Fresse\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0901.4081\\u00a7r\\n\\nVersion:\\u00a77v1 (Mon, 26 Jan 2009 19:54:27 GMT)\\u00a7r"}']}
{title:'Chee et al. (§72009§r)', author: 'Yeow Meng Chee; Alan C. H. Ling', display:{Lore:['[{"text": "arXiv:0901.4694", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DM\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lLimit on the Addressability of Fault-Tolerant Nanowire Decoders\\u00a7r\\n\\n\\u00a78\\u00a7oYeow Meng Chee\\nAlan C. H. Ling\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0901.4694\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TC.2008.130\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nIEEE Transactions on Computers, vol. 58, no. 1, pp. 60-68, 2009\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 29 Jan 2009 14:46:48 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o9 pages, 4 figures\\u00a7r"}']}
{title:'Chen (§72009§r)', author: 'Hao Chen', display:{Lore:['[{"text": "arXiv:0904.3148", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.IT\\u00a7r, \\u00a72math.IT\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lCRT-Based High Speed Parallel Architecture for Long BCH Encoding\\u00a7r\\n\\n\\u00a78\\u00a7oHao Chen\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0904.3148\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 21 Apr 2009 00:34:43 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o3 pages\\u00a7r"}']}
{title:'Shiyanovskii et al. (§72009§r)', author: 'Y. Shiyanovskii; F. Wolff; C. Papachristou; D. Weyer; W. Clay', display:{Lore:['[{"text": "arXiv:0906.3832", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Trojan by Hot Carrier Injection\\u00a7r\\n\\n\\u00a78\\u00a7oY. Shiyanovskii\\nF. Wolff\\nC. Papachristou\\nD. Weyer\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0906.3832\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 20 Jun 2009 22:56:19 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 5 figures\\u00a7r"}']}
{title:'Shiyanovskii et al. (§72009§r)', author: 'Y. Shiyanovskii; F. Wolff; C. Papachristou; D. Weyer; W. Clay', display:{Lore:['[{"text": "arXiv:0906.3834", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lExploiting Semiconductor Properties for Hardware Trojans\\u00a7r\\n\\n\\u00a78\\u00a7oY. Shiyanovskii\\nF. Wolff\\nC. Papachristou\\nD. Weyer\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0906.3834\\u00a7r\\n\\nVersion:\\u00a77v1 (Sat, 20 Jun 2009 23:12:45 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 pages, 1 figure\\u00a7r"}']}
{title:'Biswas et al. (§72009§r)', author: 'Kamanashis Biswas; Md. Ashraful Islam', display:{Lore:['[{"text": "arXiv:0909.0099", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHardware Virtualization Support In INTEL, AMD And IBM Power Processors\\u00a7r\\n\\n\\u00a78\\u00a7oKamanashis Biswas\\nMd. Ashraful Islam\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0909.0099\\u00a7r\\n\\nJournal reference:\\u00a71\\u00a7nInternational Journal of Computer Science and Information\\n  Security, IJCSIS, Vol. 4, No. 1 & 2, August 2009, USA\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 1 Sep 2009 06:15:22 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o6 Pages IEEE format, International Journal of Computer Science and Information Security, IJCSIS 2009, ISSN 1947 5500, Impact factor 0.423, http://sites.google.com/site/ijcsis/\\u00a7r"}']}
{title:'Mitra et al. (§72009§r)', author: 'Abhishek Mitra; Marcos Vieira; Petko Bakalov; Walid Najjar; Vassilis Tsotras', display:{Lore:['[{"text": "arXiv:0909.1781", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.DB\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lBoosting XML Filtering with a Scalable FPGA-based Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oAbhishek Mitra\\nMarcos Vieira\\nPetko Bakalov\\nWalid Najjar\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0909.1781\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 9 Sep 2009 18:10:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7oCIDR 2009\\u00a7r"}']}
{title:'Martina et al. (§72009§r)', author: 'Maurizio Martina; Guido Masera', display:{Lore:['[{"text": "arXiv:0909.1876", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lTurbo NOC: a framework for the design of Network On Chip based turbo decoder architectures\\u00a7r\\n\\n\\u00a78\\u00a7oMaurizio Martina\\nGuido Masera\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0909.1876\\u00a7r\\n\\nDOI:\\u00a76\\u00a7n10.1109/TCSI.2010.2046257\\u00a7r\\n\\nVersion:\\u00a77v1 (Thu, 10 Sep 2009 07:29:52 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7osubmitted to IEEETrans. on Circuits and Systems I (submission date 27 may 2009)\\u00a7r"}']}
{title:'Haque et al. (§72009§r)', author: 'Imran S. Haque; Vijay S. Pande', display:{Lore:['[{"text": "arXiv:0910.0505", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.GR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lHard Data on Soft Errors: A Large-Scale Assessment of Real-World Error Rates in GPGPU\\u00a7r\\n\\n\\u00a78\\u00a7oImran S. Haque\\nVijay S. Pande\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0910.0505\\u00a7r\\n\\nVersion:\\u00a77v2 (Sat, 14 Nov 2009 04:14:30 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o10 pages, 5 figures. For associated code and binaries, see https://simtk.org/home/memtest .Poster version to be presented at Supercomputing 2009. Version 1 of submissioncontained erroneous analysis of transaction"}','{"text": "coalescing on GT200\\u00a7r"}']}
{title:'Xia et al. (§72009§r)', author: 'Bingbing Xia; Fei Qiao; Huazhong Yang; Hui Wang', display:{Lore:['[{"text": "arXiv:0910.3736", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lA Fault-tolerant Structure for Reliable Multi-core Systems Based on Hardware-Software Co-design\\u00a7r\\n\\n\\u00a78\\u00a7oBingbing Xia\\nFei Qiao\\nHuazhong Yang\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0910.3736\\u00a7r\\n\\nVersion:\\u00a77v1 (Tue, 20 Oct 2009 04:01:51 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o7 pages, 5 figures\\u00a7r"}']}
{title:'Yafimau (§72009§r)', author: 'Andrei I. Yafimau', display:{Lore:['[{"text": "arXiv:0910.4052", "color": "red"}]']}, pages:['{"text": "\\u00a7n\\u00a7acs.AR\\u00a7r, \\u00a7acs.OS\\u00a7r\\u00a7r\\n\\u00a76\\u00a7lVirtual-Threading: Advanced General Purpose Processors Architecture\\u00a7r\\n\\n\\u00a78\\u00a7oAndrei I. Yafimau\\u00a7r\\n\\n\\u00a772009\\u00a7r"}','{"text": "arXiv:\\u00a7c\\u00a7n0910.4052\\u00a7r\\n\\nVersion:\\u00a77v1 (Wed, 21 Oct 2009 11:31:14 GMT)\\u00a7r\\n\\n"}','{"text": "Comments: \\u00a77\\u00a7o56 pages, 5 PNG figures\\u00a7r"}']}
