Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Updating design information... (UID-85)
Warning: Design 'fir' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
tap_cnt_reg[0]/data_in
tap_cnt_reg[1]/data_in
tap_cnt_reg[2]/data_in
tap_cnt_reg[3]/data_in
tap_cnt_reg[4]/data_in
x_r_cnt_reg[0]/data_in
x_r_cnt_reg[1]/data_in
x_r_cnt_reg[2]/data_in
x_r_cnt_reg[3]/data_in
x_r_cnt_reg[4]/data_in
x_w_cnt_reg[0]/data_in
x_w_cnt_reg[1]/data_in
x_w_cnt_reg[2]/data_in
x_w_cnt_reg[3]/data_in
x_w_cnt_reg[4]/data_in

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
