Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/alu_shift16_44.v" into library work
Parsing module <alu_shift16_44>.
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/alu_comp16_42.v" into library work
Parsing module <alu_comp16_42>.
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/alu_bool16_43.v" into library work
Parsing module <alu_bool16_43>.
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/alu_add16_41.v" into library work
Parsing module <alu_add16_41>.
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/pipeline_27.v" into library work
Parsing module <pipeline_27>.
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/gamelogicv4_40.v" into library work
Parsing module <gamelogicv4_40>.
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/alu_39.v" into library work
Parsing module <alu_39>.
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/roundmanager_26.v" into library work
Parsing module <roundmanager_26>.
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/reset_conditioner_25.v" into library work
Parsing module <reset_conditioner_25>.
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/edge_detector_1.v" into library work
Parsing module <edge_detector_1>.
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/button_conditioner_13.v" into library work
Parsing module <button_conditioner_13>.
Analyzing Verilog file "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <edge_detector_1>.

Elaborating module <button_conditioner_13>.

Elaborating module <pipeline_27>.

Elaborating module <reset_conditioner_25>.

Elaborating module <roundmanager_26>.

Elaborating module <alu_39>.

Elaborating module <alu_add16_41>.

Elaborating module <alu_comp16_42>.

Elaborating module <alu_bool16_43>.

Elaborating module <alu_shift16_44>.
WARNING:HDLCompiler:1127 - "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/roundmanager_26.v" Line 36: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/roundmanager_26.v" Line 37: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/roundmanager_26.v" Line 38: Assignment to M_alu_n ignored, since the identifier is never used

Elaborating module <gamelogicv4_40>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 234
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 234
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 234
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 234
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 234
    Found 1-bit tristate buffer for signal <avr_rx> created at line 234
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <edge_detector_1>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/edge_detector_1.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_1> synthesized.

Synthesizing Unit <button_conditioner_13>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/button_conditioner_13.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_13> synthesized.

Synthesizing Unit <pipeline_27>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/pipeline_27.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_27> synthesized.

Synthesizing Unit <reset_conditioner_25>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/reset_conditioner_25.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_25> synthesized.

Synthesizing Unit <roundmanager_26>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/roundmanager_26.v".
INFO:Xst:3210 - "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/roundmanager_26.v" line 30: Output port <z> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/roundmanager_26.v" line 30: Output port <v> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/roundmanager_26.v" line 30: Output port <n> of the instance <alu> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <M_p1score_q>.
    Found 2-bit register for signal <M_p2score_q>.
    Found 2-bit register for signal <M_winner_q>.
    Found 1-bit register for signal <M_p1ready_q>.
    Found 1-bit register for signal <M_p2ready_q>.
    Found 32-bit register for signal <M_clock_q>.
    Found 4-bit register for signal <M_rounder_q>.
    Found 3-bit register for signal <M_roundno_q>.
    Found finite state machine <FSM_0> for signal <M_rounder_q>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 71                                             |
    | Inputs             | 18                                             |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <M_clock_q[31]_GND_6_o_add_0_OUT> created at line 103.
    Found 3-bit adder for signal <M_roundno_q[2]_GND_6_o_add_208_OUT> created at line 438.
    Found 4x3-bit Read Only RAM for signal <M_p1score_q[1]_PWR_6_o_wide_mux_3_OUT>
    Found 4x3-bit Read Only RAM for signal <M_p2score_q[1]_PWR_6_o_wide_mux_4_OUT>
    Found 4x16-bit Read Only RAM for signal <GND_6_o_GND_6_o_mux_215_OUT>
    Found 32-bit 15-to-1 multiplexer for signal <M_clock_d> created at line 143.
    Found 16-bit 4-to-1 multiplexer for signal <GND_6_o_GND_6_o_mux_214_OUT> created at line 436.
    Found 32-bit comparator greater for signal <n0011> created at line 162
    Found 32-bit comparator lessequal for signal <n0013> created at line 165
    Found 32-bit comparator greater for signal <n0016> created at line 169
    Found 32-bit comparator lessequal for signal <n0018> created at line 172
    Found 32-bit comparator greater for signal <n0021> created at line 176
    Found 32-bit comparator lessequal for signal <n0023> created at line 179
    Found 32-bit comparator greater for signal <n0123> created at line 389
    Found 32-bit comparator greater for signal <n0125> created at line 392
    Found 32-bit comparator greater for signal <n0127> created at line 395
    Found 32-bit comparator greater for signal <n0129> created at line 398
    Found 32-bit comparator greater for signal <n0131> created at line 401
    Found 32-bit comparator greater for signal <n0133> created at line 404
    Summary:
	inferred   3 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 114 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <roundmanager_26> synthesized.

Synthesizing Unit <alu_39>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/alu_39.v".
    Found 16-bit 4-to-1 multiplexer for signal <alu> created at line 90.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_39> synthesized.

Synthesizing Unit <alu_add16_41>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/alu_add16_41.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <n0031> created at line 32.
    Found 16-bit adder for signal <a[15]_GND_8_o_add_4_OUT> created at line 32.
    Found 16x16-bit multiplier for signal <n0022> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <alu_add16_41> synthesized.

Synthesizing Unit <alu_comp16_42>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/alu_comp16_42.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 4-to-1 multiplexer for signal <compare> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_comp16_42> synthesized.

Synthesizing Unit <alu_bool16_43>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/alu_bool16_43.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <alu_bool16_43> synthesized.

Synthesizing Unit <alu_shift16_44>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/alu_shift16_44.v".
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit subtractor for signal <PWR_11_o_GND_12_o_sub_12_OUT> created at line 33.
    Found 16-bit shifter logical left for signal <a[15]_PWR_11_o_shift_left_4_OUT> created at line 27
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_6_OUT> created at line 30
    Found 16-bit shifter logical right for signal <a[15]_PWR_11_o_shift_right_8_OUT> created at line 30
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_10_OUT> created at line 33
    Found 16-bit shifter logical left for signal <a[15]_PWR_11_o_shift_left_12_OUT> created at line 33
    Found 16-bit 7-to-1 multiplexer for signal <shift> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
	inferred   5 Combinational logic shifter(s).
Unit <alu_shift16_44> synthesized.

Synthesizing Unit <gamelogicv4_40>.
    Related source file is "C:/Users/User/Documents/mojo/CompStruct1D/work/planAhead/CompStruct1D/CompStruct1D.srcs/sources_1/imports/verilog/gamelogicv4_40.v".
    Found 4-bit register for signal <M_p2_q>.
    Found 4-bit register for signal <M_p1_q>.
    Found finite state machine <FSM_1> for signal <M_p2_q>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 133                                            |
    | Inputs             | 21                                             |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <M_p1_q>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 133                                            |
    | Inputs             | 21                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <gamelogicv4_40> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x16-bit single-port Read Only RAM                    : 1
 4x3-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 17
 16-bit adder                                          : 2
 20-bit adder                                          : 12
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Registers                                            : 44
 1-bit register                                        : 14
 2-bit register                                        : 15
 20-bit register                                       : 12
 3-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 12
 32-bit comparator greater                             : 9
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 129
 1-bit 2-to-1 multiplexer                              : 6
 16-bit 2-to-1 multiplexer                             : 14
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 11
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 38
 5-bit 2-to-1 multiplexer                              : 46
 6-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 5
 16-bit shifter logical left                           : 3
 16-bit shifter logical right                          : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 1
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_13>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_13> synthesized (advanced).

Synthesizing (advanced) Unit <roundmanager_26>.
The following registers are absorbed into counter <M_roundno_q>: 1 register on signal <M_roundno_q>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <M_p1score_q> prevents it from being combined with the RAM <Mram_M_p1score_q[1]_PWR_6_o_wide_mux_3_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_p1score_q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <M_winner_q> prevents it from being combined with the RAM <Mram_GND_6_o_GND_6_o_mux_215_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_winner_q>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <M_p2score_q> prevents it from being combined with the RAM <Mram_M_p2score_q[1]_PWR_6_o_wide_mux_4_OUT> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_p2score_q>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <roundmanager_26> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x16-bit single-port distributed Read Only RAM        : 1
 4x3-bit single-port distributed Read Only RAM         : 2
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder carry in                                 : 1
 32-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Counters                                             : 13
 20-bit up counter                                     : 12
 3-bit up counter                                      : 1
# Registers                                            : 80
 Flip-Flops                                            : 80
# Comparators                                          : 12
 32-bit comparator greater                             : 9
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 128
 1-bit 2-to-1 multiplexer                              : 6
 16-bit 2-to-1 multiplexer                             : 14
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 38
 5-bit 2-to-1 multiplexer                              : 46
 6-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 5
 16-bit shifter logical left                           : 3
 16-bit shifter logical right                          : 2
# FSMs                                                 : 3
# Xors                                                 : 3
 1-bit xor2                                            : 1
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <roundmanager/FSM_0> on signal <M_rounder_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0100  | 0100
 0110  | 0110
 1000  | 1000
 1010  | 1010
 1101  | 1101
 0011  | 0011
 1100  | 1100
 0101  | 0101
 0111  | 0111
 1001  | 1001
 1011  | 1011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <roundmanager/glv4/FSM_1> on signal <M_p2_q[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 1011  | 0001
 0001  | 0010
 0010  | 0011
 0011  | 0100
 0100  | 0101
 0101  | 0110
 0110  | 0111
 1010  | 1000
 0111  | 1001
 1000  | 1010
 1001  | 1011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <roundmanager/glv4/FSM_2> on signal <M_p1_q[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0000  | 000000000001
 1011  | 000000000010
 0001  | 000000000100
 0010  | 000000001000
 0011  | 000000010000
 0100  | 000000100000
 0101  | 000001000000
 0110  | 000010000000
 1010  | 000100000000
 0111  | 001000000000
 1000  | 010000000000
 1001  | 100000000000
-----------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <roundmanager_26> ...

Optimizing unit <gamelogicv4_40> ...

Optimizing unit <alu_add16_41> ...

Optimizing unit <alu_shift16_44> ...
WARNING:Xst:2677 - Node <roundmanager/alu/add/Mmult_n0022> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 15.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <button_cond_1/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_2/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_3/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_4/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_5/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_6/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_7/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_8/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_9/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_10/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_11/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_12/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 319
 Flip-Flops                                            : 319
# Shift Registers                                      : 12
 2-bit shift register                                  : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1449
#      GND                         : 28
#      INV                         : 27
#      LUT1                        : 260
#      LUT2                        : 21
#      LUT3                        : 17
#      LUT4                        : 53
#      LUT5                        : 146
#      LUT6                        : 221
#      MUXCY                       : 358
#      MUXF7                       : 4
#      VCC                         : 26
#      XORCY                       : 288
# FlipFlops/Latches                : 331
#      FD                          : 12
#      FDE                         : 12
#      FDR                         : 53
#      FDRE                        : 249
#      FDS                         : 5
# Shift Registers                  : 12
#      SRLC16E                     : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 74
#      IBUF                        : 13
#      OBUF                        : 55
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             331  out of  11440     2%  
 Number of Slice LUTs:                  757  out of   5720    13%  
    Number used as Logic:               745  out of   5720    13%  
    Number used as Memory:               12  out of   1440     0%  
       Number used as SRL:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    935
   Number with an unused Flip Flop:     604  out of    935    64%  
   Number with an unused LUT:           178  out of    935    19%  
   Number of fully used LUT-FF pairs:   153  out of    935    16%  
   Number of unique control sets:        43

IO Utilization: 
 Number of IOs:                         110
 Number of bonded IOBs:                  75  out of    102    73%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 343   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.036ns (Maximum Frequency: 83.081MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 12.101ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.036ns (frequency: 83.081MHz)
  Total number of paths / destination ports: 1077314 / 882
-------------------------------------------------------------------------
Delay:               12.036ns (Levels of Logic = 18)
  Source:            roundmanager/M_clock_q_23 (FF)
  Destination:       roundmanager/M_clock_q_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: roundmanager/M_clock_q_23 to roundmanager/M_clock_q_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.525   1.557  M_clock_q_23 (M_clock_q_23)
     LUT5:I0->O            4   0.254   1.234  M_clock_q[31]_GND_6_o_equal_205_o<31>15 (M_clock_q[31]_GND_6_o_equal_205_o<31>15)
     LUT5:I0->O            2   0.254   0.726  M_clock_q[31]_GND_6_o_equal_205_o<31>16_1 (M_clock_q[31]_GND_6_o_equal_205_o<31>16)
     LUT4:I3->O            1   0.254   0.790  Mmux_M_alu_a21 (Mmux_M_alu_a2)
     begin scope: 'roundmanager/alu:Mmux_M_alu_a2'
     begin scope: 'roundmanager/alu/add:Mmux_M_alu_a2'
     LUT6:I4->O            1   0.250   0.000  Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0> (Madd_a[15]_GND_8_o_add_4_OUT_Madd_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<0> (Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<1> (Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<2> (Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3> (Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<4> (Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<5> (Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<6> (Madd_a[15]_GND_8_o_add_4_OUT_Madd_cy<6>)
     XORCY:CI->O           1   0.206   1.137  Madd_a[15]_GND_8_o_add_4_OUT_Madd_xor<7> (a[15]_GND_8_o_add_4_OUT<7>)
     end scope: 'roundmanager/alu/add:a[15]_GND_8_o_add_4_OUT<7>'
     end scope: 'roundmanager/alu:a[15]_GND_8_o_add_4_OUT<7>'
     LUT6:I0->O            2   0.254   0.726  M_alu_alu[15]_GND_6_o_equal_225_o<15>11 (M_alu_alu[15]_GND_6_o_equal_225_o<15>11)
     LUT6:I5->O           19   0.254   1.261  M_alu_alu[15]_GND_6_o_equal_225_o<15>13 (M_alu_alu[15]_GND_6_o_equal_225_o<15>1)
     LUT6:I5->O           17   0.254   1.437  M_rounder_q_FSM_FFd4-In33 (M_rounder_q_FSM_FFd4-In3)
     LUT6:I3->O            1   0.235   0.000  Mmux_M_clock_d31 (M_clock_d<0>)
     FDR:D                     0.074          M_clock_q_0
    ----------------------------------------
    Total                     12.036ns (3.168ns logic, 8.868ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3852 / 19
-------------------------------------------------------------------------
Offset:              12.101ns (Levels of Logic = 9)
  Source:            roundmanager/M_clock_q_26 (FF)
  Destination:       roundlights<0> (PAD)
  Source Clock:      clk rising

  Data Path: roundmanager/M_clock_q_26 to roundlights<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             49   0.525   2.080  M_clock_q_26 (M_clock_q_26)
     LUT4:I0->O            0   0.254   0.000  Mcompar_n0011_lutdi (Mcompar_n0011_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_n0011_cy<5> (Mcompar_n0011_cy<5>)
     MUXCY:CI->O          21   0.235   1.740  Mcompar_n0011_cy<6> (Mcompar_n0011_cy<6>)
     LUT6:I1->O            1   0.254   1.112  Mmux_roundlights21 (Mmux_roundlights2)
     LUT5:I0->O            1   0.254   0.682  Mmux_roundlights23 (Mmux_roundlights22)
     LUT6:I5->O            1   0.254   0.682  Mmux_roundlights24 (Mmux_roundlights23)
     LUT6:I5->O            1   0.254   0.681  Mmux_roundlights25 (roundlights<0>)
     end scope: 'roundmanager:roundlights<0>'
     OBUF:I->O                 2.912          roundlights_0_OBUF (roundlights<0>)
    ----------------------------------------
    Total                     12.101ns (5.123ns logic, 6.977ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.036|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.32 secs
 
--> 

Total memory usage is 269984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    7 (   0 filtered)

