

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_42_1'
================================================================
* Date:           Fri Sep 13 08:58:27 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      111|      111|  1.110 us|  1.110 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_1  |      109|      109|        47|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 50 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln45_42_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_42"   --->   Operation 51 'read' 'sext_ln45_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln45_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_41"   --->   Operation 52 'read' 'sext_ln45_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln45_40_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_40"   --->   Operation 53 'read' 'sext_ln45_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln45_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_39"   --->   Operation 54 'read' 'sext_ln45_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln45_38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_38"   --->   Operation 55 'read' 'sext_ln45_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln45_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_37"   --->   Operation 56 'read' 'sext_ln45_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln45_36_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_36"   --->   Operation 57 'read' 'sext_ln45_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln45_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_35"   --->   Operation 58 'read' 'sext_ln45_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln45_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_34"   --->   Operation 59 'read' 'sext_ln45_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln45_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_33"   --->   Operation 60 'read' 'sext_ln45_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln45_32_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_32"   --->   Operation 61 'read' 'sext_ln45_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln45_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_31"   --->   Operation 62 'read' 'sext_ln45_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln45_30_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_30"   --->   Operation 63 'read' 'sext_ln45_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln45_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_29"   --->   Operation 64 'read' 'sext_ln45_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln45_28_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_28"   --->   Operation 65 'read' 'sext_ln45_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln45_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_27"   --->   Operation 66 'read' 'sext_ln45_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln45_26_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_26"   --->   Operation 67 'read' 'sext_ln45_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln45_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_25"   --->   Operation 68 'read' 'sext_ln45_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln45_24_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_24"   --->   Operation 69 'read' 'sext_ln45_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln45_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_23"   --->   Operation 70 'read' 'sext_ln45_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln45_22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_22"   --->   Operation 71 'read' 'sext_ln45_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln45_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_21"   --->   Operation 72 'read' 'sext_ln45_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln45_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_20"   --->   Operation 73 'read' 'sext_ln45_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln45_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_19"   --->   Operation 74 'read' 'sext_ln45_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln45_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_18"   --->   Operation 75 'read' 'sext_ln45_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln45_17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_17"   --->   Operation 76 'read' 'sext_ln45_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln45_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_16"   --->   Operation 77 'read' 'sext_ln45_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln45_15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_15"   --->   Operation 78 'read' 'sext_ln45_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln45_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_14"   --->   Operation 79 'read' 'sext_ln45_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln45_13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_13"   --->   Operation 80 'read' 'sext_ln45_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln45_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_12"   --->   Operation 81 'read' 'sext_ln45_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln45_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_11"   --->   Operation 82 'read' 'sext_ln45_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln45_10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_10"   --->   Operation 83 'read' 'sext_ln45_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln45_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_9"   --->   Operation 84 'read' 'sext_ln45_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln45_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_8"   --->   Operation 85 'read' 'sext_ln45_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln45_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_7"   --->   Operation 86 'read' 'sext_ln45_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln45_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_6"   --->   Operation 87 'read' 'sext_ln45_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln45_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_5"   --->   Operation 88 'read' 'sext_ln45_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln45_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_4"   --->   Operation 89 'read' 'sext_ln45_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln45_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_3"   --->   Operation 90 'read' 'sext_ln45_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln45_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_2"   --->   Operation 91 'read' 'sext_ln45_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln45_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45_1"   --->   Operation 92 'read' 'sext_ln45_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln45"   --->   Operation 93 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln45_42_cast = sext i16 %sext_ln45_42_read"   --->   Operation 94 'sext' 'sext_ln45_42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln45_41_cast = sext i16 %sext_ln45_41_read"   --->   Operation 95 'sext' 'sext_ln45_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln45_40_cast = sext i16 %sext_ln45_40_read"   --->   Operation 96 'sext' 'sext_ln45_40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln45_39_cast = sext i16 %sext_ln45_39_read"   --->   Operation 97 'sext' 'sext_ln45_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln45_38_cast = sext i16 %sext_ln45_38_read"   --->   Operation 98 'sext' 'sext_ln45_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln45_37_cast = sext i16 %sext_ln45_37_read"   --->   Operation 99 'sext' 'sext_ln45_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln45_36_cast = sext i16 %sext_ln45_36_read"   --->   Operation 100 'sext' 'sext_ln45_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln45_35_cast = sext i16 %sext_ln45_35_read"   --->   Operation 101 'sext' 'sext_ln45_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln45_34_cast = sext i16 %sext_ln45_34_read"   --->   Operation 102 'sext' 'sext_ln45_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln45_33_cast = sext i16 %sext_ln45_33_read"   --->   Operation 103 'sext' 'sext_ln45_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln45_32_cast = sext i16 %sext_ln45_32_read"   --->   Operation 104 'sext' 'sext_ln45_32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln45_31_cast = sext i16 %sext_ln45_31_read"   --->   Operation 105 'sext' 'sext_ln45_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln45_30_cast = sext i16 %sext_ln45_30_read"   --->   Operation 106 'sext' 'sext_ln45_30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln45_29_cast = sext i16 %sext_ln45_29_read"   --->   Operation 107 'sext' 'sext_ln45_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln45_28_cast = sext i16 %sext_ln45_28_read"   --->   Operation 108 'sext' 'sext_ln45_28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln45_27_cast = sext i16 %sext_ln45_27_read"   --->   Operation 109 'sext' 'sext_ln45_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln45_26_cast = sext i16 %sext_ln45_26_read"   --->   Operation 110 'sext' 'sext_ln45_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln45_25_cast = sext i16 %sext_ln45_25_read"   --->   Operation 111 'sext' 'sext_ln45_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln45_24_cast = sext i16 %sext_ln45_24_read"   --->   Operation 112 'sext' 'sext_ln45_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln45_23_cast = sext i16 %sext_ln45_23_read"   --->   Operation 113 'sext' 'sext_ln45_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln45_22_cast = sext i16 %sext_ln45_22_read"   --->   Operation 114 'sext' 'sext_ln45_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln45_21_cast = sext i16 %sext_ln45_21_read"   --->   Operation 115 'sext' 'sext_ln45_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln45_20_cast = sext i16 %sext_ln45_20_read"   --->   Operation 116 'sext' 'sext_ln45_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln45_19_cast = sext i16 %sext_ln45_19_read"   --->   Operation 117 'sext' 'sext_ln45_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln45_18_cast = sext i16 %sext_ln45_18_read"   --->   Operation 118 'sext' 'sext_ln45_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln45_17_cast = sext i16 %sext_ln45_17_read"   --->   Operation 119 'sext' 'sext_ln45_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln45_16_cast = sext i16 %sext_ln45_16_read"   --->   Operation 120 'sext' 'sext_ln45_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln45_15_cast = sext i16 %sext_ln45_15_read"   --->   Operation 121 'sext' 'sext_ln45_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln45_14_cast = sext i16 %sext_ln45_14_read"   --->   Operation 122 'sext' 'sext_ln45_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln45_13_cast = sext i16 %sext_ln45_13_read"   --->   Operation 123 'sext' 'sext_ln45_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln45_12_cast = sext i16 %sext_ln45_12_read"   --->   Operation 124 'sext' 'sext_ln45_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln45_11_cast = sext i16 %sext_ln45_11_read"   --->   Operation 125 'sext' 'sext_ln45_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln45_10_cast = sext i16 %sext_ln45_10_read"   --->   Operation 126 'sext' 'sext_ln45_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln45_9_cast = sext i16 %sext_ln45_9_read"   --->   Operation 127 'sext' 'sext_ln45_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln45_8_cast = sext i16 %sext_ln45_8_read"   --->   Operation 128 'sext' 'sext_ln45_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln45_7_cast = sext i16 %sext_ln45_7_read"   --->   Operation 129 'sext' 'sext_ln45_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln45_6_cast = sext i16 %sext_ln45_6_read"   --->   Operation 130 'sext' 'sext_ln45_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln45_5_cast = sext i16 %sext_ln45_5_read"   --->   Operation 131 'sext' 'sext_ln45_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln45_4_cast = sext i16 %sext_ln45_4_read"   --->   Operation 132 'sext' 'sext_ln45_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln45_3_cast = sext i16 %sext_ln45_3_read"   --->   Operation 133 'sext' 'sext_ln45_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln45_2_cast = sext i16 %sext_ln45_2_read"   --->   Operation 134 'sext' 'sext_ln45_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln45_1_cast = sext i16 %sext_ln45_1_read"   --->   Operation 135 'sext' 'sext_ln45_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i16 %sext_ln45_read"   --->   Operation 136 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 138 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [nn.cpp:42]   --->   Operation 139 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (2.03ns)   --->   "%icmp_ln42 = icmp_eq  i7 %i_2, i7 64" [nn.cpp:42]   --->   Operation 141 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (2.03ns)   --->   "%add_ln42 = add i7 %i_2, i7 1" [nn.cpp:42]   --->   Operation 142 'add' 'add_ln42' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.body.split, void %for.body31.preheader.exitStub" [nn.cpp:42]   --->   Operation 143 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i_2" [nn.cpp:42]   --->   Operation 144 'zext' 'i_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%layer1_weights_0_addr = getelementptr i11 %layer1_weights_0, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 145 'getelementptr' 'layer1_weights_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (2.15ns)   --->   "%layer1_weights_0_load = load i6 %layer1_weights_0_addr" [nn.cpp:45]   --->   Operation 146 'load' 'layer1_weights_0_load' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%layer1_weights_1_addr = getelementptr i11 %layer1_weights_1, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 147 'getelementptr' 'layer1_weights_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (2.15ns)   --->   "%layer1_weights_1_load = load i6 %layer1_weights_1_addr" [nn.cpp:45]   --->   Operation 148 'load' 'layer1_weights_1_load' <Predicate = (!icmp_ln42)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_1 : Operation 149 [1/1] (1.61ns)   --->   "%store_ln42 = store i7 %add_ln42, i7 %i" [nn.cpp:42]   --->   Operation 149 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.60>
ST_2 : Operation 150 [1/2] (2.15ns)   --->   "%layer1_weights_0_load = load i6 %layer1_weights_0_addr" [nn.cpp:45]   --->   Operation 150 'load' 'layer1_weights_0_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_2 : Operation 151 [1/2] (2.15ns)   --->   "%layer1_weights_1_load = load i6 %layer1_weights_1_addr" [nn.cpp:45]   --->   Operation 151 'load' 'layer1_weights_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln45_44 = sext i11 %layer1_weights_1_load" [nn.cpp:45]   --->   Operation 152 'sext' 'sext_ln45_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [3/3] (1.45ns) (grouped into DSP with root node add_ln45)   --->   "%mul_ln45_1 = mul i24 %sext_ln45_44, i24 %sext_ln45_1_cast" [nn.cpp:45]   --->   Operation 153 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%layer1_weights_2_addr = getelementptr i10 %layer1_weights_2, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 154 'getelementptr' 'layer1_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [2/2] (2.15ns)   --->   "%layer1_weights_2_load = load i6 %layer1_weights_2_addr" [nn.cpp:45]   --->   Operation 155 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln45_43 = sext i11 %layer1_weights_0_load" [nn.cpp:45]   --->   Operation 156 'sext' 'sext_ln45_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (5.57ns)   --->   "%mul_ln45 = mul i24 %sext_ln45_43, i24 %sext_ln45_cast" [nn.cpp:45]   --->   Operation 157 'mul' 'mul_ln45' <Predicate = true> <Delay = 5.57> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [2/3] (1.45ns) (grouped into DSP with root node add_ln45)   --->   "%mul_ln45_1 = mul i24 %sext_ln45_44, i24 %sext_ln45_1_cast" [nn.cpp:45]   --->   Operation 158 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln45, i32 8, i32 23" [nn.cpp:45]   --->   Operation 159 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/2] (2.15ns)   --->   "%layer1_weights_2_load = load i6 %layer1_weights_2_addr" [nn.cpp:45]   --->   Operation 160 'load' 'layer1_weights_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln45_45 = sext i10 %layer1_weights_2_load" [nn.cpp:45]   --->   Operation 161 'sext' 'sext_ln45_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_1)   --->   "%mul_ln45_2 = mul i24 %sext_ln45_45, i24 %sext_ln45_2_cast" [nn.cpp:45]   --->   Operation 162 'mul' 'mul_ln45_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%layer1_weights_3_addr = getelementptr i14 %layer1_weights_3, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 163 'getelementptr' 'layer1_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [2/2] (2.15ns)   --->   "%layer1_weights_3_load = load i6 %layer1_weights_3_addr" [nn.cpp:45]   --->   Operation 164 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 165 [1/3] (0.00ns) (grouped into DSP with root node add_ln45)   --->   "%mul_ln45_1 = mul i24 %sext_ln45_44, i24 %sext_ln45_1_cast" [nn.cpp:45]   --->   Operation 165 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp, i8 0" [nn.cpp:45]   --->   Operation 166 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45 = add i24 %shl_ln, i24 %mul_ln45_1" [nn.cpp:45]   --->   Operation 167 'add' 'add_ln45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_1)   --->   "%mul_ln45_2 = mul i24 %sext_ln45_45, i24 %sext_ln45_2_cast" [nn.cpp:45]   --->   Operation 168 'mul' 'mul_ln45_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [1/2] (2.15ns)   --->   "%layer1_weights_3_load = load i6 %layer1_weights_3_addr" [nn.cpp:45]   --->   Operation 169 'load' 'layer1_weights_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln45_46 = sext i14 %layer1_weights_3_load" [nn.cpp:45]   --->   Operation 170 'sext' 'sext_ln45_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_2)   --->   "%mul_ln45_3 = mul i24 %sext_ln45_46, i24 %sext_ln45_3_cast" [nn.cpp:45]   --->   Operation 171 'mul' 'mul_ln45_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%layer1_weights_4_addr = getelementptr i11 %layer1_weights_4, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 172 'getelementptr' 'layer1_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [2/2] (2.15ns)   --->   "%layer1_weights_4_load = load i6 %layer1_weights_4_addr" [nn.cpp:45]   --->   Operation 173 'load' 'layer1_weights_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 174 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45 = add i24 %shl_ln, i24 %mul_ln45_1" [nn.cpp:45]   --->   Operation 174 'add' 'add_ln45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_1)   --->   "%mul_ln45_2 = mul i24 %sext_ln45_45, i24 %sext_ln45_2_cast" [nn.cpp:45]   --->   Operation 175 'mul' 'mul_ln45_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45, i32 8, i32 23" [nn.cpp:45]   --->   Operation 176 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln45_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0" [nn.cpp:45]   --->   Operation 177 'bitconcatenate' 'shl_ln45_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_1 = add i24 %shl_ln45_1, i24 %mul_ln45_2" [nn.cpp:45]   --->   Operation 178 'add' 'add_ln45_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_2)   --->   "%mul_ln45_3 = mul i24 %sext_ln45_46, i24 %sext_ln45_3_cast" [nn.cpp:45]   --->   Operation 179 'mul' 'mul_ln45_3' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 180 [1/2] (2.15ns)   --->   "%layer1_weights_4_load = load i6 %layer1_weights_4_addr" [nn.cpp:45]   --->   Operation 180 'load' 'layer1_weights_4_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln45_47 = sext i11 %layer1_weights_4_load" [nn.cpp:45]   --->   Operation 181 'sext' 'sext_ln45_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_3)   --->   "%mul_ln45_4 = mul i24 %sext_ln45_47, i24 %sext_ln45_4_cast" [nn.cpp:45]   --->   Operation 182 'mul' 'mul_ln45_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%layer1_weights_5_addr = getelementptr i13 %layer1_weights_5, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 183 'getelementptr' 'layer1_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [2/2] (2.15ns)   --->   "%layer1_weights_5_load = load i6 %layer1_weights_5_addr" [nn.cpp:45]   --->   Operation 184 'load' 'layer1_weights_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 185 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_1 = add i24 %shl_ln45_1, i24 %mul_ln45_2" [nn.cpp:45]   --->   Operation 185 'add' 'add_ln45_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 186 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_2)   --->   "%mul_ln45_3 = mul i24 %sext_ln45_46, i24 %sext_ln45_3_cast" [nn.cpp:45]   --->   Operation 186 'mul' 'mul_ln45_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_1, i32 8, i32 23" [nn.cpp:45]   --->   Operation 187 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln45_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0" [nn.cpp:45]   --->   Operation 188 'bitconcatenate' 'shl_ln45_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_2 = add i24 %shl_ln45_2, i24 %mul_ln45_3" [nn.cpp:45]   --->   Operation 189 'add' 'add_ln45_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 190 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_3)   --->   "%mul_ln45_4 = mul i24 %sext_ln45_47, i24 %sext_ln45_4_cast" [nn.cpp:45]   --->   Operation 190 'mul' 'mul_ln45_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 191 [1/2] (2.15ns)   --->   "%layer1_weights_5_load = load i6 %layer1_weights_5_addr" [nn.cpp:45]   --->   Operation 191 'load' 'layer1_weights_5_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln45_48 = sext i13 %layer1_weights_5_load" [nn.cpp:45]   --->   Operation 192 'sext' 'sext_ln45_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_4)   --->   "%mul_ln45_5 = mul i24 %sext_ln45_48, i24 %sext_ln45_5_cast" [nn.cpp:45]   --->   Operation 193 'mul' 'mul_ln45_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%layer1_weights_6_addr = getelementptr i14 %layer1_weights_6, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 194 'getelementptr' 'layer1_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (2.15ns)   --->   "%layer1_weights_6_load = load i6 %layer1_weights_6_addr" [nn.cpp:45]   --->   Operation 195 'load' 'layer1_weights_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 196 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_2 = add i24 %shl_ln45_2, i24 %mul_ln45_3" [nn.cpp:45]   --->   Operation 196 'add' 'add_ln45_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 197 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_3)   --->   "%mul_ln45_4 = mul i24 %sext_ln45_47, i24 %sext_ln45_4_cast" [nn.cpp:45]   --->   Operation 197 'mul' 'mul_ln45_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_2, i32 8, i32 23" [nn.cpp:45]   --->   Operation 198 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln45_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_3, i8 0" [nn.cpp:45]   --->   Operation 199 'bitconcatenate' 'shl_ln45_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_3 = add i24 %shl_ln45_3, i24 %mul_ln45_4" [nn.cpp:45]   --->   Operation 200 'add' 'add_ln45_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 201 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_4)   --->   "%mul_ln45_5 = mul i24 %sext_ln45_48, i24 %sext_ln45_5_cast" [nn.cpp:45]   --->   Operation 201 'mul' 'mul_ln45_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 202 [1/2] (2.15ns)   --->   "%layer1_weights_6_load = load i6 %layer1_weights_6_addr" [nn.cpp:45]   --->   Operation 202 'load' 'layer1_weights_6_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln45_49 = sext i14 %layer1_weights_6_load" [nn.cpp:45]   --->   Operation 203 'sext' 'sext_ln45_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_5)   --->   "%mul_ln45_6 = mul i24 %sext_ln45_49, i24 %sext_ln45_6_cast" [nn.cpp:45]   --->   Operation 204 'mul' 'mul_ln45_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%layer1_weights_7_addr = getelementptr i14 %layer1_weights_7, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 205 'getelementptr' 'layer1_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [2/2] (2.15ns)   --->   "%layer1_weights_7_load = load i6 %layer1_weights_7_addr" [nn.cpp:45]   --->   Operation 206 'load' 'layer1_weights_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_3 = add i24 %shl_ln45_3, i24 %mul_ln45_4" [nn.cpp:45]   --->   Operation 207 'add' 'add_ln45_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 208 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_4)   --->   "%mul_ln45_5 = mul i24 %sext_ln45_48, i24 %sext_ln45_5_cast" [nn.cpp:45]   --->   Operation 208 'mul' 'mul_ln45_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_3, i32 8, i32 23" [nn.cpp:45]   --->   Operation 209 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln45_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_4, i8 0" [nn.cpp:45]   --->   Operation 210 'bitconcatenate' 'shl_ln45_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_4 = add i24 %shl_ln45_4, i24 %mul_ln45_5" [nn.cpp:45]   --->   Operation 211 'add' 'add_ln45_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 212 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_5)   --->   "%mul_ln45_6 = mul i24 %sext_ln45_49, i24 %sext_ln45_6_cast" [nn.cpp:45]   --->   Operation 212 'mul' 'mul_ln45_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 213 [1/2] (2.15ns)   --->   "%layer1_weights_7_load = load i6 %layer1_weights_7_addr" [nn.cpp:45]   --->   Operation 213 'load' 'layer1_weights_7_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln45_50 = sext i14 %layer1_weights_7_load" [nn.cpp:45]   --->   Operation 214 'sext' 'sext_ln45_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_6)   --->   "%mul_ln45_7 = mul i24 %sext_ln45_50, i24 %sext_ln45_7_cast" [nn.cpp:45]   --->   Operation 215 'mul' 'mul_ln45_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%layer1_weights_8_addr = getelementptr i13 %layer1_weights_8, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 216 'getelementptr' 'layer1_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [2/2] (2.15ns)   --->   "%layer1_weights_8_load = load i6 %layer1_weights_8_addr" [nn.cpp:45]   --->   Operation 217 'load' 'layer1_weights_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 218 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_4 = add i24 %shl_ln45_4, i24 %mul_ln45_5" [nn.cpp:45]   --->   Operation 218 'add' 'add_ln45_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 219 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_5)   --->   "%mul_ln45_6 = mul i24 %sext_ln45_49, i24 %sext_ln45_6_cast" [nn.cpp:45]   --->   Operation 219 'mul' 'mul_ln45_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_4, i32 8, i32 23" [nn.cpp:45]   --->   Operation 220 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%shl_ln45_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:45]   --->   Operation 221 'bitconcatenate' 'shl_ln45_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_5 = add i24 %shl_ln45_5, i24 %mul_ln45_6" [nn.cpp:45]   --->   Operation 222 'add' 'add_ln45_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 223 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_6)   --->   "%mul_ln45_7 = mul i24 %sext_ln45_50, i24 %sext_ln45_7_cast" [nn.cpp:45]   --->   Operation 223 'mul' 'mul_ln45_7' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 224 [1/2] (2.15ns)   --->   "%layer1_weights_8_load = load i6 %layer1_weights_8_addr" [nn.cpp:45]   --->   Operation 224 'load' 'layer1_weights_8_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln45_51 = sext i13 %layer1_weights_8_load" [nn.cpp:45]   --->   Operation 225 'sext' 'sext_ln45_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_7)   --->   "%mul_ln45_8 = mul i24 %sext_ln45_51, i24 %sext_ln45_8_cast" [nn.cpp:45]   --->   Operation 226 'mul' 'mul_ln45_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%layer1_weights_9_addr = getelementptr i14 %layer1_weights_9, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 227 'getelementptr' 'layer1_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [2/2] (2.15ns)   --->   "%layer1_weights_9_load = load i6 %layer1_weights_9_addr" [nn.cpp:45]   --->   Operation 228 'load' 'layer1_weights_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_5 = add i24 %shl_ln45_5, i24 %mul_ln45_6" [nn.cpp:45]   --->   Operation 229 'add' 'add_ln45_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 230 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_6)   --->   "%mul_ln45_7 = mul i24 %sext_ln45_50, i24 %sext_ln45_7_cast" [nn.cpp:45]   --->   Operation 230 'mul' 'mul_ln45_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_5, i32 8, i32 23" [nn.cpp:45]   --->   Operation 231 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln45_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0" [nn.cpp:45]   --->   Operation 232 'bitconcatenate' 'shl_ln45_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_6 = add i24 %shl_ln45_6, i24 %mul_ln45_7" [nn.cpp:45]   --->   Operation 233 'add' 'add_ln45_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 234 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_7)   --->   "%mul_ln45_8 = mul i24 %sext_ln45_51, i24 %sext_ln45_8_cast" [nn.cpp:45]   --->   Operation 234 'mul' 'mul_ln45_8' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 235 [1/2] (2.15ns)   --->   "%layer1_weights_9_load = load i6 %layer1_weights_9_addr" [nn.cpp:45]   --->   Operation 235 'load' 'layer1_weights_9_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln45_52 = sext i14 %layer1_weights_9_load" [nn.cpp:45]   --->   Operation 236 'sext' 'sext_ln45_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_8)   --->   "%mul_ln45_9 = mul i24 %sext_ln45_52, i24 %sext_ln45_9_cast" [nn.cpp:45]   --->   Operation 237 'mul' 'mul_ln45_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%layer1_weights_10_addr = getelementptr i11 %layer1_weights_10, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 238 'getelementptr' 'layer1_weights_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [2/2] (2.15ns)   --->   "%layer1_weights_10_load = load i6 %layer1_weights_10_addr" [nn.cpp:45]   --->   Operation 239 'load' 'layer1_weights_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 240 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_6 = add i24 %shl_ln45_6, i24 %mul_ln45_7" [nn.cpp:45]   --->   Operation 240 'add' 'add_ln45_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 241 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_7)   --->   "%mul_ln45_8 = mul i24 %sext_ln45_51, i24 %sext_ln45_8_cast" [nn.cpp:45]   --->   Operation 241 'mul' 'mul_ln45_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_6, i32 8, i32 23" [nn.cpp:45]   --->   Operation 242 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln45_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0" [nn.cpp:45]   --->   Operation 243 'bitconcatenate' 'shl_ln45_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_7 = add i24 %shl_ln45_7, i24 %mul_ln45_8" [nn.cpp:45]   --->   Operation 244 'add' 'add_ln45_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 245 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_8)   --->   "%mul_ln45_9 = mul i24 %sext_ln45_52, i24 %sext_ln45_9_cast" [nn.cpp:45]   --->   Operation 245 'mul' 'mul_ln45_9' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 246 [1/2] (2.15ns)   --->   "%layer1_weights_10_load = load i6 %layer1_weights_10_addr" [nn.cpp:45]   --->   Operation 246 'load' 'layer1_weights_10_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln45_53 = sext i11 %layer1_weights_10_load" [nn.cpp:45]   --->   Operation 247 'sext' 'sext_ln45_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_9)   --->   "%mul_ln45_10 = mul i24 %sext_ln45_53, i24 %sext_ln45_10_cast" [nn.cpp:45]   --->   Operation 248 'mul' 'mul_ln45_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%layer1_weights_11_addr = getelementptr i11 %layer1_weights_11, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 249 'getelementptr' 'layer1_weights_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 250 [2/2] (2.15ns)   --->   "%layer1_weights_11_load = load i6 %layer1_weights_11_addr" [nn.cpp:45]   --->   Operation 250 'load' 'layer1_weights_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 251 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_7 = add i24 %shl_ln45_7, i24 %mul_ln45_8" [nn.cpp:45]   --->   Operation 251 'add' 'add_ln45_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 252 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_8)   --->   "%mul_ln45_9 = mul i24 %sext_ln45_52, i24 %sext_ln45_9_cast" [nn.cpp:45]   --->   Operation 252 'mul' 'mul_ln45_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_7, i32 8, i32 23" [nn.cpp:45]   --->   Operation 253 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln45_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0" [nn.cpp:45]   --->   Operation 254 'bitconcatenate' 'shl_ln45_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 255 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_8 = add i24 %shl_ln45_8, i24 %mul_ln45_9" [nn.cpp:45]   --->   Operation 255 'add' 'add_ln45_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 256 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_9)   --->   "%mul_ln45_10 = mul i24 %sext_ln45_53, i24 %sext_ln45_10_cast" [nn.cpp:45]   --->   Operation 256 'mul' 'mul_ln45_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 257 [1/2] (2.15ns)   --->   "%layer1_weights_11_load = load i6 %layer1_weights_11_addr" [nn.cpp:45]   --->   Operation 257 'load' 'layer1_weights_11_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln45_54 = sext i11 %layer1_weights_11_load" [nn.cpp:45]   --->   Operation 258 'sext' 'sext_ln45_54' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_10)   --->   "%mul_ln45_11 = mul i24 %sext_ln45_54, i24 %sext_ln45_11_cast" [nn.cpp:45]   --->   Operation 259 'mul' 'mul_ln45_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%layer1_weights_12_addr = getelementptr i12 %layer1_weights_12, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 260 'getelementptr' 'layer1_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [2/2] (2.15ns)   --->   "%layer1_weights_12_load = load i6 %layer1_weights_12_addr" [nn.cpp:45]   --->   Operation 261 'load' 'layer1_weights_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>

State 13 <SV = 12> <Delay = 4.20>
ST_13 : Operation 262 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_8 = add i24 %shl_ln45_8, i24 %mul_ln45_9" [nn.cpp:45]   --->   Operation 262 'add' 'add_ln45_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_9)   --->   "%mul_ln45_10 = mul i24 %sext_ln45_53, i24 %sext_ln45_10_cast" [nn.cpp:45]   --->   Operation 263 'mul' 'mul_ln45_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_8, i32 8, i32 23" [nn.cpp:45]   --->   Operation 264 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln45_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0" [nn.cpp:45]   --->   Operation 265 'bitconcatenate' 'shl_ln45_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 266 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_9 = add i24 %shl_ln45_9, i24 %mul_ln45_10" [nn.cpp:45]   --->   Operation 266 'add' 'add_ln45_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 267 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_10)   --->   "%mul_ln45_11 = mul i24 %sext_ln45_54, i24 %sext_ln45_11_cast" [nn.cpp:45]   --->   Operation 267 'mul' 'mul_ln45_11' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 268 [1/2] (2.15ns)   --->   "%layer1_weights_12_load = load i6 %layer1_weights_12_addr" [nn.cpp:45]   --->   Operation 268 'load' 'layer1_weights_12_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln45_55 = sext i12 %layer1_weights_12_load" [nn.cpp:45]   --->   Operation 269 'sext' 'sext_ln45_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_11)   --->   "%mul_ln45_12 = mul i24 %sext_ln45_55, i24 %sext_ln45_12_cast" [nn.cpp:45]   --->   Operation 270 'mul' 'mul_ln45_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%layer1_weights_13_addr = getelementptr i14 %layer1_weights_13, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 271 'getelementptr' 'layer1_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 272 [2/2] (2.15ns)   --->   "%layer1_weights_13_load = load i6 %layer1_weights_13_addr" [nn.cpp:45]   --->   Operation 272 'load' 'layer1_weights_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 273 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_9 = add i24 %shl_ln45_9, i24 %mul_ln45_10" [nn.cpp:45]   --->   Operation 273 'add' 'add_ln45_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 274 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_10)   --->   "%mul_ln45_11 = mul i24 %sext_ln45_54, i24 %sext_ln45_11_cast" [nn.cpp:45]   --->   Operation 274 'mul' 'mul_ln45_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_9, i32 8, i32 23" [nn.cpp:45]   --->   Operation 275 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln45_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [nn.cpp:45]   --->   Operation 276 'bitconcatenate' 'shl_ln45_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 277 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_10 = add i24 %shl_ln45_s, i24 %mul_ln45_11" [nn.cpp:45]   --->   Operation 277 'add' 'add_ln45_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 278 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_11)   --->   "%mul_ln45_12 = mul i24 %sext_ln45_55, i24 %sext_ln45_12_cast" [nn.cpp:45]   --->   Operation 278 'mul' 'mul_ln45_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 279 [1/2] (2.15ns)   --->   "%layer1_weights_13_load = load i6 %layer1_weights_13_addr" [nn.cpp:45]   --->   Operation 279 'load' 'layer1_weights_13_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln45_56 = sext i14 %layer1_weights_13_load" [nn.cpp:45]   --->   Operation 280 'sext' 'sext_ln45_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 281 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_12)   --->   "%mul_ln45_13 = mul i24 %sext_ln45_56, i24 %sext_ln45_13_cast" [nn.cpp:45]   --->   Operation 281 'mul' 'mul_ln45_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%layer1_weights_14_addr = getelementptr i15 %layer1_weights_14, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 282 'getelementptr' 'layer1_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [2/2] (2.15ns)   --->   "%layer1_weights_14_load = load i6 %layer1_weights_14_addr" [nn.cpp:45]   --->   Operation 283 'load' 'layer1_weights_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 284 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_10 = add i24 %shl_ln45_s, i24 %mul_ln45_11" [nn.cpp:45]   --->   Operation 284 'add' 'add_ln45_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 285 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_11)   --->   "%mul_ln45_12 = mul i24 %sext_ln45_55, i24 %sext_ln45_12_cast" [nn.cpp:45]   --->   Operation 285 'mul' 'mul_ln45_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_10, i32 8, i32 23" [nn.cpp:45]   --->   Operation 286 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln45_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [nn.cpp:45]   --->   Operation 287 'bitconcatenate' 'shl_ln45_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 288 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_11 = add i24 %shl_ln45_10, i24 %mul_ln45_12" [nn.cpp:45]   --->   Operation 288 'add' 'add_ln45_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 289 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_12)   --->   "%mul_ln45_13 = mul i24 %sext_ln45_56, i24 %sext_ln45_13_cast" [nn.cpp:45]   --->   Operation 289 'mul' 'mul_ln45_13' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 290 [1/2] (2.15ns)   --->   "%layer1_weights_14_load = load i6 %layer1_weights_14_addr" [nn.cpp:45]   --->   Operation 290 'load' 'layer1_weights_14_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln45_57 = sext i15 %layer1_weights_14_load" [nn.cpp:45]   --->   Operation 291 'sext' 'sext_ln45_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 292 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_13)   --->   "%mul_ln45_14 = mul i24 %sext_ln45_57, i24 %sext_ln45_14_cast" [nn.cpp:45]   --->   Operation 292 'mul' 'mul_ln45_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%layer1_weights_15_addr = getelementptr i15 %layer1_weights_15, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 293 'getelementptr' 'layer1_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 294 [2/2] (2.15ns)   --->   "%layer1_weights_15_load = load i6 %layer1_weights_15_addr" [nn.cpp:45]   --->   Operation 294 'load' 'layer1_weights_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>

State 16 <SV = 15> <Delay = 4.20>
ST_16 : Operation 295 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_11 = add i24 %shl_ln45_10, i24 %mul_ln45_12" [nn.cpp:45]   --->   Operation 295 'add' 'add_ln45_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 296 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_12)   --->   "%mul_ln45_13 = mul i24 %sext_ln45_56, i24 %sext_ln45_13_cast" [nn.cpp:45]   --->   Operation 296 'mul' 'mul_ln45_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_11, i32 8, i32 23" [nn.cpp:45]   --->   Operation 297 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln45_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [nn.cpp:45]   --->   Operation 298 'bitconcatenate' 'shl_ln45_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 299 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_12 = add i24 %shl_ln45_11, i24 %mul_ln45_13" [nn.cpp:45]   --->   Operation 299 'add' 'add_ln45_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 300 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_13)   --->   "%mul_ln45_14 = mul i24 %sext_ln45_57, i24 %sext_ln45_14_cast" [nn.cpp:45]   --->   Operation 300 'mul' 'mul_ln45_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 301 [1/2] (2.15ns)   --->   "%layer1_weights_15_load = load i6 %layer1_weights_15_addr" [nn.cpp:45]   --->   Operation 301 'load' 'layer1_weights_15_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln45_58 = sext i15 %layer1_weights_15_load" [nn.cpp:45]   --->   Operation 302 'sext' 'sext_ln45_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 303 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_14)   --->   "%mul_ln45_15 = mul i24 %sext_ln45_58, i24 %sext_ln45_15_cast" [nn.cpp:45]   --->   Operation 303 'mul' 'mul_ln45_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 304 [1/1] (0.00ns)   --->   "%layer1_weights_16_addr = getelementptr i13 %layer1_weights_16, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 304 'getelementptr' 'layer1_weights_16_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 305 [2/2] (2.15ns)   --->   "%layer1_weights_16_load = load i6 %layer1_weights_16_addr" [nn.cpp:45]   --->   Operation 305 'load' 'layer1_weights_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 306 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_12 = add i24 %shl_ln45_11, i24 %mul_ln45_13" [nn.cpp:45]   --->   Operation 306 'add' 'add_ln45_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 307 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_13)   --->   "%mul_ln45_14 = mul i24 %sext_ln45_57, i24 %sext_ln45_14_cast" [nn.cpp:45]   --->   Operation 307 'mul' 'mul_ln45_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_12, i32 8, i32 23" [nn.cpp:45]   --->   Operation 308 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln45_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_13, i8 0" [nn.cpp:45]   --->   Operation 309 'bitconcatenate' 'shl_ln45_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 310 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_13 = add i24 %shl_ln45_12, i24 %mul_ln45_14" [nn.cpp:45]   --->   Operation 310 'add' 'add_ln45_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 311 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_14)   --->   "%mul_ln45_15 = mul i24 %sext_ln45_58, i24 %sext_ln45_15_cast" [nn.cpp:45]   --->   Operation 311 'mul' 'mul_ln45_15' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 312 [1/2] (2.15ns)   --->   "%layer1_weights_16_load = load i6 %layer1_weights_16_addr" [nn.cpp:45]   --->   Operation 312 'load' 'layer1_weights_16_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln45_59 = sext i13 %layer1_weights_16_load" [nn.cpp:45]   --->   Operation 313 'sext' 'sext_ln45_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_15)   --->   "%mul_ln45_16 = mul i24 %sext_ln45_59, i24 %sext_ln45_16_cast" [nn.cpp:45]   --->   Operation 314 'mul' 'mul_ln45_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "%layer1_weights_17_addr = getelementptr i13 %layer1_weights_17, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 315 'getelementptr' 'layer1_weights_17_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 316 [2/2] (2.15ns)   --->   "%layer1_weights_17_load = load i6 %layer1_weights_17_addr" [nn.cpp:45]   --->   Operation 316 'load' 'layer1_weights_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 317 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_13 = add i24 %shl_ln45_12, i24 %mul_ln45_14" [nn.cpp:45]   --->   Operation 317 'add' 'add_ln45_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 318 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_14)   --->   "%mul_ln45_15 = mul i24 %sext_ln45_58, i24 %sext_ln45_15_cast" [nn.cpp:45]   --->   Operation 318 'mul' 'mul_ln45_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_13, i32 8, i32 23" [nn.cpp:45]   --->   Operation 319 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln45_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_14, i8 0" [nn.cpp:45]   --->   Operation 320 'bitconcatenate' 'shl_ln45_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 321 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_14 = add i24 %shl_ln45_13, i24 %mul_ln45_15" [nn.cpp:45]   --->   Operation 321 'add' 'add_ln45_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 322 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_15)   --->   "%mul_ln45_16 = mul i24 %sext_ln45_59, i24 %sext_ln45_16_cast" [nn.cpp:45]   --->   Operation 322 'mul' 'mul_ln45_16' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 323 [1/2] (2.15ns)   --->   "%layer1_weights_17_load = load i6 %layer1_weights_17_addr" [nn.cpp:45]   --->   Operation 323 'load' 'layer1_weights_17_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln45_60 = sext i13 %layer1_weights_17_load" [nn.cpp:45]   --->   Operation 324 'sext' 'sext_ln45_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_16)   --->   "%mul_ln45_17 = mul i24 %sext_ln45_60, i24 %sext_ln45_17_cast" [nn.cpp:45]   --->   Operation 325 'mul' 'mul_ln45_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%layer1_weights_18_addr = getelementptr i13 %layer1_weights_18, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 326 'getelementptr' 'layer1_weights_18_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [2/2] (2.15ns)   --->   "%layer1_weights_18_load = load i6 %layer1_weights_18_addr" [nn.cpp:45]   --->   Operation 327 'load' 'layer1_weights_18_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 328 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_14 = add i24 %shl_ln45_13, i24 %mul_ln45_15" [nn.cpp:45]   --->   Operation 328 'add' 'add_ln45_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 329 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_15)   --->   "%mul_ln45_16 = mul i24 %sext_ln45_59, i24 %sext_ln45_16_cast" [nn.cpp:45]   --->   Operation 329 'mul' 'mul_ln45_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_14, i32 8, i32 23" [nn.cpp:45]   --->   Operation 330 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln45_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_15, i8 0" [nn.cpp:45]   --->   Operation 331 'bitconcatenate' 'shl_ln45_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 332 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_15 = add i24 %shl_ln45_14, i24 %mul_ln45_16" [nn.cpp:45]   --->   Operation 332 'add' 'add_ln45_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 333 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_16)   --->   "%mul_ln45_17 = mul i24 %sext_ln45_60, i24 %sext_ln45_17_cast" [nn.cpp:45]   --->   Operation 333 'mul' 'mul_ln45_17' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 334 [1/2] (2.15ns)   --->   "%layer1_weights_18_load = load i6 %layer1_weights_18_addr" [nn.cpp:45]   --->   Operation 334 'load' 'layer1_weights_18_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln45_61 = sext i13 %layer1_weights_18_load" [nn.cpp:45]   --->   Operation 335 'sext' 'sext_ln45_61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 336 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_17)   --->   "%mul_ln45_18 = mul i24 %sext_ln45_61, i24 %sext_ln45_18_cast" [nn.cpp:45]   --->   Operation 336 'mul' 'mul_ln45_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "%layer1_weights_19_addr = getelementptr i14 %layer1_weights_19, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 337 'getelementptr' 'layer1_weights_19_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 338 [2/2] (2.15ns)   --->   "%layer1_weights_19_load = load i6 %layer1_weights_19_addr" [nn.cpp:45]   --->   Operation 338 'load' 'layer1_weights_19_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 339 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_15 = add i24 %shl_ln45_14, i24 %mul_ln45_16" [nn.cpp:45]   --->   Operation 339 'add' 'add_ln45_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 340 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_16)   --->   "%mul_ln45_17 = mul i24 %sext_ln45_60, i24 %sext_ln45_17_cast" [nn.cpp:45]   --->   Operation 340 'mul' 'mul_ln45_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_15, i32 8, i32 23" [nn.cpp:45]   --->   Operation 341 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln45_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_16, i8 0" [nn.cpp:45]   --->   Operation 342 'bitconcatenate' 'shl_ln45_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 343 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_16 = add i24 %shl_ln45_15, i24 %mul_ln45_17" [nn.cpp:45]   --->   Operation 343 'add' 'add_ln45_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 344 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_17)   --->   "%mul_ln45_18 = mul i24 %sext_ln45_61, i24 %sext_ln45_18_cast" [nn.cpp:45]   --->   Operation 344 'mul' 'mul_ln45_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 345 [1/2] (2.15ns)   --->   "%layer1_weights_19_load = load i6 %layer1_weights_19_addr" [nn.cpp:45]   --->   Operation 345 'load' 'layer1_weights_19_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_20 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln45_62 = sext i14 %layer1_weights_19_load" [nn.cpp:45]   --->   Operation 346 'sext' 'sext_ln45_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 347 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_18)   --->   "%mul_ln45_19 = mul i24 %sext_ln45_62, i24 %sext_ln45_19_cast" [nn.cpp:45]   --->   Operation 347 'mul' 'mul_ln45_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 348 [1/1] (0.00ns)   --->   "%layer1_weights_20_addr = getelementptr i11 %layer1_weights_20, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 348 'getelementptr' 'layer1_weights_20_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 349 [2/2] (2.15ns)   --->   "%layer1_weights_20_load = load i6 %layer1_weights_20_addr" [nn.cpp:45]   --->   Operation 349 'load' 'layer1_weights_20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 21 <SV = 20> <Delay = 4.20>
ST_21 : Operation 350 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_16 = add i24 %shl_ln45_15, i24 %mul_ln45_17" [nn.cpp:45]   --->   Operation 350 'add' 'add_ln45_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 351 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_17)   --->   "%mul_ln45_18 = mul i24 %sext_ln45_61, i24 %sext_ln45_18_cast" [nn.cpp:45]   --->   Operation 351 'mul' 'mul_ln45_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_16, i32 8, i32 23" [nn.cpp:45]   --->   Operation 352 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%shl_ln45_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_17, i8 0" [nn.cpp:45]   --->   Operation 353 'bitconcatenate' 'shl_ln45_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 354 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_17 = add i24 %shl_ln45_16, i24 %mul_ln45_18" [nn.cpp:45]   --->   Operation 354 'add' 'add_ln45_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 355 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_18)   --->   "%mul_ln45_19 = mul i24 %sext_ln45_62, i24 %sext_ln45_19_cast" [nn.cpp:45]   --->   Operation 355 'mul' 'mul_ln45_19' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 356 [1/2] (2.15ns)   --->   "%layer1_weights_20_load = load i6 %layer1_weights_20_addr" [nn.cpp:45]   --->   Operation 356 'load' 'layer1_weights_20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_21 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln45_63 = sext i11 %layer1_weights_20_load" [nn.cpp:45]   --->   Operation 357 'sext' 'sext_ln45_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 358 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_19)   --->   "%mul_ln45_20 = mul i24 %sext_ln45_63, i24 %sext_ln45_20_cast" [nn.cpp:45]   --->   Operation 358 'mul' 'mul_ln45_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "%layer1_weights_21_addr = getelementptr i13 %layer1_weights_21, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 359 'getelementptr' 'layer1_weights_21_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 360 [2/2] (2.15ns)   --->   "%layer1_weights_21_load = load i6 %layer1_weights_21_addr" [nn.cpp:45]   --->   Operation 360 'load' 'layer1_weights_21_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 22 <SV = 21> <Delay = 4.20>
ST_22 : Operation 361 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_17 = add i24 %shl_ln45_16, i24 %mul_ln45_18" [nn.cpp:45]   --->   Operation 361 'add' 'add_ln45_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 362 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_18)   --->   "%mul_ln45_19 = mul i24 %sext_ln45_62, i24 %sext_ln45_19_cast" [nn.cpp:45]   --->   Operation 362 'mul' 'mul_ln45_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_17, i32 8, i32 23" [nn.cpp:45]   --->   Operation 363 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 364 [1/1] (0.00ns)   --->   "%shl_ln45_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_18, i8 0" [nn.cpp:45]   --->   Operation 364 'bitconcatenate' 'shl_ln45_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 365 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_18 = add i24 %shl_ln45_17, i24 %mul_ln45_19" [nn.cpp:45]   --->   Operation 365 'add' 'add_ln45_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 366 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_19)   --->   "%mul_ln45_20 = mul i24 %sext_ln45_63, i24 %sext_ln45_20_cast" [nn.cpp:45]   --->   Operation 366 'mul' 'mul_ln45_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 367 [1/2] (2.15ns)   --->   "%layer1_weights_21_load = load i6 %layer1_weights_21_addr" [nn.cpp:45]   --->   Operation 367 'load' 'layer1_weights_21_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_22 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln45_64 = sext i13 %layer1_weights_21_load" [nn.cpp:45]   --->   Operation 368 'sext' 'sext_ln45_64' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 369 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_20)   --->   "%mul_ln45_21 = mul i24 %sext_ln45_64, i24 %sext_ln45_21_cast" [nn.cpp:45]   --->   Operation 369 'mul' 'mul_ln45_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 370 [1/1] (0.00ns)   --->   "%layer1_weights_22_addr = getelementptr i10 %layer1_weights_22, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 370 'getelementptr' 'layer1_weights_22_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 371 [2/2] (2.15ns)   --->   "%layer1_weights_22_load = load i6 %layer1_weights_22_addr" [nn.cpp:45]   --->   Operation 371 'load' 'layer1_weights_22_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 23 <SV = 22> <Delay = 4.20>
ST_23 : Operation 372 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_18 = add i24 %shl_ln45_17, i24 %mul_ln45_19" [nn.cpp:45]   --->   Operation 372 'add' 'add_ln45_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 373 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_19)   --->   "%mul_ln45_20 = mul i24 %sext_ln45_63, i24 %sext_ln45_20_cast" [nn.cpp:45]   --->   Operation 373 'mul' 'mul_ln45_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_18, i32 8, i32 23" [nn.cpp:45]   --->   Operation 374 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln45_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_19, i8 0" [nn.cpp:45]   --->   Operation 375 'bitconcatenate' 'shl_ln45_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 376 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_19 = add i24 %shl_ln45_18, i24 %mul_ln45_20" [nn.cpp:45]   --->   Operation 376 'add' 'add_ln45_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 377 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_20)   --->   "%mul_ln45_21 = mul i24 %sext_ln45_64, i24 %sext_ln45_21_cast" [nn.cpp:45]   --->   Operation 377 'mul' 'mul_ln45_21' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 378 [1/2] (2.15ns)   --->   "%layer1_weights_22_load = load i6 %layer1_weights_22_addr" [nn.cpp:45]   --->   Operation 378 'load' 'layer1_weights_22_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_23 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln45_65 = sext i10 %layer1_weights_22_load" [nn.cpp:45]   --->   Operation 379 'sext' 'sext_ln45_65' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 380 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_21)   --->   "%mul_ln45_22 = mul i24 %sext_ln45_65, i24 %sext_ln45_22_cast" [nn.cpp:45]   --->   Operation 380 'mul' 'mul_ln45_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 381 [1/1] (0.00ns)   --->   "%layer1_weights_23_addr = getelementptr i10 %layer1_weights_23, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 381 'getelementptr' 'layer1_weights_23_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 382 [2/2] (2.15ns)   --->   "%layer1_weights_23_load = load i6 %layer1_weights_23_addr" [nn.cpp:45]   --->   Operation 382 'load' 'layer1_weights_23_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 24 <SV = 23> <Delay = 4.20>
ST_24 : Operation 383 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_19 = add i24 %shl_ln45_18, i24 %mul_ln45_20" [nn.cpp:45]   --->   Operation 383 'add' 'add_ln45_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 384 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_20)   --->   "%mul_ln45_21 = mul i24 %sext_ln45_64, i24 %sext_ln45_21_cast" [nn.cpp:45]   --->   Operation 384 'mul' 'mul_ln45_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_19, i32 8, i32 23" [nn.cpp:45]   --->   Operation 385 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln45_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_20, i8 0" [nn.cpp:45]   --->   Operation 386 'bitconcatenate' 'shl_ln45_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 387 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_20 = add i24 %shl_ln45_19, i24 %mul_ln45_21" [nn.cpp:45]   --->   Operation 387 'add' 'add_ln45_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 388 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_21)   --->   "%mul_ln45_22 = mul i24 %sext_ln45_65, i24 %sext_ln45_22_cast" [nn.cpp:45]   --->   Operation 388 'mul' 'mul_ln45_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 389 [1/2] (2.15ns)   --->   "%layer1_weights_23_load = load i6 %layer1_weights_23_addr" [nn.cpp:45]   --->   Operation 389 'load' 'layer1_weights_23_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_24 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln45_66 = sext i10 %layer1_weights_23_load" [nn.cpp:45]   --->   Operation 390 'sext' 'sext_ln45_66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 391 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_22)   --->   "%mul_ln45_23 = mul i24 %sext_ln45_66, i24 %sext_ln45_23_cast" [nn.cpp:45]   --->   Operation 391 'mul' 'mul_ln45_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 392 [1/1] (0.00ns)   --->   "%layer1_weights_24_addr = getelementptr i14 %layer1_weights_24, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 392 'getelementptr' 'layer1_weights_24_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 393 [2/2] (2.15ns)   --->   "%layer1_weights_24_load = load i6 %layer1_weights_24_addr" [nn.cpp:45]   --->   Operation 393 'load' 'layer1_weights_24_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 25 <SV = 24> <Delay = 4.20>
ST_25 : Operation 394 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_20 = add i24 %shl_ln45_19, i24 %mul_ln45_21" [nn.cpp:45]   --->   Operation 394 'add' 'add_ln45_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 395 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_21)   --->   "%mul_ln45_22 = mul i24 %sext_ln45_65, i24 %sext_ln45_22_cast" [nn.cpp:45]   --->   Operation 395 'mul' 'mul_ln45_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_20, i32 8, i32 23" [nn.cpp:45]   --->   Operation 396 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 397 [1/1] (0.00ns)   --->   "%shl_ln45_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_21, i8 0" [nn.cpp:45]   --->   Operation 397 'bitconcatenate' 'shl_ln45_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 398 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_21 = add i24 %shl_ln45_20, i24 %mul_ln45_22" [nn.cpp:45]   --->   Operation 398 'add' 'add_ln45_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 399 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_22)   --->   "%mul_ln45_23 = mul i24 %sext_ln45_66, i24 %sext_ln45_23_cast" [nn.cpp:45]   --->   Operation 399 'mul' 'mul_ln45_23' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 400 [1/2] (2.15ns)   --->   "%layer1_weights_24_load = load i6 %layer1_weights_24_addr" [nn.cpp:45]   --->   Operation 400 'load' 'layer1_weights_24_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_25 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln45_67 = sext i14 %layer1_weights_24_load" [nn.cpp:45]   --->   Operation 401 'sext' 'sext_ln45_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 402 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_23)   --->   "%mul_ln45_24 = mul i24 %sext_ln45_67, i24 %sext_ln45_24_cast" [nn.cpp:45]   --->   Operation 402 'mul' 'mul_ln45_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 403 [1/1] (0.00ns)   --->   "%layer1_weights_25_addr = getelementptr i12 %layer1_weights_25, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 403 'getelementptr' 'layer1_weights_25_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 404 [2/2] (2.15ns)   --->   "%layer1_weights_25_load = load i6 %layer1_weights_25_addr" [nn.cpp:45]   --->   Operation 404 'load' 'layer1_weights_25_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>

State 26 <SV = 25> <Delay = 4.20>
ST_26 : Operation 405 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_21 = add i24 %shl_ln45_20, i24 %mul_ln45_22" [nn.cpp:45]   --->   Operation 405 'add' 'add_ln45_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 406 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_22)   --->   "%mul_ln45_23 = mul i24 %sext_ln45_66, i24 %sext_ln45_23_cast" [nn.cpp:45]   --->   Operation 406 'mul' 'mul_ln45_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_21, i32 8, i32 23" [nn.cpp:45]   --->   Operation 407 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln45_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_22, i8 0" [nn.cpp:45]   --->   Operation 408 'bitconcatenate' 'shl_ln45_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 409 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_22 = add i24 %shl_ln45_21, i24 %mul_ln45_23" [nn.cpp:45]   --->   Operation 409 'add' 'add_ln45_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 410 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_23)   --->   "%mul_ln45_24 = mul i24 %sext_ln45_67, i24 %sext_ln45_24_cast" [nn.cpp:45]   --->   Operation 410 'mul' 'mul_ln45_24' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 411 [1/2] (2.15ns)   --->   "%layer1_weights_25_load = load i6 %layer1_weights_25_addr" [nn.cpp:45]   --->   Operation 411 'load' 'layer1_weights_25_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_26 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln45_68 = sext i12 %layer1_weights_25_load" [nn.cpp:45]   --->   Operation 412 'sext' 'sext_ln45_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 413 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_24)   --->   "%mul_ln45_25 = mul i24 %sext_ln45_68, i24 %sext_ln45_25_cast" [nn.cpp:45]   --->   Operation 413 'mul' 'mul_ln45_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 414 [1/1] (0.00ns)   --->   "%layer1_weights_26_addr = getelementptr i11 %layer1_weights_26, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 414 'getelementptr' 'layer1_weights_26_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 415 [2/2] (2.15ns)   --->   "%layer1_weights_26_load = load i6 %layer1_weights_26_addr" [nn.cpp:45]   --->   Operation 415 'load' 'layer1_weights_26_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 27 <SV = 26> <Delay = 4.20>
ST_27 : Operation 416 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_22 = add i24 %shl_ln45_21, i24 %mul_ln45_23" [nn.cpp:45]   --->   Operation 416 'add' 'add_ln45_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 417 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_23)   --->   "%mul_ln45_24 = mul i24 %sext_ln45_67, i24 %sext_ln45_24_cast" [nn.cpp:45]   --->   Operation 417 'mul' 'mul_ln45_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_22, i32 8, i32 23" [nn.cpp:45]   --->   Operation 418 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln45_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_23, i8 0" [nn.cpp:45]   --->   Operation 419 'bitconcatenate' 'shl_ln45_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 420 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_23 = add i24 %shl_ln45_22, i24 %mul_ln45_24" [nn.cpp:45]   --->   Operation 420 'add' 'add_ln45_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 421 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_24)   --->   "%mul_ln45_25 = mul i24 %sext_ln45_68, i24 %sext_ln45_25_cast" [nn.cpp:45]   --->   Operation 421 'mul' 'mul_ln45_25' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 422 [1/2] (2.15ns)   --->   "%layer1_weights_26_load = load i6 %layer1_weights_26_addr" [nn.cpp:45]   --->   Operation 422 'load' 'layer1_weights_26_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_27 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln45_69 = sext i11 %layer1_weights_26_load" [nn.cpp:45]   --->   Operation 423 'sext' 'sext_ln45_69' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 424 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_25)   --->   "%mul_ln45_26 = mul i24 %sext_ln45_69, i24 %sext_ln45_26_cast" [nn.cpp:45]   --->   Operation 424 'mul' 'mul_ln45_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 425 [1/1] (0.00ns)   --->   "%layer1_weights_27_addr = getelementptr i13 %layer1_weights_27, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 425 'getelementptr' 'layer1_weights_27_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 426 [2/2] (2.15ns)   --->   "%layer1_weights_27_load = load i6 %layer1_weights_27_addr" [nn.cpp:45]   --->   Operation 426 'load' 'layer1_weights_27_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 28 <SV = 27> <Delay = 4.20>
ST_28 : Operation 427 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_23 = add i24 %shl_ln45_22, i24 %mul_ln45_24" [nn.cpp:45]   --->   Operation 427 'add' 'add_ln45_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 428 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_24)   --->   "%mul_ln45_25 = mul i24 %sext_ln45_68, i24 %sext_ln45_25_cast" [nn.cpp:45]   --->   Operation 428 'mul' 'mul_ln45_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_23, i32 8, i32 23" [nn.cpp:45]   --->   Operation 429 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln45_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_24, i8 0" [nn.cpp:45]   --->   Operation 430 'bitconcatenate' 'shl_ln45_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 431 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_24 = add i24 %shl_ln45_23, i24 %mul_ln45_25" [nn.cpp:45]   --->   Operation 431 'add' 'add_ln45_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 432 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_25)   --->   "%mul_ln45_26 = mul i24 %sext_ln45_69, i24 %sext_ln45_26_cast" [nn.cpp:45]   --->   Operation 432 'mul' 'mul_ln45_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 433 [1/2] (2.15ns)   --->   "%layer1_weights_27_load = load i6 %layer1_weights_27_addr" [nn.cpp:45]   --->   Operation 433 'load' 'layer1_weights_27_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_28 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln45_70 = sext i13 %layer1_weights_27_load" [nn.cpp:45]   --->   Operation 434 'sext' 'sext_ln45_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 435 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_26)   --->   "%mul_ln45_27 = mul i24 %sext_ln45_70, i24 %sext_ln45_27_cast" [nn.cpp:45]   --->   Operation 435 'mul' 'mul_ln45_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 436 [1/1] (0.00ns)   --->   "%layer1_weights_28_addr = getelementptr i12 %layer1_weights_28, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 436 'getelementptr' 'layer1_weights_28_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 437 [2/2] (2.15ns)   --->   "%layer1_weights_28_load = load i6 %layer1_weights_28_addr" [nn.cpp:45]   --->   Operation 437 'load' 'layer1_weights_28_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>

State 29 <SV = 28> <Delay = 4.20>
ST_29 : Operation 438 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_24 = add i24 %shl_ln45_23, i24 %mul_ln45_25" [nn.cpp:45]   --->   Operation 438 'add' 'add_ln45_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 439 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_25)   --->   "%mul_ln45_26 = mul i24 %sext_ln45_69, i24 %sext_ln45_26_cast" [nn.cpp:45]   --->   Operation 439 'mul' 'mul_ln45_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_24, i32 8, i32 23" [nn.cpp:45]   --->   Operation 440 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 441 [1/1] (0.00ns)   --->   "%shl_ln45_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_25, i8 0" [nn.cpp:45]   --->   Operation 441 'bitconcatenate' 'shl_ln45_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 442 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_25 = add i24 %shl_ln45_24, i24 %mul_ln45_26" [nn.cpp:45]   --->   Operation 442 'add' 'add_ln45_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 443 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_26)   --->   "%mul_ln45_27 = mul i24 %sext_ln45_70, i24 %sext_ln45_27_cast" [nn.cpp:45]   --->   Operation 443 'mul' 'mul_ln45_27' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 444 [1/2] (2.15ns)   --->   "%layer1_weights_28_load = load i6 %layer1_weights_28_addr" [nn.cpp:45]   --->   Operation 444 'load' 'layer1_weights_28_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_29 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln45_71 = sext i12 %layer1_weights_28_load" [nn.cpp:45]   --->   Operation 445 'sext' 'sext_ln45_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 446 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_27)   --->   "%mul_ln45_28 = mul i24 %sext_ln45_71, i24 %sext_ln45_28_cast" [nn.cpp:45]   --->   Operation 446 'mul' 'mul_ln45_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%layer1_weights_29_addr = getelementptr i14 %layer1_weights_29, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 447 'getelementptr' 'layer1_weights_29_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 448 [2/2] (2.15ns)   --->   "%layer1_weights_29_load = load i6 %layer1_weights_29_addr" [nn.cpp:45]   --->   Operation 448 'load' 'layer1_weights_29_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 30 <SV = 29> <Delay = 4.20>
ST_30 : Operation 449 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_25 = add i24 %shl_ln45_24, i24 %mul_ln45_26" [nn.cpp:45]   --->   Operation 449 'add' 'add_ln45_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 450 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_26)   --->   "%mul_ln45_27 = mul i24 %sext_ln45_70, i24 %sext_ln45_27_cast" [nn.cpp:45]   --->   Operation 450 'mul' 'mul_ln45_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_25, i32 8, i32 23" [nn.cpp:45]   --->   Operation 451 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln45_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_26, i8 0" [nn.cpp:45]   --->   Operation 452 'bitconcatenate' 'shl_ln45_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 453 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_26 = add i24 %shl_ln45_25, i24 %mul_ln45_27" [nn.cpp:45]   --->   Operation 453 'add' 'add_ln45_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 454 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_27)   --->   "%mul_ln45_28 = mul i24 %sext_ln45_71, i24 %sext_ln45_28_cast" [nn.cpp:45]   --->   Operation 454 'mul' 'mul_ln45_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 455 [1/2] (2.15ns)   --->   "%layer1_weights_29_load = load i6 %layer1_weights_29_addr" [nn.cpp:45]   --->   Operation 455 'load' 'layer1_weights_29_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_30 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln45_72 = sext i14 %layer1_weights_29_load" [nn.cpp:45]   --->   Operation 456 'sext' 'sext_ln45_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 457 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_28)   --->   "%mul_ln45_29 = mul i24 %sext_ln45_72, i24 %sext_ln45_29_cast" [nn.cpp:45]   --->   Operation 457 'mul' 'mul_ln45_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 458 [1/1] (0.00ns)   --->   "%layer1_weights_30_addr = getelementptr i14 %layer1_weights_30, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 458 'getelementptr' 'layer1_weights_30_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 459 [2/2] (2.15ns)   --->   "%layer1_weights_30_load = load i6 %layer1_weights_30_addr" [nn.cpp:45]   --->   Operation 459 'load' 'layer1_weights_30_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 31 <SV = 30> <Delay = 4.20>
ST_31 : Operation 460 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_26 = add i24 %shl_ln45_25, i24 %mul_ln45_27" [nn.cpp:45]   --->   Operation 460 'add' 'add_ln45_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 461 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_27)   --->   "%mul_ln45_28 = mul i24 %sext_ln45_71, i24 %sext_ln45_28_cast" [nn.cpp:45]   --->   Operation 461 'mul' 'mul_ln45_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_26, i32 8, i32 23" [nn.cpp:45]   --->   Operation 462 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 463 [1/1] (0.00ns)   --->   "%shl_ln45_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_27, i8 0" [nn.cpp:45]   --->   Operation 463 'bitconcatenate' 'shl_ln45_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 464 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_27 = add i24 %shl_ln45_26, i24 %mul_ln45_28" [nn.cpp:45]   --->   Operation 464 'add' 'add_ln45_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 465 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_28)   --->   "%mul_ln45_29 = mul i24 %sext_ln45_72, i24 %sext_ln45_29_cast" [nn.cpp:45]   --->   Operation 465 'mul' 'mul_ln45_29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 466 [1/2] (2.15ns)   --->   "%layer1_weights_30_load = load i6 %layer1_weights_30_addr" [nn.cpp:45]   --->   Operation 466 'load' 'layer1_weights_30_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_31 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln45_73 = sext i14 %layer1_weights_30_load" [nn.cpp:45]   --->   Operation 467 'sext' 'sext_ln45_73' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 468 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_29)   --->   "%mul_ln45_30 = mul i24 %sext_ln45_73, i24 %sext_ln45_30_cast" [nn.cpp:45]   --->   Operation 468 'mul' 'mul_ln45_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 469 [1/1] (0.00ns)   --->   "%layer1_weights_31_addr = getelementptr i12 %layer1_weights_31, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 469 'getelementptr' 'layer1_weights_31_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 470 [2/2] (2.15ns)   --->   "%layer1_weights_31_load = load i6 %layer1_weights_31_addr" [nn.cpp:45]   --->   Operation 470 'load' 'layer1_weights_31_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>

State 32 <SV = 31> <Delay = 4.20>
ST_32 : Operation 471 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_27 = add i24 %shl_ln45_26, i24 %mul_ln45_28" [nn.cpp:45]   --->   Operation 471 'add' 'add_ln45_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 472 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_28)   --->   "%mul_ln45_29 = mul i24 %sext_ln45_72, i24 %sext_ln45_29_cast" [nn.cpp:45]   --->   Operation 472 'mul' 'mul_ln45_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_27, i32 8, i32 23" [nn.cpp:45]   --->   Operation 473 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln45_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_28, i8 0" [nn.cpp:45]   --->   Operation 474 'bitconcatenate' 'shl_ln45_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 475 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_28 = add i24 %shl_ln45_27, i24 %mul_ln45_29" [nn.cpp:45]   --->   Operation 475 'add' 'add_ln45_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 476 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_29)   --->   "%mul_ln45_30 = mul i24 %sext_ln45_73, i24 %sext_ln45_30_cast" [nn.cpp:45]   --->   Operation 476 'mul' 'mul_ln45_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 477 [1/2] (2.15ns)   --->   "%layer1_weights_31_load = load i6 %layer1_weights_31_addr" [nn.cpp:45]   --->   Operation 477 'load' 'layer1_weights_31_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_32 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln45_74 = sext i12 %layer1_weights_31_load" [nn.cpp:45]   --->   Operation 478 'sext' 'sext_ln45_74' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 479 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_30)   --->   "%mul_ln45_31 = mul i24 %sext_ln45_74, i24 %sext_ln45_31_cast" [nn.cpp:45]   --->   Operation 479 'mul' 'mul_ln45_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 480 [1/1] (0.00ns)   --->   "%layer1_weights_32_addr = getelementptr i11 %layer1_weights_32, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 480 'getelementptr' 'layer1_weights_32_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 481 [2/2] (2.15ns)   --->   "%layer1_weights_32_load = load i6 %layer1_weights_32_addr" [nn.cpp:45]   --->   Operation 481 'load' 'layer1_weights_32_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 33 <SV = 32> <Delay = 4.20>
ST_33 : Operation 482 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_28 = add i24 %shl_ln45_27, i24 %mul_ln45_29" [nn.cpp:45]   --->   Operation 482 'add' 'add_ln45_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 483 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_29)   --->   "%mul_ln45_30 = mul i24 %sext_ln45_73, i24 %sext_ln45_30_cast" [nn.cpp:45]   --->   Operation 483 'mul' 'mul_ln45_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_28, i32 8, i32 23" [nn.cpp:45]   --->   Operation 484 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln45_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_29, i8 0" [nn.cpp:45]   --->   Operation 485 'bitconcatenate' 'shl_ln45_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 486 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_29 = add i24 %shl_ln45_28, i24 %mul_ln45_30" [nn.cpp:45]   --->   Operation 486 'add' 'add_ln45_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 487 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_30)   --->   "%mul_ln45_31 = mul i24 %sext_ln45_74, i24 %sext_ln45_31_cast" [nn.cpp:45]   --->   Operation 487 'mul' 'mul_ln45_31' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 488 [1/2] (2.15ns)   --->   "%layer1_weights_32_load = load i6 %layer1_weights_32_addr" [nn.cpp:45]   --->   Operation 488 'load' 'layer1_weights_32_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_33 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln45_75 = sext i11 %layer1_weights_32_load" [nn.cpp:45]   --->   Operation 489 'sext' 'sext_ln45_75' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 490 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_31)   --->   "%mul_ln45_32 = mul i24 %sext_ln45_75, i24 %sext_ln45_32_cast" [nn.cpp:45]   --->   Operation 490 'mul' 'mul_ln45_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 491 [1/1] (0.00ns)   --->   "%layer1_weights_33_addr = getelementptr i10 %layer1_weights_33, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 491 'getelementptr' 'layer1_weights_33_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 492 [2/2] (2.15ns)   --->   "%layer1_weights_33_load = load i6 %layer1_weights_33_addr" [nn.cpp:45]   --->   Operation 492 'load' 'layer1_weights_33_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>

State 34 <SV = 33> <Delay = 4.20>
ST_34 : Operation 493 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_29 = add i24 %shl_ln45_28, i24 %mul_ln45_30" [nn.cpp:45]   --->   Operation 493 'add' 'add_ln45_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 494 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_30)   --->   "%mul_ln45_31 = mul i24 %sext_ln45_74, i24 %sext_ln45_31_cast" [nn.cpp:45]   --->   Operation 494 'mul' 'mul_ln45_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_29, i32 8, i32 23" [nn.cpp:45]   --->   Operation 495 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln45_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_30, i8 0" [nn.cpp:45]   --->   Operation 496 'bitconcatenate' 'shl_ln45_29' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 497 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_30 = add i24 %shl_ln45_29, i24 %mul_ln45_31" [nn.cpp:45]   --->   Operation 497 'add' 'add_ln45_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 498 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_31)   --->   "%mul_ln45_32 = mul i24 %sext_ln45_75, i24 %sext_ln45_32_cast" [nn.cpp:45]   --->   Operation 498 'mul' 'mul_ln45_32' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 499 [1/2] (2.15ns)   --->   "%layer1_weights_33_load = load i6 %layer1_weights_33_addr" [nn.cpp:45]   --->   Operation 499 'load' 'layer1_weights_33_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 64> <ROM>
ST_34 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln45_76 = sext i10 %layer1_weights_33_load" [nn.cpp:45]   --->   Operation 500 'sext' 'sext_ln45_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 501 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_32)   --->   "%mul_ln45_33 = mul i24 %sext_ln45_76, i24 %sext_ln45_33_cast" [nn.cpp:45]   --->   Operation 501 'mul' 'mul_ln45_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 502 [1/1] (0.00ns)   --->   "%layer1_weights_34_addr = getelementptr i12 %layer1_weights_34, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 502 'getelementptr' 'layer1_weights_34_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 503 [2/2] (2.15ns)   --->   "%layer1_weights_34_load = load i6 %layer1_weights_34_addr" [nn.cpp:45]   --->   Operation 503 'load' 'layer1_weights_34_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>

State 35 <SV = 34> <Delay = 4.20>
ST_35 : Operation 504 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_30 = add i24 %shl_ln45_29, i24 %mul_ln45_31" [nn.cpp:45]   --->   Operation 504 'add' 'add_ln45_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 505 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_31)   --->   "%mul_ln45_32 = mul i24 %sext_ln45_75, i24 %sext_ln45_32_cast" [nn.cpp:45]   --->   Operation 505 'mul' 'mul_ln45_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_30, i32 8, i32 23" [nn.cpp:45]   --->   Operation 506 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln45_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_31, i8 0" [nn.cpp:45]   --->   Operation 507 'bitconcatenate' 'shl_ln45_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 508 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_31 = add i24 %shl_ln45_30, i24 %mul_ln45_32" [nn.cpp:45]   --->   Operation 508 'add' 'add_ln45_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 509 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_32)   --->   "%mul_ln45_33 = mul i24 %sext_ln45_76, i24 %sext_ln45_33_cast" [nn.cpp:45]   --->   Operation 509 'mul' 'mul_ln45_33' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 510 [1/2] (2.15ns)   --->   "%layer1_weights_34_load = load i6 %layer1_weights_34_addr" [nn.cpp:45]   --->   Operation 510 'load' 'layer1_weights_34_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_35 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln45_77 = sext i12 %layer1_weights_34_load" [nn.cpp:45]   --->   Operation 511 'sext' 'sext_ln45_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 512 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_33)   --->   "%mul_ln45_34 = mul i24 %sext_ln45_77, i24 %sext_ln45_34_cast" [nn.cpp:45]   --->   Operation 512 'mul' 'mul_ln45_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 513 [1/1] (0.00ns)   --->   "%layer1_weights_35_addr = getelementptr i13 %layer1_weights_35, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 513 'getelementptr' 'layer1_weights_35_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 514 [2/2] (2.15ns)   --->   "%layer1_weights_35_load = load i6 %layer1_weights_35_addr" [nn.cpp:45]   --->   Operation 514 'load' 'layer1_weights_35_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 36 <SV = 35> <Delay = 4.20>
ST_36 : Operation 515 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_31 = add i24 %shl_ln45_30, i24 %mul_ln45_32" [nn.cpp:45]   --->   Operation 515 'add' 'add_ln45_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 516 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_32)   --->   "%mul_ln45_33 = mul i24 %sext_ln45_76, i24 %sext_ln45_33_cast" [nn.cpp:45]   --->   Operation 516 'mul' 'mul_ln45_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_31, i32 8, i32 23" [nn.cpp:45]   --->   Operation 517 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln45_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_32, i8 0" [nn.cpp:45]   --->   Operation 518 'bitconcatenate' 'shl_ln45_31' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 519 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_32 = add i24 %shl_ln45_31, i24 %mul_ln45_33" [nn.cpp:45]   --->   Operation 519 'add' 'add_ln45_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 520 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_33)   --->   "%mul_ln45_34 = mul i24 %sext_ln45_77, i24 %sext_ln45_34_cast" [nn.cpp:45]   --->   Operation 520 'mul' 'mul_ln45_34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 521 [1/2] (2.15ns)   --->   "%layer1_weights_35_load = load i6 %layer1_weights_35_addr" [nn.cpp:45]   --->   Operation 521 'load' 'layer1_weights_35_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_36 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln45_78 = sext i13 %layer1_weights_35_load" [nn.cpp:45]   --->   Operation 522 'sext' 'sext_ln45_78' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 523 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_34)   --->   "%mul_ln45_35 = mul i24 %sext_ln45_78, i24 %sext_ln45_35_cast" [nn.cpp:45]   --->   Operation 523 'mul' 'mul_ln45_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 524 [1/1] (0.00ns)   --->   "%layer1_weights_36_addr = getelementptr i14 %layer1_weights_36, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 524 'getelementptr' 'layer1_weights_36_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 525 [2/2] (2.15ns)   --->   "%layer1_weights_36_load = load i6 %layer1_weights_36_addr" [nn.cpp:45]   --->   Operation 525 'load' 'layer1_weights_36_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 37 <SV = 36> <Delay = 4.20>
ST_37 : Operation 526 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_32 = add i24 %shl_ln45_31, i24 %mul_ln45_33" [nn.cpp:45]   --->   Operation 526 'add' 'add_ln45_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 527 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_33)   --->   "%mul_ln45_34 = mul i24 %sext_ln45_77, i24 %sext_ln45_34_cast" [nn.cpp:45]   --->   Operation 527 'mul' 'mul_ln45_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_32, i32 8, i32 23" [nn.cpp:45]   --->   Operation 528 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln45_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_33, i8 0" [nn.cpp:45]   --->   Operation 529 'bitconcatenate' 'shl_ln45_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 530 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_33 = add i24 %shl_ln45_32, i24 %mul_ln45_34" [nn.cpp:45]   --->   Operation 530 'add' 'add_ln45_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 531 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_34)   --->   "%mul_ln45_35 = mul i24 %sext_ln45_78, i24 %sext_ln45_35_cast" [nn.cpp:45]   --->   Operation 531 'mul' 'mul_ln45_35' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 532 [1/2] (2.15ns)   --->   "%layer1_weights_36_load = load i6 %layer1_weights_36_addr" [nn.cpp:45]   --->   Operation 532 'load' 'layer1_weights_36_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_37 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln45_79 = sext i14 %layer1_weights_36_load" [nn.cpp:45]   --->   Operation 533 'sext' 'sext_ln45_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 534 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_35)   --->   "%mul_ln45_36 = mul i24 %sext_ln45_79, i24 %sext_ln45_36_cast" [nn.cpp:45]   --->   Operation 534 'mul' 'mul_ln45_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 535 [1/1] (0.00ns)   --->   "%layer1_weights_37_addr = getelementptr i13 %layer1_weights_37, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 535 'getelementptr' 'layer1_weights_37_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 536 [2/2] (2.15ns)   --->   "%layer1_weights_37_load = load i6 %layer1_weights_37_addr" [nn.cpp:45]   --->   Operation 536 'load' 'layer1_weights_37_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 38 <SV = 37> <Delay = 4.20>
ST_38 : Operation 537 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_33 = add i24 %shl_ln45_32, i24 %mul_ln45_34" [nn.cpp:45]   --->   Operation 537 'add' 'add_ln45_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 538 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_34)   --->   "%mul_ln45_35 = mul i24 %sext_ln45_78, i24 %sext_ln45_35_cast" [nn.cpp:45]   --->   Operation 538 'mul' 'mul_ln45_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_33, i32 8, i32 23" [nn.cpp:45]   --->   Operation 539 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 540 [1/1] (0.00ns)   --->   "%shl_ln45_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_34, i8 0" [nn.cpp:45]   --->   Operation 540 'bitconcatenate' 'shl_ln45_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 541 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_34 = add i24 %shl_ln45_33, i24 %mul_ln45_35" [nn.cpp:45]   --->   Operation 541 'add' 'add_ln45_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 542 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_35)   --->   "%mul_ln45_36 = mul i24 %sext_ln45_79, i24 %sext_ln45_36_cast" [nn.cpp:45]   --->   Operation 542 'mul' 'mul_ln45_36' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 543 [1/2] (2.15ns)   --->   "%layer1_weights_37_load = load i6 %layer1_weights_37_addr" [nn.cpp:45]   --->   Operation 543 'load' 'layer1_weights_37_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_38 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln45_80 = sext i13 %layer1_weights_37_load" [nn.cpp:45]   --->   Operation 544 'sext' 'sext_ln45_80' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 545 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_36)   --->   "%mul_ln45_37 = mul i24 %sext_ln45_80, i24 %sext_ln45_37_cast" [nn.cpp:45]   --->   Operation 545 'mul' 'mul_ln45_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 546 [1/1] (0.00ns)   --->   "%layer1_weights_38_addr = getelementptr i14 %layer1_weights_38, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 546 'getelementptr' 'layer1_weights_38_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 547 [2/2] (2.15ns)   --->   "%layer1_weights_38_load = load i6 %layer1_weights_38_addr" [nn.cpp:45]   --->   Operation 547 'load' 'layer1_weights_38_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>

State 39 <SV = 38> <Delay = 4.20>
ST_39 : Operation 548 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_34 = add i24 %shl_ln45_33, i24 %mul_ln45_35" [nn.cpp:45]   --->   Operation 548 'add' 'add_ln45_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 549 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_35)   --->   "%mul_ln45_36 = mul i24 %sext_ln45_79, i24 %sext_ln45_36_cast" [nn.cpp:45]   --->   Operation 549 'mul' 'mul_ln45_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_34, i32 8, i32 23" [nn.cpp:45]   --->   Operation 550 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln45_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_35, i8 0" [nn.cpp:45]   --->   Operation 551 'bitconcatenate' 'shl_ln45_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 552 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_35 = add i24 %shl_ln45_34, i24 %mul_ln45_36" [nn.cpp:45]   --->   Operation 552 'add' 'add_ln45_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 553 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_36)   --->   "%mul_ln45_37 = mul i24 %sext_ln45_80, i24 %sext_ln45_37_cast" [nn.cpp:45]   --->   Operation 553 'mul' 'mul_ln45_37' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 554 [1/2] (2.15ns)   --->   "%layer1_weights_38_load = load i6 %layer1_weights_38_addr" [nn.cpp:45]   --->   Operation 554 'load' 'layer1_weights_38_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_39 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln45_81 = sext i14 %layer1_weights_38_load" [nn.cpp:45]   --->   Operation 555 'sext' 'sext_ln45_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 556 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_37)   --->   "%mul_ln45_38 = mul i24 %sext_ln45_81, i24 %sext_ln45_38_cast" [nn.cpp:45]   --->   Operation 556 'mul' 'mul_ln45_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 557 [1/1] (0.00ns)   --->   "%layer1_weights_39_addr = getelementptr i13 %layer1_weights_39, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 557 'getelementptr' 'layer1_weights_39_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 558 [2/2] (2.15ns)   --->   "%layer1_weights_39_load = load i6 %layer1_weights_39_addr" [nn.cpp:45]   --->   Operation 558 'load' 'layer1_weights_39_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 40 <SV = 39> <Delay = 4.20>
ST_40 : Operation 559 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_35 = add i24 %shl_ln45_34, i24 %mul_ln45_36" [nn.cpp:45]   --->   Operation 559 'add' 'add_ln45_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 560 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_36)   --->   "%mul_ln45_37 = mul i24 %sext_ln45_80, i24 %sext_ln45_37_cast" [nn.cpp:45]   --->   Operation 560 'mul' 'mul_ln45_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_35, i32 8, i32 23" [nn.cpp:45]   --->   Operation 561 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 562 [1/1] (0.00ns)   --->   "%shl_ln45_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_36, i8 0" [nn.cpp:45]   --->   Operation 562 'bitconcatenate' 'shl_ln45_35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 563 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_36 = add i24 %shl_ln45_35, i24 %mul_ln45_37" [nn.cpp:45]   --->   Operation 563 'add' 'add_ln45_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 564 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_37)   --->   "%mul_ln45_38 = mul i24 %sext_ln45_81, i24 %sext_ln45_38_cast" [nn.cpp:45]   --->   Operation 564 'mul' 'mul_ln45_38' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 565 [1/2] (2.15ns)   --->   "%layer1_weights_39_load = load i6 %layer1_weights_39_addr" [nn.cpp:45]   --->   Operation 565 'load' 'layer1_weights_39_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_40 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln45_82 = sext i13 %layer1_weights_39_load" [nn.cpp:45]   --->   Operation 566 'sext' 'sext_ln45_82' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 567 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_38)   --->   "%mul_ln45_39 = mul i24 %sext_ln45_82, i24 %sext_ln45_39_cast" [nn.cpp:45]   --->   Operation 567 'mul' 'mul_ln45_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 568 [1/1] (0.00ns)   --->   "%layer1_weights_40_addr = getelementptr i12 %layer1_weights_40, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 568 'getelementptr' 'layer1_weights_40_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 569 [2/2] (2.15ns)   --->   "%layer1_weights_40_load = load i6 %layer1_weights_40_addr" [nn.cpp:45]   --->   Operation 569 'load' 'layer1_weights_40_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>

State 41 <SV = 40> <Delay = 4.20>
ST_41 : Operation 570 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_36 = add i24 %shl_ln45_35, i24 %mul_ln45_37" [nn.cpp:45]   --->   Operation 570 'add' 'add_ln45_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 571 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_37)   --->   "%mul_ln45_38 = mul i24 %sext_ln45_81, i24 %sext_ln45_38_cast" [nn.cpp:45]   --->   Operation 571 'mul' 'mul_ln45_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_36, i32 8, i32 23" [nn.cpp:45]   --->   Operation 572 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln45_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_37, i8 0" [nn.cpp:45]   --->   Operation 573 'bitconcatenate' 'shl_ln45_36' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 574 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_37 = add i24 %shl_ln45_36, i24 %mul_ln45_38" [nn.cpp:45]   --->   Operation 574 'add' 'add_ln45_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 575 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_38)   --->   "%mul_ln45_39 = mul i24 %sext_ln45_82, i24 %sext_ln45_39_cast" [nn.cpp:45]   --->   Operation 575 'mul' 'mul_ln45_39' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 576 [1/2] (2.15ns)   --->   "%layer1_weights_40_load = load i6 %layer1_weights_40_addr" [nn.cpp:45]   --->   Operation 576 'load' 'layer1_weights_40_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 64> <ROM>
ST_41 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln45_83 = sext i12 %layer1_weights_40_load" [nn.cpp:45]   --->   Operation 577 'sext' 'sext_ln45_83' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 578 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_39)   --->   "%mul_ln45_40 = mul i24 %sext_ln45_83, i24 %sext_ln45_40_cast" [nn.cpp:45]   --->   Operation 578 'mul' 'mul_ln45_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 579 [1/1] (0.00ns)   --->   "%layer1_weights_41_addr = getelementptr i13 %layer1_weights_41, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 579 'getelementptr' 'layer1_weights_41_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 580 [2/2] (2.15ns)   --->   "%layer1_weights_41_load = load i6 %layer1_weights_41_addr" [nn.cpp:45]   --->   Operation 580 'load' 'layer1_weights_41_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 42 <SV = 41> <Delay = 4.20>
ST_42 : Operation 581 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_37 = add i24 %shl_ln45_36, i24 %mul_ln45_38" [nn.cpp:45]   --->   Operation 581 'add' 'add_ln45_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 582 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_38)   --->   "%mul_ln45_39 = mul i24 %sext_ln45_82, i24 %sext_ln45_39_cast" [nn.cpp:45]   --->   Operation 582 'mul' 'mul_ln45_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_37, i32 8, i32 23" [nn.cpp:45]   --->   Operation 583 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln45_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_38, i8 0" [nn.cpp:45]   --->   Operation 584 'bitconcatenate' 'shl_ln45_37' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 585 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_38 = add i24 %shl_ln45_37, i24 %mul_ln45_39" [nn.cpp:45]   --->   Operation 585 'add' 'add_ln45_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 586 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_39)   --->   "%mul_ln45_40 = mul i24 %sext_ln45_83, i24 %sext_ln45_40_cast" [nn.cpp:45]   --->   Operation 586 'mul' 'mul_ln45_40' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 587 [1/2] (2.15ns)   --->   "%layer1_weights_41_load = load i6 %layer1_weights_41_addr" [nn.cpp:45]   --->   Operation 587 'load' 'layer1_weights_41_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_42 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln45_84 = sext i13 %layer1_weights_41_load" [nn.cpp:45]   --->   Operation 588 'sext' 'sext_ln45_84' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 589 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_40)   --->   "%mul_ln45_41 = mul i24 %sext_ln45_84, i24 %sext_ln45_41_cast" [nn.cpp:45]   --->   Operation 589 'mul' 'mul_ln45_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 590 [1/1] (0.00ns)   --->   "%layer1_weights_42_addr = getelementptr i13 %layer1_weights_42, i64 0, i64 %i_cast" [nn.cpp:45]   --->   Operation 590 'getelementptr' 'layer1_weights_42_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 591 [2/2] (2.15ns)   --->   "%layer1_weights_42_load = load i6 %layer1_weights_42_addr" [nn.cpp:45]   --->   Operation 591 'load' 'layer1_weights_42_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>

State 43 <SV = 42> <Delay = 4.20>
ST_43 : Operation 592 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_38 = add i24 %shl_ln45_37, i24 %mul_ln45_39" [nn.cpp:45]   --->   Operation 592 'add' 'add_ln45_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 593 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_39)   --->   "%mul_ln45_40 = mul i24 %sext_ln45_83, i24 %sext_ln45_40_cast" [nn.cpp:45]   --->   Operation 593 'mul' 'mul_ln45_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_38, i32 8, i32 23" [nn.cpp:45]   --->   Operation 594 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 595 [1/1] (0.00ns)   --->   "%shl_ln45_38 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_39, i8 0" [nn.cpp:45]   --->   Operation 595 'bitconcatenate' 'shl_ln45_38' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 596 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_39 = add i24 %shl_ln45_38, i24 %mul_ln45_40" [nn.cpp:45]   --->   Operation 596 'add' 'add_ln45_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 597 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_40)   --->   "%mul_ln45_41 = mul i24 %sext_ln45_84, i24 %sext_ln45_41_cast" [nn.cpp:45]   --->   Operation 597 'mul' 'mul_ln45_41' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 598 [1/2] (2.15ns)   --->   "%layer1_weights_42_load = load i6 %layer1_weights_42_addr" [nn.cpp:45]   --->   Operation 598 'load' 'layer1_weights_42_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 64> <ROM>
ST_43 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln45_85 = sext i13 %layer1_weights_42_load" [nn.cpp:45]   --->   Operation 599 'sext' 'sext_ln45_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 600 [3/3] (1.45ns) (grouped into DSP with root node add_ln45_41)   --->   "%mul_ln45_42 = mul i24 %sext_ln45_85, i24 %sext_ln45_42_cast" [nn.cpp:45]   --->   Operation 600 'mul' 'mul_ln45_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 4.20>
ST_44 : Operation 601 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_39 = add i24 %shl_ln45_38, i24 %mul_ln45_40" [nn.cpp:45]   --->   Operation 601 'add' 'add_ln45_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 602 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_40)   --->   "%mul_ln45_41 = mul i24 %sext_ln45_84, i24 %sext_ln45_41_cast" [nn.cpp:45]   --->   Operation 602 'mul' 'mul_ln45_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_39, i32 8, i32 23" [nn.cpp:45]   --->   Operation 603 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln45_39 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_40, i8 0" [nn.cpp:45]   --->   Operation 604 'bitconcatenate' 'shl_ln45_39' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 605 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_40 = add i24 %shl_ln45_39, i24 %mul_ln45_41" [nn.cpp:45]   --->   Operation 605 'add' 'add_ln45_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 606 [2/3] (1.45ns) (grouped into DSP with root node add_ln45_41)   --->   "%mul_ln45_42 = mul i24 %sext_ln45_85, i24 %sext_ln45_42_cast" [nn.cpp:45]   --->   Operation 606 'mul' 'mul_ln45_42' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 4.20>
ST_45 : Operation 607 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_40 = add i24 %shl_ln45_39, i24 %mul_ln45_41" [nn.cpp:45]   --->   Operation 607 'add' 'add_ln45_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 608 [1/3] (0.00ns) (grouped into DSP with root node add_ln45_41)   --->   "%mul_ln45_42 = mul i24 %sext_ln45_85, i24 %sext_ln45_42_cast" [nn.cpp:45]   --->   Operation 608 'mul' 'mul_ln45_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_40, i32 8, i32 23" [nn.cpp:45]   --->   Operation 609 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln45_40 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_41, i8 0" [nn.cpp:45]   --->   Operation 610 'bitconcatenate' 'shl_ln45_40' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 611 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_41 = add i24 %shl_ln45_40, i24 %mul_ln45_42" [nn.cpp:45]   --->   Operation 611 'add' 'add_ln45_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 612 [1/1] (0.00ns)   --->   "%layer1_bias_addr = getelementptr i11 %layer1_bias, i64 0, i64 %i_cast" [nn.cpp:47]   --->   Operation 612 'getelementptr' 'layer1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 613 [2/2] (2.15ns)   --->   "%layer1_bias_load = load i6 %layer1_bias_addr" [nn.cpp:47]   --->   Operation 613 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>

State 46 <SV = 45> <Delay = 6.44>
ST_46 : Operation 614 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln45_41 = add i24 %shl_ln45_40, i24 %mul_ln45_42" [nn.cpp:45]   --->   Operation 614 'add' 'add_ln45_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln45_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln45_41, i32 8, i32 23" [nn.cpp:45]   --->   Operation 615 'partselect' 'trunc_ln45_s' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 616 [1/2] (2.15ns)   --->   "%layer1_bias_load = load i6 %layer1_bias_addr" [nn.cpp:47]   --->   Operation 616 'load' 'layer1_bias_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 64> <ROM>
ST_46 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i11 %layer1_bias_load" [nn.cpp:47]   --->   Operation 617 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %add_ln45_41, i32 8, i32 22" [nn.cpp:47]   --->   Operation 618 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i11 %layer1_bias_load" [nn.cpp:47]   --->   Operation 619 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 620 [1/1] (2.14ns)   --->   "%sum = add i16 %sext_ln47, i16 %trunc_ln45_s" [nn.cpp:47]   --->   Operation 620 'add' 'sum' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 621 [1/1] (2.14ns)   --->   "%add_ln43 = add i15 %sext_ln47_1, i15 %trunc_ln1" [nn.cpp:43]   --->   Operation 621 'add' 'add_ln43' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 622 [1/1] (2.14ns)   --->   "%icmp_ln12 = icmp_sgt  i16 %sum, i16 0" [nn.cpp:12->nn.cpp:48]   --->   Operation 622 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 629 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 629 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 3.14>
ST_47 : Operation 623 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [nn.cpp:42]   --->   Operation 623 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 624 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [nn.cpp:42]   --->   Operation 624 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 625 [1/1] (0.99ns)   --->   "%select_ln12 = select i1 %icmp_ln12, i15 %add_ln43, i15 0" [nn.cpp:12->nn.cpp:48]   --->   Operation 625 'select' 'select_ln12' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 626 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i15 %layer1_output, i64 0, i64 %i_cast" [nn.cpp:48]   --->   Operation 626 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 627 [1/1] (2.15ns)   --->   "%store_ln48 = store i15 %select_ln12, i6 %layer1_output_addr" [nn.cpp:48]   --->   Operation 627 'store' 'store_ln48' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 64> <RAM>
ST_47 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body" [nn.cpp:42]   --->   Operation 628 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.641ns
The critical path consists of the following:
	'alloca' operation ('i') [89]  (0.000 ns)
	'load' operation ('i', nn.cpp:42) on local variable 'i' [179]  (0.000 ns)
	'add' operation ('add_ln42', nn.cpp:42) [182]  (2.030 ns)
	'store' operation ('store_ln42', nn.cpp:42) of variable 'add_ln42', nn.cpp:42 on local variable 'i' [498]  (1.610 ns)

 <State 2>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer1_weights_1_load', nn.cpp:45) on array 'layer1_weights_1' [193]  (2.152 ns)
	'mul' operation of DSP[198] ('mul_ln45_1', nn.cpp:45) [195]  (1.450 ns)

 <State 3>: 5.570ns
The critical path consists of the following:
	'mul' operation ('mul_ln45', nn.cpp:45) [191]  (5.570 ns)

 <State 4>: 3.602ns
The critical path consists of the following:
	'load' operation ('layer1_weights_3_load', nn.cpp:45) on array 'layer1_weights_3' [207]  (2.152 ns)
	'mul' operation of DSP[212] ('mul_ln45_3', nn.cpp:45) [209]  (1.450 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[198] ('add_ln45', nn.cpp:45) [198]  (2.100 ns)
	'add' operation of DSP[205] ('add_ln45_1', nn.cpp:45) [205]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[205] ('add_ln45_1', nn.cpp:45) [205]  (2.100 ns)
	'add' operation of DSP[212] ('add_ln45_2', nn.cpp:45) [212]  (2.100 ns)

 <State 7>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[212] ('add_ln45_2', nn.cpp:45) [212]  (2.100 ns)
	'add' operation of DSP[219] ('add_ln45_3', nn.cpp:45) [219]  (2.100 ns)

 <State 8>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[219] ('add_ln45_3', nn.cpp:45) [219]  (2.100 ns)
	'add' operation of DSP[226] ('add_ln45_4', nn.cpp:45) [226]  (2.100 ns)

 <State 9>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[226] ('add_ln45_4', nn.cpp:45) [226]  (2.100 ns)
	'add' operation of DSP[233] ('add_ln45_5', nn.cpp:45) [233]  (2.100 ns)

 <State 10>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[233] ('add_ln45_5', nn.cpp:45) [233]  (2.100 ns)
	'add' operation of DSP[240] ('add_ln45_6', nn.cpp:45) [240]  (2.100 ns)

 <State 11>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[240] ('add_ln45_6', nn.cpp:45) [240]  (2.100 ns)
	'add' operation of DSP[247] ('add_ln45_7', nn.cpp:45) [247]  (2.100 ns)

 <State 12>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[247] ('add_ln45_7', nn.cpp:45) [247]  (2.100 ns)
	'add' operation of DSP[254] ('add_ln45_8', nn.cpp:45) [254]  (2.100 ns)

 <State 13>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[254] ('add_ln45_8', nn.cpp:45) [254]  (2.100 ns)
	'add' operation of DSP[261] ('add_ln45_9', nn.cpp:45) [261]  (2.100 ns)

 <State 14>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[261] ('add_ln45_9', nn.cpp:45) [261]  (2.100 ns)
	'add' operation of DSP[268] ('add_ln45_10', nn.cpp:45) [268]  (2.100 ns)

 <State 15>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[268] ('add_ln45_10', nn.cpp:45) [268]  (2.100 ns)
	'add' operation of DSP[275] ('add_ln45_11', nn.cpp:45) [275]  (2.100 ns)

 <State 16>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[275] ('add_ln45_11', nn.cpp:45) [275]  (2.100 ns)
	'add' operation of DSP[282] ('add_ln45_12', nn.cpp:45) [282]  (2.100 ns)

 <State 17>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[282] ('add_ln45_12', nn.cpp:45) [282]  (2.100 ns)
	'add' operation of DSP[289] ('add_ln45_13', nn.cpp:45) [289]  (2.100 ns)

 <State 18>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[289] ('add_ln45_13', nn.cpp:45) [289]  (2.100 ns)
	'add' operation of DSP[296] ('add_ln45_14', nn.cpp:45) [296]  (2.100 ns)

 <State 19>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[296] ('add_ln45_14', nn.cpp:45) [296]  (2.100 ns)
	'add' operation of DSP[303] ('add_ln45_15', nn.cpp:45) [303]  (2.100 ns)

 <State 20>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[303] ('add_ln45_15', nn.cpp:45) [303]  (2.100 ns)
	'add' operation of DSP[310] ('add_ln45_16', nn.cpp:45) [310]  (2.100 ns)

 <State 21>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[310] ('add_ln45_16', nn.cpp:45) [310]  (2.100 ns)
	'add' operation of DSP[317] ('add_ln45_17', nn.cpp:45) [317]  (2.100 ns)

 <State 22>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[317] ('add_ln45_17', nn.cpp:45) [317]  (2.100 ns)
	'add' operation of DSP[324] ('add_ln45_18', nn.cpp:45) [324]  (2.100 ns)

 <State 23>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[324] ('add_ln45_18', nn.cpp:45) [324]  (2.100 ns)
	'add' operation of DSP[331] ('add_ln45_19', nn.cpp:45) [331]  (2.100 ns)

 <State 24>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[331] ('add_ln45_19', nn.cpp:45) [331]  (2.100 ns)
	'add' operation of DSP[338] ('add_ln45_20', nn.cpp:45) [338]  (2.100 ns)

 <State 25>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[338] ('add_ln45_20', nn.cpp:45) [338]  (2.100 ns)
	'add' operation of DSP[345] ('add_ln45_21', nn.cpp:45) [345]  (2.100 ns)

 <State 26>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[345] ('add_ln45_21', nn.cpp:45) [345]  (2.100 ns)
	'add' operation of DSP[352] ('add_ln45_22', nn.cpp:45) [352]  (2.100 ns)

 <State 27>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[352] ('add_ln45_22', nn.cpp:45) [352]  (2.100 ns)
	'add' operation of DSP[359] ('add_ln45_23', nn.cpp:45) [359]  (2.100 ns)

 <State 28>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[359] ('add_ln45_23', nn.cpp:45) [359]  (2.100 ns)
	'add' operation of DSP[366] ('add_ln45_24', nn.cpp:45) [366]  (2.100 ns)

 <State 29>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[366] ('add_ln45_24', nn.cpp:45) [366]  (2.100 ns)
	'add' operation of DSP[373] ('add_ln45_25', nn.cpp:45) [373]  (2.100 ns)

 <State 30>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[373] ('add_ln45_25', nn.cpp:45) [373]  (2.100 ns)
	'add' operation of DSP[380] ('add_ln45_26', nn.cpp:45) [380]  (2.100 ns)

 <State 31>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[380] ('add_ln45_26', nn.cpp:45) [380]  (2.100 ns)
	'add' operation of DSP[387] ('add_ln45_27', nn.cpp:45) [387]  (2.100 ns)

 <State 32>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[387] ('add_ln45_27', nn.cpp:45) [387]  (2.100 ns)
	'add' operation of DSP[394] ('add_ln45_28', nn.cpp:45) [394]  (2.100 ns)

 <State 33>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[394] ('add_ln45_28', nn.cpp:45) [394]  (2.100 ns)
	'add' operation of DSP[401] ('add_ln45_29', nn.cpp:45) [401]  (2.100 ns)

 <State 34>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[401] ('add_ln45_29', nn.cpp:45) [401]  (2.100 ns)
	'add' operation of DSP[408] ('add_ln45_30', nn.cpp:45) [408]  (2.100 ns)

 <State 35>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[408] ('add_ln45_30', nn.cpp:45) [408]  (2.100 ns)
	'add' operation of DSP[415] ('add_ln45_31', nn.cpp:45) [415]  (2.100 ns)

 <State 36>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[415] ('add_ln45_31', nn.cpp:45) [415]  (2.100 ns)
	'add' operation of DSP[422] ('add_ln45_32', nn.cpp:45) [422]  (2.100 ns)

 <State 37>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[422] ('add_ln45_32', nn.cpp:45) [422]  (2.100 ns)
	'add' operation of DSP[429] ('add_ln45_33', nn.cpp:45) [429]  (2.100 ns)

 <State 38>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[429] ('add_ln45_33', nn.cpp:45) [429]  (2.100 ns)
	'add' operation of DSP[436] ('add_ln45_34', nn.cpp:45) [436]  (2.100 ns)

 <State 39>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[436] ('add_ln45_34', nn.cpp:45) [436]  (2.100 ns)
	'add' operation of DSP[443] ('add_ln45_35', nn.cpp:45) [443]  (2.100 ns)

 <State 40>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[443] ('add_ln45_35', nn.cpp:45) [443]  (2.100 ns)
	'add' operation of DSP[450] ('add_ln45_36', nn.cpp:45) [450]  (2.100 ns)

 <State 41>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[450] ('add_ln45_36', nn.cpp:45) [450]  (2.100 ns)
	'add' operation of DSP[457] ('add_ln45_37', nn.cpp:45) [457]  (2.100 ns)

 <State 42>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[457] ('add_ln45_37', nn.cpp:45) [457]  (2.100 ns)
	'add' operation of DSP[464] ('add_ln45_38', nn.cpp:45) [464]  (2.100 ns)

 <State 43>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[464] ('add_ln45_38', nn.cpp:45) [464]  (2.100 ns)
	'add' operation of DSP[471] ('add_ln45_39', nn.cpp:45) [471]  (2.100 ns)

 <State 44>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[471] ('add_ln45_39', nn.cpp:45) [471]  (2.100 ns)
	'add' operation of DSP[478] ('add_ln45_40', nn.cpp:45) [478]  (2.100 ns)

 <State 45>: 4.200ns
The critical path consists of the following:
	'add' operation of DSP[478] ('add_ln45_40', nn.cpp:45) [478]  (2.100 ns)
	'add' operation of DSP[485] ('add_ln45_41', nn.cpp:45) [485]  (2.100 ns)

 <State 46>: 6.444ns
The critical path consists of the following:
	'load' operation ('layer1_bias_load', nn.cpp:47) on array 'layer1_bias' [488]  (2.152 ns)
	'add' operation ('sum', nn.cpp:47) [492]  (2.146 ns)
	'icmp' operation ('icmp_ln12', nn.cpp:12->nn.cpp:48) [494]  (2.146 ns)

 <State 47>: 3.147ns
The critical path consists of the following:
	'select' operation ('select_ln12', nn.cpp:12->nn.cpp:48) [495]  (0.995 ns)
	'store' operation ('store_ln48', nn.cpp:48) of variable 'select_ln12', nn.cpp:12->nn.cpp:48 on array 'layer1_output' [497]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
