#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb 28 19:10:41 2019
# Process ID: 18772
# Current directory: C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.runs/synth_1
# Command line: vivado.exe -log BoardMap.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BoardMap.tcl
# Log file: C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.runs/synth_1/BoardMap.vds
# Journal file: C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source BoardMap.tcl -notrace
Command: synth_design -top BoardMap -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 332.387 ; gain = 102.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BoardMap' [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.srcs/sources_1/new/BoardMap.v:23]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-256] done synthesizing module 'Display' (1#1) [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-638] synthesizing module 'ALUBase' [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.srcs/sources_1/new/ALUBase.v:23]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/RippleCarryAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/full_adder.v:2]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (2#1) [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/full_adder.v:2]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (3#1) [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/RippleCarryAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUBase' (4#1) [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.srcs/sources_1/new/ALUBase.v:23]
INFO: [Synth 8-256] done synthesizing module 'BoardMap' (5#1) [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.srcs/sources_1/new/BoardMap.v:23]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[9]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[8]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[7]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[6]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[5]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[4]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[3]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[14]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[13]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[12]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[11]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[10]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[9]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[8]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[7]
WARNING: [Synth 8-3331] design BoardMap has unconnected port SW[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 384.773 ; gain = 154.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 384.773 ; gain = 154.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Basys3.xdc]
Finished Parsing XDC File [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BoardMap_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BoardMap_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 717.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 717.840 ; gain = 487.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 717.840 ; gain = 487.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 717.840 ; gain = 487.977
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cntr_reg was removed.  [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.srcs/sources_1/new/Display.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.srcs/sources_1/new/ALUBase.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.srcs/sources_1/new/ALUBase.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'sel_reg' [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.srcs/sources_1/new/ALUBase.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 717.840 ; gain = 487.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BoardMap 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module Display 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module RippleCarryAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ALUBase 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element disp/cntr_reg was removed.  [C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.srcs/sources_1/new/Display.v:35]
WARNING: [Synth 8-3917] design BoardMap has port SSEG_AN[3] driven by constant 1
WARNING: [Synth 8-3917] design BoardMap has port SSEG_AN[2] driven by constant 1
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[9]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[8]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[7]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[6]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[5]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[4]
WARNING: [Synth 8-3331] design BoardMap has unconnected port LED[3]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 717.840 ; gain = 487.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 717.840 ; gain = 487.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 730.934 ; gain = 501.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 735.336 ; gain = 505.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 735.336 ; gain = 505.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 735.336 ; gain = 505.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 735.336 ; gain = 505.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 735.336 ; gain = 505.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 735.336 ; gain = 505.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 735.336 ; gain = 505.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     5|
|4     |LUT2   |     5|
|5     |LUT3   |     6|
|6     |LUT4   |    12|
|7     |LUT5   |    14|
|8     |LUT6   |    26|
|9     |FDRE   |    41|
|10    |LD     |    13|
|11    |IBUF   |    13|
|12    |OBUF   |    21|
|13    |OBUFT  |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   169|
|2     |  ALU    |ALUBase |    58|
|3     |  disp   |Display |    35|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 735.336 ; gain = 505.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 735.336 ; gain = 172.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 735.336 ; gain = 505.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 735.336 ; gain = 508.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel/Documents/College/3C7/3C7-Assignment-1/Assignment1.runs/synth_1/BoardMap.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BoardMap_utilization_synth.rpt -pb BoardMap_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 735.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 28 19:11:25 2019...
