Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/granthaack/bin/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 3794b9ca3d6c44b1876f654dafea68e8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.cla_sub
Compiling module xil_defaultlib.com_and
Compiling module xil_defaultlib.com_or
Compiling module xil_defaultlib.com_xor
Compiling module xil_defaultlib.com_not
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav
