// Seed: 2537793138
module module_0 (
    output wand id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri id_6,
    output wor id_7
);
  wire id_9;
  assign module_1.id_15 = 0;
endmodule
module module_0 #(
    parameter id_13 = 32'd61,
    parameter id_35 = 32'd30,
    parameter id_6  = 32'd78
) (
    input wire id_0,
    output tri1 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wor id_4,
    input wor id_5,
    input tri0 _id_6,
    input wor id_7,
    input tri id_8,
    input supply1 id_9,
    output uwire id_10,
    output wor id_11,
    input tri1 id_12,
    input wand _id_13,
    output supply1 id_14,
    input uwire id_15,
    output supply1 id_16,
    input wor id_17,
    input tri id_18,
    input tri0 id_19,
    input uwire id_20,
    input wor id_21,
    input uwire module_1,
    input wire id_23,
    input tri id_24,
    input wand id_25,
    input tri0 id_26,
    input wand id_27,
    input tri1 id_28,
    input wand id_29,
    output tri0 id_30,
    input tri0 id_31,
    output supply0 id_32,
    input tri1 id_33,
    input wor id_34,
    input tri _id_35,
    inout wire id_36,
    output uwire id_37,
    input tri1 id_38,
    output supply1 id_39
);
  logic id_41[id_35 : id_13];
  ;
  logic id_42;
  ;
  assign id_41[id_6] = id_28 == -1;
  module_0 modCall_1 (
      id_37,
      id_9,
      id_16,
      id_8,
      id_10,
      id_23,
      id_25,
      id_3
  );
endmodule
