#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May  3 16:07:26 2025
# Process ID: 32920
# Current directory: D:/vivado_project/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log newmod.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source newmod.tcl
# Log file: D:/vivado_project/project_2/project_2.runs/synth_1/newmod.vds
# Journal file: D:/vivado_project/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source newmod.tcl -notrace
Command: synth_design -top newmod -part xc7z007sclg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12848 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 429.457 ; gain = 97.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'newmod' [D:/vivado_project/project_2/srcs/newmod.v:23]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [D:/vivado_project/project_2/srcs/newmod.v:95]
	Parameter m bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (1#1) [D:/vivado_project/project_2/srcs/newmod.v:95]
WARNING: [Synth 8-689] width (25) of port connection 'mul_out' does not match port width (24) of module 'multiplier' [D:/vivado_project/project_2/srcs/newmod.v:38]
WARNING: [Synth 8-689] width (25) of port connection 'mul_out' does not match port width (24) of module 'multiplier' [D:/vivado_project/project_2/srcs/newmod.v:39]
WARNING: [Synth 8-689] width (25) of port connection 'mul_out' does not match port width (24) of module 'multiplier' [D:/vivado_project/project_2/srcs/newmod.v:40]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [D:/vivado_project/project_2/srcs/newmod.v:84]
	Parameter n bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [D:/vivado_project/project_2/srcs/newmod.v:84]
WARNING: [Synth 8-689] width (25) of port connection 'a_in' does not match port width (24) of module 'full_adder' [D:/vivado_project/project_2/srcs/newmod.v:42]
WARNING: [Synth 8-689] width (25) of port connection 'b_in' does not match port width (24) of module 'full_adder' [D:/vivado_project/project_2/srcs/newmod.v:42]
WARNING: [Synth 8-689] width (25) of port connection 'sum_out' does not match port width (24) of module 'full_adder' [D:/vivado_project/project_2/srcs/newmod.v:42]
WARNING: [Synth 8-689] width (25) of port connection 'a_in' does not match port width (24) of module 'full_adder' [D:/vivado_project/project_2/srcs/newmod.v:43]
WARNING: [Synth 8-689] width (25) of port connection 'b_in' does not match port width (24) of module 'full_adder' [D:/vivado_project/project_2/srcs/newmod.v:43]
WARNING: [Synth 8-689] width (25) of port connection 'sum_out' does not match port width (24) of module 'full_adder' [D:/vivado_project/project_2/srcs/newmod.v:43]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/vivado_project/project_2/srcs/newmod.v:106]
INFO: [Synth 8-226] default block is never used [D:/vivado_project/project_2/srcs/newmod.v:119]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (3#1) [D:/vivado_project/project_2/srcs/newmod.v:106]
INFO: [Synth 8-6155] done synthesizing module 'newmod' (4#1) [D:/vivado_project/project_2/srcs/newmod.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 486.297 ; gain = 154.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 486.297 ; gain = 154.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 486.297 ; gain = 154.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 486.297 ; gain = 154.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 1     
	               12 Bit    Registers := 6     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module newmod 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	               12 Bit    Registers := 6     
Module full_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
Module decoder_2x4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP dut1/mul_out, operation Mode is: A*B.
DSP Report: operator dut1/mul_out is absorbed into DSP dut1/mul_out.
DSP Report: Generating DSP dut4/sum_out, operation Mode is: PCIN+A*B.
DSP Report: operator dut4/sum_out is absorbed into DSP dut4/sum_out.
DSP Report: operator dut2/mul_out is absorbed into DSP dut4/sum_out.
DSP Report: Generating DSP dut5/sum_out, operation Mode is: PCIN+A*B.
DSP Report: operator dut5/sum_out is absorbed into DSP dut5/sum_out.
DSP Report: operator dut3/mul_out is absorbed into DSP dut5/sum_out.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\y_reg_reg[24] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 618.262 ; gain = 286.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B    | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier  | PCIN+A*B    | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:40]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:40]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 618.262 ; gain = 286.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:75]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:38]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:40]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/vivado_project/project_2/srcs/newmod.v:40]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 618.750 ; gain = 287.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.750 ; gain = 287.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.750 ; gain = 287.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.750 ; gain = 287.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.750 ; gain = 287.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.750 ; gain = 287.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.750 ; gain = 287.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     3|
|3     |LUT2    |    24|
|4     |LUT3    |     3|
|5     |FDCE    |    73|
|6     |IBUF    |    53|
|7     |OBUF    |    25|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   182|
|2     |  dut1   |multiplier   |     1|
|3     |  dut4   |full_adder   |     1|
|4     |  dut5   |full_adder_0 |    25|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.750 ; gain = 287.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.750 ; gain = 287.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.750 ; gain = 287.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 732.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 732.305 ; gain = 413.742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 732.305 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/vivado_project/project_2/project_2.runs/synth_1/newmod.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file newmod_utilization_synth.rpt -pb newmod_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  3 16:07:48 2025...
