Running: D:\XilinxIse\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Users/AAI_CPU/Top_SCPU_IOBUS_App_isim_beh.exe -prj D:/Users/AAI_CPU/Top_SCPU_IOBUS_App_beh.prj work.Top_SCPU_IOBUS_App work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Users/AAI_CPU/xor32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/srl32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/SignalExt_32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/or_bit_32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/or32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/nor32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/mux8to1_32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/and32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/ADC32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/Regs.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/REG32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/mux4to1_5.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/mux4to1_32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/mux2to1_32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/Ext_32_Unsigned.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/Ext_32.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/ALU.vf" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/vga_sync.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/pixel_generation.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/Data_path.vf" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/ctrl.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/VGA_controller.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/Muliti_CPU.vf" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/MIO_BUS.v" into library work
WARNING:HDLCompiler:327 - "D:/Users/AAI_CPU/MIO_BUS.v" Line 84: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "D:/Users/AAI_CPU/MIO_BUS.v" Line 90: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "D:/Users/AAI_CPU/MIO_BUS.v" Line 91: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "D:/Users/AAI_CPU/led_Dev_IO.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/keyboard_buffer.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/ipcore_dir/VRAM.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/ipcore_dir/RAM_B.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/Counter_3channel.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/clk_div.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/Anti_jitter.v" into library work
Analyzing Verilog file "D:/Users/AAI_CPU/Top_SCPU_IOBUS_App.vf" into library work
Analyzing Verilog file "D:/XilinxIse/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "D:/Users/AAI_CPU/MIO_BUS.v" Line 84: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "D:/Users/AAI_CPU/MIO_BUS.v" Line 90: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "D:/Users/AAI_CPU/MIO_BUS.v" Line 91: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:1016 - "D:/Users/AAI_CPU/VGA_controller.v" Line 34: Port p_tick is not connected to this instance
Completed static elaboration
Compiling module ctrl
Compiling module REG32
Compiling module Ext_32
Compiling module mux4to1_32
Compiling module mux4to1_5
Compiling module mux2to1_32
Compiling module ADC32
Compiling module xor32
Compiling module nor32
Compiling module srl32
Compiling module or_bit_32
Compiling module SignalExt_32
Compiling module or32
Compiling module and32
Compiling module mux8to1_32
Compiling module GND
Compiling module alu_MUSER_Data_path
Compiling module Regs
Compiling module XOR2
Compiling module INV
Compiling module AND2
Compiling module OR2
Compiling module VCC
Compiling module Ext_32_Unsigned
Compiling module Data_path
Compiling module Muliti_CPU_MUSER_Top_SCPU_IOBUS_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RAM_B
Compiling module MIO_BUS
Compiling module clk_div
Compiling module Anti_jitter
Compiling module Counter_x
Compiling module led_Dev_IO
Compiling module vga_sync
Compiling module pixel_generation
Compiling module VGA_controller
Compiling module ps2key
Compiling module keyboard_buffer
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="spar...
Compiling module VRAM
Compiling module Top_SCPU_IOBUS_App
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 24 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\Top_SCPU_IOBUS_App_isim_beh.exe.sim\libPortability.dll".
Compiled 45 Verilog Units
Built simulation executable D:/Users/AAI_CPU/Top_SCPU_IOBUS_App_isim_beh.exe
Fuse Memory Usage: 33788 KB
Fuse CPU Usage: 796 ms
