Girish Venkataramani , Seth C. Goldstein, Operation chaining asynchronous pipelined circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
J. Ramanujam , Sandeep Deshpande , Jinpyo Hong , Mahmut Kandemir, A Heuristic for Clock Selection in High-Level Synthesis, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.414, January 07-11, 2002
Elie Torbey , John P. Knight, Multiclock selection and synthesis for CDFGs using optimal clock sets and genetic algorithms, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.5, p.599-607, October 2001
Hyunuk Jung , Kangnyoung Lee , Soonhoi Ha, Efficient hardware controller synthesis for synchronous dataflow graph in system level design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.423-428, August 2002
