0.7
2020.2
Oct 14 2022
05:07:14
/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/and_gate.vhd,1675605575,vhdl,,,,and_gate,,,,,,,,
/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/full_adder.vhd,1675614819,vhdl,,,,full_adder,,,,,,,,
/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/half_adder.vhd,1675614142,vhdl,,,,half_adder,,,,,,,,
/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/or_gate.vhd,1675605630,vhdl,,,,or_gate,,,,,,,,
/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/subtractor_4bit.vhd,1675616882,vhdl,,,,subtractor_4bit,,,,,,,,
/home/rupambora/VLSI_System_Design_ECE2324_LAB/VLSI_System_Design_ECE2324_LAB.srcs/sources_1/new/xor_gate.vhd,1675606232,vhdl,,,,xor_gate,,,,,,,,
