#include <stdint.h>

#include "ili9320.h"
#include "gpio.h"
#include "flexbus.h"
#include "common.h"


typedef struct 
{
    uint32_t id;
    uint32_t cmd_gram;
    uint32_t cmd_setx;
    uint32_t cmd_sety;
}lcd_t;

static lcd_t lcd_dev;


//FlexBus总线定义
#define ILI9320_BASE                        (0x70000000)
#define ILI9320_CMD_BASE                    (0x70000000)
#define ILI9320_DATA_BASE                   (0x78000000)

/* ILI9341 registers */
#define SWRESET 	0x01 //Software Reset
#define RDDIDIF 	0x04 //Read Display Identification Information
#define RDDST   	0x09 //Read Display Status
#define RDDPM   	0x0A //Read Display Power Mode
#define RDDMADCTL	0x0B //Read Display MADCTL
#define RDDCOLMOD	0x0C //Read Display Pixel Format
#define RDDIM		0x0D //Read Display Image Mode
#define RDDSM		0x0E //Read Display Signal Mode
#define RDDSDR		0x0F //Read Display Self-Diagnostic Result
#define SPLIN		0x10 //Enter Sleep Mode
#define SLPOUT		0x11 //Sleep Out
#define PTLON		0x12 //Partial Mode On
#define NORON		0x13 //Normal Display Mode On
#define DINVOFF		0x20 //Display Inversion OFF
#define DINVON		0x21 //Display Inversion ON
#define GAMSET      0x26 //Gamma Set
#define DISPOFF		0x28 //Display OFF
#define DISPON		0x29 //Display ON
#define CASET		0x2A //Column Address Set
#define PASET		0x2B //Page Address Set
#define RAMWR		0x2C //Memory Write
#define RGBSET		0x2D //Color Set
#define RAMRD       0x2E //Memory Read
#define PLTAR		0x30 //Partial Area
#define VSCRDEF		0x33 //Vertical Scrolling Definition
#define TEOFF		0x34 //Tearing Effect Line OFF
#define TEON		0x35 //Tearing Effect Line ON
#define MADCTL		0x36 //Memory Access Control
#define VSCRSADD	0x37 //Vertical Scrolling Start Address
#define IDMOFF		0x38 //Idle Mode OFF
#define IDMON		0x39 //Idle Mode ON
#define PIXSET		0x3A //Pixel Format Set
#define RAMWRC      0x3C //Write Memory Continue
#define RAMRDC		0x3E //Read  Memory Continue
#define STTS		0x44 //Set Tear Scanline 
#define GTSL		0x45 //Get Scan line
#define WRDISBV		0x51 //Write Display Brightness
#define RDDISBV		0x52 //Read Display Brightness Value
#define WRCTRLD		0x53 //Write Control Display
#define RDCTRLD		0x54 //Read Control Display
#define WRCABC		0x55 //Write Content Adaptive Brightness Control
#define RDCABC		0x56 //Read Content Adaptive Brightness Control
#define WRCABCMIN	0x5E //Write CABC Minimum Brightness
#define RDCABCMIN	0x5F //Read CABC Minimum Brightnes
#define RDID1		0xDA //Read ID1
#define RDID2		0xDB //Read ID2
#define RDID3		0xDC //Read ID3
#define IFMODE		0xB0 //Interface Mode Control
#define FRMCTR1		0xB1 //Frame Rate Control (In Normal Mode / Full colors
#define FRMCTR2		0xB2 //Frame Rate Control (In Idle Mode / 8l colors)
#define FRMCTR3		0xB3 //Frame Rate Control (In Partial Mode / Full colors)
#define INVTR		0xB4 //Display Inversion Control
#define PRCTR		0xB5 //Blanking Porch
#define DISCTRL		0xB6 //Display Function Control
#define ETMOD		0xB7 //Entry Mode Set
#define BKCTL1		0xB8 //Backlight Control 1 
#define BKCTL2		0xB9 //Backlight Control 2 
#define BKCTL3		0xBA //Backlight Control 3 
#define BKCTL4		0xBB //Backlight Control 4 
#define BKCTL5		0xBC //Backlight Control 5
#define BKCTL7		0xBE //Backlight Control 7
#define BKCTL8		0xBF //Backlight Control 8
#define PWCTRL1		0xC0 //Power Control 1
#define PWCTRL2		0xC1 //Power Control 2
#define VMCTRL1		0xC5 //VCOM Control 1
#define VMCTRL2		0xC7 //VCOM Control 2
#define NVMWR		0xD0 //NV Memory Write
#define NVMPKEY		0xD1 //NV Memory Protection Key
#define RDNVM		0xD2 //NV Memory Status Read
#define RDID4		0xD3 //Read ID4
#define PGAMCTRL	0xE0 //Positive Gamma Control
#define NGAMCTRL	0xE1 //Negative Gamma Correction
#define DGAMCTRL1	0xE2 //Digital Gamma Control 1
#define DGAMCTRL2	0xE3 //Digital Gamma Control 2
#define IFCTL		0xF6 //16bits Data Format Selection
#define PWCTLA		0xCB //Power control A 
#define PWCTLB		0xCF //Power control B 
#define DTIMCTLA	0xE8 //Driver timing control A 
#define DTIMCTLB	0xEA //Driver timing control B 
#define PWONSCTL	0xED //Power on sequence control 
#define EN3G		0xF2 //Enable_3G 
#define PRCTL		0xF7 //Pump ratio control 

static inline void WR_CMD(uint16_t cmd)
{
    *(volatile uint16_t*)ILI9320_CMD_BASE = cmd;
}

static inline uint16_t RD_DATA(void)
{
    return *(volatile uint16_t*)ILI9320_DATA_BASE;
}

static inline void WR_DATA(uint16_t data)
{
    *(volatile uint16_t*)ILI9320_DATA_BASE = data;
}


static void write_reg(uint16_t addr, uint16_t val)
{
    WR_CMD(addr);
    WR_DATA(val);
}

static uint16_t read_reg(uint16_t addr)
{
    WR_CMD(addr);
    return RD_DATA();
}

uint16_t ili9320_get_id(void)
{
    uint32_t id;
    id = read_reg(0x00);
    
    /* try ILI9341 */
    if(id < 0XFF || id == 0XFFFF || id == 0X9300)
    {
        WR_CMD(0XD3);			   
		id = RD_DATA();//dummy read 	
 		id = RD_DATA();
  		id = RD_DATA();   								   
 		id <<= 8;
		id |= RD_DATA();   	
    }
    return id;
}

static uint16_t LCD_BGR2RGB(uint16_t c)
{
	uint16_t  r,g,b,rgb;   
	b=(c>>0)&0x1f;
	g=(c>>5)&0x3f;
	r=(c>>11)&0x1f;	 
	rgb=(b<<11)+(g<<5)+(r<<0);		 
	return(rgb);
} 


int ili9320_read_pixel(int x, int y)
{
    int value;
    write_reg(0x0020, x);
    write_reg(0x0021, y);
    WR_CMD(0x0022);
    value = RD_DATA();
    WR_CMD(0x0022);
    value = RD_DATA();
    return LCD_BGR2RGB(value);
}

void ili9320_clear(int c)
{
	int i;
    ili9320_set_window(0, 0, 240, 320);
    WR_CMD(lcd_dev.cmd_gram);
	for(i = 0; i < (LCD_X_MAX * LCD_Y_MAX); i++)
	{
		WR_DATA(c);	   
	}
}

void ili9320_write_gram(uint16_t *buf, int len)
{
    WR_CMD(0x0022);
    while(len--)
    {
        WR_DATA(*buf++);
    }
}

void ili9320_write_pixel(int x, int y, int c)
{
    switch(lcd_dev.id)
    {
        case 0x9320:
            write_reg(0x0020, x);
            write_reg(0x0021, y);
            WR_CMD(0x0022);
            WR_DATA(c);
            break;
        case 0x8989:
            write_reg(0x004e,x);        
            write_reg(0x004f,y);  
            WR_CMD(0x0022);
            WR_DATA(c);
            break;
        case 0x9341:
            WR_CMD(0x2A);
            WR_DATA(x>>8); 
            WR_DATA(x&0XFF);
            WR_CMD(0x2B);
            WR_DATA(y>>8); 
            WR_DATA(y&0XFF);
            WR_CMD(0x2C);
            WR_DATA(c); 
            break;
        default:
            break;   
    }
  
}

void ili9320_set_window(int x, int y, int xlen, int ylen)
{
    switch(lcd_dev.id)
    {
        case 0x9341:
            WR_CMD(lcd_dev.cmd_setx); 
            WR_DATA(x>>8); 
            WR_DATA(x&0XFF);	 
            WR_DATA(xlen>>8); 
            WR_DATA(xlen&0XFF);  
            WR_CMD(lcd_dev.cmd_sety); 
            WR_DATA(y>>8); 
            WR_DATA(y&0XFF); 
            WR_DATA(ylen>>8); 
            WR_DATA(ylen&0XFF); 
            break;
        case 0x9320:
            write_reg(0x0020, x);
            write_reg(0x0021, y);
            write_reg(0x0050, x);
            write_reg(0x0052, y);
            write_reg(0x0051, x + xlen - 1);
            write_reg(0x0053, y + ylen - 1);  
            break;        
        case 0x8989:
            write_reg(0x004e,x);       
            write_reg(0x004f,y);  
            write_reg(0x0044, (x|((x + xlen - 1)<<8)));
            write_reg(0x0045, y);
            write_reg(0x0046, y + ylen - 1);   
            break;
        default:
            break;   
    }    
} 

void ili9320_hline(int xs, int xe, int y, int c)
{
    switch(lcd_dev.id)
    {
        case 0x9320:
            write_reg(0x03,(1<<5)|(1<<4)|(0<<3)|(1<<12));
            write_reg(0x0020, xs);
            write_reg(0x0021, y);
            WR_CMD(0x0022);
            while(xs < xe)
            {
                WR_DATA(c);
                xs++;
            }
          //  write_reg(0x03,(1<<5)|(1<<4)|(0<<3)|(1<<12));
            break;
        case 0x8989:
            write_reg(0x11,0x6070|(1<<5)|(1<<4)|(0<<3));
            write_reg(0x004e, xs);
            write_reg(0x004f, y);
            WR_CMD(0x0022);
            while(xs < xe)
            {
            WR_DATA(c);
            xs++;
            }
            write_reg(0x11,(1<<5)|(1<<4)|(0<<3));
            break;
        default:
            break;   
    }
   
}


void ili9320_vline(int ys, int ye, int x, int c)
{
    
    switch(lcd_dev.id)
    {
        case 0x9320:
            write_reg(0x03,(0<<5)|(0<<4)|(1<<3)|(1<<12));
            write_reg(0x0020, x);
            write_reg(0x0021, ys);
            WR_CMD(0x0022);
            while(ys < ye)
            {
                WR_DATA(c);
                ys++;
            }
           // write_reg(0x03,(1<<5)|(1<<4)|(0<<3)|(1<<12));
            break;
        case 0x8989:
            write_reg(0x11,0x6070|(0<<5)|(0<<4)|(1<<3));
            write_reg(0x004e, x);
            write_reg(0x004f, ys);
            WR_CMD(0x0022);
            while(ys < ye)
            {
				WR_DATA(c);
				ys++;
            }
          // write_reg(0x11,(1<<5)|(1<<4)|(0<<3));
            break;
        default:
            break;   
    }
}

int ili9320_get_lcd_size(int *x, int* y)
{
    *x = LCD_X_MAX;
    *y = LCD_Y_MAX;
    return 0;
}

int ili9320_init(void)
{
    int ret;
    ret = 1;
    uint32_t gpio_instance;
    /* ??flexbus???? ?????? ?????????? */
    /* Flexbus Init */
    SIM->SCGC5 |= (SIM_SCGC5_PORTA_MASK | SIM_SCGC5_PORTB_MASK | SIM_SCGC5_PORTC_MASK | SIM_SCGC5_PORTD_MASK | SIM_SCGC5_PORTE_MASK);
    /*control signals */
    PORTB->PCR[19] = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;          // FB_OE
    PORTD->PCR[1]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;          // CS0
    PORTA->PCR[26] = PORT_PCR_MUX(6)|PORT_PCR_DSE_MASK;          // A27
    PORTC->PCR[16] = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;          // FB_BE_23_16
    
    /*
    PORTB->PCR[18] = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD15
    PORTC->PCR[0]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD14
    PORTC->PCR[1]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD13
    PORTC->PCR[2]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD12
    PORTC->PCR[4]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD11
    PORTC->PCR[5]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD10
    PORTC->PCR[6]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD9
    PORTC->PCR[7]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD8
    PORTC->PCR[8]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD7
    PORTC->PCR[9]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD6
    PORTC->PCR[10] = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD5
    PORTD->PCR[2]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD4
    PORTD->PCR[3]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD3
    PORTD->PCR[4]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD2
    PORTD->PCR[5]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD1
    PORTD->PCR[6]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD0
    */
    
    PORTB->PCR[17]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD16
    PORTB->PCR[16]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD17
    PORTB->PCR[11]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD18
    PORTB->PCR[10]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD19
    PORTB->PCR[9]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD20
    PORTB->PCR[8]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD21
    PORTB->PCR[7]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD22
    PORTB->PCR[6]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD23
    PORTC->PCR[15]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD24
    PORTC->PCR[14]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD25
    PORTC->PCR[13]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD26
    PORTC->PCR[12]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD27
    PORTB->PCR[23]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD28
    PORTB->PCR[22]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD29
    PORTB->PCR[21]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD30
    PORTB->PCR[20]  = PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK;           //  FB_AD31 
    
    FLEXBUS_InitTypeDef FLEXBUS_InitStruct;
    FLEXBUS_InitStruct.ADSpaceMask = 0x800;
    FLEXBUS_InitStruct.autoAckMode = kFLEXBUS_AutoAckEnable;
    FLEXBUS_InitStruct.CSn = kFLEXBUS_CS0;
    FLEXBUS_InitStruct.dataAlignMode = kFLEXBUS_DataLeftAligned;
    FLEXBUS_InitStruct.dataWidth = kFLEXBUS_PortSize_16Bit;
    FLEXBUS_InitStruct.baseAddress = ILI9320_BASE;
    FLEXBUS_InitStruct.ByteEnableMode = kFLEXBUS_BE_AssertedWrite;
    FLEXBUS_InitStruct.div = 2;
    FLEXBUS_Init(&FLEXBUS_InitStruct);

    FLEXBUS_PortMuxConfig(kFLEXBUS_CSPMCR_Group3, kFLEXBUS_CSPMCR_GROUP3_BE_23_16);
    
    /* advanced config */
    FLEXBUS_AdvancedConfigTypeDef config;
    config.kFLEXBUS_brustWriteEnable = false;
    config.kFLEXBUS_brustReadEnable = false;
    config.kFLEXBUS_EXTS = true;
    config.kFLEXBUS_ASET = 2;
    config.kFLEXBUS_RDAH = 2;
    config.kFLEXBUS_WRAH = 2;
    config.kFLEXBUS_WS = 6;
    FLEXBUS_AdvancedConfig(FLEXBUS_InitStruct.CSn, &config);
    
    /* Back light */
    gpio_instance = GPIO_QuickInit(HW_GPIOC, 3, kGPIO_Mode_OPP);
    GPIO_WriteBit(gpio_instance, 3, 1); 
    /* reset */
    gpio_instance = GPIO_QuickInit(HW_GPIOC, 19, kGPIO_Mode_OPP);
    GPIO_WriteBit(gpio_instance, 19, 0); 
    DelayMs(5);
    GPIO_WriteBit(gpio_instance, 19, 1);
    DelayMs(5);
    
    lcd_dev.id = ili9320_get_id();
    switch(lcd_dev.id)
    {
        case 0x9341:
            lcd_dev.cmd_setx = 0x2A;
            lcd_dev.cmd_sety = 0x2B;  
            lcd_dev.cmd_gram = 0x2C;  
            WR_CMD(PWCTLB);
            WR_DATA(0x00);
            WR_DATA(0x81);
            WR_DATA(0x30);
            /* this setttings fix the ILI9341 bad color line bug */
            WR_CMD(0xCF); 
            WR_DATA (0x00);
            WR_DATA (0xC2);
            WR_DATA (0X30);

            WR_CMD(PWONSCTL);
            WR_DATA(0x64);
            WR_DATA(0x03);
            WR_DATA(0x12);
            WR_DATA(0x81);
            WR_CMD(DTIMCTLA);
            WR_DATA(0x85);
            WR_DATA(0x10);
            WR_DATA(0x78);
            WR_CMD(PWCTLA);
            WR_DATA(0x39);
            WR_DATA(0x2C);
            WR_DATA(0x00);
            WR_DATA(0x34);
            WR_DATA(0x02);
            WR_CMD(PRCTL);
            WR_DATA(0x20);
            WR_CMD(DTIMCTLB);
            WR_DATA(0x00);
            WR_DATA(0x00);
            WR_CMD(FRMCTR1);
            WR_DATA(0x00);
            WR_DATA(0x1B);
            WR_CMD(DISCTRL);
            WR_DATA(0x0A);
            WR_DATA(0xA2);
            WR_CMD(PWCTRL1);
            WR_DATA(0x35);
            WR_CMD(PWCTRL2);
            WR_DATA(0x11);
            WR_CMD(VMCTRL1);
            WR_DATA(0x45);
            WR_DATA(0x45);
            WR_CMD(VMCTRL2);
            WR_DATA(0xA2);
            WR_CMD(EN3G);
            WR_DATA(0x00);
            WR_CMD(GAMSET);
            WR_DATA(0x01);
            WR_CMD(PGAMCTRL); 
            WR_DATA(0x0F);
            WR_DATA(0x26);
            WR_DATA(0x24);
            WR_DATA(0x0B);
            WR_DATA(0x0E);
            WR_DATA(0x09);
            WR_DATA(0x54);
            WR_DATA(0xA8);
            WR_DATA(0x46);
            WR_DATA(0x0C);
            WR_DATA(0x17);
            WR_DATA(0x09);
            WR_DATA(0x0F);
            WR_DATA(0x07);
            WR_DATA(0x00);
            WR_CMD(NGAMCTRL);
            WR_DATA(0x00);
            WR_DATA(0x19);
            WR_DATA(0x1B);
            WR_DATA(0x04);
            WR_DATA(0x10);
            WR_DATA(0x07);
            WR_DATA(0x2A);
            WR_DATA(0x47);
            WR_DATA(0x39);
            WR_DATA(0x03);
            WR_DATA(0x06);
            WR_DATA(0x06);
            WR_DATA(0x30);
            WR_DATA(0x38);
            WR_DATA(0x0F);
            WR_CMD(MADCTL);
            WR_DATA(0x08);
            WR_CMD(CASET); 
            WR_DATA(0x00);
            WR_DATA(0x00);
            WR_DATA(0x00);
            WR_DATA(0xEF);
            WR_CMD(PASET); 
            WR_DATA(0x00);
            WR_DATA(0x00);
            WR_DATA(0x01);
            WR_DATA(0x3F);
            WR_CMD(PIXSET); 
            WR_DATA(0x05);
            WR_CMD(SLPOUT);
            DelayMs(50);
            WR_CMD(DISPON);
            break;
        case 0x9320:
            lcd_dev.cmd_setx = 0x20;
            lcd_dev.cmd_sety = 0x21;  
            lcd_dev.cmd_gram = 0x22;  
          
            write_reg(0xe5,0x8000);  // Set the internal vcore voltage    
            write_reg(0x00,0x0001);  // start OSC    
            write_reg(0x2b,0x0010);  //Set the frame rate as 80 when the internal resistor is used for oscillator circuit    
            write_reg(0x01,0x0100);  //s720  to  s1 ; G1 to G320    
            write_reg(0x02,0x0700);  //set the line inversion    
            //WR_CMD(0x03,0x1018);  //65536 colors     
            write_reg(0x03,0x1030);   
#ifdef LCD_USE_HORIZONTAL
            write_reg(0x03,(1<<5)|(1<<4)|(1<<3)|(1<<12));
#else
            write_reg(0x03,(1<<5)|(1<<4)|(0<<3)|(1<<12));
#endif

            write_reg(0x04,0x0000);   
            write_reg(0x08,0x0202);  
            write_reg(0x09,0x0000);   
            write_reg(0x0a,0x0000);   
            write_reg(0x0c,0x0000);
            write_reg(0x0d,0x0000);   
            write_reg(0x0f,0x0000);    
            write_reg(0x50,0x0000);
            write_reg(0x51,0x00ef);   
            write_reg(0x52,0x0000);   
            write_reg(0x53,0x013f);   
            write_reg(0x60,0x2700);   
            write_reg(0x61,0x0001);   
            write_reg(0x6a,0x0000);   
            write_reg(0x80,0x0000);   
            write_reg(0x81,0x0000);   
            write_reg(0x82,0x0000);   
            write_reg(0x83,0x0000);   
            write_reg(0x84,0x0000);   
            write_reg(0x85,0x0000);   
            write_reg(0x90,0x0010);   
            write_reg(0x92,0x0000);   
            write_reg(0x93,0x0003);   
            write_reg(0x95,0x0110);   
            write_reg(0x97,0x0000);   
            write_reg(0x98,0x0000);    
         
            write_reg(0x10,0x0000);   
            write_reg(0x11,0x0000);   
            write_reg(0x12,0x0000);   
            write_reg(0x13,0x0000);   
            DelayMs(5);   
            write_reg(0x10,0x17b0);   
            write_reg(0x11,0x0004);   
            ;   
            write_reg(0x12,0x013e);   
            ;   
            write_reg(0x13,0x1f00);   
            write_reg(0x29,0x000f);   
            ;   
            write_reg(0x20,0x0000);   
            write_reg(0x21,0x0000);   
         
            write_reg(0x30,0x0204);   
            write_reg(0x31,0x0001);   
            write_reg(0x32,0x0000);   
            write_reg(0x35,0x0206);   
            write_reg(0x36,0x0600);   
            write_reg(0x37,0x0500);   
            write_reg(0x38,0x0505);   
            write_reg(0x39,0x0407);   
            write_reg(0x3c,0x0500);   
            write_reg(0x3d,0x0503); 
            write_reg(0x07,0x0173);
            ret = 0;
            break;
        case 0x8989:
            lcd_dev.cmd_setx =0x4e;
            lcd_dev.cmd_sety =0x4f;  
            lcd_dev.cmd_gram =0x22;
          
            write_reg(0x0000,0x0001);
            write_reg(0x0003,0xA8A4);
            write_reg(0x000C,0x0000);     
            write_reg(0x000D,0x080C);    
            write_reg(0x000E,0x2B00);     
            write_reg(0x001E,0x00B0);     
            write_reg(0x0001,0x2B3F);  
            write_reg(0x0002,0x0600);  
            write_reg(0x0010,0x0000);  
            write_reg(0x0011,0x6070);
            write_reg(0x0005,0x0000);  
            write_reg(0x0006,0x0000);  
            write_reg(0x0016,0xEF1C);  
            write_reg(0x0017,0x0003);  
            write_reg(0x0007,0x0233);
            write_reg(0x000B,0x0000);  
            write_reg(0x000F,0x0000);
            write_reg(0x0041,0x0000);  
            write_reg(0x0042,0x0000);  
            write_reg(0x0048,0x0000);  
            write_reg(0x0049,0x013F);  
            write_reg(0x004A,0x0000);  
            write_reg(0x004B,0x0000);  
            write_reg(0x0044,0xEF00);  
            write_reg(0x0045,0x0000);  
            write_reg(0x0046,0x013F);  
            write_reg(0x0030,0x0707);  
            write_reg(0x0031,0x0204);  
            write_reg(0x0032,0x0204);  
            write_reg(0x0033,0x0502);  
            write_reg(0x0034,0x0507);  
            write_reg(0x0035,0x0204);  
            write_reg(0x0036,0x0204);  
            write_reg(0x0037,0x0502);  
            write_reg(0x003A,0x0302);  
            write_reg(0x003B,0x0302);  
            write_reg(0x0023,0x0000);  
            write_reg(0x0024,0x0000);  
            write_reg(0x0025,0x8000);  
            write_reg(0x004f,0);
            write_reg(0x004e,0);
            ret = 0;
            break;
        default:
            break;
    }
    
    LIB_TRACE("LCD CONTROLLER ID:0x%X\r\n", ili9320_get_id());
    ili9320_clear(BLACK);
    return ret;
}

void GUI_DrawPixel(int color, int x, int y)
{
    switch(lcd_dev.id)
    {
        case 0x9320:
        case 0x8989: 
            write_reg(lcd_dev.cmd_setx, x);
            write_reg(lcd_dev.cmd_sety, y);
            WR_CMD(lcd_dev.cmd_gram);
            WR_DATA(color);
            break;
        case 0x9341:
            WR_CMD(lcd_dev.cmd_setx); 
            WR_DATA(x>>8); 
            WR_DATA(x&0XFF);	 
            WR_CMD(lcd_dev.cmd_sety); 
            WR_DATA(y>>8); 
            WR_DATA(y&0XFF);
            WR_CMD(lcd_dev.cmd_gram); 
            WR_DATA(color);
            break;
        default:
            break;   
    }
    
}

void GUI_DriverInit(void)
{
    ili9320_init();
}
