<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>ClocknTrigger.rpt</ascFile><devFile>/opt/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>ClocknTrigger.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 6- 7-2023" design="ClocknTrigger" device="XC9572XL" eqnType="1" pkg="VQ64" speed="-5" status="1" statusStr="Successful" swVersion="P.20131013" time="  2:28PM" version="1.0"/><inputs id="reset" userloc="S:PIN39"/><inputs id="trigger" userloc="S:PIN27"/><inputs id="Switches0_SPECSIG" userloc="S:PIN33"/><inputs id="Switches1_SPECSIG" userloc="S:PIN34"/><global_inputs id="fastclk" pinnum="GCK2" use="GCK2" userloc="S:PIN16"/><pin id="FB1_MC2_PIN8" pinnum="8"/><pin id="FB1_MC3_PIN12" pinnum="12"/><pin id="FB1_MC4_PIN13" pinnum="13"/><pin id="FB1_MC5_PIN9" pinnum="9"/><pin id="FB1_MC6_PIN10" pinnum="10"/><pin id="FB1_MC8_PIN11" pinnum="11"/><pin id="FB1_MC9_PIN15" pinnum="15"/><pin id="FB1_MC10_PIN18" pinnum="18"/><pin id="FB1_MC11_PIN16" pinnum="16" signal="fastclk" use="GCK"/><pin id="FB1_MC12_PIN23" pinnum="23"/><pin id="FB1_MC14_PIN17" pinnum="17"/><pin id="FB1_MC15_PIN19" pinnum="19"/><pin id="FB1_MC17_PIN20" pinnum="20"/><pin id="FB2_MC2_PIN60" pinnum="60" signal="SMA_CLK_PORT" use="O"/><pin id="FB2_MC3_PIN58" pinnum="58"/><pin id="FB2_MC4_PIN59" pinnum="59"/><pin id="FB2_MC5_PIN61" pinnum="61"/><pin id="FB2_MC6_PIN62" pinnum="62"/><pin id="FB2_MC8_PIN63" pinnum="63"/><pin id="FB2_MC9_PIN64" pinnum="64"/><pin id="FB2_MC10_PIN1" pinnum="1"/><pin id="FB2_MC11_PIN2" pinnum="2"/><pin id="FB2_MC12_PIN4" pinnum="4"/><pin id="FB2_MC14_PIN5" pinnum="5" signal="Clock_sel" use="O"/><pin id="FB2_MC15_PIN6" pinnum="6"/><pin id="FB2_MC17_PIN7" pinnum="7" signal="SwitchSync1signalSync1_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC2_PIN22" pinnum="22"/><pin id="FB3_MC3_PIN31" pinnum="31"/><pin id="FB3_MC4_PIN32" pinnum="32"/><pin id="FB3_MC5_PIN24" pinnum="24"/><pin id="FB3_MC6_PIN34" pinnum="34" signal="Switches1_SPECSIG" use="I"/><pin id="FB3_MC8_PIN25" pinnum="25"/><pin id="FB3_MC9_PIN27" pinnum="27" signal="trigger" use="I"/><pin id="FB3_MC10_PIN39" pinnum="39" signal="reset" use="I"/><pin id="FB3_MC11_PIN33" pinnum="33" signal="Switches0_SPECSIG" use="I"/><pin id="FB3_MC12_PIN40" pinnum="40" signal="clk_out" use="O"/><pin id="FB3_MC14_PIN35" pinnum="35"/><pin id="FB3_MC15_PIN36" pinnum="36"/><pin id="FB3_MC16_PIN42" pinnum="42" signal="Trig_sel" use="O"/><pin id="FB3_MC17_PIN38" pinnum="38" signal="SwitchSync0signalSync1_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC2_PIN43" pinnum="43" signal="clk_out_DC" use="O"/><pin id="FB4_MC3_PIN46" pinnum="46"/><pin id="FB4_MC4_PIN47" pinnum="47"/><pin id="FB4_MC5_PIN44" pinnum="44" signal="Trig_en" use="O"/><pin id="FB4_MC6_PIN49" pinnum="49" signal="SMA_TRIG_PORT" use="O"/><pin id="FB4_MC8_PIN45" pinnum="45"/><pin id="FB4_MC10_PIN51" pinnum="51"/><pin id="FB4_MC11_PIN48" pinnum="48"/><pin id="FB4_MC12_PIN52" pinnum="52"/><pin id="FB4_MC14_PIN50" pinnum="50" signal="CnTDCcounter0_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC15_PIN56" pinnum="56" signal="CnTslowclk_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC17_PIN57" pinnum="57" signal="CnTDCTriggSyncsignalSync1_SPECSIG" use="b_SPECSIG"/><fblock id="FB1" inputUse="0" pinUse="0"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN8"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN12"/><macrocell id="FB1_MC4" pin="FB1_MC4_PIN13"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN9"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN10"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN11"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN15"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN18"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN16"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN23"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN17"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN19"/><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN20"/><macrocell id="FB1_MC18"/></fblock><fblock id="FB2" inputUse="8" pinUse="2"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN60" sigUse="3" signal="SMA_CLK_PORT"><pterms pt1="FB2_2_1" pt2="FB2_2_2"/></macrocell><macrocell id="FB2_MC3" pin="FB2_MC3_PIN58"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN59"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN61"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN62"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN63"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN64"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN1"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN2"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN4"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN5" sigUse="2" signal="Clock_sel"><pterms pt1="FB2_14_1" pt2="FB2_14_2"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN6"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN7" sigUse="2" signal="SwitchSync1signalSync1_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2"/></macrocell><macrocell id="FB2_MC18" sigUse="3" signal="trigSync_MisClk"><pterms pt1="FB2_18_1" pt2="FB2_18_2" pt3="FB2_18_3"/></macrocell><fbinput id="FB2_I1" signal="CnTTriggSyncsignalSync1_SPECSIG"/><fbinput id="FB2_I2" signal="CnTslowclk_SPECSIG"/><fbinput id="FB2_I3" signal="SwitchSync1signalSync1_SPECSIG"/><fbinput id="FB2_I4" signal="Switches1_SPECSIG"/><fbinput id="FB2_I5" signal="Trig_sel"/><fbinput id="FB2_I6" signal="reset"/><fbinput id="FB2_I7" signal="trigSync_DC"/><fbinput id="FB2_I8" signal="trigSync_MisClk"/><pterm id="FB2_2_1"><signal id="trigSync_DC"/><signal id="Trig_sel"/></pterm><pterm id="FB2_2_2"><signal id="trigSync_MisClk"/><signal id="Trig_sel" negated="ON"/></pterm><pterm id="FB2_14_1"><signal id="SwitchSync1signalSync1_SPECSIG"/></pterm><pterm id="FB2_14_2"><signal id="reset"/></pterm><pterm id="FB2_17_1"><signal id="Switches1_SPECSIG"/></pterm><pterm id="FB2_17_2"><signal id="reset"/></pterm><pterm id="FB2_18_1"><signal id="CnTTriggSyncsignalSync1_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="reset"/></pterm><pterm id="FB2_18_3"><signal id="CnTslowclk_SPECSIG" negated="ON"/></pterm><equation id="SMA_CLK_PORT" userloc="S:PIN60"><d2><eq_pterm ptindx="FB2_2_1"/><eq_pterm ptindx="FB2_2_2"/></d2></equation><equation id="Clock_sel" regUse="D" userloc="S:PIN5"><d2><eq_pterm ptindx="FB2_14_1"/></d2><clk negated="ON"><fastsig signal="fastclk"/></clk><reset><eq_pterm ptindx="FB2_14_2"/></reset><prld ptindx="GND"/></equation><equation id="SwitchSync1signalSync1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB2_17_1"/></d2><clk negated="ON"><fastsig signal="fastclk"/></clk><reset><eq_pterm ptindx="FB2_17_2"/></reset><prld ptindx="GND"/></equation><equation id="trigSync_MisClk" regUse="D"><d2><eq_pterm ptindx="FB2_18_1"/></d2><clk negated="ON"><fastsig signal="fastclk"/></clk><reset><eq_pterm ptindx="FB2_18_2"/></reset><ce><eq_pterm ptindx="FB2_18_3"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="8" pinUse="6"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN22"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN31"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN32"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN24"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN34"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN25"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN27"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN39"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN33"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN40" sigUse="2" signal="clk_out"><pterms pt1="FB3_12_1"/></macrocell><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN35"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN36"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN42" sigUse="2" signal="Trig_sel"><pterms pt1="FB3_16_1" pt2="FB3_16_2"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN38" sigUse="2" signal="SwitchSync0signalSync1_SPECSIG"><pterms pt1="FB3_17_1" pt2="FB3_17_2"/></macrocell><macrocell id="FB3_MC18" sigUse="4" signal="trigSync_DC"><pterms pt1="FB3_18_1" pt2="FB3_18_2" pt3="FB3_18_3"/></macrocell><fbinput id="FB3_I1" signal="CnTslowclk_SPECSIG"/><fbinput id="FB3_I2" signal="CnTDCTriggSyncsignalSync1_SPECSIG"/><fbinput id="FB3_I3" signal="CnTDCcounter0_SPECSIG"/><fbinput id="FB3_I4" signal="CnTDCcounter1_SPECSIG"/><fbinput id="FB3_I5" signal="SwitchSync0signalSync1_SPECSIG"/><fbinput id="FB3_I6" signal="Switches0_SPECSIG"/><fbinput id="FB3_I7" signal="reset"/><fbinput id="FB3_I8" signal="trigSync_MisClk"/><pterm id="FB3_12_1"><signal id="trigSync_MisClk" negated="ON"/><signal id="CnTslowclk_SPECSIG"/></pterm><pterm id="FB3_16_1"><signal id="SwitchSync0signalSync1_SPECSIG"/></pterm><pterm id="FB3_16_2"><signal id="reset"/></pterm><pterm id="FB3_17_1"><signal id="Switches0_SPECSIG"/></pterm><pterm id="FB3_17_2"><signal id="reset"/></pterm><pterm id="FB3_18_1"><signal id="CnTDCTriggSyncsignalSync1_SPECSIG"/></pterm><pterm id="FB3_18_2"><signal id="reset"/></pterm><pterm id="FB3_18_3"><signal id="CnTDCcounter0_SPECSIG" negated="ON"/><signal id="CnTDCcounter1_SPECSIG" negated="ON"/></pterm><equation id="clk_out" userloc="S:PIN40"><d2><eq_pterm ptindx="FB3_12_1"/></d2></equation><equation id="Trig_sel" regUse="D" userloc="S:PIN42"><d2><eq_pterm ptindx="FB3_16_1"/></d2><clk negated="ON"><fastsig signal="fastclk"/></clk><reset><eq_pterm ptindx="FB3_16_2"/></reset><prld ptindx="GND"/></equation><equation id="SwitchSync0signalSync1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_17_1"/></d2><clk negated="ON"><fastsig signal="fastclk"/></clk><reset><eq_pterm ptindx="FB3_17_2"/></reset><prld ptindx="GND"/></equation><equation id="trigSync_DC" regUse="D"><d2><eq_pterm ptindx="FB3_18_1"/></d2><clk negated="ON"><fastsig signal="fastclk"/></clk><reset><eq_pterm ptindx="FB3_18_2"/></reset><ce><eq_pterm ptindx="FB3_18_3"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="8" pinUse="3"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN43" sigUse="3" signal="clk_out_DC"><pterms pt1="FB4_2_1" pt2="FB4_2_2" pt3="FB4_2_3"/></macrocell><macrocell id="FB4_MC3" pin="FB4_MC3_PIN46"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN47"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN44" sigUse="0" signal="Trig_en"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN49" sigUse="6" signal="SMA_TRIG_PORT"><pterms pt1="FB4_6_1" pt2="FB4_6_2" pt3="FB4_6_3" pt4="FB4_6_4"/></macrocell><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN45"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10" pin="FB4_MC10_PIN51"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN48"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN52"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN50" sigUse="1" signal="CnTDCcounter0_SPECSIG"><pterms pt1="FB4_14_1"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN56" sigUse="1" signal="CnTslowclk_SPECSIG"><pterms pt1="FB4_15_1"/></macrocell><macrocell id="FB4_MC16" sigUse="2" signal="CnTDCcounter1_SPECSIG"><pterms pt1="FB4_16_1" pt2="FB4_16_2"/></macrocell><macrocell id="FB4_MC17" pin="FB4_MC17_PIN57" sigUse="4" signal="CnTDCTriggSyncsignalSync1_SPECSIG"><pterms pt1="FB4_17_1" pt2="FB4_17_2" pt3="FB4_17_3"/></macrocell><macrocell id="FB4_MC18" sigUse="3" signal="CnTTriggSyncsignalSync1_SPECSIG"><pterms pt1="FB4_18_1" pt2="FB4_18_2" pt3="FB4_18_3"/></macrocell><fbinput id="FB4_I1" signal="CnTslowclk_SPECSIG"/><fbinput id="FB4_I2" signal="CnTDCcounter0_SPECSIG"/><fbinput id="FB4_I3" signal="CnTDCcounter1_SPECSIG"/><fbinput id="FB4_I4" signal="Trig_sel"/><fbinput id="FB4_I5" signal="reset"/><fbinput id="FB4_I6" signal="trigSync_DC"/><fbinput id="FB4_I7" signal="trigSync_MisClk"/><fbinput id="FB4_I8" signal="trigger"/><pterm id="FB4_2_1"><signal id="trigSync_DC" negated="ON"/><signal id="CnTDCcounter0_SPECSIG"/></pterm><pterm id="FB4_2_2"><signal id="trigSync_DC" negated="ON"/><signal id="CnTDCcounter1_SPECSIG"/></pterm><pterm id="FB4_2_3"><signal id="CnTDCcounter0_SPECSIG"/><signal id="CnTDCcounter1_SPECSIG"/></pterm><pterm id="FB4_6_1"><signal id="trigSync_DC" negated="ON"/><signal id="Trig_sel"/><signal id="CnTDCcounter0_SPECSIG"/></pterm><pterm id="FB4_6_2"><signal id="trigSync_DC" negated="ON"/><signal id="Trig_sel"/><signal id="CnTDCcounter1_SPECSIG"/></pterm><pterm id="FB4_6_3"><signal id="trigSync_MisClk" negated="ON"/><signal id="Trig_sel" negated="ON"/><signal id="CnTslowclk_SPECSIG"/></pterm><pterm id="FB4_6_4"><signal id="Trig_sel"/><signal id="CnTDCcounter0_SPECSIG"/><signal id="CnTDCcounter1_SPECSIG"/></pterm><pterm id="FB4_14_1"><signal id="reset"/></pterm><pterm id="FB4_15_1"><signal id="reset"/></pterm><pterm id="FB4_16_1"><signal id="CnTDCcounter0_SPECSIG"/></pterm><pterm id="FB4_16_2"><signal id="reset"/></pterm><pterm id="FB4_17_1"><signal id="trigger"/></pterm><pterm id="FB4_17_2"><signal id="reset"/></pterm><pterm id="FB4_17_3"><signal id="CnTDCcounter0_SPECSIG" negated="ON"/><signal id="CnTDCcounter1_SPECSIG" negated="ON"/></pterm><pterm id="FB4_18_1"><signal id="trigger"/></pterm><pterm id="FB4_18_2"><signal id="reset"/></pterm><pterm id="FB4_18_3"><signal id="CnTslowclk_SPECSIG" negated="ON"/></pterm><equation id="clk_out_DC" userloc="S:PIN43"><d2><eq_pterm ptindx="FB4_2_1"/><eq_pterm ptindx="FB4_2_2"/><eq_pterm ptindx="FB4_2_3"/></d2></equation><equation id="Trig_en" userloc="S:PIN44"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="SMA_TRIG_PORT" userloc="S:PIN49"><d2><eq_pterm ptindx="FB4_6_1"/><eq_pterm ptindx="FB4_6_2"/><eq_pterm ptindx="FB4_6_3"/><eq_pterm ptindx="FB4_6_4"/></d2></equation><equation id="CnTDCcounter0_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="fastclk"/></clk><reset><eq_pterm ptindx="FB4_14_1"/></reset><prld ptindx="GND"/></equation><equation id="CnTslowclk_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="fastclk"/></clk><reset><eq_pterm ptindx="FB4_15_1"/></reset><prld ptindx="GND"/></equation><equation id="CnTDCcounter1_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_16_1"/></d2><clk><fastsig signal="fastclk"/></clk><reset><eq_pterm ptindx="FB4_16_2"/></reset><prld ptindx="GND"/></equation><equation id="CnTDCTriggSyncsignalSync1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_17_1"/></d2><clk negated="ON"><fastsig signal="fastclk"/></clk><reset><eq_pterm ptindx="FB4_17_2"/></reset><ce><eq_pterm ptindx="FB4_17_3"/></ce><prld ptindx="GND"/></equation><equation id="CnTTriggSyncsignalSync1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB4_18_1"/></d2><clk negated="ON"><fastsig signal="fastclk"/></clk><reset><eq_pterm ptindx="FB4_18_2"/></reset><ce><eq_pterm ptindx="FB4_18_3"/></ce><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'ClocknTrigger.ise'.</warning><warning>Cpld - Clock 'fastclk' is used in an OFFSET timespec, this clock should   be explicitly declared as a global clock input (BUFG) in your design in order   for the OFFSET timespec to be properly analyzed. This software may attempt to   place this signal on a pin that can drive a BUFG if it does not already have   a pin assigned, however if the LOC constraint is not specified by the user   then the OFFSET timespec will not be applied. OFFSET constraints on clocks   that do not drive a BUFG will be ignored. In this case a FROM:TO constraint   should be used instead.</warning><warning>Cpld - Clock 'fastclk' is used in an OFFSET timespec, this clock should   be explicitly declared as a global clock input (BUFG) in your design in order   for the OFFSET timespec to be properly analyzed. This software may attempt to   place this signal on a pin that can drive a BUFG if it does not already have   a pin assigned, however if the LOC constraint is not specified by the user   then the OFFSET timespec will not be applied. OFFSET constraints on clocks   that do not drive a BUFG will be ignored. In this case a FROM:TO constraint   should be used instead.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:8.000nS:VALID:8.000nS:BEFORE:fastclk:RISING is invalid for CPLD designs.   This constraint will be ignored.</warning><warning>Cpld:822 - Timespec OFFSET =   IN:8.000nS:VALID:8.000nS:BEFORE:fastclk:RISING is invalid for CPLD designs.   This constraint will be ignored.</warning><warning>Cpld - Clock 'fastclk' is used in an OFFSET timespec, this clock should   be explicitly declared as a global clock input (BUFG) in your design in order   for the OFFSET timespec to be properly analyzed. This software may attempt to   place this signal on a pin that can drive a BUFG if it does not already have   a pin assigned, however if the LOC constraint is not specified by the user   then the OFFSET timespec will not be applied. OFFSET constraints on clocks   that do not drive a BUFG will be ignored. In this case a FROM:TO constraint   should be used instead.</warning><warning>Cpld - Clock 'fastclk' is used in an OFFSET timespec, this clock should   be explicitly declared as a global clock input (BUFG) in your design in order   for the OFFSET timespec to be properly analyzed. This software may attempt to   place this signal on a pin that can drive a BUFG if it does not already have   a pin assigned, however if the LOC constraint is not specified by the user   then the OFFSET timespec will not be applied. OFFSET constraints on clocks   that do not drive a BUFG will be ignored. In this case a FROM:TO constraint   should be used instead.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-5-VQ64" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="Switches0_SPECSIG" value="Switches&lt;0&gt;"/><specSig signal="Switches1_SPECSIG" value="Switches&lt;1&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="SwitchSync1signalSync1_SPECSIG" value="SwitchSync1/signalSync1"/><specSig signal="SwitchSync0signalSync1_SPECSIG" value="SwitchSync0/signalSync1"/><specSig signal="CnTDCcounter0_SPECSIG" value="CnTDC/counter&lt;0&gt;"/><specSig signal="CnTslowclk_SPECSIG" value="CnT/slowclk"/><specSig signal="CnTDCTriggSyncsignalSync1_SPECSIG" value="CnTDC/TriggSync/signalSync1"/><specSig signal="CnTTriggSyncsignalSync1_SPECSIG" value="CnT/TriggSync/signalSync1"/><specSig signal="CnTDCcounter1_SPECSIG" value="CnTDC/counter&lt;1&gt;"/></document>
