v 20110115 2
B 1300 300 400 400 3 20 0 2 30 30 0 -1 -1 -1 -1 -1
P 900 400 1300 400 1 0 0
{
T 200 100 5 8 0 0 0 0 1
pintype=in
T 1205 145 5 8 1 1 0 6 1
pinnumber=In1
T 200 200 5 8 0 0 0 0 1
pinseq=i1
}
P 2100 400 1700 400 1 0 0
{
T 2200 100 5 8 0 0 0 0 1
pintype=out
T 1795 145 5 8 1 1 0 0 1
pinnumber=Out1
T 2200 200 5 8 0 0 0 0 1
pinseq=o1
}
T 995 1495 8 8 0 0 0 0 1
device=DoublePhase
T 1403 885 8 8 1 1 0 0 1
refdes=P?
L 1100 500 1100 300 3 20 0 0 -1 -1
L 1100 500 1200 400 3 20 0 0 -1 -1
L 1200 400 1100 300 3 20 0 0 -1 -1
L 1800 300 1800 500 3 20 0 0 -1 -1
L 1800 300 1900 400 3 20 0 0 -1 -1
L 1900 400 1800 500 3 20 0 0 -1 -1
L 1500 700 1500 300 2 20 0 0 -1 -1
V 1500 500 100 2 20 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 995 1295 8 8 0 0 0 0 1
params=phi:real
P 2100 600 1700 600 1 0 0
{
T 2800 1000 5 8 0 0 180 0 1
pintype=in
T 1795 645 5 8 1 1 0 0 1
pinnumber=In2
T 2800 800 5 8 0 0 180 0 1
pinseq=i2
}
P 900 600 1300 600 1 0 0
{
T 900 1100 5 8 0 0 180 0 1
pintype=out
T 1205 645 5 8 1 1 0 6 1
pinnumber=Out2
T 800 900 5 8 0 0 180 0 1
pinseq=o2
}
L 1900 500 1900 700 3 20 0 0 -1 -1
L 1900 500 1800 600 3 20 0 0 -1 -1
L 1800 600 1900 700 3 20 0 0 -1 -1
L 1200 700 1200 500 3 20 0 0 -1 -1
L 1200 700 1100 600 3 20 0 0 -1 -1
L 1100 600 1200 500 3 20 0 0 -1 -1
