###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       317456   # Number of WRITE/WRITEP commands
num_reads_done                 =      1064383   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       775586   # Number of read row buffer hits
num_read_cmds                  =      1064380   # Number of READ/READP commands
num_writes_done                =       317468   # Number of read requests issued
num_write_row_hits             =       247143   # Number of write row buffer hits
num_act_cmds                   =       361271   # Number of ACT commands
num_pre_cmds                   =       361248   # Number of PRE commands
num_ondemand_pres              =       336609   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9551012   # Cyles of rank active rank.0
rank_active_cycles.1           =      9352139   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       448988   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       647861   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1321271   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19862   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3295   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2083   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2498   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2750   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3721   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1879   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          673   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          664   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23182   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           43   # Write cmd latency (cycles)
write_latency[20-39]           =          430   # Write cmd latency (cycles)
write_latency[40-59]           =          588   # Write cmd latency (cycles)
write_latency[60-79]           =          911   # Write cmd latency (cycles)
write_latency[80-99]           =         1501   # Write cmd latency (cycles)
write_latency[100-119]         =         2427   # Write cmd latency (cycles)
write_latency[120-139]         =         3979   # Write cmd latency (cycles)
write_latency[140-159]         =         5771   # Write cmd latency (cycles)
write_latency[160-179]         =         7560   # Write cmd latency (cycles)
write_latency[180-199]         =         9138   # Write cmd latency (cycles)
write_latency[200-]            =       285108   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       283641   # Read request latency (cycles)
read_latency[40-59]            =       108761   # Read request latency (cycles)
read_latency[60-79]            =       146409   # Read request latency (cycles)
read_latency[80-99]            =        74866   # Read request latency (cycles)
read_latency[100-119]          =        59901   # Read request latency (cycles)
read_latency[120-139]          =        51688   # Read request latency (cycles)
read_latency[140-159]          =        37308   # Read request latency (cycles)
read_latency[160-179]          =        30354   # Read request latency (cycles)
read_latency[180-199]          =        24985   # Read request latency (cycles)
read_latency[200-]             =       246462   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.58474e+09   # Write energy
read_energy                    =  4.29158e+09   # Read energy
act_energy                     =  9.88437e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.15514e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.10973e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95983e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83573e+09   # Active standby energy rank.1
average_read_latency           =      168.251   # Average read request latency (cycles)
average_interarrival           =      7.23652   # Average request interarrival latency (cycles)
total_energy                   =  1.98915e+10   # Total energy (pJ)
average_power                  =      1989.15   # Average power (mW)
average_bandwidth              =      11.7918   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       359171   # Number of WRITE/WRITEP commands
num_reads_done                 =      1141194   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       851314   # Number of read row buffer hits
num_read_cmds                  =      1141196   # Number of READ/READP commands
num_writes_done                =       359192   # Number of read requests issued
num_write_row_hits             =       287231   # Number of write row buffer hits
num_act_cmds                   =       364450   # Number of ACT commands
num_pre_cmds                   =       364420   # Number of PRE commands
num_ondemand_pres              =       338304   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9483631   # Cyles of rank active rank.0
rank_active_cycles.1           =      9426077   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       516369   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       573923   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1443902   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16357   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2933   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2105   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2474   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2743   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3701   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1784   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          671   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          631   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23129   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           57   # Write cmd latency (cycles)
write_latency[20-39]           =          546   # Write cmd latency (cycles)
write_latency[40-59]           =          706   # Write cmd latency (cycles)
write_latency[60-79]           =         1170   # Write cmd latency (cycles)
write_latency[80-99]           =         1818   # Write cmd latency (cycles)
write_latency[100-119]         =         2742   # Write cmd latency (cycles)
write_latency[120-139]         =         4224   # Write cmd latency (cycles)
write_latency[140-159]         =         5797   # Write cmd latency (cycles)
write_latency[160-179]         =         7685   # Write cmd latency (cycles)
write_latency[180-199]         =         9192   # Write cmd latency (cycles)
write_latency[200-]            =       325234   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       273672   # Read request latency (cycles)
read_latency[40-59]            =       109834   # Read request latency (cycles)
read_latency[60-79]            =       142141   # Read request latency (cycles)
read_latency[80-99]            =        79594   # Read request latency (cycles)
read_latency[100-119]          =        63952   # Read request latency (cycles)
read_latency[120-139]          =        53916   # Read request latency (cycles)
read_latency[140-159]          =        40677   # Read request latency (cycles)
read_latency[160-179]          =        33209   # Read request latency (cycles)
read_latency[180-199]          =        27897   # Read request latency (cycles)
read_latency[200-]             =       316298   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.79298e+09   # Write energy
read_energy                    =   4.6013e+09   # Read energy
act_energy                     =  9.97135e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.47857e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.75483e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91779e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88187e+09   # Active standby energy rank.1
average_read_latency           =      200.377   # Average read request latency (cycles)
average_interarrival           =      6.66475   # Average request interarrival latency (cycles)
total_energy                   =  2.04191e+10   # Total energy (pJ)
average_power                  =      2041.91   # Average power (mW)
average_bandwidth              =      12.8033   # Average bandwidth
