#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f9570c16a00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f9570c16b70 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7f9570c40d70 .functor BUFZ 32, L_0x7f9570c40cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9570c0b960_0 .net *"_ivl_0", 31 0, L_0x7f9570c40cd0;  1 drivers
o0x7f9572032038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9570c38530_0 .net "clk", 0 0, o0x7f9572032038;  0 drivers
o0x7f9572032068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9570c385d0_0 .net "data_address", 31 0, o0x7f9572032068;  0 drivers
o0x7f9572032098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9570c38670_0 .net "data_read", 0 0, o0x7f9572032098;  0 drivers
v0x7f9570c38710_0 .net "data_readdata", 31 0, L_0x7f9570c40d70;  1 drivers
o0x7f95720320f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9570c38800_0 .net "data_write", 0 0, o0x7f95720320f8;  0 drivers
o0x7f9572032128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9570c388a0_0 .net "data_writedata", 31 0, o0x7f9572032128;  0 drivers
v0x7f9570c38950_0 .var/i "i", 31 0;
v0x7f9570c38a00 .array "ram", 0 65535, 31 0;
E_0x7f9570c220e0 .event posedge, v0x7f9570c38530_0;
L_0x7f9570c40cd0 .array/port v0x7f9570c38a00, o0x7f9572032068;
S_0x7f9570c14f90 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7f9570c17e20 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x7f95722040d0 .functor BUFZ 32, L_0x7f9570c40e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9570c38de0_0 .net *"_ivl_0", 31 0, L_0x7f9570c40e20;  1 drivers
v0x7f9570c38ea0_0 .net *"_ivl_3", 29 0, L_0x7f9570c40ec0;  1 drivers
v0x7f9570c38f40_0 .net *"_ivl_4", 31 0, L_0x7f9570c40fa0;  1 drivers
L_0x7f9572063008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9570c38fe0_0 .net *"_ivl_7", 1 0, L_0x7f9572063008;  1 drivers
o0x7f9572032398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9570c39090_0 .net "instr_address", 31 0, o0x7f9572032398;  0 drivers
v0x7f9570c39180_0 .net "instr_readdata", 31 0, L_0x7f95722040d0;  1 drivers
v0x7f9570c39230 .array "memory1", 0 1073741823, 31 0;
L_0x7f9570c40e20 .array/port v0x7f9570c39230, L_0x7f9570c40fa0;
L_0x7f9570c40ec0 .part o0x7f9572032398, 0, 30;
L_0x7f9570c40fa0 .concat [ 30 2 0 0], L_0x7f9570c40ec0, L_0x7f9572063008;
S_0x7f9570c38b90 .scope begin, "$unm_blk_8" "$unm_blk_8" 4 9, 4 9 0, S_0x7f9570c14f90;
 .timescale 0 0;
v0x7f9570c38d50_0 .var/i "i", 31 0;
S_0x7f9570c15100 .scope module, "lw_harvard_tb" "lw_harvard_tb" 5 1;
 .timescale 0 0;
S_0x7f9570c1e5b0 .scope module, "mips_cpu_harvard" "mips_cpu_harvard" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7f9572207b20 .functor BUFZ 1, L_0x7f95722055d0, C4<0>, C4<0>, C4<0>;
L_0x7f9572208210 .functor BUFZ 32, L_0x7f9572207d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9572208690 .functor BUFZ 32, v0x7f9570c39910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9572208eb0 .functor OR 1, L_0x7f9572208b10, L_0x7f9572208dd0, C4<0>, C4<0>;
L_0x7f9572209760 .functor OR 1, L_0x7f9572209410, L_0x7f9572209370, C4<0>, C4<0>;
L_0x7f9572209880 .functor AND 1, L_0x7f9572209230, L_0x7f9572209760, C4<1>, C4<1>;
L_0x7f9572209970 .functor BUFZ 32, v0x7f9570c3ccc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9572063248 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3e000_0 .net/2u *"_ivl_20", 15 0, L_0x7f9572063248;  1 drivers
v0x7f9570c3e090_0 .net *"_ivl_23", 15 0, L_0x7f9572208340;  1 drivers
L_0x7f95720632d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3e120_0 .net/2u *"_ivl_30", 31 0, L_0x7f95720632d8;  1 drivers
v0x7f9570c3e1b0_0 .net *"_ivl_34", 31 0, L_0x7f95722089c0;  1 drivers
L_0x7f9572063320 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3e240_0 .net *"_ivl_37", 25 0, L_0x7f9572063320;  1 drivers
L_0x7f9572063368 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3e310_0 .net/2u *"_ivl_38", 31 0, L_0x7f9572063368;  1 drivers
v0x7f9570c3e3b0_0 .net *"_ivl_40", 0 0, L_0x7f9572208b10;  1 drivers
v0x7f9570c3e450_0 .net *"_ivl_42", 31 0, L_0x7f9572208bf0;  1 drivers
L_0x7f95720633b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3e500_0 .net *"_ivl_45", 25 0, L_0x7f95720633b0;  1 drivers
L_0x7f95720633f8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3e610_0 .net/2u *"_ivl_46", 31 0, L_0x7f95720633f8;  1 drivers
v0x7f9570c3e6c0_0 .net *"_ivl_48", 0 0, L_0x7f9572208dd0;  1 drivers
v0x7f9570c3e760_0 .net *"_ivl_52", 31 0, L_0x7f9572208fa0;  1 drivers
L_0x7f9572063440 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3e810_0 .net *"_ivl_55", 25 0, L_0x7f9572063440;  1 drivers
L_0x7f9572063488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3e8c0_0 .net/2u *"_ivl_56", 31 0, L_0x7f9572063488;  1 drivers
v0x7f9570c3e970_0 .net *"_ivl_58", 0 0, L_0x7f9572209230;  1 drivers
v0x7f9570c3ea10_0 .net *"_ivl_60", 31 0, L_0x7f95722092d0;  1 drivers
L_0x7f95720634d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3eac0_0 .net *"_ivl_63", 25 0, L_0x7f95720634d0;  1 drivers
L_0x7f9572063518 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3ec50_0 .net/2u *"_ivl_64", 31 0, L_0x7f9572063518;  1 drivers
v0x7f9570c3ece0_0 .net *"_ivl_66", 0 0, L_0x7f9572209410;  1 drivers
v0x7f9570c3ed80_0 .net *"_ivl_68", 31 0, L_0x7f95722094f0;  1 drivers
v0x7f9570c3ee30_0 .net *"_ivl_7", 4 0, L_0x7f95722076e0;  1 drivers
L_0x7f9572063560 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3eee0_0 .net *"_ivl_71", 25 0, L_0x7f9572063560;  1 drivers
L_0x7f95720635a8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3ef90_0 .net/2u *"_ivl_72", 31 0, L_0x7f95720635a8;  1 drivers
v0x7f9570c3f040_0 .net *"_ivl_74", 0 0, L_0x7f9572209370;  1 drivers
v0x7f9570c3f0e0_0 .net *"_ivl_77", 0 0, L_0x7f9572209760;  1 drivers
v0x7f9570c3f180_0 .net *"_ivl_9", 4 0, L_0x7f9572207800;  1 drivers
v0x7f9570c3f230_0 .var "active", 0 0;
v0x7f9570c3f2d0_0 .net "alu_control_out", 3 0, v0x7f9570c39d60_0;  1 drivers
v0x7f9570c3f3b0_0 .net "alu_fcode", 5 0, L_0x7f9572208130;  1 drivers
v0x7f9570c3f440_0 .net "alu_op", 1 0, L_0x7f9572206d90;  1 drivers
v0x7f9570c3f4d0_0 .net "alu_op1", 31 0, L_0x7f9572208210;  1 drivers
v0x7f9570c3f560_0 .net "alu_op2", 31 0, L_0x7f9572208510;  1 drivers
v0x7f9570c3f5f0_0 .net "alu_out", 31 0, v0x7f9570c39910_0;  1 drivers
v0x7f9570c3eb70_0 .net "alu_src", 0 0, L_0x7f9572204eb0;  1 drivers
v0x7f9570c3f880_0 .net "alu_z_flag", 0 0, L_0x7f9572208700;  1 drivers
v0x7f9570c3f910_0 .net "branch", 0 0, L_0x7f9572206710;  1 drivers
o0x7f95720333b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9570c3f9c0_0 .net "clk", 0 0, o0x7f95720333b8;  0 drivers
o0x7f9572033658 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9570c3fa90_0 .net "clk_enable", 0 0, o0x7f9572033658;  0 drivers
v0x7f9570c3fb20_0 .net "curr_addr", 31 0, v0x7f9570c3ccc0_0;  1 drivers
v0x7f9570c3fbd0_0 .net "curr_addr_p4", 31 0, L_0x7f9572208820;  1 drivers
v0x7f9570c3fc60_0 .net "data_address", 31 0, L_0x7f9572208690;  1 drivers
v0x7f9570c3fcf0_0 .var "data_read", 0 0;
o0x7f9572033f58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9570c3fd80_0 .net "data_readdata", 31 0, o0x7f9572033f58;  0 drivers
v0x7f9570c3fe20_0 .var "data_write", 0 0;
v0x7f9570c3fec0_0 .var "data_writedata", 31 0;
v0x7f9570c3ff70_0 .net "instr_address", 31 0, L_0x7f9572209970;  1 drivers
v0x7f9570c40020_0 .net "instr_opcode", 5 0, L_0x7f95722041c0;  1 drivers
o0x7f9572034018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9570c400e0_0 .net "instr_readdata", 31 0, o0x7f9572034018;  0 drivers
v0x7f9570c40180_0 .net "j_type", 0 0, L_0x7f9572208eb0;  1 drivers
v0x7f9570c40220_0 .net "jr_type", 0 0, L_0x7f9572209880;  1 drivers
v0x7f9570c402c0_0 .net "mem_read", 0 0, L_0x7f9572205b80;  1 drivers
v0x7f9570c40370_0 .net "mem_to_reg", 0 0, L_0x7f9572205150;  1 drivers
v0x7f9570c40420_0 .net "mem_write", 0 0, L_0x7f9572206160;  1 drivers
v0x7f9570c404d0_0 .var "next_instr_addr", 31 0;
v0x7f9570c40560_0 .net "offset", 31 0, L_0x7f9572208430;  1 drivers
v0x7f9570c40600_0 .net "reg_a_read_data", 31 0, L_0x7f9572207d90;  1 drivers
v0x7f9570c406c0_0 .net "reg_a_read_index", 4 0, L_0x7f9572207600;  1 drivers
v0x7f9570c40770_0 .net "reg_b_read_data", 31 0, L_0x7f9572208040;  1 drivers
v0x7f9570c40820_0 .net "reg_b_read_index", 4 0, L_0x7f9572207130;  1 drivers
v0x7f9570c408d0_0 .net "reg_dst", 0 0, L_0x7f9572204a00;  1 drivers
v0x7f9570c40980_0 .net "reg_write", 0 0, L_0x7f95722055d0;  1 drivers
v0x7f9570c40a30_0 .net "reg_write_data", 31 0, L_0x7f95722079c0;  1 drivers
v0x7f9570c40ae0_0 .net "reg_write_enable", 0 0, L_0x7f9572207b20;  1 drivers
v0x7f9570c40b90_0 .net "reg_write_index", 4 0, L_0x7f95722078a0;  1 drivers
v0x7f9570c40c40_0 .var "register_v0", 31 0;
o0x7f9572033448 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9570c3f680_0 .net "reset", 0 0, o0x7f9572033448;  0 drivers
E_0x7f9570c39300/0 .event edge, v0x7f9570c3c260_0, v0x7f9570c39a00_0, v0x7f9570c3fbd0_0, v0x7f9570c40560_0;
E_0x7f9570c39300/1 .event edge, v0x7f9570c40180_0, v0x7f9570c400e0_0, v0x7f9570c40220_0, v0x7f9570c3d7d0_0;
E_0x7f9570c39300 .event/or E_0x7f9570c39300/0, E_0x7f9570c39300/1;
L_0x7f95722041c0 .part o0x7f9572034018, 26, 6;
L_0x7f9572207600 .part o0x7f9572034018, 21, 5;
L_0x7f9572207130 .part o0x7f9572034018, 16, 5;
L_0x7f95722076e0 .part o0x7f9572034018, 11, 5;
L_0x7f9572207800 .part o0x7f9572034018, 16, 5;
L_0x7f95722078a0 .functor MUXZ 5, L_0x7f9572207800, L_0x7f95722076e0, L_0x7f9572204a00, C4<>;
L_0x7f95722079c0 .functor MUXZ 32, v0x7f9570c39910_0, o0x7f9572033f58, L_0x7f9572205150, C4<>;
L_0x7f9572208130 .part o0x7f9572034018, 0, 6;
L_0x7f9572208340 .part o0x7f9572034018, 0, 16;
L_0x7f9572208430 .concat [ 16 16 0 0], L_0x7f9572208340, L_0x7f9572063248;
L_0x7f9572208510 .functor MUXZ 32, L_0x7f9572208040, L_0x7f9572208430, L_0x7f9572204eb0, C4<>;
L_0x7f9572208820 .arith/sum 32, v0x7f9570c3ccc0_0, L_0x7f95720632d8;
L_0x7f95722089c0 .concat [ 6 26 0 0], L_0x7f95722041c0, L_0x7f9572063320;
L_0x7f9572208b10 .cmp/eq 32, L_0x7f95722089c0, L_0x7f9572063368;
L_0x7f9572208bf0 .concat [ 6 26 0 0], L_0x7f95722041c0, L_0x7f95720633b0;
L_0x7f9572208dd0 .cmp/eq 32, L_0x7f9572208bf0, L_0x7f95720633f8;
L_0x7f9572208fa0 .concat [ 6 26 0 0], L_0x7f95722041c0, L_0x7f9572063440;
L_0x7f9572209230 .cmp/eq 32, L_0x7f9572208fa0, L_0x7f9572063488;
L_0x7f95722092d0 .concat [ 6 26 0 0], L_0x7f9572208130, L_0x7f95720634d0;
L_0x7f9572209410 .cmp/eq 32, L_0x7f95722092d0, L_0x7f9572063518;
L_0x7f95722094f0 .concat [ 6 26 0 0], L_0x7f9572208130, L_0x7f9572063560;
L_0x7f9572209370 .cmp/eq 32, L_0x7f95722094f0, L_0x7f95720635a8;
S_0x7f9570c39370 .scope module, "cpu_alu" "alu" 6 106, 7 1 0, S_0x7f9570c1e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7f9572063290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9570c39630_0 .net/2u *"_ivl_0", 31 0, L_0x7f9572063290;  1 drivers
v0x7f9570c396f0_0 .net "control", 3 0, v0x7f9570c39d60_0;  alias, 1 drivers
v0x7f9570c397a0_0 .net "op1", 31 0, L_0x7f9572208210;  alias, 1 drivers
v0x7f9570c39860_0 .net "op2", 31 0, L_0x7f9572208510;  alias, 1 drivers
v0x7f9570c39910_0 .var "result", 31 0;
v0x7f9570c39a00_0 .net "z_flag", 0 0, L_0x7f9572208700;  alias, 1 drivers
E_0x7f9570c395e0 .event edge, v0x7f9570c39860_0, v0x7f9570c397a0_0, v0x7f9570c396f0_0;
L_0x7f9572208700 .cmp/eq 32, v0x7f9570c39910_0, L_0x7f9572063290;
S_0x7f9570c39b20 .scope module, "cpu_alu_control" "alu_control" 6 91, 8 1 0, S_0x7f9570c1e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7f9570c39d60_0 .var "alu_control_out", 3 0;
v0x7f9570c39e20_0 .net "alu_fcode", 5 0, L_0x7f9572208130;  alias, 1 drivers
v0x7f9570c39ec0_0 .net "alu_opcode", 1 0, L_0x7f9572206d90;  alias, 1 drivers
E_0x7f9570c39d30 .event edge, v0x7f9570c39ec0_0, v0x7f9570c39e20_0;
S_0x7f9570c39fd0 .scope module, "cpu_control" "control" 6 35, 9 1 0, S_0x7f9570c1e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7f9572204a00 .functor AND 1, L_0x7f9572204480, L_0x7f9572204920, C4<1>, C4<1>;
L_0x7f9572204c10 .functor AND 1, L_0x7f9572204b30, L_0x7f95722045c0, C4<1>, C4<1>;
L_0x7f9572204ce0 .functor AND 1, L_0x7f9572204c10, L_0x7f9572204740, C4<1>, C4<1>;
L_0x7f9572204eb0 .functor AND 1, L_0x7f9572204ce0, L_0x7f9572204dd0, C4<1>, C4<1>;
L_0x7f9572205150 .functor AND 1, L_0x7f9572204fe0, L_0x7f95722045c0, C4<1>, C4<1>;
L_0x7f9572205270 .functor AND 1, L_0x7f9572204480, L_0x7f95722045c0, C4<1>, C4<1>;
L_0x7f9572205380 .functor AND 1, L_0x7f9572205270, L_0x7f95722052e0, C4<1>, C4<1>;
L_0x7f95722055d0 .functor AND 1, L_0x7f9572205380, L_0x7f95722054d0, C4<1>, C4<1>;
L_0x7f9572205760 .functor AND 1, L_0x7f95722056c0, L_0x7f95722045c0, C4<1>, C4<1>;
L_0x7f95722059f0 .functor AND 1, L_0x7f9572205760, L_0x7f9572205860, C4<1>, C4<1>;
L_0x7f9572205b80 .functor AND 1, L_0x7f95722059f0, L_0x7f9572205a60, C4<1>, C4<1>;
L_0x7f9572205980 .functor AND 1, L_0x7f9572205cd0, L_0x7f9572205df0, C4<1>, C4<1>;
L_0x7f9572205f10 .functor AND 1, L_0x7f9572205980, L_0x7f9572204740, C4<1>, C4<1>;
L_0x7f9572206160 .functor AND 1, L_0x7f9572205f10, L_0x7f9572206030, C4<1>, C4<1>;
L_0x7f95722051c0 .functor AND 1, L_0x7f9572206210, L_0x7f95722063b0, C4<1>, C4<1>;
L_0x7f9572205fc0 .functor AND 1, L_0x7f95722051c0, L_0x7f95722065f0, C4<1>, C4<1>;
L_0x7f9572206710 .functor AND 1, L_0x7f9572205fc0, L_0x7f9572204820, C4<1>, C4<1>;
L_0x7f9572206950 .functor AND 1, L_0x7f9572204480, L_0x7f9572206800, C4<1>, C4<1>;
L_0x7f9572206a20 .functor AND 1, L_0x7f9572206950, L_0x7f9572206550, C4<1>, C4<1>;
L_0x7f95722060d0 .functor AND 1, L_0x7f9572206a20, L_0x7f9572206bf0, C4<1>, C4<1>;
L_0x7f9572207040 .functor AND 1, L_0x7f9572206e30, L_0x7f9572206fa0, C4<1>, C4<1>;
L_0x7f9572205900 .functor AND 1, L_0x7f9572207040, L_0x7f9572206b50, C4<1>, C4<1>;
L_0x7f9572206f10 .functor AND 1, L_0x7f9572205900, L_0x7f9572204820, C4<1>, C4<1>;
v0x7f9570c3a2d0_0 .net *"_ivl_0", 31 0, L_0x7f95722042d0;  1 drivers
v0x7f9570c3a380_0 .net *"_ivl_102", 0 0, L_0x7f9572206e30;  1 drivers
v0x7f9570c3a420_0 .net *"_ivl_104", 0 0, L_0x7f9572206fa0;  1 drivers
v0x7f9570c3a4d0_0 .net *"_ivl_106", 0 0, L_0x7f9572207040;  1 drivers
v0x7f9570c3a570_0 .net *"_ivl_108", 0 0, L_0x7f9572206b50;  1 drivers
v0x7f9570c3a650_0 .net *"_ivl_110", 0 0, L_0x7f9572205900;  1 drivers
v0x7f9570c3a6f0_0 .net *"_ivl_112", 0 0, L_0x7f9572206f10;  1 drivers
L_0x7f9572063128 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3a790_0 .net/2u *"_ivl_12", 5 0, L_0x7f9572063128;  1 drivers
L_0x7f9572063170 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3a840_0 .net/2u *"_ivl_16", 5 0, L_0x7f9572063170;  1 drivers
v0x7f9570c3a950_0 .net *"_ivl_21", 0 0, L_0x7f9572204920;  1 drivers
v0x7f9570c3a9f0_0 .net *"_ivl_25", 0 0, L_0x7f9572204b30;  1 drivers
v0x7f9570c3aa90_0 .net *"_ivl_27", 0 0, L_0x7f9572204c10;  1 drivers
v0x7f9570c3ab30_0 .net *"_ivl_29", 0 0, L_0x7f9572204ce0;  1 drivers
L_0x7f9572063050 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3abd0_0 .net *"_ivl_3", 25 0, L_0x7f9572063050;  1 drivers
v0x7f9570c3ac80_0 .net *"_ivl_31", 0 0, L_0x7f9572204dd0;  1 drivers
v0x7f9570c3ad20_0 .net *"_ivl_35", 0 0, L_0x7f9572204fe0;  1 drivers
v0x7f9570c3adc0_0 .net *"_ivl_39", 0 0, L_0x7f9572205270;  1 drivers
L_0x7f9572063098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3af50_0 .net/2u *"_ivl_4", 31 0, L_0x7f9572063098;  1 drivers
v0x7f9570c3afe0_0 .net *"_ivl_41", 0 0, L_0x7f95722052e0;  1 drivers
v0x7f9570c3b070_0 .net *"_ivl_43", 0 0, L_0x7f9572205380;  1 drivers
v0x7f9570c3b110_0 .net *"_ivl_45", 0 0, L_0x7f95722054d0;  1 drivers
v0x7f9570c3b1b0_0 .net *"_ivl_49", 0 0, L_0x7f95722056c0;  1 drivers
v0x7f9570c3b250_0 .net *"_ivl_51", 0 0, L_0x7f9572205760;  1 drivers
v0x7f9570c3b2f0_0 .net *"_ivl_53", 0 0, L_0x7f9572205860;  1 drivers
v0x7f9570c3b390_0 .net *"_ivl_55", 0 0, L_0x7f95722059f0;  1 drivers
v0x7f9570c3b430_0 .net *"_ivl_57", 0 0, L_0x7f9572205a60;  1 drivers
v0x7f9570c3b4d0_0 .net *"_ivl_61", 0 0, L_0x7f9572205cd0;  1 drivers
v0x7f9570c3b570_0 .net *"_ivl_63", 0 0, L_0x7f9572205df0;  1 drivers
v0x7f9570c3b610_0 .net *"_ivl_65", 0 0, L_0x7f9572205980;  1 drivers
v0x7f9570c3b6b0_0 .net *"_ivl_67", 0 0, L_0x7f9572205f10;  1 drivers
v0x7f9570c3b750_0 .net *"_ivl_69", 0 0, L_0x7f9572206030;  1 drivers
v0x7f9570c3b7f0_0 .net *"_ivl_73", 0 0, L_0x7f9572206210;  1 drivers
v0x7f9570c3b890_0 .net *"_ivl_75", 0 0, L_0x7f95722063b0;  1 drivers
v0x7f9570c3ae60_0 .net *"_ivl_77", 0 0, L_0x7f95722051c0;  1 drivers
v0x7f9570c3bb20_0 .net *"_ivl_79", 0 0, L_0x7f95722065f0;  1 drivers
L_0x7f95720630e0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3bbb0_0 .net/2u *"_ivl_8", 5 0, L_0x7f95720630e0;  1 drivers
v0x7f9570c3bc40_0 .net *"_ivl_81", 0 0, L_0x7f9572205fc0;  1 drivers
v0x7f9570c3bcd0_0 .net *"_ivl_87", 0 0, L_0x7f9572206800;  1 drivers
v0x7f9570c3bd60_0 .net *"_ivl_89", 0 0, L_0x7f9572206950;  1 drivers
v0x7f9570c3be00_0 .net *"_ivl_91", 0 0, L_0x7f9572206550;  1 drivers
v0x7f9570c3bea0_0 .net *"_ivl_93", 0 0, L_0x7f9572206a20;  1 drivers
v0x7f9570c3bf40_0 .net *"_ivl_95", 0 0, L_0x7f9572206bf0;  1 drivers
v0x7f9570c3bfe0_0 .net *"_ivl_97", 0 0, L_0x7f95722060d0;  1 drivers
v0x7f9570c3c080_0 .net "alu_op", 1 0, L_0x7f9572206d90;  alias, 1 drivers
v0x7f9570c3c140_0 .net "alu_src", 0 0, L_0x7f9572204eb0;  alias, 1 drivers
v0x7f9570c3c1d0_0 .net "beq", 0 0, L_0x7f9572204820;  1 drivers
v0x7f9570c3c260_0 .net "branch", 0 0, L_0x7f9572206710;  alias, 1 drivers
v0x7f9570c3c2f0_0 .net "instr_opcode", 5 0, L_0x7f95722041c0;  alias, 1 drivers
v0x7f9570c3c380_0 .var "jump", 0 0;
v0x7f9570c3c410_0 .net "lw", 0 0, L_0x7f95722045c0;  1 drivers
v0x7f9570c3c4a0_0 .net "mem_read", 0 0, L_0x7f9572205b80;  alias, 1 drivers
v0x7f9570c3c530_0 .net "mem_to_reg", 0 0, L_0x7f9572205150;  alias, 1 drivers
v0x7f9570c3c5c0_0 .net "mem_write", 0 0, L_0x7f9572206160;  alias, 1 drivers
v0x7f9570c3c660_0 .net "r_format", 0 0, L_0x7f9572204480;  1 drivers
v0x7f9570c3c700_0 .net "reg_dst", 0 0, L_0x7f9572204a00;  alias, 1 drivers
v0x7f9570c3c7a0_0 .net "reg_write", 0 0, L_0x7f95722055d0;  alias, 1 drivers
v0x7f9570c3c840_0 .net "sw", 0 0, L_0x7f9572204740;  1 drivers
L_0x7f95722042d0 .concat [ 6 26 0 0], L_0x7f95722041c0, L_0x7f9572063050;
L_0x7f9572204480 .cmp/eq 32, L_0x7f95722042d0, L_0x7f9572063098;
L_0x7f95722045c0 .cmp/eq 6, L_0x7f95722041c0, L_0x7f95720630e0;
L_0x7f9572204740 .cmp/eq 6, L_0x7f95722041c0, L_0x7f9572063128;
L_0x7f9572204820 .cmp/eq 6, L_0x7f95722041c0, L_0x7f9572063170;
L_0x7f9572204920 .reduce/nor L_0x7f95722045c0;
L_0x7f9572204b30 .reduce/nor L_0x7f9572204480;
L_0x7f9572204dd0 .reduce/nor L_0x7f9572204820;
L_0x7f9572204fe0 .reduce/nor L_0x7f9572204480;
L_0x7f95722052e0 .reduce/nor L_0x7f9572204740;
L_0x7f95722054d0 .reduce/nor L_0x7f9572204820;
L_0x7f95722056c0 .reduce/nor L_0x7f9572204480;
L_0x7f9572205860 .reduce/nor L_0x7f9572204740;
L_0x7f9572205a60 .reduce/nor L_0x7f9572204820;
L_0x7f9572205cd0 .reduce/nor L_0x7f9572204480;
L_0x7f9572205df0 .reduce/nor L_0x7f95722045c0;
L_0x7f9572206030 .reduce/nor L_0x7f9572204820;
L_0x7f9572206210 .reduce/nor L_0x7f9572204480;
L_0x7f95722063b0 .reduce/nor L_0x7f95722045c0;
L_0x7f95722065f0 .reduce/nor L_0x7f9572204740;
L_0x7f9572206800 .reduce/nor L_0x7f95722045c0;
L_0x7f9572206550 .reduce/nor L_0x7f9572204740;
L_0x7f9572206bf0 .reduce/nor L_0x7f9572204820;
L_0x7f9572206d90 .concat8 [ 1 1 0 0], L_0x7f9572206f10, L_0x7f95722060d0;
L_0x7f9572206e30 .reduce/nor L_0x7f9572204480;
L_0x7f9572206fa0 .reduce/nor L_0x7f95722045c0;
L_0x7f9572206b50 .reduce/nor L_0x7f9572204740;
S_0x7f9570c3c9d0 .scope module, "cpu_pc" "pc" 6 140, 10 1 0, S_0x7f9570c1e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7f9570c3cc10_0 .net "clk", 0 0, o0x7f95720333b8;  alias, 0 drivers
v0x7f9570c3ccc0_0 .var "curr_addr", 31 0;
v0x7f9570c3cd70_0 .net "next_addr", 31 0, v0x7f9570c404d0_0;  1 drivers
v0x7f9570c3ce30_0 .net "reset", 0 0, o0x7f9572033448;  alias, 0 drivers
E_0x7f9570c3cbc0 .event posedge, v0x7f9570c3cc10_0;
S_0x7f9570c3cf30 .scope module, "register" "regfile" 6 66, 11 1 0, S_0x7f9570c1e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x7f9572207d90 .functor BUFZ 32, L_0x7f9572207bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9572208040 .functor BUFZ 32, L_0x7f9572207e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9570c3d270_0 .net *"_ivl_0", 31 0, L_0x7f9572207bd0;  1 drivers
v0x7f9570c3d310_0 .net *"_ivl_10", 6 0, L_0x7f9572207f20;  1 drivers
L_0x7f9572063200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3d3b0_0 .net *"_ivl_13", 1 0, L_0x7f9572063200;  1 drivers
v0x7f9570c3d460_0 .net *"_ivl_2", 6 0, L_0x7f9572207c70;  1 drivers
L_0x7f95720631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9570c3d510_0 .net *"_ivl_5", 1 0, L_0x7f95720631b8;  1 drivers
v0x7f9570c3d600_0 .net *"_ivl_8", 31 0, L_0x7f9572207e80;  1 drivers
v0x7f9570c3d6b0_0 .net "r_clk", 0 0, o0x7f95720333b8;  alias, 0 drivers
v0x7f9570c3d740_0 .net "r_clk_enable", 0 0, o0x7f9572033658;  alias, 0 drivers
v0x7f9570c3d7d0_0 .net "read_data1", 31 0, L_0x7f9572207d90;  alias, 1 drivers
v0x7f9570c3d900_0 .net "read_data2", 31 0, L_0x7f9572208040;  alias, 1 drivers
v0x7f9570c3d9b0_0 .net "read_reg1", 4 0, L_0x7f9572207600;  alias, 1 drivers
v0x7f9570c3da60_0 .net "read_reg2", 4 0, L_0x7f9572207130;  alias, 1 drivers
v0x7f9570c3db10 .array "registers", 31 0, 31 0;
v0x7f9570c3dbb0_0 .net "reset", 0 0, o0x7f9572033448;  alias, 0 drivers
v0x7f9570c3dc60_0 .net "write_control", 0 0, L_0x7f9572207b20;  alias, 1 drivers
v0x7f9570c3dcf0_0 .net "write_data", 31 0, L_0x7f95722079c0;  alias, 1 drivers
v0x7f9570c3dd80_0 .net "write_reg", 4 0, L_0x7f95722078a0;  alias, 1 drivers
L_0x7f9572207bd0 .array/port v0x7f9570c3db10, L_0x7f9572207c70;
L_0x7f9572207c70 .concat [ 5 2 0 0], L_0x7f9572207600, L_0x7f95720631b8;
L_0x7f9572207e80 .array/port v0x7f9570c3db10, L_0x7f9572207f20;
L_0x7f9572207f20 .concat [ 5 2 0 0], L_0x7f9572207130, L_0x7f9572063200;
    .scope S_0x7f9570c16b70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9570c38950_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f9570c38950_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f9570c38950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c38a00, 0, 4;
    %load/vec4 v0x7f9570c38950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9570c38950_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7f9570c16b70;
T_1 ;
    %wait E_0x7f9570c220e0;
    %load/vec4 v0x7f9570c38800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f9570c388a0_0;
    %ix/getv 3, v0x7f9570c385d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c38a00, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9570c14f90;
T_2 ;
    %fork t_1, S_0x7f9570c38b90;
    %jmp t_0;
    .scope S_0x7f9570c38b90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9570c38d50_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7f9570c38d50_0;
    %cmpi/s 1073741823, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9570c38d50_0;
    %store/vec4a v0x7f9570c39230, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f9570c38d50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7f9570c38d50_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9570c39230, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9570c39230, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9570c39230, 4, 0;
    %end;
    .scope S_0x7f9570c14f90;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x7f9570c3cf30;
T_3 ;
    %wait E_0x7f9570c3cbc0;
    %load/vec4 v0x7f9570c3dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f9570c3d740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7f9570c3dc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7f9570c3dcf0_0;
    %load/vec4 v0x7f9570c3dd80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9570c3db10, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9570c39b20;
T_4 ;
    %wait E_0x7f9570c39d30;
    %load/vec4 v0x7f9570c39ec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9570c39d60_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f9570c39ec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9570c39d60_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7f9570c39ec0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7f9570c39e20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9570c39d60_0, 0, 4;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9570c39d60_0, 0, 4;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9570c39d60_0, 0, 4;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9570c39d60_0, 0, 4;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9570c39d60_0, 0, 4;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9570c39370;
T_5 ;
    %wait E_0x7f9570c395e0;
    %load/vec4 v0x7f9570c396f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9570c39910_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x7f9570c397a0_0;
    %load/vec4 v0x7f9570c39860_0;
    %and;
    %assign/vec4 v0x7f9570c39910_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x7f9570c397a0_0;
    %load/vec4 v0x7f9570c39860_0;
    %or;
    %assign/vec4 v0x7f9570c39910_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x7f9570c397a0_0;
    %load/vec4 v0x7f9570c39860_0;
    %add;
    %assign/vec4 v0x7f9570c39910_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x7f9570c397a0_0;
    %load/vec4 v0x7f9570c39860_0;
    %sub;
    %assign/vec4 v0x7f9570c39910_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x7f9570c397a0_0;
    %load/vec4 v0x7f9570c39860_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x7f9570c39910_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x7f9570c397a0_0;
    %load/vec4 v0x7f9570c39860_0;
    %or;
    %inv;
    %assign/vec4 v0x7f9570c39910_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9570c3c9d0;
T_6 ;
    %wait E_0x7f9570c3cbc0;
    %load/vec4 v0x7f9570c3ce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7f9570c3ccc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f9570c3cd70_0;
    %assign/vec4 v0x7f9570c3ccc0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9570c1e5b0;
T_7 ;
    %wait E_0x7f9570c39300;
    %load/vec4 v0x7f9570c3f910_0;
    %load/vec4 v0x7f9570c3f880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f9570c3fbd0_0;
    %load/vec4 v0x7f9570c40560_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9570c404d0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f9570c40180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7f9570c3fbd0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7f9570c400e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f9570c404d0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7f9570c40220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7f9570c40600_0;
    %store/vec4 v0x7f9570c404d0_0, 0, 32;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/lw_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
