// Seed: 1116591843
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = -1 ? 1'd0 : -1;
  assign module_1.id_8 = 0;
  reg id_3;
  assign id_3 = id_3;
  initial begin : LABEL_0
    $unsigned(28);
    ;
    id_3 <= id_3;
  end
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input tri1 id_6,
    output supply0 id_7,
    output supply1 id_8
);
  logic id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
