(S (NP (PRP We)) (VP (VBP present) (NP (NP (NP (DT a) (NN tool) (NN flow)) (CC and) (NP (NNS results))) (PP (IN for) (NP (NP (DT a) (JJ model-based) (NN hardware) (NN design)) (PP (IN for) (NP (NNP FPGAs))) (PP (IN from) (NP (NNP Simulink) (NNS descriptions))) (SBAR (WHNP (WDT which)) (S (VP (ADVP (RB nicely)) (VBZ integrates) (PP (IN into) (NP (VBG existing) (NNS environments)))))))))) (. .))
(S (SBAR (IN While) (S (NP (JJ current) (JJ commercial) (NNS tools)) (VP (VBP do) (RB not) (VP (VB exploit) (NP (DT some) (JJ high-level) (NNS optimizations)))))) (, ,) (NP (PRP we)) (VP (VBP investigate) (NP (NP (DT the) (JJ promising) (NN approach)) (PP (IN of) (S (VP (VBG using) (NP (JJ reusable) (NNS subcircuits)) (PP (IN for) (NP (VBG folding) (NNS transformations))) (S (VP (VP (TO to) (VP (VB control) (NP (VBN embedded) (JJR multiplier) (NN usage)))) (CC and) (VP (TO to) (VP (VB optimize) (NP (JJ logic) (NN block) (NN usage))))))))))) (. .))
(S (S (NP (PRP We)) (VP (VBP show) (SBAR (IN that) (S (NP (NP (NN resource) (NNS improvements)) (PP (IN of) (NP (QP (IN up) (TO to) (CD 70)) (NN %))) (PP (VBN compared) (PP (TO to) (NP (DT the) (JJ original) (NN model))))) (VP (VBP are) (ADJP (JJ possible))))))) (, ,) (CC but) (S (NP (PRP it)) (VP (VBZ is) (ADVP (RB also)) (VP (VBN shown) (SBAR (IN that) (S (NP (NN subcircuit) (NN selection)) (VP (VBZ is) (NP (DT a) (JJ critical) (NN task)))))))) (. .))
(S (SBAR (IN While) (S (NP (PRP$ our) (NN tool) (NN flow)) (VP (VBZ provides) (NP (JJ good) (NNS results)) (ADVP (RB already))))) (, ,) (NP (NP (DT the) (NN investigation) (CC and) (NN optimization)) (PP (IN of) (NP (NN subcircuit) (NN selection)))) (VP (VBZ is) (VP (ADVP (RB clearly)) (VBN identified) (PP (IN as) (NP (NP (DT an) (JJ additional) (NN keypoint)) (SBAR (S (VP (TO to) (VP (VB extend) (NP (NP (JJ high-level) (NN control)) (PP (IN on) (NP (JJ low-level) (NNP FPGA) (NN mapping) (NNS properties)))))))))))) (. .))
