/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* dynports =  1  *)
(* src = "./test.v:1" *)
module UpCounter(clock, reset, count, data_o);
  (* src = "./test.v:8" *)
  wire [7:0] _0_;
  (* src = "./test.v:14" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _1_;
  wire [7:0] _2_;
  (* src = "./test.v:4" *)
  input clock;
  (* src = "./test.v:6" *)
  input count;
  (* src = "./test.v:7" *)
  output [7:0] data_o;
  reg [7:0] data_o;
  (* src = "./test.v:5" *)
  input reset;
  assign _1_ = data_o + (* src = "./test.v:14" *) 32'd1;
  always @(posedge clock)
      data_o <= _0_;
  assign _2_ = count ? (* src = "./test.v:13" *) _1_[7:0] : data_o;
  assign _0_ = reset ? (* full_case = 32'd1 *) (* src = "./test.v:9" *) 8'h00 : _2_;
endmodule
