 
****************************************
Report : qor
Design : top
Version: G-2012.06-SP2
Date   : Fri Oct 12 06:13:00 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              41.00
  Critical Path Length:          2.23
  Critical Path Slack:           1.17
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         17
  Hierarchical Port Count:       1507
  Leaf Cell Count:               6105
  Buf/Inv Cell Count:             521
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5049
  Sequential Cell Count:         1056
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6964.411971
  Noncombinational Area:  5617.920181
  Buf/Inv Area:            343.139996
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             12582.332152
  Design Area:           12582.332152


  Design Rules
  -----------------------------------
  Total Number of Nets:          6300
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.59
  Logic Optimization:                  5.69
  Mapping Optimization:               10.58
  -----------------------------------------
  Overall Compile Time:               20.88
  Overall Compile Wall Clock Time:    44.88

1
