// Seed: 3064652733
module module_0 #(
    parameter id_2 = 32'd62
) (
    output tri id_0,
    output tri id_1,
    input supply0 _id_2
);
  assign id_0 = id_2;
  wire [-1 : id_2] id_4;
  assign id_1 = id_4;
  wire id_5;
  logic [-1 'b0 : 1] id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd83
) (
    input  supply0 id_0,
    output uwire   id_1,
    input  uwire   id_2,
    input  supply1 id_3
);
  parameter id_5 = -1;
  parameter id_6 = 1;
  always @(id_6 or posedge 1 != 1) $unsigned(id_6);
  ;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_6
  );
  logic [7:0] id_7;
  assign id_7[id_6 : id_6] = id_2;
endmodule
