--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
module_1_stub.twr -v 30 -l 30 module_1_stub_routed.ncd module_1_stub.pcf

Design file:              module_1_stub_routed.ncd
Physical constraint file: module_1_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.06 2013-03-26)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 30.303 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16248 paths analyzed, 2046 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (0 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   7.085ns.
--------------------------------------------------------------------------------
Slack:                  2.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.746ns (Levels of Logic = 6)
  Clock Path Skew:      -0.304ns (1.388 - 1.692)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y105.AMUX   Tshcko                0.594   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_rdack_i_D1
                                                       module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1
    SLICE_X28Y104.C2     net (fanout=4)        1.341   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1
    SLICE_X28Y104.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y103.D2     net (fanout=3)        0.817   module_1_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X28Y103.DMUX   Tilo                  0.358   module_1_i/axi_interconnect_1/N43
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X29Y97.C4      net (fanout=1)        0.975   module_1_i/axi_interconnect_1/N14
    SLICE_X29Y97.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y98.A6      net (fanout=4)        0.333   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y98.A       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1[19]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X28Y98.B5      net (fanout=3)        0.301   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X28Y98.B       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1[19]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X28Y97.C2      net (fanout=1)        0.813   module_1_i/axi_interconnect_1/N59
    SLICE_X28Y97.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X28Y97.AX      net (fanout=1)        0.527   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X28Y97.CLK     Tdick                 0.067   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (1.639ns logic, 5.107ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  3.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1 (FF)
  Destination:          module_1_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 4)
  Clock Path Skew:      -0.268ns (1.424 - 1.692)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1 to module_1_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X33Y105.AMUX     Tshcko                0.594   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_rdack_i_D1
                                                         module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1
    SLICE_X28Y104.C2       net (fanout=4)        1.341   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1
    SLICE_X28Y104.C        Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                         module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y103.D2       net (fanout=3)        0.817   module_1_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X28Y103.DMUX     Tilo                  0.358   module_1_i/axi_interconnect_1/N43
                                                         module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X29Y97.C4        net (fanout=1)        0.975   module_1_i/axi_interconnect_1/N14
    SLICE_X29Y97.C         Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                         module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X27Y97.D5        net (fanout=4)        0.423   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X27Y97.D         Tilo                  0.124   module_1_i/axi_interconnect_1_S_WREADY
                                                         module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.615   module_1_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   module_1_i/processing_system7_0/processing_system7_0/PS7_i
                                                         module_1_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        6.378ns (2.207ns logic, 4.171ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  3.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        1.196   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_8
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (1.395ns logic, 5.022ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  3.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        1.196   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_7
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (1.395ns logic, 5.022ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  3.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        1.196   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (1.395ns logic, 5.022ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  3.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.417ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        1.196   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_9
    -------------------------------------------------  ---------------------------
    Total                                      6.417ns (1.395ns logic, 5.022ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  3.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.121ns (Levels of Logic = 6)
  Clock Path Skew:      -0.304ns (1.388 - 1.692)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y105.AMUX   Tshcko                0.594   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_rdack_i_D1
                                                       module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1
    SLICE_X28Y104.C2     net (fanout=4)        1.341   module_1_i/axi_gpio_1/axi_gpio_1/ip2bus_wrack_i_D1
    SLICE_X28Y104.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y103.D2     net (fanout=3)        0.817   module_1_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X28Y103.DMUX   Tilo                  0.358   module_1_i/axi_interconnect_1/N43
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X29Y97.C4      net (fanout=1)        0.975   module_1_i/axi_interconnect_1/N14
    SLICE_X29Y97.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y98.A6      net (fanout=4)        0.333   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y98.A       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1[19]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X28Y98.B5      net (fanout=3)        0.301   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X28Y98.B       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1[19]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X28Y97.C2      net (fanout=1)        0.813   module_1_i/axi_interconnect_1/N59
    SLICE_X28Y97.CLK     Tas                   0.093   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (1.541ns logic, 4.580ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  3.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.818 - 0.869)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.CQ      Tcko                  0.518   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X27Y95.A1      net (fanout=7)        1.247   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X27Y95.AMUX    Tilo                  0.354   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X27Y95.B3      net (fanout=2)        0.661   module_1_i/axi_interconnect_1_M_ARREADY[0]
    SLICE_X27Y95.B       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X29Y99.D2      net (fanout=1)        0.983   module_1_i/axi_interconnect_1/N41
    SLICE_X29Y99.D       Tilo                  0.124   module_1_i/axi_interconnect_1_M_RDATA[15]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X29Y99.C5      net (fanout=2)        0.275   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X29Y99.C       Tilo                  0.124   module_1_i/axi_interconnect_1_M_RDATA[15]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X28Y99.D2      net (fanout=2)        0.671   module_1_i/axi_interconnect_1/N39
    SLICE_X28Y99.D       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_awvalid_reg_0
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X28Y97.C5      net (fanout=1)        0.421   module_1_i/axi_interconnect_1/N58
    SLICE_X28Y97.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X28Y97.AX      net (fanout=1)        0.527   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X28Y97.CLK     Tdick                 0.067   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (1.559ns logic, 4.785ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  3.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.330ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.818 - 0.869)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.CQ      Tcko                  0.518   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X27Y95.A1      net (fanout=7)        1.247   module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X27Y95.AMUX    Tilo                  0.354   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X27Y95.B3      net (fanout=2)        0.661   module_1_i/axi_interconnect_1_M_ARREADY[0]
    SLICE_X27Y95.B       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1_SW0
    SLICE_X29Y99.D2      net (fanout=1)        0.983   module_1_i/axi_interconnect_1/N41
    SLICE_X29Y99.D       Tilo                  0.124   module_1_i/axi_interconnect_1_M_RDATA[15]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_ARREADY1
    SLICE_X29Y99.C5      net (fanout=2)        0.275   module_1_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[1]
    SLICE_X29Y99.C       Tilo                  0.124   module_1_i/axi_interconnect_1_M_RDATA[15]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X29Y100.B1     net (fanout=2)        0.962   module_1_i/axi_interconnect_1/N39
    SLICE_X29Y100.B      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X28Y97.B4      net (fanout=3)        0.741   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X28Y97.CLK     Tas                   0.093   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.330ns (1.461ns logic, 4.869ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  3.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (1.515 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X43Y103.SR     net (fanout=9)        1.113   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X43Y103.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.395ns logic, 4.939ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  3.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (1.515 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X43Y103.SR     net (fanout=9)        1.113   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X43Y103.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_17
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.395ns logic, 4.939ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  3.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (1.515 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X43Y103.SR     net (fanout=9)        1.113   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X43Y103.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_16
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.395ns logic, 4.939ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  3.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (1.515 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X43Y103.SR     net (fanout=9)        1.113   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X43Y103.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_18
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_15
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.395ns logic, 4.939ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  3.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.912ns (Levels of Logic = 6)
  Clock Path Skew:      -0.347ns (1.388 - 1.735)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y105.CQ     Tcko                  0.456   module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X28Y104.C4     net (fanout=7)        0.645   module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X28Y104.C      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       module_1_i/axi_gpio_1/axi_gpio_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X28Y103.D2     net (fanout=3)        0.817   module_1_i/axi_interconnect_1_M_AWREADY[1]
    SLICE_X28Y103.DMUX   Tilo                  0.358   module_1_i/axi_interconnect_1/N43
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i_SW0
    SLICE_X29Y97.C4      net (fanout=1)        0.975   module_1_i/axi_interconnect_1/N14
    SLICE_X29Y97.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y98.A6      net (fanout=4)        0.333   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X28Y98.A       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1[19]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X28Y98.B5      net (fanout=3)        0.301   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X28Y98.B       Tilo                  0.124   module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_data_i_D1[19]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X28Y97.C2      net (fanout=1)        0.813   module_1_i/axi_interconnect_1/N59
    SLICE_X28Y97.C       Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X28Y97.AX      net (fanout=1)        0.527   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X28Y97.CLK     Tdick                 0.067   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      5.912ns (1.501ns logic, 4.411ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  3.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y97.CQ      Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X29Y103.D3     net (fanout=38)       1.443   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        1.196   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_9
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.257ns logic, 4.946ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  3.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y97.CQ      Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X29Y103.D3     net (fanout=38)       1.443   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        1.196   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_8
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.257ns logic, 4.946ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  3.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y97.CQ      Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X29Y103.D3     net (fanout=38)       1.443   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        1.196   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_7
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.257ns logic, 4.946ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  3.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y97.CQ      Tcko                  0.456   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X29Y103.D3     net (fanout=38)       1.443   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X41Y111.SR     net (fanout=9)        1.196   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X41Y111.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_10
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.257ns logic, 4.946ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  3.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (1.515 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X47Y102.SR     net (fanout=9)        0.982   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X47Y102.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.395ns logic, 4.808ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  3.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (1.515 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X47Y102.SR     net (fanout=9)        0.982   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X47Y102.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_21
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.395ns logic, 4.808ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  3.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (1.515 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X47Y102.SR     net (fanout=9)        0.982   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X47Y102.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_20
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.395ns logic, 4.808ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  3.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (1.515 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X47Y102.SR     net (fanout=9)        0.982   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X47Y102.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_22
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_19
    -------------------------------------------------  ---------------------------
    Total                                      6.203ns (1.395ns logic, 4.808ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  3.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X45Y110.SR     net (fanout=9)        0.976   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X45Y110.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_4
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (1.395ns logic, 4.802ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  3.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X45Y110.SR     net (fanout=9)        0.976   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X45Y110.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (1.395ns logic, 4.802ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  3.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X45Y110.SR     net (fanout=9)        0.976   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X45Y110.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_3
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (1.395ns logic, 4.802ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  3.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (1.512 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X45Y110.SR     net (fanout=9)        0.976   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X45Y110.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_6
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_5
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (1.395ns logic, 4.802ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  3.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.178ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (1.514 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X47Y106.SR     net (fanout=9)        0.957   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X47Y106.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_2
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (1.395ns logic, 4.783ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  3.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.178ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (1.514 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X47Y106.SR     net (fanout=9)        0.957   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X47Y106.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_2
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_2
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (1.395ns logic, 4.783ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  3.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.178ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (1.514 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X47Y106.SR     net (fanout=9)        0.957   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X47Y106.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_2
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (1.395ns logic, 4.783ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  3.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.034ns (1.514 - 1.548)
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AMUX    Tshcko                0.594   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D1     net (fanout=36)       1.519   module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X29Y103.D      Tilo                  0.124   module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X29Y104.D5     net (fanout=4)        0.426   module_1_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X29Y104.D      Tilo                  0.124   module_1_i/axi_interconnect_1_M_BVALID[1]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X54Y105.C1     net (fanout=71)       1.881   module_1_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X54Y105.C      Tilo                  0.124   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/iGPIO_xferAck
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst1
    SLICE_X49Y102.SR     net (fanout=9)        0.952   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Read_Reg_Rst
    SLICE_X49Y102.CLK    Tsrck                 0.429   module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_26
                                                       module_1_i/axi_gpio_1/axi_gpio_1/gpio_core_1/Dual.GPIO2_DBus_i_26
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.395ns logic, 4.778ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -4.736ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 5.239ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Logical resource: AdcClk_delayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: delayRefClk
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: BUFG_DlyCtrl/I0
  Logical resource: BUFG_DlyCtrl/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_20/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_20/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_21/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_21/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_22/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_22/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_23/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[23]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_23/CLK
  Location pin: SLICE_X26Y88.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK
  Location pin: SLICE_X26Y96.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_16/CLK
  Location pin: SLICE_X26Y96.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK
  Location pin: SLICE_X26Y96.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_17/CLK
  Location pin: SLICE_X26Y96.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK
  Location pin: SLICE_X26Y96.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_18/CLK
  Location pin: SLICE_X26Y96.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK
  Location pin: SLICE_X26Y96.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[19]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_19/CLK
  Location pin: SLICE_X26Y96.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X26Y116.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_12/CLK
  Location pin: SLICE_X26Y116.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK
  Location pin: SLICE_X26Y116.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_13/CLK
  Location pin: SLICE_X26Y116.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_14/CLK
  Location pin: SLICE_X26Y116.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_14/CLK
  Location pin: SLICE_X26Y116.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_15/CLK
  Location pin: SLICE_X26Y116.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[15]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_15/CLK
  Location pin: SLICE_X26Y116.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X26Y122.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_8/CLK
  Location pin: SLICE_X26Y122.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_In[11]/CLK
  Logical resource: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_Data_In_9/CLK
  Location pin: SLICE_X26Y122.CLK
  Clock network: sprocessing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.081ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.AQ      Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X26Y75.BX      net (fanout=1)        0.483   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X26Y75.CLK     Tdick                 0.045   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.563ns logic, 0.483ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Delay:                  1.062ns (data path - clock path skew + uncertainty)
  Source:               module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sprocessing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    sprocessing_system7_0_FCLK_CLK0_pin rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.BQ      Tcko                  0.518   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X26Y75.CX      net (fanout=1)        0.481   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X26Y75.CLK     Tdick                 0.028   module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       module_1_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.546ns logic, 0.481ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 1  Score: 4736  (Setup/Max: 0, Hold: 0, Component Switching Limit: 4736)

Constraints cover 16250 paths, 0 nets, and 2692 connections

Design statistics:
   Minimum period:   7.085ns{1}   (Maximum frequency: 141.143MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 20 17:44:58 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 632 MB



