Analysis & Synthesis report for coincidence
Fri Jul 26 19:01:01 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |coincidence|processor:instpro|state
 11. State Machine - |coincidence|fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated
 19. Source assignments for pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2
 20. Source assignments for pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4
 21. Source assignments for pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5
 22. Source assignments for fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0|altsyncram_i2h1:auto_generated
 23. Source assignments for fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_g0d1:auto_generated
 24. Source assignments for fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_o8d1:auto_generated
 25. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top
 26. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1
 27. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing
 28. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing
 29. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async
 30. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2
 31. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing
 32. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing
 33. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit
 34. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3
 35. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm
 36. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4
 37. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing
 38. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_upsizing
 39. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async
 40. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_downsizing
 41. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2
 42. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|clock_beat:u_ftdi_clk_beat
 43. Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|clock_beat:u_clk_beat
 44. Parameter Settings for User Entity Instance: pll2:inst2pll|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top
 46. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1
 47. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing
 48. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing
 49. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async
 50. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2
 51. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing
 52. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit
 53. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3
 54. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm
 55. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4
 56. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing
 57. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_upsizing
 58. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async
 59. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_downsizing
 60. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2
 61. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|clock_beat:u_ftdi_clk_beat
 62. Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|clock_beat:u_clk_beat
 63. Parameter Settings for Inferred Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0
 64. Parameter Settings for Inferred Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0
 65. Parameter Settings for Inferred Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0
 66. altpll Parameter Settings by Entity Instance
 67. altsyncram Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4"
 69. Port Connectivity Checks: "fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing"
 70. Port Connectivity Checks: "fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing"
 71. Port Connectivity Checks: "fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top"
 72. Port Connectivity Checks: "fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len"
 73. Port Connectivity Checks: "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4"
 74. Port Connectivity Checks: "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing"
 75. Port Connectivity Checks: "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing"
 76. Port Connectivity Checks: "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top"
 77. Post-Synthesis Netlist Statistics for Top Partition
 78. Elapsed Time Per Partition
 79. Analysis & Synthesis Messages
 80. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 26 19:01:01 2024       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; coincidence                                 ;
; Top-level Entity Name              ; coincidence                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,081                                       ;
;     Total combinational functions  ; 907                                         ;
;     Dedicated logic registers      ; 691                                         ;
; Total registers                    ; 691                                         ;
; Total pins                         ; 22                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 48,128                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; coincidence        ; coincidence        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                              ;
+----------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                      ; Library ;
+----------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v         ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v         ;         ;
; ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v  ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v  ;         ;
; ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v ;         ;
; ftdi245fifo/RTL/fpga_ft232h_example/clock_beat.v               ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/clock_beat.v               ;         ;
; ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v                     ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v                     ;         ;
; ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v                ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v                ;         ;
; ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v                ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v                ;         ;
; ftdi245fifo/RTL/ftdi_245fifo/fifo4.v                           ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo4.v                           ;         ;
; ftdi245fifo/RTL/ftdi_245fifo/fifo2.v                           ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo2.v                           ;         ;
; ftdi245fifo/RTL/ftdi_245fifo/fifo_delay_submit.v               ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo_delay_submit.v               ;         ;
; ftdi245fifo/RTL/ftdi_245fifo/fifo_async.v                      ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo_async.v                      ;         ;
; ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v             ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v             ;         ;
; ftdi245fifo/RTL/ftdi_245fifo/axi_stream_packing.v              ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_packing.v              ;         ;
; ftdi245fifo/RTL/ftdi_245fifo/axi_stream_downsizing.v           ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_downsizing.v           ;         ;
; coincidence.bdf                                                ; yes             ; User Block Diagram/Schematic File  ; C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf                                                ;         ;
; serialprocessor.v                                              ; yes             ; User Verilog HDL File              ; C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v                                              ;         ;
; pll2.v                                                         ; yes             ; User Wizard-Generated File         ; C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v                                                         ;         ;
; altpll.tdf                                                     ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf                                                         ;         ;
; aglobal180.inc                                                 ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                     ;         ;
; stratix_pll.inc                                                ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;         ;
; stratixii_pll.inc                                              ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;         ;
; cycloneii_pll.inc                                              ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;         ;
; db/pll2_altpll.v                                               ; yes             ; Auto-Generated Megafunction        ; C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v                                               ;         ;
; altsyncram.tdf                                                 ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc                                          ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                                                    ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                                                 ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; a_rdenreg.inc                                                  ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                                                     ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                                                     ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; altdpram.inc                                                   ; yes             ; Megafunction                       ; c:/altera/18.0/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; db/altsyncram_i2h1.tdf                                         ; yes             ; Auto-Generated Megafunction        ; C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_i2h1.tdf                                         ;         ;
; db/altsyncram_g0d1.tdf                                         ; yes             ; Auto-Generated Megafunction        ; C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_g0d1.tdf                                         ;         ;
; db/altsyncram_o8d1.tdf                                         ; yes             ; Auto-Generated Megafunction        ; C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_o8d1.tdf                                         ;         ;
+----------------------------------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,081          ;
;                                             ;                ;
; Total combinational functions               ; 907            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 384            ;
;     -- 3 input functions                    ; 253            ;
;     -- <=2 input functions                  ; 270            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 723            ;
;     -- arithmetic mode                      ; 184            ;
;                                             ;                ;
; Total registers                             ; 691            ;
;     -- Dedicated logic registers            ; 691            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 22             ;
; Total memory bits                           ; 48128          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; ftdi_clk~input ;
; Maximum fan-out                             ; 426            ;
; Total fan-out                               ; 6644           ;
; Average fan-out                             ; 3.89           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                            ; Entity Name                ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |coincidence                                                  ; 907 (1)             ; 691 (0)                   ; 48128       ; 0            ; 0       ; 0         ; 22   ; 0            ; |coincidence                                                                                                                                                                   ; coincidence                ; work         ;
;    |fpga_top_ft232h_tx_mass:inst3|                            ; 903 (0)             ; 691 (0)                   ; 48128       ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3                                                                                                                                     ; fpga_top_ft232h_tx_mass    ; work         ;
;       |clock_beat:u_clk_beat|                                 ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|clock_beat:u_clk_beat                                                                                                               ; clock_beat                 ; work         ;
;       |clock_beat:u_ftdi_clk_beat|                            ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|clock_beat:u_ftdi_clk_beat                                                                                                          ; clock_beat                 ; work         ;
;       |ftdi_245fifo_top:u_ftdi_245fifo_top|                   ; 701 (0)             ; 588 (0)                   ; 48128       ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top                                                                                                 ; ftdi_245fifo_top           ; work         ;
;          |axi_stream_packing:u_rx_packing|                    ; 34 (34)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing                                                                 ; axi_stream_packing         ; work         ;
;          |axi_stream_packing:u_tx_packing|                    ; 256 (256)           ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing                                                                 ; axi_stream_packing         ; work         ;
;          |axi_stream_resizing:u_tx_downsizing|                ; 40 (0)              ; 36 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing                                                             ; axi_stream_resizing        ; work         ;
;             |axi_stream_downsizing:u_axi_stream_downsizing|   ; 40 (40)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing               ; axi_stream_downsizing      ; work         ;
;          |fifo2:u_rx_fifo2|                                   ; 12 (12)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2                                                                                ; fifo2                      ; work         ;
;          |fifo2:u_tx_fifo2_1|                                 ; 43 (43)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1                                                                              ; fifo2                      ; work         ;
;          |fifo2:u_tx_fifo2_2|                                 ; 40 (40)             ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2                                                                              ; fifo2                      ; work         ;
;          |fifo2:u_tx_fifo2_3|                                 ; 14 (14)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3                                                                              ; fifo2                      ; work         ;
;          |fifo4:u_rx_fifo4|                                   ; 58 (58)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4                                                                                ; fifo4                      ; work         ;
;          |fifo_async:u_rx_fifo_async|                         ; 49 (49)             ; 73 (73)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async                                                                      ; fifo_async                 ; work         ;
;             |altsyncram:buffer_rtl_0|                         ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0                                              ; altsyncram                 ; work         ;
;                |altsyncram_g0d1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_g0d1:auto_generated               ; altsyncram_g0d1            ; work         ;
;          |fifo_async:u_tx_fifo_async|                         ; 62 (62)             ; 89 (89)                   ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async                                                                      ; fifo_async                 ; work         ;
;             |altsyncram:buffer_rtl_0|                         ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0                                              ; altsyncram                 ; work         ;
;                |altsyncram_o8d1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_o8d1:auto_generated               ; altsyncram_o8d1            ; work         ;
;          |fifo_delay_submit:u_tx_fifo_delay_submit|           ; 69 (69)             ; 56 (56)                   ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit                                                        ; fifo_delay_submit          ; work         ;
;             |altsyncram:buffer_rtl_0|                         ; 0 (0)               ; 0 (0)                     ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0                                ; altsyncram                 ; work         ;
;                |altsyncram_i2h1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0|altsyncram_i2h1:auto_generated ; altsyncram_i2h1            ; work         ;
;          |ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|                ; 24 (24)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm                                                             ; ftdi_245fifo_fsm           ; work         ;
;          |resetn_sync:u_resetn_sync_rx|                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_rx                                                                    ; resetn_sync                ; work         ;
;          |resetn_sync:u_resetn_sync_tx|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx                                                                    ; resetn_sync                ; work         ;
;          |resetn_sync:u_resetn_sync_usb|                      ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb                                                                   ; resetn_sync                ; work         ;
;       |tx_specified_len:u_tx_specified_len|                   ; 114 (114)           ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len                                                                                                 ; tx_specified_len           ; work         ;
;    |pll2:inst2pll|                                            ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst2pll                                                                                                                                                     ; pll2                       ; work         ;
;       |altpll:altpll_component|                               ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst2pll|altpll:altpll_component                                                                                                                             ; altpll                     ; work         ;
;          |pll2_altpll:auto_generated|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated                                                                                                  ; pll2_altpll                ; work         ;
;             |pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5                                                  ; pll2_altpll_dyn_phase_le12 ; work         ;
;             |pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4                                                   ; pll2_altpll_dyn_phase_le1  ; work         ;
;             |pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |coincidence|pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2                                                    ; pll2_altpll_dyn_phase_le   ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_g0d1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_o8d1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 1024         ; 36           ; 1024         ; 36           ; 36864 ; None ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0|altsyncram_i2h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 9            ; 1024         ; 9            ; 9216  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |coincidence|pll2:inst2pll ; pll2.v          ;
+--------+--------------+---------+--------------+--------------+----------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |coincidence|processor:instpro|state                                                                  ;
+------------------+----------------+--------------+----------------+------------------+------------------+-------------+
; Name             ; state.PLLCLOCK ; state.PHASE1 ; state.PHASEALL ; state.CLKSWITCH2 ; state.CLKSWITCH1 ; state.START ;
+------------------+----------------+--------------+----------------+------------------+------------------+-------------+
; state.START      ; 0              ; 0            ; 0              ; 0                ; 0                ; 0           ;
; state.CLKSWITCH1 ; 0              ; 0            ; 0              ; 0                ; 1                ; 1           ;
; state.CLKSWITCH2 ; 0              ; 0            ; 0              ; 1                ; 0                ; 1           ;
; state.PHASEALL   ; 0              ; 0            ; 1              ; 0                ; 0                ; 1           ;
; state.PHASE1     ; 0              ; 1            ; 0              ; 0                ; 0                ; 1           ;
; state.PLLCLOCK   ; 1              ; 0            ; 0              ; 0                ; 0                ; 1           ;
+------------------+----------------+--------------+----------------+------------------+------------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |coincidence|fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len|state ;
+----------------+----------------+----------------+----------------+----------------+-----------------+
; Name           ; state.RX_BYTE3 ; state.RX_BYTE2 ; state.RX_BYTE1 ; state.RX_BYTE0 ; state.TX_DATA   ;
+----------------+----------------+----------------+----------------+----------------+-----------------+
; state.RX_BYTE0 ; 0              ; 0              ; 0              ; 0              ; 0               ;
; state.RX_BYTE1 ; 0              ; 0              ; 1              ; 1              ; 0               ;
; state.RX_BYTE2 ; 0              ; 1              ; 0              ; 1              ; 0               ;
; state.RX_BYTE3 ; 1              ; 0              ; 0              ; 1              ; 0               ;
; state.TX_DATA  ; 0              ; 0              ; 0              ; 1              ; 1               ;
+----------------+----------------+----------------+----------------+----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                            ; Reason for Removal                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; processor:instpro|phasecounterselect[2]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tkeep[0]             ; Lost fanout                                                                                                              ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_tlast                ; Lost fanout                                                                                                              ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx|rstn_shift[3]             ; Merged with fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_rx|rstn_shift[3] ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx|rstn_shift[2]             ; Merged with fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_rx|rstn_shift[2] ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx|rstn_shift[1]             ; Merged with fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_rx|rstn_shift[1] ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_rx|rstn_shift[0]             ; Merged with fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_tx|rstn_shift[0] ;
; processor:instpro|phasecounterselect[1]                                                                                  ; Merged with processor:instpro|phasecounterselect[0]                                                                      ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data1[8]                            ; Merged with fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data1[24]               ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data2[8]                            ; Merged with fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data2[24]               ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data2[16]                           ; Merged with fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data2[0]                ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data1[0]                            ; Merged with fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data1[16]               ;
; processor:instpro|phasecounterselect[0]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                   ;
; processor:instpro|phasestep                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; processor:instpro|state.PHASEALL                                                                                         ; Lost fanout                                                                                                              ;
; processor:instpro|state.PHASE1                                                                                           ; Lost fanout                                                                                                              ;
; processor:instpro|state~8                                                                                                ; Lost fanout                                                                                                              ;
; processor:instpro|state~9                                                                                                ; Lost fanout                                                                                                              ;
; processor:instpro|state~10                                                                                               ; Lost fanout                                                                                                              ;
; processor:instpro|state~11                                                                                               ; Lost fanout                                                                                                              ;
; processor:instpro|state~12                                                                                               ; Lost fanout                                                                                                              ;
; processor:instpro|state~13                                                                                               ; Lost fanout                                                                                                              ;
; processor:instpro|state~14                                                                                               ; Lost fanout                                                                                                              ;
; processor:instpro|state~15                                                                                               ; Lost fanout                                                                                                              ;
; fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len|state~8                                                ; Lost fanout                                                                                                              ;
; fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len|state~9                                                ; Lost fanout                                                                                                              ;
; processor:instpro|state.CLKSWITCH1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; processor:instpro|state.PLLCLOCK                                                                                         ; Stuck at GND due to stuck port data_in                                                                                   ;
; processor:instpro|state.CLKSWITCH2                                                                                       ; Stuck at GND due to stuck port data_in                                                                                   ;
; processor:instpro|scanclk                                                                                                ; Stuck at GND due to stuck port data_in                                                                                   ;
; processor:instpro|clkswitch                                                                                              ; Stuck at GND due to stuck port data_in                                                                                   ;
; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep|counter_reg_bit[0..2] ; Stuck at GND due to stuck port clock                                                                                     ;
; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|phasedone_state                                         ; Stuck at GND due to stuck port clock                                                                                     ;
; processor:instpro|pllclock_counter[4]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                   ;
; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll_internal_phasestep_reg                              ; Stuck at GND due to stuck port clock                                                                                     ;
; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter|counter_reg_bit[0,1]        ; Stuck at GND due to stuck port clock                                                                                     ;
; processor:instpro|scanclk_cycles[0..7]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                   ;
; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|internal_phasestep                                      ; Stuck at GND due to stuck port clock                                                                                     ;
; processor:instpro|pllclock_counter[5..7]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                   ;
; processor:instpro|pllclock_counter[0..3]                                                                                 ; Lost fanout                                                                                                              ;
; processor:instpro|state.START                                                                                            ; Lost fanout                                                                                                              ;
; Total Number of Removed Registers = 56                                                                                   ;                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                ;
+---------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                 ;
+---------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+
; processor:instpro|state.CLKSWITCH1    ; Stuck at GND              ; processor:instpro|scanclk_cycles[7], processor:instpro|scanclk_cycles[6],                                              ;
;                                       ; due to stuck port data_in ; processor:instpro|scanclk_cycles[5], processor:instpro|scanclk_cycles[4],                                              ;
;                                       ;                           ; processor:instpro|scanclk_cycles[3], processor:instpro|scanclk_cycles[2],                                              ;
;                                       ;                           ; processor:instpro|scanclk_cycles[1], processor:instpro|scanclk_cycles[0],                                              ;
;                                       ;                           ; processor:instpro|pllclock_counter[7], processor:instpro|pllclock_counter[6],                                          ;
;                                       ;                           ; processor:instpro|pllclock_counter[5], processor:instpro|state.START                                                   ;
; processor:instpro|scanclk             ; Stuck at GND              ; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep|counter_reg_bit[2], ;
;                                       ; due to stuck port data_in ; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep|counter_reg_bit[0], ;
;                                       ;                           ; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep|counter_reg_bit[1], ;
;                                       ;                           ; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|phasedone_state,                                      ;
;                                       ;                           ; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll_internal_phasestep_reg,                           ;
;                                       ;                           ; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter|counter_reg_bit[1],       ;
;                                       ;                           ; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter|counter_reg_bit[0],       ;
;                                       ;                           ; pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|internal_phasestep                                    ;
; processor:instpro|pllclock_counter[3] ; Lost Fanouts              ; processor:instpro|pllclock_counter[2], processor:instpro|pllclock_counter[1],                                          ;
;                                       ;                           ; processor:instpro|pllclock_counter[0]                                                                                  ;
; processor:instpro|state.CLKSWITCH2    ; Stuck at GND              ; processor:instpro|pllclock_counter[4]                                                                                  ;
;                                       ; due to stuck port data_in ;                                                                                                                        ;
+---------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 691   ;
; Number of registers using Synchronous Clear  ; 102   ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 580   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 413   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                              ; Fan out ;
+----------------------------------------------------------------------------------------------------------------+---------+
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[0] ; 7       ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[1] ; 38      ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data2_en_n                ; 13      ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data2_en_n                ; 41      ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2|data2_en_n                  ; 13      ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data2_en_n                ; 46      ;
; Total number of inverted registers = 6                                                                         ;         ;
+----------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                           ; Megafunction                                                                                                            ; Type ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|o_data[0..8] ; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|buffer_rtl_0 ; RAM  ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|o_tdata[0..7]              ; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|buffer_rtl_0               ; RAM  ;
; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|o_tdata[0..35]             ; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|buffer_rtl_0               ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1|data1[15]                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2|data1[0]                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3[4]                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|count[10]                                             ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2|data1[2]                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|r_count[0]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|o_tdata[7]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|o_tdata[10]                                                    ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[31] ;
; 5:1                ; 27 bits   ; 81 LEs        ; 27 LEs               ; 54 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing|tmp_data[14] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |coincidence|processor:instpro|pllclock_counter[7]                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len|length[1]                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|r_bytes[27]                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing|r_bytes[1]                                                     ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data1[8]                                                                      ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data2[4]                                                                      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|r_bytes[17]                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|r_bytes[2]                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len|length[8]                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len|length[22]                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len|length[31]                                                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len|length[3]                                                                                      ;
; 66:1               ; 2 bits    ; 88 LEs        ; 12 LEs               ; 76 LEs                 ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm|state[2]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3|data1[0]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4|data3                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|i_bytes[31]                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|i_bytes[16]                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|i_bytes[8]                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |coincidence|processor:instpro|Selector13                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |coincidence|fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing|i_bytes[7]                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |coincidence|processor:instpro|Selector14                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated ;
+------------------------------+-------------+------+-------------------------------------+
; Assignment                   ; Value       ; From ; To                                  ;
+------------------------------+-------------+------+-------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_0                  ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_1                  ;
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a_2                  ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_0                  ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_1                  ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a_2                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_0                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_1                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a_2                  ;
+------------------------------+-------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2 ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                 ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4 ;
+------------------------------+-------------+------+------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                 ;
+------------------------------+-------------+------+------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                  ;
+------------------------------+-------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5 ;
+------------------------------+-------------+------+-------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                  ;
+------------------------------+-------------+------+-------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                   ;
+------------------------------+-------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0|altsyncram_i2h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_g0d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0|altsyncram_o8d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top ;
+----------------+---------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                ;
+----------------+---------+-------------------------------------------------------------------------------------+
; TX_EW          ; 2       ; Signed Integer                                                                      ;
; TX_EA          ; 10      ; Signed Integer                                                                      ;
; RX_EW          ; 0       ; Signed Integer                                                                      ;
; RX_EA          ; 8       ; Signed Integer                                                                      ;
; CHIP_TYPE      ; FTx232H ; String                                                                              ;
; SIMULATION     ; 0       ; Signed Integer                                                                      ;
+----------------+---------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DW             ; 37    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; EW               ; 2     ; Signed Integer                                                                                                      ;
; SUBMIT_IMMEDIATE ; 1     ; Unsigned Binary                                                                                                     ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IEW            ; 2     ; Signed Integer                                                                                                          ;
; OEW            ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DW             ; 36    ; Signed Integer                                                                                                   ;
; EA             ; 10    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DW             ; 36    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; IEW            ; 2     ; Signed Integer                                                                                                            ;
; OEW            ; 0     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IEW            ; 2     ; Signed Integer                                                                                                                                                          ;
; OEW            ; 0     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 9     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DW             ; 9     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                               ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; CHIP_EW               ; 0     ; Signed Integer                                                                                                     ;
; CHIP_DRIVE_AT_NEGEDGE ; 0     ; Signed Integer                                                                                                     ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DW             ; 10    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; EW               ; 0     ; Signed Integer                                                                                                      ;
; SUBMIT_IMMEDIATE ; 0     ; Signed Integer                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_upsizing ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IEW            ; 0     ; Signed Integer                                                                                                          ;
; OEW            ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DW             ; 10    ; Signed Integer                                                                                                   ;
; EA             ; 8     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_downsizing ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; IEW            ; 0     ; Signed Integer                                                                                                            ;
; OEW            ; 0     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DW             ; 10    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|clock_beat:u_ftdi_clk_beat ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; CLK_FREQ       ; 60000000 ; Signed Integer                                                            ;
; BEAT_FREQ      ; 5        ; Signed Integer                                                            ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_tx_mass:inst3|clock_beat:u_clk_beat ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                                       ;
; BEAT_FREQ      ; 5        ; Signed Integer                                                       ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll2:inst2pll|altpll:altpll_component ;
+-------------------------------+------------------------+---------------------------+
; Parameter Name                ; Value                  ; Type                      ;
+-------------------------------+------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                   ;
; PLL_TYPE                      ; AUTO                   ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll2 ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                   ;
; PRIMARY_CLOCK                 ; inclk0                 ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 20000                  ; Signed Integer            ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                   ;
; LOCK_HIGH                     ; 1                      ; Untyped                   ;
; LOCK_LOW                      ; 1                      ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                   ;
; SKIP_VCO                      ; OFF                    ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                   ;
; SWITCH_OVER_TYPE              ; MANUAL                 ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                   ;
; BANDWIDTH                     ; 0                      ; Untyped                   ;
; BANDWIDTH_TYPE                ; LOW                    ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                   ;
; DOWN_SPREAD                   ; 0                      ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 5                      ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 2                      ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                   ;
; DPA_DIVIDER                   ; 0                      ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                   ;
; VCO_MIN                       ; 0                      ; Untyped                   ;
; VCO_MAX                       ; 0                      ; Untyped                   ;
; VCO_CENTER                    ; 0                      ; Untyped                   ;
; PFD_MIN                       ; 0                      ; Untyped                   ;
; PFD_MAX                       ; 0                      ; Untyped                   ;
; M_INITIAL                     ; 0                      ; Untyped                   ;
; M                             ; 0                      ; Untyped                   ;
; N                             ; 1                      ; Untyped                   ;
; M2                            ; 1                      ; Untyped                   ;
; N2                            ; 1                      ; Untyped                   ;
; SS                            ; 1                      ; Untyped                   ;
; C0_HIGH                       ; 0                      ; Untyped                   ;
; C1_HIGH                       ; 0                      ; Untyped                   ;
; C2_HIGH                       ; 0                      ; Untyped                   ;
; C3_HIGH                       ; 0                      ; Untyped                   ;
; C4_HIGH                       ; 0                      ; Untyped                   ;
; C5_HIGH                       ; 0                      ; Untyped                   ;
; C6_HIGH                       ; 0                      ; Untyped                   ;
; C7_HIGH                       ; 0                      ; Untyped                   ;
; C8_HIGH                       ; 0                      ; Untyped                   ;
; C9_HIGH                       ; 0                      ; Untyped                   ;
; C0_LOW                        ; 0                      ; Untyped                   ;
; C1_LOW                        ; 0                      ; Untyped                   ;
; C2_LOW                        ; 0                      ; Untyped                   ;
; C3_LOW                        ; 0                      ; Untyped                   ;
; C4_LOW                        ; 0                      ; Untyped                   ;
; C5_LOW                        ; 0                      ; Untyped                   ;
; C6_LOW                        ; 0                      ; Untyped                   ;
; C7_LOW                        ; 0                      ; Untyped                   ;
; C8_LOW                        ; 0                      ; Untyped                   ;
; C9_LOW                        ; 0                      ; Untyped                   ;
; C0_INITIAL                    ; 0                      ; Untyped                   ;
; C1_INITIAL                    ; 0                      ; Untyped                   ;
; C2_INITIAL                    ; 0                      ; Untyped                   ;
; C3_INITIAL                    ; 0                      ; Untyped                   ;
; C4_INITIAL                    ; 0                      ; Untyped                   ;
; C5_INITIAL                    ; 0                      ; Untyped                   ;
; C6_INITIAL                    ; 0                      ; Untyped                   ;
; C7_INITIAL                    ; 0                      ; Untyped                   ;
; C8_INITIAL                    ; 0                      ; Untyped                   ;
; C9_INITIAL                    ; 0                      ; Untyped                   ;
; C0_MODE                       ; BYPASS                 ; Untyped                   ;
; C1_MODE                       ; BYPASS                 ; Untyped                   ;
; C2_MODE                       ; BYPASS                 ; Untyped                   ;
; C3_MODE                       ; BYPASS                 ; Untyped                   ;
; C4_MODE                       ; BYPASS                 ; Untyped                   ;
; C5_MODE                       ; BYPASS                 ; Untyped                   ;
; C6_MODE                       ; BYPASS                 ; Untyped                   ;
; C7_MODE                       ; BYPASS                 ; Untyped                   ;
; C8_MODE                       ; BYPASS                 ; Untyped                   ;
; C9_MODE                       ; BYPASS                 ; Untyped                   ;
; C0_PH                         ; 0                      ; Untyped                   ;
; C1_PH                         ; 0                      ; Untyped                   ;
; C2_PH                         ; 0                      ; Untyped                   ;
; C3_PH                         ; 0                      ; Untyped                   ;
; C4_PH                         ; 0                      ; Untyped                   ;
; C5_PH                         ; 0                      ; Untyped                   ;
; C6_PH                         ; 0                      ; Untyped                   ;
; C7_PH                         ; 0                      ; Untyped                   ;
; C8_PH                         ; 0                      ; Untyped                   ;
; C9_PH                         ; 0                      ; Untyped                   ;
; L0_HIGH                       ; 1                      ; Untyped                   ;
; L1_HIGH                       ; 1                      ; Untyped                   ;
; G0_HIGH                       ; 1                      ; Untyped                   ;
; G1_HIGH                       ; 1                      ; Untyped                   ;
; G2_HIGH                       ; 1                      ; Untyped                   ;
; G3_HIGH                       ; 1                      ; Untyped                   ;
; E0_HIGH                       ; 1                      ; Untyped                   ;
; E1_HIGH                       ; 1                      ; Untyped                   ;
; E2_HIGH                       ; 1                      ; Untyped                   ;
; E3_HIGH                       ; 1                      ; Untyped                   ;
; L0_LOW                        ; 1                      ; Untyped                   ;
; L1_LOW                        ; 1                      ; Untyped                   ;
; G0_LOW                        ; 1                      ; Untyped                   ;
; G1_LOW                        ; 1                      ; Untyped                   ;
; G2_LOW                        ; 1                      ; Untyped                   ;
; G3_LOW                        ; 1                      ; Untyped                   ;
; E0_LOW                        ; 1                      ; Untyped                   ;
; E1_LOW                        ; 1                      ; Untyped                   ;
; E2_LOW                        ; 1                      ; Untyped                   ;
; E3_LOW                        ; 1                      ; Untyped                   ;
; L0_INITIAL                    ; 1                      ; Untyped                   ;
; L1_INITIAL                    ; 1                      ; Untyped                   ;
; G0_INITIAL                    ; 1                      ; Untyped                   ;
; G1_INITIAL                    ; 1                      ; Untyped                   ;
; G2_INITIAL                    ; 1                      ; Untyped                   ;
; G3_INITIAL                    ; 1                      ; Untyped                   ;
; E0_INITIAL                    ; 1                      ; Untyped                   ;
; E1_INITIAL                    ; 1                      ; Untyped                   ;
; E2_INITIAL                    ; 1                      ; Untyped                   ;
; E3_INITIAL                    ; 1                      ; Untyped                   ;
; L0_MODE                       ; BYPASS                 ; Untyped                   ;
; L1_MODE                       ; BYPASS                 ; Untyped                   ;
; G0_MODE                       ; BYPASS                 ; Untyped                   ;
; G1_MODE                       ; BYPASS                 ; Untyped                   ;
; G2_MODE                       ; BYPASS                 ; Untyped                   ;
; G3_MODE                       ; BYPASS                 ; Untyped                   ;
; E0_MODE                       ; BYPASS                 ; Untyped                   ;
; E1_MODE                       ; BYPASS                 ; Untyped                   ;
; E2_MODE                       ; BYPASS                 ; Untyped                   ;
; E3_MODE                       ; BYPASS                 ; Untyped                   ;
; L0_PH                         ; 0                      ; Untyped                   ;
; L1_PH                         ; 0                      ; Untyped                   ;
; G0_PH                         ; 0                      ; Untyped                   ;
; G1_PH                         ; 0                      ; Untyped                   ;
; G2_PH                         ; 0                      ; Untyped                   ;
; G3_PH                         ; 0                      ; Untyped                   ;
; E0_PH                         ; 0                      ; Untyped                   ;
; E1_PH                         ; 0                      ; Untyped                   ;
; E2_PH                         ; 0                      ; Untyped                   ;
; E3_PH                         ; 0                      ; Untyped                   ;
; M_PH                          ; 0                      ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                   ;
; CLK0_COUNTER                  ; G0                     ; Untyped                   ;
; CLK1_COUNTER                  ; G0                     ; Untyped                   ;
; CLK2_COUNTER                  ; G0                     ; Untyped                   ;
; CLK3_COUNTER                  ; G0                     ; Untyped                   ;
; CLK4_COUNTER                  ; G0                     ; Untyped                   ;
; CLK5_COUNTER                  ; G0                     ; Untyped                   ;
; CLK6_COUNTER                  ; E0                     ; Untyped                   ;
; CLK7_COUNTER                  ; E1                     ; Untyped                   ;
; CLK8_COUNTER                  ; E2                     ; Untyped                   ;
; CLK9_COUNTER                  ; E3                     ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                   ;
; M_TIME_DELAY                  ; 0                      ; Untyped                   ;
; N_TIME_DELAY                  ; 0                      ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                   ;
; VCO_POST_SCALE                ; 0                      ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_USED              ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                   ;
; PORT_INCLK1                   ; PORT_USED              ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_USED              ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED              ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_USED              ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_USED              ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_USED              ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_USED              ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_USED              ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                   ;
; CBXI_PARAMETER                ; pll2_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; MANUAL_PHASE           ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 1                      ; Signed Integer            ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 3                      ; Signed Integer            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE            ;
+-------------------------------+------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top ;
+----------------+---------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                ;
+----------------+---------+-------------------------------------------------------------------------------------+
; TX_EW          ; 0       ; Signed Integer                                                                      ;
; TX_EA          ; 10      ; Signed Integer                                                                      ;
; RX_EW          ; 0       ; Signed Integer                                                                      ;
; RX_EA          ; 8       ; Signed Integer                                                                      ;
; CHIP_TYPE      ; FTx232H ; String                                                                              ;
; SIMULATION     ; 0       ; Signed Integer                                                                      ;
+----------------+---------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DW             ; 10    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; EW               ; 0     ; Signed Integer                                                                                                      ;
; SUBMIT_IMMEDIATE ; 1     ; Unsigned Binary                                                                                                     ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IEW            ; 0     ; Signed Integer                                                                                                          ;
; OEW            ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DW             ; 9     ; Signed Integer                                                                                                   ;
; EA             ; 10    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DW             ; 9     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; IEW            ; 0     ; Signed Integer                                                                                                            ;
; OEW            ; 0     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 9     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DW             ; 9     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                               ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; CHIP_EW               ; 0     ; Signed Integer                                                                                                     ;
; CHIP_DRIVE_AT_NEGEDGE ; 0     ; Signed Integer                                                                                                     ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DW             ; 10    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; EW               ; 0     ; Signed Integer                                                                                                      ;
; SUBMIT_IMMEDIATE ; 0     ; Signed Integer                                                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_upsizing ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; IEW            ; 0     ; Signed Integer                                                                                                          ;
; OEW            ; 0     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DW             ; 10    ; Signed Integer                                                                                                   ;
; EA             ; 8     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_downsizing ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; IEW            ; 0     ; Signed Integer                                                                                                            ;
; OEW            ; 0     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; DW             ; 10    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|clock_beat:u_ftdi_clk_beat ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; CLK_FREQ       ; 60000000 ; Signed Integer                                                            ;
; BEAT_FREQ      ; 5        ; Signed Integer                                                            ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top_ft232h_loopback:inst|clock_beat:u_clk_beat ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                                       ;
; BEAT_FREQ      ; 5        ; Signed Integer                                                       ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_i2h1      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_g0d1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 36                   ; Untyped                                                                                                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 36                   ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_o8d1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll2:inst2pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; inclk0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 20000                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                  ;
; Entity Instance                           ; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 9                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                           ;
; Entity Instance                           ; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
; Entity Instance                           ; fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                          ;
;     -- WIDTH_A                            ; 36                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                       ;
;     -- WIDTH_B                            ; 36                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4" ;
+-------+--------+----------+------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                            ;
+-------+--------+----------+------------------------------------------------------------------------------------+
; i_rdy ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------+
; i_tlast ; Input  ; Info     ; Stuck at GND                                                                                        ;
; o_tlast ; Output ; Info     ; Explicitly unconnected                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+
; o_tlast ; Output ; Info     ; Explicitly unconnected                                                                            ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top" ;
+------------+-------+----------+---------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                       ;
+------------+-------+----------+---------------------------------------------------------------+
; rstn_async ; Input ; Info     ; Stuck at VCC                                                  ;
; ftdi_be    ; Bidir ; Info     ; Explicitly unconnected                                        ;
+------------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; rstn ; Input ; Info     ; Stuck at VCC                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4" ;
+-------+--------+----------+------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                            ;
+-------+--------+----------+------------------------------------------------------------------------------------+
; i_rdy ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------+
; i_tlast ; Input  ; Info     ; Stuck at GND                                                                                        ;
; o_tlast ; Output ; Info     ; Explicitly unconnected                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+
; o_tlast ; Output ; Info     ; Explicitly unconnected                                                                            ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top" ;
+------------+--------+----------+--------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                      ;
+------------+--------+----------+--------------------------------------------------------------+
; rstn_async ; Input  ; Info     ; Stuck at VCC                                                 ;
; rx_tkeep   ; Output ; Info     ; Explicitly unconnected                                       ;
; rx_tlast   ; Output ; Info     ; Explicitly unconnected                                       ;
; ftdi_be    ; Bidir  ; Info     ; Explicitly unconnected                                       ;
+------------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 22                          ;
; cycloneiii_ff         ; 691                         ;
;     CLR               ; 186                         ;
;     CLR SCLR          ; 11                          ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 35                          ;
;     ENA CLR           ; 349                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SCLR SLD  ; 24                          ;
;     ENA CLR SLD       ; 2                           ;
;     SCLR              ; 64                          ;
;     plain             ; 12                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 913                         ;
;     arith             ; 184                         ;
;         2 data inputs ; 168                         ;
;         3 data inputs ; 16                          ;
;     normal            ; 729                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 237                         ;
;         4 data inputs ; 387                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 53                          ;
;                       ;                             ;
; Max LUT depth         ; 10.80                       ;
; Average LUT depth     ; 3.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Jul 26 19:00:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off coincidence -c coincidence
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/tx_specified_len.v
    Info (12023): Found entity 1: tx_specified_len File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/rx_calc_crc.v
    Info (12023): Found entity 1: rx_calc_crc File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/rx_calc_crc.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v
    Info (12023): Found entity 1: fpga_top_ft232h_tx_mass File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v
    Info (12023): Found entity 1: fpga_top_ft232h_rx_crc File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_rx_crc.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/fpga_top_ft232h_loopback.v
    Info (12023): Found entity 1: fpga_top_ft232h_loopback File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/fpga_ft232h_example/clock_beat.v
    Info (12023): Found entity 1: clock_beat File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/clock_beat.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/resetn_sync.v
    Info (12023): Found entity 1: resetn_sync File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/ftdi_245fifo_top.v
    Info (12023): Found entity 1: ftdi_245fifo_top File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/ftdi_245fifo_fsm.v
    Info (12023): Found entity 1: ftdi_245fifo_fsm File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo4.v
    Info (12023): Found entity 1: fifo4 File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo4.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo2.v
    Info (12023): Found entity 1: fifo2 File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo2.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo_delay_submit.v
    Info (12023): Found entity 1: fifo_delay_submit File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo_delay_submit.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/fifo_async.v
    Info (12023): Found entity 1: fifo_async File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/fifo_async.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_upsizing.v
    Info (12023): Found entity 1: axi_stream_upsizing File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_upsizing.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_resizing.v
    Info (12023): Found entity 1: axi_stream_resizing File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_packing.v
    Info (12023): Found entity 1: axi_stream_packing File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_packing.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_downsizing.v
    Info (12023): Found entity 1: axi_stream_downsizing File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_downsizing.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ftdi245fifo/rtl/ftdi_245fifo/axi_stream_assert.v
    Info (12023): Found entity 1: axi_stream_assert File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_assert.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file coincidence.bdf
    Info (12023): Found entity 1: coincidence
Info (12021): Found 1 design units, including 1 entities, in source file serialprocessor.v
    Info (12023): Found entity 1: processor File: C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: pll2 File: C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v Line: 39
Info (12127): Elaborating entity "coincidence" for the top level hierarchy
Warning (275013): Port "clk" of type fpga_top_ft232h_loopback and instance "inst" is missing source signal
Info (12128): Elaborating entity "fpga_top_ft232h_tx_mass" for hierarchy "fpga_top_ft232h_tx_mass:inst3"
Warning (10034): Output port "LED[1..0]" at fpga_top_ft232h_tx_mass.v(13) has no driver File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 13
Info (12128): Elaborating entity "ftdi_245fifo_top" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 72
Info (12128): Elaborating entity "resetn_sync" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|resetn_sync:u_resetn_sync_usb" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 98
Info (12128): Elaborating entity "fifo2" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_1" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 204
Info (12128): Elaborating entity "axi_stream_packing" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 223
Info (12128): Elaborating entity "axi_stream_resizing" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_upsizing" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 242
Info (12128): Elaborating entity "fifo_async" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 259
Info (12128): Elaborating entity "fifo2" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_2" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 273
Info (12128): Elaborating entity "axi_stream_resizing" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 292
Info (12128): Elaborating entity "axi_stream_downsizing" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_tx_downsizing|axi_stream_downsizing:u_axi_stream_downsizing" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/axi_stream_resizing.v Line: 69
Info (12128): Elaborating entity "fifo_delay_submit" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 306
Info (12128): Elaborating entity "fifo2" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_tx_fifo2_3" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 320
Info (12128): Elaborating entity "ftdi_245fifo_fsm" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|ftdi_245fifo_fsm:u_ftdi_245fifo_fsm" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 348
Info (12128): Elaborating entity "fifo4" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo4:u_rx_fifo4" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 363
Info (12128): Elaborating entity "axi_stream_packing" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_rx_packing" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 381
Info (12128): Elaborating entity "axi_stream_resizing" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_resizing:u_rx_upsizing" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 400
Info (12128): Elaborating entity "fifo_async" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 417
Info (12128): Elaborating entity "fifo2" for hierarchy "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo2:u_rx_fifo2" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 450
Info (12128): Elaborating entity "tx_specified_len" for hierarchy "fpga_top_ft232h_tx_mass:inst3|tx_specified_len:u_tx_specified_len" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 86
Info (10264): Verilog HDL Case Statement information at tx_specified_len.v(43): all case item expressions in this case statement are onehot File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/tx_specified_len.v Line: 43
Info (12128): Elaborating entity "clock_beat" for hierarchy "fpga_top_ft232h_tx_mass:inst3|clock_beat:u_ftdi_clk_beat" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 95
Info (12128): Elaborating entity "clock_beat" for hierarchy "fpga_top_ft232h_tx_mass:inst3|clock_beat:u_clk_beat" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_tx_mass.v Line: 104
Info (12128): Elaborating entity "pll2" for hierarchy "pll2:inst2pll"
Info (12128): Elaborating entity "altpll" for hierarchy "pll2:inst2pll|altpll:altpll_component" File: C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v Line: 131
Info (12130): Elaborated megafunction instantiation "pll2:inst2pll|altpll:altpll_component" File: C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v Line: 131
Info (12133): Instantiated megafunction "pll2:inst2pll|altpll:altpll_component" with the following parameter: File: C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v Line: 131
    Info (12134): Parameter "bandwidth_type" = "LOW"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "inclk1_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_USED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_USED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_USED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_USED"
    Info (12134): Parameter "port_phasedone" = "PORT_USED"
    Info (12134): Parameter "port_phasestep" = "PORT_USED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_USED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "primary_clock" = "inclk0"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "switch_over_type" = "MANUAL"
    Info (12134): Parameter "vco_frequency_control" = "MANUAL_PHASE"
    Info (12134): Parameter "vco_phase_shift_step" = "1"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "width_phasecounterselect" = "3"
Info (12021): Found 8 design units, including 8 entities, in source file db/pll2_altpll.v
    Info (12023): Found entity 1: pll2_altpll_dyn_phase_le File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 34
    Info (12023): Found entity 2: pll2_altpll_dyn_phase_le1 File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 77
    Info (12023): Found entity 3: pll2_altpll_dyn_phase_le12 File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 120
    Info (12023): Found entity 4: pll2_cmpr File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 170
    Info (12023): Found entity 5: pll2_cntr File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 204
    Info (12023): Found entity 6: pll2_cmpr1 File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 308
    Info (12023): Found entity 7: pll2_cntr1 File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 342
    Info (12023): Found entity 8: pll2_altpll File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 445
Info (12128): Elaborating entity "pll2_altpll" for hierarchy "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated" File: c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll2_altpll_dyn_phase_le" for hierarchy "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 514
Info (12128): Elaborating entity "pll2_altpll_dyn_phase_le1" for hierarchy "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 521
Info (12128): Elaborating entity "pll2_altpll_dyn_phase_le12" for hierarchy "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 528
Info (12128): Elaborating entity "pll2_cntr" for hierarchy "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 572
Info (12128): Elaborating entity "pll2_cmpr" for hierarchy "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr:phasestep_counter|pll2_cmpr:cmpr12" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 272
Info (12128): Elaborating entity "pll2_cntr1" for hierarchy "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 578
Info (12128): Elaborating entity "pll2_cmpr1" for hierarchy "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_cntr1:pll_internal_phasestep|pll2_cmpr1:cmpr14" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 420
Info (12128): Elaborating entity "processor" for hierarchy "processor:instpro"
Warning (10230): Verilog HDL assignment warning at serialprocessor.v(31): truncated value with size 32 to match size of target (8) File: C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v Line: 31
Warning (10230): Verilog HDL assignment warning at serialprocessor.v(58): truncated value with size 32 to match size of target (8) File: C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v Line: 58
Warning (10230): Verilog HDL assignment warning at serialprocessor.v(62): truncated value with size 32 to match size of target (8) File: C:/gitwork/master/HaasoscopePro/adc board firmware/serialprocessor.v Line: 62
Info (12128): Elaborating entity "fpga_top_ft232h_loopback" for hierarchy "fpga_top_ft232h_loopback:inst"
Warning (10034): Output port "LED[1..0]" at fpga_top_ft232h_loopback.v(13) has no driver File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v Line: 13
Info (12128): Elaborating entity "ftdi_245fifo_top" for hierarchy "fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/fpga_ft232h_example/fpga_top_ft232h_loopback.v Line: 69
Info (12128): Elaborating entity "axi_stream_packing" for hierarchy "fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|axi_stream_packing:u_tx_packing" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 223
Info (12128): Elaborating entity "fifo_async" for hierarchy "fpga_top_ft232h_loopback:inst|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async" File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_top.v Line: 259
Warning (276027): Inferred dual-clock RAM node "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_delay_submit:u_tx_fifo_delay_submit|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2h1.tdf
    Info (12023): Found entity 1: altsyncram_i2h1 File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_i2h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_rx_fifo_async|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0d1.tdf
    Info (12023): Found entity 1: altsyncram_g0d1 File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_g0d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "fpga_top_ft232h_tx_mass:inst3|ftdi_245fifo_top:u_ftdi_245fifo_top|fifo_async:u_tx_fifo_async|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf
    Info (12023): Found entity 1: altsyncram_o8d1 File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/altsyncram_o8d1.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/ftdi_245fifo_fsm.v Line: 97
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led0" is stuck at GND
    Warning (13410): Pin "led1" is stuck at GND
    Warning (13410): Pin "ftdi_resetn" is stuck at VCC
    Warning (13410): Pin "ftdi_pwrsav" is stuck at VCC
    Warning (13410): Pin "ftdi_siwu" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le:altpll_dyn_phase_le2|wire_le_comb8_combout" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 58
    Info (17048): Logic cell "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le1:altpll_dyn_phase_le4|wire_le_comb9_combout" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 101
    Info (17048): Logic cell "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll2_altpll_dyn_phase_le12:altpll_dyn_phase_le5|wire_le_comb10_combout" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 144
    Info (17048): Logic cell "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|remap_decoy_le3a_0" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 559
    Info (17048): Logic cell "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|remap_decoy_le3a_1" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 563
    Info (17048): Logic cell "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|remap_decoy_le3a_2" File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 567
Info (144001): Generated suppressed messages file C:/gitwork/master/HaasoscopePro/adc board firmware/output_files/coincidence.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 6 LCELL
Warning (15899): PLL "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 496
Warning (15903): PLL "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll1" has parameter switch_over_type set to Manual, but CLKSWITCH port is disconnected or stuck at VCC/GND File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 496
    Info (15024): Input port CLKSWITCH of node "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll1" is driven by GND File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 496
    Info (15024): Input port INCLK[0] of node "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll1" is driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 496
    Info (15024): Input port INCLK[1] of node "pll2:inst2pll|altpll:altpll_component|pll2_altpll:auto_generated|pll1" is driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input File: C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v Line: 496
Info (21057): Implemented 1251 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1175 logic cells
    Info (21064): Implemented 53 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Fri Jul 26 19:01:01 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/gitwork/master/HaasoscopePro/adc board firmware/output_files/coincidence.map.smsg.


