{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 20:13:52 2016 " "Info: Processing started: Tue Oct 04 20:13:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[1\] OUTPUT\[4\] 18.856 ns Longest " "Info: Longest tpd from source pin \"S\[1\]\" to destination pin \"OUTPUT\[4\]\" is 18.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns S\[1\] 1 PIN PIN_72 16 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 16; PIN Node = 'S\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/practica6/ALU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.969 ns) + CELL(0.651 ns) 8.574 ns mux4x1:u2\|Mux5~0 2 COMB LCCOMB_X15_Y5_N18 2 " "Info: 2: + IC(6.969 ns) + CELL(0.651 ns) = 8.574 ns; Loc. = LCCOMB_X15_Y5_N18; Fanout = 2; COMB Node = 'mux4x1:u2\|Mux5~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.620 ns" { S[1] mux4x1:u2|Mux5~0 } "NODE_NAME" } } { "mux4x1.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/practica6/mux4x1.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.621 ns) 10.680 ns UA:u3\|Add0~7 3 COMB LCCOMB_X15_Y3_N6 2 " "Info: 3: + IC(1.485 ns) + CELL(0.621 ns) = 10.680 ns; Loc. = LCCOMB_X15_Y3_N6; Fanout = 2; COMB Node = 'UA:u3\|Add0~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { mux4x1:u2|Mux5~0 UA:u3|Add0~7 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.766 ns UA:u3\|Add0~9 4 COMB LCCOMB_X15_Y3_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 10.766 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 2; COMB Node = 'UA:u3\|Add0~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { UA:u3|Add0~7 UA:u3|Add0~9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.272 ns UA:u3\|Add0~10 5 COMB LCCOMB_X15_Y3_N10 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 11.272 ns; Loc. = LCCOMB_X15_Y3_N10; Fanout = 1; COMB Node = 'UA:u3\|Add0~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { UA:u3|Add0~9 UA:u3|Add0~10 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.370 ns) 13.122 ns mux2x1:u4\|output\[4\]~17 6 COMB LCCOMB_X15_Y5_N10 1 " "Info: 6: + IC(1.480 ns) + CELL(0.370 ns) = 13.122 ns; Loc. = LCCOMB_X15_Y5_N10; Fanout = 1; COMB Node = 'mux2x1:u4\|output\[4\]~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { UA:u3|Add0~10 mux2x1:u4|output[4]~17 } "NODE_NAME" } } { "mux2x1.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/practica6/mux2x1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.498 ns) + CELL(3.236 ns) 18.856 ns OUTPUT\[4\] 7 PIN PIN_134 0 " "Info: 7: + IC(2.498 ns) + CELL(3.236 ns) = 18.856 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'OUTPUT\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.734 ns" { mux2x1:u4|output[4]~17 OUTPUT[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/practica6/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.424 ns ( 34.07 % ) " "Info: Total cell delay = 6.424 ns ( 34.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.432 ns ( 65.93 % ) " "Info: Total interconnect delay = 12.432 ns ( 65.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.856 ns" { S[1] mux4x1:u2|Mux5~0 UA:u3|Add0~7 UA:u3|Add0~9 UA:u3|Add0~10 mux2x1:u4|output[4]~17 OUTPUT[4] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "18.856 ns" { S[1] {} S[1]~combout {} mux4x1:u2|Mux5~0 {} UA:u3|Add0~7 {} UA:u3|Add0~9 {} UA:u3|Add0~10 {} mux2x1:u4|output[4]~17 {} OUTPUT[4] {} } { 0.000ns 0.000ns 6.969ns 1.485ns 0.000ns 0.000ns 1.480ns 2.498ns } { 0.000ns 0.954ns 0.651ns 0.621ns 0.086ns 0.506ns 0.370ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 20:13:52 2016 " "Info: Processing ended: Tue Oct 04 20:13:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
