#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1233ae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1233c70 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x122af50 .functor NOT 1, L_0x12635e0, C4<0>, C4<0>, C4<0>;
L_0x1263370 .functor XOR 1, L_0x1263230, L_0x12632d0, C4<0>, C4<0>;
L_0x12634d0 .functor XOR 1, L_0x1263370, L_0x1263430, C4<0>, C4<0>;
v0x1260ae0_0 .net *"_ivl_10", 0 0, L_0x1263430;  1 drivers
v0x1260be0_0 .net *"_ivl_12", 0 0, L_0x12634d0;  1 drivers
v0x1260cc0_0 .net *"_ivl_2", 0 0, L_0x1263190;  1 drivers
v0x1260d80_0 .net *"_ivl_4", 0 0, L_0x1263230;  1 drivers
v0x1260e60_0 .net *"_ivl_6", 0 0, L_0x12632d0;  1 drivers
v0x1260f90_0 .net *"_ivl_8", 0 0, L_0x1263370;  1 drivers
v0x1261070_0 .net "a", 0 0, v0x125f380_0;  1 drivers
v0x1261110_0 .net "b", 0 0, v0x125f420_0;  1 drivers
v0x12611b0_0 .net "c", 0 0, v0x125f4c0_0;  1 drivers
v0x12612e0_0 .var "clk", 0 0;
v0x1261380_0 .net "d", 0 0, v0x125f630_0;  1 drivers
v0x1261420_0 .net "out_dut", 0 0, L_0x1263030;  1 drivers
v0x12614c0_0 .net "out_ref", 0 0, L_0x1262490;  1 drivers
v0x1261560_0 .var/2u "stats1", 159 0;
v0x1261600_0 .var/2u "strobe", 0 0;
v0x12616a0_0 .net "tb_match", 0 0, L_0x12635e0;  1 drivers
v0x1261760_0 .net "tb_mismatch", 0 0, L_0x122af50;  1 drivers
v0x1261930_0 .net "wavedrom_enable", 0 0, v0x125f720_0;  1 drivers
v0x12619d0_0 .net "wavedrom_title", 511 0, v0x125f7c0_0;  1 drivers
L_0x1263190 .concat [ 1 0 0 0], L_0x1262490;
L_0x1263230 .concat [ 1 0 0 0], L_0x1262490;
L_0x12632d0 .concat [ 1 0 0 0], L_0x1263030;
L_0x1263430 .concat [ 1 0 0 0], L_0x1262490;
L_0x12635e0 .cmp/eeq 1, L_0x1263190, L_0x12634d0;
S_0x1233e00 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1233c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1234580 .functor NOT 1, v0x125f4c0_0, C4<0>, C4<0>, C4<0>;
L_0x122b810 .functor NOT 1, v0x125f420_0, C4<0>, C4<0>, C4<0>;
L_0x1261be0 .functor AND 1, L_0x1234580, L_0x122b810, C4<1>, C4<1>;
L_0x1261c80 .functor NOT 1, v0x125f630_0, C4<0>, C4<0>, C4<0>;
L_0x1261db0 .functor NOT 1, v0x125f380_0, C4<0>, C4<0>, C4<0>;
L_0x1261eb0 .functor AND 1, L_0x1261c80, L_0x1261db0, C4<1>, C4<1>;
L_0x1261f90 .functor OR 1, L_0x1261be0, L_0x1261eb0, C4<0>, C4<0>;
L_0x1262050 .functor AND 1, v0x125f380_0, v0x125f4c0_0, C4<1>, C4<1>;
L_0x1262110 .functor AND 1, L_0x1262050, v0x125f630_0, C4<1>, C4<1>;
L_0x12621d0 .functor OR 1, L_0x1261f90, L_0x1262110, C4<0>, C4<0>;
L_0x1262340 .functor AND 1, v0x125f420_0, v0x125f4c0_0, C4<1>, C4<1>;
L_0x12623b0 .functor AND 1, L_0x1262340, v0x125f630_0, C4<1>, C4<1>;
L_0x1262490 .functor OR 1, L_0x12621d0, L_0x12623b0, C4<0>, C4<0>;
v0x122b1c0_0 .net *"_ivl_0", 0 0, L_0x1234580;  1 drivers
v0x122b260_0 .net *"_ivl_10", 0 0, L_0x1261eb0;  1 drivers
v0x125db70_0 .net *"_ivl_12", 0 0, L_0x1261f90;  1 drivers
v0x125dc30_0 .net *"_ivl_14", 0 0, L_0x1262050;  1 drivers
v0x125dd10_0 .net *"_ivl_16", 0 0, L_0x1262110;  1 drivers
v0x125de40_0 .net *"_ivl_18", 0 0, L_0x12621d0;  1 drivers
v0x125df20_0 .net *"_ivl_2", 0 0, L_0x122b810;  1 drivers
v0x125e000_0 .net *"_ivl_20", 0 0, L_0x1262340;  1 drivers
v0x125e0e0_0 .net *"_ivl_22", 0 0, L_0x12623b0;  1 drivers
v0x125e1c0_0 .net *"_ivl_4", 0 0, L_0x1261be0;  1 drivers
v0x125e2a0_0 .net *"_ivl_6", 0 0, L_0x1261c80;  1 drivers
v0x125e380_0 .net *"_ivl_8", 0 0, L_0x1261db0;  1 drivers
v0x125e460_0 .net "a", 0 0, v0x125f380_0;  alias, 1 drivers
v0x125e520_0 .net "b", 0 0, v0x125f420_0;  alias, 1 drivers
v0x125e5e0_0 .net "c", 0 0, v0x125f4c0_0;  alias, 1 drivers
v0x125e6a0_0 .net "d", 0 0, v0x125f630_0;  alias, 1 drivers
v0x125e760_0 .net "out", 0 0, L_0x1262490;  alias, 1 drivers
S_0x125e8c0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1233c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x125f380_0 .var "a", 0 0;
v0x125f420_0 .var "b", 0 0;
v0x125f4c0_0 .var "c", 0 0;
v0x125f590_0 .net "clk", 0 0, v0x12612e0_0;  1 drivers
v0x125f630_0 .var "d", 0 0;
v0x125f720_0 .var "wavedrom_enable", 0 0;
v0x125f7c0_0 .var "wavedrom_title", 511 0;
S_0x125eb60 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x125e8c0;
 .timescale -12 -12;
v0x125edc0_0 .var/2s "count", 31 0;
E_0x122ea30/0 .event negedge, v0x125f590_0;
E_0x122ea30/1 .event posedge, v0x125f590_0;
E_0x122ea30 .event/or E_0x122ea30/0, E_0x122ea30/1;
E_0x122ec80 .event negedge, v0x125f590_0;
E_0x12199f0 .event posedge, v0x125f590_0;
S_0x125eec0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x125e8c0;
 .timescale -12 -12;
v0x125f0c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x125f1a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x125e8c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x125f920 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1233c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x12625f0 .functor AND 1, v0x125f4c0_0, v0x125f420_0, C4<1>, C4<1>;
L_0x1262750 .functor AND 1, v0x125f630_0, v0x125f380_0, C4<1>, C4<1>;
L_0x12628d0 .functor OR 1, L_0x1262660, L_0x12627e0, C4<0>, C4<0>;
L_0x12629e0 .functor AND 1, v0x125f380_0, v0x125f4c0_0, C4<1>, C4<1>;
L_0x1262b90 .functor AND 1, L_0x12629e0, v0x125f630_0, C4<1>, C4<1>;
L_0x1262d60 .functor OR 1, L_0x12628d0, L_0x1262b90, C4<0>, C4<0>;
L_0x1262eb0 .functor AND 1, v0x125f420_0, v0x125f4c0_0, C4<1>, C4<1>;
L_0x1262f20 .functor AND 1, L_0x1262eb0, v0x125f630_0, C4<1>, C4<1>;
L_0x1263030 .functor OR 1, L_0x1262d60, L_0x1262f20, C4<0>, C4<0>;
v0x125fc10_0 .net *"_ivl_1", 0 0, L_0x12625f0;  1 drivers
v0x125fcd0_0 .net *"_ivl_11", 0 0, L_0x12629e0;  1 drivers
v0x125fd90_0 .net *"_ivl_13", 0 0, L_0x1262b90;  1 drivers
v0x125fe60_0 .net *"_ivl_15", 0 0, L_0x1262d60;  1 drivers
v0x125ff20_0 .net *"_ivl_17", 0 0, L_0x1262eb0;  1 drivers
v0x1260030_0 .net *"_ivl_19", 0 0, L_0x1262f20;  1 drivers
v0x12600f0_0 .net *"_ivl_3", 0 0, L_0x1262660;  1 drivers
v0x12601b0_0 .net *"_ivl_5", 0 0, L_0x1262750;  1 drivers
v0x1260270_0 .net *"_ivl_7", 0 0, L_0x12627e0;  1 drivers
v0x1260330_0 .net *"_ivl_9", 0 0, L_0x12628d0;  1 drivers
v0x12603f0_0 .net "a", 0 0, v0x125f380_0;  alias, 1 drivers
v0x1260490_0 .net "b", 0 0, v0x125f420_0;  alias, 1 drivers
v0x1260580_0 .net "c", 0 0, v0x125f4c0_0;  alias, 1 drivers
v0x1260670_0 .net "d", 0 0, v0x125f630_0;  alias, 1 drivers
v0x1260760_0 .net "out", 0 0, L_0x1263030;  alias, 1 drivers
L_0x1262660 .reduce/nor L_0x12625f0;
L_0x12627e0 .reduce/nor L_0x1262750;
S_0x12608c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1233c70;
 .timescale -12 -12;
E_0x122e7d0 .event anyedge, v0x1261600_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1261600_0;
    %nor/r;
    %assign/vec4 v0x1261600_0, 0;
    %wait E_0x122e7d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x125e8c0;
T_3 ;
    %fork t_1, S_0x125eb60;
    %jmp t_0;
    .scope S_0x125eb60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125edc0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x125f630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125f4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125f420_0, 0;
    %assign/vec4 v0x125f380_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12199f0;
    %load/vec4 v0x125edc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x125edc0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x125f630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125f4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125f420_0, 0;
    %assign/vec4 v0x125f380_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x122ec80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x125f1a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x122ea30;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x125f380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125f420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x125f4c0_0, 0;
    %assign/vec4 v0x125f630_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x125e8c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1233c70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12612e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1261600_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1233c70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12612e0_0;
    %inv;
    %store/vec4 v0x12612e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1233c70;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x125f590_0, v0x1261760_0, v0x1261070_0, v0x1261110_0, v0x12611b0_0, v0x1261380_0, v0x12614c0_0, v0x1261420_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1233c70;
T_7 ;
    %load/vec4 v0x1261560_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1261560_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1261560_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1261560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1261560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1261560_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1261560_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1233c70;
T_8 ;
    %wait E_0x122ea30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1261560_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1261560_0, 4, 32;
    %load/vec4 v0x12616a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1261560_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1261560_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1261560_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1261560_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12614c0_0;
    %load/vec4 v0x12614c0_0;
    %load/vec4 v0x1261420_0;
    %xor;
    %load/vec4 v0x12614c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1261560_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1261560_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1261560_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1261560_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/machine/kmap2/iter0/response1/top_module.sv";
