{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709992443079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 15:54:02 2024 " "Processing started: Sat Mar 09 15:54:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709992443086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709992443086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map mux76 --source=mux76.v --family=\"Cyclone V\" " "Command: quartus_map mux76 --source=mux76.v --family=\"Cyclone V\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709992443095 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Analysis & Synthesis" 0 -1 1709992445470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709992445912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709992445913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux76.v 1 1 " "Found 1 design units, including 1 entities, in source file mux76.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux76 " "Found entity 1: mux76" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709992459414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709992459414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux76 " "Elaborating entity \"mux76\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709992459457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 mux76.v(7) " "Verilog HDL assignment warning at mux76.v(7): truncated value with size 4 to match size of target (1)" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709992459459 "|mux76"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 mux76.v(8) " "Verilog HDL assignment warning at mux76.v(8): truncated value with size 4 to match size of target (1)" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709992459460 "|mux76"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 mux76.v(9) " "Verilog HDL assignment warning at mux76.v(9): truncated value with size 4 to match size of target (1)" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709992459461 "|mux76"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 mux76.v(10) " "Verilog HDL assignment warning at mux76.v(10): truncated value with size 4 to match size of target (1)" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709992459462 "|mux76"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709992460228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709992460597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709992460597 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[1\] " "No output dependent on input pin \"in0\[1\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[2\] " "No output dependent on input pin \"in0\[2\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in0\[3\] " "No output dependent on input pin \"in0\[3\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[1\] " "No output dependent on input pin \"in1\[1\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[2\] " "No output dependent on input pin \"in1\[2\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[3\] " "No output dependent on input pin \"in1\[3\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[1\] " "No output dependent on input pin \"in2\[1\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[2\] " "No output dependent on input pin \"in2\[2\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in2\[3\] " "No output dependent on input pin \"in2\[3\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[1\] " "No output dependent on input pin \"in3\[1\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[2\] " "No output dependent on input pin \"in3\[2\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in3\[3\] " "No output dependent on input pin \"in3\[3\]\"" {  } { { "mux76.v" "" { Text "C:/Users/Mai/OneDrive/Documents/GitHub/Verilog-Testbench-Generator-GP/ALL_COMBINATIONAL/mux76.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709992460649 "|mux76|in3[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1709992460649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709992460660 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709992460660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709992460660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709992460660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709992460691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 15:54:20 2024 " "Processing ended: Sat Mar 09 15:54:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709992460691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709992460691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709992460691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709992460691 ""}
