
projekt_e_nucleuo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007364  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000048e8  0800753c  0800753c  0000853c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be24  0800be24  0000d018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800be24  0800be24  0000ce24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be2c  0800be2c  0000d018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be2c  0800be2c  0000ce2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800be30  0800be30  0000ce30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  0800be34  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000063c  20000018  0800be4c  0000d018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000654  0800be4c  0000d654  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015e02  00000000  00000000  0000d048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002af7  00000000  00000000  00022e4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  00025948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f26  00000000  00000000  00026ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026f83  00000000  00000000  00027bc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016392  00000000  00000000  0004eb49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe2a9  00000000  00000000  00064edb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00163184  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005264  00000000  00000000  001631c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0016842c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000018 	.word	0x20000018
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08007524 	.word	0x08007524

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000001c 	.word	0x2000001c
 8000214:	08007524 	.word	0x08007524

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <__aeabi_uldivmod>:
 800022c:	b953      	cbnz	r3, 8000244 <__aeabi_uldivmod+0x18>
 800022e:	b94a      	cbnz	r2, 8000244 <__aeabi_uldivmod+0x18>
 8000230:	2900      	cmp	r1, #0
 8000232:	bf08      	it	eq
 8000234:	2800      	cmpeq	r0, #0
 8000236:	bf1c      	itt	ne
 8000238:	f04f 31ff 	movne.w	r1, #4294967295
 800023c:	f04f 30ff 	movne.w	r0, #4294967295
 8000240:	f000 b988 	b.w	8000554 <__aeabi_idiv0>
 8000244:	f1ad 0c08 	sub.w	ip, sp, #8
 8000248:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000258:	b004      	add	sp, #16
 800025a:	4770      	bx	lr

0800025c <__udivmoddi4>:
 800025c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000260:	9d08      	ldr	r5, [sp, #32]
 8000262:	468e      	mov	lr, r1
 8000264:	4604      	mov	r4, r0
 8000266:	4688      	mov	r8, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14a      	bne.n	8000302 <__udivmoddi4+0xa6>
 800026c:	428a      	cmp	r2, r1
 800026e:	4617      	mov	r7, r2
 8000270:	d962      	bls.n	8000338 <__udivmoddi4+0xdc>
 8000272:	fab2 f682 	clz	r6, r2
 8000276:	b14e      	cbz	r6, 800028c <__udivmoddi4+0x30>
 8000278:	f1c6 0320 	rsb	r3, r6, #32
 800027c:	fa01 f806 	lsl.w	r8, r1, r6
 8000280:	fa20 f303 	lsr.w	r3, r0, r3
 8000284:	40b7      	lsls	r7, r6
 8000286:	ea43 0808 	orr.w	r8, r3, r8
 800028a:	40b4      	lsls	r4, r6
 800028c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000290:	fa1f fc87 	uxth.w	ip, r7
 8000294:	fbb8 f1fe 	udiv	r1, r8, lr
 8000298:	0c23      	lsrs	r3, r4, #16
 800029a:	fb0e 8811 	mls	r8, lr, r1, r8
 800029e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a2:	fb01 f20c 	mul.w	r2, r1, ip
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0x62>
 80002aa:	18fb      	adds	r3, r7, r3
 80002ac:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b0:	f080 80ea 	bcs.w	8000488 <__udivmoddi4+0x22c>
 80002b4:	429a      	cmp	r2, r3
 80002b6:	f240 80e7 	bls.w	8000488 <__udivmoddi4+0x22c>
 80002ba:	3902      	subs	r1, #2
 80002bc:	443b      	add	r3, r7
 80002be:	1a9a      	subs	r2, r3, r2
 80002c0:	b2a3      	uxth	r3, r4
 80002c2:	fbb2 f0fe 	udiv	r0, r2, lr
 80002c6:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d2:	459c      	cmp	ip, r3
 80002d4:	d909      	bls.n	80002ea <__udivmoddi4+0x8e>
 80002d6:	18fb      	adds	r3, r7, r3
 80002d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002dc:	f080 80d6 	bcs.w	800048c <__udivmoddi4+0x230>
 80002e0:	459c      	cmp	ip, r3
 80002e2:	f240 80d3 	bls.w	800048c <__udivmoddi4+0x230>
 80002e6:	443b      	add	r3, r7
 80002e8:	3802      	subs	r0, #2
 80002ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ee:	eba3 030c 	sub.w	r3, r3, ip
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11d      	cbz	r5, 80002fe <__udivmoddi4+0xa2>
 80002f6:	40f3      	lsrs	r3, r6
 80002f8:	2200      	movs	r2, #0
 80002fa:	e9c5 3200 	strd	r3, r2, [r5]
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d905      	bls.n	8000312 <__udivmoddi4+0xb6>
 8000306:	b10d      	cbz	r5, 800030c <__udivmoddi4+0xb0>
 8000308:	e9c5 0100 	strd	r0, r1, [r5]
 800030c:	2100      	movs	r1, #0
 800030e:	4608      	mov	r0, r1
 8000310:	e7f5      	b.n	80002fe <__udivmoddi4+0xa2>
 8000312:	fab3 f183 	clz	r1, r3
 8000316:	2900      	cmp	r1, #0
 8000318:	d146      	bne.n	80003a8 <__udivmoddi4+0x14c>
 800031a:	4573      	cmp	r3, lr
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xc8>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 8105 	bhi.w	800052e <__udivmoddi4+0x2d2>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb6e 0203 	sbc.w	r2, lr, r3
 800032a:	2001      	movs	r0, #1
 800032c:	4690      	mov	r8, r2
 800032e:	2d00      	cmp	r5, #0
 8000330:	d0e5      	beq.n	80002fe <__udivmoddi4+0xa2>
 8000332:	e9c5 4800 	strd	r4, r8, [r5]
 8000336:	e7e2      	b.n	80002fe <__udivmoddi4+0xa2>
 8000338:	2a00      	cmp	r2, #0
 800033a:	f000 8090 	beq.w	800045e <__udivmoddi4+0x202>
 800033e:	fab2 f682 	clz	r6, r2
 8000342:	2e00      	cmp	r6, #0
 8000344:	f040 80a4 	bne.w	8000490 <__udivmoddi4+0x234>
 8000348:	1a8a      	subs	r2, r1, r2
 800034a:	0c03      	lsrs	r3, r0, #16
 800034c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000350:	b280      	uxth	r0, r0
 8000352:	b2bc      	uxth	r4, r7
 8000354:	2101      	movs	r1, #1
 8000356:	fbb2 fcfe 	udiv	ip, r2, lr
 800035a:	fb0e 221c 	mls	r2, lr, ip, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb04 f20c 	mul.w	r2, r4, ip
 8000366:	429a      	cmp	r2, r3
 8000368:	d907      	bls.n	800037a <__udivmoddi4+0x11e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x11c>
 8000372:	429a      	cmp	r2, r3
 8000374:	f200 80e0 	bhi.w	8000538 <__udivmoddi4+0x2dc>
 8000378:	46c4      	mov	ip, r8
 800037a:	1a9b      	subs	r3, r3, r2
 800037c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000380:	fb0e 3312 	mls	r3, lr, r2, r3
 8000384:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000388:	fb02 f404 	mul.w	r4, r2, r4
 800038c:	429c      	cmp	r4, r3
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x144>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f102 30ff 	add.w	r0, r2, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x142>
 8000398:	429c      	cmp	r4, r3
 800039a:	f200 80ca 	bhi.w	8000532 <__udivmoddi4+0x2d6>
 800039e:	4602      	mov	r2, r0
 80003a0:	1b1b      	subs	r3, r3, r4
 80003a2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003a6:	e7a5      	b.n	80002f4 <__udivmoddi4+0x98>
 80003a8:	f1c1 0620 	rsb	r6, r1, #32
 80003ac:	408b      	lsls	r3, r1
 80003ae:	fa22 f706 	lsr.w	r7, r2, r6
 80003b2:	431f      	orrs	r7, r3
 80003b4:	fa0e f401 	lsl.w	r4, lr, r1
 80003b8:	fa20 f306 	lsr.w	r3, r0, r6
 80003bc:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c4:	4323      	orrs	r3, r4
 80003c6:	fa00 f801 	lsl.w	r8, r0, r1
 80003ca:	fa1f fc87 	uxth.w	ip, r7
 80003ce:	fbbe f0f9 	udiv	r0, lr, r9
 80003d2:	0c1c      	lsrs	r4, r3, #16
 80003d4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003d8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003dc:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	fa02 f201 	lsl.w	r2, r2, r1
 80003e6:	d909      	bls.n	80003fc <__udivmoddi4+0x1a0>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ee:	f080 809c 	bcs.w	800052a <__udivmoddi4+0x2ce>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	f240 8099 	bls.w	800052a <__udivmoddi4+0x2ce>
 80003f8:	3802      	subs	r0, #2
 80003fa:	443c      	add	r4, r7
 80003fc:	eba4 040e 	sub.w	r4, r4, lr
 8000400:	fa1f fe83 	uxth.w	lr, r3
 8000404:	fbb4 f3f9 	udiv	r3, r4, r9
 8000408:	fb09 4413 	mls	r4, r9, r3, r4
 800040c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000410:	fb03 fc0c 	mul.w	ip, r3, ip
 8000414:	45a4      	cmp	ip, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1ce>
 8000418:	193c      	adds	r4, r7, r4
 800041a:	f103 3eff 	add.w	lr, r3, #4294967295
 800041e:	f080 8082 	bcs.w	8000526 <__udivmoddi4+0x2ca>
 8000422:	45a4      	cmp	ip, r4
 8000424:	d97f      	bls.n	8000526 <__udivmoddi4+0x2ca>
 8000426:	3b02      	subs	r3, #2
 8000428:	443c      	add	r4, r7
 800042a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800042e:	eba4 040c 	sub.w	r4, r4, ip
 8000432:	fba0 ec02 	umull	lr, ip, r0, r2
 8000436:	4564      	cmp	r4, ip
 8000438:	4673      	mov	r3, lr
 800043a:	46e1      	mov	r9, ip
 800043c:	d362      	bcc.n	8000504 <__udivmoddi4+0x2a8>
 800043e:	d05f      	beq.n	8000500 <__udivmoddi4+0x2a4>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x1fe>
 8000442:	ebb8 0203 	subs.w	r2, r8, r3
 8000446:	eb64 0409 	sbc.w	r4, r4, r9
 800044a:	fa04 f606 	lsl.w	r6, r4, r6
 800044e:	fa22 f301 	lsr.w	r3, r2, r1
 8000452:	431e      	orrs	r6, r3
 8000454:	40cc      	lsrs	r4, r1
 8000456:	e9c5 6400 	strd	r6, r4, [r5]
 800045a:	2100      	movs	r1, #0
 800045c:	e74f      	b.n	80002fe <__udivmoddi4+0xa2>
 800045e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000462:	0c01      	lsrs	r1, r0, #16
 8000464:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000468:	b280      	uxth	r0, r0
 800046a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800046e:	463b      	mov	r3, r7
 8000470:	4638      	mov	r0, r7
 8000472:	463c      	mov	r4, r7
 8000474:	46b8      	mov	r8, r7
 8000476:	46be      	mov	lr, r7
 8000478:	2620      	movs	r6, #32
 800047a:	fbb1 f1f7 	udiv	r1, r1, r7
 800047e:	eba2 0208 	sub.w	r2, r2, r8
 8000482:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000486:	e766      	b.n	8000356 <__udivmoddi4+0xfa>
 8000488:	4601      	mov	r1, r0
 800048a:	e718      	b.n	80002be <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e72c      	b.n	80002ea <__udivmoddi4+0x8e>
 8000490:	f1c6 0220 	rsb	r2, r6, #32
 8000494:	fa2e f302 	lsr.w	r3, lr, r2
 8000498:	40b7      	lsls	r7, r6
 800049a:	40b1      	lsls	r1, r6
 800049c:	fa20 f202 	lsr.w	r2, r0, r2
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	430a      	orrs	r2, r1
 80004a6:	fbb3 f8fe 	udiv	r8, r3, lr
 80004aa:	b2bc      	uxth	r4, r7
 80004ac:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b0:	0c11      	lsrs	r1, r2, #16
 80004b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b6:	fb08 f904 	mul.w	r9, r8, r4
 80004ba:	40b0      	lsls	r0, r6
 80004bc:	4589      	cmp	r9, r1
 80004be:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c2:	b280      	uxth	r0, r0
 80004c4:	d93e      	bls.n	8000544 <__udivmoddi4+0x2e8>
 80004c6:	1879      	adds	r1, r7, r1
 80004c8:	f108 3cff 	add.w	ip, r8, #4294967295
 80004cc:	d201      	bcs.n	80004d2 <__udivmoddi4+0x276>
 80004ce:	4589      	cmp	r9, r1
 80004d0:	d81f      	bhi.n	8000512 <__udivmoddi4+0x2b6>
 80004d2:	eba1 0109 	sub.w	r1, r1, r9
 80004d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004da:	fb09 f804 	mul.w	r8, r9, r4
 80004de:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e2:	b292      	uxth	r2, r2
 80004e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d229      	bcs.n	8000540 <__udivmoddi4+0x2e4>
 80004ec:	18ba      	adds	r2, r7, r2
 80004ee:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f2:	d2c4      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d2c2      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f8:	f1a9 0102 	sub.w	r1, r9, #2
 80004fc:	443a      	add	r2, r7
 80004fe:	e7be      	b.n	800047e <__udivmoddi4+0x222>
 8000500:	45f0      	cmp	r8, lr
 8000502:	d29d      	bcs.n	8000440 <__udivmoddi4+0x1e4>
 8000504:	ebbe 0302 	subs.w	r3, lr, r2
 8000508:	eb6c 0c07 	sbc.w	ip, ip, r7
 800050c:	3801      	subs	r0, #1
 800050e:	46e1      	mov	r9, ip
 8000510:	e796      	b.n	8000440 <__udivmoddi4+0x1e4>
 8000512:	eba7 0909 	sub.w	r9, r7, r9
 8000516:	4449      	add	r1, r9
 8000518:	f1a8 0c02 	sub.w	ip, r8, #2
 800051c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000520:	fb09 f804 	mul.w	r8, r9, r4
 8000524:	e7db      	b.n	80004de <__udivmoddi4+0x282>
 8000526:	4673      	mov	r3, lr
 8000528:	e77f      	b.n	800042a <__udivmoddi4+0x1ce>
 800052a:	4650      	mov	r0, sl
 800052c:	e766      	b.n	80003fc <__udivmoddi4+0x1a0>
 800052e:	4608      	mov	r0, r1
 8000530:	e6fd      	b.n	800032e <__udivmoddi4+0xd2>
 8000532:	443b      	add	r3, r7
 8000534:	3a02      	subs	r2, #2
 8000536:	e733      	b.n	80003a0 <__udivmoddi4+0x144>
 8000538:	f1ac 0c02 	sub.w	ip, ip, #2
 800053c:	443b      	add	r3, r7
 800053e:	e71c      	b.n	800037a <__udivmoddi4+0x11e>
 8000540:	4649      	mov	r1, r9
 8000542:	e79c      	b.n	800047e <__udivmoddi4+0x222>
 8000544:	eba1 0109 	sub.w	r1, r1, r9
 8000548:	46c4      	mov	ip, r8
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	e7c4      	b.n	80004de <__udivmoddi4+0x282>

08000554 <__aeabi_idiv0>:
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop

08000558 <MAX30003_ReadECG>:
#include "MAX30003.h"
#include <stdint.h>

int MAX30003_ReadECG(SPI_HandleTypeDef *hspi)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b088      	sub	sp, #32
 800055c:	af02      	add	r7, sp, #8
 800055e:	6078      	str	r0, [r7, #4]
    uint8_t tx_buf[4] = {0,0,0,0};
 8000560:	2300      	movs	r3, #0
 8000562:	60fb      	str	r3, [r7, #12]
    uint8_t rx_buf[4] = {0,0,0,0};
 8000564:	2300      	movs	r3, #0
 8000566:	60bb      	str	r3, [r7, #8]

	/* Read ECG FIFO command */
	tx_buf[0] = (0x21 << 1) | 1;   // INFO read
 8000568:	2343      	movs	r3, #67	@ 0x43
 800056a:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = 0x00;
 800056c:	2300      	movs	r3, #0
 800056e:	737b      	strb	r3, [r7, #13]
	tx_buf[2] = 0x00;
 8000570:	2300      	movs	r3, #0
 8000572:	73bb      	strb	r3, [r7, #14]
	tx_buf[3] = 0x00;
 8000574:	2300      	movs	r3, #0
 8000576:	73fb      	strb	r3, [r7, #15]

	MAX30003_CS_Low();
 8000578:	f000 f828 	bl	80005cc <MAX30003_CS_Low>

	/* We only send the FIFO read command, rest are dummy bytes */
	HAL_SPI_TransmitReceive(hspi, tx_buf,rx_buf, 4, 10000);
 800057c:	f107 0208 	add.w	r2, r7, #8
 8000580:	f107 010c 	add.w	r1, r7, #12
 8000584:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	2304      	movs	r3, #4
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f003 fb96 	bl	8003cbe <HAL_SPI_TransmitReceive>

	MAX30003_CS_High();
 8000592:	f000 f827 	bl	80005e4 <MAX30003_CS_High>
     * ECG FIFO data format:
     * [23:6] = ECG sample (18-bit signed)
     * [5:0]  = status bits
     */
	// 1. Combine the 3 bytes into a 24-bit unsigned container
	uint32_t raw_data = ((uint32_t)rx_buf[1] << 16) |
 8000596:	7a7b      	ldrb	r3, [r7, #9]
 8000598:	041a      	lsls	r2, r3, #16
	                    ((uint32_t)rx_buf[2] << 8)  |
 800059a:	7abb      	ldrb	r3, [r7, #10]
 800059c:	021b      	lsls	r3, r3, #8
	uint32_t raw_data = ((uint32_t)rx_buf[1] << 16) |
 800059e:	4313      	orrs	r3, r2
	                     (uint32_t)rx_buf[3];
 80005a0:	7afa      	ldrb	r2, [r7, #11]
	uint32_t raw_data = ((uint32_t)rx_buf[1] << 16) |
 80005a2:	4313      	orrs	r3, r2
 80005a4:	613b      	str	r3, [r7, #16]

	// 2. Remove the 6 status bits (ETAG/PTAG)
	// This moves the 18-bit sample into the range [17:0]
	int32_t ecg_sample = (int32_t)(raw_data >> 6);
 80005a6:	693b      	ldr	r3, [r7, #16]
 80005a8:	099b      	lsrs	r3, r3, #6
 80005aa:	617b      	str	r3, [r7, #20]

	// 3. Handle the Sign Bit (Bit 17)
	// Since it's an 18-bit signed number, we must fill the
	// remaining 14 bits of the 32-bit integer with 1s if negative.
	if (ecg_sample & (1 << 17)) {
 80005ac:	697b      	ldr	r3, [r7, #20]
 80005ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d005      	beq.n	80005c2 <MAX30003_ReadECG+0x6a>
	    ecg_sample |= 0xFFFC0000; // Apply sign extension mask
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	ea6f 3383 	mvn.w	r3, r3, lsl #14
 80005bc:	ea6f 3393 	mvn.w	r3, r3, lsr #14
 80005c0:	617b      	str	r3, [r7, #20]
	}

    return ecg_sample;
 80005c2:	697b      	ldr	r3, [r7, #20]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3718      	adds	r7, #24
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <MAX30003_CS_Low>:

void MAX30003_CS_Low(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
     HAL_GPIO_WritePin(MAX30003_CS_PORT, MAX30003_CS_PIN, GPIO_PIN_RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005d6:	4802      	ldr	r0, [pc, #8]	@ (80005e0 <MAX30003_CS_Low+0x14>)
 80005d8:	f002 f8e4 	bl	80027a4 <HAL_GPIO_WritePin>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	48000800 	.word	0x48000800

080005e4 <MAX30003_CS_High>:

void MAX30003_CS_High(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
     HAL_GPIO_WritePin(MAX30003_CS_PORT, MAX30003_CS_PIN, GPIO_PIN_SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005ee:	4802      	ldr	r0, [pc, #8]	@ (80005f8 <MAX30003_CS_High+0x14>)
 80005f0:	f002 f8d8 	bl	80027a4 <HAL_GPIO_WritePin>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	48000800 	.word	0x48000800

080005fc <MAX30003_Write_Register>:

void MAX30003_Write_Register(SPI_HandleTypeDef *hspi, uint8_t addr, uint32_t data) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af00      	add	r7, sp, #0
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	460b      	mov	r3, r1
 8000606:	607a      	str	r2, [r7, #4]
 8000608:	72fb      	strb	r3, [r7, #11]
    uint8_t tx_buf[4];

    // Command: (Address << 1) | 0 for Write
    tx_buf[0] = (addr << 1) | 0;
 800060a:	7afb      	ldrb	r3, [r7, #11]
 800060c:	005b      	lsls	r3, r3, #1
 800060e:	b2db      	uxtb	r3, r3
 8000610:	753b      	strb	r3, [r7, #20]
    tx_buf[1] = (uint8_t)(data >> 16);
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	0c1b      	lsrs	r3, r3, #16
 8000616:	b2db      	uxtb	r3, r3
 8000618:	757b      	strb	r3, [r7, #21]
    tx_buf[2] = (uint8_t)(data >> 8);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	0a1b      	lsrs	r3, r3, #8
 800061e:	b2db      	uxtb	r3, r3
 8000620:	75bb      	strb	r3, [r7, #22]
    tx_buf[3] = (uint8_t)(data);
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	b2db      	uxtb	r3, r3
 8000626:	75fb      	strb	r3, [r7, #23]

    MAX30003_CS_Low();
 8000628:	f7ff ffd0 	bl	80005cc <MAX30003_CS_Low>
    HAL_SPI_Transmit(hspi, tx_buf, 4, 10);
 800062c:	f107 0114 	add.w	r1, r7, #20
 8000630:	230a      	movs	r3, #10
 8000632:	2204      	movs	r2, #4
 8000634:	68f8      	ldr	r0, [r7, #12]
 8000636:	f003 f9cc 	bl	80039d2 <HAL_SPI_Transmit>
    MAX30003_CS_High();
 800063a:	f7ff ffd3 	bl	80005e4 <MAX30003_CS_High>
}
 800063e:	bf00      	nop
 8000640:	3718      	adds	r7, #24
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
	...

08000648 <MAX30003_Init>:

void MAX30003_Init(SPI_HandleTypeDef *hspi) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
    // 1. Software Reset
    MAX30003_Write_Register(hspi, 0x08, 0x000000);
 8000650:	2200      	movs	r2, #0
 8000652:	2108      	movs	r1, #8
 8000654:	6878      	ldr	r0, [r7, #4]
 8000656:	f7ff ffd1 	bl	80005fc <MAX30003_Write_Register>
    HAL_Delay(100);
 800065a:	2064      	movs	r0, #100	@ 0x64
 800065c:	f001 fb68 	bl	8001d30 <HAL_Delay>
    // Bit 1: RBIASP = 1 (bias ECGP)
    // Bit 0: RBIASN = 1 (bias ECGN)
    //
    // Binary: 0000 1000 0000 0000 0010 1011
    // Hex:    0x08002B
    MAX30003_Write_Register(hspi, 0x10, 0x08002B);
 8000660:	4a16      	ldr	r2, [pc, #88]	@ (80006bc <MAX30003_Init+0x74>)
 8000662:	2110      	movs	r1, #16
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	f7ff ffc9 	bl	80005fc <MAX30003_Write_Register>

    HAL_Delay(150);  // Daj vremena da PLL locka
 800066a:	2096      	movs	r0, #150	@ 0x96
 800066c:	f001 fb60 	bl	8001d30 <HAL_Delay>
    // 3. Provjeri PLL lock (opciono)}

    // 4. CNFG_EMUX (0x14): Otvori input switcheve
    // Bit 21: OPENP = 0 (zatvori ECGP switch)
    // Bit 20: OPENN = 0 (zatvori ECGN switch)
    MAX30003_Write_Register(hspi, 0x14, 0x000000);
 8000670:	2200      	movs	r2, #0
 8000672:	2114      	movs	r1, #20
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	f7ff ffc1 	bl	80005fc <MAX30003_Write_Register>
    // Bit 14: DHPF = 1 (0.5Hz high-pass filter)
    // Bits 13-12: DLPF = 01 (40Hz low-pass filter)
    //
    // Binary: 0000 0000 0101 0000 0000 0000
    // Hex:    0x005000
    MAX30003_Write_Register(hspi, 0x15, 0x005000);
 800067a:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 800067e:	2115      	movs	r1, #21
 8000680:	6878      	ldr	r0, [r7, #4]
 8000682:	f7ff ffbb 	bl	80005fc <MAX30003_Write_Register>

    // 6. MNGR_INT (0x04): FIFO interrupt threshold
    // Bits 23-19: EFIT = 00000 (threshold = 1 sample)
    MAX30003_Write_Register(hspi, 0x04, 0x000004);
 8000686:	2204      	movs	r2, #4
 8000688:	2104      	movs	r1, #4
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f7ff ffb6 	bl	80005fc <MAX30003_Write_Register>

    // 7. EN_INT (0x02): Omogući FIFO interrupt (opciono)
    // Bit 23: EN_EINT = 1 (enable ECG FIFO interrupt)
    MAX30003_Write_Register(hspi, 0x02, 0x800000);
 8000690:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000694:	2102      	movs	r1, #2
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	f7ff ffb0 	bl	80005fc <MAX30003_Write_Register>

    // 8. SYNCH (0x09): Synchronize i pokreni akviziciju
    MAX30003_Write_Register(hspi, 0x09, 0x000000);
 800069c:	2200      	movs	r2, #0
 800069e:	2109      	movs	r1, #9
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f7ff ffab 	bl	80005fc <MAX30003_Write_Register>

    HAL_Delay(100);  // Daj vremena da se FIFO napuni
 80006a6:	2064      	movs	r0, #100	@ 0x64
 80006a8:	f001 fb42 	bl	8001d30 <HAL_Delay>

    // 9. Flush prvi sample (može biti invalid)
    MAX30003_ReadECG(hspi);
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff ff53 	bl	8000558 <MAX30003_ReadECG>
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	0008002b 	.word	0x0008002b

080006c0 <PanTompkins_Init>:
static void UpdateRRAverage(int rr);
static void UpdateThresholds(void);
static int IsLocalPeak(void);

/* ==================== INITIALIZATION ==================== */
void PanTompkins_Init(void) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
    int i;

    // Clear all buffers
    for (i = 0; i < BUF_SIZE; i++) filtered[i] = 0;
 80006c6:	2300      	movs	r3, #0
 80006c8:	607b      	str	r3, [r7, #4]
 80006ca:	e007      	b.n	80006dc <PanTompkins_Init+0x1c>
 80006cc:	4a41      	ldr	r2, [pc, #260]	@ (80007d4 <PanTompkins_Init+0x114>)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2100      	movs	r1, #0
 80006d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	3301      	adds	r3, #1
 80006da:	607b      	str	r3, [r7, #4]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2b3f      	cmp	r3, #63	@ 0x3f
 80006e0:	ddf4      	ble.n	80006cc <PanTompkins_Init+0xc>
    for (i = 0; i < 3; i++) integrated[i] = 0;
 80006e2:	2300      	movs	r3, #0
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	e007      	b.n	80006f8 <PanTompkins_Init+0x38>
 80006e8:	4a3b      	ldr	r2, [pc, #236]	@ (80007d8 <PanTompkins_Init+0x118>)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	2100      	movs	r1, #0
 80006ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	3301      	adds	r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2b02      	cmp	r3, #2
 80006fc:	ddf4      	ble.n	80006e8 <PanTompkins_Init+0x28>

    // Initialize RR buffers with reasonable default (72 BPM at 256 Hz)
    int default_rr = (60 * FS) / 72;  // ~213 samples for 72 BPM
 80006fe:	23d5      	movs	r3, #213	@ 0xd5
 8000700:	603b      	str	r3, [r7, #0]
    for (i = 0; i < 8; i++) {
 8000702:	2300      	movs	r3, #0
 8000704:	607b      	str	r3, [r7, #4]
 8000706:	e00c      	b.n	8000722 <PanTompkins_Init+0x62>
        rr_buffer[i] = default_rr;
 8000708:	4934      	ldr	r1, [pc, #208]	@ (80007dc <PanTompkins_Init+0x11c>)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	683a      	ldr	r2, [r7, #0]
 800070e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        rr_limited_buffer[i] = default_rr;
 8000712:	4933      	ldr	r1, [pc, #204]	@ (80007e0 <PanTompkins_Init+0x120>)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (i = 0; i < 8; i++) {
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	3301      	adds	r3, #1
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	2b07      	cmp	r3, #7
 8000726:	ddef      	ble.n	8000708 <PanTompkins_Init+0x48>
    }

    // Reset counters and indices
    n_samples = 0;
 8000728:	4b2e      	ldr	r3, [pc, #184]	@ (80007e4 <PanTompkins_Init+0x124>)
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
    r_n_samples = -1;
 800072e:	4b2e      	ldr	r3, [pc, #184]	@ (80007e8 <PanTompkins_Init+0x128>)
 8000730:	f04f 32ff 	mov.w	r2, #4294967295
 8000734:	601a      	str	r2, [r3, #0]
    last_r_n_samples = -1;
 8000736:	4b2d      	ldr	r3, [pc, #180]	@ (80007ec <PanTompkins_Init+0x12c>)
 8000738:	f04f 32ff 	mov.w	r2, #4294967295
 800073c:	601a      	str	r2, [r3, #0]
    filtered_idx = 0;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <PanTompkins_Init+0x130>)
 8000740:	2200      	movs	r2, #0
 8000742:	601a      	str	r2, [r3, #0]
    rr_idx = 0;
 8000744:	4b2b      	ldr	r3, [pc, #172]	@ (80007f4 <PanTompkins_Init+0x134>)
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
    rr_lim_idx = 0;
 800074a:	4b2b      	ldr	r3, [pc, #172]	@ (80007f8 <PanTompkins_Init+0x138>)
 800074c:	2200      	movs	r2, #0
 800074e:	601a      	str	r2, [r3, #0]

    // Initialize peak estimators - CRITICAL FIX: Start with more realistic values
    spki = 500;   // Signal peak estimate for integrated signal
 8000750:	4b2a      	ldr	r3, [pc, #168]	@ (80007fc <PanTompkins_Init+0x13c>)
 8000752:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000756:	601a      	str	r2, [r3, #0]
    npki = 100;   // Noise peak estimate for integrated signal
 8000758:	4b29      	ldr	r3, [pc, #164]	@ (8000800 <PanTompkins_Init+0x140>)
 800075a:	2264      	movs	r2, #100	@ 0x64
 800075c:	601a      	str	r2, [r3, #0]
    spkf = 800;   // Signal peak estimate for filtered signal
 800075e:	4b29      	ldr	r3, [pc, #164]	@ (8000804 <PanTompkins_Init+0x144>)
 8000760:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8000764:	601a      	str	r2, [r3, #0]
    npkf = 200;   // Noise peak estimate for filtered signal
 8000766:	4b28      	ldr	r3, [pc, #160]	@ (8000808 <PanTompkins_Init+0x148>)
 8000768:	22c8      	movs	r2, #200	@ 0xc8
 800076a:	601a      	str	r2, [r3, #0]

    // Initialize thresholds based on peak estimates
    UpdateThresholds();
 800076c:	f000 fb1a 	bl	8000da4 <UpdateThresholds>

    // Initialize RR parameters
    rr_avg = default_rr;
 8000770:	4a26      	ldr	r2, [pc, #152]	@ (800080c <PanTompkins_Init+0x14c>)
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	6013      	str	r3, [r2, #0]
    rr_avg_limited = default_rr;
 8000776:	4a26      	ldr	r2, [pc, #152]	@ (8000810 <PanTompkins_Init+0x150>)
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	6013      	str	r3, [r2, #0]

    // Set initial limits
    rr_low_limit = (default_rr * 92) / 100;
 800077c:	683b      	ldr	r3, [r7, #0]
 800077e:	225c      	movs	r2, #92	@ 0x5c
 8000780:	fb02 f303 	mul.w	r3, r2, r3
 8000784:	4a23      	ldr	r2, [pc, #140]	@ (8000814 <PanTompkins_Init+0x154>)
 8000786:	fb82 1203 	smull	r1, r2, r2, r3
 800078a:	1152      	asrs	r2, r2, #5
 800078c:	17db      	asrs	r3, r3, #31
 800078e:	1ad3      	subs	r3, r2, r3
 8000790:	4a21      	ldr	r2, [pc, #132]	@ (8000818 <PanTompkins_Init+0x158>)
 8000792:	6013      	str	r3, [r2, #0]
    rr_high_limit = (default_rr * 116) / 100;
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	2274      	movs	r2, #116	@ 0x74
 8000798:	fb02 f303 	mul.w	r3, r2, r3
 800079c:	4a1d      	ldr	r2, [pc, #116]	@ (8000814 <PanTompkins_Init+0x154>)
 800079e:	fb82 1203 	smull	r1, r2, r2, r3
 80007a2:	1152      	asrs	r2, r2, #5
 80007a4:	17db      	asrs	r3, r3, #31
 80007a6:	1ad3      	subs	r3, r2, r3
 80007a8:	4a1c      	ldr	r2, [pc, #112]	@ (800081c <PanTompkins_Init+0x15c>)
 80007aa:	6013      	str	r3, [r2, #0]
    rr_missed_limit = (default_rr * 166) / 100;
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	22a6      	movs	r2, #166	@ 0xa6
 80007b0:	fb02 f303 	mul.w	r3, r2, r3
 80007b4:	4a17      	ldr	r2, [pc, #92]	@ (8000814 <PanTompkins_Init+0x154>)
 80007b6:	fb82 1203 	smull	r1, r2, r2, r3
 80007ba:	1152      	asrs	r2, r2, #5
 80007bc:	17db      	asrs	r3, r3, #31
 80007be:	1ad3      	subs	r3, r2, r3
 80007c0:	4a17      	ldr	r2, [pc, #92]	@ (8000820 <PanTompkins_Init+0x160>)
 80007c2:	6013      	str	r3, [r2, #0]

    bpm = 72;
 80007c4:	4b17      	ldr	r3, [pc, #92]	@ (8000824 <PanTompkins_Init+0x164>)
 80007c6:	2248      	movs	r2, #72	@ 0x48
 80007c8:	601a      	str	r2, [r3, #0]
}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20000034 	.word	0x20000034
 80007d8:	20000138 	.word	0x20000138
 80007dc:	20000168 	.word	0x20000168
 80007e0:	20000188 	.word	0x20000188
 80007e4:	20000164 	.word	0x20000164
 80007e8:	20000000 	.word	0x20000000
 80007ec:	20000004 	.word	0x20000004
 80007f0:	20000134 	.word	0x20000134
 80007f4:	200001a8 	.word	0x200001a8
 80007f8:	200001ac 	.word	0x200001ac
 80007fc:	20000144 	.word	0x20000144
 8000800:	20000148 	.word	0x20000148
 8000804:	2000014c 	.word	0x2000014c
 8000808:	20000150 	.word	0x20000150
 800080c:	200001b0 	.word	0x200001b0
 8000810:	200001b4 	.word	0x200001b4
 8000814:	51eb851f 	.word	0x51eb851f
 8000818:	200001b8 	.word	0x200001b8
 800081c:	200001bc 	.word	0x200001bc
 8000820:	200001c0 	.word	0x200001c0
 8000824:	200001c4 	.word	0x200001c4

08000828 <IsLocalPeak>:

/* ==================== HELPER FUNCTIONS ==================== */
static int IsLocalPeak(void) {
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
    return (integrated[1] > integrated[0] && integrated[1] > integrated[2]);
 800082c:	4b09      	ldr	r3, [pc, #36]	@ (8000854 <IsLocalPeak+0x2c>)
 800082e:	685a      	ldr	r2, [r3, #4]
 8000830:	4b08      	ldr	r3, [pc, #32]	@ (8000854 <IsLocalPeak+0x2c>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	429a      	cmp	r2, r3
 8000836:	dd07      	ble.n	8000848 <IsLocalPeak+0x20>
 8000838:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <IsLocalPeak+0x2c>)
 800083a:	685a      	ldr	r2, [r3, #4]
 800083c:	4b05      	ldr	r3, [pc, #20]	@ (8000854 <IsLocalPeak+0x2c>)
 800083e:	689b      	ldr	r3, [r3, #8]
 8000840:	429a      	cmp	r2, r3
 8000842:	dd01      	ble.n	8000848 <IsLocalPeak+0x20>
 8000844:	2301      	movs	r3, #1
 8000846:	e000      	b.n	800084a <IsLocalPeak+0x22>
 8000848:	2300      	movs	r3, #0
}
 800084a:	4618      	mov	r0, r3
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	20000138 	.word	0x20000138

08000858 <PanTompkins_Process>:

/* ==================== MAIN PROCESSING ==================== */
int PanTompkins_Process(int raw_sample) {
 8000858:	b580      	push	{r7, lr}
 800085a:	b08c      	sub	sp, #48	@ 0x30
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
    int sample, peaki, loc_max, loc_max_idx, idx, val, j;
    int rr;
    static int last_detection_time = 0;

    // Reset if no detection for too long (5 seconds) - more generous timeout
    if (r_n_samples > 0 && (n_samples - r_n_samples) > (FS * 5)) {
 8000860:	4b7f      	ldr	r3, [pc, #508]	@ (8000a60 <PanTompkins_Process+0x208>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	dd0d      	ble.n	8000884 <PanTompkins_Process+0x2c>
 8000868:	4b7e      	ldr	r3, [pc, #504]	@ (8000a64 <PanTompkins_Process+0x20c>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	4b7c      	ldr	r3, [pc, #496]	@ (8000a60 <PanTompkins_Process+0x208>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8000876:	dd05      	ble.n	8000884 <PanTompkins_Process+0x2c>
        // Reset to initial state
        PanTompkins_Init();
 8000878:	f7ff ff22 	bl	80006c0 <PanTompkins_Init>
        last_detection_time = n_samples;
 800087c:	4b79      	ldr	r3, [pc, #484]	@ (8000a64 <PanTompkins_Process+0x20c>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a79      	ldr	r2, [pc, #484]	@ (8000a68 <PanTompkins_Process+0x210>)
 8000882:	6013      	str	r3, [r2, #0]
    }

    n_samples++;
 8000884:	4b77      	ldr	r3, [pc, #476]	@ (8000a64 <PanTompkins_Process+0x20c>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	3301      	adds	r3, #1
 800088a:	4a76      	ldr	r2, [pc, #472]	@ (8000a64 <PanTompkins_Process+0x20c>)
 800088c:	6013      	str	r3, [r2, #0]

    /* ==================== STEP 1: FILTERING ==================== */
    sample = LowPassFilter(raw_sample);
 800088e:	6878      	ldr	r0, [r7, #4]
 8000890:	f000 fafa 	bl	8000e88 <LowPassFilter>
 8000894:	61f8      	str	r0, [r7, #28]
    sample = HighPassFilter(sample);
 8000896:	69f8      	ldr	r0, [r7, #28]
 8000898:	f000 fb64 	bl	8000f64 <HighPassFilter>
 800089c:	61f8      	str	r0, [r7, #28]

    // Store filtered signal for search-back
    filtered[filtered_idx] = sample;
 800089e:	4b73      	ldr	r3, [pc, #460]	@ (8000a6c <PanTompkins_Process+0x214>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4973      	ldr	r1, [pc, #460]	@ (8000a70 <PanTompkins_Process+0x218>)
 80008a4:	69fa      	ldr	r2, [r7, #28]
 80008a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    int current_f_idx = filtered_idx;
 80008aa:	4b70      	ldr	r3, [pc, #448]	@ (8000a6c <PanTompkins_Process+0x214>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	61bb      	str	r3, [r7, #24]
    filtered_idx = (filtered_idx + 1) % BUF_SIZE;
 80008b0:	4b6e      	ldr	r3, [pc, #440]	@ (8000a6c <PanTompkins_Process+0x214>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	3301      	adds	r3, #1
 80008b6:	425a      	negs	r2, r3
 80008b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80008bc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80008c0:	bf58      	it	pl
 80008c2:	4253      	negpl	r3, r2
 80008c4:	4a69      	ldr	r2, [pc, #420]	@ (8000a6c <PanTompkins_Process+0x214>)
 80008c6:	6013      	str	r3, [r2, #0]

    /* ==================== STEP 2-4: DERIVATIVE, SQUARE, INTEGRATE ==================== */
    sample = Derivative(sample);
 80008c8:	69f8      	ldr	r0, [r7, #28]
 80008ca:	f000 fba9 	bl	8001020 <Derivative>
 80008ce:	61f8      	str	r0, [r7, #28]
    sample = sample * sample;
 80008d0:	69fb      	ldr	r3, [r7, #28]
 80008d2:	fb03 f303 	mul.w	r3, r3, r3
 80008d6:	61fb      	str	r3, [r7, #28]
    sample = MovingWindowIntegral(sample);
 80008d8:	69f8      	ldr	r0, [r7, #28]
 80008da:	f000 fbcb 	bl	8001074 <MovingWindowIntegral>
 80008de:	61f8      	str	r0, [r7, #28]

    /* ==================== STEP 5: UPDATE PEAK DETECTION BUFFER ==================== */
    integrated[0] = integrated[1];
 80008e0:	4b64      	ldr	r3, [pc, #400]	@ (8000a74 <PanTompkins_Process+0x21c>)
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	4a63      	ldr	r2, [pc, #396]	@ (8000a74 <PanTompkins_Process+0x21c>)
 80008e6:	6013      	str	r3, [r2, #0]
    integrated[1] = integrated[2];
 80008e8:	4b62      	ldr	r3, [pc, #392]	@ (8000a74 <PanTompkins_Process+0x21c>)
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	4a61      	ldr	r2, [pc, #388]	@ (8000a74 <PanTompkins_Process+0x21c>)
 80008ee:	6053      	str	r3, [r2, #4]
    integrated[2] = sample;
 80008f0:	4a60      	ldr	r2, [pc, #384]	@ (8000a74 <PanTompkins_Process+0x21c>)
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	6093      	str	r3, [r2, #8]

    /* ==================== STEP 6: PEAK DETECTION ==================== */
    if (IsLocalPeak()) {
 80008f6:	f7ff ff97 	bl	8000828 <IsLocalPeak>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	f000 8139 	beq.w	8000b74 <PanTompkins_Process+0x31c>
        peaki = integrated[1];
 8000902:	4b5c      	ldr	r3, [pc, #368]	@ (8000a74 <PanTompkins_Process+0x21c>)
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	617b      	str	r3, [r7, #20]

        // REFRACTORY PERIOD CHECK
        int time_since_last = n_samples - last_detection_time;
 8000908:	4b56      	ldr	r3, [pc, #344]	@ (8000a64 <PanTompkins_Process+0x20c>)
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	4b56      	ldr	r3, [pc, #344]	@ (8000a68 <PanTompkins_Process+0x210>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	1ad3      	subs	r3, r2, r3
 8000912:	613b      	str	r3, [r7, #16]
        if (time_since_last < REFRACTORY_SAMPLES) {
 8000914:	693b      	ldr	r3, [r7, #16]
 8000916:	2b59      	cmp	r3, #89	@ 0x59
 8000918:	dc0c      	bgt.n	8000934 <PanTompkins_Process+0xdc>
            // In refractory period - update noise peak
            npki = (npki + (peaki >> 2)) >> 1;  // Faster adaptation for noise
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	109a      	asrs	r2, r3, #2
 800091e:	4b56      	ldr	r3, [pc, #344]	@ (8000a78 <PanTompkins_Process+0x220>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4413      	add	r3, r2
 8000924:	105b      	asrs	r3, r3, #1
 8000926:	4a54      	ldr	r2, [pc, #336]	@ (8000a78 <PanTompkins_Process+0x220>)
 8000928:	6013      	str	r3, [r2, #0]
            UpdateThresholds();
 800092a:	f000 fa3b 	bl	8000da4 <UpdateThresholds>
            return bpm;
 800092e:	4b53      	ldr	r3, [pc, #332]	@ (8000a7c <PanTompkins_Process+0x224>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	e13b      	b.n	8000bac <PanTompkins_Process+0x354>
        }

        // PRIMARY THRESHOLD CHECK
        if (peaki >= thresholdi1) {
 8000934:	4b52      	ldr	r3, [pc, #328]	@ (8000a80 <PanTompkins_Process+0x228>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	697a      	ldr	r2, [r7, #20]
 800093a:	429a      	cmp	r2, r3
 800093c:	db6f      	blt.n	8000a1e <PanTompkins_Process+0x1c6>
            // Update signal peak
            spki = (spki + (peaki >> 1)) >> 1;  // Faster adaptation for signal
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	105a      	asrs	r2, r3, #1
 8000942:	4b50      	ldr	r3, [pc, #320]	@ (8000a84 <PanTompkins_Process+0x22c>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4413      	add	r3, r2
 8000948:	105b      	asrs	r3, r3, #1
 800094a:	4a4e      	ldr	r2, [pc, #312]	@ (8000a84 <PanTompkins_Process+0x22c>)
 800094c:	6013      	str	r3, [r2, #0]

            /* --- SEARCH-BACK FOR R-PEAK --- */
            loc_max = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	62fb      	str	r3, [r7, #44]	@ 0x2c
            loc_max_idx = 0;
 8000952:	2300      	movs	r3, #0
 8000954:	62bb      	str	r3, [r7, #40]	@ 0x28

            // Search for maximum in filtered signal
            for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 8000956:	2300      	movs	r3, #0
 8000958:	623b      	str	r3, [r7, #32]
 800095a:	e021      	b.n	80009a0 <PanTompkins_Process+0x148>
                idx = (current_f_idx - j + BUF_SIZE) % BUF_SIZE;
 800095c:	69ba      	ldr	r2, [r7, #24]
 800095e:	6a3b      	ldr	r3, [r7, #32]
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	3340      	adds	r3, #64	@ 0x40
 8000964:	425a      	negs	r2, r3
 8000966:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800096a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800096e:	bf58      	it	pl
 8000970:	4253      	negpl	r3, r2
 8000972:	60bb      	str	r3, [r7, #8]
                val = filtered[idx];
 8000974:	4a3e      	ldr	r2, [pc, #248]	@ (8000a70 <PanTompkins_Process+0x218>)
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800097c:	627b      	str	r3, [r7, #36]	@ 0x24
                if (val < 0) val = -val;
 800097e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000980:	2b00      	cmp	r3, #0
 8000982:	da02      	bge.n	800098a <PanTompkins_Process+0x132>
 8000984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000986:	425b      	negs	r3, r3
 8000988:	627b      	str	r3, [r7, #36]	@ 0x24

                if (val > loc_max) {
 800098a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800098c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800098e:	429a      	cmp	r2, r3
 8000990:	dd03      	ble.n	800099a <PanTompkins_Process+0x142>
                    loc_max = val;
 8000992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000994:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    loc_max_idx = j;
 8000996:	6a3b      	ldr	r3, [r7, #32]
 8000998:	62bb      	str	r3, [r7, #40]	@ 0x28
            for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 800099a:	6a3b      	ldr	r3, [r7, #32]
 800099c:	3301      	adds	r3, #1
 800099e:	623b      	str	r3, [r7, #32]
 80009a0:	6a3b      	ldr	r3, [r7, #32]
 80009a2:	2b31      	cmp	r3, #49	@ 0x31
 80009a4:	ddda      	ble.n	800095c <PanTompkins_Process+0x104>
                }
            }

            // FILTERED SIGNAL THRESHOLD CHECK
            if (loc_max >= thresholdf1) {
 80009a6:	4b38      	ldr	r3, [pc, #224]	@ (8000a88 <PanTompkins_Process+0x230>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009ac:	429a      	cmp	r2, r3
 80009ae:	db2d      	blt.n	8000a0c <PanTompkins_Process+0x1b4>
                spkf = (spkf + (loc_max >> 1)) >> 1;  // Faster adaptation
 80009b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009b2:	105a      	asrs	r2, r3, #1
 80009b4:	4b35      	ldr	r3, [pc, #212]	@ (8000a8c <PanTompkins_Process+0x234>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4413      	add	r3, r2
 80009ba:	105b      	asrs	r3, r3, #1
 80009bc:	4a33      	ldr	r2, [pc, #204]	@ (8000a8c <PanTompkins_Process+0x234>)
 80009be:	6013      	str	r3, [r2, #0]

                // Record R-peak position
                last_r_n_samples = r_n_samples;
 80009c0:	4b27      	ldr	r3, [pc, #156]	@ (8000a60 <PanTompkins_Process+0x208>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a32      	ldr	r2, [pc, #200]	@ (8000a90 <PanTompkins_Process+0x238>)
 80009c6:	6013      	str	r3, [r2, #0]
                r_n_samples = n_samples - loc_max_idx;
 80009c8:	4b26      	ldr	r3, [pc, #152]	@ (8000a64 <PanTompkins_Process+0x20c>)
 80009ca:	681a      	ldr	r2, [r3, #0]
 80009cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009ce:	1ad3      	subs	r3, r2, r3
 80009d0:	4a23      	ldr	r2, [pc, #140]	@ (8000a60 <PanTompkins_Process+0x208>)
 80009d2:	6013      	str	r3, [r2, #0]
                last_detection_time = n_samples;
 80009d4:	4b23      	ldr	r3, [pc, #140]	@ (8000a64 <PanTompkins_Process+0x20c>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a23      	ldr	r2, [pc, #140]	@ (8000a68 <PanTompkins_Process+0x210>)
 80009da:	6013      	str	r3, [r2, #0]

                /* --- CALCULATE RR INTERVAL --- */
                if (last_r_n_samples > 0) {
 80009dc:	4b2c      	ldr	r3, [pc, #176]	@ (8000a90 <PanTompkins_Process+0x238>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	f340 80c5 	ble.w	8000b70 <PanTompkins_Process+0x318>
                    rr = r_n_samples - last_r_n_samples;
 80009e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a60 <PanTompkins_Process+0x208>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	4b29      	ldr	r3, [pc, #164]	@ (8000a90 <PanTompkins_Process+0x238>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	1ad3      	subs	r3, r2, r3
 80009f0:	60fb      	str	r3, [r7, #12]

                    // Validate RR interval
                    if (rr >= REFRACTORY_SAMPLES && rr <= PHYS_MAX_RR) {
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	2b59      	cmp	r3, #89	@ 0x59
 80009f6:	f340 80bb 	ble.w	8000b70 <PanTompkins_Process+0x318>
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8000a00:	f300 80b6 	bgt.w	8000b70 <PanTompkins_Process+0x318>
                        UpdateRRAverage(rr);
 8000a04:	68f8      	ldr	r0, [r7, #12]
 8000a06:	f000 f8e9 	bl	8000bdc <UpdateRRAverage>
 8000a0a:	e0b1      	b.n	8000b70 <PanTompkins_Process+0x318>
                    }
                }
            } else {
                // Filtered peak too low
                npkf = (npkf + (loc_max >> 2)) >> 1;
 8000a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a0e:	109a      	asrs	r2, r3, #2
 8000a10:	4b20      	ldr	r3, [pc, #128]	@ (8000a94 <PanTompkins_Process+0x23c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4413      	add	r3, r2
 8000a16:	105b      	asrs	r3, r3, #1
 8000a18:	4a1e      	ldr	r2, [pc, #120]	@ (8000a94 <PanTompkins_Process+0x23c>)
 8000a1a:	6013      	str	r3, [r2, #0]
 8000a1c:	e0a8      	b.n	8000b70 <PanTompkins_Process+0x318>
            }

        } else if (peaki >= thresholdi2) {
 8000a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a98 <PanTompkins_Process+0x240>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	697a      	ldr	r2, [r7, #20]
 8000a24:	429a      	cmp	r2, r3
 8000a26:	f2c0 8099 	blt.w	8000b5c <PanTompkins_Process+0x304>
            // SECONDARY THRESHOLD - Check for missed beat
            if (r_n_samples > 0 && time_since_last >= rr_missed_limit) {
 8000a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a60 <PanTompkins_Process+0x208>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	f340 808b 	ble.w	8000b4a <PanTompkins_Process+0x2f2>
 8000a34:	4b19      	ldr	r3, [pc, #100]	@ (8000a9c <PanTompkins_Process+0x244>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	693a      	ldr	r2, [r7, #16]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	f2c0 8085 	blt.w	8000b4a <PanTompkins_Process+0x2f2>
                // Possibly missed beat
                spki = (spki + (peaki >> 2)) >> 1;
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	109a      	asrs	r2, r3, #2
 8000a44:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <PanTompkins_Process+0x22c>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4413      	add	r3, r2
 8000a4a:	105b      	asrs	r3, r3, #1
 8000a4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a84 <PanTompkins_Process+0x22c>)
 8000a4e:	6013      	str	r3, [r2, #0]

                // Search back in filtered signal
                loc_max = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
                loc_max_idx = 0;
 8000a54:	2300      	movs	r3, #0
 8000a56:	62bb      	str	r3, [r7, #40]	@ 0x28

                for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 8000a58:	2300      	movs	r3, #0
 8000a5a:	623b      	str	r3, [r7, #32]
 8000a5c:	e042      	b.n	8000ae4 <PanTompkins_Process+0x28c>
 8000a5e:	bf00      	nop
 8000a60:	20000000 	.word	0x20000000
 8000a64:	20000164 	.word	0x20000164
 8000a68:	200001c8 	.word	0x200001c8
 8000a6c:	20000134 	.word	0x20000134
 8000a70:	20000034 	.word	0x20000034
 8000a74:	20000138 	.word	0x20000138
 8000a78:	20000148 	.word	0x20000148
 8000a7c:	200001c4 	.word	0x200001c4
 8000a80:	20000154 	.word	0x20000154
 8000a84:	20000144 	.word	0x20000144
 8000a88:	2000015c 	.word	0x2000015c
 8000a8c:	2000014c 	.word	0x2000014c
 8000a90:	20000004 	.word	0x20000004
 8000a94:	20000150 	.word	0x20000150
 8000a98:	20000158 	.word	0x20000158
 8000a9c:	200001c0 	.word	0x200001c0
                    idx = (current_f_idx - j + BUF_SIZE) % BUF_SIZE;
 8000aa0:	69ba      	ldr	r2, [r7, #24]
 8000aa2:	6a3b      	ldr	r3, [r7, #32]
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	3340      	adds	r3, #64	@ 0x40
 8000aa8:	425a      	negs	r2, r3
 8000aaa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000aae:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000ab2:	bf58      	it	pl
 8000ab4:	4253      	negpl	r3, r2
 8000ab6:	60bb      	str	r3, [r7, #8]
                    val = filtered[idx];
 8000ab8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bb4 <PanTompkins_Process+0x35c>)
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (val < 0) val = -val;
 8000ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	da02      	bge.n	8000ace <PanTompkins_Process+0x276>
 8000ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aca:	425b      	negs	r3, r3
 8000acc:	627b      	str	r3, [r7, #36]	@ 0x24

                    if (val > loc_max) {
 8000ace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	dd03      	ble.n	8000ade <PanTompkins_Process+0x286>
                        loc_max = val;
 8000ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        loc_max_idx = j;
 8000ada:	6a3b      	ldr	r3, [r7, #32]
 8000adc:	62bb      	str	r3, [r7, #40]	@ 0x28
                for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 8000ade:	6a3b      	ldr	r3, [r7, #32]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	623b      	str	r3, [r7, #32]
 8000ae4:	6a3b      	ldr	r3, [r7, #32]
 8000ae6:	2b31      	cmp	r3, #49	@ 0x31
 8000ae8:	ddda      	ble.n	8000aa0 <PanTompkins_Process+0x248>
                    }
                }

                if (loc_max >= thresholdf2) {
 8000aea:	4b33      	ldr	r3, [pc, #204]	@ (8000bb8 <PanTompkins_Process+0x360>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000af0:	429a      	cmp	r2, r3
 8000af2:	db3c      	blt.n	8000b6e <PanTompkins_Process+0x316>
                    spkf = (spkf + (loc_max >> 2)) >> 1;
 8000af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000af6:	109a      	asrs	r2, r3, #2
 8000af8:	4b30      	ldr	r3, [pc, #192]	@ (8000bbc <PanTompkins_Process+0x364>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4413      	add	r3, r2
 8000afe:	105b      	asrs	r3, r3, #1
 8000b00:	4a2e      	ldr	r2, [pc, #184]	@ (8000bbc <PanTompkins_Process+0x364>)
 8000b02:	6013      	str	r3, [r2, #0]

                    last_r_n_samples = r_n_samples;
 8000b04:	4b2e      	ldr	r3, [pc, #184]	@ (8000bc0 <PanTompkins_Process+0x368>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a2e      	ldr	r2, [pc, #184]	@ (8000bc4 <PanTompkins_Process+0x36c>)
 8000b0a:	6013      	str	r3, [r2, #0]
                    r_n_samples = n_samples - loc_max_idx;
 8000b0c:	4b2e      	ldr	r3, [pc, #184]	@ (8000bc8 <PanTompkins_Process+0x370>)
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	4a2a      	ldr	r2, [pc, #168]	@ (8000bc0 <PanTompkins_Process+0x368>)
 8000b16:	6013      	str	r3, [r2, #0]
                    last_detection_time = n_samples;
 8000b18:	4b2b      	ldr	r3, [pc, #172]	@ (8000bc8 <PanTompkins_Process+0x370>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a2b      	ldr	r2, [pc, #172]	@ (8000bcc <PanTompkins_Process+0x374>)
 8000b1e:	6013      	str	r3, [r2, #0]

                    if (last_r_n_samples > 0) {
 8000b20:	4b28      	ldr	r3, [pc, #160]	@ (8000bc4 <PanTompkins_Process+0x36c>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	dd22      	ble.n	8000b6e <PanTompkins_Process+0x316>
                        rr = r_n_samples - last_r_n_samples;
 8000b28:	4b25      	ldr	r3, [pc, #148]	@ (8000bc0 <PanTompkins_Process+0x368>)
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	4b25      	ldr	r3, [pc, #148]	@ (8000bc4 <PanTompkins_Process+0x36c>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	1ad3      	subs	r3, r2, r3
 8000b32:	60fb      	str	r3, [r7, #12]
                        if (rr >= REFRACTORY_SAMPLES && rr <= PHYS_MAX_RR) {
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	2b59      	cmp	r3, #89	@ 0x59
 8000b38:	dd19      	ble.n	8000b6e <PanTompkins_Process+0x316>
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8000b40:	dc15      	bgt.n	8000b6e <PanTompkins_Process+0x316>
                            UpdateRRAverage(rr);
 8000b42:	68f8      	ldr	r0, [r7, #12]
 8000b44:	f000 f84a 	bl	8000bdc <UpdateRRAverage>
                if (loc_max >= thresholdf2) {
 8000b48:	e011      	b.n	8000b6e <PanTompkins_Process+0x316>
                        }
                    }
                }
            } else {
                npki = (npki + (peaki >> 2)) >> 1;
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	109a      	asrs	r2, r3, #2
 8000b4e:	4b20      	ldr	r3, [pc, #128]	@ (8000bd0 <PanTompkins_Process+0x378>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4413      	add	r3, r2
 8000b54:	105b      	asrs	r3, r3, #1
 8000b56:	4a1e      	ldr	r2, [pc, #120]	@ (8000bd0 <PanTompkins_Process+0x378>)
 8000b58:	6013      	str	r3, [r2, #0]
 8000b5a:	e009      	b.n	8000b70 <PanTompkins_Process+0x318>
            }
        } else {
            // Below both thresholds - noise
            npki = (npki + (peaki >> 2)) >> 1;
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	109a      	asrs	r2, r3, #2
 8000b60:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd0 <PanTompkins_Process+0x378>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4413      	add	r3, r2
 8000b66:	105b      	asrs	r3, r3, #1
 8000b68:	4a19      	ldr	r2, [pc, #100]	@ (8000bd0 <PanTompkins_Process+0x378>)
 8000b6a:	6013      	str	r3, [r2, #0]
 8000b6c:	e000      	b.n	8000b70 <PanTompkins_Process+0x318>
                if (loc_max >= thresholdf2) {
 8000b6e:	bf00      	nop
        }

        UpdateThresholds();
 8000b70:	f000 f918 	bl	8000da4 <UpdateThresholds>
    }

    /* ==================== STEP 7: CALCULATE BPM ==================== */
    if (rr_avg_limited > 0) {
 8000b74:	4b17      	ldr	r3, [pc, #92]	@ (8000bd4 <PanTompkins_Process+0x37c>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	dd15      	ble.n	8000ba8 <PanTompkins_Process+0x350>
        bpm = (60 * FS) / rr_avg_limited;
 8000b7c:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <PanTompkins_Process+0x37c>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f44f 5270 	mov.w	r2, #15360	@ 0x3c00
 8000b84:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b88:	4a13      	ldr	r2, [pc, #76]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000b8a:	6013      	str	r3, [r2, #0]

        // Clamp to realistic range
        if (bpm < 40) bpm = 40;
 8000b8c:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b27      	cmp	r3, #39	@ 0x27
 8000b92:	dc02      	bgt.n	8000b9a <PanTompkins_Process+0x342>
 8000b94:	4b10      	ldr	r3, [pc, #64]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000b96:	2228      	movs	r2, #40	@ 0x28
 8000b98:	601a      	str	r2, [r3, #0]
        if (bpm > 200) bpm = 200;
 8000b9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	2bc8      	cmp	r3, #200	@ 0xc8
 8000ba0:	dd02      	ble.n	8000ba8 <PanTompkins_Process+0x350>
 8000ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000ba4:	22c8      	movs	r2, #200	@ 0xc8
 8000ba6:	601a      	str	r2, [r3, #0]
    }

    return bpm;
 8000ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd8 <PanTompkins_Process+0x380>)
 8000baa:	681b      	ldr	r3, [r3, #0]
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	3730      	adds	r7, #48	@ 0x30
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	20000034 	.word	0x20000034
 8000bb8:	20000160 	.word	0x20000160
 8000bbc:	2000014c 	.word	0x2000014c
 8000bc0:	20000000 	.word	0x20000000
 8000bc4:	20000004 	.word	0x20000004
 8000bc8:	20000164 	.word	0x20000164
 8000bcc:	200001c8 	.word	0x200001c8
 8000bd0:	20000148 	.word	0x20000148
 8000bd4:	200001b4 	.word	0x200001b4
 8000bd8:	200001c4 	.word	0x200001c4

08000bdc <UpdateRRAverage>:

/* ==================== RR INTERVAL AVERAGING ==================== */
static void UpdateRRAverage(int rr) {
 8000bdc:	b480      	push	{r7}
 8000bde:	b087      	sub	sp, #28
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
    int i, sum;
    static int beat_count = 0;

    // Validate RR interval
    if (rr < PHYS_MIN_RR || rr > PHYS_MAX_RR) {
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2b4b      	cmp	r3, #75	@ 0x4b
 8000be8:	f340 80c0 	ble.w	8000d6c <UpdateRRAverage+0x190>
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8000bf2:	f300 80bb 	bgt.w	8000d6c <UpdateRRAverage+0x190>
        return;  // Ignore physiologically impossible values
    }

    /* ---------- UPDATE ALL-RR AVERAGE ---------- */
    rr_buffer[rr_idx] = rr;
 8000bf6:	4b60      	ldr	r3, [pc, #384]	@ (8000d78 <UpdateRRAverage+0x19c>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4960      	ldr	r1, [pc, #384]	@ (8000d7c <UpdateRRAverage+0x1a0>)
 8000bfc:	687a      	ldr	r2, [r7, #4]
 8000bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    rr_idx = (rr_idx + 1) % 8;
 8000c02:	4b5d      	ldr	r3, [pc, #372]	@ (8000d78 <UpdateRRAverage+0x19c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	3301      	adds	r3, #1
 8000c08:	425a      	negs	r2, r3
 8000c0a:	f003 0307 	and.w	r3, r3, #7
 8000c0e:	f002 0207 	and.w	r2, r2, #7
 8000c12:	bf58      	it	pl
 8000c14:	4253      	negpl	r3, r2
 8000c16:	4a58      	ldr	r2, [pc, #352]	@ (8000d78 <UpdateRRAverage+0x19c>)
 8000c18:	6013      	str	r3, [r2, #0]

    sum = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000c1e:	2300      	movs	r3, #0
 8000c20:	617b      	str	r3, [r7, #20]
 8000c22:	e009      	b.n	8000c38 <UpdateRRAverage+0x5c>
        sum += rr_buffer[i];
 8000c24:	4a55      	ldr	r2, [pc, #340]	@ (8000d7c <UpdateRRAverage+0x1a0>)
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	4413      	add	r3, r2
 8000c30:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	3301      	adds	r3, #1
 8000c36:	617b      	str	r3, [r7, #20]
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	2b07      	cmp	r3, #7
 8000c3c:	ddf2      	ble.n	8000c24 <UpdateRRAverage+0x48>
    }
    rr_avg = sum / 8;
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	da00      	bge.n	8000c46 <UpdateRRAverage+0x6a>
 8000c44:	3307      	adds	r3, #7
 8000c46:	10db      	asrs	r3, r3, #3
 8000c48:	461a      	mov	r2, r3
 8000c4a:	4b4d      	ldr	r3, [pc, #308]	@ (8000d80 <UpdateRRAverage+0x1a4>)
 8000c4c:	601a      	str	r2, [r3, #0]

    beat_count++;
 8000c4e:	4b4d      	ldr	r3, [pc, #308]	@ (8000d84 <UpdateRRAverage+0x1a8>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	3301      	adds	r3, #1
 8000c54:	4a4b      	ldr	r2, [pc, #300]	@ (8000d84 <UpdateRRAverage+0x1a8>)
 8000c56:	6013      	str	r3, [r2, #0]

    /* ---------- UPDATE LIMITED RR AVERAGE ---------- */
    if (beat_count <= 4) {
 8000c58:	4b4a      	ldr	r3, [pc, #296]	@ (8000d84 <UpdateRRAverage+0x1a8>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2b04      	cmp	r3, #4
 8000c5e:	dc06      	bgt.n	8000c6e <UpdateRRAverage+0x92>
        // Learning phase: accept first few beats
        rr_limited_buffer[rr_lim_idx] = rr;
 8000c60:	4b49      	ldr	r3, [pc, #292]	@ (8000d88 <UpdateRRAverage+0x1ac>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4949      	ldr	r1, [pc, #292]	@ (8000d8c <UpdateRRAverage+0x1b0>)
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000c6c:	e02e      	b.n	8000ccc <UpdateRRAverage+0xf0>
    } else {
        // Check if RR is within expected range of current average
        int lower_bound = (rr_avg_limited * 70) / 100;  // 70% of average
 8000c6e:	4b48      	ldr	r3, [pc, #288]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	2246      	movs	r2, #70	@ 0x46
 8000c74:	fb02 f303 	mul.w	r3, r2, r3
 8000c78:	4a46      	ldr	r2, [pc, #280]	@ (8000d94 <UpdateRRAverage+0x1b8>)
 8000c7a:	fb82 1203 	smull	r1, r2, r2, r3
 8000c7e:	1152      	asrs	r2, r2, #5
 8000c80:	17db      	asrs	r3, r3, #31
 8000c82:	1ad3      	subs	r3, r2, r3
 8000c84:	60fb      	str	r3, [r7, #12]
        int upper_bound = (rr_avg_limited * 130) / 100; // 130% of average
 8000c86:	4b42      	ldr	r3, [pc, #264]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	019b      	lsls	r3, r3, #6
 8000c8e:	4413      	add	r3, r2
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	4a40      	ldr	r2, [pc, #256]	@ (8000d94 <UpdateRRAverage+0x1b8>)
 8000c94:	fb82 1203 	smull	r1, r2, r2, r3
 8000c98:	1152      	asrs	r2, r2, #5
 8000c9a:	17db      	asrs	r3, r3, #31
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	60bb      	str	r3, [r7, #8]

        if (rr >= lower_bound && rr <= upper_bound) {
 8000ca0:	687a      	ldr	r2, [r7, #4]
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	db0a      	blt.n	8000cbe <UpdateRRAverage+0xe2>
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	68bb      	ldr	r3, [r7, #8]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	dc06      	bgt.n	8000cbe <UpdateRRAverage+0xe2>
            rr_limited_buffer[rr_lim_idx] = rr;
 8000cb0:	4b35      	ldr	r3, [pc, #212]	@ (8000d88 <UpdateRRAverage+0x1ac>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4935      	ldr	r1, [pc, #212]	@ (8000d8c <UpdateRRAverage+0x1b0>)
 8000cb6:	687a      	ldr	r2, [r7, #4]
 8000cb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000cbc:	e006      	b.n	8000ccc <UpdateRRAverage+0xf0>
        } else {
            // Use average instead of outlier
            rr_limited_buffer[rr_lim_idx] = rr_avg_limited;
 8000cbe:	4b32      	ldr	r3, [pc, #200]	@ (8000d88 <UpdateRRAverage+0x1ac>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a33      	ldr	r2, [pc, #204]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000cc4:	6812      	ldr	r2, [r2, #0]
 8000cc6:	4931      	ldr	r1, [pc, #196]	@ (8000d8c <UpdateRRAverage+0x1b0>)
 8000cc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
    }

    rr_lim_idx = (rr_lim_idx + 1) % 8;
 8000ccc:	4b2e      	ldr	r3, [pc, #184]	@ (8000d88 <UpdateRRAverage+0x1ac>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	425a      	negs	r2, r3
 8000cd4:	f003 0307 	and.w	r3, r3, #7
 8000cd8:	f002 0207 	and.w	r2, r2, #7
 8000cdc:	bf58      	it	pl
 8000cde:	4253      	negpl	r3, r2
 8000ce0:	4a29      	ldr	r2, [pc, #164]	@ (8000d88 <UpdateRRAverage+0x1ac>)
 8000ce2:	6013      	str	r3, [r2, #0]

    /* ---------- RECALCULATE LIMITED AVERAGE ---------- */
    sum = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]
 8000cec:	e009      	b.n	8000d02 <UpdateRRAverage+0x126>
        sum += rr_limited_buffer[i];
 8000cee:	4a27      	ldr	r2, [pc, #156]	@ (8000d8c <UpdateRRAverage+0x1b0>)
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	617b      	str	r3, [r7, #20]
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	2b07      	cmp	r3, #7
 8000d06:	ddf2      	ble.n	8000cee <UpdateRRAverage+0x112>
    }
    rr_avg_limited = sum / 8;
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	da00      	bge.n	8000d10 <UpdateRRAverage+0x134>
 8000d0e:	3307      	adds	r3, #7
 8000d10:	10db      	asrs	r3, r3, #3
 8000d12:	461a      	mov	r2, r3
 8000d14:	4b1e      	ldr	r3, [pc, #120]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000d16:	601a      	str	r2, [r3, #0]

    /* ---------- UPDATE LIMITS ---------- */
    rr_low_limit = (rr_avg_limited * 85) / 100;    // 85% for tighter bounds
 8000d18:	4b1d      	ldr	r3, [pc, #116]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	4413      	add	r3, r2
 8000d22:	011a      	lsls	r2, r3, #4
 8000d24:	4413      	add	r3, r2
 8000d26:	4a1b      	ldr	r2, [pc, #108]	@ (8000d94 <UpdateRRAverage+0x1b8>)
 8000d28:	fb82 1203 	smull	r1, r2, r2, r3
 8000d2c:	1152      	asrs	r2, r2, #5
 8000d2e:	17db      	asrs	r3, r3, #31
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	4a19      	ldr	r2, [pc, #100]	@ (8000d98 <UpdateRRAverage+0x1bc>)
 8000d34:	6013      	str	r3, [r2, #0]
    rr_high_limit = (rr_avg_limited * 115) / 100;  // 115% for tighter bounds
 8000d36:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2273      	movs	r2, #115	@ 0x73
 8000d3c:	fb02 f303 	mul.w	r3, r2, r3
 8000d40:	4a14      	ldr	r2, [pc, #80]	@ (8000d94 <UpdateRRAverage+0x1b8>)
 8000d42:	fb82 1203 	smull	r1, r2, r2, r3
 8000d46:	1152      	asrs	r2, r2, #5
 8000d48:	17db      	asrs	r3, r3, #31
 8000d4a:	1ad3      	subs	r3, r2, r3
 8000d4c:	4a13      	ldr	r2, [pc, #76]	@ (8000d9c <UpdateRRAverage+0x1c0>)
 8000d4e:	6013      	str	r3, [r2, #0]
    rr_missed_limit = (rr_avg_limited * 150) / 100; // 150% for missed beats
 8000d50:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <UpdateRRAverage+0x1b4>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2296      	movs	r2, #150	@ 0x96
 8000d56:	fb02 f303 	mul.w	r3, r2, r3
 8000d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8000d94 <UpdateRRAverage+0x1b8>)
 8000d5c:	fb82 1203 	smull	r1, r2, r2, r3
 8000d60:	1152      	asrs	r2, r2, #5
 8000d62:	17db      	asrs	r3, r3, #31
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	4a0e      	ldr	r2, [pc, #56]	@ (8000da0 <UpdateRRAverage+0x1c4>)
 8000d68:	6013      	str	r3, [r2, #0]
 8000d6a:	e000      	b.n	8000d6e <UpdateRRAverage+0x192>
        return;  // Ignore physiologically impossible values
 8000d6c:	bf00      	nop
}
 8000d6e:	371c      	adds	r7, #28
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	200001a8 	.word	0x200001a8
 8000d7c:	20000168 	.word	0x20000168
 8000d80:	200001b0 	.word	0x200001b0
 8000d84:	200001cc 	.word	0x200001cc
 8000d88:	200001ac 	.word	0x200001ac
 8000d8c:	20000188 	.word	0x20000188
 8000d90:	200001b4 	.word	0x200001b4
 8000d94:	51eb851f 	.word	0x51eb851f
 8000d98:	200001b8 	.word	0x200001b8
 8000d9c:	200001bc 	.word	0x200001bc
 8000da0:	200001c0 	.word	0x200001c0

08000da4 <UpdateThresholds>:

/* ==================== THRESHOLD UPDATING ==================== */
static void UpdateThresholds(void) {
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
    // Ensure noise doesn't exceed signal
    if (npki > spki) npki = spki >> 1;
 8000daa:	4b2f      	ldr	r3, [pc, #188]	@ (8000e68 <UpdateThresholds+0xc4>)
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	4b2f      	ldr	r3, [pc, #188]	@ (8000e6c <UpdateThresholds+0xc8>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	dd04      	ble.n	8000dc0 <UpdateThresholds+0x1c>
 8000db6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e6c <UpdateThresholds+0xc8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	105b      	asrs	r3, r3, #1
 8000dbc:	4a2a      	ldr	r2, [pc, #168]	@ (8000e68 <UpdateThresholds+0xc4>)
 8000dbe:	6013      	str	r3, [r2, #0]
    if (npkf > spkf) npkf = spkf >> 1;
 8000dc0:	4b2b      	ldr	r3, [pc, #172]	@ (8000e70 <UpdateThresholds+0xcc>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8000e74 <UpdateThresholds+0xd0>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	dd04      	ble.n	8000dd6 <UpdateThresholds+0x32>
 8000dcc:	4b29      	ldr	r3, [pc, #164]	@ (8000e74 <UpdateThresholds+0xd0>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	105b      	asrs	r3, r3, #1
 8000dd2:	4a27      	ldr	r2, [pc, #156]	@ (8000e70 <UpdateThresholds+0xcc>)
 8000dd4:	6013      	str	r3, [r2, #0]

    // Ensure minimum thresholds to prevent false negatives
    int min_threshold_i = 50;
 8000dd6:	2332      	movs	r3, #50	@ 0x32
 8000dd8:	607b      	str	r3, [r7, #4]
    int min_threshold_f = 100;
 8000dda:	2364      	movs	r3, #100	@ 0x64
 8000ddc:	603b      	str	r3, [r7, #0]

    // Primary threshold = noise + 0.375 * (signal - noise)
    thresholdi1 = npki + ((spki - npki) * 3 / 8);
 8000dde:	4b23      	ldr	r3, [pc, #140]	@ (8000e6c <UpdateThresholds+0xc8>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	4b21      	ldr	r3, [pc, #132]	@ (8000e68 <UpdateThresholds+0xc4>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	1ad2      	subs	r2, r2, r3
 8000de8:	4613      	mov	r3, r2
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	4413      	add	r3, r2
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	da00      	bge.n	8000df4 <UpdateThresholds+0x50>
 8000df2:	3307      	adds	r3, #7
 8000df4:	10db      	asrs	r3, r3, #3
 8000df6:	461a      	mov	r2, r3
 8000df8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e68 <UpdateThresholds+0xc4>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	4a1e      	ldr	r2, [pc, #120]	@ (8000e78 <UpdateThresholds+0xd4>)
 8000e00:	6013      	str	r3, [r2, #0]
    thresholdf1 = npkf + ((spkf - npkf) * 3 / 8);
 8000e02:	4b1c      	ldr	r3, [pc, #112]	@ (8000e74 <UpdateThresholds+0xd0>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	4b1a      	ldr	r3, [pc, #104]	@ (8000e70 <UpdateThresholds+0xcc>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	1ad2      	subs	r2, r2, r3
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	4413      	add	r3, r2
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	da00      	bge.n	8000e18 <UpdateThresholds+0x74>
 8000e16:	3307      	adds	r3, #7
 8000e18:	10db      	asrs	r3, r3, #3
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	4b14      	ldr	r3, [pc, #80]	@ (8000e70 <UpdateThresholds+0xcc>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4413      	add	r3, r2
 8000e22:	4a16      	ldr	r2, [pc, #88]	@ (8000e7c <UpdateThresholds+0xd8>)
 8000e24:	6013      	str	r3, [r2, #0]

    if (thresholdi1 < min_threshold_i) thresholdi1 = min_threshold_i;
 8000e26:	4b14      	ldr	r3, [pc, #80]	@ (8000e78 <UpdateThresholds+0xd4>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	687a      	ldr	r2, [r7, #4]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	dd02      	ble.n	8000e36 <UpdateThresholds+0x92>
 8000e30:	4a11      	ldr	r2, [pc, #68]	@ (8000e78 <UpdateThresholds+0xd4>)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6013      	str	r3, [r2, #0]
    if (thresholdf1 < min_threshold_f) thresholdf1 = min_threshold_f;
 8000e36:	4b11      	ldr	r3, [pc, #68]	@ (8000e7c <UpdateThresholds+0xd8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	683a      	ldr	r2, [r7, #0]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	dd02      	ble.n	8000e46 <UpdateThresholds+0xa2>
 8000e40:	4a0e      	ldr	r2, [pc, #56]	@ (8000e7c <UpdateThresholds+0xd8>)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	6013      	str	r3, [r2, #0]

    // Secondary threshold = 0.5 * primary
    thresholdi2 = thresholdi1 >> 1;
 8000e46:	4b0c      	ldr	r3, [pc, #48]	@ (8000e78 <UpdateThresholds+0xd4>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	105b      	asrs	r3, r3, #1
 8000e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8000e80 <UpdateThresholds+0xdc>)
 8000e4e:	6013      	str	r3, [r2, #0]
    thresholdf2 = thresholdf1 >> 1;
 8000e50:	4b0a      	ldr	r3, [pc, #40]	@ (8000e7c <UpdateThresholds+0xd8>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	105b      	asrs	r3, r3, #1
 8000e56:	4a0b      	ldr	r2, [pc, #44]	@ (8000e84 <UpdateThresholds+0xe0>)
 8000e58:	6013      	str	r3, [r2, #0]
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	20000148 	.word	0x20000148
 8000e6c:	20000144 	.word	0x20000144
 8000e70:	20000150 	.word	0x20000150
 8000e74:	2000014c 	.word	0x2000014c
 8000e78:	20000154 	.word	0x20000154
 8000e7c:	2000015c 	.word	0x2000015c
 8000e80:	20000158 	.word	0x20000158
 8000e84:	20000160 	.word	0x20000160

08000e88 <LowPassFilter>:
void PanTompkins_ResetRR(void) {
    PanTompkins_Init();
}

/* ==================== FILTER IMPLEMENTATIONS ==================== */
int LowPassFilter(int data) {
 8000e88:	b480      	push	{r7}
 8000e8a:	b087      	sub	sp, #28
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
    static int y1 = 0, y2 = 0;
    static int x[13];
    static int n = 0;

    x[n] = data;
 8000e90:	4b2f      	ldr	r3, [pc, #188]	@ (8000f50 <LowPassFilter+0xc8>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	492f      	ldr	r1, [pc, #188]	@ (8000f54 <LowPassFilter+0xcc>)
 8000e96:	687a      	ldr	r2, [r7, #4]
 8000e98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    int x0 = x[n];
 8000e9c:	4b2c      	ldr	r3, [pc, #176]	@ (8000f50 <LowPassFilter+0xc8>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a2c      	ldr	r2, [pc, #176]	@ (8000f54 <LowPassFilter+0xcc>)
 8000ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ea6:	617b      	str	r3, [r7, #20]
    int x6 = x[(n + 13 - 6) % 13];
 8000ea8:	4b29      	ldr	r3, [pc, #164]	@ (8000f50 <LowPassFilter+0xc8>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	1dd9      	adds	r1, r3, #7
 8000eae:	4b2a      	ldr	r3, [pc, #168]	@ (8000f58 <LowPassFilter+0xd0>)
 8000eb0:	fb83 2301 	smull	r2, r3, r3, r1
 8000eb4:	109a      	asrs	r2, r3, #2
 8000eb6:	17cb      	asrs	r3, r1, #31
 8000eb8:	1ad2      	subs	r2, r2, r3
 8000eba:	4613      	mov	r3, r2
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	4413      	add	r3, r2
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	4413      	add	r3, r2
 8000ec4:	1aca      	subs	r2, r1, r3
 8000ec6:	4b23      	ldr	r3, [pc, #140]	@ (8000f54 <LowPassFilter+0xcc>)
 8000ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ecc:	613b      	str	r3, [r7, #16]
    int x12 = x[(n + 13 - 12) % 13];
 8000ece:	4b20      	ldr	r3, [pc, #128]	@ (8000f50 <LowPassFilter+0xc8>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	1c59      	adds	r1, r3, #1
 8000ed4:	4b20      	ldr	r3, [pc, #128]	@ (8000f58 <LowPassFilter+0xd0>)
 8000ed6:	fb83 2301 	smull	r2, r3, r3, r1
 8000eda:	109a      	asrs	r2, r3, #2
 8000edc:	17cb      	asrs	r3, r1, #31
 8000ede:	1ad2      	subs	r2, r2, r3
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	4413      	add	r3, r2
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	4413      	add	r3, r2
 8000eea:	1aca      	subs	r2, r1, r3
 8000eec:	4b19      	ldr	r3, [pc, #100]	@ (8000f54 <LowPassFilter+0xcc>)
 8000eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ef2:	60fb      	str	r3, [r7, #12]

    int y0 = (y1 << 1) - y2 + x0 - (x6 << 1) + x12;
 8000ef4:	4b19      	ldr	r3, [pc, #100]	@ (8000f5c <LowPassFilter+0xd4>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	005a      	lsls	r2, r3, #1
 8000efa:	4b19      	ldr	r3, [pc, #100]	@ (8000f60 <LowPassFilter+0xd8>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	1ad2      	subs	r2, r2, r3
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	441a      	add	r2, r3
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	68fa      	ldr	r2, [r7, #12]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	60bb      	str	r3, [r7, #8]

    y2 = y1;
 8000f10:	4b12      	ldr	r3, [pc, #72]	@ (8000f5c <LowPassFilter+0xd4>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a12      	ldr	r2, [pc, #72]	@ (8000f60 <LowPassFilter+0xd8>)
 8000f16:	6013      	str	r3, [r2, #0]
    y1 = y0;
 8000f18:	4a10      	ldr	r2, [pc, #64]	@ (8000f5c <LowPassFilter+0xd4>)
 8000f1a:	68bb      	ldr	r3, [r7, #8]
 8000f1c:	6013      	str	r3, [r2, #0]
    n = (n + 1) % 13;
 8000f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f50 <LowPassFilter+0xc8>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	1c59      	adds	r1, r3, #1
 8000f24:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <LowPassFilter+0xd0>)
 8000f26:	fb83 2301 	smull	r2, r3, r3, r1
 8000f2a:	109a      	asrs	r2, r3, #2
 8000f2c:	17cb      	asrs	r3, r1, #31
 8000f2e:	1ad2      	subs	r2, r2, r3
 8000f30:	4613      	mov	r3, r2
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	4413      	add	r3, r2
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	4413      	add	r3, r2
 8000f3a:	1aca      	subs	r2, r1, r3
 8000f3c:	4b04      	ldr	r3, [pc, #16]	@ (8000f50 <LowPassFilter+0xc8>)
 8000f3e:	601a      	str	r2, [r3, #0]

    return y0 >> 5;
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	115b      	asrs	r3, r3, #5
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	371c      	adds	r7, #28
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	200001d0 	.word	0x200001d0
 8000f54:	200001d4 	.word	0x200001d4
 8000f58:	4ec4ec4f 	.word	0x4ec4ec4f
 8000f5c:	20000208 	.word	0x20000208
 8000f60:	2000020c 	.word	0x2000020c

08000f64 <HighPassFilter>:

int HighPassFilter(int data) {
 8000f64:	b480      	push	{r7}
 8000f66:	b087      	sub	sp, #28
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
    static int y1 = 0;
    static int x[33];
    static int n = 0;

    x[n] = data;
 8000f6c:	4b28      	ldr	r3, [pc, #160]	@ (8001010 <HighPassFilter+0xac>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4928      	ldr	r1, [pc, #160]	@ (8001014 <HighPassFilter+0xb0>)
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    int x0 = x[n];
 8000f78:	4b25      	ldr	r3, [pc, #148]	@ (8001010 <HighPassFilter+0xac>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a25      	ldr	r2, [pc, #148]	@ (8001014 <HighPassFilter+0xb0>)
 8000f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f82:	617b      	str	r3, [r7, #20]
    int x16 = x[(n + 33 - 16) % 33];
 8000f84:	4b22      	ldr	r3, [pc, #136]	@ (8001010 <HighPassFilter+0xac>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f103 0111 	add.w	r1, r3, #17
 8000f8c:	4b22      	ldr	r3, [pc, #136]	@ (8001018 <HighPassFilter+0xb4>)
 8000f8e:	fb83 2301 	smull	r2, r3, r3, r1
 8000f92:	10da      	asrs	r2, r3, #3
 8000f94:	17cb      	asrs	r3, r1, #31
 8000f96:	1ad2      	subs	r2, r2, r3
 8000f98:	4613      	mov	r3, r2
 8000f9a:	015b      	lsls	r3, r3, #5
 8000f9c:	4413      	add	r3, r2
 8000f9e:	1aca      	subs	r2, r1, r3
 8000fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8001014 <HighPassFilter+0xb0>)
 8000fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fa6:	613b      	str	r3, [r7, #16]
    int x32 = x[(n + 33 - 32) % 33];
 8000fa8:	4b19      	ldr	r3, [pc, #100]	@ (8001010 <HighPassFilter+0xac>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	1c59      	adds	r1, r3, #1
 8000fae:	4b1a      	ldr	r3, [pc, #104]	@ (8001018 <HighPassFilter+0xb4>)
 8000fb0:	fb83 2301 	smull	r2, r3, r3, r1
 8000fb4:	10da      	asrs	r2, r3, #3
 8000fb6:	17cb      	asrs	r3, r1, #31
 8000fb8:	1ad2      	subs	r2, r2, r3
 8000fba:	4613      	mov	r3, r2
 8000fbc:	015b      	lsls	r3, r3, #5
 8000fbe:	4413      	add	r3, r2
 8000fc0:	1aca      	subs	r2, r1, r3
 8000fc2:	4b14      	ldr	r3, [pc, #80]	@ (8001014 <HighPassFilter+0xb0>)
 8000fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fc8:	60fb      	str	r3, [r7, #12]

    int y0 = y1 + x0 - x32;
 8000fca:	4b14      	ldr	r3, [pc, #80]	@ (800101c <HighPassFilter+0xb8>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	441a      	add	r2, r3
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	60bb      	str	r3, [r7, #8]
    y1 = y0;
 8000fd8:	4a10      	ldr	r2, [pc, #64]	@ (800101c <HighPassFilter+0xb8>)
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	6013      	str	r3, [r2, #0]
    n = (n + 1) % 33;
 8000fde:	4b0c      	ldr	r3, [pc, #48]	@ (8001010 <HighPassFilter+0xac>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	1c59      	adds	r1, r3, #1
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <HighPassFilter+0xb4>)
 8000fe6:	fb83 2301 	smull	r2, r3, r3, r1
 8000fea:	10da      	asrs	r2, r3, #3
 8000fec:	17cb      	asrs	r3, r1, #31
 8000fee:	1ad2      	subs	r2, r2, r3
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	015b      	lsls	r3, r3, #5
 8000ff4:	4413      	add	r3, r2
 8000ff6:	1aca      	subs	r2, r1, r3
 8000ff8:	4b05      	ldr	r3, [pc, #20]	@ (8001010 <HighPassFilter+0xac>)
 8000ffa:	601a      	str	r2, [r3, #0]

    return x16 - (y0 >> 5);
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	115b      	asrs	r3, r3, #5
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	1ad3      	subs	r3, r2, r3
}
 8001004:	4618      	mov	r0, r3
 8001006:	371c      	adds	r7, #28
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	20000210 	.word	0x20000210
 8001014:	20000214 	.word	0x20000214
 8001018:	3e0f83e1 	.word	0x3e0f83e1
 800101c:	20000298 	.word	0x20000298

08001020 <Derivative>:

int Derivative(int data) {
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    static int x[5] = {0};

    int y = ((data << 1) + x[0] - x[2] - (x[3] << 1)) >> 3;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	005a      	lsls	r2, r3, #1
 800102c:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <Derivative+0x50>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	441a      	add	r2, r3
 8001032:	4b0f      	ldr	r3, [pc, #60]	@ (8001070 <Derivative+0x50>)
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	1ad2      	subs	r2, r2, r3
 8001038:	4b0d      	ldr	r3, [pc, #52]	@ (8001070 <Derivative+0x50>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	10db      	asrs	r3, r3, #3
 8001042:	60fb      	str	r3, [r7, #12]

    x[3] = x[2];
 8001044:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <Derivative+0x50>)
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	4a09      	ldr	r2, [pc, #36]	@ (8001070 <Derivative+0x50>)
 800104a:	60d3      	str	r3, [r2, #12]
    x[2] = x[1];
 800104c:	4b08      	ldr	r3, [pc, #32]	@ (8001070 <Derivative+0x50>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	4a07      	ldr	r2, [pc, #28]	@ (8001070 <Derivative+0x50>)
 8001052:	6093      	str	r3, [r2, #8]
    x[1] = x[0];
 8001054:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <Derivative+0x50>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a05      	ldr	r2, [pc, #20]	@ (8001070 <Derivative+0x50>)
 800105a:	6053      	str	r3, [r2, #4]
    x[0] = data;
 800105c:	4a04      	ldr	r2, [pc, #16]	@ (8001070 <Derivative+0x50>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6013      	str	r3, [r2, #0]

    return y;
 8001062:	68fb      	ldr	r3, [r7, #12]
}
 8001064:	4618      	mov	r0, r3
 8001066:	3714      	adds	r7, #20
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	2000029c 	.word	0x2000029c

08001074 <MovingWindowIntegral>:

int MovingWindowIntegral(int data) {
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
    static int x[MWI_WINDOW] = {0};
    static int i = 0;
    static long sum = 0;

    sum -= x[i];
 800107c:	4b19      	ldr	r3, [pc, #100]	@ (80010e4 <MovingWindowIntegral+0x70>)
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	4b19      	ldr	r3, [pc, #100]	@ (80010e8 <MovingWindowIntegral+0x74>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4919      	ldr	r1, [pc, #100]	@ (80010ec <MovingWindowIntegral+0x78>)
 8001086:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	4a15      	ldr	r2, [pc, #84]	@ (80010e4 <MovingWindowIntegral+0x70>)
 800108e:	6013      	str	r3, [r2, #0]
    sum += data;
 8001090:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <MovingWindowIntegral+0x70>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4413      	add	r3, r2
 8001098:	4a12      	ldr	r2, [pc, #72]	@ (80010e4 <MovingWindowIntegral+0x70>)
 800109a:	6013      	str	r3, [r2, #0]
    x[i] = data;
 800109c:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <MovingWindowIntegral+0x74>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4912      	ldr	r1, [pc, #72]	@ (80010ec <MovingWindowIntegral+0x78>)
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    i = (i + 1) % MWI_WINDOW;
 80010a8:	4b0f      	ldr	r3, [pc, #60]	@ (80010e8 <MovingWindowIntegral+0x74>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	1c5a      	adds	r2, r3, #1
 80010ae:	4b10      	ldr	r3, [pc, #64]	@ (80010f0 <MovingWindowIntegral+0x7c>)
 80010b0:	fb83 1302 	smull	r1, r3, r3, r2
 80010b4:	1119      	asrs	r1, r3, #4
 80010b6:	17d3      	asrs	r3, r2, #31
 80010b8:	1acb      	subs	r3, r1, r3
 80010ba:	2126      	movs	r1, #38	@ 0x26
 80010bc:	fb01 f303 	mul.w	r3, r1, r3
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	4a09      	ldr	r2, [pc, #36]	@ (80010e8 <MovingWindowIntegral+0x74>)
 80010c4:	6013      	str	r3, [r2, #0]

    return (int)(sum / MWI_WINDOW);
 80010c6:	4b07      	ldr	r3, [pc, #28]	@ (80010e4 <MovingWindowIntegral+0x70>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a09      	ldr	r2, [pc, #36]	@ (80010f0 <MovingWindowIntegral+0x7c>)
 80010cc:	fb82 1203 	smull	r1, r2, r2, r3
 80010d0:	1112      	asrs	r2, r2, #4
 80010d2:	17db      	asrs	r3, r3, #31
 80010d4:	1ad3      	subs	r3, r2, r3
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	200002b0 	.word	0x200002b0
 80010e8:	200002b4 	.word	0x200002b4
 80010ec:	200002b8 	.word	0x200002b8
 80010f0:	6bca1af3 	.word	0x6bca1af3

080010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010f8:	f000 fda9 	bl	8001c4e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010fc:	f000 f864 	bl	80011c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001100:	f000 f9c8 	bl	8001494 <MX_GPIO_Init>
  MX_DMA_Init();
 8001104:	f000 f984 	bl	8001410 <MX_DMA_Init>
  MX_UART4_Init();
 8001108:	f000 f936 	bl	8001378 <MX_UART4_Init>
  MX_SPI2_Init();
 800110c:	f000 f8a8 	bl	8001260 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001110:	f000 f8e4 	bl	80012dc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8001114:	4823      	ldr	r0, [pc, #140]	@ (80011a4 <main+0xb0>)
 8001116:	f003 facd 	bl	80046b4 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart4, &rx_byte, 1); //omogucujemo interrupt da povežemo python sa mikrokontrolerom
 800111a:	2201      	movs	r2, #1
 800111c:	4922      	ldr	r1, [pc, #136]	@ (80011a8 <main+0xb4>)
 800111e:	4823      	ldr	r0, [pc, #140]	@ (80011ac <main+0xb8>)
 8001120:	f004 f8d8 	bl	80052d4 <HAL_UART_Receive_IT>
  PanTompkins_Init();
 8001124:	f7ff facc 	bl	80006c0 <PanTompkins_Init>
  myPacket.header = 0xAA;
 8001128:	4b21      	ldr	r3, [pc, #132]	@ (80011b0 <main+0xbc>)
 800112a:	22aa      	movs	r2, #170	@ 0xaa
 800112c:	701a      	strb	r2, [r3, #0]
  myPacket.footer = 0x0A;
 800112e:	4b20      	ldr	r3, [pc, #128]	@ (80011b0 <main+0xbc>)
 8001130:	220a      	movs	r2, #10
 8001132:	725a      	strb	r2, [r3, #9]
  myPacket.bpm = 0;
 8001134:	4b1e      	ldr	r3, [pc, #120]	@ (80011b0 <main+0xbc>)
 8001136:	2200      	movs	r2, #0
 8001138:	715a      	strb	r2, [r3, #5]
 800113a:	2200      	movs	r2, #0
 800113c:	719a      	strb	r2, [r3, #6]
 800113e:	2200      	movs	r2, #0
 8001140:	71da      	strb	r2, [r3, #7]
 8001142:	2200      	movs	r2, #0
 8001144:	721a      	strb	r2, [r3, #8]
  MAX30003_Init(&hspi2);
 8001146:	481b      	ldr	r0, [pc, #108]	@ (80011b4 <main+0xc0>)
 8001148:	f7ff fa7e 	bl	8000648 <MAX30003_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (streaming)
 800114c:	4b1a      	ldr	r3, [pc, #104]	@ (80011b8 <main+0xc4>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d0fa      	beq.n	800114c <main+0x58>
	    {
	      if(transfer_complete == 0){
 8001156:	4b19      	ldr	r3, [pc, #100]	@ (80011bc <main+0xc8>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1f5      	bne.n	800114c <main+0x58>
	    	  transfer_complete = 1;
 8001160:	4b16      	ldr	r3, [pc, #88]	@ (80011bc <main+0xc8>)
 8001162:	2201      	movs	r2, #1
 8001164:	701a      	strb	r2, [r3, #0]
	//   	  ecg_data = MAX30003_ReadECG(&hspi2);
	    	  ecg_data = generate_ecg_sample();
 8001166:	f000 fae1 	bl	800172c <generate_ecg_sample>
 800116a:	4603      	mov	r3, r0
 800116c:	4a14      	ldr	r2, [pc, #80]	@ (80011c0 <main+0xcc>)
 800116e:	6013      	str	r3, [r2, #0]
	   	myPacket.ecg_raw = ecg_data;
 8001170:	4b13      	ldr	r3, [pc, #76]	@ (80011c0 <main+0xcc>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a0e      	ldr	r2, [pc, #56]	@ (80011b0 <main+0xbc>)
 8001176:	f8c2 3001 	str.w	r3, [r2, #1]
	    	  bpm_main = PanTompkins_Process(ecg_data);
 800117a:	4b11      	ldr	r3, [pc, #68]	@ (80011c0 <main+0xcc>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fb6a 	bl	8000858 <PanTompkins_Process>
 8001184:	4603      	mov	r3, r0
 8001186:	4a0f      	ldr	r2, [pc, #60]	@ (80011c4 <main+0xd0>)
 8001188:	6013      	str	r3, [r2, #0]
	    	  myPacket.bpm = bpm_main;
 800118a:	4b0e      	ldr	r3, [pc, #56]	@ (80011c4 <main+0xd0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a08      	ldr	r2, [pc, #32]	@ (80011b0 <main+0xbc>)
 8001190:	f8c2 3005 	str.w	r3, [r2, #5]
	    	  HAL_UART_Transmit(&huart4, (uint8_t*)&myPacket, sizeof(myPacket), 5); //5 ms timeout
 8001194:	2305      	movs	r3, #5
 8001196:	220a      	movs	r2, #10
 8001198:	4905      	ldr	r1, [pc, #20]	@ (80011b0 <main+0xbc>)
 800119a:	4804      	ldr	r0, [pc, #16]	@ (80011ac <main+0xb8>)
 800119c:	f004 f80c 	bl	80051b8 <HAL_UART_Transmit>
	  if (streaming)
 80011a0:	e7d4      	b.n	800114c <main+0x58>
 80011a2:	bf00      	nop
 80011a4:	20000474 	.word	0x20000474
 80011a8:	20000614 	.word	0x20000614
 80011ac:	200004c0 	.word	0x200004c0
 80011b0:	20000644 	.word	0x20000644
 80011b4:	20000350 	.word	0x20000350
 80011b8:	20000639 	.word	0x20000639
 80011bc:	20000008 	.word	0x20000008
 80011c0:	20000640 	.word	0x20000640
 80011c4:	2000063c 	.word	0x2000063c

080011c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b094      	sub	sp, #80	@ 0x50
 80011cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ce:	f107 0318 	add.w	r3, r7, #24
 80011d2:	2238      	movs	r2, #56	@ 0x38
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f006 f978 	bl	80074cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011ee:	f001 fb15 	bl	800281c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011f2:	2302      	movs	r3, #2
 80011f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011fc:	2340      	movs	r3, #64	@ 0x40
 80011fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001200:	2302      	movs	r3, #2
 8001202:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001204:	2302      	movs	r3, #2
 8001206:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001208:	2301      	movs	r3, #1
 800120a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 9;
 800120c:	2309      	movs	r3, #9
 800120e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001210:	2302      	movs	r3, #2
 8001212:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001214:	2302      	movs	r3, #2
 8001216:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001218:	2302      	movs	r3, #2
 800121a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800121c:	f107 0318 	add.w	r3, r7, #24
 8001220:	4618      	mov	r0, r3
 8001222:	f001 fbaf 	bl	8002984 <HAL_RCC_OscConfig>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800122c:	f000 faa2 	bl	8001774 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001230:	230f      	movs	r3, #15
 8001232:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001234:	2303      	movs	r3, #3
 8001236:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800123c:	2300      	movs	r3, #0
 800123e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	2102      	movs	r1, #2
 8001248:	4618      	mov	r0, r3
 800124a:	f001 fead 	bl	8002fa8 <HAL_RCC_ClockConfig>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001254:	f000 fa8e 	bl	8001774 <Error_Handler>
  }
}
 8001258:	bf00      	nop
 800125a:	3750      	adds	r7, #80	@ 0x50
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}

08001260 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001264:	4b1b      	ldr	r3, [pc, #108]	@ (80012d4 <MX_SPI2_Init+0x74>)
 8001266:	4a1c      	ldr	r2, [pc, #112]	@ (80012d8 <MX_SPI2_Init+0x78>)
 8001268:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800126a:	4b1a      	ldr	r3, [pc, #104]	@ (80012d4 <MX_SPI2_Init+0x74>)
 800126c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001270:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001272:	4b18      	ldr	r3, [pc, #96]	@ (80012d4 <MX_SPI2_Init+0x74>)
 8001274:	2200      	movs	r2, #0
 8001276:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001278:	4b16      	ldr	r3, [pc, #88]	@ (80012d4 <MX_SPI2_Init+0x74>)
 800127a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800127e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001280:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <MX_SPI2_Init+0x74>)
 8001282:	2200      	movs	r2, #0
 8001284:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001286:	4b13      	ldr	r3, [pc, #76]	@ (80012d4 <MX_SPI2_Init+0x74>)
 8001288:	2200      	movs	r2, #0
 800128a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800128c:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <MX_SPI2_Init+0x74>)
 800128e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001292:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001294:	4b0f      	ldr	r3, [pc, #60]	@ (80012d4 <MX_SPI2_Init+0x74>)
 8001296:	2210      	movs	r2, #16
 8001298:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800129a:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <MX_SPI2_Init+0x74>)
 800129c:	2200      	movs	r2, #0
 800129e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012a6:	4b0b      	ldr	r3, [pc, #44]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80012ac:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012ae:	2207      	movs	r2, #7
 80012b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012b2:	4b08      	ldr	r3, [pc, #32]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012ba:	2208      	movs	r2, #8
 80012bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012be:	4805      	ldr	r0, [pc, #20]	@ (80012d4 <MX_SPI2_Init+0x74>)
 80012c0:	f002 fadc 	bl	800387c <HAL_SPI_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80012ca:	f000 fa53 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000350 	.word	0x20000350
 80012d8:	40003800 	.word	0x40003800

080012dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012e2:	f107 0310 	add.w	r3, r7, #16
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001374 <MX_TIM2_Init+0x98>)
 80012fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001300:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3600;
 8001302:	4b1c      	ldr	r3, [pc, #112]	@ (8001374 <MX_TIM2_Init+0x98>)
 8001304:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8001308:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130a:	4b1a      	ldr	r3, [pc, #104]	@ (8001374 <MX_TIM2_Init+0x98>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 78;
 8001310:	4b18      	ldr	r3, [pc, #96]	@ (8001374 <MX_TIM2_Init+0x98>)
 8001312:	224e      	movs	r2, #78	@ 0x4e
 8001314:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001316:	4b17      	ldr	r3, [pc, #92]	@ (8001374 <MX_TIM2_Init+0x98>)
 8001318:	2200      	movs	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800131c:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <MX_TIM2_Init+0x98>)
 800131e:	2200      	movs	r2, #0
 8001320:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001322:	4814      	ldr	r0, [pc, #80]	@ (8001374 <MX_TIM2_Init+0x98>)
 8001324:	f003 f96e 	bl	8004604 <HAL_TIM_Base_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800132e:	f000 fa21 	bl	8001774 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001332:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001336:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001338:	f107 0310 	add.w	r3, r7, #16
 800133c:	4619      	mov	r1, r3
 800133e:	480d      	ldr	r0, [pc, #52]	@ (8001374 <MX_TIM2_Init+0x98>)
 8001340:	f003 fb80 	bl	8004a44 <HAL_TIM_ConfigClockSource>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800134a:	f000 fa13 	bl	8001774 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	4619      	mov	r1, r3
 800135a:	4806      	ldr	r0, [pc, #24]	@ (8001374 <MX_TIM2_Init+0x98>)
 800135c:	f003 fe00 	bl	8004f60 <HAL_TIMEx_MasterConfigSynchronization>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001366:	f000 fa05 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800136a:	bf00      	nop
 800136c:	3720      	adds	r7, #32
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20000474 	.word	0x20000474

08001378 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800137c:	4b22      	ldr	r3, [pc, #136]	@ (8001408 <MX_UART4_Init+0x90>)
 800137e:	4a23      	ldr	r2, [pc, #140]	@ (800140c <MX_UART4_Init+0x94>)
 8001380:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001382:	4b21      	ldr	r3, [pc, #132]	@ (8001408 <MX_UART4_Init+0x90>)
 8001384:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001388:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800138a:	4b1f      	ldr	r3, [pc, #124]	@ (8001408 <MX_UART4_Init+0x90>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001390:	4b1d      	ldr	r3, [pc, #116]	@ (8001408 <MX_UART4_Init+0x90>)
 8001392:	2200      	movs	r2, #0
 8001394:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001396:	4b1c      	ldr	r3, [pc, #112]	@ (8001408 <MX_UART4_Init+0x90>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800139c:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <MX_UART4_Init+0x90>)
 800139e:	220c      	movs	r2, #12
 80013a0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a2:	4b19      	ldr	r3, [pc, #100]	@ (8001408 <MX_UART4_Init+0x90>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a8:	4b17      	ldr	r3, [pc, #92]	@ (8001408 <MX_UART4_Init+0x90>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013ae:	4b16      	ldr	r3, [pc, #88]	@ (8001408 <MX_UART4_Init+0x90>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013b4:	4b14      	ldr	r3, [pc, #80]	@ (8001408 <MX_UART4_Init+0x90>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013ba:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <MX_UART4_Init+0x90>)
 80013bc:	2200      	movs	r2, #0
 80013be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80013c0:	4811      	ldr	r0, [pc, #68]	@ (8001408 <MX_UART4_Init+0x90>)
 80013c2:	f003 fea9 	bl	8005118 <HAL_UART_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80013cc:	f000 f9d2 	bl	8001774 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013d0:	2100      	movs	r1, #0
 80013d2:	480d      	ldr	r0, [pc, #52]	@ (8001408 <MX_UART4_Init+0x90>)
 80013d4:	f005 ffaf 	bl	8007336 <HAL_UARTEx_SetTxFifoThreshold>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80013de:	f000 f9c9 	bl	8001774 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013e2:	2100      	movs	r1, #0
 80013e4:	4808      	ldr	r0, [pc, #32]	@ (8001408 <MX_UART4_Init+0x90>)
 80013e6:	f005 ffe4 	bl	80073b2 <HAL_UARTEx_SetRxFifoThreshold>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80013f0:	f000 f9c0 	bl	8001774 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80013f4:	4804      	ldr	r0, [pc, #16]	@ (8001408 <MX_UART4_Init+0x90>)
 80013f6:	f005 ff65 	bl	80072c4 <HAL_UARTEx_DisableFifoMode>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001400:	f000 f9b8 	bl	8001774 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200004c0 	.word	0x200004c0
 800140c:	40004c00 	.word	0x40004c00

08001410 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001416:	4b1e      	ldr	r3, [pc, #120]	@ (8001490 <MX_DMA_Init+0x80>)
 8001418:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800141a:	4a1d      	ldr	r2, [pc, #116]	@ (8001490 <MX_DMA_Init+0x80>)
 800141c:	f043 0304 	orr.w	r3, r3, #4
 8001420:	6493      	str	r3, [r2, #72]	@ 0x48
 8001422:	4b1b      	ldr	r3, [pc, #108]	@ (8001490 <MX_DMA_Init+0x80>)
 8001424:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001426:	f003 0304 	and.w	r3, r3, #4
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800142e:	4b18      	ldr	r3, [pc, #96]	@ (8001490 <MX_DMA_Init+0x80>)
 8001430:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001432:	4a17      	ldr	r2, [pc, #92]	@ (8001490 <MX_DMA_Init+0x80>)
 8001434:	f043 0301 	orr.w	r3, r3, #1
 8001438:	6493      	str	r3, [r2, #72]	@ 0x48
 800143a:	4b15      	ldr	r3, [pc, #84]	@ (8001490 <MX_DMA_Init+0x80>)
 800143c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800143e:	f003 0301 	and.w	r3, r3, #1
 8001442:	603b      	str	r3, [r7, #0]
 8001444:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001446:	2200      	movs	r2, #0
 8001448:	2100      	movs	r1, #0
 800144a:	200b      	movs	r0, #11
 800144c:	f000 fd6d 	bl	8001f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001450:	200b      	movs	r0, #11
 8001452:	f000 fd84 	bl	8001f5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001456:	2200      	movs	r2, #0
 8001458:	2100      	movs	r1, #0
 800145a:	200c      	movs	r0, #12
 800145c:	f000 fd65 	bl	8001f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001460:	200c      	movs	r0, #12
 8001462:	f000 fd7c 	bl	8001f5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001466:	2200      	movs	r2, #0
 8001468:	2100      	movs	r1, #0
 800146a:	200d      	movs	r0, #13
 800146c:	f000 fd5d 	bl	8001f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001470:	200d      	movs	r0, #13
 8001472:	f000 fd74 	bl	8001f5e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	2100      	movs	r1, #0
 800147a:	200e      	movs	r0, #14
 800147c:	f000 fd55 	bl	8001f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001480:	200e      	movs	r0, #14
 8001482:	f000 fd6c 	bl	8001f5e <HAL_NVIC_EnableIRQ>

}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40021000 	.word	0x40021000

08001494 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08a      	sub	sp, #40	@ 0x28
 8001498:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
 80014a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014aa:	4b42      	ldr	r3, [pc, #264]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ae:	4a41      	ldr	r2, [pc, #260]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014b0:	f043 0304 	orr.w	r3, r3, #4
 80014b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014b6:	4b3f      	ldr	r3, [pc, #252]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	613b      	str	r3, [r7, #16]
 80014c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014c2:	4b3c      	ldr	r3, [pc, #240]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c6:	4a3b      	ldr	r2, [pc, #236]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014c8:	f043 0320 	orr.w	r3, r3, #32
 80014cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ce:	4b39      	ldr	r3, [pc, #228]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	f003 0320 	and.w	r3, r3, #32
 80014d6:	60fb      	str	r3, [r7, #12]
 80014d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014da:	4b36      	ldr	r3, [pc, #216]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014de:	4a35      	ldr	r2, [pc, #212]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e6:	4b33      	ldr	r3, [pc, #204]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014f2:	4b30      	ldr	r3, [pc, #192]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	4a2f      	ldr	r2, [pc, #188]	@ (80015b4 <MX_GPIO_Init+0x120>)
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014fe:	4b2d      	ldr	r3, [pc, #180]	@ (80015b4 <MX_GPIO_Init+0x120>)
 8001500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001502:	f003 0302 	and.w	r3, r3, #2
 8001506:	607b      	str	r3, [r7, #4]
 8001508:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800150a:	2200      	movs	r2, #0
 800150c:	2120      	movs	r1, #32
 800150e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001512:	f001 f947 	bl	80027a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001516:	2200      	movs	r2, #0
 8001518:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800151c:	4826      	ldr	r0, [pc, #152]	@ (80015b8 <MX_GPIO_Init+0x124>)
 800151e:	f001 f941 	bl	80027a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001522:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001528:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800152c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152e:	2300      	movs	r3, #0
 8001530:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	4619      	mov	r1, r3
 8001538:	481f      	ldr	r0, [pc, #124]	@ (80015b8 <MX_GPIO_Init+0x124>)
 800153a:	f000 ffb1 	bl	80024a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800153e:	230c      	movs	r3, #12
 8001540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001542:	2302      	movs	r3, #2
 8001544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154a:	2300      	movs	r3, #0
 800154c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800154e:	230c      	movs	r3, #12
 8001550:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	4619      	mov	r1, r3
 8001558:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800155c:	f000 ffa0 	bl	80024a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001560:	2320      	movs	r3, #32
 8001562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001564:	2301      	movs	r3, #1
 8001566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	4619      	mov	r1, r3
 8001576:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800157a:	f000 ff91 	bl	80024a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800157e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001584:	2301      	movs	r3, #1
 8001586:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158c:	2300      	movs	r3, #0
 800158e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	4619      	mov	r1, r3
 8001596:	4808      	ldr	r0, [pc, #32]	@ (80015b8 <MX_GPIO_Init+0x124>)
 8001598:	f000 ff82 	bl	80024a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800159c:	2200      	movs	r2, #0
 800159e:	2100      	movs	r1, #0
 80015a0:	2028      	movs	r0, #40	@ 0x28
 80015a2:	f000 fcc2 	bl	8001f2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015a6:	2028      	movs	r0, #40	@ 0x28
 80015a8:	f000 fcd9 	bl	8001f5e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015ac:	bf00      	nop
 80015ae:	3728      	adds	r7, #40	@ 0x28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40021000 	.word	0x40021000
 80015b8:	48000800 	.word	0x48000800

080015bc <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
//Nakon što se triggera interrupt na rx, ova se funkcija automatski poziva

{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART4)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a2b      	ldr	r2, [pc, #172]	@ (8001678 <HAL_UART_RxCpltCallback+0xbc>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d14f      	bne.n	800166e <HAL_UART_RxCpltCallback+0xb2>
    {
        if (rx_byte == '\n')   // kraj poruke, poruke koje šaljemo iz pythonu moraju zavrsavat na '\n'
 80015ce:	4b2b      	ldr	r3, [pc, #172]	@ (800167c <HAL_UART_RxCpltCallback+0xc0>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b0a      	cmp	r3, #10
 80015d4:	d134      	bne.n	8001640 <HAL_UART_RxCpltCallback+0x84>
        {
            rx_buffer[rx_index] = '\0';
 80015d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	4b29      	ldr	r3, [pc, #164]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 80015de:	2100      	movs	r1, #0
 80015e0:	5499      	strb	r1, [r3, r2]
            rx_index = 0;
 80015e2:	4b27      	ldr	r3, [pc, #156]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]

            if (strcmp(rx_buffer, "#?#") == 0)
 80015e8:	4927      	ldr	r1, [pc, #156]	@ (8001688 <HAL_UART_RxCpltCallback+0xcc>)
 80015ea:	4826      	ldr	r0, [pc, #152]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 80015ec:	f7fe fe14 	bl	8000218 <strcmp>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d106      	bne.n	8001604 <HAL_UART_RxCpltCallback+0x48>
            {
                // SYNC zahtjev saljemo sa uartom u python skriptu
            	//preko uarta5 šaljemo znak !, koji sadrži samo jedan bajt i timeout je 100ms
                HAL_UART_Transmit(&huart4, (uint8_t*)"!", 1, 100);
 80015f6:	2364      	movs	r3, #100	@ 0x64
 80015f8:	2201      	movs	r2, #1
 80015fa:	4924      	ldr	r1, [pc, #144]	@ (800168c <HAL_UART_RxCpltCallback+0xd0>)
 80015fc:	4824      	ldr	r0, [pc, #144]	@ (8001690 <HAL_UART_RxCpltCallback+0xd4>)
 80015fe:	f003 fddb 	bl	80051b8 <HAL_UART_Transmit>
 8001602:	e02f      	b.n	8001664 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#A#") == 0)
 8001604:	4923      	ldr	r1, [pc, #140]	@ (8001694 <HAL_UART_RxCpltCallback+0xd8>)
 8001606:	481f      	ldr	r0, [pc, #124]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 8001608:	f7fe fe06 	bl	8000218 <strcmp>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d107      	bne.n	8001622 <HAL_UART_RxCpltCallback+0x66>
            {
            	//strcmp(a,b) - usporedjuje dva stringa i ako su jednaki vraca nulu
                // START STREAM
            	HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8001612:	2201      	movs	r2, #1
 8001614:	4919      	ldr	r1, [pc, #100]	@ (800167c <HAL_UART_RxCpltCallback+0xc0>)
 8001616:	481e      	ldr	r0, [pc, #120]	@ (8001690 <HAL_UART_RxCpltCallback+0xd4>)
 8001618:	f003 fe5c 	bl	80052d4 <HAL_UART_Receive_IT>
            	start_stream();
 800161c:	f000 f870 	bl	8001700 <start_stream>
 8001620:	e020      	b.n	8001664 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#S#") == 0)
 8001622:	491d      	ldr	r1, [pc, #116]	@ (8001698 <HAL_UART_RxCpltCallback+0xdc>)
 8001624:	4817      	ldr	r0, [pc, #92]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 8001626:	f7fe fdf7 	bl	8000218 <strcmp>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d102      	bne.n	8001636 <HAL_UART_RxCpltCallback+0x7a>
            {
                // STOP STREAM
                stop_streaming();
 8001630:	f000 f852 	bl	80016d8 <stop_streaming>
 8001634:	e016      	b.n	8001664 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if(strcmp(rx_buffer, "#D#") == 0)
 8001636:	4919      	ldr	r1, [pc, #100]	@ (800169c <HAL_UART_RxCpltCallback+0xe0>)
 8001638:	4812      	ldr	r0, [pc, #72]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 800163a:	f7fe fded 	bl	8000218 <strcmp>
 800163e:	e011      	b.n	8001664 <HAL_UART_RxCpltCallback+0xa8>

            }
        }
        else
        {
            rx_buffer[rx_index++] = rx_byte;
 8001640:	4b0f      	ldr	r3, [pc, #60]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	1c5a      	adds	r2, r3, #1
 8001646:	b2d1      	uxtb	r1, r2
 8001648:	4a0d      	ldr	r2, [pc, #52]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 800164a:	7011      	strb	r1, [r2, #0]
 800164c:	461a      	mov	r2, r3
 800164e:	4b0b      	ldr	r3, [pc, #44]	@ (800167c <HAL_UART_RxCpltCallback+0xc0>)
 8001650:	7819      	ldrb	r1, [r3, #0]
 8001652:	4b0c      	ldr	r3, [pc, #48]	@ (8001684 <HAL_UART_RxCpltCallback+0xc8>)
 8001654:	5499      	strb	r1, [r3, r2]
            if (rx_index >= sizeof(rx_buffer))
 8001656:	4b0a      	ldr	r3, [pc, #40]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b1f      	cmp	r3, #31
 800165c:	d902      	bls.n	8001664 <HAL_UART_RxCpltCallback+0xa8>
                rx_index = 0;
 800165e:	4b08      	ldr	r3, [pc, #32]	@ (8001680 <HAL_UART_RxCpltCallback+0xc4>)
 8001660:	2200      	movs	r2, #0
 8001662:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8001664:	2201      	movs	r2, #1
 8001666:	4905      	ldr	r1, [pc, #20]	@ (800167c <HAL_UART_RxCpltCallback+0xc0>)
 8001668:	4809      	ldr	r0, [pc, #36]	@ (8001690 <HAL_UART_RxCpltCallback+0xd4>)
 800166a:	f003 fe33 	bl	80052d4 <HAL_UART_Receive_IT>

    }
}
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40004c00 	.word	0x40004c00
 800167c:	20000614 	.word	0x20000614
 8001680:	20000638 	.word	0x20000638
 8001684:	20000618 	.word	0x20000618
 8001688:	0800753c 	.word	0x0800753c
 800168c:	08007540 	.word	0x08007540
 8001690:	200004c0 	.word	0x200004c0
 8001694:	08007544 	.word	0x08007544
 8001698:	08007548 	.word	0x08007548
 800169c:	0800754c 	.word	0x0800754c

080016a0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016b0:	d107      	bne.n	80016c2 <HAL_TIM_PeriodElapsedCallback+0x22>

		if (streaming)
 80016b2:	4b07      	ldr	r3, [pc, #28]	@ (80016d0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d002      	beq.n	80016c2 <HAL_TIM_PeriodElapsedCallback+0x22>
			   {
			      transfer_complete = 0; //znaci da mozemo po sljedeci podatak sa SPI
 80016bc:	4b05      	ldr	r3, [pc, #20]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80016be:	2200      	movs	r2, #0
 80016c0:	701a      	strb	r2, [r3, #0]
			   }

	}


}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	20000639 	.word	0x20000639
 80016d4:	20000008 	.word	0x20000008

080016d8 <stop_streaming>:


void stop_streaming(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
	transfer_complete = 0;
 80016dc:	4b05      	ldr	r3, [pc, #20]	@ (80016f4 <stop_streaming+0x1c>)
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
    streaming = 0;
 80016e2:	4b05      	ldr	r3, [pc, #20]	@ (80016f8 <stop_streaming+0x20>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	701a      	strb	r2, [r3, #0]
    HAL_UART_AbortTransmit(&huart4);
 80016e8:	4804      	ldr	r0, [pc, #16]	@ (80016fc <stop_streaming+0x24>)
 80016ea:	f003 fe3f 	bl	800536c <HAL_UART_AbortTransmit>
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000008 	.word	0x20000008
 80016f8:	20000639 	.word	0x20000639
 80016fc:	200004c0 	.word	0x200004c0

08001700 <start_stream>:


void start_stream(void){
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
	if (!streaming)
 8001704:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <start_stream+0x24>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	d105      	bne.n	800171a <start_stream+0x1a>
	  {
	    streaming = 1;
 800170e:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <start_stream+0x24>)
 8001710:	2201      	movs	r2, #1
 8001712:	701a      	strb	r2, [r3, #0]
	    transfer_complete = 1;
 8001714:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <start_stream+0x28>)
 8001716:	2201      	movs	r2, #1
 8001718:	701a      	strb	r2, [r3, #0]
	  }
}
 800171a:	bf00      	nop
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	20000639 	.word	0x20000639
 8001728:	20000008 	.word	0x20000008

0800172c <generate_ecg_sample>:



int generate_ecg_sample(void)
	{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
    if(mock_index == 19500){
 8001730:	4b0e      	ldr	r3, [pc, #56]	@ (800176c <generate_ecg_sample+0x40>)
 8001732:	881b      	ldrh	r3, [r3, #0]
 8001734:	b29b      	uxth	r3, r3
 8001736:	f644 422c 	movw	r2, #19500	@ 0x4c2c
 800173a:	4293      	cmp	r3, r2
 800173c:	d102      	bne.n	8001744 <generate_ecg_sample+0x18>
    	mock_index = 0;
 800173e:	4b0b      	ldr	r3, [pc, #44]	@ (800176c <generate_ecg_sample+0x40>)
 8001740:	2200      	movs	r2, #0
 8001742:	801a      	strh	r2, [r3, #0]
    }
    mock_index += 1;
 8001744:	4b09      	ldr	r3, [pc, #36]	@ (800176c <generate_ecg_sample+0x40>)
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	b29b      	uxth	r3, r3
 800174a:	3301      	adds	r3, #1
 800174c:	b29a      	uxth	r2, r3
 800174e:	4b07      	ldr	r3, [pc, #28]	@ (800176c <generate_ecg_sample+0x40>)
 8001750:	801a      	strh	r2, [r3, #0]
    return ecg_mock_data[mock_index];
 8001752:	4b06      	ldr	r3, [pc, #24]	@ (800176c <generate_ecg_sample+0x40>)
 8001754:	881b      	ldrh	r3, [r3, #0]
 8001756:	b29b      	uxth	r3, r3
 8001758:	461a      	mov	r2, r3
 800175a:	4b05      	ldr	r3, [pc, #20]	@ (8001770 <generate_ecg_sample+0x44>)
 800175c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]

	}
 8001760:	4618      	mov	r0, r3
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	2000063a 	.word	0x2000063a
 8001770:	08007550 	.word	0x08007550

08001774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001778:	b672      	cpsid	i
}
 800177a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800177c:	bf00      	nop
 800177e:	e7fd      	b.n	800177c <Error_Handler+0x8>

08001780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001786:	4b0f      	ldr	r3, [pc, #60]	@ (80017c4 <HAL_MspInit+0x44>)
 8001788:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800178a:	4a0e      	ldr	r2, [pc, #56]	@ (80017c4 <HAL_MspInit+0x44>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	6613      	str	r3, [r2, #96]	@ 0x60
 8001792:	4b0c      	ldr	r3, [pc, #48]	@ (80017c4 <HAL_MspInit+0x44>)
 8001794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800179e:	4b09      	ldr	r3, [pc, #36]	@ (80017c4 <HAL_MspInit+0x44>)
 80017a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a2:	4a08      	ldr	r2, [pc, #32]	@ (80017c4 <HAL_MspInit+0x44>)
 80017a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017aa:	4b06      	ldr	r3, [pc, #24]	@ (80017c4 <HAL_MspInit+0x44>)
 80017ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b2:	603b      	str	r3, [r7, #0]
 80017b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80017b6:	f001 f8d5 	bl	8002964 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40021000 	.word	0x40021000

080017c8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b08a      	sub	sp, #40	@ 0x28
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 0314 	add.w	r3, r7, #20
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a45      	ldr	r2, [pc, #276]	@ (80018fc <HAL_SPI_MspInit+0x134>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	f040 8083 	bne.w	80018f2 <HAL_SPI_MspInit+0x12a>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017ec:	4b44      	ldr	r3, [pc, #272]	@ (8001900 <HAL_SPI_MspInit+0x138>)
 80017ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f0:	4a43      	ldr	r2, [pc, #268]	@ (8001900 <HAL_SPI_MspInit+0x138>)
 80017f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80017f8:	4b41      	ldr	r3, [pc, #260]	@ (8001900 <HAL_SPI_MspInit+0x138>)
 80017fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001800:	613b      	str	r3, [r7, #16]
 8001802:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001804:	4b3e      	ldr	r3, [pc, #248]	@ (8001900 <HAL_SPI_MspInit+0x138>)
 8001806:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001808:	4a3d      	ldr	r2, [pc, #244]	@ (8001900 <HAL_SPI_MspInit+0x138>)
 800180a:	f043 0302 	orr.w	r3, r3, #2
 800180e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001810:	4b3b      	ldr	r3, [pc, #236]	@ (8001900 <HAL_SPI_MspInit+0x138>)
 8001812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001814:	f003 0302 	and.w	r3, r3, #2
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800181c:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182a:	2300      	movs	r3, #0
 800182c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800182e:	2305      	movs	r3, #5
 8001830:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001832:	f107 0314 	add.w	r3, r7, #20
 8001836:	4619      	mov	r1, r3
 8001838:	4832      	ldr	r0, [pc, #200]	@ (8001904 <HAL_SPI_MspInit+0x13c>)
 800183a:	f000 fe31 	bl	80024a0 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel3;
 800183e:	4b32      	ldr	r3, [pc, #200]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 8001840:	4a32      	ldr	r2, [pc, #200]	@ (800190c <HAL_SPI_MspInit+0x144>)
 8001842:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8001844:	4b30      	ldr	r3, [pc, #192]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 8001846:	220c      	movs	r2, #12
 8001848:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800184a:	4b2f      	ldr	r3, [pc, #188]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001850:	4b2d      	ldr	r3, [pc, #180]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 8001852:	2200      	movs	r2, #0
 8001854:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001856:	4b2c      	ldr	r3, [pc, #176]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 8001858:	2280      	movs	r2, #128	@ 0x80
 800185a:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800185c:	4b2a      	ldr	r3, [pc, #168]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 800185e:	2200      	movs	r2, #0
 8001860:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001862:	4b29      	ldr	r3, [pc, #164]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001868:	4b27      	ldr	r3, [pc, #156]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 800186a:	2200      	movs	r2, #0
 800186c:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800186e:	4b26      	ldr	r3, [pc, #152]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 8001870:	2200      	movs	r2, #0
 8001872:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001874:	4824      	ldr	r0, [pc, #144]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 8001876:	f000 fb8d 	bl	8001f94 <HAL_DMA_Init>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8001880:	f7ff ff78 	bl	8001774 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a20      	ldr	r2, [pc, #128]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 8001888:	659a      	str	r2, [r3, #88]	@ 0x58
 800188a:	4a1f      	ldr	r2, [pc, #124]	@ (8001908 <HAL_SPI_MspInit+0x140>)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel4;
 8001890:	4b1f      	ldr	r3, [pc, #124]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 8001892:	4a20      	ldr	r2, [pc, #128]	@ (8001914 <HAL_SPI_MspInit+0x14c>)
 8001894:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001896:	4b1e      	ldr	r3, [pc, #120]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 8001898:	220d      	movs	r2, #13
 800189a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800189c:	4b1c      	ldr	r3, [pc, #112]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 800189e:	2210      	movs	r2, #16
 80018a0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018a8:	4b19      	ldr	r3, [pc, #100]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 80018aa:	2280      	movs	r2, #128	@ 0x80
 80018ac:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018ae:	4b18      	ldr	r3, [pc, #96]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018b4:	4b16      	ldr	r3, [pc, #88]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80018ba:	4b15      	ldr	r3, [pc, #84]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 80018bc:	2200      	movs	r2, #0
 80018be:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80018c0:	4b13      	ldr	r3, [pc, #76]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80018c6:	4812      	ldr	r0, [pc, #72]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 80018c8:	f000 fb64 	bl	8001f94 <HAL_DMA_Init>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 80018d2:	f7ff ff4f 	bl	8001774 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 80018da:	655a      	str	r2, [r3, #84]	@ 0x54
 80018dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001910 <HAL_SPI_MspInit+0x148>)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80018e2:	2200      	movs	r2, #0
 80018e4:	2100      	movs	r1, #0
 80018e6:	2024      	movs	r0, #36	@ 0x24
 80018e8:	f000 fb1f 	bl	8001f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80018ec:	2024      	movs	r0, #36	@ 0x24
 80018ee:	f000 fb36 	bl	8001f5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80018f2:	bf00      	nop
 80018f4:	3728      	adds	r7, #40	@ 0x28
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40003800 	.word	0x40003800
 8001900:	40021000 	.word	0x40021000
 8001904:	48000400 	.word	0x48000400
 8001908:	200003b4 	.word	0x200003b4
 800190c:	40020030 	.word	0x40020030
 8001910:	20000414 	.word	0x20000414
 8001914:	40020044 	.word	0x40020044

08001918 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001928:	d113      	bne.n	8001952 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800192a:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <HAL_TIM_Base_MspInit+0x44>)
 800192c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800192e:	4a0b      	ldr	r2, [pc, #44]	@ (800195c <HAL_TIM_Base_MspInit+0x44>)
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	6593      	str	r3, [r2, #88]	@ 0x58
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <HAL_TIM_Base_MspInit+0x44>)
 8001938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2100      	movs	r1, #0
 8001946:	201c      	movs	r0, #28
 8001948:	f000 faef 	bl	8001f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800194c:	201c      	movs	r0, #28
 800194e:	f000 fb06 	bl	8001f5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001952:	bf00      	nop
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40021000 	.word	0x40021000

08001960 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b09e      	sub	sp, #120	@ 0x78
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
 8001976:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001978:	f107 0310 	add.w	r3, r7, #16
 800197c:	2254      	movs	r2, #84	@ 0x54
 800197e:	2100      	movs	r1, #0
 8001980:	4618      	mov	r0, r3
 8001982:	f005 fda3 	bl	80074cc <memset>
  if(huart->Instance==UART4)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a4d      	ldr	r2, [pc, #308]	@ (8001ac0 <HAL_UART_MspInit+0x160>)
 800198c:	4293      	cmp	r3, r2
 800198e:	f040 8092 	bne.w	8001ab6 <HAL_UART_MspInit+0x156>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001992:	2308      	movs	r3, #8
 8001994:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001996:	2300      	movs	r3, #0
 8001998:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800199a:	f107 0310 	add.w	r3, r7, #16
 800199e:	4618      	mov	r0, r3
 80019a0:	f001 fd1e 	bl	80033e0 <HAL_RCCEx_PeriphCLKConfig>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80019aa:	f7ff fee3 	bl	8001774 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80019ae:	4b45      	ldr	r3, [pc, #276]	@ (8001ac4 <HAL_UART_MspInit+0x164>)
 80019b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b2:	4a44      	ldr	r2, [pc, #272]	@ (8001ac4 <HAL_UART_MspInit+0x164>)
 80019b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80019b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80019ba:	4b42      	ldr	r3, [pc, #264]	@ (8001ac4 <HAL_UART_MspInit+0x164>)
 80019bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019be:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c6:	4b3f      	ldr	r3, [pc, #252]	@ (8001ac4 <HAL_UART_MspInit+0x164>)
 80019c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ca:	4a3e      	ldr	r2, [pc, #248]	@ (8001ac4 <HAL_UART_MspInit+0x164>)
 80019cc:	f043 0304 	orr.w	r3, r3, #4
 80019d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019d2:	4b3c      	ldr	r3, [pc, #240]	@ (8001ac4 <HAL_UART_MspInit+0x164>)
 80019d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019d6:	f003 0304 	and.w	r3, r3, #4
 80019da:	60bb      	str	r3, [r7, #8]
 80019dc:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80019de:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80019e2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e4:	2302      	movs	r3, #2
 80019e6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ec:	2300      	movs	r3, #0
 80019ee:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 80019f0:	2305      	movs	r3, #5
 80019f2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019f8:	4619      	mov	r1, r3
 80019fa:	4833      	ldr	r0, [pc, #204]	@ (8001ac8 <HAL_UART_MspInit+0x168>)
 80019fc:	f000 fd50 	bl	80024a0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Channel1;
 8001a00:	4b32      	ldr	r3, [pc, #200]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a02:	4a33      	ldr	r2, [pc, #204]	@ (8001ad0 <HAL_UART_MspInit+0x170>)
 8001a04:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8001a06:	4b31      	ldr	r3, [pc, #196]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a08:	221e      	movs	r2, #30
 8001a0a:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a0c:	4b2f      	ldr	r3, [pc, #188]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a12:	4b2e      	ldr	r3, [pc, #184]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a18:	4b2c      	ldr	r3, [pc, #176]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a1a:	2280      	movs	r2, #128	@ 0x80
 8001a1c:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a1e:	4b2b      	ldr	r3, [pc, #172]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a24:	4b29      	ldr	r3, [pc, #164]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001a2a:	4b28      	ldr	r3, [pc, #160]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a30:	4b26      	ldr	r3, [pc, #152]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001a36:	4825      	ldr	r0, [pc, #148]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a38:	f000 faac 	bl	8001f94 <HAL_DMA_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8001a42:	f7ff fe97 	bl	8001774 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a20      	ldr	r2, [pc, #128]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001a4e:	4a1f      	ldr	r2, [pc, #124]	@ (8001acc <HAL_UART_MspInit+0x16c>)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Channel2;
 8001a54:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001a56:	4a20      	ldr	r2, [pc, #128]	@ (8001ad8 <HAL_UART_MspInit+0x178>)
 8001a58:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8001a5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001a5c:	221f      	movs	r2, #31
 8001a5e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a60:	4b1c      	ldr	r3, [pc, #112]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001a62:	2210      	movs	r2, #16
 8001a64:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a66:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001a6e:	2280      	movs	r2, #128	@ 0x80
 8001a70:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a72:	4b18      	ldr	r3, [pc, #96]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a78:	4b16      	ldr	r3, [pc, #88]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8001a7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a84:	4b13      	ldr	r3, [pc, #76]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8001a8a:	4812      	ldr	r0, [pc, #72]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001a8c:	f000 fa82 	bl	8001f94 <HAL_DMA_Init>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8001a96:	f7ff fe6d 	bl	8001774 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001a9e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001aa0:	4a0c      	ldr	r2, [pc, #48]	@ (8001ad4 <HAL_UART_MspInit+0x174>)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	2034      	movs	r0, #52	@ 0x34
 8001aac:	f000 fa3d 	bl	8001f2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001ab0:	2034      	movs	r0, #52	@ 0x34
 8001ab2:	f000 fa54 	bl	8001f5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8001ab6:	bf00      	nop
 8001ab8:	3778      	adds	r7, #120	@ 0x78
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40004c00 	.word	0x40004c00
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	48000800 	.word	0x48000800
 8001acc:	20000554 	.word	0x20000554
 8001ad0:	40020008 	.word	0x40020008
 8001ad4:	200005b4 	.word	0x200005b4
 8001ad8:	4002001c 	.word	0x4002001c

08001adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ae0:	bf00      	nop
 8001ae2:	e7fd      	b.n	8001ae0 <NMI_Handler+0x4>

08001ae4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ae8:	bf00      	nop
 8001aea:	e7fd      	b.n	8001ae8 <HardFault_Handler+0x4>

08001aec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af0:	bf00      	nop
 8001af2:	e7fd      	b.n	8001af0 <MemManage_Handler+0x4>

08001af4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af8:	bf00      	nop
 8001afa:	e7fd      	b.n	8001af8 <BusFault_Handler+0x4>

08001afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <UsageFault_Handler+0x4>

08001b04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b12:	b480      	push	{r7}
 8001b14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b32:	f000 f8df 	bl	8001cf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
	...

08001b3c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001b40:	4802      	ldr	r0, [pc, #8]	@ (8001b4c <DMA1_Channel1_IRQHandler+0x10>)
 8001b42:	f000 fb8f 	bl	8002264 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000554 	.word	0x20000554

08001b50 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001b54:	4802      	ldr	r0, [pc, #8]	@ (8001b60 <DMA1_Channel2_IRQHandler+0x10>)
 8001b56:	f000 fb85 	bl	8002264 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200005b4 	.word	0x200005b4

08001b64 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001b68:	4802      	ldr	r0, [pc, #8]	@ (8001b74 <DMA1_Channel3_IRQHandler+0x10>)
 8001b6a:	f000 fb7b 	bl	8002264 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	200003b4 	.word	0x200003b4

08001b78 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001b7c:	4802      	ldr	r0, [pc, #8]	@ (8001b88 <DMA1_Channel4_IRQHandler+0x10>)
 8001b7e:	f000 fb71 	bl	8002264 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20000414 	.word	0x20000414

08001b8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b90:	4802      	ldr	r0, [pc, #8]	@ (8001b9c <TIM2_IRQHandler+0x10>)
 8001b92:	f002 fe07 	bl	80047a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000474 	.word	0x20000474

08001ba0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001ba4:	4802      	ldr	r0, [pc, #8]	@ (8001bb0 <SPI2_IRQHandler+0x10>)
 8001ba6:	f002 faa9 	bl	80040fc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000350 	.word	0x20000350

08001bb4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001bb8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001bbc:	f000 fe0a 	bl	80027d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bc0:	bf00      	nop
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001bc8:	4802      	ldr	r0, [pc, #8]	@ (8001bd4 <UART4_IRQHandler+0x10>)
 8001bca:	f003 fc5f 	bl	800548c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	200004c0 	.word	0x200004c0

08001bd8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001bdc:	4b06      	ldr	r3, [pc, #24]	@ (8001bf8 <SystemInit+0x20>)
 8001bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001be2:	4a05      	ldr	r2, [pc, #20]	@ (8001bf8 <SystemInit+0x20>)
 8001be4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001be8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001bfc:	480d      	ldr	r0, [pc, #52]	@ (8001c34 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001bfe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c00:	f7ff ffea 	bl	8001bd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c04:	480c      	ldr	r0, [pc, #48]	@ (8001c38 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c06:	490d      	ldr	r1, [pc, #52]	@ (8001c3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c08:	4a0d      	ldr	r2, [pc, #52]	@ (8001c40 <LoopForever+0xe>)
  movs r3, #0
 8001c0a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c0c:	e002      	b.n	8001c14 <LoopCopyDataInit>

08001c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c12:	3304      	adds	r3, #4

08001c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c18:	d3f9      	bcc.n	8001c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c1c:	4c0a      	ldr	r4, [pc, #40]	@ (8001c48 <LoopForever+0x16>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c20:	e001      	b.n	8001c26 <LoopFillZerobss>

08001c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c24:	3204      	adds	r2, #4

08001c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c28:	d3fb      	bcc.n	8001c22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c2a:	f005 fc57 	bl	80074dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c2e:	f7ff fa61 	bl	80010f4 <main>

08001c32 <LoopForever>:

LoopForever:
    b LoopForever
 8001c32:	e7fe      	b.n	8001c32 <LoopForever>
  ldr   r0, =_estack
 8001c34:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c3c:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001c40:	0800be34 	.word	0x0800be34
  ldr r2, =_sbss
 8001c44:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001c48:	20000654 	.word	0x20000654

08001c4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c4c:	e7fe      	b.n	8001c4c <ADC1_2_IRQHandler>

08001c4e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	b082      	sub	sp, #8
 8001c52:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c54:	2300      	movs	r3, #0
 8001c56:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c58:	2003      	movs	r0, #3
 8001c5a:	f000 f95b 	bl	8001f14 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f000 f80e 	bl	8001c80 <HAL_InitTick>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d002      	beq.n	8001c70 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	71fb      	strb	r3, [r7, #7]
 8001c6e:	e001      	b.n	8001c74 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c70:	f7ff fd86 	bl	8001780 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c74:	79fb      	ldrb	r3, [r7, #7]

}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
	...

08001c80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001c8c:	4b16      	ldr	r3, [pc, #88]	@ (8001ce8 <HAL_InitTick+0x68>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d022      	beq.n	8001cda <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001c94:	4b15      	ldr	r3, [pc, #84]	@ (8001cec <HAL_InitTick+0x6c>)
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	4b13      	ldr	r3, [pc, #76]	@ (8001ce8 <HAL_InitTick+0x68>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ca0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f000 f966 	bl	8001f7a <HAL_SYSTICK_Config>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d10f      	bne.n	8001cd4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2b0f      	cmp	r3, #15
 8001cb8:	d809      	bhi.n	8001cce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	6879      	ldr	r1, [r7, #4]
 8001cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc2:	f000 f932 	bl	8001f2a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf0 <HAL_InitTick+0x70>)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6013      	str	r3, [r2, #0]
 8001ccc:	e007      	b.n	8001cde <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	73fb      	strb	r3, [r7, #15]
 8001cd2:	e004      	b.n	8001cde <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	73fb      	strb	r3, [r7, #15]
 8001cd8:	e001      	b.n	8001cde <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000014 	.word	0x20000014
 8001cec:	2000000c 	.word	0x2000000c
 8001cf0:	20000010 	.word	0x20000010

08001cf4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cf8:	4b05      	ldr	r3, [pc, #20]	@ (8001d10 <HAL_IncTick+0x1c>)
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	4b05      	ldr	r3, [pc, #20]	@ (8001d14 <HAL_IncTick+0x20>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4413      	add	r3, r2
 8001d02:	4a03      	ldr	r2, [pc, #12]	@ (8001d10 <HAL_IncTick+0x1c>)
 8001d04:	6013      	str	r3, [r2, #0]
}
 8001d06:	bf00      	nop
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	20000650 	.word	0x20000650
 8001d14:	20000014 	.word	0x20000014

08001d18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d1c:	4b03      	ldr	r3, [pc, #12]	@ (8001d2c <HAL_GetTick+0x14>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	20000650 	.word	0x20000650

08001d30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d38:	f7ff ffee 	bl	8001d18 <HAL_GetTick>
 8001d3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d48:	d004      	beq.n	8001d54 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d4a:	4b09      	ldr	r3, [pc, #36]	@ (8001d70 <HAL_Delay+0x40>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	4413      	add	r3, r2
 8001d52:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d54:	bf00      	nop
 8001d56:	f7ff ffdf 	bl	8001d18 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d8f7      	bhi.n	8001d56 <HAL_Delay+0x26>
  {
  }
}
 8001d66:	bf00      	nop
 8001d68:	bf00      	nop
 8001d6a:	3710      	adds	r7, #16
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20000014 	.word	0x20000014

08001d74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f003 0307 	and.w	r3, r3, #7
 8001d82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d84:	4b0c      	ldr	r3, [pc, #48]	@ (8001db8 <__NVIC_SetPriorityGrouping+0x44>)
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d8a:	68ba      	ldr	r2, [r7, #8]
 8001d8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d90:	4013      	ands	r3, r2
 8001d92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001da0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001da4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001da6:	4a04      	ldr	r2, [pc, #16]	@ (8001db8 <__NVIC_SetPriorityGrouping+0x44>)
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	60d3      	str	r3, [r2, #12]
}
 8001dac:	bf00      	nop
 8001dae:	3714      	adds	r7, #20
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dc0:	4b04      	ldr	r3, [pc, #16]	@ (8001dd4 <__NVIC_GetPriorityGrouping+0x18>)
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	0a1b      	lsrs	r3, r3, #8
 8001dc6:	f003 0307 	and.w	r3, r3, #7
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr
 8001dd4:	e000ed00 	.word	0xe000ed00

08001dd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	db0b      	blt.n	8001e02 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	f003 021f 	and.w	r2, r3, #31
 8001df0:	4907      	ldr	r1, [pc, #28]	@ (8001e10 <__NVIC_EnableIRQ+0x38>)
 8001df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df6:	095b      	lsrs	r3, r3, #5
 8001df8:	2001      	movs	r0, #1
 8001dfa:	fa00 f202 	lsl.w	r2, r0, r2
 8001dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	e000e100 	.word	0xe000e100

08001e14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	6039      	str	r1, [r7, #0]
 8001e1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	db0a      	blt.n	8001e3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	b2da      	uxtb	r2, r3
 8001e2c:	490c      	ldr	r1, [pc, #48]	@ (8001e60 <__NVIC_SetPriority+0x4c>)
 8001e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e32:	0112      	lsls	r2, r2, #4
 8001e34:	b2d2      	uxtb	r2, r2
 8001e36:	440b      	add	r3, r1
 8001e38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e3c:	e00a      	b.n	8001e54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	b2da      	uxtb	r2, r3
 8001e42:	4908      	ldr	r1, [pc, #32]	@ (8001e64 <__NVIC_SetPriority+0x50>)
 8001e44:	79fb      	ldrb	r3, [r7, #7]
 8001e46:	f003 030f 	and.w	r3, r3, #15
 8001e4a:	3b04      	subs	r3, #4
 8001e4c:	0112      	lsls	r2, r2, #4
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	440b      	add	r3, r1
 8001e52:	761a      	strb	r2, [r3, #24]
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr
 8001e60:	e000e100 	.word	0xe000e100
 8001e64:	e000ed00 	.word	0xe000ed00

08001e68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b089      	sub	sp, #36	@ 0x24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f003 0307 	and.w	r3, r3, #7
 8001e7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f1c3 0307 	rsb	r3, r3, #7
 8001e82:	2b04      	cmp	r3, #4
 8001e84:	bf28      	it	cs
 8001e86:	2304      	movcs	r3, #4
 8001e88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	3304      	adds	r3, #4
 8001e8e:	2b06      	cmp	r3, #6
 8001e90:	d902      	bls.n	8001e98 <NVIC_EncodePriority+0x30>
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	3b03      	subs	r3, #3
 8001e96:	e000      	b.n	8001e9a <NVIC_EncodePriority+0x32>
 8001e98:	2300      	movs	r3, #0
 8001e9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	43da      	mvns	r2, r3
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	401a      	ands	r2, r3
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eba:	43d9      	mvns	r1, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec0:	4313      	orrs	r3, r2
         );
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3724      	adds	r7, #36	@ 0x24
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
	...

08001ed0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	3b01      	subs	r3, #1
 8001edc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ee0:	d301      	bcc.n	8001ee6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e00f      	b.n	8001f06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <SysTick_Config+0x40>)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3b01      	subs	r3, #1
 8001eec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eee:	210f      	movs	r1, #15
 8001ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef4:	f7ff ff8e 	bl	8001e14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ef8:	4b05      	ldr	r3, [pc, #20]	@ (8001f10 <SysTick_Config+0x40>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001efe:	4b04      	ldr	r3, [pc, #16]	@ (8001f10 <SysTick_Config+0x40>)
 8001f00:	2207      	movs	r2, #7
 8001f02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	e000e010 	.word	0xe000e010

08001f14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f7ff ff29 	bl	8001d74 <__NVIC_SetPriorityGrouping>
}
 8001f22:	bf00      	nop
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b086      	sub	sp, #24
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	4603      	mov	r3, r0
 8001f32:	60b9      	str	r1, [r7, #8]
 8001f34:	607a      	str	r2, [r7, #4]
 8001f36:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f38:	f7ff ff40 	bl	8001dbc <__NVIC_GetPriorityGrouping>
 8001f3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	68b9      	ldr	r1, [r7, #8]
 8001f42:	6978      	ldr	r0, [r7, #20]
 8001f44:	f7ff ff90 	bl	8001e68 <NVIC_EncodePriority>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f4e:	4611      	mov	r1, r2
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff ff5f 	bl	8001e14 <__NVIC_SetPriority>
}
 8001f56:	bf00      	nop
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b082      	sub	sp, #8
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	4603      	mov	r3, r0
 8001f66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff ff33 	bl	8001dd8 <__NVIC_EnableIRQ>
}
 8001f72:	bf00      	nop
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b082      	sub	sp, #8
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f7ff ffa4 	bl	8001ed0 <SysTick_Config>
 8001f88:	4603      	mov	r3, r0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
	...

08001f94 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d101      	bne.n	8001fa6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e08d      	b.n	80020c2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	461a      	mov	r2, r3
 8001fac:	4b47      	ldr	r3, [pc, #284]	@ (80020cc <HAL_DMA_Init+0x138>)
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d80f      	bhi.n	8001fd2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	4b45      	ldr	r3, [pc, #276]	@ (80020d0 <HAL_DMA_Init+0x13c>)
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a45      	ldr	r2, [pc, #276]	@ (80020d4 <HAL_DMA_Init+0x140>)
 8001fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc2:	091b      	lsrs	r3, r3, #4
 8001fc4:	009a      	lsls	r2, r3, #2
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a42      	ldr	r2, [pc, #264]	@ (80020d8 <HAL_DMA_Init+0x144>)
 8001fce:	641a      	str	r2, [r3, #64]	@ 0x40
 8001fd0:	e00e      	b.n	8001ff0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	4b40      	ldr	r3, [pc, #256]	@ (80020dc <HAL_DMA_Init+0x148>)
 8001fda:	4413      	add	r3, r2
 8001fdc:	4a3d      	ldr	r2, [pc, #244]	@ (80020d4 <HAL_DMA_Init+0x140>)
 8001fde:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe2:	091b      	lsrs	r3, r3, #4
 8001fe4:	009a      	lsls	r2, r3, #2
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a3c      	ldr	r2, [pc, #240]	@ (80020e0 <HAL_DMA_Init+0x14c>)
 8001fee:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2202      	movs	r2, #2
 8001ff4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002006:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800200a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002014:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002020:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	699b      	ldr	r3, [r3, #24]
 8002026:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800202c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	4313      	orrs	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f9ca 	bl	80023dc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002050:	d102      	bne.n	8002058 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002060:	b2d2      	uxtb	r2, r2
 8002062:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800206c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d010      	beq.n	8002098 <HAL_DMA_Init+0x104>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b04      	cmp	r3, #4
 800207c:	d80c      	bhi.n	8002098 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 f9ea 	bl	8002458 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	e008      	b.n	80020aa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40020407 	.word	0x40020407
 80020d0:	bffdfff8 	.word	0xbffdfff8
 80020d4:	cccccccd 	.word	0xcccccccd
 80020d8:	40020000 	.word	0x40020000
 80020dc:	bffdfbf8 	.word	0xbffdfbf8
 80020e0:	40020400 	.word	0x40020400

080020e4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020ec:	2300      	movs	r3, #0
 80020ee:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d005      	beq.n	8002108 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2204      	movs	r2, #4
 8002100:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	73fb      	strb	r3, [r7, #15]
 8002106:	e037      	b.n	8002178 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 020e 	bic.w	r2, r2, #14
 8002116:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002122:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002126:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 0201 	bic.w	r2, r2, #1
 8002136:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213c:	f003 021f 	and.w	r2, r3, #31
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002144:	2101      	movs	r1, #1
 8002146:	fa01 f202 	lsl.w	r2, r1, r2
 800214a:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002154:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800215a:	2b00      	cmp	r3, #0
 800215c:	d00c      	beq.n	8002178 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002168:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800216c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002176:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2201      	movs	r2, #1
 800217c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
}
 800218a:	4618      	mov	r0, r3
 800218c:	3714      	adds	r7, #20
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr

08002196 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b084      	sub	sp, #16
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800219e:	2300      	movs	r3, #0
 80021a0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d00d      	beq.n	80021ca <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2204      	movs	r2, #4
 80021b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	73fb      	strb	r3, [r7, #15]
 80021c8:	e047      	b.n	800225a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 020e 	bic.w	r2, r2, #14
 80021d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f022 0201 	bic.w	r2, r2, #1
 80021e8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fe:	f003 021f 	and.w	r2, r3, #31
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002206:	2101      	movs	r1, #1
 8002208:	fa01 f202 	lsl.w	r2, r1, r2
 800220c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002216:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00c      	beq.n	800223a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800222a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800222e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002238:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2201      	movs	r2, #1
 800223e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	4798      	blx	r3
    }
  }
  return status;
 800225a:	7bfb      	ldrb	r3, [r7, #15]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3710      	adds	r7, #16
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002280:	f003 031f 	and.w	r3, r3, #31
 8002284:	2204      	movs	r2, #4
 8002286:	409a      	lsls	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	4013      	ands	r3, r2
 800228c:	2b00      	cmp	r3, #0
 800228e:	d026      	beq.n	80022de <HAL_DMA_IRQHandler+0x7a>
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	f003 0304 	and.w	r3, r3, #4
 8002296:	2b00      	cmp	r3, #0
 8002298:	d021      	beq.n	80022de <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 0320 	and.w	r3, r3, #32
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d107      	bne.n	80022b8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 0204 	bic.w	r2, r2, #4
 80022b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022bc:	f003 021f 	and.w	r2, r3, #31
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c4:	2104      	movs	r1, #4
 80022c6:	fa01 f202 	lsl.w	r2, r1, r2
 80022ca:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d071      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80022dc:	e06c      	b.n	80023b8 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e2:	f003 031f 	and.w	r3, r3, #31
 80022e6:	2202      	movs	r2, #2
 80022e8:	409a      	lsls	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	4013      	ands	r3, r2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d02e      	beq.n	8002350 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	f003 0302 	and.w	r3, r3, #2
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d029      	beq.n	8002350 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0320 	and.w	r3, r3, #32
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10b      	bne.n	8002322 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f022 020a 	bic.w	r2, r2, #10
 8002318:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002326:	f003 021f 	and.w	r2, r3, #31
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	2102      	movs	r1, #2
 8002330:	fa01 f202 	lsl.w	r2, r1, r2
 8002334:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002342:	2b00      	cmp	r3, #0
 8002344:	d038      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800234e:	e033      	b.n	80023b8 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002354:	f003 031f 	and.w	r3, r3, #31
 8002358:	2208      	movs	r2, #8
 800235a:	409a      	lsls	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4013      	ands	r3, r2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d02a      	beq.n	80023ba <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	f003 0308 	and.w	r3, r3, #8
 800236a:	2b00      	cmp	r3, #0
 800236c:	d025      	beq.n	80023ba <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f022 020e 	bic.w	r2, r2, #14
 800237c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002382:	f003 021f 	and.w	r2, r3, #31
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238a:	2101      	movs	r1, #1
 800238c:	fa01 f202 	lsl.w	r2, r1, r2
 8002390:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2201      	movs	r2, #1
 8002396:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2201      	movs	r2, #1
 800239c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d004      	beq.n	80023ba <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80023b8:	bf00      	nop
 80023ba:	bf00      	nop
}
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
	...

080023dc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80023dc:	b480      	push	{r7}
 80023de:	b087      	sub	sp, #28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	461a      	mov	r2, r3
 80023ea:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d802      	bhi.n	80023f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80023f0:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80023f2:	617b      	str	r3, [r7, #20]
 80023f4:	e001      	b.n	80023fa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80023f6:	4b15      	ldr	r3, [pc, #84]	@ (800244c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80023f8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	b2db      	uxtb	r3, r3
 8002404:	3b08      	subs	r3, #8
 8002406:	4a12      	ldr	r2, [pc, #72]	@ (8002450 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002408:	fba2 2303 	umull	r2, r3, r2, r3
 800240c:	091b      	lsrs	r3, r3, #4
 800240e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002414:	089b      	lsrs	r3, r3, #2
 8002416:	009a      	lsls	r2, r3, #2
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	4413      	add	r3, r2
 800241c:	461a      	mov	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a0b      	ldr	r2, [pc, #44]	@ (8002454 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002426:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f003 031f 	and.w	r3, r3, #31
 800242e:	2201      	movs	r2, #1
 8002430:	409a      	lsls	r2, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002436:	bf00      	nop
 8002438:	371c      	adds	r7, #28
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	40020407 	.word	0x40020407
 8002448:	40020800 	.word	0x40020800
 800244c:	40020820 	.word	0x40020820
 8002450:	cccccccd 	.word	0xcccccccd
 8002454:	40020880 	.word	0x40020880

08002458 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002458:	b480      	push	{r7}
 800245a:	b085      	sub	sp, #20
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	b2db      	uxtb	r3, r3
 8002466:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002468:	68fa      	ldr	r2, [r7, #12]
 800246a:	4b0b      	ldr	r3, [pc, #44]	@ (8002498 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800246c:	4413      	add	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	461a      	mov	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a08      	ldr	r2, [pc, #32]	@ (800249c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800247a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	3b01      	subs	r3, #1
 8002480:	f003 031f 	and.w	r3, r3, #31
 8002484:	2201      	movs	r2, #1
 8002486:	409a      	lsls	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800248c:	bf00      	nop
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	1000823f 	.word	0x1000823f
 800249c:	40020940 	.word	0x40020940

080024a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b087      	sub	sp, #28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80024ae:	e15a      	b.n	8002766 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	2101      	movs	r1, #1
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	fa01 f303 	lsl.w	r3, r1, r3
 80024bc:	4013      	ands	r3, r2
 80024be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f000 814c 	beq.w	8002760 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 0303 	and.w	r3, r3, #3
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d005      	beq.n	80024e0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d130      	bne.n	8002542 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	2203      	movs	r2, #3
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	43db      	mvns	r3, r3
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	4013      	ands	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	68da      	ldr	r2, [r3, #12]
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	693a      	ldr	r2, [r7, #16]
 8002506:	4313      	orrs	r3, r2
 8002508:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002516:	2201      	movs	r2, #1
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	fa02 f303 	lsl.w	r3, r2, r3
 800251e:	43db      	mvns	r3, r3
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	4013      	ands	r3, r2
 8002524:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	091b      	lsrs	r3, r3, #4
 800252c:	f003 0201 	and.w	r2, r3, #1
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	4313      	orrs	r3, r2
 800253a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f003 0303 	and.w	r3, r3, #3
 800254a:	2b03      	cmp	r3, #3
 800254c:	d017      	beq.n	800257e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	2203      	movs	r2, #3
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	43db      	mvns	r3, r3
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	4013      	ands	r3, r2
 8002564:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	689a      	ldr	r2, [r3, #8]
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	fa02 f303 	lsl.w	r3, r2, r3
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	4313      	orrs	r3, r2
 8002576:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f003 0303 	and.w	r3, r3, #3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d123      	bne.n	80025d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	08da      	lsrs	r2, r3, #3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	3208      	adds	r2, #8
 8002592:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002596:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	220f      	movs	r2, #15
 80025a2:	fa02 f303 	lsl.w	r3, r2, r3
 80025a6:	43db      	mvns	r3, r3
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4013      	ands	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	691a      	ldr	r2, [r3, #16]
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	f003 0307 	and.w	r3, r3, #7
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	693a      	ldr	r2, [r7, #16]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	08da      	lsrs	r2, r3, #3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3208      	adds	r2, #8
 80025cc:	6939      	ldr	r1, [r7, #16]
 80025ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	2203      	movs	r2, #3
 80025de:	fa02 f303 	lsl.w	r3, r2, r3
 80025e2:	43db      	mvns	r3, r3
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	4013      	ands	r3, r2
 80025e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f003 0203 	and.w	r2, r3, #3
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	fa02 f303 	lsl.w	r3, r2, r3
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800260e:	2b00      	cmp	r3, #0
 8002610:	f000 80a6 	beq.w	8002760 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002614:	4b5b      	ldr	r3, [pc, #364]	@ (8002784 <HAL_GPIO_Init+0x2e4>)
 8002616:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002618:	4a5a      	ldr	r2, [pc, #360]	@ (8002784 <HAL_GPIO_Init+0x2e4>)
 800261a:	f043 0301 	orr.w	r3, r3, #1
 800261e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002620:	4b58      	ldr	r3, [pc, #352]	@ (8002784 <HAL_GPIO_Init+0x2e4>)
 8002622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002624:	f003 0301 	and.w	r3, r3, #1
 8002628:	60bb      	str	r3, [r7, #8]
 800262a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800262c:	4a56      	ldr	r2, [pc, #344]	@ (8002788 <HAL_GPIO_Init+0x2e8>)
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	089b      	lsrs	r3, r3, #2
 8002632:	3302      	adds	r3, #2
 8002634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002638:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	f003 0303 	and.w	r3, r3, #3
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	220f      	movs	r2, #15
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	43db      	mvns	r3, r3
 800264a:	693a      	ldr	r2, [r7, #16]
 800264c:	4013      	ands	r3, r2
 800264e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002656:	d01f      	beq.n	8002698 <HAL_GPIO_Init+0x1f8>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a4c      	ldr	r2, [pc, #304]	@ (800278c <HAL_GPIO_Init+0x2ec>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d019      	beq.n	8002694 <HAL_GPIO_Init+0x1f4>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a4b      	ldr	r2, [pc, #300]	@ (8002790 <HAL_GPIO_Init+0x2f0>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d013      	beq.n	8002690 <HAL_GPIO_Init+0x1f0>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a4a      	ldr	r2, [pc, #296]	@ (8002794 <HAL_GPIO_Init+0x2f4>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d00d      	beq.n	800268c <HAL_GPIO_Init+0x1ec>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a49      	ldr	r2, [pc, #292]	@ (8002798 <HAL_GPIO_Init+0x2f8>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d007      	beq.n	8002688 <HAL_GPIO_Init+0x1e8>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a48      	ldr	r2, [pc, #288]	@ (800279c <HAL_GPIO_Init+0x2fc>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d101      	bne.n	8002684 <HAL_GPIO_Init+0x1e4>
 8002680:	2305      	movs	r3, #5
 8002682:	e00a      	b.n	800269a <HAL_GPIO_Init+0x1fa>
 8002684:	2306      	movs	r3, #6
 8002686:	e008      	b.n	800269a <HAL_GPIO_Init+0x1fa>
 8002688:	2304      	movs	r3, #4
 800268a:	e006      	b.n	800269a <HAL_GPIO_Init+0x1fa>
 800268c:	2303      	movs	r3, #3
 800268e:	e004      	b.n	800269a <HAL_GPIO_Init+0x1fa>
 8002690:	2302      	movs	r3, #2
 8002692:	e002      	b.n	800269a <HAL_GPIO_Init+0x1fa>
 8002694:	2301      	movs	r3, #1
 8002696:	e000      	b.n	800269a <HAL_GPIO_Init+0x1fa>
 8002698:	2300      	movs	r3, #0
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	f002 0203 	and.w	r2, r2, #3
 80026a0:	0092      	lsls	r2, r2, #2
 80026a2:	4093      	lsls	r3, r2
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026aa:	4937      	ldr	r1, [pc, #220]	@ (8002788 <HAL_GPIO_Init+0x2e8>)
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	089b      	lsrs	r3, r3, #2
 80026b0:	3302      	adds	r3, #2
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026b8:	4b39      	ldr	r3, [pc, #228]	@ (80027a0 <HAL_GPIO_Init+0x300>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	43db      	mvns	r3, r3
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	4013      	ands	r3, r2
 80026c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d003      	beq.n	80026dc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	4313      	orrs	r3, r2
 80026da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026dc:	4a30      	ldr	r2, [pc, #192]	@ (80027a0 <HAL_GPIO_Init+0x300>)
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026e2:	4b2f      	ldr	r3, [pc, #188]	@ (80027a0 <HAL_GPIO_Init+0x300>)
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	43db      	mvns	r3, r3
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	4013      	ands	r3, r2
 80026f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d003      	beq.n	8002706 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4313      	orrs	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002706:	4a26      	ldr	r2, [pc, #152]	@ (80027a0 <HAL_GPIO_Init+0x300>)
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800270c:	4b24      	ldr	r3, [pc, #144]	@ (80027a0 <HAL_GPIO_Init+0x300>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	43db      	mvns	r3, r3
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	4013      	ands	r3, r2
 800271a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d003      	beq.n	8002730 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4313      	orrs	r3, r2
 800272e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002730:	4a1b      	ldr	r2, [pc, #108]	@ (80027a0 <HAL_GPIO_Init+0x300>)
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002736:	4b1a      	ldr	r3, [pc, #104]	@ (80027a0 <HAL_GPIO_Init+0x300>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	43db      	mvns	r3, r3
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	4013      	ands	r3, r2
 8002744:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4313      	orrs	r3, r2
 8002758:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800275a:	4a11      	ldr	r2, [pc, #68]	@ (80027a0 <HAL_GPIO_Init+0x300>)
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	3301      	adds	r3, #1
 8002764:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	fa22 f303 	lsr.w	r3, r2, r3
 8002770:	2b00      	cmp	r3, #0
 8002772:	f47f ae9d 	bne.w	80024b0 <HAL_GPIO_Init+0x10>
  }
}
 8002776:	bf00      	nop
 8002778:	bf00      	nop
 800277a:	371c      	adds	r7, #28
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	40021000 	.word	0x40021000
 8002788:	40010000 	.word	0x40010000
 800278c:	48000400 	.word	0x48000400
 8002790:	48000800 	.word	0x48000800
 8002794:	48000c00 	.word	0x48000c00
 8002798:	48001000 	.word	0x48001000
 800279c:	48001400 	.word	0x48001400
 80027a0:	40010400 	.word	0x40010400

080027a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	460b      	mov	r3, r1
 80027ae:	807b      	strh	r3, [r7, #2]
 80027b0:	4613      	mov	r3, r2
 80027b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027b4:	787b      	ldrb	r3, [r7, #1]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027ba:	887a      	ldrh	r2, [r7, #2]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027c0:	e002      	b.n	80027c8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027c2:	887a      	ldrh	r2, [r7, #2]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80027de:	4b08      	ldr	r3, [pc, #32]	@ (8002800 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027e0:	695a      	ldr	r2, [r3, #20]
 80027e2:	88fb      	ldrh	r3, [r7, #6]
 80027e4:	4013      	ands	r3, r2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d006      	beq.n	80027f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027ea:	4a05      	ldr	r2, [pc, #20]	@ (8002800 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027ec:	88fb      	ldrh	r3, [r7, #6]
 80027ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027f0:	88fb      	ldrh	r3, [r7, #6]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f000 f806 	bl	8002804 <HAL_GPIO_EXTI_Callback>
  }
}
 80027f8:	bf00      	nop
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}
 8002800:	40010400 	.word	0x40010400

08002804 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	4603      	mov	r3, r0
 800280c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800280e:	bf00      	nop
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
	...

0800281c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d141      	bne.n	80028ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800282a:	4b4b      	ldr	r3, [pc, #300]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002836:	d131      	bne.n	800289c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002838:	4b47      	ldr	r3, [pc, #284]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800283a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800283e:	4a46      	ldr	r2, [pc, #280]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002840:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002844:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002848:	4b43      	ldr	r3, [pc, #268]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002850:	4a41      	ldr	r2, [pc, #260]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002852:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002856:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002858:	4b40      	ldr	r3, [pc, #256]	@ (800295c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2232      	movs	r2, #50	@ 0x32
 800285e:	fb02 f303 	mul.w	r3, r2, r3
 8002862:	4a3f      	ldr	r2, [pc, #252]	@ (8002960 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002864:	fba2 2303 	umull	r2, r3, r2, r3
 8002868:	0c9b      	lsrs	r3, r3, #18
 800286a:	3301      	adds	r3, #1
 800286c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800286e:	e002      	b.n	8002876 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	3b01      	subs	r3, #1
 8002874:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002876:	4b38      	ldr	r3, [pc, #224]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800287e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002882:	d102      	bne.n	800288a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1f2      	bne.n	8002870 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800288a:	4b33      	ldr	r3, [pc, #204]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002892:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002896:	d158      	bne.n	800294a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e057      	b.n	800294c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800289c:	4b2e      	ldr	r3, [pc, #184]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800289e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028a2:	4a2d      	ldr	r2, [pc, #180]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80028ac:	e04d      	b.n	800294a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028b4:	d141      	bne.n	800293a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80028b6:	4b28      	ldr	r3, [pc, #160]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028c2:	d131      	bne.n	8002928 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028c4:	4b24      	ldr	r3, [pc, #144]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028ca:	4a23      	ldr	r2, [pc, #140]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028d4:	4b20      	ldr	r3, [pc, #128]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028e4:	4b1d      	ldr	r3, [pc, #116]	@ (800295c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2232      	movs	r2, #50	@ 0x32
 80028ea:	fb02 f303 	mul.w	r3, r2, r3
 80028ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002960 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80028f0:	fba2 2303 	umull	r2, r3, r2, r3
 80028f4:	0c9b      	lsrs	r3, r3, #18
 80028f6:	3301      	adds	r3, #1
 80028f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028fa:	e002      	b.n	8002902 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	3b01      	subs	r3, #1
 8002900:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002902:	4b15      	ldr	r3, [pc, #84]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800290a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800290e:	d102      	bne.n	8002916 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1f2      	bne.n	80028fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002916:	4b10      	ldr	r3, [pc, #64]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800291e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002922:	d112      	bne.n	800294a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e011      	b.n	800294c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002928:	4b0b      	ldr	r3, [pc, #44]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800292a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800292e:	4a0a      	ldr	r2, [pc, #40]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002930:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002934:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002938:	e007      	b.n	800294a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800293a:	4b07      	ldr	r3, [pc, #28]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002942:	4a05      	ldr	r2, [pc, #20]	@ (8002958 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002944:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002948:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800294a:	2300      	movs	r3, #0
}
 800294c:	4618      	mov	r0, r3
 800294e:	3714      	adds	r7, #20
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr
 8002958:	40007000 	.word	0x40007000
 800295c:	2000000c 	.word	0x2000000c
 8002960:	431bde83 	.word	0x431bde83

08002964 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002964:	b480      	push	{r7}
 8002966:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002968:	4b05      	ldr	r3, [pc, #20]	@ (8002980 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	4a04      	ldr	r2, [pc, #16]	@ (8002980 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800296e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002972:	6093      	str	r3, [r2, #8]
}
 8002974:	bf00      	nop
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	40007000 	.word	0x40007000

08002984 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b088      	sub	sp, #32
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e2fe      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d075      	beq.n	8002a8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029a2:	4b97      	ldr	r3, [pc, #604]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 030c 	and.w	r3, r3, #12
 80029aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029ac:	4b94      	ldr	r3, [pc, #592]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	f003 0303 	and.w	r3, r3, #3
 80029b4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	2b0c      	cmp	r3, #12
 80029ba:	d102      	bne.n	80029c2 <HAL_RCC_OscConfig+0x3e>
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	2b03      	cmp	r3, #3
 80029c0:	d002      	beq.n	80029c8 <HAL_RCC_OscConfig+0x44>
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	2b08      	cmp	r3, #8
 80029c6:	d10b      	bne.n	80029e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c8:	4b8d      	ldr	r3, [pc, #564]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d05b      	beq.n	8002a8c <HAL_RCC_OscConfig+0x108>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d157      	bne.n	8002a8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e2d9      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029e8:	d106      	bne.n	80029f8 <HAL_RCC_OscConfig+0x74>
 80029ea:	4b85      	ldr	r3, [pc, #532]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a84      	ldr	r2, [pc, #528]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 80029f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029f4:	6013      	str	r3, [r2, #0]
 80029f6:	e01d      	b.n	8002a34 <HAL_RCC_OscConfig+0xb0>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a00:	d10c      	bne.n	8002a1c <HAL_RCC_OscConfig+0x98>
 8002a02:	4b7f      	ldr	r3, [pc, #508]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a7e      	ldr	r2, [pc, #504]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002a08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a0c:	6013      	str	r3, [r2, #0]
 8002a0e:	4b7c      	ldr	r3, [pc, #496]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a7b      	ldr	r2, [pc, #492]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002a14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a18:	6013      	str	r3, [r2, #0]
 8002a1a:	e00b      	b.n	8002a34 <HAL_RCC_OscConfig+0xb0>
 8002a1c:	4b78      	ldr	r3, [pc, #480]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a77      	ldr	r2, [pc, #476]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002a22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a26:	6013      	str	r3, [r2, #0]
 8002a28:	4b75      	ldr	r3, [pc, #468]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a74      	ldr	r2, [pc, #464]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002a2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d013      	beq.n	8002a64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a3c:	f7ff f96c 	bl	8001d18 <HAL_GetTick>
 8002a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a44:	f7ff f968 	bl	8001d18 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b64      	cmp	r3, #100	@ 0x64
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e29e      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a56:	4b6a      	ldr	r3, [pc, #424]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0f0      	beq.n	8002a44 <HAL_RCC_OscConfig+0xc0>
 8002a62:	e014      	b.n	8002a8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a64:	f7ff f958 	bl	8001d18 <HAL_GetTick>
 8002a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a6a:	e008      	b.n	8002a7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a6c:	f7ff f954 	bl	8001d18 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b64      	cmp	r3, #100	@ 0x64
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e28a      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a7e:	4b60      	ldr	r3, [pc, #384]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1f0      	bne.n	8002a6c <HAL_RCC_OscConfig+0xe8>
 8002a8a:	e000      	b.n	8002a8e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d075      	beq.n	8002b86 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a9a:	4b59      	ldr	r3, [pc, #356]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 030c 	and.w	r3, r3, #12
 8002aa2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002aa4:	4b56      	ldr	r3, [pc, #344]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	f003 0303 	and.w	r3, r3, #3
 8002aac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	2b0c      	cmp	r3, #12
 8002ab2:	d102      	bne.n	8002aba <HAL_RCC_OscConfig+0x136>
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d002      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x13c>
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	2b04      	cmp	r3, #4
 8002abe:	d11f      	bne.n	8002b00 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ac0:	4b4f      	ldr	r3, [pc, #316]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d005      	beq.n	8002ad8 <HAL_RCC_OscConfig+0x154>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e25d      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad8:	4b49      	ldr	r3, [pc, #292]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	061b      	lsls	r3, r3, #24
 8002ae6:	4946      	ldr	r1, [pc, #280]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002aec:	4b45      	ldr	r3, [pc, #276]	@ (8002c04 <HAL_RCC_OscConfig+0x280>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f7ff f8c5 	bl	8001c80 <HAL_InitTick>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d043      	beq.n	8002b84 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e249      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d023      	beq.n	8002b50 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b08:	4b3d      	ldr	r3, [pc, #244]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a3c      	ldr	r2, [pc, #240]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002b0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b14:	f7ff f900 	bl	8001d18 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b1a:	e008      	b.n	8002b2e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b1c:	f7ff f8fc 	bl	8001d18 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e232      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b2e:	4b34      	ldr	r3, [pc, #208]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d0f0      	beq.n	8002b1c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b3a:	4b31      	ldr	r3, [pc, #196]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	691b      	ldr	r3, [r3, #16]
 8002b46:	061b      	lsls	r3, r3, #24
 8002b48:	492d      	ldr	r1, [pc, #180]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	604b      	str	r3, [r1, #4]
 8002b4e:	e01a      	b.n	8002b86 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b50:	4b2b      	ldr	r3, [pc, #172]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a2a      	ldr	r2, [pc, #168]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002b56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b5c:	f7ff f8dc 	bl	8001d18 <HAL_GetTick>
 8002b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b62:	e008      	b.n	8002b76 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b64:	f7ff f8d8 	bl	8001d18 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e20e      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b76:	4b22      	ldr	r3, [pc, #136]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d1f0      	bne.n	8002b64 <HAL_RCC_OscConfig+0x1e0>
 8002b82:	e000      	b.n	8002b86 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b84:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0308 	and.w	r3, r3, #8
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d041      	beq.n	8002c16 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d01c      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b9a:	4b19      	ldr	r3, [pc, #100]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002b9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ba0:	4a17      	ldr	r2, [pc, #92]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002ba2:	f043 0301 	orr.w	r3, r3, #1
 8002ba6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002baa:	f7ff f8b5 	bl	8001d18 <HAL_GetTick>
 8002bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bb0:	e008      	b.n	8002bc4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bb2:	f7ff f8b1 	bl	8001d18 <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e1e7      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002bc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d0ef      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x22e>
 8002bd2:	e020      	b.n	8002c16 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002bd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bda:	4a09      	ldr	r2, [pc, #36]	@ (8002c00 <HAL_RCC_OscConfig+0x27c>)
 8002bdc:	f023 0301 	bic.w	r3, r3, #1
 8002be0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be4:	f7ff f898 	bl	8001d18 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bea:	e00d      	b.n	8002c08 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bec:	f7ff f894 	bl	8001d18 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d906      	bls.n	8002c08 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e1ca      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
 8002bfe:	bf00      	nop
 8002c00:	40021000 	.word	0x40021000
 8002c04:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c08:	4b8c      	ldr	r3, [pc, #560]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002c0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1ea      	bne.n	8002bec <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 0304 	and.w	r3, r3, #4
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 80a6 	beq.w	8002d70 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c24:	2300      	movs	r3, #0
 8002c26:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c28:	4b84      	ldr	r3, [pc, #528]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d101      	bne.n	8002c38 <HAL_RCC_OscConfig+0x2b4>
 8002c34:	2301      	movs	r3, #1
 8002c36:	e000      	b.n	8002c3a <HAL_RCC_OscConfig+0x2b6>
 8002c38:	2300      	movs	r3, #0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00d      	beq.n	8002c5a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c3e:	4b7f      	ldr	r3, [pc, #508]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c42:	4a7e      	ldr	r2, [pc, #504]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c48:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c4a:	4b7c      	ldr	r3, [pc, #496]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002c56:	2301      	movs	r3, #1
 8002c58:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c5a:	4b79      	ldr	r3, [pc, #484]	@ (8002e40 <HAL_RCC_OscConfig+0x4bc>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d118      	bne.n	8002c98 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c66:	4b76      	ldr	r3, [pc, #472]	@ (8002e40 <HAL_RCC_OscConfig+0x4bc>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a75      	ldr	r2, [pc, #468]	@ (8002e40 <HAL_RCC_OscConfig+0x4bc>)
 8002c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c72:	f7ff f851 	bl	8001d18 <HAL_GetTick>
 8002c76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c78:	e008      	b.n	8002c8c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c7a:	f7ff f84d 	bl	8001d18 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d901      	bls.n	8002c8c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e183      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c8c:	4b6c      	ldr	r3, [pc, #432]	@ (8002e40 <HAL_RCC_OscConfig+0x4bc>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d0f0      	beq.n	8002c7a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d108      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x32e>
 8002ca0:	4b66      	ldr	r3, [pc, #408]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ca6:	4a65      	ldr	r2, [pc, #404]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002ca8:	f043 0301 	orr.w	r3, r3, #1
 8002cac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cb0:	e024      	b.n	8002cfc <HAL_RCC_OscConfig+0x378>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	2b05      	cmp	r3, #5
 8002cb8:	d110      	bne.n	8002cdc <HAL_RCC_OscConfig+0x358>
 8002cba:	4b60      	ldr	r3, [pc, #384]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cc0:	4a5e      	ldr	r2, [pc, #376]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002cc2:	f043 0304 	orr.w	r3, r3, #4
 8002cc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cca:	4b5c      	ldr	r3, [pc, #368]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cd0:	4a5a      	ldr	r2, [pc, #360]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002cd2:	f043 0301 	orr.w	r3, r3, #1
 8002cd6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cda:	e00f      	b.n	8002cfc <HAL_RCC_OscConfig+0x378>
 8002cdc:	4b57      	ldr	r3, [pc, #348]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce2:	4a56      	ldr	r2, [pc, #344]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002ce4:	f023 0301 	bic.w	r3, r3, #1
 8002ce8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cec:	4b53      	ldr	r3, [pc, #332]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cf2:	4a52      	ldr	r2, [pc, #328]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002cf4:	f023 0304 	bic.w	r3, r3, #4
 8002cf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d016      	beq.n	8002d32 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d04:	f7ff f808 	bl	8001d18 <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d0a:	e00a      	b.n	8002d22 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d0c:	f7ff f804 	bl	8001d18 <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e138      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d22:	4b46      	ldr	r3, [pc, #280]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d28:	f003 0302 	and.w	r3, r3, #2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d0ed      	beq.n	8002d0c <HAL_RCC_OscConfig+0x388>
 8002d30:	e015      	b.n	8002d5e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d32:	f7fe fff1 	bl	8001d18 <HAL_GetTick>
 8002d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d38:	e00a      	b.n	8002d50 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d3a:	f7fe ffed 	bl	8001d18 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e121      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d50:	4b3a      	ldr	r3, [pc, #232]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1ed      	bne.n	8002d3a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d5e:	7ffb      	ldrb	r3, [r7, #31]
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d105      	bne.n	8002d70 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d64:	4b35      	ldr	r3, [pc, #212]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002d66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d68:	4a34      	ldr	r2, [pc, #208]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002d6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d6e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0320 	and.w	r3, r3, #32
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d03c      	beq.n	8002df6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d01c      	beq.n	8002dbe <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d84:	4b2d      	ldr	r3, [pc, #180]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002d86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d8a:	4a2c      	ldr	r2, [pc, #176]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002d8c:	f043 0301 	orr.w	r3, r3, #1
 8002d90:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d94:	f7fe ffc0 	bl	8001d18 <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d9c:	f7fe ffbc 	bl	8001d18 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e0f2      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002dae:	4b23      	ldr	r3, [pc, #140]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002db0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002db4:	f003 0302 	and.w	r3, r3, #2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0ef      	beq.n	8002d9c <HAL_RCC_OscConfig+0x418>
 8002dbc:	e01b      	b.n	8002df6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002dbe:	4b1f      	ldr	r3, [pc, #124]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002dc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002dc6:	f023 0301 	bic.w	r3, r3, #1
 8002dca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dce:	f7fe ffa3 	bl	8001d18 <HAL_GetTick>
 8002dd2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002dd4:	e008      	b.n	8002de8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dd6:	f7fe ff9f 	bl	8001d18 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	2b02      	cmp	r3, #2
 8002de2:	d901      	bls.n	8002de8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002de4:	2303      	movs	r3, #3
 8002de6:	e0d5      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002de8:	4b14      	ldr	r3, [pc, #80]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002dea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1ef      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	69db      	ldr	r3, [r3, #28]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f000 80c9 	beq.w	8002f92 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e00:	4b0e      	ldr	r3, [pc, #56]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	f003 030c 	and.w	r3, r3, #12
 8002e08:	2b0c      	cmp	r3, #12
 8002e0a:	f000 8083 	beq.w	8002f14 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	69db      	ldr	r3, [r3, #28]
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d15e      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e16:	4b09      	ldr	r3, [pc, #36]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a08      	ldr	r2, [pc, #32]	@ (8002e3c <HAL_RCC_OscConfig+0x4b8>)
 8002e1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e22:	f7fe ff79 	bl	8001d18 <HAL_GetTick>
 8002e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e28:	e00c      	b.n	8002e44 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2a:	f7fe ff75 	bl	8001d18 <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d905      	bls.n	8002e44 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e0ab      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e44:	4b55      	ldr	r3, [pc, #340]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d1ec      	bne.n	8002e2a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e50:	4b52      	ldr	r3, [pc, #328]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002e52:	68da      	ldr	r2, [r3, #12]
 8002e54:	4b52      	ldr	r3, [pc, #328]	@ (8002fa0 <HAL_RCC_OscConfig+0x61c>)
 8002e56:	4013      	ands	r3, r2
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	6a11      	ldr	r1, [r2, #32]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e60:	3a01      	subs	r2, #1
 8002e62:	0112      	lsls	r2, r2, #4
 8002e64:	4311      	orrs	r1, r2
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002e6a:	0212      	lsls	r2, r2, #8
 8002e6c:	4311      	orrs	r1, r2
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002e72:	0852      	lsrs	r2, r2, #1
 8002e74:	3a01      	subs	r2, #1
 8002e76:	0552      	lsls	r2, r2, #21
 8002e78:	4311      	orrs	r1, r2
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002e7e:	0852      	lsrs	r2, r2, #1
 8002e80:	3a01      	subs	r2, #1
 8002e82:	0652      	lsls	r2, r2, #25
 8002e84:	4311      	orrs	r1, r2
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e8a:	06d2      	lsls	r2, r2, #27
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	4943      	ldr	r1, [pc, #268]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e94:	4b41      	ldr	r3, [pc, #260]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a40      	ldr	r2, [pc, #256]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002e9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e9e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ea0:	4b3e      	ldr	r3, [pc, #248]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	4a3d      	ldr	r2, [pc, #244]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002ea6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002eaa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eac:	f7fe ff34 	bl	8001d18 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb4:	f7fe ff30 	bl	8001d18 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e066      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ec6:	4b35      	ldr	r3, [pc, #212]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d0f0      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x530>
 8002ed2:	e05e      	b.n	8002f92 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ed4:	4b31      	ldr	r3, [pc, #196]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a30      	ldr	r2, [pc, #192]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002eda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ede:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee0:	f7fe ff1a 	bl	8001d18 <HAL_GetTick>
 8002ee4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ee6:	e008      	b.n	8002efa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee8:	f7fe ff16 	bl	8001d18 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e04c      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002efa:	4b28      	ldr	r3, [pc, #160]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1f0      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002f06:	4b25      	ldr	r3, [pc, #148]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002f08:	68da      	ldr	r2, [r3, #12]
 8002f0a:	4924      	ldr	r1, [pc, #144]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002f0c:	4b25      	ldr	r3, [pc, #148]	@ (8002fa4 <HAL_RCC_OscConfig+0x620>)
 8002f0e:	4013      	ands	r3, r2
 8002f10:	60cb      	str	r3, [r1, #12]
 8002f12:	e03e      	b.n	8002f92 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	69db      	ldr	r3, [r3, #28]
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d101      	bne.n	8002f20 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e039      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002f20:	4b1e      	ldr	r3, [pc, #120]	@ (8002f9c <HAL_RCC_OscConfig+0x618>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	f003 0203 	and.w	r2, r3, #3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d12c      	bne.n	8002f8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d123      	bne.n	8002f8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f50:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d11b      	bne.n	8002f8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f60:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d113      	bne.n	8002f8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f70:	085b      	lsrs	r3, r3, #1
 8002f72:	3b01      	subs	r3, #1
 8002f74:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d109      	bne.n	8002f8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f84:	085b      	lsrs	r3, r3, #1
 8002f86:	3b01      	subs	r3, #1
 8002f88:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d001      	beq.n	8002f92 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e000      	b.n	8002f94 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3720      	adds	r7, #32
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40021000 	.word	0x40021000
 8002fa0:	019f800c 	.word	0x019f800c
 8002fa4:	feeefffc 	.word	0xfeeefffc

08002fa8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e11e      	b.n	80031fe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fc0:	4b91      	ldr	r3, [pc, #580]	@ (8003208 <HAL_RCC_ClockConfig+0x260>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 030f 	and.w	r3, r3, #15
 8002fc8:	683a      	ldr	r2, [r7, #0]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d910      	bls.n	8002ff0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fce:	4b8e      	ldr	r3, [pc, #568]	@ (8003208 <HAL_RCC_ClockConfig+0x260>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f023 020f 	bic.w	r2, r3, #15
 8002fd6:	498c      	ldr	r1, [pc, #560]	@ (8003208 <HAL_RCC_ClockConfig+0x260>)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fde:	4b8a      	ldr	r3, [pc, #552]	@ (8003208 <HAL_RCC_ClockConfig+0x260>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d001      	beq.n	8002ff0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e106      	b.n	80031fe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d073      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	2b03      	cmp	r3, #3
 8003002:	d129      	bne.n	8003058 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003004:	4b81      	ldr	r3, [pc, #516]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d101      	bne.n	8003014 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e0f4      	b.n	80031fe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003014:	f000 f99e 	bl	8003354 <RCC_GetSysClockFreqFromPLLSource>
 8003018:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	4a7c      	ldr	r2, [pc, #496]	@ (8003210 <HAL_RCC_ClockConfig+0x268>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d93f      	bls.n	80030a2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003022:	4b7a      	ldr	r3, [pc, #488]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d009      	beq.n	8003042 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003036:	2b00      	cmp	r3, #0
 8003038:	d033      	beq.n	80030a2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800303e:	2b00      	cmp	r3, #0
 8003040:	d12f      	bne.n	80030a2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003042:	4b72      	ldr	r3, [pc, #456]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800304a:	4a70      	ldr	r2, [pc, #448]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 800304c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003050:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003052:	2380      	movs	r3, #128	@ 0x80
 8003054:	617b      	str	r3, [r7, #20]
 8003056:	e024      	b.n	80030a2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2b02      	cmp	r3, #2
 800305e:	d107      	bne.n	8003070 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003060:	4b6a      	ldr	r3, [pc, #424]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d109      	bne.n	8003080 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e0c6      	b.n	80031fe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003070:	4b66      	ldr	r3, [pc, #408]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003078:	2b00      	cmp	r3, #0
 800307a:	d101      	bne.n	8003080 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e0be      	b.n	80031fe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003080:	f000 f8ce 	bl	8003220 <HAL_RCC_GetSysClockFreq>
 8003084:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	4a61      	ldr	r2, [pc, #388]	@ (8003210 <HAL_RCC_ClockConfig+0x268>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d909      	bls.n	80030a2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800308e:	4b5f      	ldr	r3, [pc, #380]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003096:	4a5d      	ldr	r2, [pc, #372]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003098:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800309c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800309e:	2380      	movs	r3, #128	@ 0x80
 80030a0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030a2:	4b5a      	ldr	r3, [pc, #360]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	f023 0203 	bic.w	r2, r3, #3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	4957      	ldr	r1, [pc, #348]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030b4:	f7fe fe30 	bl	8001d18 <HAL_GetTick>
 80030b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ba:	e00a      	b.n	80030d2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030bc:	f7fe fe2c 	bl	8001d18 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e095      	b.n	80031fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030d2:	4b4e      	ldr	r3, [pc, #312]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f003 020c 	and.w	r2, r3, #12
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d1eb      	bne.n	80030bc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d023      	beq.n	8003138 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0304 	and.w	r3, r3, #4
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d005      	beq.n	8003108 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030fc:	4b43      	ldr	r3, [pc, #268]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	4a42      	ldr	r2, [pc, #264]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003102:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003106:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0308 	and.w	r3, r3, #8
 8003110:	2b00      	cmp	r3, #0
 8003112:	d007      	beq.n	8003124 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003114:	4b3d      	ldr	r3, [pc, #244]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800311c:	4a3b      	ldr	r2, [pc, #236]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 800311e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003122:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003124:	4b39      	ldr	r3, [pc, #228]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	4936      	ldr	r1, [pc, #216]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003132:	4313      	orrs	r3, r2
 8003134:	608b      	str	r3, [r1, #8]
 8003136:	e008      	b.n	800314a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	2b80      	cmp	r3, #128	@ 0x80
 800313c:	d105      	bne.n	800314a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800313e:	4b33      	ldr	r3, [pc, #204]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	4a32      	ldr	r2, [pc, #200]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 8003144:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003148:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800314a:	4b2f      	ldr	r3, [pc, #188]	@ (8003208 <HAL_RCC_ClockConfig+0x260>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 030f 	and.w	r3, r3, #15
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	429a      	cmp	r2, r3
 8003156:	d21d      	bcs.n	8003194 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003158:	4b2b      	ldr	r3, [pc, #172]	@ (8003208 <HAL_RCC_ClockConfig+0x260>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f023 020f 	bic.w	r2, r3, #15
 8003160:	4929      	ldr	r1, [pc, #164]	@ (8003208 <HAL_RCC_ClockConfig+0x260>)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	4313      	orrs	r3, r2
 8003166:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003168:	f7fe fdd6 	bl	8001d18 <HAL_GetTick>
 800316c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800316e:	e00a      	b.n	8003186 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003170:	f7fe fdd2 	bl	8001d18 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800317e:	4293      	cmp	r3, r2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e03b      	b.n	80031fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003186:	4b20      	ldr	r3, [pc, #128]	@ (8003208 <HAL_RCC_ClockConfig+0x260>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 030f 	and.w	r3, r3, #15
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	429a      	cmp	r2, r3
 8003192:	d1ed      	bne.n	8003170 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	2b00      	cmp	r3, #0
 800319e:	d008      	beq.n	80031b2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031a0:	4b1a      	ldr	r3, [pc, #104]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	4917      	ldr	r1, [pc, #92]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0308 	and.w	r3, r3, #8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d009      	beq.n	80031d2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031be:	4b13      	ldr	r3, [pc, #76]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	490f      	ldr	r1, [pc, #60]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031d2:	f000 f825 	bl	8003220 <HAL_RCC_GetSysClockFreq>
 80031d6:	4602      	mov	r2, r0
 80031d8:	4b0c      	ldr	r3, [pc, #48]	@ (800320c <HAL_RCC_ClockConfig+0x264>)
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	091b      	lsrs	r3, r3, #4
 80031de:	f003 030f 	and.w	r3, r3, #15
 80031e2:	490c      	ldr	r1, [pc, #48]	@ (8003214 <HAL_RCC_ClockConfig+0x26c>)
 80031e4:	5ccb      	ldrb	r3, [r1, r3]
 80031e6:	f003 031f 	and.w	r3, r3, #31
 80031ea:	fa22 f303 	lsr.w	r3, r2, r3
 80031ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003218 <HAL_RCC_ClockConfig+0x270>)
 80031f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80031f2:	4b0a      	ldr	r3, [pc, #40]	@ (800321c <HAL_RCC_ClockConfig+0x274>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fe fd42 	bl	8001c80 <HAL_InitTick>
 80031fc:	4603      	mov	r3, r0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3718      	adds	r7, #24
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	40022000 	.word	0x40022000
 800320c:	40021000 	.word	0x40021000
 8003210:	04c4b400 	.word	0x04c4b400
 8003214:	0800bde4 	.word	0x0800bde4
 8003218:	2000000c 	.word	0x2000000c
 800321c:	20000010 	.word	0x20000010

08003220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003220:	b480      	push	{r7}
 8003222:	b087      	sub	sp, #28
 8003224:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003226:	4b2c      	ldr	r3, [pc, #176]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 030c 	and.w	r3, r3, #12
 800322e:	2b04      	cmp	r3, #4
 8003230:	d102      	bne.n	8003238 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003232:	4b2a      	ldr	r3, [pc, #168]	@ (80032dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003234:	613b      	str	r3, [r7, #16]
 8003236:	e047      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003238:	4b27      	ldr	r3, [pc, #156]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f003 030c 	and.w	r3, r3, #12
 8003240:	2b08      	cmp	r3, #8
 8003242:	d102      	bne.n	800324a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003244:	4b26      	ldr	r3, [pc, #152]	@ (80032e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003246:	613b      	str	r3, [r7, #16]
 8003248:	e03e      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800324a:	4b23      	ldr	r3, [pc, #140]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f003 030c 	and.w	r3, r3, #12
 8003252:	2b0c      	cmp	r3, #12
 8003254:	d136      	bne.n	80032c4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003256:	4b20      	ldr	r3, [pc, #128]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	f003 0303 	and.w	r3, r3, #3
 800325e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003260:	4b1d      	ldr	r3, [pc, #116]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	091b      	lsrs	r3, r3, #4
 8003266:	f003 030f 	and.w	r3, r3, #15
 800326a:	3301      	adds	r3, #1
 800326c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2b03      	cmp	r3, #3
 8003272:	d10c      	bne.n	800328e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003274:	4a1a      	ldr	r2, [pc, #104]	@ (80032e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	fbb2 f3f3 	udiv	r3, r2, r3
 800327c:	4a16      	ldr	r2, [pc, #88]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800327e:	68d2      	ldr	r2, [r2, #12]
 8003280:	0a12      	lsrs	r2, r2, #8
 8003282:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003286:	fb02 f303 	mul.w	r3, r2, r3
 800328a:	617b      	str	r3, [r7, #20]
      break;
 800328c:	e00c      	b.n	80032a8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800328e:	4a13      	ldr	r2, [pc, #76]	@ (80032dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	fbb2 f3f3 	udiv	r3, r2, r3
 8003296:	4a10      	ldr	r2, [pc, #64]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003298:	68d2      	ldr	r2, [r2, #12]
 800329a:	0a12      	lsrs	r2, r2, #8
 800329c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80032a0:	fb02 f303 	mul.w	r3, r2, r3
 80032a4:	617b      	str	r3, [r7, #20]
      break;
 80032a6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032a8:	4b0b      	ldr	r3, [pc, #44]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	0e5b      	lsrs	r3, r3, #25
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	3301      	adds	r3, #1
 80032b4:	005b      	lsls	r3, r3, #1
 80032b6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80032b8:	697a      	ldr	r2, [r7, #20]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c0:	613b      	str	r3, [r7, #16]
 80032c2:	e001      	b.n	80032c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80032c4:	2300      	movs	r3, #0
 80032c6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80032c8:	693b      	ldr	r3, [r7, #16]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	371c      	adds	r7, #28
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40021000 	.word	0x40021000
 80032dc:	00f42400 	.word	0x00f42400
 80032e0:	016e3600 	.word	0x016e3600

080032e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032e8:	4b03      	ldr	r3, [pc, #12]	@ (80032f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80032ea:	681b      	ldr	r3, [r3, #0]
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	2000000c 	.word	0x2000000c

080032fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003300:	f7ff fff0 	bl	80032e4 <HAL_RCC_GetHCLKFreq>
 8003304:	4602      	mov	r2, r0
 8003306:	4b06      	ldr	r3, [pc, #24]	@ (8003320 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	0a1b      	lsrs	r3, r3, #8
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	4904      	ldr	r1, [pc, #16]	@ (8003324 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003312:	5ccb      	ldrb	r3, [r1, r3]
 8003314:	f003 031f 	and.w	r3, r3, #31
 8003318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800331c:	4618      	mov	r0, r3
 800331e:	bd80      	pop	{r7, pc}
 8003320:	40021000 	.word	0x40021000
 8003324:	0800bdf4 	.word	0x0800bdf4

08003328 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800332c:	f7ff ffda 	bl	80032e4 <HAL_RCC_GetHCLKFreq>
 8003330:	4602      	mov	r2, r0
 8003332:	4b06      	ldr	r3, [pc, #24]	@ (800334c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	0adb      	lsrs	r3, r3, #11
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	4904      	ldr	r1, [pc, #16]	@ (8003350 <HAL_RCC_GetPCLK2Freq+0x28>)
 800333e:	5ccb      	ldrb	r3, [r1, r3]
 8003340:	f003 031f 	and.w	r3, r3, #31
 8003344:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003348:	4618      	mov	r0, r3
 800334a:	bd80      	pop	{r7, pc}
 800334c:	40021000 	.word	0x40021000
 8003350:	0800bdf4 	.word	0x0800bdf4

08003354 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003354:	b480      	push	{r7}
 8003356:	b087      	sub	sp, #28
 8003358:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800335a:	4b1e      	ldr	r3, [pc, #120]	@ (80033d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	f003 0303 	and.w	r3, r3, #3
 8003362:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003364:	4b1b      	ldr	r3, [pc, #108]	@ (80033d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	091b      	lsrs	r3, r3, #4
 800336a:	f003 030f 	and.w	r3, r3, #15
 800336e:	3301      	adds	r3, #1
 8003370:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	2b03      	cmp	r3, #3
 8003376:	d10c      	bne.n	8003392 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003378:	4a17      	ldr	r2, [pc, #92]	@ (80033d8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003380:	4a14      	ldr	r2, [pc, #80]	@ (80033d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003382:	68d2      	ldr	r2, [r2, #12]
 8003384:	0a12      	lsrs	r2, r2, #8
 8003386:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800338a:	fb02 f303 	mul.w	r3, r2, r3
 800338e:	617b      	str	r3, [r7, #20]
    break;
 8003390:	e00c      	b.n	80033ac <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003392:	4a12      	ldr	r2, [pc, #72]	@ (80033dc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	fbb2 f3f3 	udiv	r3, r2, r3
 800339a:	4a0e      	ldr	r2, [pc, #56]	@ (80033d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800339c:	68d2      	ldr	r2, [r2, #12]
 800339e:	0a12      	lsrs	r2, r2, #8
 80033a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80033a4:	fb02 f303 	mul.w	r3, r2, r3
 80033a8:	617b      	str	r3, [r7, #20]
    break;
 80033aa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033ac:	4b09      	ldr	r3, [pc, #36]	@ (80033d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	0e5b      	lsrs	r3, r3, #25
 80033b2:	f003 0303 	and.w	r3, r3, #3
 80033b6:	3301      	adds	r3, #1
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80033bc:	697a      	ldr	r2, [r7, #20]
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80033c6:	687b      	ldr	r3, [r7, #4]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	371c      	adds	r7, #28
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	40021000 	.word	0x40021000
 80033d8:	016e3600 	.word	0x016e3600
 80033dc:	00f42400 	.word	0x00f42400

080033e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033e8:	2300      	movs	r3, #0
 80033ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033ec:	2300      	movs	r3, #0
 80033ee:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 8098 	beq.w	800352e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033fe:	2300      	movs	r3, #0
 8003400:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003402:	4b43      	ldr	r3, [pc, #268]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d10d      	bne.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800340e:	4b40      	ldr	r3, [pc, #256]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003412:	4a3f      	ldr	r2, [pc, #252]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003414:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003418:	6593      	str	r3, [r2, #88]	@ 0x58
 800341a:	4b3d      	ldr	r3, [pc, #244]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800341c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003422:	60bb      	str	r3, [r7, #8]
 8003424:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003426:	2301      	movs	r3, #1
 8003428:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800342a:	4b3a      	ldr	r3, [pc, #232]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a39      	ldr	r2, [pc, #228]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003430:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003434:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003436:	f7fe fc6f 	bl	8001d18 <HAL_GetTick>
 800343a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800343c:	e009      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800343e:	f7fe fc6b 	bl	8001d18 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	2b02      	cmp	r3, #2
 800344a:	d902      	bls.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	74fb      	strb	r3, [r7, #19]
        break;
 8003450:	e005      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003452:	4b30      	ldr	r3, [pc, #192]	@ (8003514 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0ef      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800345e:	7cfb      	ldrb	r3, [r7, #19]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d159      	bne.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003464:	4b2a      	ldr	r3, [pc, #168]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800346a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800346e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d01e      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	429a      	cmp	r2, r3
 800347e:	d019      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003480:	4b23      	ldr	r3, [pc, #140]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003486:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800348a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800348c:	4b20      	ldr	r3, [pc, #128]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800348e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003492:	4a1f      	ldr	r2, [pc, #124]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003494:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003498:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800349c:	4b1c      	ldr	r3, [pc, #112]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800349e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80034ac:	4a18      	ldr	r2, [pc, #96]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d016      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034be:	f7fe fc2b 	bl	8001d18 <HAL_GetTick>
 80034c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034c4:	e00b      	b.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c6:	f7fe fc27 	bl	8001d18 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d902      	bls.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	74fb      	strb	r3, [r7, #19]
            break;
 80034dc:	e006      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034de:	4b0c      	ldr	r3, [pc, #48]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d0ec      	beq.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80034ec:	7cfb      	ldrb	r3, [r7, #19]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d10b      	bne.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034f2:	4b07      	ldr	r3, [pc, #28]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003500:	4903      	ldr	r1, [pc, #12]	@ (8003510 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003502:	4313      	orrs	r3, r2
 8003504:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003508:	e008      	b.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800350a:	7cfb      	ldrb	r3, [r7, #19]
 800350c:	74bb      	strb	r3, [r7, #18]
 800350e:	e005      	b.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003510:	40021000 	.word	0x40021000
 8003514:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003518:	7cfb      	ldrb	r3, [r7, #19]
 800351a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800351c:	7c7b      	ldrb	r3, [r7, #17]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d105      	bne.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003522:	4ba7      	ldr	r3, [pc, #668]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003526:	4aa6      	ldr	r2, [pc, #664]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003528:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800352c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00a      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800353a:	4ba1      	ldr	r3, [pc, #644]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800353c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003540:	f023 0203 	bic.w	r2, r3, #3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	499d      	ldr	r1, [pc, #628]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800354a:	4313      	orrs	r3, r2
 800354c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00a      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800355c:	4b98      	ldr	r3, [pc, #608]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800355e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003562:	f023 020c 	bic.w	r2, r3, #12
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	4995      	ldr	r1, [pc, #596]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800356c:	4313      	orrs	r3, r2
 800356e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0304 	and.w	r3, r3, #4
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00a      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800357e:	4b90      	ldr	r3, [pc, #576]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003580:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003584:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	498c      	ldr	r1, [pc, #560]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800358e:	4313      	orrs	r3, r2
 8003590:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0308 	and.w	r3, r3, #8
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00a      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035a0:	4b87      	ldr	r3, [pc, #540]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	4984      	ldr	r1, [pc, #528]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0310 	and.w	r3, r3, #16
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00a      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035c2:	4b7f      	ldr	r3, [pc, #508]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	695b      	ldr	r3, [r3, #20]
 80035d0:	497b      	ldr	r1, [pc, #492]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0320 	and.w	r3, r3, #32
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00a      	beq.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035e4:	4b76      	ldr	r3, [pc, #472]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	4973      	ldr	r1, [pc, #460]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00a      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003606:	4b6e      	ldr	r3, [pc, #440]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003608:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800360c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	69db      	ldr	r3, [r3, #28]
 8003614:	496a      	ldr	r1, [pc, #424]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003616:	4313      	orrs	r3, r2
 8003618:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003624:	2b00      	cmp	r3, #0
 8003626:	d00a      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003628:	4b65      	ldr	r3, [pc, #404]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800362a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800362e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	4962      	ldr	r1, [pc, #392]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003638:	4313      	orrs	r3, r2
 800363a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00a      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800364a:	4b5d      	ldr	r3, [pc, #372]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800364c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003650:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003658:	4959      	ldr	r1, [pc, #356]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800365a:	4313      	orrs	r3, r2
 800365c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d00a      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800366c:	4b54      	ldr	r3, [pc, #336]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800366e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003672:	f023 0203 	bic.w	r2, r3, #3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800367a:	4951      	ldr	r1, [pc, #324]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800367c:	4313      	orrs	r3, r2
 800367e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800368a:	2b00      	cmp	r3, #0
 800368c:	d00a      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800368e:	4b4c      	ldr	r3, [pc, #304]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003694:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800369c:	4948      	ldr	r1, [pc, #288]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d015      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036b0:	4b43      	ldr	r3, [pc, #268]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036be:	4940      	ldr	r1, [pc, #256]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036ce:	d105      	bne.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036d0:	4b3b      	ldr	r3, [pc, #236]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	4a3a      	ldr	r2, [pc, #232]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036da:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d015      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80036e8:	4b35      	ldr	r3, [pc, #212]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036f6:	4932      	ldr	r1, [pc, #200]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003702:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003706:	d105      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003708:	4b2d      	ldr	r3, [pc, #180]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	4a2c      	ldr	r2, [pc, #176]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800370e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003712:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d015      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003720:	4b27      	ldr	r3, [pc, #156]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003726:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800372e:	4924      	ldr	r1, [pc, #144]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003730:	4313      	orrs	r3, r2
 8003732:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800373a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800373e:	d105      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003740:	4b1f      	ldr	r3, [pc, #124]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	4a1e      	ldr	r2, [pc, #120]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003746:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800374a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d015      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003758:	4b19      	ldr	r3, [pc, #100]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800375a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003766:	4916      	ldr	r1, [pc, #88]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003768:	4313      	orrs	r3, r2
 800376a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003772:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003776:	d105      	bne.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003778:	4b11      	ldr	r3, [pc, #68]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	4a10      	ldr	r2, [pc, #64]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800377e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003782:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d019      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003790:	4b0b      	ldr	r3, [pc, #44]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003796:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	4908      	ldr	r1, [pc, #32]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037ae:	d109      	bne.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037b0:	4b03      	ldr	r3, [pc, #12]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	4a02      	ldr	r2, [pc, #8]	@ (80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037ba:	60d3      	str	r3, [r2, #12]
 80037bc:	e002      	b.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80037be:	bf00      	nop
 80037c0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d015      	beq.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80037d0:	4b29      	ldr	r3, [pc, #164]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037de:	4926      	ldr	r1, [pc, #152]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037ee:	d105      	bne.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80037f0:	4b21      	ldr	r3, [pc, #132]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	4a20      	ldr	r2, [pc, #128]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037fa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d015      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003808:	4b1b      	ldr	r3, [pc, #108]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800380a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800380e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003816:	4918      	ldr	r1, [pc, #96]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003818:	4313      	orrs	r3, r2
 800381a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003822:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003826:	d105      	bne.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003828:	4b13      	ldr	r3, [pc, #76]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	4a12      	ldr	r2, [pc, #72]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800382e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003832:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d015      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003840:	4b0d      	ldr	r3, [pc, #52]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003842:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003846:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800384e:	490a      	ldr	r1, [pc, #40]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003850:	4313      	orrs	r3, r2
 8003852:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800385a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800385e:	d105      	bne.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003860:	4b05      	ldr	r3, [pc, #20]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	4a04      	ldr	r2, [pc, #16]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003866:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800386a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800386c:	7cbb      	ldrb	r3, [r7, #18]
}
 800386e:	4618      	mov	r0, r3
 8003870:	3718      	adds	r7, #24
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	40021000 	.word	0x40021000

0800387c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e09d      	b.n	80039ca <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003892:	2b00      	cmp	r3, #0
 8003894:	d108      	bne.n	80038a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800389e:	d009      	beq.n	80038b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	61da      	str	r2, [r3, #28]
 80038a6:	e005      	b.n	80038b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d106      	bne.n	80038d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7fd ff7a 	bl	80017c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038ea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80038f4:	d902      	bls.n	80038fc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80038f6:	2300      	movs	r3, #0
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	e002      	b.n	8003902 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80038fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003900:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800390a:	d007      	beq.n	800391c <HAL_SPI_Init+0xa0>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003914:	d002      	beq.n	800391c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800392c:	431a      	orrs	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	431a      	orrs	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	695b      	ldr	r3, [r3, #20]
 800393c:	f003 0301 	and.w	r3, r3, #1
 8003940:	431a      	orrs	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800394a:	431a      	orrs	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	69db      	ldr	r3, [r3, #28]
 8003950:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003954:	431a      	orrs	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800395e:	ea42 0103 	orr.w	r1, r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003966:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	430a      	orrs	r2, r1
 8003970:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	0c1b      	lsrs	r3, r3, #16
 8003978:	f003 0204 	and.w	r2, r3, #4
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003980:	f003 0310 	and.w	r3, r3, #16
 8003984:	431a      	orrs	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800398a:	f003 0308 	and.w	r3, r3, #8
 800398e:	431a      	orrs	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003998:	ea42 0103 	orr.w	r1, r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	69da      	ldr	r2, [r3, #28]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2200      	movs	r2, #0
 80039be:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3710      	adds	r7, #16
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b088      	sub	sp, #32
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	60f8      	str	r0, [r7, #12]
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	603b      	str	r3, [r7, #0]
 80039de:	4613      	mov	r3, r2
 80039e0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039e2:	f7fe f999 	bl	8001d18 <HAL_GetTick>
 80039e6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80039e8:	88fb      	ldrh	r3, [r7, #6]
 80039ea:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d001      	beq.n	80039fc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80039f8:	2302      	movs	r3, #2
 80039fa:	e15c      	b.n	8003cb6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d002      	beq.n	8003a08 <HAL_SPI_Transmit+0x36>
 8003a02:	88fb      	ldrh	r3, [r7, #6]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d101      	bne.n	8003a0c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e154      	b.n	8003cb6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d101      	bne.n	8003a1a <HAL_SPI_Transmit+0x48>
 8003a16:	2302      	movs	r3, #2
 8003a18:	e14d      	b.n	8003cb6 <HAL_SPI_Transmit+0x2e4>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2203      	movs	r2, #3
 8003a26:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	68ba      	ldr	r2, [r7, #8]
 8003a34:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	88fa      	ldrh	r2, [r7, #6]
 8003a3a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	88fa      	ldrh	r2, [r7, #6]
 8003a40:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2200      	movs	r2, #0
 8003a46:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a6c:	d10f      	bne.n	8003a8e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a98:	2b40      	cmp	r3, #64	@ 0x40
 8003a9a:	d007      	beq.n	8003aac <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003aaa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003ab4:	d952      	bls.n	8003b5c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d002      	beq.n	8003ac4 <HAL_SPI_Transmit+0xf2>
 8003abe:	8b7b      	ldrh	r3, [r7, #26]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d145      	bne.n	8003b50 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac8:	881a      	ldrh	r2, [r3, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ad4:	1c9a      	adds	r2, r3, #2
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ae8:	e032      	b.n	8003b50 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d112      	bne.n	8003b1e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003afc:	881a      	ldrh	r2, [r3, #0]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b08:	1c9a      	adds	r2, r3, #2
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	3b01      	subs	r3, #1
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b1c:	e018      	b.n	8003b50 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b1e:	f7fe f8fb 	bl	8001d18 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	683a      	ldr	r2, [r7, #0]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d803      	bhi.n	8003b36 <HAL_SPI_Transmit+0x164>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b34:	d102      	bne.n	8003b3c <HAL_SPI_Transmit+0x16a>
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d109      	bne.n	8003b50 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e0b2      	b.n	8003cb6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1c7      	bne.n	8003aea <HAL_SPI_Transmit+0x118>
 8003b5a:	e083      	b.n	8003c64 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d002      	beq.n	8003b6a <HAL_SPI_Transmit+0x198>
 8003b64:	8b7b      	ldrh	r3, [r7, #26]
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d177      	bne.n	8003c5a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d912      	bls.n	8003b9a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b78:	881a      	ldrh	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b84:	1c9a      	adds	r2, r3, #2
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	3b02      	subs	r3, #2
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b98:	e05f      	b.n	8003c5a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	330c      	adds	r3, #12
 8003ba4:	7812      	ldrb	r2, [r2, #0]
 8003ba6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003bc0:	e04b      	b.n	8003c5a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689b      	ldr	r3, [r3, #8]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d12b      	bne.n	8003c28 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d912      	bls.n	8003c00 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bde:	881a      	ldrh	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bea:	1c9a      	adds	r2, r3, #2
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	3b02      	subs	r3, #2
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003bfe:	e02c      	b.n	8003c5a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	330c      	adds	r3, #12
 8003c0a:	7812      	ldrb	r2, [r2, #0]
 8003c0c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	b29a      	uxth	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c26:	e018      	b.n	8003c5a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c28:	f7fe f876 	bl	8001d18 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	683a      	ldr	r2, [r7, #0]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d803      	bhi.n	8003c40 <HAL_SPI_Transmit+0x26e>
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3e:	d102      	bne.n	8003c46 <HAL_SPI_Transmit+0x274>
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d109      	bne.n	8003c5a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e02d      	b.n	8003cb6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1ae      	bne.n	8003bc2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c64:	69fa      	ldr	r2, [r7, #28]
 8003c66:	6839      	ldr	r1, [r7, #0]
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f000 fc85 	bl	8004578 <SPI_EndRxTxTransaction>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d002      	beq.n	8003c7a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2220      	movs	r2, #32
 8003c78:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10a      	bne.n	8003c98 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c82:	2300      	movs	r3, #0
 8003c84:	617b      	str	r3, [r7, #20]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	617b      	str	r3, [r7, #20]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	617b      	str	r3, [r7, #20]
 8003c96:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e000      	b.n	8003cb6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
  }
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3720      	adds	r7, #32
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b08a      	sub	sp, #40	@ 0x28
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	60f8      	str	r0, [r7, #12]
 8003cc6:	60b9      	str	r1, [r7, #8]
 8003cc8:	607a      	str	r2, [r7, #4]
 8003cca:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cd0:	f7fe f822 	bl	8001d18 <HAL_GetTick>
 8003cd4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003cdc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003ce4:	887b      	ldrh	r3, [r7, #2]
 8003ce6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003ce8:	887b      	ldrh	r3, [r7, #2]
 8003cea:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003cec:	7ffb      	ldrb	r3, [r7, #31]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d00c      	beq.n	8003d0c <HAL_SPI_TransmitReceive+0x4e>
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cf8:	d106      	bne.n	8003d08 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d102      	bne.n	8003d08 <HAL_SPI_TransmitReceive+0x4a>
 8003d02:	7ffb      	ldrb	r3, [r7, #31]
 8003d04:	2b04      	cmp	r3, #4
 8003d06:	d001      	beq.n	8003d0c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003d08:	2302      	movs	r3, #2
 8003d0a:	e1f3      	b.n	80040f4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d005      	beq.n	8003d1e <HAL_SPI_TransmitReceive+0x60>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d002      	beq.n	8003d1e <HAL_SPI_TransmitReceive+0x60>
 8003d18:	887b      	ldrh	r3, [r7, #2]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e1e8      	b.n	80040f4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d101      	bne.n	8003d30 <HAL_SPI_TransmitReceive+0x72>
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	e1e1      	b.n	80040f4 <HAL_SPI_TransmitReceive+0x436>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b04      	cmp	r3, #4
 8003d42:	d003      	beq.n	8003d4c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2205      	movs	r2, #5
 8003d48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	887a      	ldrh	r2, [r7, #2]
 8003d5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	887a      	ldrh	r2, [r7, #2]
 8003d64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	68ba      	ldr	r2, [r7, #8]
 8003d6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	887a      	ldrh	r2, [r7, #2]
 8003d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	887a      	ldrh	r2, [r7, #2]
 8003d78:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d8e:	d802      	bhi.n	8003d96 <HAL_SPI_TransmitReceive+0xd8>
 8003d90:	8abb      	ldrh	r3, [r7, #20]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d908      	bls.n	8003da8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685a      	ldr	r2, [r3, #4]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003da4:	605a      	str	r2, [r3, #4]
 8003da6:	e007      	b.n	8003db8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	685a      	ldr	r2, [r3, #4]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003db6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dc2:	2b40      	cmp	r3, #64	@ 0x40
 8003dc4:	d007      	beq.n	8003dd6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003dd4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003dde:	f240 8083 	bls.w	8003ee8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d002      	beq.n	8003df0 <HAL_SPI_TransmitReceive+0x132>
 8003dea:	8afb      	ldrh	r3, [r7, #22]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d16f      	bne.n	8003ed0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df4:	881a      	ldrh	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e00:	1c9a      	adds	r2, r3, #2
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	3b01      	subs	r3, #1
 8003e0e:	b29a      	uxth	r2, r3
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e14:	e05c      	b.n	8003ed0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f003 0302 	and.w	r3, r3, #2
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d11b      	bne.n	8003e5c <HAL_SPI_TransmitReceive+0x19e>
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d016      	beq.n	8003e5c <HAL_SPI_TransmitReceive+0x19e>
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d113      	bne.n	8003e5c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e38:	881a      	ldrh	r2, [r3, #0]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e44:	1c9a      	adds	r2, r3, #2
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	3b01      	subs	r3, #1
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d11c      	bne.n	8003ea4 <HAL_SPI_TransmitReceive+0x1e6>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d016      	beq.n	8003ea4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68da      	ldr	r2, [r3, #12]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e80:	b292      	uxth	r2, r2
 8003e82:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e88:	1c9a      	adds	r2, r3, #2
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	3b01      	subs	r3, #1
 8003e98:	b29a      	uxth	r2, r3
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003ea4:	f7fd ff38 	bl	8001d18 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	6a3b      	ldr	r3, [r7, #32]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d80d      	bhi.n	8003ed0 <HAL_SPI_TransmitReceive+0x212>
 8003eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eba:	d009      	beq.n	8003ed0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e111      	b.n	80040f4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d19d      	bne.n	8003e16 <HAL_SPI_TransmitReceive+0x158>
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d197      	bne.n	8003e16 <HAL_SPI_TransmitReceive+0x158>
 8003ee6:	e0e5      	b.n	80040b4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d003      	beq.n	8003ef8 <HAL_SPI_TransmitReceive+0x23a>
 8003ef0:	8afb      	ldrh	r3, [r7, #22]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	f040 80d1 	bne.w	800409a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d912      	bls.n	8003f28 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f06:	881a      	ldrh	r2, [r3, #0]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f12:	1c9a      	adds	r2, r3, #2
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	3b02      	subs	r3, #2
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f26:	e0b8      	b.n	800409a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	330c      	adds	r3, #12
 8003f32:	7812      	ldrb	r2, [r2, #0]
 8003f34:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f3a:	1c5a      	adds	r2, r3, #1
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	3b01      	subs	r3, #1
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f4e:	e0a4      	b.n	800409a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d134      	bne.n	8003fc8 <HAL_SPI_TransmitReceive+0x30a>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d02f      	beq.n	8003fc8 <HAL_SPI_TransmitReceive+0x30a>
 8003f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d12c      	bne.n	8003fc8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d912      	bls.n	8003f9e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f7c:	881a      	ldrh	r2, [r3, #0]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f88:	1c9a      	adds	r2, r3, #2
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	3b02      	subs	r3, #2
 8003f96:	b29a      	uxth	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f9c:	e012      	b.n	8003fc4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	330c      	adds	r3, #12
 8003fa8:	7812      	ldrb	r2, [r2, #0]
 8003faa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fb0:	1c5a      	adds	r2, r3, #1
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	b29a      	uxth	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d148      	bne.n	8004068 <HAL_SPI_TransmitReceive+0x3aa>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003fdc:	b29b      	uxth	r3, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d042      	beq.n	8004068 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d923      	bls.n	8004036 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	68da      	ldr	r2, [r3, #12]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff8:	b292      	uxth	r2, r2
 8003ffa:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004000:	1c9a      	adds	r2, r3, #2
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800400c:	b29b      	uxth	r3, r3
 800400e:	3b02      	subs	r3, #2
 8004010:	b29a      	uxth	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800401e:	b29b      	uxth	r3, r3
 8004020:	2b01      	cmp	r3, #1
 8004022:	d81f      	bhi.n	8004064 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685a      	ldr	r2, [r3, #4]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004032:	605a      	str	r2, [r3, #4]
 8004034:	e016      	b.n	8004064 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f103 020c 	add.w	r2, r3, #12
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004042:	7812      	ldrb	r2, [r2, #0]
 8004044:	b2d2      	uxtb	r2, r2
 8004046:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800404c:	1c5a      	adds	r2, r3, #1
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004058:	b29b      	uxth	r3, r3
 800405a:	3b01      	subs	r3, #1
 800405c:	b29a      	uxth	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004064:	2301      	movs	r3, #1
 8004066:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004068:	f7fd fe56 	bl	8001d18 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	6a3b      	ldr	r3, [r7, #32]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004074:	429a      	cmp	r2, r3
 8004076:	d803      	bhi.n	8004080 <HAL_SPI_TransmitReceive+0x3c2>
 8004078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800407a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407e:	d102      	bne.n	8004086 <HAL_SPI_TransmitReceive+0x3c8>
 8004080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004082:	2b00      	cmp	r3, #0
 8004084:	d109      	bne.n	800409a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e02c      	b.n	80040f4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800409e:	b29b      	uxth	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f47f af55 	bne.w	8003f50 <HAL_SPI_TransmitReceive+0x292>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f47f af4e 	bne.w	8003f50 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040b4:	6a3a      	ldr	r2, [r7, #32]
 80040b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f000 fa5d 	bl	8004578 <SPI_EndRxTxTransaction>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d008      	beq.n	80040d6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2220      	movs	r2, #32
 80040c8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e00e      	b.n	80040f4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2201      	movs	r2, #1
 80040da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e000      	b.n	80040f4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80040f2:	2300      	movs	r3, #0
  }
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3728      	adds	r7, #40	@ 0x28
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b088      	sub	sp, #32
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	099b      	lsrs	r3, r3, #6
 8004118:	f003 0301 	and.w	r3, r3, #1
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10f      	bne.n	8004140 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00a      	beq.n	8004140 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	099b      	lsrs	r3, r3, #6
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b00      	cmp	r3, #0
 8004134:	d004      	beq.n	8004140 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	4798      	blx	r3
    return;
 800413e:	e0d7      	b.n	80042f0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	085b      	lsrs	r3, r3, #1
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00a      	beq.n	8004162 <HAL_SPI_IRQHandler+0x66>
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	09db      	lsrs	r3, r3, #7
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	d004      	beq.n	8004162 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	4798      	blx	r3
    return;
 8004160:	e0c6      	b.n	80042f0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	095b      	lsrs	r3, r3, #5
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10c      	bne.n	8004188 <HAL_SPI_IRQHandler+0x8c>
 800416e:	69bb      	ldr	r3, [r7, #24]
 8004170:	099b      	lsrs	r3, r3, #6
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	2b00      	cmp	r3, #0
 8004178:	d106      	bne.n	8004188 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	0a1b      	lsrs	r3, r3, #8
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	f000 80b4 	beq.w	80042f0 <HAL_SPI_IRQHandler+0x1f4>
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	095b      	lsrs	r3, r3, #5
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	2b00      	cmp	r3, #0
 8004192:	f000 80ad 	beq.w	80042f0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	099b      	lsrs	r3, r3, #6
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d023      	beq.n	80041ea <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b03      	cmp	r3, #3
 80041ac:	d011      	beq.n	80041d2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041b2:	f043 0204 	orr.w	r2, r3, #4
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041ba:	2300      	movs	r3, #0
 80041bc:	617b      	str	r3, [r7, #20]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	617b      	str	r3, [r7, #20]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	617b      	str	r3, [r7, #20]
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	e00b      	b.n	80041ea <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041d2:	2300      	movs	r3, #0
 80041d4:	613b      	str	r3, [r7, #16]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	613b      	str	r3, [r7, #16]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	613b      	str	r3, [r7, #16]
 80041e6:	693b      	ldr	r3, [r7, #16]
        return;
 80041e8:	e082      	b.n	80042f0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	095b      	lsrs	r3, r3, #5
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d014      	beq.n	8004220 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041fa:	f043 0201 	orr.w	r2, r3, #1
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004202:	2300      	movs	r3, #0
 8004204:	60fb      	str	r3, [r7, #12]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	60fb      	str	r3, [r7, #12]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	0a1b      	lsrs	r3, r3, #8
 8004224:	f003 0301 	and.w	r3, r3, #1
 8004228:	2b00      	cmp	r3, #0
 800422a:	d00c      	beq.n	8004246 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004230:	f043 0208 	orr.w	r2, r3, #8
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004238:	2300      	movs	r3, #0
 800423a:	60bb      	str	r3, [r7, #8]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	60bb      	str	r3, [r7, #8]
 8004244:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800424a:	2b00      	cmp	r3, #0
 800424c:	d04f      	beq.n	80042ee <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	685a      	ldr	r2, [r3, #4]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800425c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	f003 0302 	and.w	r3, r3, #2
 800426c:	2b00      	cmp	r3, #0
 800426e:	d104      	bne.n	800427a <HAL_SPI_IRQHandler+0x17e>
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d034      	beq.n	80042e4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f022 0203 	bic.w	r2, r2, #3
 8004288:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800428e:	2b00      	cmp	r3, #0
 8004290:	d011      	beq.n	80042b6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004296:	4a18      	ldr	r2, [pc, #96]	@ (80042f8 <HAL_SPI_IRQHandler+0x1fc>)
 8004298:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800429e:	4618      	mov	r0, r3
 80042a0:	f7fd ff79 	bl	8002196 <HAL_DMA_Abort_IT>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d005      	beq.n	80042b6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d016      	beq.n	80042ec <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042c2:	4a0d      	ldr	r2, [pc, #52]	@ (80042f8 <HAL_SPI_IRQHandler+0x1fc>)
 80042c4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fd ff63 	bl	8002196 <HAL_DMA_Abort_IT>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00a      	beq.n	80042ec <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80042e2:	e003      	b.n	80042ec <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f000 f809 	bl	80042fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80042ea:	e000      	b.n	80042ee <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80042ec:	bf00      	nop
    return;
 80042ee:	bf00      	nop
  }
}
 80042f0:	3720      	adds	r7, #32
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	08004311 	.word	0x08004311

080042fc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800431c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f7ff ffe5 	bl	80042fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004332:	bf00      	nop
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
	...

0800433c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b088      	sub	sp, #32
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	603b      	str	r3, [r7, #0]
 8004348:	4613      	mov	r3, r2
 800434a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800434c:	f7fd fce4 	bl	8001d18 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004354:	1a9b      	subs	r3, r3, r2
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	4413      	add	r3, r2
 800435a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800435c:	f7fd fcdc 	bl	8001d18 <HAL_GetTick>
 8004360:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004362:	4b39      	ldr	r3, [pc, #228]	@ (8004448 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	015b      	lsls	r3, r3, #5
 8004368:	0d1b      	lsrs	r3, r3, #20
 800436a:	69fa      	ldr	r2, [r7, #28]
 800436c:	fb02 f303 	mul.w	r3, r2, r3
 8004370:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004372:	e054      	b.n	800441e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800437a:	d050      	beq.n	800441e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800437c:	f7fd fccc 	bl	8001d18 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	69fa      	ldr	r2, [r7, #28]
 8004388:	429a      	cmp	r2, r3
 800438a:	d902      	bls.n	8004392 <SPI_WaitFlagStateUntilTimeout+0x56>
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d13d      	bne.n	800440e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	685a      	ldr	r2, [r3, #4]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80043a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043aa:	d111      	bne.n	80043d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043b4:	d004      	beq.n	80043c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043be:	d107      	bne.n	80043d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043d8:	d10f      	bne.n	80043fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80043e8:	601a      	str	r2, [r3, #0]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e017      	b.n	800443e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d101      	bne.n	8004418 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	3b01      	subs	r3, #1
 800441c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	4013      	ands	r3, r2
 8004428:	68ba      	ldr	r2, [r7, #8]
 800442a:	429a      	cmp	r2, r3
 800442c:	bf0c      	ite	eq
 800442e:	2301      	moveq	r3, #1
 8004430:	2300      	movne	r3, #0
 8004432:	b2db      	uxtb	r3, r3
 8004434:	461a      	mov	r2, r3
 8004436:	79fb      	ldrb	r3, [r7, #7]
 8004438:	429a      	cmp	r2, r3
 800443a:	d19b      	bne.n	8004374 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3720      	adds	r7, #32
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	2000000c 	.word	0x2000000c

0800444c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b08a      	sub	sp, #40	@ 0x28
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
 8004458:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800445a:	2300      	movs	r3, #0
 800445c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800445e:	f7fd fc5b 	bl	8001d18 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004466:	1a9b      	subs	r3, r3, r2
 8004468:	683a      	ldr	r2, [r7, #0]
 800446a:	4413      	add	r3, r2
 800446c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800446e:	f7fd fc53 	bl	8001d18 <HAL_GetTick>
 8004472:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	330c      	adds	r3, #12
 800447a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800447c:	4b3d      	ldr	r3, [pc, #244]	@ (8004574 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	4613      	mov	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	00da      	lsls	r2, r3, #3
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	0d1b      	lsrs	r3, r3, #20
 800448c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800448e:	fb02 f303 	mul.w	r3, r2, r3
 8004492:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004494:	e060      	b.n	8004558 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800449c:	d107      	bne.n	80044ae <SPI_WaitFifoStateUntilTimeout+0x62>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d104      	bne.n	80044ae <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	781b      	ldrb	r3, [r3, #0]
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80044ac:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b4:	d050      	beq.n	8004558 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044b6:	f7fd fc2f 	bl	8001d18 <HAL_GetTick>
 80044ba:	4602      	mov	r2, r0
 80044bc:	6a3b      	ldr	r3, [r7, #32]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d902      	bls.n	80044cc <SPI_WaitFifoStateUntilTimeout+0x80>
 80044c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d13d      	bne.n	8004548 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	685a      	ldr	r2, [r3, #4]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80044da:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044e4:	d111      	bne.n	800450a <SPI_WaitFifoStateUntilTimeout+0xbe>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044ee:	d004      	beq.n	80044fa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044f8:	d107      	bne.n	800450a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004508:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004512:	d10f      	bne.n	8004534 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004532:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e010      	b.n	800456a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d101      	bne.n	8004552 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800454e:	2300      	movs	r3, #0
 8004550:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	3b01      	subs	r3, #1
 8004556:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689a      	ldr	r2, [r3, #8]
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	4013      	ands	r3, r2
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	429a      	cmp	r2, r3
 8004566:	d196      	bne.n	8004496 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	3728      	adds	r7, #40	@ 0x28
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	2000000c 	.word	0x2000000c

08004578 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b086      	sub	sp, #24
 800457c:	af02      	add	r7, sp, #8
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	9300      	str	r3, [sp, #0]
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	2200      	movs	r2, #0
 800458c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f7ff ff5b 	bl	800444c <SPI_WaitFifoStateUntilTimeout>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d007      	beq.n	80045ac <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045a0:	f043 0220 	orr.w	r2, r3, #32
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e027      	b.n	80045fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	9300      	str	r3, [sp, #0]
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	2200      	movs	r2, #0
 80045b4:	2180      	movs	r1, #128	@ 0x80
 80045b6:	68f8      	ldr	r0, [r7, #12]
 80045b8:	f7ff fec0 	bl	800433c <SPI_WaitFlagStateUntilTimeout>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d007      	beq.n	80045d2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045c6:	f043 0220 	orr.w	r2, r3, #32
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	e014      	b.n	80045fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	9300      	str	r3, [sp, #0]
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	2200      	movs	r2, #0
 80045da:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	f7ff ff34 	bl	800444c <SPI_WaitFifoStateUntilTimeout>
 80045e4:	4603      	mov	r3, r0
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d007      	beq.n	80045fa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ee:	f043 0220 	orr.w	r2, r3, #32
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e000      	b.n	80045fc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d101      	bne.n	8004616 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e049      	b.n	80046aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d106      	bne.n	8004630 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f7fd f974 	bl	8001918 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3304      	adds	r3, #4
 8004640:	4619      	mov	r1, r3
 8004642:	4610      	mov	r0, r2
 8004644:	f000 fb3c 	bl	8004cc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3708      	adds	r7, #8
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
	...

080046b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d001      	beq.n	80046cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e054      	b.n	8004776 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2202      	movs	r2, #2
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68da      	ldr	r2, [r3, #12]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f042 0201 	orr.w	r2, r2, #1
 80046e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a26      	ldr	r2, [pc, #152]	@ (8004784 <HAL_TIM_Base_Start_IT+0xd0>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d022      	beq.n	8004734 <HAL_TIM_Base_Start_IT+0x80>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046f6:	d01d      	beq.n	8004734 <HAL_TIM_Base_Start_IT+0x80>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a22      	ldr	r2, [pc, #136]	@ (8004788 <HAL_TIM_Base_Start_IT+0xd4>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d018      	beq.n	8004734 <HAL_TIM_Base_Start_IT+0x80>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a21      	ldr	r2, [pc, #132]	@ (800478c <HAL_TIM_Base_Start_IT+0xd8>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d013      	beq.n	8004734 <HAL_TIM_Base_Start_IT+0x80>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a1f      	ldr	r2, [pc, #124]	@ (8004790 <HAL_TIM_Base_Start_IT+0xdc>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d00e      	beq.n	8004734 <HAL_TIM_Base_Start_IT+0x80>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a1e      	ldr	r2, [pc, #120]	@ (8004794 <HAL_TIM_Base_Start_IT+0xe0>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d009      	beq.n	8004734 <HAL_TIM_Base_Start_IT+0x80>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a1c      	ldr	r2, [pc, #112]	@ (8004798 <HAL_TIM_Base_Start_IT+0xe4>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d004      	beq.n	8004734 <HAL_TIM_Base_Start_IT+0x80>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a1b      	ldr	r2, [pc, #108]	@ (800479c <HAL_TIM_Base_Start_IT+0xe8>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d115      	bne.n	8004760 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	689a      	ldr	r2, [r3, #8]
 800473a:	4b19      	ldr	r3, [pc, #100]	@ (80047a0 <HAL_TIM_Base_Start_IT+0xec>)
 800473c:	4013      	ands	r3, r2
 800473e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2b06      	cmp	r3, #6
 8004744:	d015      	beq.n	8004772 <HAL_TIM_Base_Start_IT+0xbe>
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800474c:	d011      	beq.n	8004772 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f042 0201 	orr.w	r2, r2, #1
 800475c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800475e:	e008      	b.n	8004772 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f042 0201 	orr.w	r2, r2, #1
 800476e:	601a      	str	r2, [r3, #0]
 8004770:	e000      	b.n	8004774 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004772:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004774:	2300      	movs	r3, #0
}
 8004776:	4618      	mov	r0, r3
 8004778:	3714      	adds	r7, #20
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	40012c00 	.word	0x40012c00
 8004788:	40000400 	.word	0x40000400
 800478c:	40000800 	.word	0x40000800
 8004790:	40000c00 	.word	0x40000c00
 8004794:	40013400 	.word	0x40013400
 8004798:	40014000 	.word	0x40014000
 800479c:	40015000 	.word	0x40015000
 80047a0:	00010007 	.word	0x00010007

080047a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d020      	beq.n	8004808 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f003 0302 	and.w	r3, r3, #2
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d01b      	beq.n	8004808 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f06f 0202 	mvn.w	r2, #2
 80047d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2201      	movs	r2, #1
 80047de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d003      	beq.n	80047f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 fa48 	bl	8004c84 <HAL_TIM_IC_CaptureCallback>
 80047f4:	e005      	b.n	8004802 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 fa3a 	bl	8004c70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 fa4b 	bl	8004c98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	f003 0304 	and.w	r3, r3, #4
 800480e:	2b00      	cmp	r3, #0
 8004810:	d020      	beq.n	8004854 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f003 0304 	and.w	r3, r3, #4
 8004818:	2b00      	cmp	r3, #0
 800481a:	d01b      	beq.n	8004854 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f06f 0204 	mvn.w	r2, #4
 8004824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2202      	movs	r2, #2
 800482a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004836:	2b00      	cmp	r3, #0
 8004838:	d003      	beq.n	8004842 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 fa22 	bl	8004c84 <HAL_TIM_IC_CaptureCallback>
 8004840:	e005      	b.n	800484e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f000 fa14 	bl	8004c70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 fa25 	bl	8004c98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	f003 0308 	and.w	r3, r3, #8
 800485a:	2b00      	cmp	r3, #0
 800485c:	d020      	beq.n	80048a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f003 0308 	and.w	r3, r3, #8
 8004864:	2b00      	cmp	r3, #0
 8004866:	d01b      	beq.n	80048a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f06f 0208 	mvn.w	r2, #8
 8004870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2204      	movs	r2, #4
 8004876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	69db      	ldr	r3, [r3, #28]
 800487e:	f003 0303 	and.w	r3, r3, #3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d003      	beq.n	800488e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 f9fc 	bl	8004c84 <HAL_TIM_IC_CaptureCallback>
 800488c:	e005      	b.n	800489a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f9ee 	bl	8004c70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 f9ff 	bl	8004c98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	f003 0310 	and.w	r3, r3, #16
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d020      	beq.n	80048ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f003 0310 	and.w	r3, r3, #16
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d01b      	beq.n	80048ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f06f 0210 	mvn.w	r2, #16
 80048bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2208      	movs	r2, #8
 80048c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	69db      	ldr	r3, [r3, #28]
 80048ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d003      	beq.n	80048da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 f9d6 	bl	8004c84 <HAL_TIM_IC_CaptureCallback>
 80048d8:	e005      	b.n	80048e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f9c8 	bl	8004c70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 f9d9 	bl	8004c98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00c      	beq.n	8004910 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f003 0301 	and.w	r3, r3, #1
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d007      	beq.n	8004910 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f06f 0201 	mvn.w	r2, #1
 8004908:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f7fc fec8 	bl	80016a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004916:	2b00      	cmp	r3, #0
 8004918:	d104      	bne.n	8004924 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004920:	2b00      	cmp	r3, #0
 8004922:	d00c      	beq.n	800493e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800492a:	2b00      	cmp	r3, #0
 800492c:	d007      	beq.n	800493e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004936:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 fbb1 	bl	80050a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00c      	beq.n	8004962 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800494e:	2b00      	cmp	r3, #0
 8004950:	d007      	beq.n	8004962 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800495a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 fba9 	bl	80050b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00c      	beq.n	8004986 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004972:	2b00      	cmp	r3, #0
 8004974:	d007      	beq.n	8004986 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800497e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 f993 	bl	8004cac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	f003 0320 	and.w	r3, r3, #32
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00c      	beq.n	80049aa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f003 0320 	and.w	r3, r3, #32
 8004996:	2b00      	cmp	r3, #0
 8004998:	d007      	beq.n	80049aa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f06f 0220 	mvn.w	r2, #32
 80049a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 fb71 	bl	800508c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00c      	beq.n	80049ce <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d007      	beq.n	80049ce <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80049c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 fb7d 	bl	80050c8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00c      	beq.n	80049f2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d007      	beq.n	80049f2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80049ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 fb75 	bl	80050dc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00c      	beq.n	8004a16 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d007      	beq.n	8004a16 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004a0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 fb6d 	bl	80050f0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00c      	beq.n	8004a3a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d007      	beq.n	8004a3a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 fb65 	bl	8005104 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a3a:	bf00      	nop
 8004a3c:	3710      	adds	r7, #16
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
	...

08004a44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d101      	bne.n	8004a60 <HAL_TIM_ConfigClockSource+0x1c>
 8004a5c:	2302      	movs	r3, #2
 8004a5e:	e0f6      	b.n	8004c4e <HAL_TIM_ConfigClockSource+0x20a>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004a7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a6f      	ldr	r2, [pc, #444]	@ (8004c58 <HAL_TIM_ConfigClockSource+0x214>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	f000 80c1 	beq.w	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004aa0:	4a6d      	ldr	r2, [pc, #436]	@ (8004c58 <HAL_TIM_ConfigClockSource+0x214>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	f200 80c6 	bhi.w	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004aa8:	4a6c      	ldr	r2, [pc, #432]	@ (8004c5c <HAL_TIM_ConfigClockSource+0x218>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	f000 80b9 	beq.w	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004ab0:	4a6a      	ldr	r2, [pc, #424]	@ (8004c5c <HAL_TIM_ConfigClockSource+0x218>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	f200 80be 	bhi.w	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004ab8:	4a69      	ldr	r2, [pc, #420]	@ (8004c60 <HAL_TIM_ConfigClockSource+0x21c>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	f000 80b1 	beq.w	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004ac0:	4a67      	ldr	r2, [pc, #412]	@ (8004c60 <HAL_TIM_ConfigClockSource+0x21c>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	f200 80b6 	bhi.w	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004ac8:	4a66      	ldr	r2, [pc, #408]	@ (8004c64 <HAL_TIM_ConfigClockSource+0x220>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	f000 80a9 	beq.w	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004ad0:	4a64      	ldr	r2, [pc, #400]	@ (8004c64 <HAL_TIM_ConfigClockSource+0x220>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	f200 80ae 	bhi.w	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004ad8:	4a63      	ldr	r2, [pc, #396]	@ (8004c68 <HAL_TIM_ConfigClockSource+0x224>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	f000 80a1 	beq.w	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004ae0:	4a61      	ldr	r2, [pc, #388]	@ (8004c68 <HAL_TIM_ConfigClockSource+0x224>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	f200 80a6 	bhi.w	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004ae8:	4a60      	ldr	r2, [pc, #384]	@ (8004c6c <HAL_TIM_ConfigClockSource+0x228>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	f000 8099 	beq.w	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004af0:	4a5e      	ldr	r2, [pc, #376]	@ (8004c6c <HAL_TIM_ConfigClockSource+0x228>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	f200 809e 	bhi.w	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004af8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004afc:	f000 8091 	beq.w	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004b00:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004b04:	f200 8096 	bhi.w	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004b08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b0c:	f000 8089 	beq.w	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004b10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b14:	f200 808e 	bhi.w	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004b18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b1c:	d03e      	beq.n	8004b9c <HAL_TIM_ConfigClockSource+0x158>
 8004b1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b22:	f200 8087 	bhi.w	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004b26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b2a:	f000 8086 	beq.w	8004c3a <HAL_TIM_ConfigClockSource+0x1f6>
 8004b2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b32:	d87f      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004b34:	2b70      	cmp	r3, #112	@ 0x70
 8004b36:	d01a      	beq.n	8004b6e <HAL_TIM_ConfigClockSource+0x12a>
 8004b38:	2b70      	cmp	r3, #112	@ 0x70
 8004b3a:	d87b      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004b3c:	2b60      	cmp	r3, #96	@ 0x60
 8004b3e:	d050      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x19e>
 8004b40:	2b60      	cmp	r3, #96	@ 0x60
 8004b42:	d877      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004b44:	2b50      	cmp	r3, #80	@ 0x50
 8004b46:	d03c      	beq.n	8004bc2 <HAL_TIM_ConfigClockSource+0x17e>
 8004b48:	2b50      	cmp	r3, #80	@ 0x50
 8004b4a:	d873      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004b4c:	2b40      	cmp	r3, #64	@ 0x40
 8004b4e:	d058      	beq.n	8004c02 <HAL_TIM_ConfigClockSource+0x1be>
 8004b50:	2b40      	cmp	r3, #64	@ 0x40
 8004b52:	d86f      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004b54:	2b30      	cmp	r3, #48	@ 0x30
 8004b56:	d064      	beq.n	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004b58:	2b30      	cmp	r3, #48	@ 0x30
 8004b5a:	d86b      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004b5c:	2b20      	cmp	r3, #32
 8004b5e:	d060      	beq.n	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004b60:	2b20      	cmp	r3, #32
 8004b62:	d867      	bhi.n	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d05c      	beq.n	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004b68:	2b10      	cmp	r3, #16
 8004b6a:	d05a      	beq.n	8004c22 <HAL_TIM_ConfigClockSource+0x1de>
 8004b6c:	e062      	b.n	8004c34 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b7e:	f000 f9cf 	bl	8004f20 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004b90:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68ba      	ldr	r2, [r7, #8]
 8004b98:	609a      	str	r2, [r3, #8]
      break;
 8004b9a:	e04f      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004bac:	f000 f9b8 	bl	8004f20 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689a      	ldr	r2, [r3, #8]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004bbe:	609a      	str	r2, [r3, #8]
      break;
 8004bc0:	e03c      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bce:	461a      	mov	r2, r3
 8004bd0:	f000 f92a 	bl	8004e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2150      	movs	r1, #80	@ 0x50
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 f983 	bl	8004ee6 <TIM_ITRx_SetConfig>
      break;
 8004be0:	e02c      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bee:	461a      	mov	r2, r3
 8004bf0:	f000 f949 	bl	8004e86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2160      	movs	r1, #96	@ 0x60
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f000 f973 	bl	8004ee6 <TIM_ITRx_SetConfig>
      break;
 8004c00:	e01c      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c0e:	461a      	mov	r2, r3
 8004c10:	f000 f90a 	bl	8004e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2140      	movs	r1, #64	@ 0x40
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f000 f963 	bl	8004ee6 <TIM_ITRx_SetConfig>
      break;
 8004c20:	e00c      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4619      	mov	r1, r3
 8004c2c:	4610      	mov	r0, r2
 8004c2e:	f000 f95a 	bl	8004ee6 <TIM_ITRx_SetConfig>
      break;
 8004c32:	e003      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	73fb      	strb	r3, [r7, #15]
      break;
 8004c38:	e000      	b.n	8004c3c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8004c3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	00100070 	.word	0x00100070
 8004c5c:	00100060 	.word	0x00100060
 8004c60:	00100050 	.word	0x00100050
 8004c64:	00100040 	.word	0x00100040
 8004c68:	00100030 	.word	0x00100030
 8004c6c:	00100020 	.word	0x00100020

08004c70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b085      	sub	sp, #20
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a4c      	ldr	r2, [pc, #304]	@ (8004e04 <TIM_Base_SetConfig+0x144>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d017      	beq.n	8004d08 <TIM_Base_SetConfig+0x48>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cde:	d013      	beq.n	8004d08 <TIM_Base_SetConfig+0x48>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a49      	ldr	r2, [pc, #292]	@ (8004e08 <TIM_Base_SetConfig+0x148>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d00f      	beq.n	8004d08 <TIM_Base_SetConfig+0x48>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a48      	ldr	r2, [pc, #288]	@ (8004e0c <TIM_Base_SetConfig+0x14c>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d00b      	beq.n	8004d08 <TIM_Base_SetConfig+0x48>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a47      	ldr	r2, [pc, #284]	@ (8004e10 <TIM_Base_SetConfig+0x150>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d007      	beq.n	8004d08 <TIM_Base_SetConfig+0x48>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a46      	ldr	r2, [pc, #280]	@ (8004e14 <TIM_Base_SetConfig+0x154>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d003      	beq.n	8004d08 <TIM_Base_SetConfig+0x48>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a45      	ldr	r2, [pc, #276]	@ (8004e18 <TIM_Base_SetConfig+0x158>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d108      	bne.n	8004d1a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a39      	ldr	r2, [pc, #228]	@ (8004e04 <TIM_Base_SetConfig+0x144>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d023      	beq.n	8004d6a <TIM_Base_SetConfig+0xaa>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d28:	d01f      	beq.n	8004d6a <TIM_Base_SetConfig+0xaa>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a36      	ldr	r2, [pc, #216]	@ (8004e08 <TIM_Base_SetConfig+0x148>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d01b      	beq.n	8004d6a <TIM_Base_SetConfig+0xaa>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a35      	ldr	r2, [pc, #212]	@ (8004e0c <TIM_Base_SetConfig+0x14c>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d017      	beq.n	8004d6a <TIM_Base_SetConfig+0xaa>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a34      	ldr	r2, [pc, #208]	@ (8004e10 <TIM_Base_SetConfig+0x150>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d013      	beq.n	8004d6a <TIM_Base_SetConfig+0xaa>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a33      	ldr	r2, [pc, #204]	@ (8004e14 <TIM_Base_SetConfig+0x154>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d00f      	beq.n	8004d6a <TIM_Base_SetConfig+0xaa>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a33      	ldr	r2, [pc, #204]	@ (8004e1c <TIM_Base_SetConfig+0x15c>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d00b      	beq.n	8004d6a <TIM_Base_SetConfig+0xaa>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a32      	ldr	r2, [pc, #200]	@ (8004e20 <TIM_Base_SetConfig+0x160>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d007      	beq.n	8004d6a <TIM_Base_SetConfig+0xaa>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a31      	ldr	r2, [pc, #196]	@ (8004e24 <TIM_Base_SetConfig+0x164>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d003      	beq.n	8004d6a <TIM_Base_SetConfig+0xaa>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a2c      	ldr	r2, [pc, #176]	@ (8004e18 <TIM_Base_SetConfig+0x158>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d108      	bne.n	8004d7c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	695b      	ldr	r3, [r3, #20]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	689a      	ldr	r2, [r3, #8]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a18      	ldr	r2, [pc, #96]	@ (8004e04 <TIM_Base_SetConfig+0x144>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d013      	beq.n	8004dd0 <TIM_Base_SetConfig+0x110>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a1a      	ldr	r2, [pc, #104]	@ (8004e14 <TIM_Base_SetConfig+0x154>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d00f      	beq.n	8004dd0 <TIM_Base_SetConfig+0x110>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a1a      	ldr	r2, [pc, #104]	@ (8004e1c <TIM_Base_SetConfig+0x15c>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d00b      	beq.n	8004dd0 <TIM_Base_SetConfig+0x110>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a19      	ldr	r2, [pc, #100]	@ (8004e20 <TIM_Base_SetConfig+0x160>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d007      	beq.n	8004dd0 <TIM_Base_SetConfig+0x110>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a18      	ldr	r2, [pc, #96]	@ (8004e24 <TIM_Base_SetConfig+0x164>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d003      	beq.n	8004dd0 <TIM_Base_SetConfig+0x110>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a13      	ldr	r2, [pc, #76]	@ (8004e18 <TIM_Base_SetConfig+0x158>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d103      	bne.n	8004dd8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	691a      	ldr	r2, [r3, #16]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	f003 0301 	and.w	r3, r3, #1
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d105      	bne.n	8004df6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	f023 0201 	bic.w	r2, r3, #1
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	611a      	str	r2, [r3, #16]
  }
}
 8004df6:	bf00      	nop
 8004df8:	3714      	adds	r7, #20
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	40012c00 	.word	0x40012c00
 8004e08:	40000400 	.word	0x40000400
 8004e0c:	40000800 	.word	0x40000800
 8004e10:	40000c00 	.word	0x40000c00
 8004e14:	40013400 	.word	0x40013400
 8004e18:	40015000 	.word	0x40015000
 8004e1c:	40014000 	.word	0x40014000
 8004e20:	40014400 	.word	0x40014400
 8004e24:	40014800 	.word	0x40014800

08004e28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b087      	sub	sp, #28
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6a1b      	ldr	r3, [r3, #32]
 8004e38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
 8004e3e:	f023 0201 	bic.w	r2, r3, #1
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	011b      	lsls	r3, r3, #4
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	f023 030a 	bic.w	r3, r3, #10
 8004e64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e66:	697a      	ldr	r2, [r7, #20]
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	697a      	ldr	r2, [r7, #20]
 8004e78:	621a      	str	r2, [r3, #32]
}
 8004e7a:	bf00      	nop
 8004e7c:	371c      	adds	r7, #28
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b087      	sub	sp, #28
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	60f8      	str	r0, [r7, #12]
 8004e8e:	60b9      	str	r1, [r7, #8]
 8004e90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6a1b      	ldr	r3, [r3, #32]
 8004e9c:	f023 0210 	bic.w	r2, r3, #16
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004eb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	031b      	lsls	r3, r3, #12
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ec2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	011b      	lsls	r3, r3, #4
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	697a      	ldr	r2, [r7, #20]
 8004ed8:	621a      	str	r2, [r3, #32]
}
 8004eda:	bf00      	nop
 8004edc:	371c      	adds	r7, #28
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr

08004ee6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ee6:	b480      	push	{r7}
 8004ee8:	b085      	sub	sp, #20
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
 8004eee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004efc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f02:	683a      	ldr	r2, [r7, #0]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	f043 0307 	orr.w	r3, r3, #7
 8004f0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	68fa      	ldr	r2, [r7, #12]
 8004f12:	609a      	str	r2, [r3, #8]
}
 8004f14:	bf00      	nop
 8004f16:	3714      	adds	r7, #20
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr

08004f20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b087      	sub	sp, #28
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	607a      	str	r2, [r7, #4]
 8004f2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004f3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	021a      	lsls	r2, r3, #8
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	431a      	orrs	r2, r3
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	697a      	ldr	r2, [r7, #20]
 8004f52:	609a      	str	r2, [r3, #8]
}
 8004f54:	bf00      	nop
 8004f56:	371c      	adds	r7, #28
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr

08004f60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b085      	sub	sp, #20
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d101      	bne.n	8004f78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f74:	2302      	movs	r3, #2
 8004f76:	e074      	b.n	8005062 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2202      	movs	r2, #2
 8004f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a34      	ldr	r2, [pc, #208]	@ (8005070 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d009      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a33      	ldr	r2, [pc, #204]	@ (8005074 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d004      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a31      	ldr	r2, [pc, #196]	@ (8005078 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d108      	bne.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004fbc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004fce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a21      	ldr	r2, [pc, #132]	@ (8005070 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d022      	beq.n	8005036 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ff8:	d01d      	beq.n	8005036 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a1f      	ldr	r2, [pc, #124]	@ (800507c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d018      	beq.n	8005036 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a1d      	ldr	r2, [pc, #116]	@ (8005080 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d013      	beq.n	8005036 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a1c      	ldr	r2, [pc, #112]	@ (8005084 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d00e      	beq.n	8005036 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a15      	ldr	r2, [pc, #84]	@ (8005074 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d009      	beq.n	8005036 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a18      	ldr	r2, [pc, #96]	@ (8005088 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d004      	beq.n	8005036 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a11      	ldr	r2, [pc, #68]	@ (8005078 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d10c      	bne.n	8005050 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800503c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	68ba      	ldr	r2, [r7, #8]
 8005044:	4313      	orrs	r3, r2
 8005046:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68ba      	ldr	r2, [r7, #8]
 800504e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3714      	adds	r7, #20
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	40012c00 	.word	0x40012c00
 8005074:	40013400 	.word	0x40013400
 8005078:	40015000 	.word	0x40015000
 800507c:	40000400 	.word	0x40000400
 8005080:	40000800 	.word	0x40000800
 8005084:	40000c00 	.word	0x40000c00
 8005088:	40014000 	.word	0x40014000

0800508c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800508c:	b480      	push	{r7}
 800508e:	b083      	sub	sp, #12
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005094:	bf00      	nop
 8005096:	370c      	adds	r7, #12
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050a8:	bf00      	nop
 80050aa:	370c      	adds	r7, #12
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80050bc:	bf00      	nop
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800510c:	bf00      	nop
 800510e:	370c      	adds	r7, #12
 8005110:	46bd      	mov	sp, r7
 8005112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005116:	4770      	bx	lr

08005118 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b082      	sub	sp, #8
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e042      	b.n	80051b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005130:	2b00      	cmp	r3, #0
 8005132:	d106      	bne.n	8005142 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f7fc fc0f 	bl	8001960 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2224      	movs	r2, #36	@ 0x24
 8005146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f022 0201 	bic.w	r2, r2, #1
 8005158:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800515e:	2b00      	cmp	r3, #0
 8005160:	d002      	beq.n	8005168 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 fff0 	bl	8006148 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f000 fcf1 	bl	8005b50 <UART_SetConfig>
 800516e:	4603      	mov	r3, r0
 8005170:	2b01      	cmp	r3, #1
 8005172:	d101      	bne.n	8005178 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e01b      	b.n	80051b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685a      	ldr	r2, [r3, #4]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005186:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689a      	ldr	r2, [r3, #8]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005196:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f042 0201 	orr.w	r2, r2, #1
 80051a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f001 f86f 	bl	800628c <UART_CheckIdleState>
 80051ae:	4603      	mov	r3, r0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3708      	adds	r7, #8
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b08a      	sub	sp, #40	@ 0x28
 80051bc:	af02      	add	r7, sp, #8
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	603b      	str	r3, [r7, #0]
 80051c4:	4613      	mov	r3, r2
 80051c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ce:	2b20      	cmp	r3, #32
 80051d0:	d17b      	bne.n	80052ca <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d002      	beq.n	80051de <HAL_UART_Transmit+0x26>
 80051d8:	88fb      	ldrh	r3, [r7, #6]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e074      	b.n	80052cc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2221      	movs	r2, #33	@ 0x21
 80051ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051f2:	f7fc fd91 	bl	8001d18 <HAL_GetTick>
 80051f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	88fa      	ldrh	r2, [r7, #6]
 80051fc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	88fa      	ldrh	r2, [r7, #6]
 8005204:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005210:	d108      	bne.n	8005224 <HAL_UART_Transmit+0x6c>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d104      	bne.n	8005224 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800521a:	2300      	movs	r3, #0
 800521c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	61bb      	str	r3, [r7, #24]
 8005222:	e003      	b.n	800522c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005228:	2300      	movs	r3, #0
 800522a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800522c:	e030      	b.n	8005290 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	2200      	movs	r2, #0
 8005236:	2180      	movs	r1, #128	@ 0x80
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f001 f8d1 	bl	80063e0 <UART_WaitOnFlagUntilTimeout>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d005      	beq.n	8005250 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2220      	movs	r2, #32
 8005248:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e03d      	b.n	80052cc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10b      	bne.n	800526e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	881b      	ldrh	r3, [r3, #0]
 800525a:	461a      	mov	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005264:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	3302      	adds	r3, #2
 800526a:	61bb      	str	r3, [r7, #24]
 800526c:	e007      	b.n	800527e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	781a      	ldrb	r2, [r3, #0]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	3301      	adds	r3, #1
 800527c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005284:	b29b      	uxth	r3, r3
 8005286:	3b01      	subs	r3, #1
 8005288:	b29a      	uxth	r2, r3
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005296:	b29b      	uxth	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1c8      	bne.n	800522e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	9300      	str	r3, [sp, #0]
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	2200      	movs	r2, #0
 80052a4:	2140      	movs	r1, #64	@ 0x40
 80052a6:	68f8      	ldr	r0, [r7, #12]
 80052a8:	f001 f89a 	bl	80063e0 <UART_WaitOnFlagUntilTimeout>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d005      	beq.n	80052be <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2220      	movs	r2, #32
 80052b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80052ba:	2303      	movs	r3, #3
 80052bc:	e006      	b.n	80052cc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2220      	movs	r2, #32
 80052c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80052c6:	2300      	movs	r3, #0
 80052c8:	e000      	b.n	80052cc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80052ca:	2302      	movs	r3, #2
  }
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3720      	adds	r7, #32
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b08a      	sub	sp, #40	@ 0x28
 80052d8:	af00      	add	r7, sp, #0
 80052da:	60f8      	str	r0, [r7, #12]
 80052dc:	60b9      	str	r1, [r7, #8]
 80052de:	4613      	mov	r3, r2
 80052e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052e8:	2b20      	cmp	r3, #32
 80052ea:	d137      	bne.n	800535c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d002      	beq.n	80052f8 <HAL_UART_Receive_IT+0x24>
 80052f2:	88fb      	ldrh	r3, [r7, #6]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d101      	bne.n	80052fc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	e030      	b.n	800535e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2200      	movs	r2, #0
 8005300:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a18      	ldr	r2, [pc, #96]	@ (8005368 <HAL_UART_Receive_IT+0x94>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d01f      	beq.n	800534c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d018      	beq.n	800534c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	e853 3f00 	ldrex	r3, [r3]
 8005326:	613b      	str	r3, [r7, #16]
   return(result);
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800532e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	461a      	mov	r2, r3
 8005336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005338:	623b      	str	r3, [r7, #32]
 800533a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800533c:	69f9      	ldr	r1, [r7, #28]
 800533e:	6a3a      	ldr	r2, [r7, #32]
 8005340:	e841 2300 	strex	r3, r2, [r1]
 8005344:	61bb      	str	r3, [r7, #24]
   return(result);
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1e6      	bne.n	800531a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800534c:	88fb      	ldrh	r3, [r7, #6]
 800534e:	461a      	mov	r2, r3
 8005350:	68b9      	ldr	r1, [r7, #8]
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f001 f8b2 	bl	80064bc <UART_Start_Receive_IT>
 8005358:	4603      	mov	r3, r0
 800535a:	e000      	b.n	800535e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800535c:	2302      	movs	r3, #2
  }
}
 800535e:	4618      	mov	r0, r3
 8005360:	3728      	adds	r7, #40	@ 0x28
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	40008000 	.word	0x40008000

0800536c <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b094      	sub	sp, #80	@ 0x50
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800537c:	e853 3f00 	ldrex	r3, [r3]
 8005380:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005384:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005388:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	461a      	mov	r2, r3
 8005390:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005392:	643b      	str	r3, [r7, #64]	@ 0x40
 8005394:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005396:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005398:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800539a:	e841 2300 	strex	r3, r2, [r1]
 800539e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1e6      	bne.n	8005374 <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	3308      	adds	r3, #8
 80053ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ae:	6a3b      	ldr	r3, [r7, #32]
 80053b0:	e853 3f00 	ldrex	r3, [r3]
 80053b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80053bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	3308      	adds	r3, #8
 80053c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053ce:	e841 2300 	strex	r3, r2, [r1]
 80053d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1e5      	bne.n	80053a6 <HAL_UART_AbortTransmit+0x3a>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053e4:	2b80      	cmp	r3, #128	@ 0x80
 80053e6:	d137      	bne.n	8005458 <HAL_UART_AbortTransmit+0xec>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3308      	adds	r3, #8
 80053ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	e853 3f00 	ldrex	r3, [r3]
 80053f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	3308      	adds	r3, #8
 8005406:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005408:	61ba      	str	r2, [r7, #24]
 800540a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540c:	6979      	ldr	r1, [r7, #20]
 800540e:	69ba      	ldr	r2, [r7, #24]
 8005410:	e841 2300 	strex	r3, r2, [r1]
 8005414:	613b      	str	r3, [r7, #16]
   return(result);
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d1e5      	bne.n	80053e8 <HAL_UART_AbortTransmit+0x7c>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005420:	2b00      	cmp	r3, #0
 8005422:	d019      	beq.n	8005458 <HAL_UART_AbortTransmit+0xec>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005428:	2200      	movs	r2, #0
 800542a:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005430:	4618      	mov	r0, r3
 8005432:	f7fc fe57 	bl	80020e4 <HAL_DMA_Abort>
 8005436:	4603      	mov	r3, r0
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00d      	beq.n	8005458 <HAL_UART_AbortTransmit+0xec>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005440:	4618      	mov	r0, r3
 8005442:	f7fc ffbe 	bl	80023c2 <HAL_DMA_GetError>
 8005446:	4603      	mov	r3, r0
 8005448:	2b20      	cmp	r3, #32
 800544a:	d105      	bne.n	8005458 <HAL_UART_AbortTransmit+0xec>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2210      	movs	r2, #16
 8005450:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005454:	2303      	movs	r3, #3
 8005456:	e015      	b.n	8005484 <HAL_UART_AbortTransmit+0x118>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005464:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005468:	d107      	bne.n	800547a <HAL_UART_AbortTransmit+0x10e>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	699a      	ldr	r2, [r3, #24]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f042 0210 	orr.w	r2, r2, #16
 8005478:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2220      	movs	r2, #32
 800547e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
 8005482:	2300      	movs	r3, #0
}
 8005484:	4618      	mov	r0, r3
 8005486:	3750      	adds	r7, #80	@ 0x50
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b0ba      	sub	sp, #232	@ 0xe8
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	69db      	ldr	r3, [r3, #28]
 800549a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80054b2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80054b6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80054ba:	4013      	ands	r3, r2
 80054bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80054c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d11b      	bne.n	8005500 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80054c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054cc:	f003 0320 	and.w	r3, r3, #32
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d015      	beq.n	8005500 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80054d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054d8:	f003 0320 	and.w	r3, r3, #32
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d105      	bne.n	80054ec <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80054e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d009      	beq.n	8005500 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 8300 	beq.w	8005af6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	4798      	blx	r3
      }
      return;
 80054fe:	e2fa      	b.n	8005af6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005500:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005504:	2b00      	cmp	r3, #0
 8005506:	f000 8123 	beq.w	8005750 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800550a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800550e:	4b8d      	ldr	r3, [pc, #564]	@ (8005744 <HAL_UART_IRQHandler+0x2b8>)
 8005510:	4013      	ands	r3, r2
 8005512:	2b00      	cmp	r3, #0
 8005514:	d106      	bne.n	8005524 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005516:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800551a:	4b8b      	ldr	r3, [pc, #556]	@ (8005748 <HAL_UART_IRQHandler+0x2bc>)
 800551c:	4013      	ands	r3, r2
 800551e:	2b00      	cmp	r3, #0
 8005520:	f000 8116 	beq.w	8005750 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005528:	f003 0301 	and.w	r3, r3, #1
 800552c:	2b00      	cmp	r3, #0
 800552e:	d011      	beq.n	8005554 <HAL_UART_IRQHandler+0xc8>
 8005530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00b      	beq.n	8005554 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2201      	movs	r2, #1
 8005542:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800554a:	f043 0201 	orr.w	r2, r3, #1
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005558:	f003 0302 	and.w	r3, r3, #2
 800555c:	2b00      	cmp	r3, #0
 800555e:	d011      	beq.n	8005584 <HAL_UART_IRQHandler+0xf8>
 8005560:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005564:	f003 0301 	and.w	r3, r3, #1
 8005568:	2b00      	cmp	r3, #0
 800556a:	d00b      	beq.n	8005584 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2202      	movs	r2, #2
 8005572:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800557a:	f043 0204 	orr.w	r2, r3, #4
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005588:	f003 0304 	and.w	r3, r3, #4
 800558c:	2b00      	cmp	r3, #0
 800558e:	d011      	beq.n	80055b4 <HAL_UART_IRQHandler+0x128>
 8005590:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005594:	f003 0301 	and.w	r3, r3, #1
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00b      	beq.n	80055b4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2204      	movs	r2, #4
 80055a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055aa:	f043 0202 	orr.w	r2, r3, #2
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80055b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055b8:	f003 0308 	and.w	r3, r3, #8
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d017      	beq.n	80055f0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80055c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055c4:	f003 0320 	and.w	r3, r3, #32
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d105      	bne.n	80055d8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80055cc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80055d0:	4b5c      	ldr	r3, [pc, #368]	@ (8005744 <HAL_UART_IRQHandler+0x2b8>)
 80055d2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d00b      	beq.n	80055f0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2208      	movs	r2, #8
 80055de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055e6:	f043 0208 	orr.w	r2, r3, #8
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80055f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d012      	beq.n	8005622 <HAL_UART_IRQHandler+0x196>
 80055fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005600:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00c      	beq.n	8005622 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005610:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005618:	f043 0220 	orr.w	r2, r3, #32
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 8266 	beq.w	8005afa <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800562e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005632:	f003 0320 	and.w	r3, r3, #32
 8005636:	2b00      	cmp	r3, #0
 8005638:	d013      	beq.n	8005662 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800563a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800563e:	f003 0320 	and.w	r3, r3, #32
 8005642:	2b00      	cmp	r3, #0
 8005644:	d105      	bne.n	8005652 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005646:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800564a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800564e:	2b00      	cmp	r3, #0
 8005650:	d007      	beq.n	8005662 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005656:	2b00      	cmp	r3, #0
 8005658:	d003      	beq.n	8005662 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005668:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005676:	2b40      	cmp	r3, #64	@ 0x40
 8005678:	d005      	beq.n	8005686 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800567a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800567e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005682:	2b00      	cmp	r3, #0
 8005684:	d054      	beq.n	8005730 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f001 f83a 	bl	8006700 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005696:	2b40      	cmp	r3, #64	@ 0x40
 8005698:	d146      	bne.n	8005728 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	3308      	adds	r3, #8
 80056a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056a8:	e853 3f00 	ldrex	r3, [r3]
 80056ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80056b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80056b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	3308      	adds	r3, #8
 80056c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80056c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80056ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80056d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80056d6:	e841 2300 	strex	r3, r2, [r1]
 80056da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80056de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1d9      	bne.n	800569a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d017      	beq.n	8005720 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056f6:	4a15      	ldr	r2, [pc, #84]	@ (800574c <HAL_UART_IRQHandler+0x2c0>)
 80056f8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005700:	4618      	mov	r0, r3
 8005702:	f7fc fd48 	bl	8002196 <HAL_DMA_Abort_IT>
 8005706:	4603      	mov	r3, r0
 8005708:	2b00      	cmp	r3, #0
 800570a:	d019      	beq.n	8005740 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800571a:	4610      	mov	r0, r2
 800571c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800571e:	e00f      	b.n	8005740 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f000 f9ff 	bl	8005b24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005726:	e00b      	b.n	8005740 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 f9fb 	bl	8005b24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800572e:	e007      	b.n	8005740 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f000 f9f7 	bl	8005b24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2200      	movs	r2, #0
 800573a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800573e:	e1dc      	b.n	8005afa <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005740:	bf00      	nop
    return;
 8005742:	e1da      	b.n	8005afa <HAL_UART_IRQHandler+0x66e>
 8005744:	10000001 	.word	0x10000001
 8005748:	04000120 	.word	0x04000120
 800574c:	080067cd 	.word	0x080067cd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005754:	2b01      	cmp	r3, #1
 8005756:	f040 8170 	bne.w	8005a3a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800575a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800575e:	f003 0310 	and.w	r3, r3, #16
 8005762:	2b00      	cmp	r3, #0
 8005764:	f000 8169 	beq.w	8005a3a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800576c:	f003 0310 	and.w	r3, r3, #16
 8005770:	2b00      	cmp	r3, #0
 8005772:	f000 8162 	beq.w	8005a3a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2210      	movs	r2, #16
 800577c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005788:	2b40      	cmp	r3, #64	@ 0x40
 800578a:	f040 80d8 	bne.w	800593e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800579c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 80af 	beq.w	8005904 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80057ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057b0:	429a      	cmp	r2, r3
 80057b2:	f080 80a7 	bcs.w	8005904 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0320 	and.w	r3, r3, #32
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f040 8087 	bne.w	80058e2 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80057e0:	e853 3f00 	ldrex	r3, [r3]
 80057e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80057e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	461a      	mov	r2, r3
 80057fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80057fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005802:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005806:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800580a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800580e:	e841 2300 	strex	r3, r2, [r1]
 8005812:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005816:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800581a:	2b00      	cmp	r3, #0
 800581c:	d1da      	bne.n	80057d4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	3308      	adds	r3, #8
 8005824:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005826:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005828:	e853 3f00 	ldrex	r3, [r3]
 800582c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800582e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005830:	f023 0301 	bic.w	r3, r3, #1
 8005834:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	3308      	adds	r3, #8
 800583e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005842:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005846:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005848:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800584a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800584e:	e841 2300 	strex	r3, r2, [r1]
 8005852:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005854:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1e1      	bne.n	800581e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	3308      	adds	r3, #8
 8005860:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005862:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005864:	e853 3f00 	ldrex	r3, [r3]
 8005868:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800586a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800586c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005870:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3308      	adds	r3, #8
 800587a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800587e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005880:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005882:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005884:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005886:	e841 2300 	strex	r3, r2, [r1]
 800588a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800588c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1e3      	bne.n	800585a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2220      	movs	r2, #32
 8005896:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058a8:	e853 3f00 	ldrex	r3, [r3]
 80058ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80058ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058b0:	f023 0310 	bic.w	r3, r3, #16
 80058b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	461a      	mov	r2, r3
 80058be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80058c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80058c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80058c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80058ca:	e841 2300 	strex	r3, r2, [r1]
 80058ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80058d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1e4      	bne.n	80058a0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058dc:	4618      	mov	r0, r3
 80058de:	f7fc fc01 	bl	80020e4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2202      	movs	r2, #2
 80058e6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	4619      	mov	r1, r3
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 f91b 	bl	8005b38 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005902:	e0fc      	b.n	8005afe <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800590a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800590e:	429a      	cmp	r2, r3
 8005910:	f040 80f5 	bne.w	8005afe <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0320 	and.w	r3, r3, #32
 8005922:	2b20      	cmp	r3, #32
 8005924:	f040 80eb 	bne.w	8005afe <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2202      	movs	r2, #2
 800592c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005934:	4619      	mov	r1, r3
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f000 f8fe 	bl	8005b38 <HAL_UARTEx_RxEventCallback>
      return;
 800593c:	e0df      	b.n	8005afe <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800594a:	b29b      	uxth	r3, r3
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005958:	b29b      	uxth	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	f000 80d1 	beq.w	8005b02 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8005960:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005964:	2b00      	cmp	r3, #0
 8005966:	f000 80cc 	beq.w	8005b02 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005972:	e853 3f00 	ldrex	r3, [r3]
 8005976:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800597a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800597e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	461a      	mov	r2, r3
 8005988:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800598c:	647b      	str	r3, [r7, #68]	@ 0x44
 800598e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005990:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005992:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005994:	e841 2300 	strex	r3, r2, [r1]
 8005998:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800599a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1e4      	bne.n	800596a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	3308      	adds	r3, #8
 80059a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059aa:	e853 3f00 	ldrex	r3, [r3]
 80059ae:	623b      	str	r3, [r7, #32]
   return(result);
 80059b0:	6a3b      	ldr	r3, [r7, #32]
 80059b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059b6:	f023 0301 	bic.w	r3, r3, #1
 80059ba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	3308      	adds	r3, #8
 80059c4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80059c8:	633a      	str	r2, [r7, #48]	@ 0x30
 80059ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059d0:	e841 2300 	strex	r3, r2, [r1]
 80059d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d1e1      	bne.n	80059a0 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2220      	movs	r2, #32
 80059e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2200      	movs	r2, #0
 80059ee:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	e853 3f00 	ldrex	r3, [r3]
 80059fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f023 0310 	bic.w	r3, r3, #16
 8005a04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a12:	61fb      	str	r3, [r7, #28]
 8005a14:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a16:	69b9      	ldr	r1, [r7, #24]
 8005a18:	69fa      	ldr	r2, [r7, #28]
 8005a1a:	e841 2300 	strex	r3, r2, [r1]
 8005a1e:	617b      	str	r3, [r7, #20]
   return(result);
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1e4      	bne.n	80059f0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2202      	movs	r2, #2
 8005a2a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a30:	4619      	mov	r1, r3
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 f880 	bl	8005b38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005a38:	e063      	b.n	8005b02 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005a3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00e      	beq.n	8005a64 <HAL_UART_IRQHandler+0x5d8>
 8005a46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d008      	beq.n	8005a64 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005a5a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f001 fc13 	bl	8007288 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a62:	e051      	b.n	8005b08 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d014      	beq.n	8005a9a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d105      	bne.n	8005a88 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005a7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d008      	beq.n	8005a9a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d03a      	beq.n	8005b06 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	4798      	blx	r3
    }
    return;
 8005a98:	e035      	b.n	8005b06 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d009      	beq.n	8005aba <HAL_UART_IRQHandler+0x62e>
 8005aa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d003      	beq.n	8005aba <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 fe9c 	bl	80067f0 <UART_EndTransmit_IT>
    return;
 8005ab8:	e026      	b.n	8005b08 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005abe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d009      	beq.n	8005ada <HAL_UART_IRQHandler+0x64e>
 8005ac6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aca:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d003      	beq.n	8005ada <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f001 fbec 	bl	80072b0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ad8:	e016      	b.n	8005b08 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ade:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d010      	beq.n	8005b08 <HAL_UART_IRQHandler+0x67c>
 8005ae6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	da0c      	bge.n	8005b08 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f001 fbd4 	bl	800729c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005af4:	e008      	b.n	8005b08 <HAL_UART_IRQHandler+0x67c>
      return;
 8005af6:	bf00      	nop
 8005af8:	e006      	b.n	8005b08 <HAL_UART_IRQHandler+0x67c>
    return;
 8005afa:	bf00      	nop
 8005afc:	e004      	b.n	8005b08 <HAL_UART_IRQHandler+0x67c>
      return;
 8005afe:	bf00      	nop
 8005b00:	e002      	b.n	8005b08 <HAL_UART_IRQHandler+0x67c>
      return;
 8005b02:	bf00      	nop
 8005b04:	e000      	b.n	8005b08 <HAL_UART_IRQHandler+0x67c>
    return;
 8005b06:	bf00      	nop
  }
}
 8005b08:	37e8      	adds	r7, #232	@ 0xe8
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop

08005b10 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b083      	sub	sp, #12
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005b18:	bf00      	nop
 8005b1a:	370c      	adds	r7, #12
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr

08005b24 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005b2c:	bf00      	nop
 8005b2e:	370c      	adds	r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr

08005b38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b083      	sub	sp, #12
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	460b      	mov	r3, r1
 8005b42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b54:	b08c      	sub	sp, #48	@ 0x30
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	689a      	ldr	r2, [r3, #8]
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	431a      	orrs	r2, r3
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	69db      	ldr	r3, [r3, #28]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	4baa      	ldr	r3, [pc, #680]	@ (8005e28 <UART_SetConfig+0x2d8>)
 8005b80:	4013      	ands	r3, r2
 8005b82:	697a      	ldr	r2, [r7, #20]
 8005b84:	6812      	ldr	r2, [r2, #0]
 8005b86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	685b      	ldr	r3, [r3, #4]
 8005b92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	68da      	ldr	r2, [r3, #12]
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	699b      	ldr	r3, [r3, #24]
 8005ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a9f      	ldr	r2, [pc, #636]	@ (8005e2c <UART_SetConfig+0x2dc>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d004      	beq.n	8005bbc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	6a1b      	ldr	r3, [r3, #32]
 8005bb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005bc6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005bca:	697a      	ldr	r2, [r7, #20]
 8005bcc:	6812      	ldr	r2, [r2, #0]
 8005bce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bd0:	430b      	orrs	r3, r1
 8005bd2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bda:	f023 010f 	bic.w	r1, r3, #15
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a90      	ldr	r2, [pc, #576]	@ (8005e30 <UART_SetConfig+0x2e0>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d125      	bne.n	8005c40 <UART_SetConfig+0xf0>
 8005bf4:	4b8f      	ldr	r3, [pc, #572]	@ (8005e34 <UART_SetConfig+0x2e4>)
 8005bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bfa:	f003 0303 	and.w	r3, r3, #3
 8005bfe:	2b03      	cmp	r3, #3
 8005c00:	d81a      	bhi.n	8005c38 <UART_SetConfig+0xe8>
 8005c02:	a201      	add	r2, pc, #4	@ (adr r2, 8005c08 <UART_SetConfig+0xb8>)
 8005c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c08:	08005c19 	.word	0x08005c19
 8005c0c:	08005c29 	.word	0x08005c29
 8005c10:	08005c21 	.word	0x08005c21
 8005c14:	08005c31 	.word	0x08005c31
 8005c18:	2301      	movs	r3, #1
 8005c1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c1e:	e116      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005c20:	2302      	movs	r3, #2
 8005c22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c26:	e112      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005c28:	2304      	movs	r3, #4
 8005c2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c2e:	e10e      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005c30:	2308      	movs	r3, #8
 8005c32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c36:	e10a      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005c38:	2310      	movs	r3, #16
 8005c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c3e:	e106      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a7c      	ldr	r2, [pc, #496]	@ (8005e38 <UART_SetConfig+0x2e8>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d138      	bne.n	8005cbc <UART_SetConfig+0x16c>
 8005c4a:	4b7a      	ldr	r3, [pc, #488]	@ (8005e34 <UART_SetConfig+0x2e4>)
 8005c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c50:	f003 030c 	and.w	r3, r3, #12
 8005c54:	2b0c      	cmp	r3, #12
 8005c56:	d82d      	bhi.n	8005cb4 <UART_SetConfig+0x164>
 8005c58:	a201      	add	r2, pc, #4	@ (adr r2, 8005c60 <UART_SetConfig+0x110>)
 8005c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5e:	bf00      	nop
 8005c60:	08005c95 	.word	0x08005c95
 8005c64:	08005cb5 	.word	0x08005cb5
 8005c68:	08005cb5 	.word	0x08005cb5
 8005c6c:	08005cb5 	.word	0x08005cb5
 8005c70:	08005ca5 	.word	0x08005ca5
 8005c74:	08005cb5 	.word	0x08005cb5
 8005c78:	08005cb5 	.word	0x08005cb5
 8005c7c:	08005cb5 	.word	0x08005cb5
 8005c80:	08005c9d 	.word	0x08005c9d
 8005c84:	08005cb5 	.word	0x08005cb5
 8005c88:	08005cb5 	.word	0x08005cb5
 8005c8c:	08005cb5 	.word	0x08005cb5
 8005c90:	08005cad 	.word	0x08005cad
 8005c94:	2300      	movs	r3, #0
 8005c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c9a:	e0d8      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ca2:	e0d4      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005ca4:	2304      	movs	r3, #4
 8005ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005caa:	e0d0      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005cac:	2308      	movs	r3, #8
 8005cae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cb2:	e0cc      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005cb4:	2310      	movs	r3, #16
 8005cb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cba:	e0c8      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a5e      	ldr	r2, [pc, #376]	@ (8005e3c <UART_SetConfig+0x2ec>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d125      	bne.n	8005d12 <UART_SetConfig+0x1c2>
 8005cc6:	4b5b      	ldr	r3, [pc, #364]	@ (8005e34 <UART_SetConfig+0x2e4>)
 8005cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ccc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005cd0:	2b30      	cmp	r3, #48	@ 0x30
 8005cd2:	d016      	beq.n	8005d02 <UART_SetConfig+0x1b2>
 8005cd4:	2b30      	cmp	r3, #48	@ 0x30
 8005cd6:	d818      	bhi.n	8005d0a <UART_SetConfig+0x1ba>
 8005cd8:	2b20      	cmp	r3, #32
 8005cda:	d00a      	beq.n	8005cf2 <UART_SetConfig+0x1a2>
 8005cdc:	2b20      	cmp	r3, #32
 8005cde:	d814      	bhi.n	8005d0a <UART_SetConfig+0x1ba>
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d002      	beq.n	8005cea <UART_SetConfig+0x19a>
 8005ce4:	2b10      	cmp	r3, #16
 8005ce6:	d008      	beq.n	8005cfa <UART_SetConfig+0x1aa>
 8005ce8:	e00f      	b.n	8005d0a <UART_SetConfig+0x1ba>
 8005cea:	2300      	movs	r3, #0
 8005cec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cf0:	e0ad      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005cf2:	2302      	movs	r3, #2
 8005cf4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cf8:	e0a9      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005cfa:	2304      	movs	r3, #4
 8005cfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d00:	e0a5      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005d02:	2308      	movs	r3, #8
 8005d04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d08:	e0a1      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005d0a:	2310      	movs	r3, #16
 8005d0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d10:	e09d      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a4a      	ldr	r2, [pc, #296]	@ (8005e40 <UART_SetConfig+0x2f0>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d125      	bne.n	8005d68 <UART_SetConfig+0x218>
 8005d1c:	4b45      	ldr	r3, [pc, #276]	@ (8005e34 <UART_SetConfig+0x2e4>)
 8005d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005d26:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d28:	d016      	beq.n	8005d58 <UART_SetConfig+0x208>
 8005d2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d2c:	d818      	bhi.n	8005d60 <UART_SetConfig+0x210>
 8005d2e:	2b80      	cmp	r3, #128	@ 0x80
 8005d30:	d00a      	beq.n	8005d48 <UART_SetConfig+0x1f8>
 8005d32:	2b80      	cmp	r3, #128	@ 0x80
 8005d34:	d814      	bhi.n	8005d60 <UART_SetConfig+0x210>
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d002      	beq.n	8005d40 <UART_SetConfig+0x1f0>
 8005d3a:	2b40      	cmp	r3, #64	@ 0x40
 8005d3c:	d008      	beq.n	8005d50 <UART_SetConfig+0x200>
 8005d3e:	e00f      	b.n	8005d60 <UART_SetConfig+0x210>
 8005d40:	2300      	movs	r3, #0
 8005d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d46:	e082      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005d48:	2302      	movs	r3, #2
 8005d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d4e:	e07e      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005d50:	2304      	movs	r3, #4
 8005d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d56:	e07a      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005d58:	2308      	movs	r3, #8
 8005d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d5e:	e076      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005d60:	2310      	movs	r3, #16
 8005d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d66:	e072      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a35      	ldr	r2, [pc, #212]	@ (8005e44 <UART_SetConfig+0x2f4>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d12a      	bne.n	8005dc8 <UART_SetConfig+0x278>
 8005d72:	4b30      	ldr	r3, [pc, #192]	@ (8005e34 <UART_SetConfig+0x2e4>)
 8005d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d80:	d01a      	beq.n	8005db8 <UART_SetConfig+0x268>
 8005d82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d86:	d81b      	bhi.n	8005dc0 <UART_SetConfig+0x270>
 8005d88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d8c:	d00c      	beq.n	8005da8 <UART_SetConfig+0x258>
 8005d8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d92:	d815      	bhi.n	8005dc0 <UART_SetConfig+0x270>
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d003      	beq.n	8005da0 <UART_SetConfig+0x250>
 8005d98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d9c:	d008      	beq.n	8005db0 <UART_SetConfig+0x260>
 8005d9e:	e00f      	b.n	8005dc0 <UART_SetConfig+0x270>
 8005da0:	2300      	movs	r3, #0
 8005da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005da6:	e052      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005da8:	2302      	movs	r3, #2
 8005daa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dae:	e04e      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005db0:	2304      	movs	r3, #4
 8005db2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005db6:	e04a      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005db8:	2308      	movs	r3, #8
 8005dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dbe:	e046      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005dc0:	2310      	movs	r3, #16
 8005dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dc6:	e042      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a17      	ldr	r2, [pc, #92]	@ (8005e2c <UART_SetConfig+0x2dc>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d13a      	bne.n	8005e48 <UART_SetConfig+0x2f8>
 8005dd2:	4b18      	ldr	r3, [pc, #96]	@ (8005e34 <UART_SetConfig+0x2e4>)
 8005dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dd8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005ddc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005de0:	d01a      	beq.n	8005e18 <UART_SetConfig+0x2c8>
 8005de2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005de6:	d81b      	bhi.n	8005e20 <UART_SetConfig+0x2d0>
 8005de8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005dec:	d00c      	beq.n	8005e08 <UART_SetConfig+0x2b8>
 8005dee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005df2:	d815      	bhi.n	8005e20 <UART_SetConfig+0x2d0>
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d003      	beq.n	8005e00 <UART_SetConfig+0x2b0>
 8005df8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dfc:	d008      	beq.n	8005e10 <UART_SetConfig+0x2c0>
 8005dfe:	e00f      	b.n	8005e20 <UART_SetConfig+0x2d0>
 8005e00:	2300      	movs	r3, #0
 8005e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e06:	e022      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005e08:	2302      	movs	r3, #2
 8005e0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e0e:	e01e      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005e10:	2304      	movs	r3, #4
 8005e12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e16:	e01a      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005e18:	2308      	movs	r3, #8
 8005e1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e1e:	e016      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005e20:	2310      	movs	r3, #16
 8005e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e26:	e012      	b.n	8005e4e <UART_SetConfig+0x2fe>
 8005e28:	cfff69f3 	.word	0xcfff69f3
 8005e2c:	40008000 	.word	0x40008000
 8005e30:	40013800 	.word	0x40013800
 8005e34:	40021000 	.word	0x40021000
 8005e38:	40004400 	.word	0x40004400
 8005e3c:	40004800 	.word	0x40004800
 8005e40:	40004c00 	.word	0x40004c00
 8005e44:	40005000 	.word	0x40005000
 8005e48:	2310      	movs	r3, #16
 8005e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4aae      	ldr	r2, [pc, #696]	@ (800610c <UART_SetConfig+0x5bc>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	f040 8097 	bne.w	8005f88 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005e5a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e5e:	2b08      	cmp	r3, #8
 8005e60:	d823      	bhi.n	8005eaa <UART_SetConfig+0x35a>
 8005e62:	a201      	add	r2, pc, #4	@ (adr r2, 8005e68 <UART_SetConfig+0x318>)
 8005e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e68:	08005e8d 	.word	0x08005e8d
 8005e6c:	08005eab 	.word	0x08005eab
 8005e70:	08005e95 	.word	0x08005e95
 8005e74:	08005eab 	.word	0x08005eab
 8005e78:	08005e9b 	.word	0x08005e9b
 8005e7c:	08005eab 	.word	0x08005eab
 8005e80:	08005eab 	.word	0x08005eab
 8005e84:	08005eab 	.word	0x08005eab
 8005e88:	08005ea3 	.word	0x08005ea3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e8c:	f7fd fa36 	bl	80032fc <HAL_RCC_GetPCLK1Freq>
 8005e90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e92:	e010      	b.n	8005eb6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e94:	4b9e      	ldr	r3, [pc, #632]	@ (8006110 <UART_SetConfig+0x5c0>)
 8005e96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e98:	e00d      	b.n	8005eb6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e9a:	f7fd f9c1 	bl	8003220 <HAL_RCC_GetSysClockFreq>
 8005e9e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ea0:	e009      	b.n	8005eb6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ea2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ea6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005ea8:	e005      	b.n	8005eb6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005eb4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	f000 8130 	beq.w	800611e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec2:	4a94      	ldr	r2, [pc, #592]	@ (8006114 <UART_SetConfig+0x5c4>)
 8005ec4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ec8:	461a      	mov	r2, r3
 8005eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ecc:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ed0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	685a      	ldr	r2, [r3, #4]
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	005b      	lsls	r3, r3, #1
 8005eda:	4413      	add	r3, r2
 8005edc:	69ba      	ldr	r2, [r7, #24]
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d305      	bcc.n	8005eee <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005ee8:	69ba      	ldr	r2, [r7, #24]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d903      	bls.n	8005ef6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005ef4:	e113      	b.n	800611e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef8:	2200      	movs	r2, #0
 8005efa:	60bb      	str	r3, [r7, #8]
 8005efc:	60fa      	str	r2, [r7, #12]
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f02:	4a84      	ldr	r2, [pc, #528]	@ (8006114 <UART_SetConfig+0x5c4>)
 8005f04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f08:	b29b      	uxth	r3, r3
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	603b      	str	r3, [r7, #0]
 8005f0e:	607a      	str	r2, [r7, #4]
 8005f10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f14:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005f18:	f7fa f988 	bl	800022c <__aeabi_uldivmod>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	460b      	mov	r3, r1
 8005f20:	4610      	mov	r0, r2
 8005f22:	4619      	mov	r1, r3
 8005f24:	f04f 0200 	mov.w	r2, #0
 8005f28:	f04f 0300 	mov.w	r3, #0
 8005f2c:	020b      	lsls	r3, r1, #8
 8005f2e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005f32:	0202      	lsls	r2, r0, #8
 8005f34:	6979      	ldr	r1, [r7, #20]
 8005f36:	6849      	ldr	r1, [r1, #4]
 8005f38:	0849      	lsrs	r1, r1, #1
 8005f3a:	2000      	movs	r0, #0
 8005f3c:	460c      	mov	r4, r1
 8005f3e:	4605      	mov	r5, r0
 8005f40:	eb12 0804 	adds.w	r8, r2, r4
 8005f44:	eb43 0905 	adc.w	r9, r3, r5
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	469a      	mov	sl, r3
 8005f50:	4693      	mov	fp, r2
 8005f52:	4652      	mov	r2, sl
 8005f54:	465b      	mov	r3, fp
 8005f56:	4640      	mov	r0, r8
 8005f58:	4649      	mov	r1, r9
 8005f5a:	f7fa f967 	bl	800022c <__aeabi_uldivmod>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	460b      	mov	r3, r1
 8005f62:	4613      	mov	r3, r2
 8005f64:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005f66:	6a3b      	ldr	r3, [r7, #32]
 8005f68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f6c:	d308      	bcc.n	8005f80 <UART_SetConfig+0x430>
 8005f6e:	6a3b      	ldr	r3, [r7, #32]
 8005f70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f74:	d204      	bcs.n	8005f80 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	6a3a      	ldr	r2, [r7, #32]
 8005f7c:	60da      	str	r2, [r3, #12]
 8005f7e:	e0ce      	b.n	800611e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f86:	e0ca      	b.n	800611e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	69db      	ldr	r3, [r3, #28]
 8005f8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f90:	d166      	bne.n	8006060 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005f92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005f96:	2b08      	cmp	r3, #8
 8005f98:	d827      	bhi.n	8005fea <UART_SetConfig+0x49a>
 8005f9a:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa0 <UART_SetConfig+0x450>)
 8005f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa0:	08005fc5 	.word	0x08005fc5
 8005fa4:	08005fcd 	.word	0x08005fcd
 8005fa8:	08005fd5 	.word	0x08005fd5
 8005fac:	08005feb 	.word	0x08005feb
 8005fb0:	08005fdb 	.word	0x08005fdb
 8005fb4:	08005feb 	.word	0x08005feb
 8005fb8:	08005feb 	.word	0x08005feb
 8005fbc:	08005feb 	.word	0x08005feb
 8005fc0:	08005fe3 	.word	0x08005fe3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fc4:	f7fd f99a 	bl	80032fc <HAL_RCC_GetPCLK1Freq>
 8005fc8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fca:	e014      	b.n	8005ff6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fcc:	f7fd f9ac 	bl	8003328 <HAL_RCC_GetPCLK2Freq>
 8005fd0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fd2:	e010      	b.n	8005ff6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fd4:	4b4e      	ldr	r3, [pc, #312]	@ (8006110 <UART_SetConfig+0x5c0>)
 8005fd6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005fd8:	e00d      	b.n	8005ff6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fda:	f7fd f921 	bl	8003220 <HAL_RCC_GetSysClockFreq>
 8005fde:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fe0:	e009      	b.n	8005ff6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fe2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fe6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005fe8:	e005      	b.n	8005ff6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005fea:	2300      	movs	r3, #0
 8005fec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005ff4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f000 8090 	beq.w	800611e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006002:	4a44      	ldr	r2, [pc, #272]	@ (8006114 <UART_SetConfig+0x5c4>)
 8006004:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006008:	461a      	mov	r2, r3
 800600a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800600c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006010:	005a      	lsls	r2, r3, #1
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	085b      	lsrs	r3, r3, #1
 8006018:	441a      	add	r2, r3
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006022:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006024:	6a3b      	ldr	r3, [r7, #32]
 8006026:	2b0f      	cmp	r3, #15
 8006028:	d916      	bls.n	8006058 <UART_SetConfig+0x508>
 800602a:	6a3b      	ldr	r3, [r7, #32]
 800602c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006030:	d212      	bcs.n	8006058 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006032:	6a3b      	ldr	r3, [r7, #32]
 8006034:	b29b      	uxth	r3, r3
 8006036:	f023 030f 	bic.w	r3, r3, #15
 800603a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800603c:	6a3b      	ldr	r3, [r7, #32]
 800603e:	085b      	lsrs	r3, r3, #1
 8006040:	b29b      	uxth	r3, r3
 8006042:	f003 0307 	and.w	r3, r3, #7
 8006046:	b29a      	uxth	r2, r3
 8006048:	8bfb      	ldrh	r3, [r7, #30]
 800604a:	4313      	orrs	r3, r2
 800604c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	8bfa      	ldrh	r2, [r7, #30]
 8006054:	60da      	str	r2, [r3, #12]
 8006056:	e062      	b.n	800611e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800605e:	e05e      	b.n	800611e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006060:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006064:	2b08      	cmp	r3, #8
 8006066:	d828      	bhi.n	80060ba <UART_SetConfig+0x56a>
 8006068:	a201      	add	r2, pc, #4	@ (adr r2, 8006070 <UART_SetConfig+0x520>)
 800606a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606e:	bf00      	nop
 8006070:	08006095 	.word	0x08006095
 8006074:	0800609d 	.word	0x0800609d
 8006078:	080060a5 	.word	0x080060a5
 800607c:	080060bb 	.word	0x080060bb
 8006080:	080060ab 	.word	0x080060ab
 8006084:	080060bb 	.word	0x080060bb
 8006088:	080060bb 	.word	0x080060bb
 800608c:	080060bb 	.word	0x080060bb
 8006090:	080060b3 	.word	0x080060b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006094:	f7fd f932 	bl	80032fc <HAL_RCC_GetPCLK1Freq>
 8006098:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800609a:	e014      	b.n	80060c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800609c:	f7fd f944 	bl	8003328 <HAL_RCC_GetPCLK2Freq>
 80060a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060a2:	e010      	b.n	80060c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060a4:	4b1a      	ldr	r3, [pc, #104]	@ (8006110 <UART_SetConfig+0x5c0>)
 80060a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80060a8:	e00d      	b.n	80060c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060aa:	f7fd f8b9 	bl	8003220 <HAL_RCC_GetSysClockFreq>
 80060ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060b0:	e009      	b.n	80060c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80060b8:	e005      	b.n	80060c6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80060ba:	2300      	movs	r3, #0
 80060bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80060c4:	bf00      	nop
    }

    if (pclk != 0U)
 80060c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d028      	beq.n	800611e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d0:	4a10      	ldr	r2, [pc, #64]	@ (8006114 <UART_SetConfig+0x5c4>)
 80060d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060d6:	461a      	mov	r2, r3
 80060d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060da:	fbb3 f2f2 	udiv	r2, r3, r2
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	085b      	lsrs	r3, r3, #1
 80060e4:	441a      	add	r2, r3
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060f0:	6a3b      	ldr	r3, [r7, #32]
 80060f2:	2b0f      	cmp	r3, #15
 80060f4:	d910      	bls.n	8006118 <UART_SetConfig+0x5c8>
 80060f6:	6a3b      	ldr	r3, [r7, #32]
 80060f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060fc:	d20c      	bcs.n	8006118 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80060fe:	6a3b      	ldr	r3, [r7, #32]
 8006100:	b29a      	uxth	r2, r3
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	60da      	str	r2, [r3, #12]
 8006108:	e009      	b.n	800611e <UART_SetConfig+0x5ce>
 800610a:	bf00      	nop
 800610c:	40008000 	.word	0x40008000
 8006110:	00f42400 	.word	0x00f42400
 8006114:	0800bdfc 	.word	0x0800bdfc
      }
      else
      {
        ret = HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	2201      	movs	r2, #1
 8006122:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	2201      	movs	r2, #1
 800612a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	2200      	movs	r2, #0
 8006132:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	2200      	movs	r2, #0
 8006138:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800613a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800613e:	4618      	mov	r0, r3
 8006140:	3730      	adds	r7, #48	@ 0x30
 8006142:	46bd      	mov	sp, r7
 8006144:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006148 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006154:	f003 0308 	and.w	r3, r3, #8
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00a      	beq.n	8006172 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00a      	beq.n	8006194 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	430a      	orrs	r2, r1
 8006192:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006198:	f003 0302 	and.w	r3, r3, #2
 800619c:	2b00      	cmp	r3, #0
 800619e:	d00a      	beq.n	80061b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	430a      	orrs	r2, r1
 80061b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ba:	f003 0304 	and.w	r3, r3, #4
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d00a      	beq.n	80061d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	430a      	orrs	r2, r1
 80061d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061dc:	f003 0310 	and.w	r3, r3, #16
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00a      	beq.n	80061fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	430a      	orrs	r2, r1
 80061f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061fe:	f003 0320 	and.w	r3, r3, #32
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00a      	beq.n	800621c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	430a      	orrs	r2, r1
 800621a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006224:	2b00      	cmp	r3, #0
 8006226:	d01a      	beq.n	800625e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	430a      	orrs	r2, r1
 800623c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006246:	d10a      	bne.n	800625e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	430a      	orrs	r2, r1
 800625c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00a      	beq.n	8006280 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	430a      	orrs	r2, r1
 800627e:	605a      	str	r2, [r3, #4]
  }
}
 8006280:	bf00      	nop
 8006282:	370c      	adds	r7, #12
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr

0800628c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b098      	sub	sp, #96	@ 0x60
 8006290:	af02      	add	r7, sp, #8
 8006292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800629c:	f7fb fd3c 	bl	8001d18 <HAL_GetTick>
 80062a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 0308 	and.w	r3, r3, #8
 80062ac:	2b08      	cmp	r3, #8
 80062ae:	d12f      	bne.n	8006310 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80062b4:	9300      	str	r3, [sp, #0]
 80062b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062b8:	2200      	movs	r2, #0
 80062ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f000 f88e 	bl	80063e0 <UART_WaitOnFlagUntilTimeout>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d022      	beq.n	8006310 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062d2:	e853 3f00 	ldrex	r3, [r3]
 80062d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80062d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062de:	653b      	str	r3, [r7, #80]	@ 0x50
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	461a      	mov	r2, r3
 80062e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80062e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80062ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80062ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062f0:	e841 2300 	strex	r3, r2, [r1]
 80062f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80062f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1e6      	bne.n	80062ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2220      	movs	r2, #32
 8006300:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800630c:	2303      	movs	r3, #3
 800630e:	e063      	b.n	80063d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 0304 	and.w	r3, r3, #4
 800631a:	2b04      	cmp	r3, #4
 800631c:	d149      	bne.n	80063b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800631e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006322:	9300      	str	r3, [sp, #0]
 8006324:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006326:	2200      	movs	r2, #0
 8006328:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f000 f857 	bl	80063e0 <UART_WaitOnFlagUntilTimeout>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d03c      	beq.n	80063b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800633e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006340:	e853 3f00 	ldrex	r3, [r3]
 8006344:	623b      	str	r3, [r7, #32]
   return(result);
 8006346:	6a3b      	ldr	r3, [r7, #32]
 8006348:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800634c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	461a      	mov	r2, r3
 8006354:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006356:	633b      	str	r3, [r7, #48]	@ 0x30
 8006358:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800635c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800635e:	e841 2300 	strex	r3, r2, [r1]
 8006362:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006366:	2b00      	cmp	r3, #0
 8006368:	d1e6      	bne.n	8006338 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	3308      	adds	r3, #8
 8006370:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	e853 3f00 	ldrex	r3, [r3]
 8006378:	60fb      	str	r3, [r7, #12]
   return(result);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f023 0301 	bic.w	r3, r3, #1
 8006380:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	3308      	adds	r3, #8
 8006388:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800638a:	61fa      	str	r2, [r7, #28]
 800638c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800638e:	69b9      	ldr	r1, [r7, #24]
 8006390:	69fa      	ldr	r2, [r7, #28]
 8006392:	e841 2300 	strex	r3, r2, [r1]
 8006396:	617b      	str	r3, [r7, #20]
   return(result);
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1e5      	bne.n	800636a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2220      	movs	r2, #32
 80063a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	e012      	b.n	80063d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2220      	movs	r2, #32
 80063b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2220      	movs	r2, #32
 80063be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80063d6:	2300      	movs	r3, #0
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3758      	adds	r7, #88	@ 0x58
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	603b      	str	r3, [r7, #0]
 80063ec:	4613      	mov	r3, r2
 80063ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063f0:	e04f      	b.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f8:	d04b      	beq.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063fa:	f7fb fc8d 	bl	8001d18 <HAL_GetTick>
 80063fe:	4602      	mov	r2, r0
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	69ba      	ldr	r2, [r7, #24]
 8006406:	429a      	cmp	r2, r3
 8006408:	d302      	bcc.n	8006410 <UART_WaitOnFlagUntilTimeout+0x30>
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d101      	bne.n	8006414 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006410:	2303      	movs	r3, #3
 8006412:	e04e      	b.n	80064b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0304 	and.w	r3, r3, #4
 800641e:	2b00      	cmp	r3, #0
 8006420:	d037      	beq.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	2b80      	cmp	r3, #128	@ 0x80
 8006426:	d034      	beq.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	2b40      	cmp	r3, #64	@ 0x40
 800642c:	d031      	beq.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	69db      	ldr	r3, [r3, #28]
 8006434:	f003 0308 	and.w	r3, r3, #8
 8006438:	2b08      	cmp	r3, #8
 800643a:	d110      	bne.n	800645e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2208      	movs	r2, #8
 8006442:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f000 f95b 	bl	8006700 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2208      	movs	r2, #8
 800644e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e029      	b.n	80064b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	69db      	ldr	r3, [r3, #28]
 8006464:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006468:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800646c:	d111      	bne.n	8006492 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006476:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 f941 	bl	8006700 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2220      	movs	r2, #32
 8006482:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e00f      	b.n	80064b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	69da      	ldr	r2, [r3, #28]
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	4013      	ands	r3, r2
 800649c:	68ba      	ldr	r2, [r7, #8]
 800649e:	429a      	cmp	r2, r3
 80064a0:	bf0c      	ite	eq
 80064a2:	2301      	moveq	r3, #1
 80064a4:	2300      	movne	r3, #0
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	461a      	mov	r2, r3
 80064aa:	79fb      	ldrb	r3, [r7, #7]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d0a0      	beq.n	80063f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3710      	adds	r7, #16
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
	...

080064bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064bc:	b480      	push	{r7}
 80064be:	b0a3      	sub	sp, #140	@ 0x8c
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	60b9      	str	r1, [r7, #8]
 80064c6:	4613      	mov	r3, r2
 80064c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	68ba      	ldr	r2, [r7, #8]
 80064ce:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	88fa      	ldrh	r2, [r7, #6]
 80064d4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	88fa      	ldrh	r2, [r7, #6]
 80064dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064ee:	d10e      	bne.n	800650e <UART_Start_Receive_IT+0x52>
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	691b      	ldr	r3, [r3, #16]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d105      	bne.n	8006504 <UART_Start_Receive_IT+0x48>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80064fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006502:	e02d      	b.n	8006560 <UART_Start_Receive_IT+0xa4>
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	22ff      	movs	r2, #255	@ 0xff
 8006508:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800650c:	e028      	b.n	8006560 <UART_Start_Receive_IT+0xa4>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d10d      	bne.n	8006532 <UART_Start_Receive_IT+0x76>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	691b      	ldr	r3, [r3, #16]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d104      	bne.n	8006528 <UART_Start_Receive_IT+0x6c>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	22ff      	movs	r2, #255	@ 0xff
 8006522:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006526:	e01b      	b.n	8006560 <UART_Start_Receive_IT+0xa4>
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	227f      	movs	r2, #127	@ 0x7f
 800652c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006530:	e016      	b.n	8006560 <UART_Start_Receive_IT+0xa4>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800653a:	d10d      	bne.n	8006558 <UART_Start_Receive_IT+0x9c>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d104      	bne.n	800654e <UART_Start_Receive_IT+0x92>
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	227f      	movs	r2, #127	@ 0x7f
 8006548:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800654c:	e008      	b.n	8006560 <UART_Start_Receive_IT+0xa4>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	223f      	movs	r2, #63	@ 0x3f
 8006552:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006556:	e003      	b.n	8006560 <UART_Start_Receive_IT+0xa4>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2200      	movs	r2, #0
 8006564:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2222      	movs	r2, #34	@ 0x22
 800656c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	3308      	adds	r3, #8
 8006576:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006578:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800657a:	e853 3f00 	ldrex	r3, [r3]
 800657e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006580:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006582:	f043 0301 	orr.w	r3, r3, #1
 8006586:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	3308      	adds	r3, #8
 8006590:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006594:	673a      	str	r2, [r7, #112]	@ 0x70
 8006596:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006598:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800659a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800659c:	e841 2300 	strex	r3, r2, [r1]
 80065a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80065a2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d1e3      	bne.n	8006570 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065b0:	d14f      	bne.n	8006652 <UART_Start_Receive_IT+0x196>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80065b8:	88fa      	ldrh	r2, [r7, #6]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d349      	bcc.n	8006652 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065c6:	d107      	bne.n	80065d8 <UART_Start_Receive_IT+0x11c>
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	691b      	ldr	r3, [r3, #16]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d103      	bne.n	80065d8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	4a47      	ldr	r2, [pc, #284]	@ (80066f0 <UART_Start_Receive_IT+0x234>)
 80065d4:	675a      	str	r2, [r3, #116]	@ 0x74
 80065d6:	e002      	b.n	80065de <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	4a46      	ldr	r2, [pc, #280]	@ (80066f4 <UART_Start_Receive_IT+0x238>)
 80065dc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d01a      	beq.n	800661c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80065ee:	e853 3f00 	ldrex	r3, [r3]
 80065f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80065f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	461a      	mov	r2, r3
 8006604:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006608:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800660a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800660c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800660e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006610:	e841 2300 	strex	r3, r2, [r1]
 8006614:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006616:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1e4      	bne.n	80065e6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	3308      	adds	r3, #8
 8006622:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006626:	e853 3f00 	ldrex	r3, [r3]
 800662a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800662c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800662e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006632:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	3308      	adds	r3, #8
 800663a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800663c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800663e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006640:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006642:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006644:	e841 2300 	strex	r3, r2, [r1]
 8006648:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800664a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1e5      	bne.n	800661c <UART_Start_Receive_IT+0x160>
 8006650:	e046      	b.n	80066e0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800665a:	d107      	bne.n	800666c <UART_Start_Receive_IT+0x1b0>
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d103      	bne.n	800666c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	4a24      	ldr	r2, [pc, #144]	@ (80066f8 <UART_Start_Receive_IT+0x23c>)
 8006668:	675a      	str	r2, [r3, #116]	@ 0x74
 800666a:	e002      	b.n	8006672 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	4a23      	ldr	r2, [pc, #140]	@ (80066fc <UART_Start_Receive_IT+0x240>)
 8006670:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	691b      	ldr	r3, [r3, #16]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d019      	beq.n	80066ae <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006682:	e853 3f00 	ldrex	r3, [r3]
 8006686:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800668e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	461a      	mov	r2, r3
 8006696:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006698:	637b      	str	r3, [r7, #52]	@ 0x34
 800669a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800669e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80066a0:	e841 2300 	strex	r3, r2, [r1]
 80066a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80066a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1e6      	bne.n	800667a <UART_Start_Receive_IT+0x1be>
 80066ac:	e018      	b.n	80066e0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	e853 3f00 	ldrex	r3, [r3]
 80066ba:	613b      	str	r3, [r7, #16]
   return(result);
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	f043 0320 	orr.w	r3, r3, #32
 80066c2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	461a      	mov	r2, r3
 80066ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80066cc:	623b      	str	r3, [r7, #32]
 80066ce:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d0:	69f9      	ldr	r1, [r7, #28]
 80066d2:	6a3a      	ldr	r2, [r7, #32]
 80066d4:	e841 2300 	strex	r3, r2, [r1]
 80066d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1e6      	bne.n	80066ae <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	378c      	adds	r7, #140	@ 0x8c
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr
 80066ee:	bf00      	nop
 80066f0:	08006f1d 	.word	0x08006f1d
 80066f4:	08006bb9 	.word	0x08006bb9
 80066f8:	08006a01 	.word	0x08006a01
 80066fc:	08006849 	.word	0x08006849

08006700 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006700:	b480      	push	{r7}
 8006702:	b095      	sub	sp, #84	@ 0x54
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800670e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006710:	e853 3f00 	ldrex	r3, [r3]
 8006714:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006718:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800671c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	461a      	mov	r2, r3
 8006724:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006726:	643b      	str	r3, [r7, #64]	@ 0x40
 8006728:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800672c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800672e:	e841 2300 	strex	r3, r2, [r1]
 8006732:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006736:	2b00      	cmp	r3, #0
 8006738:	d1e6      	bne.n	8006708 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	3308      	adds	r3, #8
 8006740:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006742:	6a3b      	ldr	r3, [r7, #32]
 8006744:	e853 3f00 	ldrex	r3, [r3]
 8006748:	61fb      	str	r3, [r7, #28]
   return(result);
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006750:	f023 0301 	bic.w	r3, r3, #1
 8006754:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	3308      	adds	r3, #8
 800675c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800675e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006760:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006762:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006764:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006766:	e841 2300 	strex	r3, r2, [r1]
 800676a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800676c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676e:	2b00      	cmp	r3, #0
 8006770:	d1e3      	bne.n	800673a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006776:	2b01      	cmp	r3, #1
 8006778:	d118      	bne.n	80067ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	e853 3f00 	ldrex	r3, [r3]
 8006786:	60bb      	str	r3, [r7, #8]
   return(result);
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	f023 0310 	bic.w	r3, r3, #16
 800678e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	461a      	mov	r2, r3
 8006796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006798:	61bb      	str	r3, [r7, #24]
 800679a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679c:	6979      	ldr	r1, [r7, #20]
 800679e:	69ba      	ldr	r2, [r7, #24]
 80067a0:	e841 2300 	strex	r3, r2, [r1]
 80067a4:	613b      	str	r3, [r7, #16]
   return(result);
 80067a6:	693b      	ldr	r3, [r7, #16]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1e6      	bne.n	800677a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2220      	movs	r2, #32
 80067b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80067c0:	bf00      	nop
 80067c2:	3754      	adds	r7, #84	@ 0x54
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2200      	movs	r2, #0
 80067de:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80067e2:	68f8      	ldr	r0, [r7, #12]
 80067e4:	f7ff f99e 	bl	8005b24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067e8:	bf00      	nop
 80067ea:	3710      	adds	r7, #16
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b088      	sub	sp, #32
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	e853 3f00 	ldrex	r3, [r3]
 8006804:	60bb      	str	r3, [r7, #8]
   return(result);
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800680c:	61fb      	str	r3, [r7, #28]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	461a      	mov	r2, r3
 8006814:	69fb      	ldr	r3, [r7, #28]
 8006816:	61bb      	str	r3, [r7, #24]
 8006818:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681a:	6979      	ldr	r1, [r7, #20]
 800681c:	69ba      	ldr	r2, [r7, #24]
 800681e:	e841 2300 	strex	r3, r2, [r1]
 8006822:	613b      	str	r3, [r7, #16]
   return(result);
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d1e6      	bne.n	80067f8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2220      	movs	r2, #32
 800682e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2200      	movs	r2, #0
 8006836:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f7ff f969 	bl	8005b10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800683e:	bf00      	nop
 8006840:	3720      	adds	r7, #32
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
	...

08006848 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b09c      	sub	sp, #112	@ 0x70
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006856:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006860:	2b22      	cmp	r3, #34	@ 0x22
 8006862:	f040 80be 	bne.w	80069e2 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006870:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006874:	b2d9      	uxtb	r1, r3
 8006876:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800687a:	b2da      	uxtb	r2, r3
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006880:	400a      	ands	r2, r1
 8006882:	b2d2      	uxtb	r2, r2
 8006884:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800688a:	1c5a      	adds	r2, r3, #1
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006896:	b29b      	uxth	r3, r3
 8006898:	3b01      	subs	r3, #1
 800689a:	b29a      	uxth	r2, r3
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	f040 80a1 	bne.w	80069f2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068b8:	e853 3f00 	ldrex	r3, [r3]
 80068bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80068be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	461a      	mov	r2, r3
 80068cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80068ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068d6:	e841 2300 	strex	r3, r2, [r1]
 80068da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1e6      	bne.n	80068b0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	3308      	adds	r3, #8
 80068e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ec:	e853 3f00 	ldrex	r3, [r3]
 80068f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068f4:	f023 0301 	bic.w	r3, r3, #1
 80068f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	3308      	adds	r3, #8
 8006900:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006902:	647a      	str	r2, [r7, #68]	@ 0x44
 8006904:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006906:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006908:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800690a:	e841 2300 	strex	r3, r2, [r1]
 800690e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006912:	2b00      	cmp	r3, #0
 8006914:	d1e5      	bne.n	80068e2 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2220      	movs	r2, #32
 800691a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a33      	ldr	r2, [pc, #204]	@ (80069fc <UART_RxISR_8BIT+0x1b4>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d01f      	beq.n	8006974 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800693e:	2b00      	cmp	r3, #0
 8006940:	d018      	beq.n	8006974 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694a:	e853 3f00 	ldrex	r3, [r3]
 800694e:	623b      	str	r3, [r7, #32]
   return(result);
 8006950:	6a3b      	ldr	r3, [r7, #32]
 8006952:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006956:	663b      	str	r3, [r7, #96]	@ 0x60
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	461a      	mov	r2, r3
 800695e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006960:	633b      	str	r3, [r7, #48]	@ 0x30
 8006962:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006964:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006966:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006968:	e841 2300 	strex	r3, r2, [r1]
 800696c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800696e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006970:	2b00      	cmp	r3, #0
 8006972:	d1e6      	bne.n	8006942 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006978:	2b01      	cmp	r3, #1
 800697a:	d12e      	bne.n	80069da <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2200      	movs	r2, #0
 8006980:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	e853 3f00 	ldrex	r3, [r3]
 800698e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f023 0310 	bic.w	r3, r3, #16
 8006996:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	461a      	mov	r2, r3
 800699e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069a0:	61fb      	str	r3, [r7, #28]
 80069a2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a4:	69b9      	ldr	r1, [r7, #24]
 80069a6:	69fa      	ldr	r2, [r7, #28]
 80069a8:	e841 2300 	strex	r3, r2, [r1]
 80069ac:	617b      	str	r3, [r7, #20]
   return(result);
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d1e6      	bne.n	8006982 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	69db      	ldr	r3, [r3, #28]
 80069ba:	f003 0310 	and.w	r3, r3, #16
 80069be:	2b10      	cmp	r3, #16
 80069c0:	d103      	bne.n	80069ca <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2210      	movs	r2, #16
 80069c8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80069d0:	4619      	mov	r1, r3
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f7ff f8b0 	bl	8005b38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80069d8:	e00b      	b.n	80069f2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f7fa fdee 	bl	80015bc <HAL_UART_RxCpltCallback>
}
 80069e0:	e007      	b.n	80069f2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	699a      	ldr	r2, [r3, #24]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f042 0208 	orr.w	r2, r2, #8
 80069f0:	619a      	str	r2, [r3, #24]
}
 80069f2:	bf00      	nop
 80069f4:	3770      	adds	r7, #112	@ 0x70
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	bf00      	nop
 80069fc:	40008000 	.word	0x40008000

08006a00 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b09c      	sub	sp, #112	@ 0x70
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006a0e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a18:	2b22      	cmp	r3, #34	@ 0x22
 8006a1a:	f040 80be 	bne.w	8006b9a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a24:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a2c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006a2e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006a32:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006a36:	4013      	ands	r3, r2
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006a3c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a42:	1c9a      	adds	r2, r3, #2
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	3b01      	subs	r3, #1
 8006a52:	b29a      	uxth	r2, r3
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	f040 80a1 	bne.w	8006baa <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a70:	e853 3f00 	ldrex	r3, [r3]
 8006a74:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006a76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a7c:	667b      	str	r3, [r7, #100]	@ 0x64
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	461a      	mov	r2, r3
 8006a84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a86:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a88:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a8a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006a8c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006a8e:	e841 2300 	strex	r3, r2, [r1]
 8006a92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006a94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d1e6      	bne.n	8006a68 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	3308      	adds	r3, #8
 8006aa0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aa4:	e853 3f00 	ldrex	r3, [r3]
 8006aa8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aac:	f023 0301 	bic.w	r3, r3, #1
 8006ab0:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	3308      	adds	r3, #8
 8006ab8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006aba:	643a      	str	r2, [r7, #64]	@ 0x40
 8006abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006abe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ac0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ac2:	e841 2300 	strex	r3, r2, [r1]
 8006ac6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006ac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1e5      	bne.n	8006a9a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2220      	movs	r2, #32
 8006ad2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a33      	ldr	r2, [pc, #204]	@ (8006bb4 <UART_RxISR_16BIT+0x1b4>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d01f      	beq.n	8006b2c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d018      	beq.n	8006b2c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b00:	6a3b      	ldr	r3, [r7, #32]
 8006b02:	e853 3f00 	ldrex	r3, [r3]
 8006b06:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	461a      	mov	r2, r3
 8006b16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b1a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b20:	e841 2300 	strex	r3, r2, [r1]
 8006b24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1e6      	bne.n	8006afa <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d12e      	bne.n	8006b92 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	e853 3f00 	ldrex	r3, [r3]
 8006b46:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	f023 0310 	bic.w	r3, r3, #16
 8006b4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	461a      	mov	r2, r3
 8006b56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b58:	61bb      	str	r3, [r7, #24]
 8006b5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b5c:	6979      	ldr	r1, [r7, #20]
 8006b5e:	69ba      	ldr	r2, [r7, #24]
 8006b60:	e841 2300 	strex	r3, r2, [r1]
 8006b64:	613b      	str	r3, [r7, #16]
   return(result);
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1e6      	bne.n	8006b3a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	69db      	ldr	r3, [r3, #28]
 8006b72:	f003 0310 	and.w	r3, r3, #16
 8006b76:	2b10      	cmp	r3, #16
 8006b78:	d103      	bne.n	8006b82 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2210      	movs	r2, #16
 8006b80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b88:	4619      	mov	r1, r3
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f7fe ffd4 	bl	8005b38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006b90:	e00b      	b.n	8006baa <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f7fa fd12 	bl	80015bc <HAL_UART_RxCpltCallback>
}
 8006b98:	e007      	b.n	8006baa <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	699a      	ldr	r2, [r3, #24]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f042 0208 	orr.w	r2, r2, #8
 8006ba8:	619a      	str	r2, [r3, #24]
}
 8006baa:	bf00      	nop
 8006bac:	3770      	adds	r7, #112	@ 0x70
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop
 8006bb4:	40008000 	.word	0x40008000

08006bb8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b0ac      	sub	sp, #176	@ 0xb0
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006bc6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	69db      	ldr	r3, [r3, #28]
 8006bd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006bee:	2b22      	cmp	r3, #34	@ 0x22
 8006bf0:	f040 8183 	bne.w	8006efa <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006bfa:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006bfe:	e126      	b.n	8006e4e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c06:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006c0a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8006c0e:	b2d9      	uxtb	r1, r3
 8006c10:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006c14:	b2da      	uxtb	r2, r3
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c1a:	400a      	ands	r2, r1
 8006c1c:	b2d2      	uxtb	r2, r2
 8006c1e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c24:	1c5a      	adds	r2, r3, #1
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	3b01      	subs	r3, #1
 8006c34:	b29a      	uxth	r2, r3
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	69db      	ldr	r3, [r3, #28]
 8006c42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006c46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c4a:	f003 0307 	and.w	r3, r3, #7
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d053      	beq.n	8006cfa <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006c52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d011      	beq.n	8006c82 <UART_RxISR_8BIT_FIFOEN+0xca>
 8006c5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d00b      	beq.n	8006c82 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c78:	f043 0201 	orr.w	r2, r3, #1
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006c82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c86:	f003 0302 	and.w	r3, r3, #2
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d011      	beq.n	8006cb2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006c8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d00b      	beq.n	8006cb2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2202      	movs	r2, #2
 8006ca0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ca8:	f043 0204 	orr.w	r2, r3, #4
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006cb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cb6:	f003 0304 	and.w	r3, r3, #4
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d011      	beq.n	8006ce2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006cbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006cc2:	f003 0301 	and.w	r3, r3, #1
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d00b      	beq.n	8006ce2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	2204      	movs	r2, #4
 8006cd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cd8:	f043 0202 	orr.w	r2, r3, #2
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d006      	beq.n	8006cfa <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f7fe ff19 	bl	8005b24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	f040 80a3 	bne.w	8006e4e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d10:	e853 3f00 	ldrex	r3, [r3]
 8006d14:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8006d16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	461a      	mov	r2, r3
 8006d26:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006d2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006d2c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d2e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006d30:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006d32:	e841 2300 	strex	r3, r2, [r1]
 8006d36:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8006d38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1e4      	bne.n	8006d08 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	3308      	adds	r3, #8
 8006d44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d48:	e853 3f00 	ldrex	r3, [r3]
 8006d4c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006d4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d54:	f023 0301 	bic.w	r3, r3, #1
 8006d58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	3308      	adds	r3, #8
 8006d62:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006d66:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006d68:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d6a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006d6c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006d6e:	e841 2300 	strex	r3, r2, [r1]
 8006d72:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006d74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d1e1      	bne.n	8006d3e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2220      	movs	r2, #32
 8006d7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a60      	ldr	r2, [pc, #384]	@ (8006f14 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d021      	beq.n	8006ddc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d01a      	beq.n	8006ddc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dae:	e853 3f00 	ldrex	r3, [r3]
 8006db2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006db4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006db6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006dba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006dc8:	657b      	str	r3, [r7, #84]	@ 0x54
 8006dca:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dcc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006dce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006dd0:	e841 2300 	strex	r3, r2, [r1]
 8006dd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006dd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d1e4      	bne.n	8006da6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d130      	bne.n	8006e46 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006df2:	e853 3f00 	ldrex	r3, [r3]
 8006df6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dfa:	f023 0310 	bic.w	r3, r3, #16
 8006dfe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	461a      	mov	r2, r3
 8006e08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e0e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e14:	e841 2300 	strex	r3, r2, [r1]
 8006e18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1e4      	bne.n	8006dea <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	69db      	ldr	r3, [r3, #28]
 8006e26:	f003 0310 	and.w	r3, r3, #16
 8006e2a:	2b10      	cmp	r3, #16
 8006e2c:	d103      	bne.n	8006e36 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	2210      	movs	r2, #16
 8006e34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f7fe fe7a 	bl	8005b38 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8006e44:	e00e      	b.n	8006e64 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f7fa fbb8 	bl	80015bc <HAL_UART_RxCpltCallback>
        break;
 8006e4c:	e00a      	b.n	8006e64 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006e4e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d006      	beq.n	8006e64 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8006e56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e5a:	f003 0320 	and.w	r3, r3, #32
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	f47f aece 	bne.w	8006c00 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e6a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006e6e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d049      	beq.n	8006f0a <UART_RxISR_8BIT_FIFOEN+0x352>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006e7c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d242      	bcs.n	8006f0a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	3308      	adds	r3, #8
 8006e8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	6a3b      	ldr	r3, [r7, #32]
 8006e8e:	e853 3f00 	ldrex	r3, [r3]
 8006e92:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e94:	69fb      	ldr	r3, [r7, #28]
 8006e96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	3308      	adds	r3, #8
 8006ea4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006ea8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006eae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006eb0:	e841 2300 	strex	r3, r2, [r1]
 8006eb4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1e3      	bne.n	8006e84 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a16      	ldr	r2, [pc, #88]	@ (8006f18 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8006ec0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	e853 3f00 	ldrex	r3, [r3]
 8006ece:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	f043 0320 	orr.w	r3, r3, #32
 8006ed6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	461a      	mov	r2, r3
 8006ee0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006ee4:	61bb      	str	r3, [r7, #24]
 8006ee6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee8:	6979      	ldr	r1, [r7, #20]
 8006eea:	69ba      	ldr	r2, [r7, #24]
 8006eec:	e841 2300 	strex	r3, r2, [r1]
 8006ef0:	613b      	str	r3, [r7, #16]
   return(result);
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1e4      	bne.n	8006ec2 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ef8:	e007      	b.n	8006f0a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	699a      	ldr	r2, [r3, #24]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f042 0208 	orr.w	r2, r2, #8
 8006f08:	619a      	str	r2, [r3, #24]
}
 8006f0a:	bf00      	nop
 8006f0c:	37b0      	adds	r7, #176	@ 0xb0
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	40008000 	.word	0x40008000
 8006f18:	08006849 	.word	0x08006849

08006f1c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b0ae      	sub	sp, #184	@ 0xb8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006f2a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	69db      	ldr	r3, [r3, #28]
 8006f34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006f52:	2b22      	cmp	r3, #34	@ 0x22
 8006f54:	f040 8187 	bne.w	8007266 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006f5e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006f62:	e12a      	b.n	80071ba <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f6a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006f76:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8006f7a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8006f7e:	4013      	ands	r3, r2
 8006f80:	b29a      	uxth	r2, r3
 8006f82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f86:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f8c:	1c9a      	adds	r2, r3, #2
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	b29a      	uxth	r2, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	69db      	ldr	r3, [r3, #28]
 8006faa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006fae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006fb2:	f003 0307 	and.w	r3, r3, #7
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d053      	beq.n	8007062 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006fba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006fbe:	f003 0301 	and.w	r3, r3, #1
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d011      	beq.n	8006fea <UART_RxISR_16BIT_FIFOEN+0xce>
 8006fc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00b      	beq.n	8006fea <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fe0:	f043 0201 	orr.w	r2, r3, #1
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006fea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006fee:	f003 0302 	and.w	r3, r3, #2
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d011      	beq.n	800701a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006ff6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006ffa:	f003 0301 	and.w	r3, r3, #1
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d00b      	beq.n	800701a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2202      	movs	r2, #2
 8007008:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007010:	f043 0204 	orr.w	r2, r3, #4
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800701a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800701e:	f003 0304 	and.w	r3, r3, #4
 8007022:	2b00      	cmp	r3, #0
 8007024:	d011      	beq.n	800704a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8007026:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800702a:	f003 0301 	and.w	r3, r3, #1
 800702e:	2b00      	cmp	r3, #0
 8007030:	d00b      	beq.n	800704a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2204      	movs	r2, #4
 8007038:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007040:	f043 0202 	orr.w	r2, r3, #2
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007050:	2b00      	cmp	r3, #0
 8007052:	d006      	beq.n	8007062 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f7fe fd65 	bl	8005b24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007068:	b29b      	uxth	r3, r3
 800706a:	2b00      	cmp	r3, #0
 800706c:	f040 80a5 	bne.w	80071ba <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007076:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007078:	e853 3f00 	ldrex	r3, [r3]
 800707c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800707e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007080:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007084:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	461a      	mov	r2, r3
 800708e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007092:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007096:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007098:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800709a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800709e:	e841 2300 	strex	r3, r2, [r1]
 80070a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80070a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1e2      	bne.n	8007070 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	3308      	adds	r3, #8
 80070b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070b4:	e853 3f00 	ldrex	r3, [r3]
 80070b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80070ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80070bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070c0:	f023 0301 	bic.w	r3, r3, #1
 80070c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	3308      	adds	r3, #8
 80070ce:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80070d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80070d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80070d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80070da:	e841 2300 	strex	r3, r2, [r1]
 80070de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80070e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d1e1      	bne.n	80070aa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2220      	movs	r2, #32
 80070ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a60      	ldr	r2, [pc, #384]	@ (8007280 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d021      	beq.n	8007148 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800710e:	2b00      	cmp	r3, #0
 8007110:	d01a      	beq.n	8007148 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007118:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800711a:	e853 3f00 	ldrex	r3, [r3]
 800711e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007120:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007122:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007126:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	461a      	mov	r2, r3
 8007130:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007134:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007136:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007138:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800713a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800713c:	e841 2300 	strex	r3, r2, [r1]
 8007140:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007142:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1e4      	bne.n	8007112 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800714c:	2b01      	cmp	r3, #1
 800714e:	d130      	bne.n	80071b2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800715e:	e853 3f00 	ldrex	r3, [r3]
 8007162:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007166:	f023 0310 	bic.w	r3, r3, #16
 800716a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	461a      	mov	r2, r3
 8007174:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007178:	647b      	str	r3, [r7, #68]	@ 0x44
 800717a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800717e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007180:	e841 2300 	strex	r3, r2, [r1]
 8007184:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007186:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1e4      	bne.n	8007156 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	69db      	ldr	r3, [r3, #28]
 8007192:	f003 0310 	and.w	r3, r3, #16
 8007196:	2b10      	cmp	r3, #16
 8007198:	d103      	bne.n	80071a2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	2210      	movs	r2, #16
 80071a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80071a8:	4619      	mov	r1, r3
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f7fe fcc4 	bl	8005b38 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80071b0:	e00e      	b.n	80071d0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f7fa fa02 	bl	80015bc <HAL_UART_RxCpltCallback>
        break;
 80071b8:	e00a      	b.n	80071d0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80071ba:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d006      	beq.n	80071d0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80071c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80071c6:	f003 0320 	and.w	r3, r3, #32
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	f47f aeca 	bne.w	8006f64 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80071d6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80071da:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d049      	beq.n	8007276 <UART_RxISR_16BIT_FIFOEN+0x35a>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80071e8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d242      	bcs.n	8007276 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	3308      	adds	r3, #8
 80071f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071fa:	e853 3f00 	ldrex	r3, [r3]
 80071fe:	623b      	str	r3, [r7, #32]
   return(result);
 8007200:	6a3b      	ldr	r3, [r7, #32]
 8007202:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007206:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	3308      	adds	r3, #8
 8007210:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007214:	633a      	str	r2, [r7, #48]	@ 0x30
 8007216:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007218:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800721a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800721c:	e841 2300 	strex	r3, r2, [r1]
 8007220:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007222:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007224:	2b00      	cmp	r3, #0
 8007226:	d1e3      	bne.n	80071f0 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a16      	ldr	r2, [pc, #88]	@ (8007284 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800722c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	e853 3f00 	ldrex	r3, [r3]
 800723a:	60fb      	str	r3, [r7, #12]
   return(result);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f043 0320 	orr.w	r3, r3, #32
 8007242:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	461a      	mov	r2, r3
 800724c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007250:	61fb      	str	r3, [r7, #28]
 8007252:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007254:	69b9      	ldr	r1, [r7, #24]
 8007256:	69fa      	ldr	r2, [r7, #28]
 8007258:	e841 2300 	strex	r3, r2, [r1]
 800725c:	617b      	str	r3, [r7, #20]
   return(result);
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d1e4      	bne.n	800722e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007264:	e007      	b.n	8007276 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	699a      	ldr	r2, [r3, #24]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f042 0208 	orr.w	r2, r2, #8
 8007274:	619a      	str	r2, [r3, #24]
}
 8007276:	bf00      	nop
 8007278:	37b8      	adds	r7, #184	@ 0xb8
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}
 800727e:	bf00      	nop
 8007280:	40008000 	.word	0x40008000
 8007284:	08006a01 	.word	0x08006a01

08007288 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007288:	b480      	push	{r7}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007290:	bf00      	nop
 8007292:	370c      	adds	r7, #12
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr

0800729c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80072a4:	bf00      	nop
 80072a6:	370c      	adds	r7, #12
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr

080072b0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d101      	bne.n	80072da <HAL_UARTEx_DisableFifoMode+0x16>
 80072d6:	2302      	movs	r3, #2
 80072d8:	e027      	b.n	800732a <HAL_UARTEx_DisableFifoMode+0x66>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2201      	movs	r2, #1
 80072de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2224      	movs	r2, #36	@ 0x24
 80072e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f022 0201 	bic.w	r2, r2, #1
 8007300:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007308:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2200      	movs	r2, #0
 800730e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2220      	movs	r2, #32
 800731c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2200      	movs	r2, #0
 8007324:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	3714      	adds	r7, #20
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr

08007336 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007336:	b580      	push	{r7, lr}
 8007338:	b084      	sub	sp, #16
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]
 800733e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007346:	2b01      	cmp	r3, #1
 8007348:	d101      	bne.n	800734e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800734a:	2302      	movs	r3, #2
 800734c:	e02d      	b.n	80073aa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2201      	movs	r2, #1
 8007352:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2224      	movs	r2, #36	@ 0x24
 800735a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	681a      	ldr	r2, [r3, #0]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f022 0201 	bic.w	r2, r2, #1
 8007374:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	683a      	ldr	r2, [r7, #0]
 8007386:	430a      	orrs	r2, r1
 8007388:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 f850 	bl	8007430 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68fa      	ldr	r2, [r7, #12]
 8007396:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2220      	movs	r2, #32
 800739c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2200      	movs	r2, #0
 80073a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80073a8:	2300      	movs	r3, #0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3710      	adds	r7, #16
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b084      	sub	sp, #16
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
 80073ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d101      	bne.n	80073ca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80073c6:	2302      	movs	r3, #2
 80073c8:	e02d      	b.n	8007426 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2201      	movs	r2, #1
 80073ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2224      	movs	r2, #36	@ 0x24
 80073d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	681a      	ldr	r2, [r3, #0]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f022 0201 	bic.w	r2, r2, #1
 80073f0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	683a      	ldr	r2, [r7, #0]
 8007402:	430a      	orrs	r2, r1
 8007404:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 f812 	bl	8007430 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2220      	movs	r2, #32
 8007418:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007424:	2300      	movs	r3, #0
}
 8007426:	4618      	mov	r0, r3
 8007428:	3710      	adds	r7, #16
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
	...

08007430 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007430:	b480      	push	{r7}
 8007432:	b085      	sub	sp, #20
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800743c:	2b00      	cmp	r3, #0
 800743e:	d108      	bne.n	8007452 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2201      	movs	r2, #1
 800744c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007450:	e031      	b.n	80074b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007452:	2308      	movs	r3, #8
 8007454:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007456:	2308      	movs	r3, #8
 8007458:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	0e5b      	lsrs	r3, r3, #25
 8007462:	b2db      	uxtb	r3, r3
 8007464:	f003 0307 	and.w	r3, r3, #7
 8007468:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	0f5b      	lsrs	r3, r3, #29
 8007472:	b2db      	uxtb	r3, r3
 8007474:	f003 0307 	and.w	r3, r3, #7
 8007478:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800747a:	7bbb      	ldrb	r3, [r7, #14]
 800747c:	7b3a      	ldrb	r2, [r7, #12]
 800747e:	4911      	ldr	r1, [pc, #68]	@ (80074c4 <UARTEx_SetNbDataToProcess+0x94>)
 8007480:	5c8a      	ldrb	r2, [r1, r2]
 8007482:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007486:	7b3a      	ldrb	r2, [r7, #12]
 8007488:	490f      	ldr	r1, [pc, #60]	@ (80074c8 <UARTEx_SetNbDataToProcess+0x98>)
 800748a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800748c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007490:	b29a      	uxth	r2, r3
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007498:	7bfb      	ldrb	r3, [r7, #15]
 800749a:	7b7a      	ldrb	r2, [r7, #13]
 800749c:	4909      	ldr	r1, [pc, #36]	@ (80074c4 <UARTEx_SetNbDataToProcess+0x94>)
 800749e:	5c8a      	ldrb	r2, [r1, r2]
 80074a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80074a4:	7b7a      	ldrb	r2, [r7, #13]
 80074a6:	4908      	ldr	r1, [pc, #32]	@ (80074c8 <UARTEx_SetNbDataToProcess+0x98>)
 80074a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80074aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80074ae:	b29a      	uxth	r2, r3
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80074b6:	bf00      	nop
 80074b8:	3714      	adds	r7, #20
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr
 80074c2:	bf00      	nop
 80074c4:	0800be14 	.word	0x0800be14
 80074c8:	0800be1c 	.word	0x0800be1c

080074cc <memset>:
 80074cc:	4402      	add	r2, r0
 80074ce:	4603      	mov	r3, r0
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d100      	bne.n	80074d6 <memset+0xa>
 80074d4:	4770      	bx	lr
 80074d6:	f803 1b01 	strb.w	r1, [r3], #1
 80074da:	e7f9      	b.n	80074d0 <memset+0x4>

080074dc <__libc_init_array>:
 80074dc:	b570      	push	{r4, r5, r6, lr}
 80074de:	4d0d      	ldr	r5, [pc, #52]	@ (8007514 <__libc_init_array+0x38>)
 80074e0:	4c0d      	ldr	r4, [pc, #52]	@ (8007518 <__libc_init_array+0x3c>)
 80074e2:	1b64      	subs	r4, r4, r5
 80074e4:	10a4      	asrs	r4, r4, #2
 80074e6:	2600      	movs	r6, #0
 80074e8:	42a6      	cmp	r6, r4
 80074ea:	d109      	bne.n	8007500 <__libc_init_array+0x24>
 80074ec:	4d0b      	ldr	r5, [pc, #44]	@ (800751c <__libc_init_array+0x40>)
 80074ee:	4c0c      	ldr	r4, [pc, #48]	@ (8007520 <__libc_init_array+0x44>)
 80074f0:	f000 f818 	bl	8007524 <_init>
 80074f4:	1b64      	subs	r4, r4, r5
 80074f6:	10a4      	asrs	r4, r4, #2
 80074f8:	2600      	movs	r6, #0
 80074fa:	42a6      	cmp	r6, r4
 80074fc:	d105      	bne.n	800750a <__libc_init_array+0x2e>
 80074fe:	bd70      	pop	{r4, r5, r6, pc}
 8007500:	f855 3b04 	ldr.w	r3, [r5], #4
 8007504:	4798      	blx	r3
 8007506:	3601      	adds	r6, #1
 8007508:	e7ee      	b.n	80074e8 <__libc_init_array+0xc>
 800750a:	f855 3b04 	ldr.w	r3, [r5], #4
 800750e:	4798      	blx	r3
 8007510:	3601      	adds	r6, #1
 8007512:	e7f2      	b.n	80074fa <__libc_init_array+0x1e>
 8007514:	0800be2c 	.word	0x0800be2c
 8007518:	0800be2c 	.word	0x0800be2c
 800751c:	0800be2c 	.word	0x0800be2c
 8007520:	0800be30 	.word	0x0800be30

08007524 <_init>:
 8007524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007526:	bf00      	nop
 8007528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800752a:	bc08      	pop	{r3}
 800752c:	469e      	mov	lr, r3
 800752e:	4770      	bx	lr

08007530 <_fini>:
 8007530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007532:	bf00      	nop
 8007534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007536:	bc08      	pop	{r3}
 8007538:	469e      	mov	lr, r3
 800753a:	4770      	bx	lr
