
Slug_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001904  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001a10  08001a10  00002a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a50  08001a50  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001a50  08001a50  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a50  08001a50  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a50  08001a50  00002a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001a54  08001a54  00002a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001a58  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000007c  2000000c  08001a64  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000088  08001a64  00003088  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007cdd  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001814  00000000  00000000  0000ad12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d8  00000000  00000000  0000c528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005f5  00000000  00000000  0000cd00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015be1  00000000  00000000  0000d2f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009887  00000000  00000000  00022ed6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080776  00000000  00000000  0002c75d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000aced3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e64  00000000  00000000  000acf18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  000aed7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080019f8 	.word	0x080019f8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080019f8 	.word	0x080019f8

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 f9ea 	bl	8000528 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f808 	bl	8000168 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f8aa 	bl	80002b0 <MX_GPIO_Init>
  MX_RTC_Init();
 800015c:	f000 f862 	bl	8000224 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8000160:	f000 f87c 	bl	800025c <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000164:	bf00      	nop
 8000166:	e7fd      	b.n	8000164 <main+0x18>

08000168 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000168:	b580      	push	{r7, lr}
 800016a:	b094      	sub	sp, #80	@ 0x50
 800016c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800016e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000172:	2228      	movs	r2, #40	@ 0x28
 8000174:	2100      	movs	r1, #0
 8000176:	4618      	mov	r0, r3
 8000178:	f001 fc12 	bl	80019a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800017c:	f107 0314 	add.w	r3, r7, #20
 8000180:	2200      	movs	r2, #0
 8000182:	601a      	str	r2, [r3, #0]
 8000184:	605a      	str	r2, [r3, #4]
 8000186:	609a      	str	r2, [r3, #8]
 8000188:	60da      	str	r2, [r3, #12]
 800018a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800018c:	1d3b      	adds	r3, r7, #4
 800018e:	2200      	movs	r2, #0
 8000190:	601a      	str	r2, [r3, #0]
 8000192:	605a      	str	r2, [r3, #4]
 8000194:	609a      	str	r2, [r3, #8]
 8000196:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000198:	2309      	movs	r3, #9
 800019a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800019c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80001a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80001a6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001a8:	2301      	movs	r3, #1
 80001aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80001ac:	2301      	movs	r3, #1
 80001ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001b0:	2302      	movs	r3, #2
 80001b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001ba:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80001be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80001c4:	4618      	mov	r0, r3
 80001c6:	f000 fc85 	bl	8000ad4 <HAL_RCC_OscConfig>
 80001ca:	4603      	mov	r3, r0
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d001      	beq.n	80001d4 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80001d0:	f000 f89c 	bl	800030c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001d4:	230f      	movs	r3, #15
 80001d6:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001d8:	2302      	movs	r3, #2
 80001da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001dc:	2300      	movs	r3, #0
 80001de:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80001e4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001e6:	2300      	movs	r3, #0
 80001e8:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80001ea:	f107 0314 	add.w	r3, r7, #20
 80001ee:	2102      	movs	r1, #2
 80001f0:	4618      	mov	r0, r3
 80001f2:	f000 fef1 	bl	8000fd8 <HAL_RCC_ClockConfig>
 80001f6:	4603      	mov	r3, r0
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d001      	beq.n	8000200 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80001fc:	f000 f886 	bl	800030c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000200:	2301      	movs	r3, #1
 8000202:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000204:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000208:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800020a:	1d3b      	adds	r3, r7, #4
 800020c:	4618      	mov	r0, r3
 800020e:	f001 f873 	bl	80012f8 <HAL_RCCEx_PeriphCLKConfig>
 8000212:	4603      	mov	r3, r0
 8000214:	2b00      	cmp	r3, #0
 8000216:	d001      	beq.n	800021c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000218:	f000 f878 	bl	800030c <Error_Handler>
  }
}
 800021c:	bf00      	nop
 800021e:	3750      	adds	r7, #80	@ 0x50
 8000220:	46bd      	mov	sp, r7
 8000222:	bd80      	pop	{r7, pc}

08000224 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000228:	4b0a      	ldr	r3, [pc, #40]	@ (8000254 <MX_RTC_Init+0x30>)
 800022a:	4a0b      	ldr	r2, [pc, #44]	@ (8000258 <MX_RTC_Init+0x34>)
 800022c:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800022e:	4b09      	ldr	r3, [pc, #36]	@ (8000254 <MX_RTC_Init+0x30>)
 8000230:	f04f 32ff 	mov.w	r2, #4294967295
 8000234:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000236:	4b07      	ldr	r3, [pc, #28]	@ (8000254 <MX_RTC_Init+0x30>)
 8000238:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800023c:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800023e:	4805      	ldr	r0, [pc, #20]	@ (8000254 <MX_RTC_Init+0x30>)
 8000240:	f001 f9c6 	bl	80015d0 <HAL_RTC_Init>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 800024a:	f000 f85f 	bl	800030c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800024e:	bf00      	nop
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	20000028 	.word	0x20000028
 8000258:	40002800 	.word	0x40002800

0800025c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000260:	4b11      	ldr	r3, [pc, #68]	@ (80002a8 <MX_USART1_UART_Init+0x4c>)
 8000262:	4a12      	ldr	r2, [pc, #72]	@ (80002ac <MX_USART1_UART_Init+0x50>)
 8000264:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000266:	4b10      	ldr	r3, [pc, #64]	@ (80002a8 <MX_USART1_UART_Init+0x4c>)
 8000268:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800026c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800026e:	4b0e      	ldr	r3, [pc, #56]	@ (80002a8 <MX_USART1_UART_Init+0x4c>)
 8000270:	2200      	movs	r2, #0
 8000272:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000274:	4b0c      	ldr	r3, [pc, #48]	@ (80002a8 <MX_USART1_UART_Init+0x4c>)
 8000276:	2200      	movs	r2, #0
 8000278:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800027a:	4b0b      	ldr	r3, [pc, #44]	@ (80002a8 <MX_USART1_UART_Init+0x4c>)
 800027c:	2200      	movs	r2, #0
 800027e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000280:	4b09      	ldr	r3, [pc, #36]	@ (80002a8 <MX_USART1_UART_Init+0x4c>)
 8000282:	220c      	movs	r2, #12
 8000284:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000286:	4b08      	ldr	r3, [pc, #32]	@ (80002a8 <MX_USART1_UART_Init+0x4c>)
 8000288:	2200      	movs	r2, #0
 800028a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800028c:	4b06      	ldr	r3, [pc, #24]	@ (80002a8 <MX_USART1_UART_Init+0x4c>)
 800028e:	2200      	movs	r2, #0
 8000290:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000292:	4805      	ldr	r0, [pc, #20]	@ (80002a8 <MX_USART1_UART_Init+0x4c>)
 8000294:	f001 faa5 	bl	80017e2 <HAL_UART_Init>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d001      	beq.n	80002a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800029e:	f000 f835 	bl	800030c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002a2:	bf00      	nop
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	2000003c 	.word	0x2000003c
 80002ac:	40013800 	.word	0x40013800

080002b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b085      	sub	sp, #20
 80002b4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002b6:	4b14      	ldr	r3, [pc, #80]	@ (8000308 <MX_GPIO_Init+0x58>)
 80002b8:	699b      	ldr	r3, [r3, #24]
 80002ba:	4a13      	ldr	r2, [pc, #76]	@ (8000308 <MX_GPIO_Init+0x58>)
 80002bc:	f043 0320 	orr.w	r3, r3, #32
 80002c0:	6193      	str	r3, [r2, #24]
 80002c2:	4b11      	ldr	r3, [pc, #68]	@ (8000308 <MX_GPIO_Init+0x58>)
 80002c4:	699b      	ldr	r3, [r3, #24]
 80002c6:	f003 0320 	and.w	r3, r3, #32
 80002ca:	60fb      	str	r3, [r7, #12]
 80002cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000308 <MX_GPIO_Init+0x58>)
 80002d0:	699b      	ldr	r3, [r3, #24]
 80002d2:	4a0d      	ldr	r2, [pc, #52]	@ (8000308 <MX_GPIO_Init+0x58>)
 80002d4:	f043 0304 	orr.w	r3, r3, #4
 80002d8:	6193      	str	r3, [r2, #24]
 80002da:	4b0b      	ldr	r3, [pc, #44]	@ (8000308 <MX_GPIO_Init+0x58>)
 80002dc:	699b      	ldr	r3, [r3, #24]
 80002de:	f003 0304 	and.w	r3, r3, #4
 80002e2:	60bb      	str	r3, [r7, #8]
 80002e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002e6:	4b08      	ldr	r3, [pc, #32]	@ (8000308 <MX_GPIO_Init+0x58>)
 80002e8:	699b      	ldr	r3, [r3, #24]
 80002ea:	4a07      	ldr	r2, [pc, #28]	@ (8000308 <MX_GPIO_Init+0x58>)
 80002ec:	f043 0308 	orr.w	r3, r3, #8
 80002f0:	6193      	str	r3, [r2, #24]
 80002f2:	4b05      	ldr	r3, [pc, #20]	@ (8000308 <MX_GPIO_Init+0x58>)
 80002f4:	699b      	ldr	r3, [r3, #24]
 80002f6:	f003 0308 	and.w	r3, r3, #8
 80002fa:	607b      	str	r3, [r7, #4]
 80002fc:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80002fe:	bf00      	nop
 8000300:	3714      	adds	r7, #20
 8000302:	46bd      	mov	sp, r7
 8000304:	bc80      	pop	{r7}
 8000306:	4770      	bx	lr
 8000308:	40021000 	.word	0x40021000

0800030c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000310:	b672      	cpsid	i
}
 8000312:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000314:	bf00      	nop
 8000316:	e7fd      	b.n	8000314 <Error_Handler+0x8>

08000318 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000318:	b480      	push	{r7}
 800031a:	b085      	sub	sp, #20
 800031c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800031e:	4b15      	ldr	r3, [pc, #84]	@ (8000374 <HAL_MspInit+0x5c>)
 8000320:	699b      	ldr	r3, [r3, #24]
 8000322:	4a14      	ldr	r2, [pc, #80]	@ (8000374 <HAL_MspInit+0x5c>)
 8000324:	f043 0301 	orr.w	r3, r3, #1
 8000328:	6193      	str	r3, [r2, #24]
 800032a:	4b12      	ldr	r3, [pc, #72]	@ (8000374 <HAL_MspInit+0x5c>)
 800032c:	699b      	ldr	r3, [r3, #24]
 800032e:	f003 0301 	and.w	r3, r3, #1
 8000332:	60bb      	str	r3, [r7, #8]
 8000334:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000336:	4b0f      	ldr	r3, [pc, #60]	@ (8000374 <HAL_MspInit+0x5c>)
 8000338:	69db      	ldr	r3, [r3, #28]
 800033a:	4a0e      	ldr	r2, [pc, #56]	@ (8000374 <HAL_MspInit+0x5c>)
 800033c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000340:	61d3      	str	r3, [r2, #28]
 8000342:	4b0c      	ldr	r3, [pc, #48]	@ (8000374 <HAL_MspInit+0x5c>)
 8000344:	69db      	ldr	r3, [r3, #28]
 8000346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800034a:	607b      	str	r3, [r7, #4]
 800034c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800034e:	4b0a      	ldr	r3, [pc, #40]	@ (8000378 <HAL_MspInit+0x60>)
 8000350:	685b      	ldr	r3, [r3, #4]
 8000352:	60fb      	str	r3, [r7, #12]
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800035a:	60fb      	str	r3, [r7, #12]
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000362:	60fb      	str	r3, [r7, #12]
 8000364:	4a04      	ldr	r2, [pc, #16]	@ (8000378 <HAL_MspInit+0x60>)
 8000366:	68fb      	ldr	r3, [r7, #12]
 8000368:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800036a:	bf00      	nop
 800036c:	3714      	adds	r7, #20
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr
 8000374:	40021000 	.word	0x40021000
 8000378:	40010000 	.word	0x40010000

0800037c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b084      	sub	sp, #16
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	4a0b      	ldr	r2, [pc, #44]	@ (80003b8 <HAL_RTC_MspInit+0x3c>)
 800038a:	4293      	cmp	r3, r2
 800038c:	d110      	bne.n	80003b0 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800038e:	f000 fb95 	bl	8000abc <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000392:	4b0a      	ldr	r3, [pc, #40]	@ (80003bc <HAL_RTC_MspInit+0x40>)
 8000394:	69db      	ldr	r3, [r3, #28]
 8000396:	4a09      	ldr	r2, [pc, #36]	@ (80003bc <HAL_RTC_MspInit+0x40>)
 8000398:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800039c:	61d3      	str	r3, [r2, #28]
 800039e:	4b07      	ldr	r3, [pc, #28]	@ (80003bc <HAL_RTC_MspInit+0x40>)
 80003a0:	69db      	ldr	r3, [r3, #28]
 80003a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80003a6:	60fb      	str	r3, [r7, #12]
 80003a8:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80003aa:	4b05      	ldr	r3, [pc, #20]	@ (80003c0 <HAL_RTC_MspInit+0x44>)
 80003ac:	2201      	movs	r2, #1
 80003ae:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 80003b0:	bf00      	nop
 80003b2:	3710      	adds	r7, #16
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}
 80003b8:	40002800 	.word	0x40002800
 80003bc:	40021000 	.word	0x40021000
 80003c0:	4242043c 	.word	0x4242043c

080003c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b08a      	sub	sp, #40	@ 0x28
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003cc:	f107 0314 	add.w	r3, r7, #20
 80003d0:	2200      	movs	r2, #0
 80003d2:	601a      	str	r2, [r3, #0]
 80003d4:	605a      	str	r2, [r3, #4]
 80003d6:	609a      	str	r2, [r3, #8]
 80003d8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	4a22      	ldr	r2, [pc, #136]	@ (8000468 <HAL_UART_MspInit+0xa4>)
 80003e0:	4293      	cmp	r3, r2
 80003e2:	d13d      	bne.n	8000460 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80003e4:	4b21      	ldr	r3, [pc, #132]	@ (800046c <HAL_UART_MspInit+0xa8>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	4a20      	ldr	r2, [pc, #128]	@ (800046c <HAL_UART_MspInit+0xa8>)
 80003ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ee:	6193      	str	r3, [r2, #24]
 80003f0:	4b1e      	ldr	r3, [pc, #120]	@ (800046c <HAL_UART_MspInit+0xa8>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80003f8:	613b      	str	r3, [r7, #16]
 80003fa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003fc:	4b1b      	ldr	r3, [pc, #108]	@ (800046c <HAL_UART_MspInit+0xa8>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	4a1a      	ldr	r2, [pc, #104]	@ (800046c <HAL_UART_MspInit+0xa8>)
 8000402:	f043 0308 	orr.w	r3, r3, #8
 8000406:	6193      	str	r3, [r2, #24]
 8000408:	4b18      	ldr	r3, [pc, #96]	@ (800046c <HAL_UART_MspInit+0xa8>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f003 0308 	and.w	r3, r3, #8
 8000410:	60fb      	str	r3, [r7, #12]
 8000412:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000414:	2340      	movs	r3, #64	@ 0x40
 8000416:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000418:	2302      	movs	r3, #2
 800041a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800041c:	2303      	movs	r3, #3
 800041e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000420:	f107 0314 	add.w	r3, r7, #20
 8000424:	4619      	mov	r1, r3
 8000426:	4812      	ldr	r0, [pc, #72]	@ (8000470 <HAL_UART_MspInit+0xac>)
 8000428:	f000 f9c4 	bl	80007b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800042c:	2380      	movs	r3, #128	@ 0x80
 800042e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000430:	2300      	movs	r3, #0
 8000432:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000434:	2300      	movs	r3, #0
 8000436:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000438:	f107 0314 	add.w	r3, r7, #20
 800043c:	4619      	mov	r1, r3
 800043e:	480c      	ldr	r0, [pc, #48]	@ (8000470 <HAL_UART_MspInit+0xac>)
 8000440:	f000 f9b8 	bl	80007b4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8000444:	4b0b      	ldr	r3, [pc, #44]	@ (8000474 <HAL_UART_MspInit+0xb0>)
 8000446:	685b      	ldr	r3, [r3, #4]
 8000448:	627b      	str	r3, [r7, #36]	@ 0x24
 800044a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800044c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000450:	627b      	str	r3, [r7, #36]	@ 0x24
 8000452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000454:	f043 0304 	orr.w	r3, r3, #4
 8000458:	627b      	str	r3, [r7, #36]	@ 0x24
 800045a:	4a06      	ldr	r2, [pc, #24]	@ (8000474 <HAL_UART_MspInit+0xb0>)
 800045c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800045e:	6053      	str	r3, [r2, #4]

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000460:	bf00      	nop
 8000462:	3728      	adds	r7, #40	@ 0x28
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	40013800 	.word	0x40013800
 800046c:	40021000 	.word	0x40021000
 8000470:	40010c00 	.word	0x40010c00
 8000474:	40010000 	.word	0x40010000

08000478 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800047c:	bf00      	nop
 800047e:	e7fd      	b.n	800047c <NMI_Handler+0x4>

08000480 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000484:	bf00      	nop
 8000486:	e7fd      	b.n	8000484 <HardFault_Handler+0x4>

08000488 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800048c:	bf00      	nop
 800048e:	e7fd      	b.n	800048c <MemManage_Handler+0x4>

08000490 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000494:	bf00      	nop
 8000496:	e7fd      	b.n	8000494 <BusFault_Handler+0x4>

08000498 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800049c:	bf00      	nop
 800049e:	e7fd      	b.n	800049c <UsageFault_Handler+0x4>

080004a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004a4:	bf00      	nop
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004b0:	bf00      	nop
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bc80      	pop	{r7}
 80004b6:	4770      	bx	lr

080004b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004bc:	bf00      	nop
 80004be:	46bd      	mov	sp, r7
 80004c0:	bc80      	pop	{r7}
 80004c2:	4770      	bx	lr

080004c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004c8:	f000 f874 	bl	80005b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004cc:	bf00      	nop
 80004ce:	bd80      	pop	{r7, pc}

080004d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004d0:	b480      	push	{r7}
 80004d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bc80      	pop	{r7}
 80004da:	4770      	bx	lr

080004dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004dc:	f7ff fff8 	bl	80004d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004e0:	480b      	ldr	r0, [pc, #44]	@ (8000510 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80004e2:	490c      	ldr	r1, [pc, #48]	@ (8000514 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80004e4:	4a0c      	ldr	r2, [pc, #48]	@ (8000518 <LoopFillZerobss+0x16>)
  movs r3, #0
 80004e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004e8:	e002      	b.n	80004f0 <LoopCopyDataInit>

080004ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ee:	3304      	adds	r3, #4

080004f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004f4:	d3f9      	bcc.n	80004ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004f6:	4a09      	ldr	r2, [pc, #36]	@ (800051c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80004f8:	4c09      	ldr	r4, [pc, #36]	@ (8000520 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80004fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004fc:	e001      	b.n	8000502 <LoopFillZerobss>

080004fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000500:	3204      	adds	r2, #4

08000502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000504:	d3fb      	bcc.n	80004fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000506:	f001 fa53 	bl	80019b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800050a:	f7ff fe1f 	bl	800014c <main>
  bx lr
 800050e:	4770      	bx	lr
  ldr r0, =_sdata
 8000510:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000514:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000518:	08001a58 	.word	0x08001a58
  ldr r2, =_sbss
 800051c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000520:	20000088 	.word	0x20000088

08000524 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000524:	e7fe      	b.n	8000524 <ADC1_2_IRQHandler>
	...

08000528 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800052c:	4b08      	ldr	r3, [pc, #32]	@ (8000550 <HAL_Init+0x28>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	4a07      	ldr	r2, [pc, #28]	@ (8000550 <HAL_Init+0x28>)
 8000532:	f043 0310 	orr.w	r3, r3, #16
 8000536:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000538:	2003      	movs	r0, #3
 800053a:	f000 f907 	bl	800074c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800053e:	200f      	movs	r0, #15
 8000540:	f000 f808 	bl	8000554 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000544:	f7ff fee8 	bl	8000318 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000548:	2300      	movs	r3, #0
}
 800054a:	4618      	mov	r0, r3
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	40022000 	.word	0x40022000

08000554 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800055c:	4b12      	ldr	r3, [pc, #72]	@ (80005a8 <HAL_InitTick+0x54>)
 800055e:	681a      	ldr	r2, [r3, #0]
 8000560:	4b12      	ldr	r3, [pc, #72]	@ (80005ac <HAL_InitTick+0x58>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	4619      	mov	r1, r3
 8000566:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800056a:	fbb3 f3f1 	udiv	r3, r3, r1
 800056e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000572:	4618      	mov	r0, r3
 8000574:	f000 f911 	bl	800079a <HAL_SYSTICK_Config>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800057e:	2301      	movs	r3, #1
 8000580:	e00e      	b.n	80005a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	2b0f      	cmp	r3, #15
 8000586:	d80a      	bhi.n	800059e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000588:	2200      	movs	r2, #0
 800058a:	6879      	ldr	r1, [r7, #4]
 800058c:	f04f 30ff 	mov.w	r0, #4294967295
 8000590:	f000 f8e7 	bl	8000762 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000594:	4a06      	ldr	r2, [pc, #24]	@ (80005b0 <HAL_InitTick+0x5c>)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800059a:	2300      	movs	r3, #0
 800059c:	e000      	b.n	80005a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800059e:	2301      	movs	r3, #1
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3708      	adds	r7, #8
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	20000000 	.word	0x20000000
 80005ac:	20000008 	.word	0x20000008
 80005b0:	20000004 	.word	0x20000004

080005b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005b8:	4b05      	ldr	r3, [pc, #20]	@ (80005d0 <HAL_IncTick+0x1c>)
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	461a      	mov	r2, r3
 80005be:	4b05      	ldr	r3, [pc, #20]	@ (80005d4 <HAL_IncTick+0x20>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4413      	add	r3, r2
 80005c4:	4a03      	ldr	r2, [pc, #12]	@ (80005d4 <HAL_IncTick+0x20>)
 80005c6:	6013      	str	r3, [r2, #0]
}
 80005c8:	bf00      	nop
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bc80      	pop	{r7}
 80005ce:	4770      	bx	lr
 80005d0:	20000008 	.word	0x20000008
 80005d4:	20000084 	.word	0x20000084

080005d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
  return uwTick;
 80005dc:	4b02      	ldr	r3, [pc, #8]	@ (80005e8 <HAL_GetTick+0x10>)
 80005de:	681b      	ldr	r3, [r3, #0]
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bc80      	pop	{r7}
 80005e6:	4770      	bx	lr
 80005e8:	20000084 	.word	0x20000084

080005ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	f003 0307 	and.w	r3, r3, #7
 80005fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000630 <__NVIC_SetPriorityGrouping+0x44>)
 80005fe:	68db      	ldr	r3, [r3, #12]
 8000600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000602:	68ba      	ldr	r2, [r7, #8]
 8000604:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000608:	4013      	ands	r3, r2
 800060a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000610:	68bb      	ldr	r3, [r7, #8]
 8000612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000614:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000618:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800061c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800061e:	4a04      	ldr	r2, [pc, #16]	@ (8000630 <__NVIC_SetPriorityGrouping+0x44>)
 8000620:	68bb      	ldr	r3, [r7, #8]
 8000622:	60d3      	str	r3, [r2, #12]
}
 8000624:	bf00      	nop
 8000626:	3714      	adds	r7, #20
 8000628:	46bd      	mov	sp, r7
 800062a:	bc80      	pop	{r7}
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000638:	4b04      	ldr	r3, [pc, #16]	@ (800064c <__NVIC_GetPriorityGrouping+0x18>)
 800063a:	68db      	ldr	r3, [r3, #12]
 800063c:	0a1b      	lsrs	r3, r3, #8
 800063e:	f003 0307 	and.w	r3, r3, #7
}
 8000642:	4618      	mov	r0, r3
 8000644:	46bd      	mov	sp, r7
 8000646:	bc80      	pop	{r7}
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	e000ed00 	.word	0xe000ed00

08000650 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	6039      	str	r1, [r7, #0]
 800065a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800065c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000660:	2b00      	cmp	r3, #0
 8000662:	db0a      	blt.n	800067a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	b2da      	uxtb	r2, r3
 8000668:	490c      	ldr	r1, [pc, #48]	@ (800069c <__NVIC_SetPriority+0x4c>)
 800066a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066e:	0112      	lsls	r2, r2, #4
 8000670:	b2d2      	uxtb	r2, r2
 8000672:	440b      	add	r3, r1
 8000674:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000678:	e00a      	b.n	8000690 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067a:	683b      	ldr	r3, [r7, #0]
 800067c:	b2da      	uxtb	r2, r3
 800067e:	4908      	ldr	r1, [pc, #32]	@ (80006a0 <__NVIC_SetPriority+0x50>)
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	f003 030f 	and.w	r3, r3, #15
 8000686:	3b04      	subs	r3, #4
 8000688:	0112      	lsls	r2, r2, #4
 800068a:	b2d2      	uxtb	r2, r2
 800068c:	440b      	add	r3, r1
 800068e:	761a      	strb	r2, [r3, #24]
}
 8000690:	bf00      	nop
 8000692:	370c      	adds	r7, #12
 8000694:	46bd      	mov	sp, r7
 8000696:	bc80      	pop	{r7}
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	e000e100 	.word	0xe000e100
 80006a0:	e000ed00 	.word	0xe000ed00

080006a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b089      	sub	sp, #36	@ 0x24
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	60f8      	str	r0, [r7, #12]
 80006ac:	60b9      	str	r1, [r7, #8]
 80006ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	f003 0307 	and.w	r3, r3, #7
 80006b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006b8:	69fb      	ldr	r3, [r7, #28]
 80006ba:	f1c3 0307 	rsb	r3, r3, #7
 80006be:	2b04      	cmp	r3, #4
 80006c0:	bf28      	it	cs
 80006c2:	2304      	movcs	r3, #4
 80006c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006c6:	69fb      	ldr	r3, [r7, #28]
 80006c8:	3304      	adds	r3, #4
 80006ca:	2b06      	cmp	r3, #6
 80006cc:	d902      	bls.n	80006d4 <NVIC_EncodePriority+0x30>
 80006ce:	69fb      	ldr	r3, [r7, #28]
 80006d0:	3b03      	subs	r3, #3
 80006d2:	e000      	b.n	80006d6 <NVIC_EncodePriority+0x32>
 80006d4:	2300      	movs	r3, #0
 80006d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d8:	f04f 32ff 	mov.w	r2, #4294967295
 80006dc:	69bb      	ldr	r3, [r7, #24]
 80006de:	fa02 f303 	lsl.w	r3, r2, r3
 80006e2:	43da      	mvns	r2, r3
 80006e4:	68bb      	ldr	r3, [r7, #8]
 80006e6:	401a      	ands	r2, r3
 80006e8:	697b      	ldr	r3, [r7, #20]
 80006ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006ec:	f04f 31ff 	mov.w	r1, #4294967295
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	fa01 f303 	lsl.w	r3, r1, r3
 80006f6:	43d9      	mvns	r1, r3
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006fc:	4313      	orrs	r3, r2
         );
}
 80006fe:	4618      	mov	r0, r3
 8000700:	3724      	adds	r7, #36	@ 0x24
 8000702:	46bd      	mov	sp, r7
 8000704:	bc80      	pop	{r7}
 8000706:	4770      	bx	lr

08000708 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	3b01      	subs	r3, #1
 8000714:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000718:	d301      	bcc.n	800071e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800071a:	2301      	movs	r3, #1
 800071c:	e00f      	b.n	800073e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800071e:	4a0a      	ldr	r2, [pc, #40]	@ (8000748 <SysTick_Config+0x40>)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	3b01      	subs	r3, #1
 8000724:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000726:	210f      	movs	r1, #15
 8000728:	f04f 30ff 	mov.w	r0, #4294967295
 800072c:	f7ff ff90 	bl	8000650 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000730:	4b05      	ldr	r3, [pc, #20]	@ (8000748 <SysTick_Config+0x40>)
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000736:	4b04      	ldr	r3, [pc, #16]	@ (8000748 <SysTick_Config+0x40>)
 8000738:	2207      	movs	r2, #7
 800073a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800073c:	2300      	movs	r3, #0
}
 800073e:	4618      	mov	r0, r3
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	e000e010 	.word	0xe000e010

0800074c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f7ff ff49 	bl	80005ec <__NVIC_SetPriorityGrouping>
}
 800075a:	bf00      	nop
 800075c:	3708      	adds	r7, #8
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}

08000762 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000762:	b580      	push	{r7, lr}
 8000764:	b086      	sub	sp, #24
 8000766:	af00      	add	r7, sp, #0
 8000768:	4603      	mov	r3, r0
 800076a:	60b9      	str	r1, [r7, #8]
 800076c:	607a      	str	r2, [r7, #4]
 800076e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000774:	f7ff ff5e 	bl	8000634 <__NVIC_GetPriorityGrouping>
 8000778:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	68b9      	ldr	r1, [r7, #8]
 800077e:	6978      	ldr	r0, [r7, #20]
 8000780:	f7ff ff90 	bl	80006a4 <NVIC_EncodePriority>
 8000784:	4602      	mov	r2, r0
 8000786:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800078a:	4611      	mov	r1, r2
 800078c:	4618      	mov	r0, r3
 800078e:	f7ff ff5f 	bl	8000650 <__NVIC_SetPriority>
}
 8000792:	bf00      	nop
 8000794:	3718      	adds	r7, #24
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}

0800079a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800079a:	b580      	push	{r7, lr}
 800079c:	b082      	sub	sp, #8
 800079e:	af00      	add	r7, sp, #0
 80007a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f7ff ffb0 	bl	8000708 <SysTick_Config>
 80007a8:	4603      	mov	r3, r0
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
	...

080007b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b08b      	sub	sp, #44	@ 0x2c
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
 80007bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007be:	2300      	movs	r3, #0
 80007c0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80007c2:	2300      	movs	r3, #0
 80007c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007c6:	e169      	b.n	8000a9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80007c8:	2201      	movs	r2, #1
 80007ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007cc:	fa02 f303 	lsl.w	r3, r2, r3
 80007d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	69fa      	ldr	r2, [r7, #28]
 80007d8:	4013      	ands	r3, r2
 80007da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80007dc:	69ba      	ldr	r2, [r7, #24]
 80007de:	69fb      	ldr	r3, [r7, #28]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	f040 8158 	bne.w	8000a96 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	4a9a      	ldr	r2, [pc, #616]	@ (8000a54 <HAL_GPIO_Init+0x2a0>)
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d05e      	beq.n	80008ae <HAL_GPIO_Init+0xfa>
 80007f0:	4a98      	ldr	r2, [pc, #608]	@ (8000a54 <HAL_GPIO_Init+0x2a0>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d875      	bhi.n	80008e2 <HAL_GPIO_Init+0x12e>
 80007f6:	4a98      	ldr	r2, [pc, #608]	@ (8000a58 <HAL_GPIO_Init+0x2a4>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d058      	beq.n	80008ae <HAL_GPIO_Init+0xfa>
 80007fc:	4a96      	ldr	r2, [pc, #600]	@ (8000a58 <HAL_GPIO_Init+0x2a4>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d86f      	bhi.n	80008e2 <HAL_GPIO_Init+0x12e>
 8000802:	4a96      	ldr	r2, [pc, #600]	@ (8000a5c <HAL_GPIO_Init+0x2a8>)
 8000804:	4293      	cmp	r3, r2
 8000806:	d052      	beq.n	80008ae <HAL_GPIO_Init+0xfa>
 8000808:	4a94      	ldr	r2, [pc, #592]	@ (8000a5c <HAL_GPIO_Init+0x2a8>)
 800080a:	4293      	cmp	r3, r2
 800080c:	d869      	bhi.n	80008e2 <HAL_GPIO_Init+0x12e>
 800080e:	4a94      	ldr	r2, [pc, #592]	@ (8000a60 <HAL_GPIO_Init+0x2ac>)
 8000810:	4293      	cmp	r3, r2
 8000812:	d04c      	beq.n	80008ae <HAL_GPIO_Init+0xfa>
 8000814:	4a92      	ldr	r2, [pc, #584]	@ (8000a60 <HAL_GPIO_Init+0x2ac>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d863      	bhi.n	80008e2 <HAL_GPIO_Init+0x12e>
 800081a:	4a92      	ldr	r2, [pc, #584]	@ (8000a64 <HAL_GPIO_Init+0x2b0>)
 800081c:	4293      	cmp	r3, r2
 800081e:	d046      	beq.n	80008ae <HAL_GPIO_Init+0xfa>
 8000820:	4a90      	ldr	r2, [pc, #576]	@ (8000a64 <HAL_GPIO_Init+0x2b0>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d85d      	bhi.n	80008e2 <HAL_GPIO_Init+0x12e>
 8000826:	2b12      	cmp	r3, #18
 8000828:	d82a      	bhi.n	8000880 <HAL_GPIO_Init+0xcc>
 800082a:	2b12      	cmp	r3, #18
 800082c:	d859      	bhi.n	80008e2 <HAL_GPIO_Init+0x12e>
 800082e:	a201      	add	r2, pc, #4	@ (adr r2, 8000834 <HAL_GPIO_Init+0x80>)
 8000830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000834:	080008af 	.word	0x080008af
 8000838:	08000889 	.word	0x08000889
 800083c:	0800089b 	.word	0x0800089b
 8000840:	080008dd 	.word	0x080008dd
 8000844:	080008e3 	.word	0x080008e3
 8000848:	080008e3 	.word	0x080008e3
 800084c:	080008e3 	.word	0x080008e3
 8000850:	080008e3 	.word	0x080008e3
 8000854:	080008e3 	.word	0x080008e3
 8000858:	080008e3 	.word	0x080008e3
 800085c:	080008e3 	.word	0x080008e3
 8000860:	080008e3 	.word	0x080008e3
 8000864:	080008e3 	.word	0x080008e3
 8000868:	080008e3 	.word	0x080008e3
 800086c:	080008e3 	.word	0x080008e3
 8000870:	080008e3 	.word	0x080008e3
 8000874:	080008e3 	.word	0x080008e3
 8000878:	08000891 	.word	0x08000891
 800087c:	080008a5 	.word	0x080008a5
 8000880:	4a79      	ldr	r2, [pc, #484]	@ (8000a68 <HAL_GPIO_Init+0x2b4>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d013      	beq.n	80008ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000886:	e02c      	b.n	80008e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	68db      	ldr	r3, [r3, #12]
 800088c:	623b      	str	r3, [r7, #32]
          break;
 800088e:	e029      	b.n	80008e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	68db      	ldr	r3, [r3, #12]
 8000894:	3304      	adds	r3, #4
 8000896:	623b      	str	r3, [r7, #32]
          break;
 8000898:	e024      	b.n	80008e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	68db      	ldr	r3, [r3, #12]
 800089e:	3308      	adds	r3, #8
 80008a0:	623b      	str	r3, [r7, #32]
          break;
 80008a2:	e01f      	b.n	80008e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	68db      	ldr	r3, [r3, #12]
 80008a8:	330c      	adds	r3, #12
 80008aa:	623b      	str	r3, [r7, #32]
          break;
 80008ac:	e01a      	b.n	80008e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	689b      	ldr	r3, [r3, #8]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d102      	bne.n	80008bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80008b6:	2304      	movs	r3, #4
 80008b8:	623b      	str	r3, [r7, #32]
          break;
 80008ba:	e013      	b.n	80008e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	689b      	ldr	r3, [r3, #8]
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d105      	bne.n	80008d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008c4:	2308      	movs	r3, #8
 80008c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	69fa      	ldr	r2, [r7, #28]
 80008cc:	611a      	str	r2, [r3, #16]
          break;
 80008ce:	e009      	b.n	80008e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008d0:	2308      	movs	r3, #8
 80008d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	69fa      	ldr	r2, [r7, #28]
 80008d8:	615a      	str	r2, [r3, #20]
          break;
 80008da:	e003      	b.n	80008e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80008dc:	2300      	movs	r3, #0
 80008de:	623b      	str	r3, [r7, #32]
          break;
 80008e0:	e000      	b.n	80008e4 <HAL_GPIO_Init+0x130>
          break;
 80008e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008e4:	69bb      	ldr	r3, [r7, #24]
 80008e6:	2bff      	cmp	r3, #255	@ 0xff
 80008e8:	d801      	bhi.n	80008ee <HAL_GPIO_Init+0x13a>
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	e001      	b.n	80008f2 <HAL_GPIO_Init+0x13e>
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	3304      	adds	r3, #4
 80008f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80008f4:	69bb      	ldr	r3, [r7, #24]
 80008f6:	2bff      	cmp	r3, #255	@ 0xff
 80008f8:	d802      	bhi.n	8000900 <HAL_GPIO_Init+0x14c>
 80008fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	e002      	b.n	8000906 <HAL_GPIO_Init+0x152>
 8000900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000902:	3b08      	subs	r3, #8
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	210f      	movs	r1, #15
 800090e:	693b      	ldr	r3, [r7, #16]
 8000910:	fa01 f303 	lsl.w	r3, r1, r3
 8000914:	43db      	mvns	r3, r3
 8000916:	401a      	ands	r2, r3
 8000918:	6a39      	ldr	r1, [r7, #32]
 800091a:	693b      	ldr	r3, [r7, #16]
 800091c:	fa01 f303 	lsl.w	r3, r1, r3
 8000920:	431a      	orrs	r2, r3
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800092e:	2b00      	cmp	r3, #0
 8000930:	f000 80b1 	beq.w	8000a96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000934:	4b4d      	ldr	r3, [pc, #308]	@ (8000a6c <HAL_GPIO_Init+0x2b8>)
 8000936:	699b      	ldr	r3, [r3, #24]
 8000938:	4a4c      	ldr	r2, [pc, #304]	@ (8000a6c <HAL_GPIO_Init+0x2b8>)
 800093a:	f043 0301 	orr.w	r3, r3, #1
 800093e:	6193      	str	r3, [r2, #24]
 8000940:	4b4a      	ldr	r3, [pc, #296]	@ (8000a6c <HAL_GPIO_Init+0x2b8>)
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	f003 0301 	and.w	r3, r3, #1
 8000948:	60bb      	str	r3, [r7, #8]
 800094a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800094c:	4a48      	ldr	r2, [pc, #288]	@ (8000a70 <HAL_GPIO_Init+0x2bc>)
 800094e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000950:	089b      	lsrs	r3, r3, #2
 8000952:	3302      	adds	r3, #2
 8000954:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000958:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800095a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800095c:	f003 0303 	and.w	r3, r3, #3
 8000960:	009b      	lsls	r3, r3, #2
 8000962:	220f      	movs	r2, #15
 8000964:	fa02 f303 	lsl.w	r3, r2, r3
 8000968:	43db      	mvns	r3, r3
 800096a:	68fa      	ldr	r2, [r7, #12]
 800096c:	4013      	ands	r3, r2
 800096e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	4a40      	ldr	r2, [pc, #256]	@ (8000a74 <HAL_GPIO_Init+0x2c0>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d013      	beq.n	80009a0 <HAL_GPIO_Init+0x1ec>
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	4a3f      	ldr	r2, [pc, #252]	@ (8000a78 <HAL_GPIO_Init+0x2c4>)
 800097c:	4293      	cmp	r3, r2
 800097e:	d00d      	beq.n	800099c <HAL_GPIO_Init+0x1e8>
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	4a3e      	ldr	r2, [pc, #248]	@ (8000a7c <HAL_GPIO_Init+0x2c8>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d007      	beq.n	8000998 <HAL_GPIO_Init+0x1e4>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	4a3d      	ldr	r2, [pc, #244]	@ (8000a80 <HAL_GPIO_Init+0x2cc>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d101      	bne.n	8000994 <HAL_GPIO_Init+0x1e0>
 8000990:	2303      	movs	r3, #3
 8000992:	e006      	b.n	80009a2 <HAL_GPIO_Init+0x1ee>
 8000994:	2304      	movs	r3, #4
 8000996:	e004      	b.n	80009a2 <HAL_GPIO_Init+0x1ee>
 8000998:	2302      	movs	r3, #2
 800099a:	e002      	b.n	80009a2 <HAL_GPIO_Init+0x1ee>
 800099c:	2301      	movs	r3, #1
 800099e:	e000      	b.n	80009a2 <HAL_GPIO_Init+0x1ee>
 80009a0:	2300      	movs	r3, #0
 80009a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009a4:	f002 0203 	and.w	r2, r2, #3
 80009a8:	0092      	lsls	r2, r2, #2
 80009aa:	4093      	lsls	r3, r2
 80009ac:	68fa      	ldr	r2, [r7, #12]
 80009ae:	4313      	orrs	r3, r2
 80009b0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80009b2:	492f      	ldr	r1, [pc, #188]	@ (8000a70 <HAL_GPIO_Init+0x2bc>)
 80009b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009b6:	089b      	lsrs	r3, r3, #2
 80009b8:	3302      	adds	r3, #2
 80009ba:	68fa      	ldr	r2, [r7, #12]
 80009bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d006      	beq.n	80009da <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009cc:	4b2d      	ldr	r3, [pc, #180]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 80009ce:	689a      	ldr	r2, [r3, #8]
 80009d0:	492c      	ldr	r1, [pc, #176]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 80009d2:	69bb      	ldr	r3, [r7, #24]
 80009d4:	4313      	orrs	r3, r2
 80009d6:	608b      	str	r3, [r1, #8]
 80009d8:	e006      	b.n	80009e8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80009da:	4b2a      	ldr	r3, [pc, #168]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	69bb      	ldr	r3, [r7, #24]
 80009e0:	43db      	mvns	r3, r3
 80009e2:	4928      	ldr	r1, [pc, #160]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 80009e4:	4013      	ands	r3, r2
 80009e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d006      	beq.n	8000a02 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80009f4:	4b23      	ldr	r3, [pc, #140]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 80009f6:	68da      	ldr	r2, [r3, #12]
 80009f8:	4922      	ldr	r1, [pc, #136]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 80009fa:	69bb      	ldr	r3, [r7, #24]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	60cb      	str	r3, [r1, #12]
 8000a00:	e006      	b.n	8000a10 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a02:	4b20      	ldr	r3, [pc, #128]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 8000a04:	68da      	ldr	r2, [r3, #12]
 8000a06:	69bb      	ldr	r3, [r7, #24]
 8000a08:	43db      	mvns	r3, r3
 8000a0a:	491e      	ldr	r1, [pc, #120]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d006      	beq.n	8000a2a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a1c:	4b19      	ldr	r3, [pc, #100]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 8000a1e:	685a      	ldr	r2, [r3, #4]
 8000a20:	4918      	ldr	r1, [pc, #96]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 8000a22:	69bb      	ldr	r3, [r7, #24]
 8000a24:	4313      	orrs	r3, r2
 8000a26:	604b      	str	r3, [r1, #4]
 8000a28:	e006      	b.n	8000a38 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a2a:	4b16      	ldr	r3, [pc, #88]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 8000a2c:	685a      	ldr	r2, [r3, #4]
 8000a2e:	69bb      	ldr	r3, [r7, #24]
 8000a30:	43db      	mvns	r3, r3
 8000a32:	4914      	ldr	r1, [pc, #80]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 8000a34:	4013      	ands	r3, r2
 8000a36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d021      	beq.n	8000a88 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a44:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	490e      	ldr	r1, [pc, #56]	@ (8000a84 <HAL_GPIO_Init+0x2d0>)
 8000a4a:	69bb      	ldr	r3, [r7, #24]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	600b      	str	r3, [r1, #0]
 8000a50:	e021      	b.n	8000a96 <HAL_GPIO_Init+0x2e2>
 8000a52:	bf00      	nop
 8000a54:	10320000 	.word	0x10320000
 8000a58:	10310000 	.word	0x10310000
 8000a5c:	10220000 	.word	0x10220000
 8000a60:	10210000 	.word	0x10210000
 8000a64:	10120000 	.word	0x10120000
 8000a68:	10110000 	.word	0x10110000
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	40010000 	.word	0x40010000
 8000a74:	40010800 	.word	0x40010800
 8000a78:	40010c00 	.word	0x40010c00
 8000a7c:	40011000 	.word	0x40011000
 8000a80:	40011400 	.word	0x40011400
 8000a84:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a88:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab8 <HAL_GPIO_Init+0x304>)
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	69bb      	ldr	r3, [r7, #24]
 8000a8e:	43db      	mvns	r3, r3
 8000a90:	4909      	ldr	r1, [pc, #36]	@ (8000ab8 <HAL_GPIO_Init+0x304>)
 8000a92:	4013      	ands	r3, r2
 8000a94:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a98:	3301      	adds	r3, #1
 8000a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aa2:	fa22 f303 	lsr.w	r3, r2, r3
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	f47f ae8e 	bne.w	80007c8 <HAL_GPIO_Init+0x14>
  }
}
 8000aac:	bf00      	nop
 8000aae:	bf00      	nop
 8000ab0:	372c      	adds	r7, #44	@ 0x2c
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bc80      	pop	{r7}
 8000ab6:	4770      	bx	lr
 8000ab8:	40010400 	.word	0x40010400

08000abc <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8000ac0:	4b03      	ldr	r3, [pc, #12]	@ (8000ad0 <HAL_PWR_EnableBkUpAccess+0x14>)
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	601a      	str	r2, [r3, #0]
}
 8000ac6:	bf00      	nop
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bc80      	pop	{r7}
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	420e0020 	.word	0x420e0020

08000ad4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d101      	bne.n	8000ae6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	e272      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	f000 8087 	beq.w	8000c02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000af4:	4b92      	ldr	r3, [pc, #584]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	f003 030c 	and.w	r3, r3, #12
 8000afc:	2b04      	cmp	r3, #4
 8000afe:	d00c      	beq.n	8000b1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b00:	4b8f      	ldr	r3, [pc, #572]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f003 030c 	and.w	r3, r3, #12
 8000b08:	2b08      	cmp	r3, #8
 8000b0a:	d112      	bne.n	8000b32 <HAL_RCC_OscConfig+0x5e>
 8000b0c:	4b8c      	ldr	r3, [pc, #560]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b18:	d10b      	bne.n	8000b32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b1a:	4b89      	ldr	r3, [pc, #548]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d06c      	beq.n	8000c00 <HAL_RCC_OscConfig+0x12c>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d168      	bne.n	8000c00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e24c      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b3a:	d106      	bne.n	8000b4a <HAL_RCC_OscConfig+0x76>
 8000b3c:	4b80      	ldr	r3, [pc, #512]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a7f      	ldr	r2, [pc, #508]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b46:	6013      	str	r3, [r2, #0]
 8000b48:	e02e      	b.n	8000ba8 <HAL_RCC_OscConfig+0xd4>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d10c      	bne.n	8000b6c <HAL_RCC_OscConfig+0x98>
 8000b52:	4b7b      	ldr	r3, [pc, #492]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a7a      	ldr	r2, [pc, #488]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b5c:	6013      	str	r3, [r2, #0]
 8000b5e:	4b78      	ldr	r3, [pc, #480]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4a77      	ldr	r2, [pc, #476]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b68:	6013      	str	r3, [r2, #0]
 8000b6a:	e01d      	b.n	8000ba8 <HAL_RCC_OscConfig+0xd4>
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b74:	d10c      	bne.n	8000b90 <HAL_RCC_OscConfig+0xbc>
 8000b76:	4b72      	ldr	r3, [pc, #456]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4a71      	ldr	r2, [pc, #452]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b80:	6013      	str	r3, [r2, #0]
 8000b82:	4b6f      	ldr	r3, [pc, #444]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a6e      	ldr	r2, [pc, #440]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b8c:	6013      	str	r3, [r2, #0]
 8000b8e:	e00b      	b.n	8000ba8 <HAL_RCC_OscConfig+0xd4>
 8000b90:	4b6b      	ldr	r3, [pc, #428]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a6a      	ldr	r2, [pc, #424]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b9a:	6013      	str	r3, [r2, #0]
 8000b9c:	4b68      	ldr	r3, [pc, #416]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a67      	ldr	r2, [pc, #412]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000ba2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ba6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d013      	beq.n	8000bd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bb0:	f7ff fd12 	bl	80005d8 <HAL_GetTick>
 8000bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bb6:	e008      	b.n	8000bca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bb8:	f7ff fd0e 	bl	80005d8 <HAL_GetTick>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	693b      	ldr	r3, [r7, #16]
 8000bc0:	1ad3      	subs	r3, r2, r3
 8000bc2:	2b64      	cmp	r3, #100	@ 0x64
 8000bc4:	d901      	bls.n	8000bca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	e200      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bca:	4b5d      	ldr	r3, [pc, #372]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d0f0      	beq.n	8000bb8 <HAL_RCC_OscConfig+0xe4>
 8000bd6:	e014      	b.n	8000c02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bd8:	f7ff fcfe 	bl	80005d8 <HAL_GetTick>
 8000bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bde:	e008      	b.n	8000bf2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000be0:	f7ff fcfa 	bl	80005d8 <HAL_GetTick>
 8000be4:	4602      	mov	r2, r0
 8000be6:	693b      	ldr	r3, [r7, #16]
 8000be8:	1ad3      	subs	r3, r2, r3
 8000bea:	2b64      	cmp	r3, #100	@ 0x64
 8000bec:	d901      	bls.n	8000bf2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000bee:	2303      	movs	r3, #3
 8000bf0:	e1ec      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bf2:	4b53      	ldr	r3, [pc, #332]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d1f0      	bne.n	8000be0 <HAL_RCC_OscConfig+0x10c>
 8000bfe:	e000      	b.n	8000c02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f003 0302 	and.w	r3, r3, #2
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d063      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c0e:	4b4c      	ldr	r3, [pc, #304]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	f003 030c 	and.w	r3, r3, #12
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d00b      	beq.n	8000c32 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000c1a:	4b49      	ldr	r3, [pc, #292]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f003 030c 	and.w	r3, r3, #12
 8000c22:	2b08      	cmp	r3, #8
 8000c24:	d11c      	bne.n	8000c60 <HAL_RCC_OscConfig+0x18c>
 8000c26:	4b46      	ldr	r3, [pc, #280]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d116      	bne.n	8000c60 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c32:	4b43      	ldr	r3, [pc, #268]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f003 0302 	and.w	r3, r3, #2
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d005      	beq.n	8000c4a <HAL_RCC_OscConfig+0x176>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	691b      	ldr	r3, [r3, #16]
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d001      	beq.n	8000c4a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
 8000c48:	e1c0      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c4a:	4b3d      	ldr	r3, [pc, #244]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	695b      	ldr	r3, [r3, #20]
 8000c56:	00db      	lsls	r3, r3, #3
 8000c58:	4939      	ldr	r1, [pc, #228]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c5e:	e03a      	b.n	8000cd6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	691b      	ldr	r3, [r3, #16]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d020      	beq.n	8000caa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c68:	4b36      	ldr	r3, [pc, #216]	@ (8000d44 <HAL_RCC_OscConfig+0x270>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c6e:	f7ff fcb3 	bl	80005d8 <HAL_GetTick>
 8000c72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c74:	e008      	b.n	8000c88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c76:	f7ff fcaf 	bl	80005d8 <HAL_GetTick>
 8000c7a:	4602      	mov	r2, r0
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	1ad3      	subs	r3, r2, r3
 8000c80:	2b02      	cmp	r3, #2
 8000c82:	d901      	bls.n	8000c88 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c84:	2303      	movs	r3, #3
 8000c86:	e1a1      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c88:	4b2d      	ldr	r3, [pc, #180]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f003 0302 	and.w	r3, r3, #2
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d0f0      	beq.n	8000c76 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c94:	4b2a      	ldr	r3, [pc, #168]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	695b      	ldr	r3, [r3, #20]
 8000ca0:	00db      	lsls	r3, r3, #3
 8000ca2:	4927      	ldr	r1, [pc, #156]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	600b      	str	r3, [r1, #0]
 8000ca8:	e015      	b.n	8000cd6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000caa:	4b26      	ldr	r3, [pc, #152]	@ (8000d44 <HAL_RCC_OscConfig+0x270>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb0:	f7ff fc92 	bl	80005d8 <HAL_GetTick>
 8000cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cb6:	e008      	b.n	8000cca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cb8:	f7ff fc8e 	bl	80005d8 <HAL_GetTick>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d901      	bls.n	8000cca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000cc6:	2303      	movs	r3, #3
 8000cc8:	e180      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cca:	4b1d      	ldr	r3, [pc, #116]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f003 0302 	and.w	r3, r3, #2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d1f0      	bne.n	8000cb8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f003 0308 	and.w	r3, r3, #8
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d03a      	beq.n	8000d58 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	699b      	ldr	r3, [r3, #24]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d019      	beq.n	8000d1e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cea:	4b17      	ldr	r3, [pc, #92]	@ (8000d48 <HAL_RCC_OscConfig+0x274>)
 8000cec:	2201      	movs	r2, #1
 8000cee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cf0:	f7ff fc72 	bl	80005d8 <HAL_GetTick>
 8000cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cf6:	e008      	b.n	8000d0a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cf8:	f7ff fc6e 	bl	80005d8 <HAL_GetTick>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	2b02      	cmp	r3, #2
 8000d04:	d901      	bls.n	8000d0a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000d06:	2303      	movs	r3, #3
 8000d08:	e160      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d40 <HAL_RCC_OscConfig+0x26c>)
 8000d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d0e:	f003 0302 	and.w	r3, r3, #2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d0f0      	beq.n	8000cf8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000d16:	2001      	movs	r0, #1
 8000d18:	f000 fad0 	bl	80012bc <RCC_Delay>
 8000d1c:	e01c      	b.n	8000d58 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d48 <HAL_RCC_OscConfig+0x274>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d24:	f7ff fc58 	bl	80005d8 <HAL_GetTick>
 8000d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d2a:	e00f      	b.n	8000d4c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000d2c:	f7ff fc54 	bl	80005d8 <HAL_GetTick>
 8000d30:	4602      	mov	r2, r0
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d908      	bls.n	8000d4c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	e146      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
 8000d3e:	bf00      	nop
 8000d40:	40021000 	.word	0x40021000
 8000d44:	42420000 	.word	0x42420000
 8000d48:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d4c:	4b92      	ldr	r3, [pc, #584]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d50:	f003 0302 	and.w	r3, r3, #2
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d1e9      	bne.n	8000d2c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f003 0304 	and.w	r3, r3, #4
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	f000 80a6 	beq.w	8000eb2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d66:	2300      	movs	r3, #0
 8000d68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d6a:	4b8b      	ldr	r3, [pc, #556]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000d6c:	69db      	ldr	r3, [r3, #28]
 8000d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d10d      	bne.n	8000d92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d76:	4b88      	ldr	r3, [pc, #544]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000d78:	69db      	ldr	r3, [r3, #28]
 8000d7a:	4a87      	ldr	r2, [pc, #540]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d80:	61d3      	str	r3, [r2, #28]
 8000d82:	4b85      	ldr	r3, [pc, #532]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000d84:	69db      	ldr	r3, [r3, #28]
 8000d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d8a:	60bb      	str	r3, [r7, #8]
 8000d8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d92:	4b82      	ldr	r3, [pc, #520]	@ (8000f9c <HAL_RCC_OscConfig+0x4c8>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d118      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d9e:	4b7f      	ldr	r3, [pc, #508]	@ (8000f9c <HAL_RCC_OscConfig+0x4c8>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a7e      	ldr	r2, [pc, #504]	@ (8000f9c <HAL_RCC_OscConfig+0x4c8>)
 8000da4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000da8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000daa:	f7ff fc15 	bl	80005d8 <HAL_GetTick>
 8000dae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000db0:	e008      	b.n	8000dc4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000db2:	f7ff fc11 	bl	80005d8 <HAL_GetTick>
 8000db6:	4602      	mov	r2, r0
 8000db8:	693b      	ldr	r3, [r7, #16]
 8000dba:	1ad3      	subs	r3, r2, r3
 8000dbc:	2b64      	cmp	r3, #100	@ 0x64
 8000dbe:	d901      	bls.n	8000dc4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	e103      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dc4:	4b75      	ldr	r3, [pc, #468]	@ (8000f9c <HAL_RCC_OscConfig+0x4c8>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d0f0      	beq.n	8000db2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d106      	bne.n	8000de6 <HAL_RCC_OscConfig+0x312>
 8000dd8:	4b6f      	ldr	r3, [pc, #444]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000dda:	6a1b      	ldr	r3, [r3, #32]
 8000ddc:	4a6e      	ldr	r2, [pc, #440]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000dde:	f043 0301 	orr.w	r3, r3, #1
 8000de2:	6213      	str	r3, [r2, #32]
 8000de4:	e02d      	b.n	8000e42 <HAL_RCC_OscConfig+0x36e>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	68db      	ldr	r3, [r3, #12]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d10c      	bne.n	8000e08 <HAL_RCC_OscConfig+0x334>
 8000dee:	4b6a      	ldr	r3, [pc, #424]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000df0:	6a1b      	ldr	r3, [r3, #32]
 8000df2:	4a69      	ldr	r2, [pc, #420]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000df4:	f023 0301 	bic.w	r3, r3, #1
 8000df8:	6213      	str	r3, [r2, #32]
 8000dfa:	4b67      	ldr	r3, [pc, #412]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000dfc:	6a1b      	ldr	r3, [r3, #32]
 8000dfe:	4a66      	ldr	r2, [pc, #408]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000e00:	f023 0304 	bic.w	r3, r3, #4
 8000e04:	6213      	str	r3, [r2, #32]
 8000e06:	e01c      	b.n	8000e42 <HAL_RCC_OscConfig+0x36e>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	2b05      	cmp	r3, #5
 8000e0e:	d10c      	bne.n	8000e2a <HAL_RCC_OscConfig+0x356>
 8000e10:	4b61      	ldr	r3, [pc, #388]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000e12:	6a1b      	ldr	r3, [r3, #32]
 8000e14:	4a60      	ldr	r2, [pc, #384]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000e16:	f043 0304 	orr.w	r3, r3, #4
 8000e1a:	6213      	str	r3, [r2, #32]
 8000e1c:	4b5e      	ldr	r3, [pc, #376]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000e1e:	6a1b      	ldr	r3, [r3, #32]
 8000e20:	4a5d      	ldr	r2, [pc, #372]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000e22:	f043 0301 	orr.w	r3, r3, #1
 8000e26:	6213      	str	r3, [r2, #32]
 8000e28:	e00b      	b.n	8000e42 <HAL_RCC_OscConfig+0x36e>
 8000e2a:	4b5b      	ldr	r3, [pc, #364]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000e2c:	6a1b      	ldr	r3, [r3, #32]
 8000e2e:	4a5a      	ldr	r2, [pc, #360]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000e30:	f023 0301 	bic.w	r3, r3, #1
 8000e34:	6213      	str	r3, [r2, #32]
 8000e36:	4b58      	ldr	r3, [pc, #352]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000e38:	6a1b      	ldr	r3, [r3, #32]
 8000e3a:	4a57      	ldr	r2, [pc, #348]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000e3c:	f023 0304 	bic.w	r3, r3, #4
 8000e40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	68db      	ldr	r3, [r3, #12]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d015      	beq.n	8000e76 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e4a:	f7ff fbc5 	bl	80005d8 <HAL_GetTick>
 8000e4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e50:	e00a      	b.n	8000e68 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e52:	f7ff fbc1 	bl	80005d8 <HAL_GetTick>
 8000e56:	4602      	mov	r2, r0
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d901      	bls.n	8000e68 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e64:	2303      	movs	r3, #3
 8000e66:	e0b1      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e68:	4b4b      	ldr	r3, [pc, #300]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000e6a:	6a1b      	ldr	r3, [r3, #32]
 8000e6c:	f003 0302 	and.w	r3, r3, #2
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d0ee      	beq.n	8000e52 <HAL_RCC_OscConfig+0x37e>
 8000e74:	e014      	b.n	8000ea0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e76:	f7ff fbaf 	bl	80005d8 <HAL_GetTick>
 8000e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e7c:	e00a      	b.n	8000e94 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e7e:	f7ff fbab 	bl	80005d8 <HAL_GetTick>
 8000e82:	4602      	mov	r2, r0
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d901      	bls.n	8000e94 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e90:	2303      	movs	r3, #3
 8000e92:	e09b      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e94:	4b40      	ldr	r3, [pc, #256]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000e96:	6a1b      	ldr	r3, [r3, #32]
 8000e98:	f003 0302 	and.w	r3, r3, #2
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d1ee      	bne.n	8000e7e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000ea0:	7dfb      	ldrb	r3, [r7, #23]
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d105      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ea6:	4b3c      	ldr	r3, [pc, #240]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000ea8:	69db      	ldr	r3, [r3, #28]
 8000eaa:	4a3b      	ldr	r2, [pc, #236]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000eac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000eb0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	69db      	ldr	r3, [r3, #28]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	f000 8087 	beq.w	8000fca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ebc:	4b36      	ldr	r3, [pc, #216]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f003 030c 	and.w	r3, r3, #12
 8000ec4:	2b08      	cmp	r3, #8
 8000ec6:	d061      	beq.n	8000f8c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	69db      	ldr	r3, [r3, #28]
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d146      	bne.n	8000f5e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ed0:	4b33      	ldr	r3, [pc, #204]	@ (8000fa0 <HAL_RCC_OscConfig+0x4cc>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed6:	f7ff fb7f 	bl	80005d8 <HAL_GetTick>
 8000eda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000edc:	e008      	b.n	8000ef0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ede:	f7ff fb7b 	bl	80005d8 <HAL_GetTick>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	d901      	bls.n	8000ef0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000eec:	2303      	movs	r3, #3
 8000eee:	e06d      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ef0:	4b29      	ldr	r3, [pc, #164]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d1f0      	bne.n	8000ede <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6a1b      	ldr	r3, [r3, #32]
 8000f00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f04:	d108      	bne.n	8000f18 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f06:	4b24      	ldr	r3, [pc, #144]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	4921      	ldr	r1, [pc, #132]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000f14:	4313      	orrs	r3, r2
 8000f16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f18:	4b1f      	ldr	r3, [pc, #124]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6a19      	ldr	r1, [r3, #32]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f28:	430b      	orrs	r3, r1
 8000f2a:	491b      	ldr	r1, [pc, #108]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f30:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa0 <HAL_RCC_OscConfig+0x4cc>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f36:	f7ff fb4f 	bl	80005d8 <HAL_GetTick>
 8000f3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f3c:	e008      	b.n	8000f50 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f3e:	f7ff fb4b 	bl	80005d8 <HAL_GetTick>
 8000f42:	4602      	mov	r2, r0
 8000f44:	693b      	ldr	r3, [r7, #16]
 8000f46:	1ad3      	subs	r3, r2, r3
 8000f48:	2b02      	cmp	r3, #2
 8000f4a:	d901      	bls.n	8000f50 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	e03d      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f50:	4b11      	ldr	r3, [pc, #68]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d0f0      	beq.n	8000f3e <HAL_RCC_OscConfig+0x46a>
 8000f5c:	e035      	b.n	8000fca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f5e:	4b10      	ldr	r3, [pc, #64]	@ (8000fa0 <HAL_RCC_OscConfig+0x4cc>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f64:	f7ff fb38 	bl	80005d8 <HAL_GetTick>
 8000f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f6a:	e008      	b.n	8000f7e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f6c:	f7ff fb34 	bl	80005d8 <HAL_GetTick>
 8000f70:	4602      	mov	r2, r0
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	2b02      	cmp	r3, #2
 8000f78:	d901      	bls.n	8000f7e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	e026      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f7e:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <HAL_RCC_OscConfig+0x4c4>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d1f0      	bne.n	8000f6c <HAL_RCC_OscConfig+0x498>
 8000f8a:	e01e      	b.n	8000fca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	69db      	ldr	r3, [r3, #28]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d107      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e019      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	40007000 	.word	0x40007000
 8000fa0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8000fd4 <HAL_RCC_OscConfig+0x500>)
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6a1b      	ldr	r3, [r3, #32]
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d106      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d001      	beq.n	8000fca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e000      	b.n	8000fcc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000fca:	2300      	movs	r3, #0
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3718      	adds	r7, #24
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40021000 	.word	0x40021000

08000fd8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d101      	bne.n	8000fec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	e0d0      	b.n	800118e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fec:	4b6a      	ldr	r3, [pc, #424]	@ (8001198 <HAL_RCC_ClockConfig+0x1c0>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 0307 	and.w	r3, r3, #7
 8000ff4:	683a      	ldr	r2, [r7, #0]
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	d910      	bls.n	800101c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ffa:	4b67      	ldr	r3, [pc, #412]	@ (8001198 <HAL_RCC_ClockConfig+0x1c0>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f023 0207 	bic.w	r2, r3, #7
 8001002:	4965      	ldr	r1, [pc, #404]	@ (8001198 <HAL_RCC_ClockConfig+0x1c0>)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	4313      	orrs	r3, r2
 8001008:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800100a:	4b63      	ldr	r3, [pc, #396]	@ (8001198 <HAL_RCC_ClockConfig+0x1c0>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f003 0307 	and.w	r3, r3, #7
 8001012:	683a      	ldr	r2, [r7, #0]
 8001014:	429a      	cmp	r2, r3
 8001016:	d001      	beq.n	800101c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001018:	2301      	movs	r3, #1
 800101a:	e0b8      	b.n	800118e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f003 0302 	and.w	r3, r3, #2
 8001024:	2b00      	cmp	r3, #0
 8001026:	d020      	beq.n	800106a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 0304 	and.w	r3, r3, #4
 8001030:	2b00      	cmp	r3, #0
 8001032:	d005      	beq.n	8001040 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001034:	4b59      	ldr	r3, [pc, #356]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	4a58      	ldr	r2, [pc, #352]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 800103a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800103e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f003 0308 	and.w	r3, r3, #8
 8001048:	2b00      	cmp	r3, #0
 800104a:	d005      	beq.n	8001058 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800104c:	4b53      	ldr	r3, [pc, #332]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	4a52      	ldr	r2, [pc, #328]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 8001052:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001056:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001058:	4b50      	ldr	r3, [pc, #320]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	494d      	ldr	r1, [pc, #308]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 8001066:	4313      	orrs	r3, r2
 8001068:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	2b00      	cmp	r3, #0
 8001074:	d040      	beq.n	80010f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d107      	bne.n	800108e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107e:	4b47      	ldr	r3, [pc, #284]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d115      	bne.n	80010b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e07f      	b.n	800118e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	2b02      	cmp	r3, #2
 8001094:	d107      	bne.n	80010a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001096:	4b41      	ldr	r3, [pc, #260]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d109      	bne.n	80010b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e073      	b.n	800118e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a6:	4b3d      	ldr	r3, [pc, #244]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d101      	bne.n	80010b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	e06b      	b.n	800118e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010b6:	4b39      	ldr	r3, [pc, #228]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f023 0203 	bic.w	r2, r3, #3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	4936      	ldr	r1, [pc, #216]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 80010c4:	4313      	orrs	r3, r2
 80010c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010c8:	f7ff fa86 	bl	80005d8 <HAL_GetTick>
 80010cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010ce:	e00a      	b.n	80010e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010d0:	f7ff fa82 	bl	80005d8 <HAL_GetTick>
 80010d4:	4602      	mov	r2, r0
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010de:	4293      	cmp	r3, r2
 80010e0:	d901      	bls.n	80010e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010e2:	2303      	movs	r3, #3
 80010e4:	e053      	b.n	800118e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010e6:	4b2d      	ldr	r3, [pc, #180]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	f003 020c 	and.w	r2, r3, #12
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d1eb      	bne.n	80010d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010f8:	4b27      	ldr	r3, [pc, #156]	@ (8001198 <HAL_RCC_ClockConfig+0x1c0>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0307 	and.w	r3, r3, #7
 8001100:	683a      	ldr	r2, [r7, #0]
 8001102:	429a      	cmp	r2, r3
 8001104:	d210      	bcs.n	8001128 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001106:	4b24      	ldr	r3, [pc, #144]	@ (8001198 <HAL_RCC_ClockConfig+0x1c0>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f023 0207 	bic.w	r2, r3, #7
 800110e:	4922      	ldr	r1, [pc, #136]	@ (8001198 <HAL_RCC_ClockConfig+0x1c0>)
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	4313      	orrs	r3, r2
 8001114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001116:	4b20      	ldr	r3, [pc, #128]	@ (8001198 <HAL_RCC_ClockConfig+0x1c0>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0307 	and.w	r3, r3, #7
 800111e:	683a      	ldr	r2, [r7, #0]
 8001120:	429a      	cmp	r2, r3
 8001122:	d001      	beq.n	8001128 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	e032      	b.n	800118e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0304 	and.w	r3, r3, #4
 8001130:	2b00      	cmp	r3, #0
 8001132:	d008      	beq.n	8001146 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001134:	4b19      	ldr	r3, [pc, #100]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	4916      	ldr	r1, [pc, #88]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 8001142:	4313      	orrs	r3, r2
 8001144:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f003 0308 	and.w	r3, r3, #8
 800114e:	2b00      	cmp	r3, #0
 8001150:	d009      	beq.n	8001166 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001152:	4b12      	ldr	r3, [pc, #72]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	691b      	ldr	r3, [r3, #16]
 800115e:	00db      	lsls	r3, r3, #3
 8001160:	490e      	ldr	r1, [pc, #56]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 8001162:	4313      	orrs	r3, r2
 8001164:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001166:	f000 f821 	bl	80011ac <HAL_RCC_GetSysClockFreq>
 800116a:	4602      	mov	r2, r0
 800116c:	4b0b      	ldr	r3, [pc, #44]	@ (800119c <HAL_RCC_ClockConfig+0x1c4>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	091b      	lsrs	r3, r3, #4
 8001172:	f003 030f 	and.w	r3, r3, #15
 8001176:	490a      	ldr	r1, [pc, #40]	@ (80011a0 <HAL_RCC_ClockConfig+0x1c8>)
 8001178:	5ccb      	ldrb	r3, [r1, r3]
 800117a:	fa22 f303 	lsr.w	r3, r2, r3
 800117e:	4a09      	ldr	r2, [pc, #36]	@ (80011a4 <HAL_RCC_ClockConfig+0x1cc>)
 8001180:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001182:	4b09      	ldr	r3, [pc, #36]	@ (80011a8 <HAL_RCC_ClockConfig+0x1d0>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff f9e4 	bl	8000554 <HAL_InitTick>

  return HAL_OK;
 800118c:	2300      	movs	r3, #0
}
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40022000 	.word	0x40022000
 800119c:	40021000 	.word	0x40021000
 80011a0:	08001a10 	.word	0x08001a10
 80011a4:	20000000 	.word	0x20000000
 80011a8:	20000004 	.word	0x20000004

080011ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b087      	sub	sp, #28
 80011b0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011b2:	2300      	movs	r3, #0
 80011b4:	60fb      	str	r3, [r7, #12]
 80011b6:	2300      	movs	r3, #0
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	2300      	movs	r3, #0
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80011c2:	2300      	movs	r3, #0
 80011c4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80011c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001240 <HAL_RCC_GetSysClockFreq+0x94>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f003 030c 	and.w	r3, r3, #12
 80011d2:	2b04      	cmp	r3, #4
 80011d4:	d002      	beq.n	80011dc <HAL_RCC_GetSysClockFreq+0x30>
 80011d6:	2b08      	cmp	r3, #8
 80011d8:	d003      	beq.n	80011e2 <HAL_RCC_GetSysClockFreq+0x36>
 80011da:	e027      	b.n	800122c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011dc:	4b19      	ldr	r3, [pc, #100]	@ (8001244 <HAL_RCC_GetSysClockFreq+0x98>)
 80011de:	613b      	str	r3, [r7, #16]
      break;
 80011e0:	e027      	b.n	8001232 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	0c9b      	lsrs	r3, r3, #18
 80011e6:	f003 030f 	and.w	r3, r3, #15
 80011ea:	4a17      	ldr	r2, [pc, #92]	@ (8001248 <HAL_RCC_GetSysClockFreq+0x9c>)
 80011ec:	5cd3      	ldrb	r3, [r2, r3]
 80011ee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d010      	beq.n	800121c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80011fa:	4b11      	ldr	r3, [pc, #68]	@ (8001240 <HAL_RCC_GetSysClockFreq+0x94>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	0c5b      	lsrs	r3, r3, #17
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	4a11      	ldr	r2, [pc, #68]	@ (800124c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001206:	5cd3      	ldrb	r3, [r2, r3]
 8001208:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a0d      	ldr	r2, [pc, #52]	@ (8001244 <HAL_RCC_GetSysClockFreq+0x98>)
 800120e:	fb03 f202 	mul.w	r2, r3, r2
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	fbb2 f3f3 	udiv	r3, r2, r3
 8001218:	617b      	str	r3, [r7, #20]
 800121a:	e004      	b.n	8001226 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4a0c      	ldr	r2, [pc, #48]	@ (8001250 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001220:	fb02 f303 	mul.w	r3, r2, r3
 8001224:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	613b      	str	r3, [r7, #16]
      break;
 800122a:	e002      	b.n	8001232 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800122c:	4b09      	ldr	r3, [pc, #36]	@ (8001254 <HAL_RCC_GetSysClockFreq+0xa8>)
 800122e:	613b      	str	r3, [r7, #16]
      break;
 8001230:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001232:	693b      	ldr	r3, [r7, #16]
}
 8001234:	4618      	mov	r0, r3
 8001236:	371c      	adds	r7, #28
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	40021000 	.word	0x40021000
 8001244:	00f42400 	.word	0x00f42400
 8001248:	08001a28 	.word	0x08001a28
 800124c:	08001a38 	.word	0x08001a38
 8001250:	003d0900 	.word	0x003d0900
 8001254:	007a1200 	.word	0x007a1200

08001258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800125c:	4b02      	ldr	r3, [pc, #8]	@ (8001268 <HAL_RCC_GetHCLKFreq+0x10>)
 800125e:	681b      	ldr	r3, [r3, #0]
}
 8001260:	4618      	mov	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr
 8001268:	20000000 	.word	0x20000000

0800126c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001270:	f7ff fff2 	bl	8001258 <HAL_RCC_GetHCLKFreq>
 8001274:	4602      	mov	r2, r0
 8001276:	4b05      	ldr	r3, [pc, #20]	@ (800128c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	0a1b      	lsrs	r3, r3, #8
 800127c:	f003 0307 	and.w	r3, r3, #7
 8001280:	4903      	ldr	r1, [pc, #12]	@ (8001290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001282:	5ccb      	ldrb	r3, [r1, r3]
 8001284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001288:	4618      	mov	r0, r3
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40021000 	.word	0x40021000
 8001290:	08001a20 	.word	0x08001a20

08001294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001298:	f7ff ffde 	bl	8001258 <HAL_RCC_GetHCLKFreq>
 800129c:	4602      	mov	r2, r0
 800129e:	4b05      	ldr	r3, [pc, #20]	@ (80012b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	0adb      	lsrs	r3, r3, #11
 80012a4:	f003 0307 	and.w	r3, r3, #7
 80012a8:	4903      	ldr	r1, [pc, #12]	@ (80012b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80012aa:	5ccb      	ldrb	r3, [r1, r3]
 80012ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40021000 	.word	0x40021000
 80012b8:	08001a20 	.word	0x08001a20

080012bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80012bc:	b480      	push	{r7}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80012c4:	4b0a      	ldr	r3, [pc, #40]	@ (80012f0 <RCC_Delay+0x34>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a0a      	ldr	r2, [pc, #40]	@ (80012f4 <RCC_Delay+0x38>)
 80012ca:	fba2 2303 	umull	r2, r3, r2, r3
 80012ce:	0a5b      	lsrs	r3, r3, #9
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	fb02 f303 	mul.w	r3, r2, r3
 80012d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80012d8:	bf00      	nop
  }
  while (Delay --);
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	1e5a      	subs	r2, r3, #1
 80012de:	60fa      	str	r2, [r7, #12]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d1f9      	bne.n	80012d8 <RCC_Delay+0x1c>
}
 80012e4:	bf00      	nop
 80012e6:	bf00      	nop
 80012e8:	3714      	adds	r7, #20
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr
 80012f0:	20000000 	.word	0x20000000
 80012f4:	10624dd3 	.word	0x10624dd3

080012f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b086      	sub	sp, #24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001300:	2300      	movs	r3, #0
 8001302:	613b      	str	r3, [r7, #16]
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 0301 	and.w	r3, r3, #1
 8001310:	2b00      	cmp	r3, #0
 8001312:	d07d      	beq.n	8001410 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001314:	2300      	movs	r3, #0
 8001316:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001318:	4b4f      	ldr	r3, [pc, #316]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800131a:	69db      	ldr	r3, [r3, #28]
 800131c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d10d      	bne.n	8001340 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001324:	4b4c      	ldr	r3, [pc, #304]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001326:	69db      	ldr	r3, [r3, #28]
 8001328:	4a4b      	ldr	r2, [pc, #300]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800132a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800132e:	61d3      	str	r3, [r2, #28]
 8001330:	4b49      	ldr	r3, [pc, #292]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001332:	69db      	ldr	r3, [r3, #28]
 8001334:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001338:	60bb      	str	r3, [r7, #8]
 800133a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800133c:	2301      	movs	r3, #1
 800133e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001340:	4b46      	ldr	r3, [pc, #280]	@ (800145c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001348:	2b00      	cmp	r3, #0
 800134a:	d118      	bne.n	800137e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800134c:	4b43      	ldr	r3, [pc, #268]	@ (800145c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a42      	ldr	r2, [pc, #264]	@ (800145c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001356:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001358:	f7ff f93e 	bl	80005d8 <HAL_GetTick>
 800135c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800135e:	e008      	b.n	8001372 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001360:	f7ff f93a 	bl	80005d8 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b64      	cmp	r3, #100	@ 0x64
 800136c:	d901      	bls.n	8001372 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e06d      	b.n	800144e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001372:	4b3a      	ldr	r3, [pc, #232]	@ (800145c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0f0      	beq.n	8001360 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800137e:	4b36      	ldr	r3, [pc, #216]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001380:	6a1b      	ldr	r3, [r3, #32]
 8001382:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001386:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d02e      	beq.n	80013ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	429a      	cmp	r2, r3
 800139a:	d027      	beq.n	80013ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800139c:	4b2e      	ldr	r3, [pc, #184]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800139e:	6a1b      	ldr	r3, [r3, #32]
 80013a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80013a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80013a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001460 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80013ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001460 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80013b2:	4a29      	ldr	r2, [pc, #164]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d014      	beq.n	80013ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c2:	f7ff f909 	bl	80005d8 <HAL_GetTick>
 80013c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013c8:	e00a      	b.n	80013e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ca:	f7ff f905 	bl	80005d8 <HAL_GetTick>
 80013ce:	4602      	mov	r2, r0
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013d8:	4293      	cmp	r3, r2
 80013da:	d901      	bls.n	80013e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80013dc:	2303      	movs	r3, #3
 80013de:	e036      	b.n	800144e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80013e2:	6a1b      	ldr	r3, [r3, #32]
 80013e4:	f003 0302 	and.w	r3, r3, #2
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d0ee      	beq.n	80013ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80013ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80013ee:	6a1b      	ldr	r3, [r3, #32]
 80013f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	4917      	ldr	r1, [pc, #92]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80013fa:	4313      	orrs	r3, r2
 80013fc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80013fe:	7dfb      	ldrb	r3, [r7, #23]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d105      	bne.n	8001410 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001404:	4b14      	ldr	r3, [pc, #80]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	4a13      	ldr	r2, [pc, #76]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800140a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800140e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d008      	beq.n	800142e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800141c:	4b0e      	ldr	r3, [pc, #56]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	490b      	ldr	r1, [pc, #44]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800142a:	4313      	orrs	r3, r2
 800142c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 0310 	and.w	r3, r3, #16
 8001436:	2b00      	cmp	r3, #0
 8001438:	d008      	beq.n	800144c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800143a:	4b07      	ldr	r3, [pc, #28]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	4904      	ldr	r1, [pc, #16]	@ (8001458 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001448:	4313      	orrs	r3, r2
 800144a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800144c:	2300      	movs	r3, #0
}
 800144e:	4618      	mov	r0, r3
 8001450:	3718      	adds	r7, #24
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40021000 	.word	0x40021000
 800145c:	40007000 	.word	0x40007000
 8001460:	42420440 	.word	0x42420440

08001464 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b088      	sub	sp, #32
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800146c:	2300      	movs	r3, #0
 800146e:	617b      	str	r3, [r7, #20]
 8001470:	2300      	movs	r3, #0
 8001472:	61fb      	str	r3, [r7, #28]
 8001474:	2300      	movs	r3, #0
 8001476:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001478:	2300      	movs	r3, #0
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	2300      	movs	r3, #0
 800147e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b10      	cmp	r3, #16
 8001484:	d00a      	beq.n	800149c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2b10      	cmp	r3, #16
 800148a:	f200 8089 	bhi.w	80015a0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d045      	beq.n	8001520 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2b02      	cmp	r3, #2
 8001498:	d074      	beq.n	8001584 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800149a:	e081      	b.n	80015a0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      temp_reg = RCC->CFGR;
 800149c:	4b45      	ldr	r3, [pc, #276]	@ (80015b4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80014a2:	4b44      	ldr	r3, [pc, #272]	@ (80015b4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d07a      	beq.n	80015a4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	0c9b      	lsrs	r3, r3, #18
 80014b2:	f003 030f 	and.w	r3, r3, #15
 80014b6:	4a40      	ldr	r2, [pc, #256]	@ (80015b8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80014b8:	5cd3      	ldrb	r3, [r2, r3]
 80014ba:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d015      	beq.n	80014f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014c6:	4b3b      	ldr	r3, [pc, #236]	@ (80015b4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	0c5b      	lsrs	r3, r3, #17
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	4a3a      	ldr	r2, [pc, #232]	@ (80015bc <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80014d2:	5cd3      	ldrb	r3, [r2, r3]
 80014d4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d00d      	beq.n	80014fc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80014e0:	4a37      	ldr	r2, [pc, #220]	@ (80015c0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	fb02 f303 	mul.w	r3, r2, r3
 80014ee:	61fb      	str	r3, [r7, #28]
 80014f0:	e004      	b.n	80014fc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	4a33      	ldr	r2, [pc, #204]	@ (80015c4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80014f6:	fb02 f303 	mul.w	r3, r2, r3
 80014fa:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80014fc:	4b2d      	ldr	r3, [pc, #180]	@ (80015b4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001504:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001508:	d102      	bne.n	8001510 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	61bb      	str	r3, [r7, #24]
      break;
 800150e:	e049      	b.n	80015a4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
          frequency = (pllclk * 2) / 3;
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	4a2c      	ldr	r2, [pc, #176]	@ (80015c8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8001516:	fba2 2303 	umull	r2, r3, r2, r3
 800151a:	085b      	lsrs	r3, r3, #1
 800151c:	61bb      	str	r3, [r7, #24]
      break;
 800151e:	e041      	b.n	80015a4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      temp_reg = RCC->BDCR;
 8001520:	4b24      	ldr	r3, [pc, #144]	@ (80015b4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8001522:	6a1b      	ldr	r3, [r3, #32]
 8001524:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800152c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001530:	d108      	bne.n	8001544 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f003 0302 	and.w	r3, r3, #2
 8001538:	2b00      	cmp	r3, #0
 800153a:	d003      	beq.n	8001544 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800153c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001540:	61bb      	str	r3, [r7, #24]
 8001542:	e01e      	b.n	8001582 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800154a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800154e:	d109      	bne.n	8001564 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8001550:	4b18      	ldr	r3, [pc, #96]	@ (80015b4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8001552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001554:	f003 0302 	and.w	r3, r3, #2
 8001558:	2b00      	cmp	r3, #0
 800155a:	d003      	beq.n	8001564 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800155c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8001560:	61bb      	str	r3, [r7, #24]
 8001562:	e00e      	b.n	8001582 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800156a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800156e:	d11b      	bne.n	80015a8 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8001570:	4b10      	ldr	r3, [pc, #64]	@ (80015b4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001578:	2b00      	cmp	r3, #0
 800157a:	d015      	beq.n	80015a8 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
        frequency = HSE_VALUE / 128U;
 800157c:	4b13      	ldr	r3, [pc, #76]	@ (80015cc <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800157e:	61bb      	str	r3, [r7, #24]
      break;
 8001580:	e012      	b.n	80015a8 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8001582:	e011      	b.n	80015a8 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001584:	f7ff fe86 	bl	8001294 <HAL_RCC_GetPCLK2Freq>
 8001588:	4602      	mov	r2, r0
 800158a:	4b0a      	ldr	r3, [pc, #40]	@ (80015b4 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	0b9b      	lsrs	r3, r3, #14
 8001590:	f003 0303 	and.w	r3, r3, #3
 8001594:	3301      	adds	r3, #1
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	fbb2 f3f3 	udiv	r3, r2, r3
 800159c:	61bb      	str	r3, [r7, #24]
      break;
 800159e:	e004      	b.n	80015aa <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 80015a0:	bf00      	nop
 80015a2:	e002      	b.n	80015aa <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 80015a4:	bf00      	nop
 80015a6:	e000      	b.n	80015aa <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      break;
 80015a8:	bf00      	nop
    }
  }
  return (frequency);
 80015aa:	69bb      	ldr	r3, [r7, #24]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3720      	adds	r7, #32
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40021000 	.word	0x40021000
 80015b8:	08001a3c 	.word	0x08001a3c
 80015bc:	08001a4c 	.word	0x08001a4c
 80015c0:	00f42400 	.word	0x00f42400
 80015c4:	003d0900 	.word	0x003d0900
 80015c8:	aaaaaaab 	.word	0xaaaaaaab
 80015cc:	0001e848 	.word	0x0001e848

080015d0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80015d8:	2300      	movs	r3, #0
 80015da:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d101      	bne.n	80015e6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e07a      	b.n	80016dc <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	7c5b      	ldrb	r3, [r3, #17]
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d105      	bne.n	80015fc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2200      	movs	r2, #0
 80015f4:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f7fe fec0 	bl	800037c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2202      	movs	r2, #2
 8001600:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f000 f870 	bl	80016e8 <HAL_RTC_WaitForSynchro>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d004      	beq.n	8001618 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2204      	movs	r2, #4
 8001612:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e061      	b.n	80016dc <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f000 f892 	bl	8001742 <RTC_EnterInitMode>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d004      	beq.n	800162e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2204      	movs	r2, #4
 8001628:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e056      	b.n	80016dc <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	685a      	ldr	r2, [r3, #4]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f022 0207 	bic.w	r2, r2, #7
 800163c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d005      	beq.n	8001652 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8001646:	4b27      	ldr	r3, [pc, #156]	@ (80016e4 <HAL_RTC_Init+0x114>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164a:	4a26      	ldr	r2, [pc, #152]	@ (80016e4 <HAL_RTC_Init+0x114>)
 800164c:	f023 0301 	bic.w	r3, r3, #1
 8001650:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001652:	4b24      	ldr	r3, [pc, #144]	@ (80016e4 <HAL_RTC_Init+0x114>)
 8001654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001656:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	4921      	ldr	r1, [pc, #132]	@ (80016e4 <HAL_RTC_Init+0x114>)
 8001660:	4313      	orrs	r3, r2
 8001662:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800166c:	d003      	beq.n	8001676 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	e00e      	b.n	8001694 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001676:	2001      	movs	r0, #1
 8001678:	f7ff fef4 	bl	8001464 <HAL_RCCEx_GetPeriphCLKFreq>
 800167c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d104      	bne.n	800168e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2204      	movs	r2, #4
 8001688:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e026      	b.n	80016dc <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	3b01      	subs	r3, #1
 8001692:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	0c1a      	lsrs	r2, r3, #16
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f002 020f 	and.w	r2, r2, #15
 80016a0:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	b292      	uxth	r2, r2
 80016aa:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f000 f870 	bl	8001792 <RTC_ExitInitMode>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d004      	beq.n	80016c2 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2204      	movs	r2, #4
 80016bc:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e00c      	b.n	80016dc <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2201      	movs	r2, #1
 80016cc:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2201      	movs	r2, #1
 80016d2:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2201      	movs	r2, #1
 80016d8:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80016da:	2300      	movs	r3, #0
  }
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3710      	adds	r7, #16
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40006c00 	.word	0x40006c00

080016e8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e01d      	b.n	800173a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	685a      	ldr	r2, [r3, #4]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f022 0208 	bic.w	r2, r2, #8
 800170c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800170e:	f7fe ff63 	bl	80005d8 <HAL_GetTick>
 8001712:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8001714:	e009      	b.n	800172a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001716:	f7fe ff5f 	bl	80005d8 <HAL_GetTick>
 800171a:	4602      	mov	r2, r0
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001724:	d901      	bls.n	800172a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e007      	b.n	800173a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 0308 	and.w	r3, r3, #8
 8001734:	2b00      	cmp	r3, #0
 8001736:	d0ee      	beq.n	8001716 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8001742:	b580      	push	{r7, lr}
 8001744:	b084      	sub	sp, #16
 8001746:	af00      	add	r7, sp, #0
 8001748:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800174a:	2300      	movs	r3, #0
 800174c:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800174e:	f7fe ff43 	bl	80005d8 <HAL_GetTick>
 8001752:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8001754:	e009      	b.n	800176a <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8001756:	f7fe ff3f 	bl	80005d8 <HAL_GetTick>
 800175a:	4602      	mov	r2, r0
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001764:	d901      	bls.n	800176a <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e00f      	b.n	800178a <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 0320 	and.w	r3, r3, #32
 8001774:	2b00      	cmp	r3, #0
 8001776:	d0ee      	beq.n	8001756 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f042 0210 	orr.w	r2, r2, #16
 8001786:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	3710      	adds	r7, #16
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b084      	sub	sp, #16
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	685a      	ldr	r2, [r3, #4]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f022 0210 	bic.w	r2, r2, #16
 80017ac:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80017ae:	f7fe ff13 	bl	80005d8 <HAL_GetTick>
 80017b2:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80017b4:	e009      	b.n	80017ca <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80017b6:	f7fe ff0f 	bl	80005d8 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017c4:	d901      	bls.n	80017ca <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e007      	b.n	80017da <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f003 0320 	and.w	r3, r3, #32
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d0ee      	beq.n	80017b6 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3710      	adds	r7, #16
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b082      	sub	sp, #8
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e042      	b.n	800187a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d106      	bne.n	800180e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7fe fddb 	bl	80003c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2224      	movs	r2, #36	@ 0x24
 8001812:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	68da      	ldr	r2, [r3, #12]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001824:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 f82c 	bl	8001884 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	691a      	ldr	r2, [r3, #16]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800183a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	695a      	ldr	r2, [r3, #20]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800184a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	68da      	ldr	r2, [r3, #12]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800185a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2200      	movs	r2, #0
 8001860:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2220      	movs	r2, #32
 8001866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2220      	movs	r2, #32
 800186e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001878:	2300      	movs	r3, #0
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	691b      	ldr	r3, [r3, #16]
 8001892:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	68da      	ldr	r2, [r3, #12]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	430a      	orrs	r2, r1
 80018a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	689a      	ldr	r2, [r3, #8]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	431a      	orrs	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	695b      	ldr	r3, [r3, #20]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80018be:	f023 030c 	bic.w	r3, r3, #12
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	6812      	ldr	r2, [r2, #0]
 80018c6:	68b9      	ldr	r1, [r7, #8]
 80018c8:	430b      	orrs	r3, r1
 80018ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	695b      	ldr	r3, [r3, #20]
 80018d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	699a      	ldr	r2, [r3, #24]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	430a      	orrs	r2, r1
 80018e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a2c      	ldr	r2, [pc, #176]	@ (8001998 <UART_SetConfig+0x114>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d103      	bne.n	80018f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80018ec:	f7ff fcd2 	bl	8001294 <HAL_RCC_GetPCLK2Freq>
 80018f0:	60f8      	str	r0, [r7, #12]
 80018f2:	e002      	b.n	80018fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80018f4:	f7ff fcba 	bl	800126c <HAL_RCC_GetPCLK1Freq>
 80018f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80018fa:	68fa      	ldr	r2, [r7, #12]
 80018fc:	4613      	mov	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	009a      	lsls	r2, r3, #2
 8001904:	441a      	add	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001910:	4a22      	ldr	r2, [pc, #136]	@ (800199c <UART_SetConfig+0x118>)
 8001912:	fba2 2303 	umull	r2, r3, r2, r3
 8001916:	095b      	lsrs	r3, r3, #5
 8001918:	0119      	lsls	r1, r3, #4
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	4613      	mov	r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	4413      	add	r3, r2
 8001922:	009a      	lsls	r2, r3, #2
 8001924:	441a      	add	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001930:	4b1a      	ldr	r3, [pc, #104]	@ (800199c <UART_SetConfig+0x118>)
 8001932:	fba3 0302 	umull	r0, r3, r3, r2
 8001936:	095b      	lsrs	r3, r3, #5
 8001938:	2064      	movs	r0, #100	@ 0x64
 800193a:	fb00 f303 	mul.w	r3, r0, r3
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	011b      	lsls	r3, r3, #4
 8001942:	3332      	adds	r3, #50	@ 0x32
 8001944:	4a15      	ldr	r2, [pc, #84]	@ (800199c <UART_SetConfig+0x118>)
 8001946:	fba2 2303 	umull	r2, r3, r2, r3
 800194a:	095b      	lsrs	r3, r3, #5
 800194c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001950:	4419      	add	r1, r3
 8001952:	68fa      	ldr	r2, [r7, #12]
 8001954:	4613      	mov	r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	4413      	add	r3, r2
 800195a:	009a      	lsls	r2, r3, #2
 800195c:	441a      	add	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	fbb2 f2f3 	udiv	r2, r2, r3
 8001968:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <UART_SetConfig+0x118>)
 800196a:	fba3 0302 	umull	r0, r3, r3, r2
 800196e:	095b      	lsrs	r3, r3, #5
 8001970:	2064      	movs	r0, #100	@ 0x64
 8001972:	fb00 f303 	mul.w	r3, r0, r3
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	011b      	lsls	r3, r3, #4
 800197a:	3332      	adds	r3, #50	@ 0x32
 800197c:	4a07      	ldr	r2, [pc, #28]	@ (800199c <UART_SetConfig+0x118>)
 800197e:	fba2 2303 	umull	r2, r3, r2, r3
 8001982:	095b      	lsrs	r3, r3, #5
 8001984:	f003 020f 	and.w	r2, r3, #15
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	440a      	add	r2, r1
 800198e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8001990:	bf00      	nop
 8001992:	3710      	adds	r7, #16
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40013800 	.word	0x40013800
 800199c:	51eb851f 	.word	0x51eb851f

080019a0 <memset>:
 80019a0:	4603      	mov	r3, r0
 80019a2:	4402      	add	r2, r0
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d100      	bne.n	80019aa <memset+0xa>
 80019a8:	4770      	bx	lr
 80019aa:	f803 1b01 	strb.w	r1, [r3], #1
 80019ae:	e7f9      	b.n	80019a4 <memset+0x4>

080019b0 <__libc_init_array>:
 80019b0:	b570      	push	{r4, r5, r6, lr}
 80019b2:	2600      	movs	r6, #0
 80019b4:	4d0c      	ldr	r5, [pc, #48]	@ (80019e8 <__libc_init_array+0x38>)
 80019b6:	4c0d      	ldr	r4, [pc, #52]	@ (80019ec <__libc_init_array+0x3c>)
 80019b8:	1b64      	subs	r4, r4, r5
 80019ba:	10a4      	asrs	r4, r4, #2
 80019bc:	42a6      	cmp	r6, r4
 80019be:	d109      	bne.n	80019d4 <__libc_init_array+0x24>
 80019c0:	f000 f81a 	bl	80019f8 <_init>
 80019c4:	2600      	movs	r6, #0
 80019c6:	4d0a      	ldr	r5, [pc, #40]	@ (80019f0 <__libc_init_array+0x40>)
 80019c8:	4c0a      	ldr	r4, [pc, #40]	@ (80019f4 <__libc_init_array+0x44>)
 80019ca:	1b64      	subs	r4, r4, r5
 80019cc:	10a4      	asrs	r4, r4, #2
 80019ce:	42a6      	cmp	r6, r4
 80019d0:	d105      	bne.n	80019de <__libc_init_array+0x2e>
 80019d2:	bd70      	pop	{r4, r5, r6, pc}
 80019d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80019d8:	4798      	blx	r3
 80019da:	3601      	adds	r6, #1
 80019dc:	e7ee      	b.n	80019bc <__libc_init_array+0xc>
 80019de:	f855 3b04 	ldr.w	r3, [r5], #4
 80019e2:	4798      	blx	r3
 80019e4:	3601      	adds	r6, #1
 80019e6:	e7f2      	b.n	80019ce <__libc_init_array+0x1e>
 80019e8:	08001a50 	.word	0x08001a50
 80019ec:	08001a50 	.word	0x08001a50
 80019f0:	08001a50 	.word	0x08001a50
 80019f4:	08001a54 	.word	0x08001a54

080019f8 <_init>:
 80019f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019fa:	bf00      	nop
 80019fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019fe:	bc08      	pop	{r3}
 8001a00:	469e      	mov	lr, r3
 8001a02:	4770      	bx	lr

08001a04 <_fini>:
 8001a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a06:	bf00      	nop
 8001a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a0a:	bc08      	pop	{r3}
 8001a0c:	469e      	mov	lr, r3
 8001a0e:	4770      	bx	lr
