Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: Trivium.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Trivium.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Trivium"
Output Format                      : NGC
Target Device                      : xc3s1600e-4-fg320

---- Source Options
Top Module Name                    : Trivium
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/trivium.vhd" in Library work.
Architecture behavior of Entity trivium is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Trivium> in library <work> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Trivium> in library <work> (Architecture <behavior>).
Entity <Trivium> analyzed. Unit <Trivium> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Trivium>.
    Related source file is "/tp/xph3app/xph3app604/Trivium/ProjetTrivium/synthese_trivium/trivium.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RSTb                      (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ACK>.
    Found 1-bit register for signal <MODE_RUN>.
    Found 1-bit register for signal <KEY_STREAM_OUT>.
    Found 12-bit comparator less for signal <current_state$cmp_lt0000> created at line 122.
    Found 3-bit xor2 for signal <ic1>.
    Found 3-bit xor3 for signal <ic2>.
    Found 1-bit xor3 for signal <KEY_STREAM_OUT$xor0000> created at line 153.
    Found 11-bit register for signal <nb_loops>.
    Found 11-bit adder for signal <nb_loops$addsub0000> created at line 73.
    Found 288-bit register for signal <s>.
INFO:Xst:738 - HDL ADVISOR - 288 flip-flops were inferred for signal <s>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 302 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   4 Xor(s).
Unit <Trivium> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Registers                                            : 292
 1-bit register                                        : 291
 11-bit register                                       : 1
# Comparators                                          : 1
 12-bit comparator less                                : 1
# Xors                                                 : 7
 1-bit xor2                                            : 3
 1-bit xor3                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <current_state/FSM> on signal <current_state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 init        | 00
 load_key    | 01
 first_loops | 11
 run         | 10
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Registers                                            : 302
 Flip-Flops                                            : 302
# Comparators                                          : 1
 12-bit comparator less                                : 1
# Xors                                                 : 7
 1-bit xor2                                            : 3
 1-bit xor3                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Trivium> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Trivium, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 304
 Flip-Flops                                            : 304

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Trivium.ngr
Top Level Output File Name         : Trivium
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 166

Cell Usage :
# BELS                             : 346
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 11
#      LUT2                        : 134
#      LUT2_D                      : 1
#      LUT3                        : 3
#      LUT3_L                      : 1
#      LUT4                        : 164
#      MUXCY                       : 14
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 304
#      FD                          : 286
#      FDC                         : 2
#      FDR                         : 13
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 165
#      IBUF                        : 162
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                      180  out of  14752     1%  
 Number of Slice Flip Flops:            304  out of  29504     1%  
 Number of 4 input LUTs:                317  out of  29504     1%  
 Number of IOs:                         166
 Number of bonded IOBs:                 166  out of    250    66%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 304   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------+-----------------------------+-------+
Control Signal                                                         | Buffer(FF name)             | Load  |
-----------------------------------------------------------------------+-----------------------------+-------+
current_state_FSM_Acst_FSM_inv(current_state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(current_state_FSM_FFd1)| 2     |
-----------------------------------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.619ns (Maximum Frequency: 216.504MHz)
   Minimum input arrival time before clock: 3.050ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.619ns (frequency: 216.504MHz)
  Total number of paths / destination ports: 869 / 320
-------------------------------------------------------------------------
Delay:               4.619ns (Levels of Logic = 1)
  Source:            current_state_FSM_FFd2 (FF)
  Destination:       nb_loops_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: current_state_FSM_FFd2 to nb_loops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            167   0.591   1.480  current_state_FSM_FFd2 (current_state_FSM_FFd2)
     LUT2:I0->O           11   0.704   0.933  current_state_cmp_eq0002_inv1 (current_state_cmp_eq0002_inv)
     FDR:R                     0.911          nb_loops_0
    ----------------------------------------
    Total                      4.619ns (2.206ns logic, 2.413ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 162 / 162
-------------------------------------------------------------------------
Offset:              3.050ns (Levels of Logic = 3)
  Source:            IV_IN<1> (PAD)
  Destination:       s_94 (FF)
  Destination Clock: CLK rising

  Data Path: IV_IN<1> to s_94
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.499  IV_IN_1_IBUF (IV_IN_1_IBUF)
     LUT2:I1->O            1   0.704   0.000  s_94_mux0001_F (N8)
     MUXF5:I0->O           1   0.321   0.000  s_94_mux0001 (s_94_mux0001)
     FD:D                      0.308          s_94
    ----------------------------------------
    Total                      3.050ns (2.551ns logic, 0.499ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            MODE_RUN (FF)
  Destination:       MODE_RUN (PAD)
  Source Clock:      CLK rising

  Data Path: MODE_RUN to MODE_RUN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  MODE_RUN (MODE_RUN_OBUF)
     OBUF:I->O                 3.272          MODE_RUN_OBUF (MODE_RUN)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 6.66 secs
 
--> 


Total memory usage is 521112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

