INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generic values...
Finished resolving generic values.
Generating IP...
Gathering HDL files for vio root...
Creating XST project for vio...
Creating XST script file for vio...
Creating XST instantiation file for vio...
Running XST for vio...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Not generating VHDL wrapper
Not generating Verilog wrapper
Skipping VHDL instantiation template for vio...
Skipping Verilog instantiation template for vio...
Finished Generation.
Generating IP instantiation template...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: vio.xco
XMDF file found: vio_xmdf.tcl
Adding
E:/Project/AC616/test/verilog/03_ddr_test/mig_39_2/example_design/par/tmp/_cg/vi
o.ngc -view all -origin_type created
Checking file
"E:/Project/AC616/test/verilog/03_ddr_test/mig_39_2/example_design/par/tmp/_cg/v
io.ngc" for project device match ...
File
"E:/Project/AC616/test/verilog/03_ddr_test/mig_39_2/example_design/par/tmp/_cg/v
io.ngc" device information matches project device.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/vio"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
