Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 16:28:03 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sigmoid_top_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 2.860ns (85.998%)  route 0.466ns (14.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[4]
                         net (fo=2, unplaced)         0.466     3.863    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_7
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 2.860ns (85.998%)  route 0.466ns (14.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[5]
                         net (fo=2, unplaced)         0.466     3.863    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_6
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 2.860ns (85.998%)  route 0.466ns (14.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[6]
                         net (fo=2, unplaced)         0.466     3.863    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_5
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 2.860ns (85.998%)  route 0.466ns (14.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[7]
                         net (fo=2, unplaced)         0.466     3.863    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_4
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 2.860ns (85.998%)  route 0.466ns (14.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[8]
                         net (fo=2, unplaced)         0.466     3.863    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_3
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 2.860ns (85.998%)  route 0.466ns (14.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[9]
                         net (fo=2, unplaced)         0.466     3.863    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_2
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 2.860ns (85.998%)  route 0.466ns (14.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[10]
                         net (fo=2, unplaced)         0.466     3.863    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_1
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_926_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 2.860ns (85.998%)  route 0.466ns (14.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[11]
                         net (fo=2, unplaced)         0.466     3.863    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_0
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/j_reg_926_reg/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.261     5.214    bd_0_i/hls_inst/inst/j_reg_926_reg
  -------------------------------------------------------------------
                         required time                          5.214    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/n_reg_910_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 2.860ns (85.998%)  route 0.466ns (14.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[4]
                         net (fo=2, unplaced)         0.466     3.863    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/n_reg_910_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/n_reg_910_reg[0]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_D)       -0.012     5.463    bd_0_i/hls_inst/inst/n_reg_910_reg[0]
  -------------------------------------------------------------------
                         required time                          5.463    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/n_reg_910_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 2.860ns (85.998%)  route 0.466ns (14.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.537     0.537    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      2.860     3.397 r  bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2/dout/P[5]
                         net (fo=2, unplaced)         0.466     3.863    bd_0_i/hls_inst/inst/mul_8ns_6ns_13_1_1_U2_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/n_reg_910_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=182, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/n_reg_910_reg[1]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
                         FDRE (Setup_fdre_C_D)       -0.012     5.463    bd_0_i/hls_inst/inst/n_reg_910_reg[1]
  -------------------------------------------------------------------
                         required time                          5.463    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  1.600    




