
ubuntu-preinstalled/passwd:     file format elf32-littlearm


Disassembly of section .init:

00001a0c <.init>:
    1a0c:	push	{r3, lr}
    1a10:	bl	2e50 <fchmod@plt+0xe50>
    1a14:	pop	{r3, pc}

Disassembly of section .plt:

00001a18 <fdopen@plt-0x14>:
    1a18:	push	{lr}		; (str lr, [sp, #-4]!)
    1a1c:	ldr	lr, [pc, #4]	; 1a28 <fdopen@plt-0x4>
    1a20:	add	lr, pc, lr
    1a24:	ldr	pc, [lr, #8]!
    1a28:	andeq	r7, r1, r0, lsr #7

00001a2c <fdopen@plt>:
    1a2c:	add	ip, pc, #0, 12
    1a30:	add	ip, ip, #94208	; 0x17000
    1a34:	ldr	pc, [ip, #928]!	; 0x3a0

00001a38 <calloc@plt>:
    1a38:	add	ip, pc, #0, 12
    1a3c:	add	ip, ip, #94208	; 0x17000
    1a40:	ldr	pc, [ip, #920]!	; 0x398

00001a44 <getpwuid_r@plt>:
    1a44:	add	ip, pc, #0, 12
    1a48:	add	ip, ip, #94208	; 0x17000
    1a4c:	ldr	pc, [ip, #912]!	; 0x390

00001a50 <fsync@plt>:
    1a50:	add	ip, pc, #0, 12
    1a54:	add	ip, ip, #94208	; 0x17000
    1a58:	ldr	pc, [ip, #904]!	; 0x388

00001a5c <is_selinux_enabled@plt>:
    1a5c:	add	ip, pc, #0, 12
    1a60:	add	ip, ip, #94208	; 0x17000
    1a64:	ldr	pc, [ip, #896]!	; 0x380

00001a68 <strcmp@plt>:
    1a68:	add	ip, pc, #0, 12
    1a6c:	add	ip, ip, #94208	; 0x17000
    1a70:	ldr	pc, [ip, #888]!	; 0x378

00001a74 <pam_start@plt>:
    1a74:	add	ip, pc, #0, 12
    1a78:	add	ip, ip, #94208	; 0x17000
    1a7c:	ldr	pc, [ip, #880]!	; 0x370

00001a80 <__cxa_finalize@plt>:
    1a80:	add	ip, pc, #0, 12
    1a84:	add	ip, ip, #94208	; 0x17000
    1a88:	ldr	pc, [ip, #872]!	; 0x368

00001a8c <getlogin@plt>:
    1a8c:	add	ip, pc, #0, 12
    1a90:	add	ip, ip, #94208	; 0x17000
    1a94:	ldr	pc, [ip, #864]!	; 0x360

00001a98 <strtol@plt>:
    1a98:	add	ip, pc, #0, 12
    1a9c:	add	ip, ip, #94208	; 0x17000
    1aa0:	ldr	pc, [ip, #856]!	; 0x358

00001aa4 <strcspn@plt>:
    1aa4:	add	ip, pc, #0, 12
    1aa8:	add	ip, ip, #94208	; 0x17000
    1aac:	ldr	pc, [ip, #848]!	; 0x350

00001ab0 <setrlimit64@plt>:
    1ab0:	add	ip, pc, #0, 12
    1ab4:	add	ip, ip, #94208	; 0x17000
    1ab8:	ldr	pc, [ip, #840]!	; 0x348

00001abc <read@plt>:
    1abc:	add	ip, pc, #0, 12
    1ac0:	add	ip, ip, #94208	; 0x17000
    1ac4:	ldr	pc, [ip, #832]!	; 0x340

00001ac8 <fflush@plt>:
    1ac8:	add	ip, pc, #0, 12
    1acc:	add	ip, ip, #94208	; 0x17000
    1ad0:	ldr	pc, [ip, #824]!	; 0x338

00001ad4 <getuid@plt>:
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #94208	; 0x17000
    1adc:	ldr	pc, [ip, #816]!	; 0x330

00001ae0 <getspnam@plt>:
    1ae0:	add	ip, pc, #0, 12
    1ae4:	add	ip, ip, #94208	; 0x17000
    1ae8:	ldr	pc, [ip, #808]!	; 0x328

00001aec <free@plt>:
    1aec:			; <UNDEFINED> instruction: 0xe7fd4778
    1af0:	add	ip, pc, #0, 12
    1af4:	add	ip, ip, #94208	; 0x17000
    1af8:	ldr	pc, [ip, #796]!	; 0x31c

00001afc <sgetspent@plt>:
    1afc:			; <UNDEFINED> instruction: 0xe7fd4778
    1b00:	add	ip, pc, #0, 12
    1b04:	add	ip, ip, #94208	; 0x17000
    1b08:	ldr	pc, [ip, #784]!	; 0x310

00001b0c <selinux_check_access@plt>:
    1b0c:	add	ip, pc, #0, 12
    1b10:	add	ip, ip, #94208	; 0x17000
    1b14:	ldr	pc, [ip, #776]!	; 0x308

00001b18 <lckpwdf@plt>:
    1b18:	add	ip, pc, #0, 12
    1b1c:	add	ip, ip, #94208	; 0x17000
    1b20:	ldr	pc, [ip, #768]!	; 0x300

00001b24 <fgets@plt>:
    1b24:	add	ip, pc, #0, 12
    1b28:	add	ip, ip, #94208	; 0x17000
    1b2c:	ldr	pc, [ip, #760]!	; 0x2f8

00001b30 <ferror@plt>:
    1b30:	add	ip, pc, #0, 12
    1b34:	add	ip, ip, #94208	; 0x17000
    1b38:	ldr	pc, [ip, #752]!	; 0x2f0

00001b3c <signal@plt>:
    1b3c:	add	ip, pc, #0, 12
    1b40:	add	ip, ip, #94208	; 0x17000
    1b44:	ldr	pc, [ip, #744]!	; 0x2e8

00001b48 <sleep@plt>:
    1b48:	add	ip, pc, #0, 12
    1b4c:	add	ip, ip, #94208	; 0x17000
    1b50:	ldr	pc, [ip, #736]!	; 0x2e0

00001b54 <pam_chauthtok@plt>:
    1b54:	add	ip, pc, #0, 12
    1b58:	add	ip, ip, #94208	; 0x17000
    1b5c:	ldr	pc, [ip, #728]!	; 0x2d8

00001b60 <dcgettext@plt>:
    1b60:	add	ip, pc, #0, 12
    1b64:	add	ip, ip, #94208	; 0x17000
    1b68:	ldr	pc, [ip, #720]!	; 0x2d0

00001b6c <getpwent@plt>:
    1b6c:	add	ip, pc, #0, 12
    1b70:	add	ip, ip, #94208	; 0x17000
    1b74:	ldr	pc, [ip, #712]!	; 0x2c8

00001b78 <__strncpy_chk@plt>:
    1b78:	add	ip, pc, #0, 12
    1b7c:	add	ip, ip, #94208	; 0x17000
    1b80:	ldr	pc, [ip, #704]!	; 0x2c0

00001b84 <strdup@plt>:
    1b84:	add	ip, pc, #0, 12
    1b88:	add	ip, ip, #94208	; 0x17000
    1b8c:	ldr	pc, [ip, #696]!	; 0x2b8

00001b90 <pam_end@plt>:
    1b90:	add	ip, pc, #0, 12
    1b94:	add	ip, ip, #94208	; 0x17000
    1b98:	ldr	pc, [ip, #688]!	; 0x2b0

00001b9c <__stack_chk_fail@plt>:
    1b9c:	add	ip, pc, #0, 12
    1ba0:	add	ip, ip, #94208	; 0x17000
    1ba4:	ldr	pc, [ip, #680]!	; 0x2a8

00001ba8 <pam_strerror@plt>:
    1ba8:	add	ip, pc, #0, 12
    1bac:	add	ip, ip, #94208	; 0x17000
    1bb0:	ldr	pc, [ip, #672]!	; 0x2a0

00001bb4 <unlink@plt>:
    1bb4:	add	ip, pc, #0, 12
    1bb8:	add	ip, ip, #94208	; 0x17000
    1bbc:	ldr	pc, [ip, #664]!	; 0x298

00001bc0 <realloc@plt>:
    1bc0:	add	ip, pc, #0, 12
    1bc4:	add	ip, ip, #94208	; 0x17000
    1bc8:	ldr	pc, [ip, #656]!	; 0x290

00001bcc <audit_open@plt>:
    1bcc:	add	ip, pc, #0, 12
    1bd0:	add	ip, ip, #94208	; 0x17000
    1bd4:	ldr	pc, [ip, #648]!	; 0x288

00001bd8 <textdomain@plt>:
    1bd8:	add	ip, pc, #0, 12
    1bdc:	add	ip, ip, #94208	; 0x17000
    1be0:	ldr	pc, [ip, #640]!	; 0x280

00001be4 <chdir@plt>:
    1be4:	add	ip, pc, #0, 12
    1be8:	add	ip, ip, #94208	; 0x17000
    1bec:	ldr	pc, [ip, #632]!	; 0x278

00001bf0 <strcasecmp@plt>:
    1bf0:	add	ip, pc, #0, 12
    1bf4:	add	ip, ip, #94208	; 0x17000
    1bf8:	ldr	pc, [ip, #624]!	; 0x270

00001bfc <geteuid@plt>:
    1bfc:	add	ip, pc, #0, 12
    1c00:	add	ip, ip, #94208	; 0x17000
    1c04:	ldr	pc, [ip, #616]!	; 0x268

00001c08 <perror@plt>:
    1c08:	add	ip, pc, #0, 12
    1c0c:	add	ip, ip, #94208	; 0x17000
    1c10:	ldr	pc, [ip, #608]!	; 0x260

00001c14 <__fxstat64@plt>:
    1c14:	add	ip, pc, #0, 12
    1c18:	add	ip, ip, #94208	; 0x17000
    1c1c:	ldr	pc, [ip, #600]!	; 0x258

00001c20 <__memcpy_chk@plt>:
    1c20:	add	ip, pc, #0, 12
    1c24:	add	ip, ip, #94208	; 0x17000
    1c28:	ldr	pc, [ip, #592]!	; 0x250

00001c2c <selinux_set_callback@plt>:
    1c2c:	add	ip, pc, #0, 12
    1c30:	add	ip, ip, #94208	; 0x17000
    1c34:	ldr	pc, [ip, #584]!	; 0x248

00001c38 <strtoll@plt>:
    1c38:	add	ip, pc, #0, 12
    1c3c:	add	ip, ip, #94208	; 0x17000
    1c40:	ldr	pc, [ip, #576]!	; 0x240

00001c44 <waitpid@plt>:
    1c44:	add	ip, pc, #0, 12
    1c48:	add	ip, ip, #94208	; 0x17000
    1c4c:	ldr	pc, [ip, #568]!	; 0x238

00001c50 <strcpy@plt>:
    1c50:			; <UNDEFINED> instruction: 0xe7fd4778
    1c54:	add	ip, pc, #0, 12
    1c58:	add	ip, ip, #94208	; 0x17000
    1c5c:	ldr	pc, [ip, #556]!	; 0x22c

00001c60 <chroot@plt>:
    1c60:	add	ip, pc, #0, 12
    1c64:	add	ip, ip, #94208	; 0x17000
    1c68:	ldr	pc, [ip, #548]!	; 0x224

00001c6c <matchpathcon@plt>:
    1c6c:	add	ip, pc, #0, 12
    1c70:	add	ip, ip, #94208	; 0x17000
    1c74:	ldr	pc, [ip, #540]!	; 0x21c

00001c78 <open64@plt>:
    1c78:	add	ip, pc, #0, 12
    1c7c:	add	ip, ip, #94208	; 0x17000
    1c80:	ldr	pc, [ip, #532]!	; 0x214

00001c84 <malloc@plt>:
    1c84:	add	ip, pc, #0, 12
    1c88:	add	ip, ip, #94208	; 0x17000
    1c8c:	ldr	pc, [ip, #524]!	; 0x20c

00001c90 <__libc_start_main@plt>:
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #94208	; 0x17000
    1c98:	ldr	pc, [ip, #516]!	; 0x204

00001c9c <strerror@plt>:
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #94208	; 0x17000
    1ca4:	ldr	pc, [ip, #508]!	; 0x1fc

00001ca8 <strftime@plt>:
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #94208	; 0x17000
    1cb0:	ldr	pc, [ip, #500]!	; 0x1f4

00001cb4 <getprevcon@plt>:
    1cb4:	add	ip, pc, #0, 12
    1cb8:	add	ip, ip, #94208	; 0x17000
    1cbc:	ldr	pc, [ip, #492]!	; 0x1ec

00001cc0 <closelog@plt>:
    1cc0:	add	ip, pc, #0, 12
    1cc4:	add	ip, ip, #94208	; 0x17000
    1cc8:	ldr	pc, [ip, #484]!	; 0x1e4

00001ccc <__gmon_start__@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #94208	; 0x17000
    1cd4:	ldr	pc, [ip, #476]!	; 0x1dc

00001cd8 <rename@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #94208	; 0x17000
    1ce0:	ldr	pc, [ip, #468]!	; 0x1d4

00001ce4 <getopt_long@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #94208	; 0x17000
    1cec:	ldr	pc, [ip, #460]!	; 0x1cc

00001cf0 <kill@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #94208	; 0x17000
    1cf8:	ldr	pc, [ip, #452]!	; 0x1c4

00001cfc <__ctype_b_loc@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #94208	; 0x17000
    1d04:	ldr	pc, [ip, #444]!	; 0x1bc

00001d08 <getpid@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #94208	; 0x17000
    1d10:	ldr	pc, [ip, #436]!	; 0x1b4

00001d14 <exit@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #94208	; 0x17000
    1d1c:	ldr	pc, [ip, #428]!	; 0x1ac

00001d20 <putpwent@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #94208	; 0x17000
    1d28:	ldr	pc, [ip, #420]!	; 0x1a4

00001d2c <feof@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #94208	; 0x17000
    1d34:	ldr	pc, [ip, #412]!	; 0x19c

00001d38 <strtoul@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #94208	; 0x17000
    1d40:	ldr	pc, [ip, #404]!	; 0x194

00001d44 <strlen@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #94208	; 0x17000
    1d4c:	ldr	pc, [ip, #396]!	; 0x18c

00001d50 <strchr@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #94208	; 0x17000
    1d58:	ldr	pc, [ip, #388]!	; 0x184

00001d5c <fchown@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #94208	; 0x17000
    1d64:	ldr	pc, [ip, #380]!	; 0x17c

00001d68 <execve@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #94208	; 0x17000
    1d70:	ldr	pc, [ip, #372]!	; 0x174

00001d74 <setreuid@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #94208	; 0x17000
    1d7c:	ldr	pc, [ip, #364]!	; 0x16c

00001d80 <getpwnam_r@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #94208	; 0x17000
    1d88:	ldr	pc, [ip, #356]!	; 0x164

00001d8c <setfscreatecon@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #94208	; 0x17000
    1d94:	ldr	pc, [ip, #348]!	; 0x15c

00001d98 <setpwent@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #94208	; 0x17000
    1da0:	ldr	pc, [ip, #340]!	; 0x154

00001da4 <__open64_2@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #94208	; 0x17000
    1dac:	ldr	pc, [ip, #332]!	; 0x14c

00001db0 <__errno_location@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #94208	; 0x17000
    1db8:	ldr	pc, [ip, #324]!	; 0x144

00001dbc <snprintf@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #94208	; 0x17000
    1dc4:	ldr	pc, [ip, #316]!	; 0x13c

00001dc8 <__vasprintf_chk@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #94208	; 0x17000
    1dd0:	ldr	pc, [ip, #308]!	; 0x134

00001dd4 <getgid@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #94208	; 0x17000
    1ddc:	ldr	pc, [ip, #300]!	; 0x12c

00001de0 <memset@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #94208	; 0x17000
    1de8:	ldr	pc, [ip, #292]!	; 0x124

00001dec <strncpy@plt>:
    1dec:	add	ip, pc, #0, 12
    1df0:	add	ip, ip, #94208	; 0x17000
    1df4:	ldr	pc, [ip, #284]!	; 0x11c

00001df8 <gmtime@plt>:
    1df8:	add	ip, pc, #0, 12
    1dfc:	add	ip, ip, #94208	; 0x17000
    1e00:	ldr	pc, [ip, #276]!	; 0x114

00001e04 <__printf_chk@plt>:
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #94208	; 0x17000
    1e0c:	ldr	pc, [ip, #268]!	; 0x10c

00001e10 <security_getenforce@plt>:
    1e10:	add	ip, pc, #0, 12
    1e14:	add	ip, ip, #94208	; 0x17000
    1e18:	ldr	pc, [ip, #260]!	; 0x104

00001e1c <__fgets_chk@plt>:
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #94208	; 0x17000
    1e24:	ldr	pc, [ip, #252]!	; 0xfc

00001e28 <link@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #94208	; 0x17000
    1e30:	ldr	pc, [ip, #244]!	; 0xf4

00001e34 <write@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #94208	; 0x17000
    1e3c:	ldr	pc, [ip, #236]!	; 0xec

00001e40 <fileno@plt>:
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #94208	; 0x17000
    1e48:	ldr	pc, [ip, #228]!	; 0xe4

00001e4c <__fprintf_chk@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #94208	; 0x17000
    1e54:	ldr	pc, [ip, #220]!	; 0xdc

00001e58 <access@plt>:
    1e58:	add	ip, pc, #0, 12
    1e5c:	add	ip, ip, #94208	; 0x17000
    1e60:	ldr	pc, [ip, #212]!	; 0xd4

00001e64 <fclose@plt>:
    1e64:	add	ip, pc, #0, 12
    1e68:	add	ip, ip, #94208	; 0x17000
    1e6c:	ldr	pc, [ip, #204]!	; 0xcc

00001e70 <setregid@plt>:
    1e70:	add	ip, pc, #0, 12
    1e74:	add	ip, ip, #94208	; 0x17000
    1e78:	ldr	pc, [ip, #196]!	; 0xc4

00001e7c <fcntl64@plt>:
    1e7c:	add	ip, pc, #0, 12
    1e80:	add	ip, ip, #94208	; 0x17000
    1e84:	ldr	pc, [ip, #188]!	; 0xbc

00001e88 <__syslog_chk@plt>:
    1e88:	add	ip, pc, #0, 12
    1e8c:	add	ip, ip, #94208	; 0x17000
    1e90:	ldr	pc, [ip, #180]!	; 0xb4

00001e94 <setlocale@plt>:
    1e94:	add	ip, pc, #0, 12
    1e98:	add	ip, ip, #94208	; 0x17000
    1e9c:	ldr	pc, [ip, #172]!	; 0xac

00001ea0 <fork@plt>:
    1ea0:	add	ip, pc, #0, 12
    1ea4:	add	ip, ip, #94208	; 0x17000
    1ea8:	ldr	pc, [ip, #164]!	; 0xa4

00001eac <endpwent@plt>:
    1eac:	add	ip, pc, #0, 12
    1eb0:	add	ip, ip, #94208	; 0x17000
    1eb4:	ldr	pc, [ip, #156]!	; 0x9c

00001eb8 <ulckpwdf@plt>:
    1eb8:			; <UNDEFINED> instruction: 0xe7fd4778
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #94208	; 0x17000
    1ec4:	ldr	pc, [ip, #144]!	; 0x90

00001ec8 <strrchr@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #94208	; 0x17000
    1ed0:	ldr	pc, [ip, #136]!	; 0x88

00001ed4 <utime@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #94208	; 0x17000
    1edc:	ldr	pc, [ip, #128]!	; 0x80

00001ee0 <audit_log_user_avc_message@plt>:
    1ee0:	add	ip, pc, #0, 12
    1ee4:	add	ip, ip, #94208	; 0x17000
    1ee8:	ldr	pc, [ip, #120]!	; 0x78

00001eec <fputc@plt>:
    1eec:	add	ip, pc, #0, 12
    1ef0:	add	ip, ip, #94208	; 0x17000
    1ef4:	ldr	pc, [ip, #112]!	; 0x70

00001ef8 <setuid@plt>:
    1ef8:	add	ip, pc, #0, 12
    1efc:	add	ip, ip, #94208	; 0x17000
    1f00:	ldr	pc, [ip, #104]!	; 0x68

00001f04 <openlog@plt>:
    1f04:	add	ip, pc, #0, 12
    1f08:	add	ip, ip, #94208	; 0x17000
    1f0c:	ldr	pc, [ip, #96]!	; 0x60

00001f10 <putc@plt>:
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #94208	; 0x17000
    1f18:	ldr	pc, [ip, #88]!	; 0x58

00001f1c <fopen64@plt>:
    1f1c:	add	ip, pc, #0, 12
    1f20:	add	ip, ip, #94208	; 0x17000
    1f24:	ldr	pc, [ip, #80]!	; 0x50

00001f28 <qsort@plt>:
    1f28:	add	ip, pc, #0, 12
    1f2c:	add	ip, ip, #94208	; 0x17000
    1f30:	ldr	pc, [ip, #72]!	; 0x48

00001f34 <freecon@plt>:
    1f34:	add	ip, pc, #0, 12
    1f38:	add	ip, ip, #94208	; 0x17000
    1f3c:	ldr	pc, [ip, #64]!	; 0x40

00001f40 <bindtextdomain@plt>:
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #94208	; 0x17000
    1f48:	ldr	pc, [ip, #56]!	; 0x38

00001f4c <umask@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #94208	; 0x17000
    1f54:	ldr	pc, [ip, #48]!	; 0x30

00001f58 <fseek@plt>:
    1f58:	add	ip, pc, #0, 12
    1f5c:	add	ip, ip, #94208	; 0x17000
    1f60:	ldr	pc, [ip, #40]!	; 0x28

00001f64 <__xstat64@plt>:
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #94208	; 0x17000
    1f6c:	ldr	pc, [ip, #32]!

00001f70 <fputs@plt>:
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #94208	; 0x17000
    1f78:	ldr	pc, [ip, #24]!

00001f7c <strncmp@plt>:
    1f7c:	add	ip, pc, #0, 12
    1f80:	add	ip, ip, #94208	; 0x17000
    1f84:	ldr	pc, [ip, #16]!

00001f88 <abort@plt>:
    1f88:	add	ip, pc, #0, 12
    1f8c:	add	ip, ip, #94208	; 0x17000
    1f90:	ldr	pc, [ip, #8]!

00001f94 <getc@plt>:
    1f94:	add	ip, pc, #0, 12
    1f98:	add	ip, ip, #94208	; 0x17000
    1f9c:	ldr	pc, [ip, #0]!

00001fa0 <realpath@plt>:
    1fa0:	add	ip, pc, #0, 12
    1fa4:	add	ip, ip, #90112	; 0x16000
    1fa8:	ldr	pc, [ip, #4088]!	; 0xff8

00001fac <close@plt>:
    1fac:	add	ip, pc, #0, 12
    1fb0:	add	ip, ip, #90112	; 0x16000
    1fb4:	ldr	pc, [ip, #4080]!	; 0xff0

00001fb8 <__lxstat64@plt>:
    1fb8:	add	ip, pc, #0, 12
    1fbc:	add	ip, ip, #90112	; 0x16000
    1fc0:	ldr	pc, [ip, #4072]!	; 0xfe8

00001fc4 <putspent@plt>:
    1fc4:	add	ip, pc, #0, 12
    1fc8:	add	ip, ip, #90112	; 0x16000
    1fcc:	ldr	pc, [ip, #4064]!	; 0xfe0

00001fd0 <getgrnam@plt>:
    1fd0:	add	ip, pc, #0, 12
    1fd4:	add	ip, ip, #90112	; 0x16000
    1fd8:	ldr	pc, [ip, #4056]!	; 0xfd8

00001fdc <__snprintf_chk@plt>:
    1fdc:	add	ip, pc, #0, 12
    1fe0:	add	ip, ip, #90112	; 0x16000
    1fe4:	ldr	pc, [ip, #4048]!	; 0xfd0

00001fe8 <strspn@plt>:
    1fe8:	add	ip, pc, #0, 12
    1fec:	add	ip, ip, #90112	; 0x16000
    1ff0:	ldr	pc, [ip, #4040]!	; 0xfc8

00001ff4 <__assert_fail@plt>:
    1ff4:	add	ip, pc, #0, 12
    1ff8:	add	ip, ip, #90112	; 0x16000
    1ffc:	ldr	pc, [ip, #4032]!	; 0xfc0

00002000 <fchmod@plt>:
    2000:	add	ip, pc, #0, 12
    2004:	add	ip, ip, #90112	; 0x16000
    2008:	ldr	pc, [ip, #4024]!	; 0xfb8

Disassembly of section .text:

0000200c <.text>:
    200c:	svcmi	0x00f0e92d
    2010:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    2014:	strmi	r8, [r4], -r2, lsl #22
    2018:	mcrrhi	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    201c:	mcrrvs	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    2020:			; <UNDEFINED> instruction: 0xf8df44f8
    2024:	addlt	sl, r7, ip, asr #24
    2028:			; <UNDEFINED> instruction: 0xf001447e
    202c:	stmdavs	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    2030:	stc2	0, cr15, [lr], {1}
    2034:	ldccc	8, cr15, [ip], #-892	; 0xfffffc84
    2038:	ldcne	8, cr15, [ip], #-892	; 0xfffffc84
    203c:			; <UNDEFINED> instruction: 0xf8df44fa
    2040:			; <UNDEFINED> instruction: 0xf8589c3c
    2044:	ldrbtmi	r3, [r9], #-3
    2048:			; <UNDEFINED> instruction: 0xf8df44f9
    204c:	movwls	fp, #19508	; 0x4c34
    2050:			; <UNDEFINED> instruction: 0x460244fb
    2054:	andsvs	r2, sl, r6
    2058:	svc	0x001cf7ff
    205c:	stcne	8, cr15, [r4], #-892	; 0xfffffc84
    2060:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2064:	svc	0x006cf7ff
    2068:			; <UNDEFINED> instruction: 0xf7ff4630
    206c:			; <UNDEFINED> instruction: 0xf8dfedb6
    2070:			; <UNDEFINED> instruction: 0x462a0c18
    2074:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    2078:	ldcvs	8, cr15, [r0], {223}	; 0xdf
    207c:			; <UNDEFINED> instruction: 0xff52f001
    2080:	cmneq	r8, #-2147483646	; 0x80000002	; <UNPREDICTABLE>
    2084:	mcr	4, 0, r4, cr8, cr14, {3}
    2088:			; <UNDEFINED> instruction: 0xf7ff3a10
    208c:	subscs	lr, r0, #36, 26	; 0x900
    2090:	blx	fec0a49c <fchmod@plt+0xfec0849c>
    2094:			; <UNDEFINED> instruction: 0xf8dff380
    2098:	ldmdbeq	fp, {r3, r4, r5, r6, r7, r8, r9, fp}^
    209c:	subscc	pc, ip, r6, lsl #17
    20a0:	cmneq	r0, #1073741826	; 0x40000002	; <UNPREDICTABLE>
    20a4:			; <UNDEFINED> instruction: 0xf8df4478
    20a8:	vmls.f64	d6, d24, d28
    20ac:			; <UNDEFINED> instruction: 0xf7ff3a90
    20b0:	ldrbtmi	lr, [lr], #-3882	; 0xfffff0d6
    20b4:	ldrbmi	r2, [fp], -r0, lsl #2
    20b8:	ldrtmi	r9, [r2], -r0, lsl #2
    20bc:	strtmi	r4, [r0], -r9, lsr #12
    20c0:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    20c4:			; <UNDEFINED> instruction: 0xf0001c43
    20c8:	ldmdacc	r2, {r5, r8, pc}^
    20cc:	vadd.i8	d2, d0, d22
    20d0:	movwge	r8, #9130	; 0x23aa
    20d4:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    20d8:			; <UNDEFINED> instruction: 0x47184413
    20dc:			; <UNDEFINED> instruction: 0xffffffd9
    20e0:	andeq	r0, r0, r1, lsr #4
    20e4:	andeq	r0, r0, fp, asr #14
    20e8:	andeq	r0, r0, fp, asr #14
    20ec:	andeq	r0, r0, fp, asr #14
    20f0:	andeq	r0, r0, fp, asr #14
    20f4:	andeq	r0, r0, fp, asr #14
    20f8:	andeq	r0, r0, fp, asr #14
    20fc:	andeq	r0, r0, fp, asr #14
    2100:	andeq	r0, r0, fp, asr #14
    2104:	andeq	r0, r0, fp, asr #14
    2108:	andeq	r0, r0, fp, asr #14
    210c:	andeq	r0, r0, fp, asr #14
    2110:	andeq	r0, r0, fp, asr #14
    2114:	andeq	r0, r0, fp, asr #14
    2118:	andeq	r0, r0, r3, lsl r2
    211c:	andeq	r0, r0, fp, asr #14
    2120:	andeq	r0, r0, fp, asr #14
    2124:	andeq	r0, r0, r1, lsl #4
    2128:	andeq	r0, r0, pc, ror #3
    212c:	andeq	r0, r0, fp, asr #14
    2130:	andeq	r0, r0, fp, asr #14
    2134:	andeq	r0, r0, r1, asr r7
    2138:			; <UNDEFINED> instruction: 0x000001b9
    213c:	andeq	r0, r0, fp, asr #14
    2140:	andeq	r0, r0, fp, lsr #3
    2144:	muleq	r0, r9, r1
    2148:	andeq	r0, r0, fp, asr #14
    214c:	andeq	r0, r0, r3, ror #2
    2150:	andeq	r0, r0, fp, asr #14
    2154:	andeq	r0, r0, fp, asr #14
    2158:	andeq	r0, r0, r5, asr r1
    215c:	andeq	r0, r0, fp, lsl #2
    2160:	andeq	r0, r0, fp, asr #14
    2164:	andeq	r0, r0, fp, asr #14
    2168:	strdeq	r0, [r0], -r9
    216c:	andeq	r0, r0, fp, asr #14
    2170:	andeq	r0, r0, fp, asr #1
    2174:	muleq	r0, sp, r0
    2178:	blcc	7404fc <fchmod@plt+0x73e4fc>
    217c:	bne	43d9e4 <fchmod@plt+0x43b9e4>
    2180:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2184:			; <UNDEFINED> instruction: 0xf0026838
    2188:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    218c:	cmnhi	sl, #0	; <UNPREDICTABLE>
    2190:	ldrsbtcc	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
    2194:	vsubw.s8	<illegal reg q9.5>, q0, d1
    2198:	movwcs	r8, #4981	; 0x1375
    219c:	rsbscc	pc, ip, sl, lsl #17
    21a0:	subscc	pc, lr, sl, lsl #17
    21a4:			; <UNDEFINED> instruction: 0xf8dfe786
    21a8:			; <UNDEFINED> instruction: 0xee183af0
    21ac:			; <UNDEFINED> instruction: 0xf8581a90
    21b0:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    21b4:			; <UNDEFINED> instruction: 0xf926f002
    21b8:			; <UNDEFINED> instruction: 0xf0002800
    21bc:			; <UNDEFINED> instruction: 0xf8d9836a
    21c0:	movwcc	r3, #4208	; 0x1070
    21c4:	msrhi	SPSR_sc, #192, 4
    21c8:			; <UNDEFINED> instruction: 0xf8892301
    21cc:			; <UNDEFINED> instruction: 0xf8893074
    21d0:			; <UNDEFINED> instruction: 0xe76f305e
    21d4:	bcc	ff140558 <fchmod@plt+0xff13e558>
    21d8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    21dc:	subscs	pc, r5, r3, lsl #17
    21e0:	subscs	pc, lr, r3, lsl #17
    21e4:			; <UNDEFINED> instruction: 0xf8dfe766
    21e8:			; <UNDEFINED> instruction: 0xf8df3ab0
    21ec:			; <UNDEFINED> instruction: 0xf8581ab4
    21f0:	ldrbtmi	r7, [r9], #-3
    21f4:			; <UNDEFINED> instruction: 0xf7ff6838
    21f8:	stmdacs	r0, {r3, r4, r5, sl, fp, sp, lr, pc}
    21fc:	svcge	0x005af43f
    2200:	bcc	fe840584 <fchmod@plt+0xfe83e584>
    2204:			; <UNDEFINED> instruction: 0xf8df2205
    2208:	andcs	r1, r0, r0, lsr #21
    220c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2210:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    2214:	stc	7, cr15, [r4], #1020	; 0x3fc
    2218:	tstcs	r1, ip, lsr r8
    221c:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    2220:	strmi	r9, [r2], -r0, lsl #8
    2224:			; <UNDEFINED> instruction: 0xf7ff4628
    2228:	andcs	lr, r6, r2, lsl lr
    222c:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    2230:	bcc	1e405b4 <fchmod@plt+0x1e3e5b4>
    2234:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2238:	rsbcs	pc, sp, r3, lsl #17
    223c:			; <UNDEFINED> instruction: 0xf8dfe73a
    2240:			; <UNDEFINED> instruction: 0xf8df3a58
    2244:			; <UNDEFINED> instruction: 0xf8582a6c
    2248:	ldrbtmi	r7, [sl], #-3
    224c:	msreq	SPSR_f, r2, lsl #2
    2250:	ldmdavs	r8!, {r0, r1, r9, ip, pc}
    2254:			; <UNDEFINED> instruction: 0xf8d6f002
    2258:			; <UNDEFINED> instruction: 0xf0002800
    225c:	bls	e2da0 <fchmod@plt+0xe0da0>
    2260:	movwcc	r6, #7827	; 0x1e93
    2264:	sbchi	pc, sl, #192, 4
    2268:			; <UNDEFINED> instruction: 0xf8822301
    226c:			; <UNDEFINED> instruction: 0xf882306c
    2270:			; <UNDEFINED> instruction: 0xe71f305e
    2274:	bcc	f405f8 <fchmod@plt+0xf3e5f8>
    2278:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    227c:	subscs	pc, r6, r3, lsl #17
    2280:	subscs	pc, lr, r3, lsl #17
    2284:			; <UNDEFINED> instruction: 0xf8dfe716
    2288:	andcs	r3, r1, #48, 20	; 0x30000
    228c:			; <UNDEFINED> instruction: 0xf883447b
    2290:	str	r2, [pc, -r5, rrx]
    2294:	bcc	40618 <fchmod@plt+0x3e618>
    2298:	bcs	84061c <fchmod@plt+0x83e61c>
    229c:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    22a0:			; <UNDEFINED> instruction: 0xf102447a
    22a4:	andls	r0, r3, #96, 2
    22a8:			; <UNDEFINED> instruction: 0xf0026838
    22ac:	stmdacs	r0, {r0, r1, r3, r5, r7, fp, ip, sp, lr, pc}
    22b0:	rscshi	pc, r6, #0
    22b4:	vnmlsvs.f32	s18, s6, s6
    22b8:	vsubw.s8	<illegal reg q9.5>, q0, d1
    22bc:	movwcs	r8, #4849	; 0x12f1
    22c0:	rsbcc	pc, r4, r2, lsl #17
    22c4:	subscc	pc, lr, r2, lsl #17
    22c8:			; <UNDEFINED> instruction: 0xf8dfe6f4
    22cc:	andcs	r3, r1, #244, 18	; 0x3d0000
    22d0:			; <UNDEFINED> instruction: 0xf883447b
    22d4:			; <UNDEFINED> instruction: 0xf883205f
    22d8:	usat	r2, #11, lr, asr #0
    22dc:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    22e0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    22e4:	subscs	pc, r4, r3, lsl #17
    22e8:	subscs	pc, lr, r3, lsl #17
    22ec:			; <UNDEFINED> instruction: 0xf8dfe6e2
    22f0:	andcs	r3, r1, #216, 18	; 0x360000
    22f4:			; <UNDEFINED> instruction: 0xf883447b
    22f8:			; <UNDEFINED> instruction: 0xe6db205d
    22fc:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2300:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2304:	rsbcs	pc, lr, r3, lsl #17
    2308:			; <UNDEFINED> instruction: 0xf001e6d4
    230c:			; <UNDEFINED> instruction: 0x4606fcf7
    2310:			; <UNDEFINED> instruction: 0xf0002800
    2314:	stmdavs	r0, {r0, r1, r4, r5, sl, pc}
    2318:			; <UNDEFINED> instruction: 0xf866f002
    231c:	ldmibcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2320:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2324:			; <UNDEFINED> instruction: 0xf8c2447a
    2328:			; <UNDEFINED> instruction: 0xf8580080
    232c:	ldmdavs	sl, {r0, r1, ip, sp}
    2330:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2334:			; <UNDEFINED> instruction: 0xf10242a2
    2338:	ldrbtmi	r0, [fp], #-257	; 0xfffffeff
    233c:			; <UNDEFINED> instruction: 0xf855bfb8
    2340:	adcmi	r0, r1, #34	; 0x22
    2344:	vshl.s64	d22, d8, #0
    2348:			; <UNDEFINED> instruction: 0xf8938416
    234c:			; <UNDEFINED> instruction: 0xf893505d
    2350:	bllt	feb464d0 <fchmod@plt+0xfeb444d0>
    2354:	blle	92de4 <fchmod@plt+0x90de4>
    2358:			; <UNDEFINED> instruction: 0xf0402900
    235c:			; <UNDEFINED> instruction: 0xf8df840c
    2360:	ldrbtmi	r3, [fp], #-2428	; 0xfffff684
    2364:	mlscs	lr, r3, r8, pc	; <UNPREDICTABLE>
    2368:			; <UNDEFINED> instruction: 0xf0002a00
    236c:			; <UNDEFINED> instruction: 0xf89380bb
    2370:	blcs	e50c <fchmod@plt+0xc50c>
    2374:	mvnshi	pc, #64	; 0x40
    2378:			; <UNDEFINED> instruction: 0xf0402900
    237c:			; <UNDEFINED> instruction: 0xf00183fc
    2380:	strmi	pc, [r4], -sp, asr #29
    2384:			; <UNDEFINED> instruction: 0xf0002800
    2388:			; <UNDEFINED> instruction: 0xf8df829c
    238c:	ldrbtmi	r5, [sp], #-2388	; 0xfffff6ac
    2390:			; <UNDEFINED> instruction: 0x305cf895
    2394:			; <UNDEFINED> instruction: 0xf0402b00
    2398:	stmiavs	r5!, {r1, r2, r9, pc}
    239c:	bl	fe6c03a0 <fchmod@plt+0xfe6be3a0>
    23a0:			; <UNDEFINED> instruction: 0xf0404285
    23a4:			; <UNDEFINED> instruction: 0xf8df841c
    23a8:	ldrbtmi	r5, [sp], #-2364	; 0xfffff6c4
    23ac:	mlsvs	lr, r5, r8, pc	; <UNPREDICTABLE>
    23b0:			; <UNDEFINED> instruction: 0x4620b33e
    23b4:			; <UNDEFINED> instruction: 0xf0001d21
    23b8:	andcs	pc, r0, r9, asr pc	; <UNPREDICTABLE>
    23bc:	stc	7, cr15, [sl], #1020	; 0x3fc
    23c0:			; <UNDEFINED> instruction: 0xf0402900
    23c4:			; <UNDEFINED> instruction: 0xf89383d8
    23c8:	stmdbcs	r1, {r1, r2, r3, r5, r6, ip}
    23cc:	bicshi	pc, r3, #64	; 0x40
    23d0:	vsubl.s8	q10, d16, d18
    23d4:			; <UNDEFINED> instruction: 0xf89383d0
    23d8:	blcs	e550 <fchmod@plt+0xc550>
    23dc:	addhi	pc, pc, r0
    23e0:	ldcl	7, cr15, [sl], {255}	; 0xff
    23e4:	tstcc	r4, r2
    23e8:			; <UNDEFINED> instruction: 0xff40f000
    23ec:	bl	fefc03f0 <fchmod@plt+0xfefbe3f0>
    23f0:	stmdacs	r0, {r0, r9, sl, lr}
    23f4:			; <UNDEFINED> instruction: 0x4604d1f7
    23f8:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    23fc:			; <UNDEFINED> instruction: 0xf7ff4620
    2400:			; <UNDEFINED> instruction: 0xf001ec8a
    2404:			; <UNDEFINED> instruction: 0xf895fd21
    2408:	stccs	0, cr4, [r0], {94}	; 0x5e
    240c:	addhi	pc, fp, r0
    2410:			; <UNDEFINED> instruction: 0xf7ff4630
    2414:	stmdacs	r0, {r1, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    2418:	rscshi	pc, r8, #64	; 0x40
    241c:	ldc2l	0, cr15, [r8, #-8]
    2420:			; <UNDEFINED> instruction: 0xf0002800
    2424:			; <UNDEFINED> instruction: 0xf8df81d9
    2428:			; <UNDEFINED> instruction: 0xf8df48c0
    242c:			; <UNDEFINED> instruction: 0xf8df68c0
    2430:	ldrbtmi	r7, [ip], #-2240	; 0xfffff740
    2434:	ldrbtmi	r4, [pc], #-1150	; 243c <fchmod@plt+0x43c>
    2438:	stc2l	0, cr15, [r4, #-8]
    243c:			; <UNDEFINED> instruction: 0xf7ff4621
    2440:	stmdacs	r0, {r2, r4, r8, r9, fp, sp, lr, pc}
    2444:			; <UNDEFINED> instruction: 0xf002d179
    2448:	stmdacs	r0, {r0, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    244c:	mvnshi	pc, r0
    2450:			; <UNDEFINED> instruction: 0xf04f2042
    2454:			; <UNDEFINED> instruction: 0xf8860901
    2458:			; <UNDEFINED> instruction: 0xf0029001
    245c:			; <UNDEFINED> instruction: 0x4605fd51
    2460:	cmnle	ip, r0, lsl #16
    2464:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2468:			; <UNDEFINED> instruction: 0xf8df2205
    246c:			; <UNDEFINED> instruction: 0xf8581888
    2470:	ldrbtmi	r3, [r9], #-3
    2474:			; <UNDEFINED> instruction: 0xf7ff681c
    2478:	blls	13d250 <fchmod@plt+0x13b250>
    247c:	movwls	r6, #18459	; 0x481b
    2480:			; <UNDEFINED> instruction: 0xf0029003
    2484:	bls	101908 <fchmod@plt+0xff908>
    2488:	strmi	r9, [r1], -r4, lsl #22
    248c:	tstls	r0, r0, lsr #12
    2490:			; <UNDEFINED> instruction: 0xf7ff4649
    2494:			; <UNDEFINED> instruction: 0x4629ecdc
    2498:			; <UNDEFINED> instruction: 0xf7ff2006
    249c:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    24a0:	cmphi	pc, #0	; <UNPREDICTABLE>
    24a4:	bl	1bc04a8 <fchmod@plt+0x1bbe4a8>
    24a8:	stmdacs	r0, {r2, r9, sl, lr}
    24ac:	cmphi	r9, #0	; <UNPREDICTABLE>
    24b0:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    24b4:	ldrbtmi	r2, [r9], #-6
    24b8:	stcl	7, cr15, [ip], #1020	; 0x3fc
    24bc:	stc2	0, cr15, [r2, #-8]
    24c0:	ldmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24c4:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
    24c8:	andcs	r4, r4, r3, lsl #12
    24cc:	ldcl	7, cr15, [ip], {255}	; 0xff
    24d0:	andcs	r4, r6, r1, lsr #12
    24d4:	ldcl	7, cr15, [lr], {255}	; 0xff
    24d8:			; <UNDEFINED> instruction: 0xf7ff4620
    24dc:	andcs	lr, r3, sl, lsl #22
    24e0:	stc2l	0, cr15, [ip]
    24e4:			; <UNDEFINED> instruction: 0xf43f2900
    24e8:			; <UNDEFINED> instruction: 0xf893af4a
    24ec:	bcs	a688 <fchmod@plt+0x8688>
    24f0:	movthi	pc, #4160	; 0x1040	; <UNPREDICTABLE>
    24f4:			; <UNDEFINED> instruction: 0x305cf893
    24f8:			; <UNDEFINED> instruction: 0xf47f2b00
    24fc:			; <UNDEFINED> instruction: 0xf8dfaf40
    2500:	andcs	r3, r5, #164, 14	; 0x2900000
    2504:	ubfxne	pc, pc, #17, #25
    2508:			; <UNDEFINED> instruction: 0xf8582000
    250c:	ldrbtmi	r3, [r9], #-3
    2510:			; <UNDEFINED> instruction: 0xf7ff681c
    2514:	blls	13d1b4 <fchmod@plt+0x13b1b4>
    2518:	ldmdavs	fp, {r0, r8, sp}
    251c:	strtmi	r4, [r0], -r2, lsl #12
    2520:	ldc	7, cr15, [r4], {255}	; 0xff
    2524:	stfvsd	f6, [r8, #908]!	; 0x38c
    2528:	mlscs	r5, r5, r8, pc	; <UNPREDICTABLE>
    252c:	mlsne	sp, r5, r8, pc	; <UNPREDICTABLE>
    2530:	blx	fff3e53e <fchmod@plt+0xfff3c53e>
    2534:			; <UNDEFINED> instruction: 0xf7ff4620
    2538:	smlattcs	r0, lr, fp, lr
    253c:			; <UNDEFINED> instruction: 0xf7ff4620
    2540:	stmdacs	r0, {r2, r3, r7, sl, fp, sp, lr, pc}
    2544:	svcge	0x007ff47f
    2548:	ldc2l	0, cr15, [r4], {2}
    254c:			; <UNDEFINED> instruction: 0xf0402800
    2550:			; <UNDEFINED> instruction: 0xf8df8292
    2554:	ldrbtmi	r0, [r8], #-1968	; 0xfffff850
    2558:	stc2	0, cr15, [ip], #8
    255c:	ldcvs	7, cr14, [r0, #432]!	; 0x1b0
    2560:	ldc2l	0, cr15, [r6], {2}
    2564:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2568:	addhi	pc, r2, r0
    256c:			; <UNDEFINED> instruction: 0xf0024628
    2570:			; <UNDEFINED> instruction: 0x4604fd1b
    2574:			; <UNDEFINED> instruction: 0xf0002800
    2578:	stmdavs	r0, {r0, r2, r4, r5, r6, r9, pc}^
    257c:			; <UNDEFINED> instruction: 0xff02f000
    2580:			; <UNDEFINED> instruction: 0x3784f8df
    2584:			; <UNDEFINED> instruction: 0xf893447b
    2588:	rsbvs	r2, r0, ip, ror r0
    258c:	svcvs	0x009bb10a
    2590:			; <UNDEFINED> instruction: 0xf8df6123
    2594:	ldrbtmi	r3, [fp], #-1912	; 0xfffff888
    2598:	mlscs	ip, r3, r8, pc	; <UNPREDICTABLE>
    259c:	cosvse	f3, #2.0
    25a0:			; <UNDEFINED> instruction: 0xf8df60e3
    25a4:	ldrbtmi	r3, [fp], #-1900	; 0xfffff894
    25a8:			; <UNDEFINED> instruction: 0x2074f893
    25ac:	svcvs	0x001bb10a
    25b0:			; <UNDEFINED> instruction: 0xf8df6163
    25b4:	ldrbtmi	r3, [fp], #-1888	; 0xfffff8a0
    25b8:	mlscs	r4, r3, r8, pc	; <UNPREDICTABLE>
    25bc:	mnfvse	f3, #2.0
    25c0:			; <UNDEFINED> instruction: 0xf8df61a3
    25c4:	ldrbtmi	r3, [fp], #-1876	; 0xfffff8ac
    25c8:			; <UNDEFINED> instruction: 0x305ff893
    25cc:	movwcs	fp, #267	; 0x10b
    25d0:	strtmi	r6, [r0], -r3, lsr #1
    25d4:	stc2	0, cr15, [r4], #8
    25d8:			; <UNDEFINED> instruction: 0xf0002800
    25dc:			; <UNDEFINED> instruction: 0xf00281ec
    25e0:			; <UNDEFINED> instruction: 0x4604fcbb
    25e4:			; <UNDEFINED> instruction: 0xf0002800
    25e8:			; <UNDEFINED> instruction: 0xf00281b8
    25ec:			; <UNDEFINED> instruction: 0x4604fcbb
    25f0:	cmple	r6, r0, lsl #16
    25f4:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    25f8:			; <UNDEFINED> instruction: 0xf8df2205
    25fc:			; <UNDEFINED> instruction: 0xf8581720
    2600:	ldrbtmi	r3, [r9], #-3
    2604:			; <UNDEFINED> instruction: 0xf7ff681d
    2608:	blls	13d0c0 <fchmod@plt+0x13b0c0>
    260c:	movwls	r6, #22555	; 0x581b
    2610:			; <UNDEFINED> instruction: 0xf0029003
    2614:	bls	101778 <fchmod@plt+0xff778>
    2618:	strmi	r9, [r1], -r5, lsl #22
    261c:	tstls	r0, r8, lsr #12
    2620:			; <UNDEFINED> instruction: 0xf7ff2101
    2624:			; <UNDEFINED> instruction: 0x4621ec14
    2628:			; <UNDEFINED> instruction: 0xf7ff2006
    262c:	stmdacs	r0, {r2, r4, r5, sl, fp, sp, lr, pc}
    2630:	teqhi	ip, r0	; <UNPREDICTABLE>
    2634:	b	fe9c0638 <fchmod@plt+0xfe9be638>
    2638:	stmdacs	r0, {r2, r9, sl, lr}
    263c:	teqhi	r6, r0	; <UNPREDICTABLE>
    2640:			; <UNDEFINED> instruction: 0x16dcf8df
    2644:	ldrbtmi	r2, [r9], #-6
    2648:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    264c:	ldc2	0, cr15, [sl], #-8
    2650:			; <UNDEFINED> instruction: 0x26d0f8df
    2654:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2658:	andcs	r4, r3, r3, lsl #12
    265c:	ldc	7, cr15, [r4], {255}	; 0xff
    2660:	andcs	r4, r6, r1, lsr #12
    2664:	ldc	7, cr15, [r6], {255}	; 0xff
    2668:			; <UNDEFINED> instruction: 0xf7ff4620
    266c:	and	lr, r8, r2, asr #20
    2670:	ldc2l	0, cr15, [r2], #-8
    2674:	cdp2	0, 13, cr15, cr12, cr0, {0}
    2678:	ldc2l	0, cr15, [r4], #-8
    267c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2680:			; <UNDEFINED> instruction: 0xf8dfd04f
    2684:	andcs	r3, r0, #164, 12	; 0xa400000
    2688:	subsvc	r4, sl, fp, ror r4
    268c:			; <UNDEFINED> instruction: 0x069cf8df
    2690:			; <UNDEFINED> instruction: 0xf0014478
    2694:			; <UNDEFINED> instruction: 0xf8dffeed
    2698:	ldrbtmi	r0, [r8], #-1688	; 0xfffff968
    269c:	cdp2	0, 14, cr15, cr8, cr1, {0}
    26a0:			; <UNDEFINED> instruction: 0xf0012003
    26a4:	smlabbcs	r0, sp, pc, pc	; <UNPREDICTABLE>
    26a8:			; <UNDEFINED> instruction: 0xf7ff2006
    26ac:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    26b0:	addshi	pc, r5, r0
    26b4:	b	19c06b8 <fchmod@plt+0x19be6b8>
    26b8:			; <UNDEFINED> instruction: 0x2678f8df
    26bc:	cfldrsvs	mvf4, [r3, #488]	; 0x1e8
    26c0:	ldrdpl	pc, [r0], r2
    26c4:	strmi	r9, [r4], -r3, lsl #6
    26c8:			; <UNDEFINED> instruction: 0xf0002800
    26cc:			; <UNDEFINED> instruction: 0xf8df8088
    26d0:	andcs	r1, r6, r8, ror #12
    26d4:			; <UNDEFINED> instruction: 0xf7ff4479
    26d8:			; <UNDEFINED> instruction: 0xf8dfebde
    26dc:	blls	cc064 <fchmod@plt+0xca064>
    26e0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    26e4:	strls	r2, [r0, #-6]
    26e8:	bl	ff3c06ec <fchmod@plt+0xff3be6ec>
    26ec:	andcs	r4, r6, r1, lsr #12
    26f0:	bl	ff4406f4 <fchmod@plt+0xff43e6f4>
    26f4:			; <UNDEFINED> instruction: 0xf7ff4620
    26f8:			; <UNDEFINED> instruction: 0xf7ffe9fc
    26fc:			; <UNDEFINED> instruction: 0xf8dfeae2
    2700:	ldrbtmi	r3, [fp], #-1600	; 0xfffff9c0
    2704:	mlseq	sp, r3, r8, pc	; <UNPREDICTABLE>
    2708:			; <UNDEFINED> instruction: 0xf893b920
    270c:	blcs	e88c <fchmod@plt+0xc88c>
    2710:	addhi	pc, pc, r0, asr #32
    2714:	andlt	r2, r7, r0
    2718:	blhi	bda14 <fchmod@plt+0xbba14>
    271c:	svchi	0x00f0e8bd
    2720:			; <UNDEFINED> instruction: 0xf8df464d
    2724:	andcs	r3, r5, #128, 10	; 0x20000000
    2728:	andcs	r4, r0, r9, lsr r6
    272c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2730:	ldrdls	pc, [r0], -r3
    2734:	b	540738 <fchmod@plt+0x53e738>
    2738:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    273c:	andls	r9, r3, r5, lsl #6
    2740:	blx	ff03e752 <fchmod@plt+0xff03c752>
    2744:	blls	168f58 <fchmod@plt+0x166f58>
    2748:	strbmi	r4, [r8], -r1, lsl #12
    274c:	mrscs	r9, (UNDEF: 17)
    2750:	bl	1f40754 <fchmod@plt+0x1f3e754>
    2754:	andcs	r2, r6, r0, lsl #2
    2758:	bl	fe74075c <fchmod@plt+0xfe73e75c>
    275c:			; <UNDEFINED> instruction: 0xf7ffb388
    2760:	pkhbtmi	lr, r1, r2, lsl #20
    2764:			; <UNDEFINED> instruction: 0xf8dfb368
    2768:	ldrdcs	r1, [r6], -ip
    276c:			; <UNDEFINED> instruction: 0xf7ff4479
    2770:			; <UNDEFINED> instruction: 0xf002eb92
    2774:			; <UNDEFINED> instruction: 0xf8dffba7
    2778:	ldrdcs	r2, [r1, -r0]
    277c:			; <UNDEFINED> instruction: 0x4603447a
    2780:			; <UNDEFINED> instruction: 0xf7ff2003
    2784:	strbmi	lr, [r9], -r2, lsl #23
    2788:			; <UNDEFINED> instruction: 0xf7ff2006
    278c:	strbmi	lr, [r8], -r4, lsl #23
    2790:	stmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2794:	ldrcc	pc, [r4, #2271]!	; 0x8df
    2798:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    279c:	stccs	0, cr7, [r0, #-360]	; 0xfffffe98
    27a0:	mrcge	4, 6, APSR_nzcv, cr7, cr15, {3}
    27a4:			; <UNDEFINED> instruction: 0xf8dfe772
    27a8:	ldrbtmi	r0, [r8], #-1448	; 0xfffffa58
    27ac:	blx	133e7bc <fchmod@plt+0x133c7bc>
    27b0:			; <UNDEFINED> instruction: 0xf0402800
    27b4:			; <UNDEFINED> instruction: 0xf895809f
    27b8:	blcs	e930 <fchmod@plt+0xc930>
    27bc:	cfldrdge	mvd15, [r3, #508]!	; 0x1fc
    27c0:			; <UNDEFINED> instruction: 0xf002e5eb
    27c4:			; <UNDEFINED> instruction: 0xf8dffb7f
    27c8:	smlabbcs	r1, ip, r5, r2
    27cc:			; <UNDEFINED> instruction: 0x4603447a
    27d0:			; <UNDEFINED> instruction: 0xf7ff2003
    27d4:			; <UNDEFINED> instruction: 0xe7ddeb5a
    27d8:	cdp2	0, 2, cr15, cr10, cr0, {0}
    27dc:			; <UNDEFINED> instruction: 0xf8dfe756
    27e0:	tstcs	r1, r8, ror r5
    27e4:	ldrbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    27e8:	ldrbtmi	r2, [fp], #-6
    27ec:			; <UNDEFINED> instruction: 0xf8d3447a
    27f0:	ldcvs	0, cr4, [fp, #512]	; 0x200
    27f4:			; <UNDEFINED> instruction: 0xf7ff9400
    27f8:	ldrb	lr, [lr, -r8, asr #22]!
    27fc:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2800:			; <UNDEFINED> instruction: 0xf8df2205
    2804:	ldrbtmi	r3, [r9], #-1184	; 0xfffffb60
    2808:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    280c:	ldmdavs	sp, {sp}
    2810:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2814:	tstcs	r1, ip, lsr r8
    2818:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    281c:	strmi	r9, [r2], -r0, lsl #8
    2820:			; <UNDEFINED> instruction: 0xf7ff4628
    2824:	andcs	lr, r6, r4, lsl fp
    2828:	blx	1dbe832 <fchmod@plt+0x1dbc832>
    282c:			; <UNDEFINED> instruction: 0xf0002000
    2830:			; <UNDEFINED> instruction: 0xf8dffb73
    2834:	andcs	r1, r5, #48, 10	; 0xc000000
    2838:			; <UNDEFINED> instruction: 0xf7ff4479
    283c:	blls	13ce8c <fchmod@plt+0x13ae8c>
    2840:			; <UNDEFINED> instruction: 0x4601681a
    2844:			; <UNDEFINED> instruction: 0xf7ff2001
    2848:			; <UNDEFINED> instruction: 0xe763eade
    284c:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2850:			; <UNDEFINED> instruction: 0xf8df2205
    2854:			; <UNDEFINED> instruction: 0xf8581514
    2858:	ldrbtmi	r3, [r9], #-3
    285c:			; <UNDEFINED> instruction: 0xf7ff681c
    2860:	blls	13ce68 <fchmod@plt+0x13ae68>
    2864:	movwls	r6, #18459	; 0x481b
    2868:			; <UNDEFINED> instruction: 0xf0029003
    286c:	bls	101520 <fchmod@plt+0xff520>
    2870:	strmi	r9, [r1], -r4, lsl #22
    2874:	tstls	r0, r0, lsr #12
    2878:			; <UNDEFINED> instruction: 0xf7ff2101
    287c:	andcs	lr, r5, r8, ror #21
    2880:	b	1240884 <fchmod@plt+0x123e884>
    2884:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2888:			; <UNDEFINED> instruction: 0xf8df2205
    288c:	ldrbtmi	r3, [r9], #-1048	; 0xfffffbe8
    2890:			; <UNDEFINED> instruction: 0xf8dfe7ba
    2894:	andcs	r1, r5, #220, 8	; 0xdc000000
    2898:	strcc	pc, [r8], #-2271	; 0xfffff721
    289c:			; <UNDEFINED> instruction: 0xe7b34479
    28a0:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    28a4:	blmi	fffcb0c0 <fchmod@plt+0xfffc90c0>
    28a8:			; <UNDEFINED> instruction: 0xe7ad4479
    28ac:	blx	2be8be <fchmod@plt+0x2bc8be>
    28b0:	strbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    28b4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    28b8:	andcs	r4, r3, r3, lsl #12
    28bc:	b	ff9408c0 <fchmod@plt+0xff93e8c0>
    28c0:	blmi	ffe3c444 <fchmod@plt+0xffe3a444>
    28c4:			; <UNDEFINED> instruction: 0xf8df2205
    28c8:			; <UNDEFINED> instruction: 0xf8df14b4
    28cc:			; <UNDEFINED> instruction: 0xf85844b4
    28d0:	ldrbtmi	r3, [r9], #-3
    28d4:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    28d8:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28dc:	blls	1140ec <fchmod@plt+0x1120ec>
    28e0:	stcvs	6, cr4, [r4, #160]!	; 0xa0
    28e4:	ldmdavs	fp, {r0, r8, sp}
    28e8:			; <UNDEFINED> instruction: 0xf7ff9400
    28ec:			; <UNDEFINED> instruction: 0x2001eab0
    28f0:	b	4408f4 <fchmod@plt+0x43e8f4>
    28f4:	andcs	r2, r6, r0, lsl #2
    28f8:	b	ff3408fc <fchmod@plt+0xff33e8fc>
    28fc:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, sl, fp, sp, lr}
    2900:	movwls	sp, #12403	; 0x3073
    2904:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2908:	strmi	r9, [r4], -r3, lsl #22
    290c:	rsble	r2, ip, r0, lsl #16
    2910:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2914:	ldrbtmi	r2, [r9], #-6
    2918:	b	fef4091c <fchmod@plt+0xfef3e91c>
    291c:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2920:	blls	cad2c <fchmod@plt+0xc8d2c>
    2924:	ldrbtmi	r4, [sl], #-1544	; 0xfffff9f8
    2928:	b	febc092c <fchmod@plt+0xfebbe92c>
    292c:	andcs	r4, r6, r1, lsr #12
    2930:	b	fec40934 <fchmod@plt+0xfec3e934>
    2934:			; <UNDEFINED> instruction: 0xf7ff4620
    2938:	blmi	ff6bccb0 <fchmod@plt+0xff6bacb0>
    293c:			; <UNDEFINED> instruction: 0xf8df2205
    2940:	andcs	r1, r0, ip, asr #8
    2944:	strbmi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2948:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    294c:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    2950:			; <UNDEFINED> instruction: 0xf7ff681d
    2954:	strmi	lr, [r2], -r6, lsl #18
    2958:	blmi	ff4bc864 <fchmod@plt+0xff4ba864>
    295c:			; <UNDEFINED> instruction: 0xf8df2205
    2960:			; <UNDEFINED> instruction: 0xf8581434
    2964:	ldrbtmi	r3, [r9], #-3
    2968:			; <UNDEFINED> instruction: 0xf7ff681d
    296c:	blls	13cd5c <fchmod@plt+0x13ad5c>
    2970:	movwls	r6, #18459	; 0x481b
    2974:			; <UNDEFINED> instruction: 0xf0029003
    2978:	bls	101414 <fchmod@plt+0xff414>
    297c:	strmi	r9, [r1], -r4, lsl #22
    2980:	tstls	r0, r8, lsr #12
    2984:			; <UNDEFINED> instruction: 0xf7ff2101
    2988:	strtmi	lr, [r1], -r2, ror #20
    298c:			; <UNDEFINED> instruction: 0xf7ff2006
    2990:	orrlt	lr, r8, #532480	; 0x82000
    2994:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2998:	cmnlt	r8, #4, 12	; 0x400000
    299c:	strdcs	r4, [r6], -lr
    29a0:			; <UNDEFINED> instruction: 0xf7ff4479
    29a4:			; <UNDEFINED> instruction: 0xf002ea78
    29a8:	bmi	fff413e4 <fchmod@plt+0xfff3f3e4>
    29ac:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    29b0:	andcs	r4, r3, r3, lsl #12
    29b4:	blmi	feefbfe4 <fchmod@plt+0xfeef9fe4>
    29b8:	ldmibmi	r9!, {r0, r2, r9, sp}^
    29bc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    29c0:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    29c4:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29c8:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    29cc:	andls	r9, r3, r4, lsl #6
    29d0:	blx	1e3e9e0 <fchmod@plt+0x1e3c9e0>
    29d4:	ldmib	sp, {r0, r5, fp, sp, lr}^
    29d8:	strmi	r2, [r5], -r3, lsl #6
    29dc:	stmib	sp, {r4, r5, r9, sl, lr}^
    29e0:	mrscs	r5, (UNDEF: 17)
    29e4:	b	cc09e8 <fchmod@plt+0xcbe9e8>
    29e8:	bmi	ffbbbfd4 <fchmod@plt+0xffbb9fd4>
    29ec:	strmi	r2, [r8], -r1, lsl #2
    29f0:			; <UNDEFINED> instruction: 0xf7ff447a
    29f4:	str	lr, [r0, sl, asr #20]!
    29f8:	blx	193ea08 <fchmod@plt+0x193ca08>
    29fc:	smlattcs	r1, sl, sl, r4
    2a00:			; <UNDEFINED> instruction: 0x4603447a
    2a04:			; <UNDEFINED> instruction: 0xf7ff2003
    2a08:	strb	lr, [r8, #-2624]!	; 0xfffff5c0
    2a0c:	andcs	r4, r5, #3784704	; 0x39c000
    2a10:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2a14:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a18:			; <UNDEFINED> instruction: 0xf8584ba2
    2a1c:	ldmdavs	r9, {r0, r1, ip, sp}
    2a20:	b	fe9c0a24 <fchmod@plt+0xfe9bea24>
    2a24:	andcs	r4, r6, r1, lsr r6
    2a28:	b	d40a2c <fchmod@plt+0xd3ea2c>
    2a2c:			; <UNDEFINED> instruction: 0xf7ffb1e0
    2a30:	strmi	lr, [r4], -sl, lsr #17
    2a34:	ldmibmi	lr, {r6, r7, r8, ip, sp, pc}^
    2a38:	ldrbtmi	r2, [r9], #-6
    2a3c:	b	ac0a40 <fchmod@plt+0xabea40>
    2a40:	ldrdcs	r4, [r1, -ip]
    2a44:	ldrbtmi	r2, [sl], #-3
    2a48:	b	7c0a4c <fchmod@plt+0x7bea4c>
    2a4c:	andcs	r4, r6, r1, lsr #12
    2a50:	b	840a54 <fchmod@plt+0x83ea54>
    2a54:			; <UNDEFINED> instruction: 0xf7ff4620
    2a58:			; <UNDEFINED> instruction: 0xf7ffe84c
    2a5c:	andcs	lr, r1, r2, lsr r9
    2a60:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a64:	blx	ff8bea6e <fchmod@plt+0xff8bca6e>
    2a68:	ldrdcs	r4, [r1, -r3]
    2a6c:	ldrbtmi	r2, [sl], #-3
    2a70:	b	2c0a74 <fchmod@plt+0x2bea74>
    2a74:			; <UNDEFINED> instruction: 0xf8dfe7f1
    2a78:	subcs	sl, r2, r4, asr #6
    2a7c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2a80:			; <UNDEFINED> instruction: 0xf88a44fa
    2a84:			; <UNDEFINED> instruction: 0xf0029001
    2a88:	stmdacs	r0, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    2a8c:			; <UNDEFINED> instruction: 0xf002d157
    2a90:	strmi	pc, [r5], -r9, ror #20
    2a94:	blmi	ff2aef9c <fchmod@plt+0xff2acf9c>
    2a98:	stmiami	sl, {r9, sp}^
    2a9c:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    2aa0:			; <UNDEFINED> instruction: 0xf002705a
    2aa4:	strb	pc, [r7], #2567	; 0xa07	; <UNPREDICTABLE>
    2aa8:	andcs	r4, r5, #129024	; 0x1f800
    2aac:			; <UNDEFINED> instruction: 0xf85849c6
    2ab0:	ldrbtmi	r3, [r9], #-3
    2ab4:	ldrdge	pc, [r0], -r3
    2ab8:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2abc:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
    2ac0:	andls	r9, r3, r5, lsl #6
    2ac4:			; <UNDEFINED> instruction: 0xf9fef002
    2ac8:	blls	1692dc <fchmod@plt+0x1672dc>
    2acc:	ldrbmi	r4, [r0], -r1, lsl #12
    2ad0:	strbmi	r9, [r9], -r0, lsl #2
    2ad4:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ad8:	andcs	r4, r6, r9, lsr #12
    2adc:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ae0:			; <UNDEFINED> instruction: 0xf7ffb1c8
    2ae4:			; <UNDEFINED> instruction: 0x4605e850
    2ae8:	ldmibmi	r8!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}
    2aec:	ldrbtmi	r2, [r9], #-6
    2af0:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2af4:			; <UNDEFINED> instruction: 0xf9e6f002
    2af8:			; <UNDEFINED> instruction: 0x46494ab5
    2afc:			; <UNDEFINED> instruction: 0x4603447a
    2b00:			; <UNDEFINED> instruction: 0xf7ff2003
    2b04:	strtmi	lr, [r9], -r2, asr #19
    2b08:			; <UNDEFINED> instruction: 0xf7ff2006
    2b0c:	strtmi	lr, [r8], -r4, asr #19
    2b10:	svc	0x00eef7fe
    2b14:			; <UNDEFINED> instruction: 0xf002e7bf
    2b18:	bmi	febc1274 <fchmod@plt+0xfebbf274>
    2b1c:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
    2b20:	andcs	r4, r3, r3, lsl #12
    2b24:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b28:			; <UNDEFINED> instruction: 0xf002e7b5
    2b2c:	bmi	feac1260 <fchmod@plt+0xfeabf260>
    2b30:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
    2b34:	andcs	r4, r3, r3, lsl #12
    2b38:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b3c:			; <UNDEFINED> instruction: 0xf8dae7ab
    2b40:			; <UNDEFINED> instruction: 0xf0020058
    2b44:	strmi	pc, [r5], -r5, ror #19
    2b48:			; <UNDEFINED> instruction: 0xf47f2800
    2b4c:			; <UNDEFINED> instruction: 0xf002ad0f
    2b50:			; <UNDEFINED> instruction: 0xf002fa03
    2b54:	stmdacs	r0, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
    2b58:	cfstrdge	mvd15, [r2, #252]!	; 0xfc
    2b5c:	andpl	pc, r1, sl, lsl #17
    2b60:			; <UNDEFINED> instruction: 0xf002e4f7
    2b64:	bmi	fe781228 <fchmod@plt+0xfe77f228>
    2b68:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2b6c:	andcs	r4, r4, r3, lsl #12
    2b70:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b74:			; <UNDEFINED> instruction: 0x2002e4b3
    2b78:			; <UNDEFINED> instruction: 0xf9cef000
    2b7c:	andcs	r4, r5, #74752	; 0x12400
    2b80:			; <UNDEFINED> instruction: 0xf8584997
    2b84:	ldrbtmi	r3, [r9], #-3
    2b88:			; <UNDEFINED> instruction: 0xf7fe681c
    2b8c:	blls	13eb3c <fchmod@plt+0x13cb3c>
    2b90:	ldmdavs	fp, {r0, r8, sp}
    2b94:	strtmi	r4, [r0], -r2, lsl #12
    2b98:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b9c:	andcs	r4, r6, r1, lsr r6
    2ba0:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ba4:	suble	r2, r7, r0, lsl #16
    2ba8:	svc	0x00ecf7fe
    2bac:	stmdacs	r0, {r2, r9, sl, lr}
    2bb0:	stmibmi	ip, {r1, r6, ip, lr, pc}
    2bb4:	ldrbtmi	r2, [r9], #-6
    2bb8:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bbc:	svc	0x008af7fe
    2bc0:	smlabbcs	r1, r9, sl, r4
    2bc4:			; <UNDEFINED> instruction: 0x4603447a
    2bc8:			; <UNDEFINED> instruction: 0xf7ff2004
    2bcc:			; <UNDEFINED> instruction: 0x4621e95e
    2bd0:			; <UNDEFINED> instruction: 0xf7ff2006
    2bd4:	strtmi	lr, [r0], -r0, ror #18
    2bd8:	svc	0x008af7fe
    2bdc:	blmi	c7c600 <fchmod@plt+0xc7a600>
    2be0:	stmibmi	r2, {r0, r2, r9, sp}
    2be4:	stcmi	0, cr2, [r2], {0}
    2be8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2bec:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    2bf0:			; <UNDEFINED> instruction: 0xf7fe681e
    2bf4:	stcvs	15, cr14, [r5, #728]!	; 0x2d8
    2bf8:	svcls	0x00042101
    2bfc:	strls	r6, [r0, #-2107]	; 0xfffff7c5
    2c00:	ldrtmi	r4, [r0], -r2, lsl #12
    2c04:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c08:	andcs	r2, r6, r0, lsl #2
    2c0c:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c10:			; <UNDEFINED> instruction: 0xf7feb1e0
    2c14:	stcvs	15, cr14, [r5, #736]!	; 0x2e0
    2c18:			; <UNDEFINED> instruction: 0xb1b84604
    2c1c:	andcs	r4, r6, r5, ror r9
    2c20:			; <UNDEFINED> instruction: 0xf7ff4479
    2c24:	bmi	1d3d10c <fchmod@plt+0x1d3b10c>
    2c28:	tstcs	r1, r0, lsl #10
    2c2c:	ldrbtmi	r6, [sl], #-2107	; 0xfffff7c5
    2c30:			; <UNDEFINED> instruction: 0xf7ff2004
    2c34:	str	lr, [r9, -sl, lsr #18]
    2c38:	svc	0x004cf7fe
    2c3c:	tstcs	r1, pc, ror #20
    2c40:			; <UNDEFINED> instruction: 0x4603447a
    2c44:			; <UNDEFINED> instruction: 0xf7ff2004
    2c48:	ldrb	lr, [r0], -r0, lsr #18
    2c4c:	tstcs	r1, ip, ror #24
    2c50:	andcs	r9, r4, r4, lsl #22
    2c54:	bmi	1ad3e4c <fchmod@plt+0x1ad1e4c>
    2c58:	ldrbtmi	r6, [sl], #-3492	; 0xfffff25c
    2c5c:	strls	r6, [r0], #-2075	; 0xfffff7e5
    2c60:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c64:	svclt	0x0000e6f9
    2c68:	andeq	r6, r1, r4, lsr #27
    2c6c:	andeq	r5, r0, r0, ror r8
    2c70:	andeq	r7, r1, ip, lsr #24
    2c74:	andeq	r0, r0, r0, lsl r2
    2c78:	andeq	r5, r0, sl, lsr #11
    2c7c:	andeq	r7, r1, r0, lsr #24
    2c80:			; <UNDEFINED> instruction: 0x00016fb4
    2c84:	andeq	r5, r0, r2, ror #11
    2c88:	andeq	r5, r0, r2, ror #11
    2c8c:	andeq	r7, r1, r4, ror #23
    2c90:	andeq	r5, r0, r8, lsr #9
    2c94:	strdeq	r5, [r0], -sl
    2c98:	andeq	r0, r0, r4, lsr r2
    2c9c:	andeq	r7, r1, lr, lsl #21
    2ca0:	andeq	r5, r0, lr, lsl #9
    2ca4:	andeq	r0, r0, r4, lsl r2
    2ca8:	andeq	r5, r0, r8, ror r4
    2cac:	andeq	r7, r1, r2, lsr sl
    2cb0:	andeq	r7, r1, lr, lsl sl
    2cb4:	andeq	r7, r1, lr, ror #19
    2cb8:	ldrdeq	r7, [r1], -ip
    2cbc:	andeq	r7, r1, r8, asr #19
    2cc0:	muleq	r1, r8, r9
    2cc4:	andeq	r7, r1, r6, lsl #19
    2cc8:	andeq	r7, r1, r4, ror r9
    2ccc:	andeq	r7, r1, r6, ror #18
    2cd0:	andeq	r7, r1, r4, asr #18
    2cd4:	andeq	r0, r0, ip, lsl #4
    2cd8:	andeq	r7, r1, lr, lsr #18
    2cdc:	andeq	r7, r1, r6, lsl #18
    2ce0:	ldrdeq	r7, [r1], -sl
    2ce4:			; <UNDEFINED> instruction: 0x000178be
    2ce8:	andeq	r5, r0, r2, asr r4
    2cec:	andeq	r7, r1, r4, lsr r8
    2cf0:	andeq	r4, r0, r6, ror #31
    2cf4:	andeq	r5, r0, sl, lsl #2
    2cf8:	andeq	r4, r0, r2, lsl #31
    2cfc:	andeq	r5, r0, sl, asr #1
    2d00:	andeq	r5, r0, r6, lsl r2
    2d04:	andeq	r5, r0, lr, lsr #6
    2d08:	andeq	r7, r1, r4, ror #13
    2d0c:	ldrdeq	r7, [r1], -r2
    2d10:	andeq	r7, r1, r2, asr #13
    2d14:			; <UNDEFINED> instruction: 0x000176b2
    2d18:	andeq	r7, r1, r2, lsr #13
    2d1c:	andeq	r4, r0, sl, lsl lr
    2d20:	strdeq	r4, [r0], -r2
    2d24:	andeq	r4, r0, r6, ror #27
    2d28:	andeq	r7, r1, r0, ror #11
    2d2c:			; <UNDEFINED> instruction: 0x00004ebc
    2d30:	andeq	r5, r0, r6, lsl #4
    2d34:	andeq	r7, r1, ip, lsr #11
    2d38:	andeq	r4, r0, r4, ror #26
    2d3c:	andeq	r5, r0, r6, asr #3
    2d40:	andeq	r7, r1, r6, ror #10
    2d44:	andeq	r4, r0, ip, asr #25
    2d48:	andeq	r4, r0, r0, asr #25
    2d4c:	andeq	r7, r1, lr, asr #9
    2d50:	andeq	r4, r0, r2, lsr #27
    2d54:	andeq	r4, r0, r0, ror ip
    2d58:	andeq	r7, r1, lr, ror r4
    2d5c:	strheq	r5, [r0], -ip
    2d60:	andeq	r4, r0, r6, asr lr
    2d64:	muleq	r0, r4, r0
    2d68:	strdeq	r4, [r0], -sl
    2d6c:	andeq	r4, r0, lr, asr #27
    2d70:	andeq	r4, r0, r0, asr #27
    2d74:			; <UNDEFINED> instruction: 0x00004db4
    2d78:	andeq	r4, r0, r6, lsl #23
    2d7c:	andeq	r4, r0, sl, ror #28
    2d80:	muleq	r1, r4, r3
    2d84:	andeq	r4, r0, r2, lsr #22
    2d88:	andeq	r4, r0, r6, lsr lr
    2d8c:	andeq	r4, r0, r0, asr lr
    2d90:	andeq	r7, r1, sl, lsl r3
    2d94:	andeq	r4, r0, lr, lsl #25
    2d98:	muleq	r0, r8, sl
    2d9c:	andeq	r4, r0, r2, ror ip
    2da0:	andeq	r4, r0, r4, lsl #24
    2da4:	andeq	r4, r0, ip, ror #26
    2da8:	andeq	r4, r0, r0, lsr #24
    2dac:	andeq	r4, r0, r6, asr #28
    2db0:	strdeq	r4, [r0], -lr
    2db4:	andeq	r4, r0, lr, lsr #28
    2db8:	andeq	r4, r0, r6, lsl #28
    2dbc:	andeq	r7, r1, r8, ror #3
    2dc0:	andeq	r7, r1, ip, asr #3
    2dc4:	andeq	r4, r0, r6, ror #27
    2dc8:	andeq	r4, r0, sl, ror #18
    2dcc:	andeq	r4, r0, sl, asr #18
    2dd0:	andeq	r4, r0, r0, asr #18
    2dd4:	andeq	r4, r0, lr, lsl r9
    2dd8:	andeq	r4, r0, sl, lsl #18
    2ddc:	andeq	r4, r0, r6, lsr #20
    2de0:	andeq	r4, r0, lr, lsr fp
    2de4:	andeq	r4, r0, r2, lsl #17
    2de8:	andeq	r4, r0, r8, lsr #22
    2dec:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    2df0:	andeq	r7, r1, sl, ror r0
    2df4:	andeq	r4, r0, r8, lsl r8
    2df8:	strdeq	r4, [r0], -r2
    2dfc:	andeq	r4, r0, ip, lsr #21
    2e00:	andeq	r7, r1, r4, lsl r0
    2e04:	andeq	r4, r0, r6, asr #23
    2e08:	bleq	3ef4c <fchmod@plt+0x3cf4c>
    2e0c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2e10:	strbtmi	fp, [sl], -r2, lsl #24
    2e14:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2e18:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2e1c:	ldrmi	sl, [sl], #776	; 0x308
    2e20:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2e24:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2e28:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2e2c:			; <UNDEFINED> instruction: 0xf85a4b06
    2e30:	stmdami	r6, {r0, r1, ip, sp}
    2e34:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2e38:	svc	0x002af7fe
    2e3c:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e40:	andeq	r5, r1, r8, lsl #31
    2e44:	strdeq	r0, [r0], -ip
    2e48:	andeq	r0, r0, r0, lsr #4
    2e4c:	andeq	r0, r0, r8, lsr #4
    2e50:	ldr	r3, [pc, #20]	; 2e6c <fchmod@plt+0xe6c>
    2e54:	ldr	r2, [pc, #20]	; 2e70 <fchmod@plt+0xe70>
    2e58:	add	r3, pc, r3
    2e5c:	ldr	r2, [r3, r2]
    2e60:	cmp	r2, #0
    2e64:	bxeq	lr
    2e68:	b	1ccc <__gmon_start__@plt>
    2e6c:	andeq	r5, r1, r8, ror #30
    2e70:	andeq	r0, r0, r8, lsl r2
    2e74:	blmi	1d4e94 <fchmod@plt+0x1d2e94>
    2e78:	bmi	1d4060 <fchmod@plt+0x1d2060>
    2e7c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2e80:	andle	r4, r3, sl, ror r4
    2e84:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2e88:	ldrmi	fp, [r8, -r3, lsl #2]
    2e8c:	svclt	0x00004770
    2e90:	andeq	r6, r1, ip, ror #27
    2e94:	andeq	r6, r1, r8, ror #27
    2e98:	andeq	r5, r1, r4, asr #30
    2e9c:	andeq	r0, r0, r4, lsl #4
    2ea0:	stmdbmi	r9, {r3, fp, lr}
    2ea4:	bmi	25408c <fchmod@plt+0x25208c>
    2ea8:	bne	254094 <fchmod@plt+0x252094>
    2eac:	svceq	0x00cb447a
    2eb0:			; <UNDEFINED> instruction: 0x01a1eb03
    2eb4:	andle	r1, r3, r9, asr #32
    2eb8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2ebc:	ldrmi	fp, [r8, -r3, lsl #2]
    2ec0:	svclt	0x00004770
    2ec4:	andeq	r6, r1, r0, asr #27
    2ec8:			; <UNDEFINED> instruction: 0x00016dbc
    2ecc:	andeq	r5, r1, r8, lsl pc
    2ed0:	andeq	r0, r0, ip, lsr #4
    2ed4:	blmi	2b02fc <fchmod@plt+0x2ae2fc>
    2ed8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2edc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2ee0:	blmi	271494 <fchmod@plt+0x26f494>
    2ee4:	ldrdlt	r5, [r3, -r3]!
    2ee8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2eec:			; <UNDEFINED> instruction: 0xf7fe6818
    2ef0:			; <UNDEFINED> instruction: 0xf7ffedc8
    2ef4:	blmi	1c2df8 <fchmod@plt+0x1c0df8>
    2ef8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2efc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2f00:	andeq	r6, r1, sl, lsl #27
    2f04:	andeq	r5, r1, r8, ror #29
    2f08:	andeq	r0, r0, r0, lsl #4
    2f0c:	andeq	r6, r1, r6, lsl r1
    2f10:	andeq	r6, r1, sl, ror #26
    2f14:	svclt	0x0000e7c4
    2f18:			; <UNDEFINED> instruction: 0x4605b570
    2f1c:	ldrbtmi	r4, [lr], #-3667	; 0xfffff1ad
    2f20:			; <UNDEFINED> instruction: 0xf0002800
    2f24:	blmi	14a31a8 <fchmod@plt+0x14a11a8>
    2f28:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2f2c:	andcs	r4, r5, #1327104	; 0x144000
    2f30:	ldrbtmi	r2, [r9], #-0
    2f34:	mrc	7, 0, APSR_nzcv, cr4, cr14, {7}
    2f38:	tstcs	r1, pc, asr #22
    2f3c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    2f40:	strtmi	r4, [r0], -r2, lsl #12
    2f44:	svc	0x0082f7fe
    2f48:	andcs	r4, r5, #76, 18	; 0x130000
    2f4c:	ldrbtmi	r2, [r9], #-0
    2f50:	mcr	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2f54:			; <UNDEFINED> instruction: 0xf7ff4621
    2f58:	stmdbmi	r9, {r2, r3, fp, sp, lr, pc}^
    2f5c:	andcs	r2, r0, r5, lsl #4
    2f60:			; <UNDEFINED> instruction: 0xf7fe4479
    2f64:			; <UNDEFINED> instruction: 0x4621edfe
    2f68:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f6c:	andcs	r4, r5, #1130496	; 0x114000
    2f70:	ldrbtmi	r2, [r9], #-0
    2f74:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    2f78:			; <UNDEFINED> instruction: 0xf7fe4621
    2f7c:	stmdbmi	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    2f80:	andcs	r2, r0, r5, lsl #4
    2f84:			; <UNDEFINED> instruction: 0xf7fe4479
    2f88:	strtmi	lr, [r1], -ip, ror #27
    2f8c:	svc	0x00f0f7fe
    2f90:	andcs	r4, r5, #1015808	; 0xf8000
    2f94:	ldrbtmi	r2, [r9], #-0
    2f98:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    2f9c:			; <UNDEFINED> instruction: 0xf7fe4621
    2fa0:	ldmdbmi	fp!, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2fa4:	andcs	r2, r0, r5, lsl #4
    2fa8:			; <UNDEFINED> instruction: 0xf7fe4479
    2fac:			; <UNDEFINED> instruction: 0x4621edda
    2fb0:	svc	0x00def7fe
    2fb4:	andcs	r4, r5, #901120	; 0xdc000
    2fb8:	ldrbtmi	r2, [r9], #-0
    2fbc:	ldcl	7, cr15, [r0, #1016]	; 0x3f8
    2fc0:			; <UNDEFINED> instruction: 0xf7fe4621
    2fc4:	ldmdbmi	r4!, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2fc8:	andcs	r2, r0, r5, lsl #4
    2fcc:			; <UNDEFINED> instruction: 0xf7fe4479
    2fd0:	strtmi	lr, [r1], -r8, asr #27
    2fd4:	svc	0x00ccf7fe
    2fd8:	andcs	r4, r5, #48, 18	; 0xc0000
    2fdc:	ldrbtmi	r2, [r9], #-0
    2fe0:	ldc	7, cr15, [lr, #1016]!	; 0x3f8
    2fe4:			; <UNDEFINED> instruction: 0xf7fe4621
    2fe8:	pushmi	{r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2fec:	andcs	r2, r0, r5, lsl #4
    2ff0:			; <UNDEFINED> instruction: 0xf7fe4479
    2ff4:			; <UNDEFINED> instruction: 0x4621edb6
    2ff8:	svc	0x00baf7fe
    2ffc:	andcs	r4, r5, #671744	; 0xa4000
    3000:	ldrbtmi	r2, [r9], #-0
    3004:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    3008:			; <UNDEFINED> instruction: 0xf7fe4621
    300c:	stmdbmi	r6!, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    3010:	andcs	r2, r0, r5, lsl #4
    3014:			; <UNDEFINED> instruction: 0xf7fe4479
    3018:	strtmi	lr, [r1], -r4, lsr #27
    301c:	svc	0x00a8f7fe
    3020:	andcs	r4, r5, #557056	; 0x88000
    3024:	ldrbtmi	r2, [r9], #-0
    3028:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    302c:			; <UNDEFINED> instruction: 0xf7fe4621
    3030:	ldmdbmi	pc, {r5, r7, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    3034:	andcs	r2, r0, r5, lsl #4
    3038:			; <UNDEFINED> instruction: 0xf7fe4479
    303c:			; <UNDEFINED> instruction: 0x4621ed92
    3040:	svc	0x0096f7fe
    3044:	andcs	r4, r5, #442368	; 0x6c000
    3048:	ldrbtmi	r2, [r9], #-0
    304c:	stc	7, cr15, [r8, #1016]	; 0x3f8
    3050:			; <UNDEFINED> instruction: 0xf7fe4621
    3054:	strtmi	lr, [r1], -lr, lsl #31
    3058:			; <UNDEFINED> instruction: 0xf7fe200a
    305c:	strtmi	lr, [r8], -r8, asr #30
    3060:	mrc	7, 2, APSR_nzcv, cr8, cr14, {7}
    3064:	ldmpl	r3!, {r2, r4, r8, r9, fp, lr}^
    3068:	smmla	pc, ip, r8, r6	; <UNPREDICTABLE>
    306c:	andeq	r5, r1, r6, lsr #29
    3070:	andeq	r0, r0, r4, lsl r2
    3074:	strdeq	r3, [r0], -sl
    3078:	andeq	r0, r0, r0, lsl r2
    307c:	andeq	r4, r0, r6
    3080:	andeq	r4, r0, ip, lsr r0
    3084:	andeq	r4, r0, r6, ror r0
    3088:	strheq	r4, [r0], -r8
    308c:	andeq	r4, r0, sl, ror #1
    3090:	andeq	r4, r0, ip, lsl r1
    3094:	andeq	r4, r0, lr, ror r1
    3098:			; <UNDEFINED> instruction: 0x000041b4
    309c:	andeq	r4, r0, r2, lsr #4
    30a0:	andeq	r4, r0, ip, lsr r2
    30a4:	andeq	r4, r0, r6, ror r2
    30a8:	andeq	r4, r0, r0, lsr #5
    30ac:	ldrdeq	r4, [r0], -lr
    30b0:	andeq	r4, r0, r8, lsl r3
    30b4:	andeq	r4, r0, r2, asr r3
    30b8:	andeq	r0, r0, r4, lsr #4
    30bc:	ldrblt	r4, [r0, #2894]!	; 0xb4e
    30c0:	cfstrdmi	mvd4, [lr, #-492]	; 0xfffffe14
    30c4:	ldmdavc	fp, {r0, r2, r7, ip, sp, pc}
    30c8:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    30cc:	blmi	13315c0 <fchmod@plt+0x132f5c0>
    30d0:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    30d4:	teqle	pc, r0, lsl #22
    30d8:			; <UNDEFINED> instruction: 0xf7fe4620
    30dc:			; <UNDEFINED> instruction: 0xf001ee1c
    30e0:	strmi	pc, [r6], -sp, ror #23
    30e4:	mvnsle	r2, r0, lsl #16
    30e8:	andcs	r4, r5, #71680	; 0x11800
    30ec:	stmiapl	fp!, {r1, r2, r6, r8, fp, lr}^
    30f0:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    30f4:	ldc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    30f8:	andls	r4, r3, r4, asr #22
    30fc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3100:			; <UNDEFINED> instruction: 0xf0019302
    3104:	bls	101f30 <fchmod@plt+0xfff30>
    3108:	strmi	r9, [r1], -r2, lsl #22
    310c:	tstls	r0, r8, lsr r6
    3110:			; <UNDEFINED> instruction: 0xf7fe2101
    3114:			; <UNDEFINED> instruction: 0x4631ee9c
    3118:			; <UNDEFINED> instruction: 0xf7fe2006
    311c:	stmdacs	r0, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    3120:			; <UNDEFINED> instruction: 0xf7fed05f
    3124:			; <UNDEFINED> instruction: 0x4606ed30
    3128:	subsle	r2, sl, r0, lsl #16
    312c:	andcs	r4, r6, r8, lsr r9
    3130:			; <UNDEFINED> instruction: 0xf7fe4479
    3134:			; <UNDEFINED> instruction: 0xf001eeb0
    3138:	bmi	dc1efc <fchmod@plt+0xdbfefc>
    313c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3140:	andcs	r4, r3, r3, lsl #12
    3144:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3148:	andcs	r4, r6, r1, lsr r6
    314c:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3150:			; <UNDEFINED> instruction: 0xf7fe4630
    3154:	ldr	lr, [sl, lr, asr #25]!
    3158:			; <UNDEFINED> instruction: 0xff04f001
    315c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3160:	blmi	a37850 <fchmod@plt+0xa35850>
    3164:	stmdbmi	ip!, {r0, r2, r9, sp}
    3168:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    316c:			; <UNDEFINED> instruction: 0xf7fe681f
    3170:	blmi	9be558 <fchmod@plt+0x9bc558>
    3174:	stmiapl	fp!, {r0, r1, ip, pc}^
    3178:	movwls	r6, #10267	; 0x281b
    317c:	cdp2	0, 10, cr15, cr2, cr1, {0}
    3180:	blls	a9994 <fchmod@plt+0xa7994>
    3184:	ldrtmi	r4, [r8], -r1, lsl #12
    3188:	mrscs	r9, (UNDEF: 17)
    318c:	mrc	7, 2, APSR_nzcv, cr14, cr14, {7}
    3190:	andcs	r4, r6, r1, lsr r6
    3194:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    3198:			; <UNDEFINED> instruction: 0xf7feb1c8
    319c:			; <UNDEFINED> instruction: 0x4605ecf4
    31a0:	ldmdbmi	lr, {r3, r5, r7, r8, ip, sp, pc}
    31a4:	ldrbtmi	r2, [r9], #-6
    31a8:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    31ac:	cdp2	0, 8, cr15, cr10, cr1, {0}
    31b0:	tstcs	r1, fp, lsl sl
    31b4:			; <UNDEFINED> instruction: 0x4603447a
    31b8:			; <UNDEFINED> instruction: 0xf7fe2003
    31bc:	strtmi	lr, [r9], -r6, ror #28
    31c0:			; <UNDEFINED> instruction: 0xf7fe2006
    31c4:	strtmi	lr, [r8], -r8, ror #28
    31c8:	ldc	7, cr15, [r2], {254}	; 0xfe
    31cc:			; <UNDEFINED> instruction: 0xf001e784
    31d0:	bmi	542bbc <fchmod@plt+0x540bbc>
    31d4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    31d8:	andcs	r4, r3, r3, lsl #12
    31dc:	mrc	7, 2, APSR_nzcv, cr4, cr14, {7}
    31e0:			; <UNDEFINED> instruction: 0xf001e77a
    31e4:	bmi	441e50 <fchmod@plt+0x43fe50>
    31e8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    31ec:	andcs	r4, r3, r3, lsl #12
    31f0:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    31f4:	svclt	0x0000e76b
    31f8:	andeq	r6, r1, r8, lsr #23
    31fc:	strdeq	r5, [r1], -sl
    3200:	muleq	r1, r8, fp
    3204:	andeq	r0, r0, r4, lsl r2
    3208:	andeq	r4, r0, ip, lsr #6
    320c:	andeq	r0, r0, r0, lsl r2
    3210:	andeq	r4, r0, r8, lsl #6
    3214:	strdeq	r4, [r0], -lr
    3218:			; <UNDEFINED> instruction: 0x000042b2
    321c:	muleq	r0, r2, r2
    3220:	andeq	r4, r0, r8, lsl #5
    3224:	andeq	r4, r0, r6, ror #4
    3228:	andeq	r4, r0, r2, asr r2
    322c:	andcs	r4, r5, #2816	; 0xb00
    3230:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    3234:	andcs	r4, r0, sl, lsl #22
    3238:	stmiapl	r3!, {r1, r3, r8, fp, lr}^
    323c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    3240:	stc	7, cr15, [lr], {254}	; 0xfe
    3244:	tstcs	r1, r8, lsl #22
    3248:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    324c:	strtmi	r4, [r8], -r2, lsl #12
    3250:	ldcl	7, cr15, [ip, #1016]!	; 0x3f8
    3254:			; <UNDEFINED> instruction: 0xf7ff2003
    3258:	svclt	0x0000ff31
    325c:	muleq	r1, r2, fp
    3260:	andeq	r0, r0, r4, lsl r2
    3264:	andeq	r4, r0, r4, lsl r2
    3268:	andeq	r0, r0, r0, lsl r2
    326c:	blmi	e55b54 <fchmod@plt+0xe53b54>
    3270:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3274:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    3278:	stmdavs	r0, {r0, r2, r3, r7, ip, sp, pc}
    327c:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    3280:			; <UNDEFINED> instruction: 0xf04f930b
    3284:			; <UNDEFINED> instruction: 0xf7fe0300
    3288:	stmdacs	r0, {r2, r3, r5, sl, fp, sp, lr, pc}
    328c:	stmdavs	r3, {r0, r2, r6, ip, lr, pc}^
    3290:	stmdavs	lr!, {r2, r9, sl, lr}
    3294:	blcs	861308 <fchmod@plt+0x85f308>
    3298:	blcs	ab2f00 <fchmod@plt+0xab0f00>
    329c:	blcs	3738c <fchmod@plt+0x3538c>
    32a0:	svcmi	0x002dd04e
    32a4:	stmiavs	r2!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    32a8:			; <UNDEFINED> instruction: 0x43a3f44f
    32ac:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    32b0:	stcmi	8, cr10, [sl, #-40]!	; 0xffffffd8
    32b4:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    32b8:	strcc	r4, [r4, #-1149]	; 0xfffffb83
    32bc:			; <UNDEFINED> instruction: 0xf7fe930a
    32c0:	bmi	9fe938 <fchmod@plt+0x9fc938>
    32c4:	ldrbtmi	r2, [sl], #-336	; 0xfffffeb0
    32c8:	strtmi	r4, [r8], -r3, lsl #12
    32cc:	stcl	7, cr15, [ip], #1016	; 0x3f8
    32d0:	ldrtmi	r6, [r2], -r0, lsr #19
    32d4:			; <UNDEFINED> instruction: 0x17c1463b
    32d8:	smlabteq	r8, sp, r9, lr
    32dc:	andcs	r6, r1, r6, ror #18
    32e0:	ldrbne	r4, [r7, r0, lsr #18]!
    32e4:	strvs	lr, [r6, -sp, asr #19]
    32e8:	ldrbtmi	r6, [r9], #-2342	; 0xfffff6da
    32ec:	stmib	sp, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip}^
    32f0:	stmiavs	r4!, {r2, r8, r9, sl, sp, lr}^
    32f4:	strbne	r9, [r5, r0, lsl #10]!
    32f8:	strmi	lr, [r2, #-2509]	; 0xfffff633
    32fc:	stc	7, cr15, [r2, #1016]	; 0x3f8
    3300:	blmi	515b6c <fchmod@plt+0x513b6c>
    3304:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3308:	blls	2dd378 <fchmod@plt+0x2db378>
    330c:	tstle	sp, sl, asr r0
    3310:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    3314:	ldrbtmi	r4, [pc], #-3861	; 331c <fchmod@plt+0x131c>
    3318:	ldmdavs	r3!, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    331c:	ldmdavc	fp, {r1, r3, r5, fp, sp, lr}
    3320:	svclt	0x00182b21
    3324:	andle	r2, r8, sl, lsr #22
    3328:	blmi	46f8dc <fchmod@plt+0x46d8dc>
    332c:	ldmdbmi	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    3330:	ldrbtmi	r2, [r9], #-1
    3334:	stcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    3338:	blmi	3fd2c8 <fchmod@plt+0x3fb2c8>
    333c:			; <UNDEFINED> instruction: 0xe7f6447b
    3340:	ldrbtmi	r4, [pc], #-3854	; 3348 <fchmod@plt+0x1348>
    3344:	blmi	3bd208 <fchmod@plt+0x3bb208>
    3348:			; <UNDEFINED> instruction: 0xe7f0447b
    334c:	stc	7, cr15, [r6], #-1016	; 0xfffffc08
    3350:	andeq	r5, r1, r4, asr fp
    3354:	andeq	r0, r0, r8, lsl #4
    3358:	andeq	r5, r0, r8, asr r1
    335c:			; <UNDEFINED> instruction: 0x000169b0
    3360:	andeq	r4, r0, r6, lsr #3
    3364:	andeq	r4, r0, lr, lsl #3
    3368:	andeq	r5, r1, r0, asr #21
    336c:	andeq	r4, r0, lr, asr #2
    3370:	ldrdeq	r5, [r0], -r0
    3374:	andeq	r4, r0, r6, ror #2
    3378:	andeq	r4, r0, r8, lsr #2
    337c:	andeq	r4, r0, r6, lsr #2
    3380:	andeq	r4, r0, r0, lsr #2
    3384:			; <UNDEFINED> instruction: 0x4604b538
    3388:	vstmdbmi	r3!, {d4-d20}
    338c:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    3390:			; <UNDEFINED> instruction: 0x2054f893
    3394:			; <UNDEFINED> instruction: 0x3055f893
    3398:	andcs	fp, r0, #-2147483602	; 0x8000002e
    339c:	bicslt	r7, fp, r2
    33a0:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    33a4:			; <UNDEFINED> instruction: 0x3056f893
    33a8:	strtmi	fp, [r0], -fp, ror #2
    33ac:	stcl	7, cr15, [sl], {254}	; 0xfe
    33b0:			; <UNDEFINED> instruction: 0xf0003002
    33b4:	strtmi	pc, [r1], -fp, ror #31
    33b8:	strmi	r2, [r3], -r1, lsr #4
    33bc:	blcs	813c4 <fchmod@plt+0x7f3c4>
    33c0:			; <UNDEFINED> instruction: 0xf7fe461c
    33c4:	strtmi	lr, [r0], -r8, asr #24
    33c8:			; <UNDEFINED> instruction: 0xb12bbd38
    33cc:	blcs	8613e0 <fchmod@plt+0x85f3e0>
    33d0:	stmdavc	r0, {r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    33d4:	cmplt	r0, r1, lsl #8
    33d8:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    33dc:			; <UNDEFINED> instruction: 0x3056f893
    33e0:	rscsle	r2, r0, r0, lsl #22
    33e4:	blcs	861478 <fchmod@plt+0x85f478>
    33e8:			; <UNDEFINED> instruction: 0x4620d1df
    33ec:	blmi	3728d4 <fchmod@plt+0x3708d4>
    33f0:	stmdbmi	sp, {r0, r2, r9, sp}
    33f4:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    33f8:			; <UNDEFINED> instruction: 0xf7fe681c
    33fc:	blmi	2fe2cc <fchmod@plt+0x2fc2cc>
    3400:	stmiapl	fp!, {r0, r8, sp}^
    3404:			; <UNDEFINED> instruction: 0x4602681b
    3408:			; <UNDEFINED> instruction: 0xf7fe4620
    340c:	andcs	lr, r3, r0, lsr #26
    3410:	mrc2	7, 2, pc, cr4, cr15, {7}
    3414:	ldrdeq	r6, [r1], -ip
    3418:	andeq	r5, r1, r6, lsr sl
    341c:	andeq	r6, r1, r6, asr #17
    3420:	andeq	r6, r1, lr, lsl #17
    3424:	andeq	r0, r0, r4, lsl r2
    3428:	andeq	r4, r0, sl, lsr #1
    342c:	andeq	r0, r0, r0, lsl r2
    3430:	ldrbmi	lr, [r0, sp, lsr #18]!
    3434:			; <UNDEFINED> instruction: 0xf8dfb084
    3438:			; <UNDEFINED> instruction: 0xf8df4488
    343c:			; <UNDEFINED> instruction: 0xf8df8488
    3440:	ldrbtmi	r7, [ip], #-1160	; 0xfffffb78
    3444:	strpl	pc, [r4], #2271	; 0x8df
    3448:	ldrbtmi	r4, [pc], #-1272	; 3450 <fchmod@plt+0x1450>
    344c:			; <UNDEFINED> instruction: 0xf001447d
    3450:	strtmi	pc, [r1], -r3, ror #19
    3454:	bl	241454 <fchmod@plt+0x23f454>
    3458:	cmple	lr, r0, lsl #16
    345c:			; <UNDEFINED> instruction: 0xf9e2f001
    3460:			; <UNDEFINED> instruction: 0xf0002800
    3464:			; <UNDEFINED> instruction: 0xf8df80c3
    3468:	subcs	r6, r2, r8, ror #8
    346c:	ldrbtmi	r2, [lr], #-1793	; 0xfffff8ff
    3470:			; <UNDEFINED> instruction: 0xf0017037
    3474:			; <UNDEFINED> instruction: 0x4604f9dd
    3478:	cmple	sp, r0, lsl #16
    347c:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3480:			; <UNDEFINED> instruction: 0xf8df2205
    3484:	stmiapl	fp!, {r2, r4, r6, sl, ip}^
    3488:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    348c:	bl	1a4148c <fchmod@plt+0x1a3f48c>
    3490:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3494:	stmiapl	fp!, {r0, r1, ip, pc}^
    3498:	movwls	r6, #10267	; 0x281b
    349c:			; <UNDEFINED> instruction: 0xf9bcf001
    34a0:	blls	a9cb4 <fchmod@plt+0xa7cb4>
    34a4:	ldrtmi	r4, [r0], -r1, lsl #12
    34a8:	ldrtmi	r9, [r9], -r0, lsl #2
    34ac:	stcl	7, cr15, [lr], {254}	; 0xfe
    34b0:	andcs	r4, r6, r1, lsr #12
    34b4:	stcl	7, cr15, [lr], #1016	; 0x3f8
    34b8:			; <UNDEFINED> instruction: 0xf0002800
    34bc:			; <UNDEFINED> instruction: 0xf7fe8191
    34c0:	strmi	lr, [r4], -r2, ror #22
    34c4:			; <UNDEFINED> instruction: 0xf0002800
    34c8:			; <UNDEFINED> instruction: 0xf8df81f0
    34cc:	andcs	r1, r6, r4, lsl r4
    34d0:			; <UNDEFINED> instruction: 0xf7fe4479
    34d4:			; <UNDEFINED> instruction: 0xf001ece0
    34d8:			; <UNDEFINED> instruction: 0xf8dff99f
    34dc:	ldrtmi	r2, [r9], -r8, lsl #8
    34e0:			; <UNDEFINED> instruction: 0x4603447a
    34e4:			; <UNDEFINED> instruction: 0xf7fe2004
    34e8:			; <UNDEFINED> instruction: 0x4621ecd0
    34ec:			; <UNDEFINED> instruction: 0xf7fe2006
    34f0:			; <UNDEFINED> instruction: 0x4620ecd2
    34f4:	b	fff414f4 <fchmod@plt+0xfff3f4f4>
    34f8:	tstcs	r0, fp, ror r1
    34fc:			; <UNDEFINED> instruction: 0xf7fe4620
    3500:	stmdacs	r0, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    3504:			; <UNDEFINED> instruction: 0xf001d1aa
    3508:	stmdacs	r0, {r0, r2, r3, r7, r8, fp, ip, sp, lr, pc}
    350c:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
    3510:			; <UNDEFINED> instruction: 0xf0014620
    3514:			; <UNDEFINED> instruction: 0xe79af979
    3518:			; <UNDEFINED> instruction: 0xf0016db0
    351c:			; <UNDEFINED> instruction: 0x4603f991
    3520:			; <UNDEFINED> instruction: 0xf0002800
    3524:	ldrmi	r8, [r8], -r9, ror #1
    3528:	blx	3bf534 <fchmod@plt+0x3bd534>
    352c:	stmdacs	r0, {r2, r9, sl, lr}
    3530:	sbcshi	pc, r6, r0
    3534:			; <UNDEFINED> instruction: 0xf7ff6840
    3538:	strmi	pc, [r3], -r5, lsr #30
    353c:	rsbvs	r4, r3, r0, lsr #12
    3540:			; <UNDEFINED> instruction: 0xf99af001
    3544:			; <UNDEFINED> instruction: 0xf0002800
    3548:			; <UNDEFINED> instruction: 0xf00180af
    354c:			; <UNDEFINED> instruction: 0x4604f9b1
    3550:	rsble	r2, pc, r0, lsl #16
    3554:			; <UNDEFINED> instruction: 0xf9b2f001
    3558:	teqlt	r0, r4, lsl #12
    355c:	andcs	r4, r0, #231424	; 0x38800
    3560:	andsvc	r4, sl, fp, ror r4
    3564:	pop	{r2, ip, sp, pc}
    3568:	blmi	ff6a5530 <fchmod@plt+0xff6a3530>
    356c:	ldmibmi	pc, {r0, r2, r9, sp}^	; <UNPREDICTABLE>
    3570:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    3574:			; <UNDEFINED> instruction: 0xf7fe681e
    3578:	blmi	ff63e150 <fchmod@plt+0xff63c150>
    357c:	stmiapl	fp!, {r0, r1, ip, pc}^
    3580:	movwls	r6, #10267	; 0x281b
    3584:			; <UNDEFINED> instruction: 0xf948f001
    3588:	blls	a9d9c <fchmod@plt+0xa7d9c>
    358c:	ldrtmi	r4, [r0], -r1, lsl #12
    3590:	mrscs	r9, (UNDEF: 17)
    3594:	mrrc	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    3598:	andcs	r4, r6, r1, lsr #12
    359c:	ldcl	7, cr15, [sl], #-1016	; 0xfffffc08
    35a0:			; <UNDEFINED> instruction: 0xf7feb1d0
    35a4:			; <UNDEFINED> instruction: 0x4604eaf0
    35a8:	eorsle	r2, r9, r0, lsl #16
    35ac:	ldrdcs	r4, [r6], -r0
    35b0:			; <UNDEFINED> instruction: 0xf7fe4479
    35b4:			; <UNDEFINED> instruction: 0xf001ec70
    35b8:	bmi	ff3c1a7c <fchmod@plt+0xff3bfa7c>
    35bc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    35c0:	andcs	r4, r3, r3, lsl #12
    35c4:	stcl	7, cr15, [r0], #-1016	; 0xfffffc08
    35c8:	andcs	r4, r6, r1, lsr #12
    35cc:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    35d0:			; <UNDEFINED> instruction: 0xf7fe4620
    35d4:	strb	lr, [r1, lr, lsl #21]
    35d8:			; <UNDEFINED> instruction: 0xf91ef001
    35dc:	smlabtcs	r1, r6, sl, r4
    35e0:			; <UNDEFINED> instruction: 0x4603447a
    35e4:			; <UNDEFINED> instruction: 0xf7fe2003
    35e8:	sbfx	lr, r0, #24, #24
    35ec:	andcs	r4, r5, #189440	; 0x2e400
    35f0:	stmiapl	fp!, {r1, r6, r7, r8, fp, lr}^
    35f4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    35f8:	b	fecc15f8 <fchmod@plt+0xfecbf5f8>
    35fc:			; <UNDEFINED> instruction: 0x90034bb7
    3600:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3604:			; <UNDEFINED> instruction: 0xf0019302
    3608:	bls	101a2c <fchmod@plt+0xffa2c>
    360c:	strmi	r9, [r1], -r2, lsl #22
    3610:	tstls	r0, r0, lsr #12
    3614:			; <UNDEFINED> instruction: 0xf7fe2101
    3618:	andcs	lr, r5, sl, lsl ip
    361c:	bl	1ec161c <fchmod@plt+0x1ebf61c>
    3620:			; <UNDEFINED> instruction: 0xf8faf001
    3624:			; <UNDEFINED> instruction: 0x21014ab6
    3628:			; <UNDEFINED> instruction: 0x4603447a
    362c:			; <UNDEFINED> instruction: 0xf7fe2003
    3630:	ldr	lr, [r3, ip, lsr #24]
    3634:	andcs	r4, r5, #171008	; 0x29c00
    3638:	stmiapl	fp!, {r1, r4, r5, r7, r8, fp, lr}^
    363c:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    3640:	b	fe3c1640 <fchmod@plt+0xfe3bf640>
    3644:	andls	r4, r3, r5, lsr #23
    3648:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    364c:			; <UNDEFINED> instruction: 0xf0019302
    3650:	bls	1019e4 <fchmod@plt+0xff9e4>
    3654:	strmi	r9, [r1], -r2, lsl #22
    3658:	tstls	r0, r0, lsr r6
    365c:			; <UNDEFINED> instruction: 0xf7fe2101
    3660:			; <UNDEFINED> instruction: 0x4621ebf6
    3664:			; <UNDEFINED> instruction: 0xf7fe2006
    3668:	stmdacs	r0, {r1, r2, r4, sl, fp, sp, lr, pc}
    366c:			; <UNDEFINED> instruction: 0xf7fed03a
    3670:	strmi	lr, [r4], -sl, lsl #21
    3674:	eorsle	r2, r5, r0, lsl #16
    3678:	andcs	r4, r6, r3, lsr #19
    367c:			; <UNDEFINED> instruction: 0xf7fe4479
    3680:			; <UNDEFINED> instruction: 0xf001ec0a
    3684:	bmi	fe8819b0 <fchmod@plt+0xfe87f9b0>
    3688:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    368c:	andcs	r4, r3, r3, lsl #12
    3690:	bl	ffec1690 <fchmod@plt+0xffebf690>
    3694:	andcs	r4, r6, r1, lsr #12
    3698:	bl	fff41698 <fchmod@plt+0xfff3f698>
    369c:			; <UNDEFINED> instruction: 0xf7fe4620
    36a0:	andcs	lr, r3, r8, lsr #20
    36a4:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    36a8:	andcs	r4, r5, #141312	; 0x22800
    36ac:	stmiapl	fp!, {r3, r4, r7, r8, fp, lr}^
    36b0:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    36b4:	b	15416b4 <fchmod@plt+0x153f6b4>
    36b8:	andls	r4, r3, r8, lsl #23
    36bc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    36c0:			; <UNDEFINED> instruction: 0xf0019302
    36c4:	stmdavs	r1!, {r0, r3, r5, r7, fp, ip, sp, lr, pc}
    36c8:	blls	a9edc <fchmod@plt+0xa7edc>
    36cc:	ldrtmi	r4, [r0], -r5, lsl #12
    36d0:	smlabtpl	r0, sp, r9, lr
    36d4:			; <UNDEFINED> instruction: 0xf7fe2101
    36d8:			; <UNDEFINED> instruction: 0x2003ebba
    36dc:	stc2l	7, cr15, [lr], #1020	; 0x3fc
    36e0:	stc2	7, cr15, [r4, #1020]!	; 0x3fc
    36e4:			; <UNDEFINED> instruction: 0xf898f001
    36e8:	smlabbcs	r1, sl, sl, r4
    36ec:			; <UNDEFINED> instruction: 0x4603447a
    36f0:			; <UNDEFINED> instruction: 0xf7fe2003
    36f4:	ldrb	lr, [r4, sl, asr #23]
    36f8:	andcs	r4, r5, #120832	; 0x1d800
    36fc:	stmiapl	fp!, {r1, r2, r7, r8, fp, lr}^
    3700:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3704:	b	b41704 <fchmod@plt+0xb3f704>
    3708:			; <UNDEFINED> instruction: 0x6db64b74
    370c:	stmiapl	fp!, {r0, r1, ip, pc}^
    3710:	movwls	r6, #10267	; 0x281b
    3714:			; <UNDEFINED> instruction: 0xf880f001
    3718:	blls	a9f2c <fchmod@plt+0xa7f2c>
    371c:	strmi	r9, [r1], -r0, lsl #12
    3720:	tstls	r1, r0, lsr #12
    3724:			; <UNDEFINED> instruction: 0xf7fe4639
    3728:			; <UNDEFINED> instruction: 0x4638eb92
    372c:	stc2l	7, cr15, [r6], {255}	; 0xff
    3730:			; <UNDEFINED> instruction: 0xf04f2042
    3734:			; <UNDEFINED> instruction: 0xf8880901
    3738:			; <UNDEFINED> instruction: 0xf0019000
    373c:	stmdacs	r0, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    3740:			; <UNDEFINED> instruction: 0xf001d15a
    3744:			; <UNDEFINED> instruction: 0x4606f8bb
    3748:	blmi	1d2fc50 <fchmod@plt+0x1d2dc50>
    374c:	ldmdami	r4!, {r9, sp}^
    3750:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    3754:			; <UNDEFINED> instruction: 0xf001701a
    3758:			; <UNDEFINED> instruction: 0xe678f857
    375c:	andcs	r4, r5, #95232	; 0x17400
    3760:	stmiapl	fp!, {r4, r5, r6, r8, fp, lr}^
    3764:			; <UNDEFINED> instruction: 0xf8d34479
    3768:			; <UNDEFINED> instruction: 0xf7fea000
    376c:	blmi	16fdf5c <fchmod@plt+0x16fbf5c>
    3770:	stmiapl	fp!, {r0, r1, ip, pc}^
    3774:	movwls	r6, #10267	; 0x281b
    3778:			; <UNDEFINED> instruction: 0xf84ef001
    377c:	blls	a9f90 <fchmod@plt+0xa7f90>
    3780:	ldrbmi	r4, [r0], -r1, lsl #12
    3784:	strbmi	r9, [r9], -r0, lsl #2
    3788:	bl	1841788 <fchmod@plt+0x183f788>
    378c:	andcs	r4, r6, r1, lsr r6
    3790:	bl	fe041790 <fchmod@plt+0xfe03f790>
    3794:			; <UNDEFINED> instruction: 0xf7feb1d0
    3798:			; <UNDEFINED> instruction: 0x4606e9f6
    379c:	rsbsle	r2, sl, r0, lsl #16
    37a0:	andcs	r4, r6, r1, ror #18
    37a4:			; <UNDEFINED> instruction: 0xf7fe4479
    37a8:			; <UNDEFINED> instruction: 0xf001eb76
    37ac:	bmi	1801888 <fchmod@plt+0x17ff888>
    37b0:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
    37b4:	andcs	r4, r3, r3, lsl #12
    37b8:	bl	19c17b8 <fchmod@plt+0x19bf7b8>
    37bc:	andcs	r4, r6, r1, lsr r6
    37c0:	bl	1a417c0 <fchmod@plt+0x1a3f7c0>
    37c4:			; <UNDEFINED> instruction: 0xf7fe4630
    37c8:			; <UNDEFINED> instruction: 0xe7bee994
    37cc:			; <UNDEFINED> instruction: 0xf824f001
    37d0:			; <UNDEFINED> instruction: 0x46494a57
    37d4:			; <UNDEFINED> instruction: 0x4603447a
    37d8:			; <UNDEFINED> instruction: 0xf7fe2003
    37dc:	sbfx	lr, r6, #22, #21
    37e0:			; <UNDEFINED> instruction: 0xf81af001
    37e4:			; <UNDEFINED> instruction: 0x46394a53
    37e8:			; <UNDEFINED> instruction: 0x4603447a
    37ec:			; <UNDEFINED> instruction: 0xf7fe2004
    37f0:	andcs	lr, r4, ip, asr #22
    37f4:	stc2l	7, cr15, [r2], #-1020	; 0xfffffc04
    37f8:	ldrsbeq	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
    37fc:			; <UNDEFINED> instruction: 0xf820f001
    3800:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3804:	mcrge	4, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    3808:			; <UNDEFINED> instruction: 0xf852f001
    380c:			; <UNDEFINED> instruction: 0xf856f001
    3810:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3814:	blmi	bf7e80 <fchmod@plt+0xbf5e80>
    3818:	ldrtmi	r2, [r9], -r5, lsl #4
    381c:			; <UNDEFINED> instruction: 0xf8d358eb
    3820:			; <UNDEFINED> instruction: 0xf7fea000
    3824:	blmi	b7dea4 <fchmod@plt+0xb7bea4>
    3828:	stmiapl	fp!, {r0, r1, ip, pc}^
    382c:	movwls	r6, #10267	; 0x281b
    3830:			; <UNDEFINED> instruction: 0xfff2f000
    3834:	blls	aa048 <fchmod@plt+0xa8048>
    3838:	ldrbmi	r4, [r0], -r1, lsl #12
    383c:	strbmi	r9, [r9], -r0, lsl #2
    3840:	bl	141840 <fchmod@plt+0x13f840>
    3844:	andcs	r4, r6, r1, lsr r6
    3848:	bl	941848 <fchmod@plt+0x93f848>
    384c:			; <UNDEFINED> instruction: 0xf7feb178
    3850:			; <UNDEFINED> instruction: 0x4606e99a
    3854:	ldmdbmi	r8!, {r3, r5, r7, r8, ip, sp, pc}
    3858:	ldrbtmi	r2, [r9], #-6
    385c:	bl	6c185c <fchmod@plt+0x6bf85c>
    3860:			; <UNDEFINED> instruction: 0xffdaf000
    3864:			; <UNDEFINED> instruction: 0x46494a35
    3868:			; <UNDEFINED> instruction: 0x4603447a
    386c:			; <UNDEFINED> instruction: 0xf000e7a3
    3870:	bmi	d037c4 <fchmod@plt+0xd017c4>
    3874:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
    3878:	andcs	r4, r3, r3, lsl #12
    387c:	bl	14187c <fchmod@plt+0x13f87c>
    3880:			; <UNDEFINED> instruction: 0xf000e763
    3884:	bmi	c037b0 <fchmod@plt+0xc017b0>
    3888:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
    388c:	andcs	r4, r3, r3, lsl #12
    3890:	b	ffec1890 <fchmod@plt+0xffebf890>
    3894:			; <UNDEFINED> instruction: 0xf000e759
    3898:	bmi	b0379c <fchmod@plt+0xb0179c>
    389c:	ldrbtmi	r4, [sl], #-1609	; 0xfffff9b7
    38a0:	andcs	r4, r3, r3, lsl #12
    38a4:	b	ffc418a4 <fchmod@plt+0xffc3f8a4>
    38a8:			; <UNDEFINED> instruction: 0xf000e74f
    38ac:	bmi	a03788 <fchmod@plt+0xa01788>
    38b0:	ldrbtmi	r4, [sl], #-1593	; 0xfffff9c7
    38b4:	andcs	r4, r4, r3, lsl #12
    38b8:	b	ff9c18b8 <fchmod@plt+0xff9bf8b8>
    38bc:	svclt	0x0000e799
    38c0:	strdeq	r4, [r0], -r6
    38c4:	andeq	r6, r1, r0, lsr #16
    38c8:	ldrdeq	r3, [r0], -r2
    38cc:	andeq	r5, r1, r8, ror r9
    38d0:	strdeq	r6, [r1], -sl
    38d4:	andeq	r0, r0, r4, lsl r2
    38d8:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    38dc:	andeq	r0, r0, r0, lsl r2
    38e0:	andeq	r3, r0, r8, ror #30
    38e4:	strheq	r4, [r0], -r0
    38e8:	andeq	r6, r1, r8, lsl #14
    38ec:	andeq	r3, r0, sl, lsr #29
    38f0:	andeq	r3, r0, r8, lsl #29
    38f4:	andeq	r3, r0, lr, ror lr
    38f8:	andeq	r3, r0, ip, asr lr
    38fc:	andeq	r3, r0, r0, ror #30
    3900:	andeq	r3, r0, r4, lsl lr
    3904:			; <UNDEFINED> instruction: 0x00003fb8
    3908:			; <UNDEFINED> instruction: 0x00003dbc
    390c:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    3910:	andeq	r3, r0, r4, lsl pc
    3914:	andeq	r3, r0, r4, lsr pc
    3918:	andeq	r3, r0, r0, lsr #29
    391c:	andeq	r6, r1, r8, lsl r5
    3920:	andeq	r3, r0, r6, ror #27
    3924:			; <UNDEFINED> instruction: 0x00003cb8
    3928:	muleq	r0, r4, ip
    392c:	andeq	r3, r0, sl, lsl #25
    3930:	andeq	r3, r0, r8, ror #24
    3934:	andeq	r3, r0, r8, lsr #27
    3938:	ldrdeq	r3, [r0], -lr
    393c:	ldrdeq	r3, [r0], -r4
    3940:	andeq	r3, r0, r6, asr #23
    3944:			; <UNDEFINED> instruction: 0x00003bb2
    3948:	muleq	r0, lr, fp
    394c:	ldrdeq	r3, [r0], -lr
    3950:			; <UNDEFINED> instruction: 0x212fb510
    3954:			; <UNDEFINED> instruction: 0xf7fe4604
    3958:			; <UNDEFINED> instruction: 0xb108eab8
    395c:	ldclt	0, cr3, [r0, #-4]
    3960:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3964:	subcs	fp, r0, r8, lsl #10
    3968:	ldc2	0, cr15, [r0, #-0]
    396c:	andcs	r4, r0, #2048	; 0x800
    3970:	andsvs	r4, r8, fp, ror r4
    3974:	stclt	0, cr6, [r8, #-8]
    3978:	andeq	r6, r1, ip, ror r3
    397c:	svcmi	0x00f0e92d
    3980:	blmi	152fba4 <fchmod@plt+0x152dba4>
    3984:	movwls	r4, #21627	; 0x547b
    3988:	rsble	r2, r8, r0, lsl #18
    398c:	strmi	r4, [r7], -sp, lsl #12
    3990:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3994:	ldrbtmi	r4, [lr], #-3664	; 0xfffff1b0
    3998:	strtmi	r4, [r8], -r4, lsl #12
    399c:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39a0:	cfstrsne	mvf4, [r1], #16
    39a4:	strcc	r9, [r1], #-260	; 0xfffffefc
    39a8:			; <UNDEFINED> instruction: 0xf0004608
    39ac:	strls	pc, [r1, -pc, ror #25]
    39b0:			; <UNDEFINED> instruction: 0xf04f9904
    39b4:	andcs	r3, r1, #-67108861	; 0xfc000003
    39b8:	strls	r9, [r0], -r2, lsl #10
    39bc:			; <UNDEFINED> instruction: 0xf7fe4607
    39c0:	addmi	lr, r4, #14336	; 0x3800
    39c4:	teqcs	sp, r6, ror #2
    39c8:			; <UNDEFINED> instruction: 0xf7fe4638
    39cc:	stmdacs	r0, {r1, r6, r7, r8, fp, sp, lr, pc}
    39d0:	blmi	10b7b28 <fchmod@plt+0x10b5b28>
    39d4:	bleq	1fe85c <fchmod@plt+0x1fc85c>
    39d8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    39dc:			; <UNDEFINED> instruction: 0xf1b8a800
    39e0:	subsle	r0, r1, r0, lsl #30
    39e4:	streq	pc, [r4], -sl, lsr #3
    39e8:			; <UNDEFINED> instruction: 0xf8562400
    39ec:	ldrbmi	r5, [sl], -r4, lsl #30
    39f0:	b	13d52d8 <fchmod@plt+0x13d32d8>
    39f4:	strtmi	r0, [r9], -r4, lsl #19
    39f8:	b	ff0419f8 <fchmod@plt+0xff03f9f8>
    39fc:			; <UNDEFINED> instruction: 0xf815b928
    3a00:	blcs	fa34 <fchmod@plt+0xda34>
    3a04:	blcs	f7366c <fchmod@plt+0xf7166c>
    3a08:	strcc	sp, [r1], #-45	; 0xffffffd3
    3a0c:	mvnle	r4, r4, asr #10
    3a10:	stclne	13, cr4, [r3], #-204	; 0xffffff34
    3a14:	ldrbtmi	r0, [sp], #-161	; 0xffffff5f
    3a18:	ldreq	r6, [fp, -fp, rrx]
    3a1c:	tstcc	r4, r8, lsl pc
    3a20:	eorvc	pc, r4, sl, asr #16
    3a24:	movwcs	sp, #5
    3a28:	andcc	pc, r1, sl, asr #16
    3a2c:	pop	{r0, r1, r2, ip, sp, pc}
    3a30:	usub8mi	r8, r0, r0
    3a34:			; <UNDEFINED> instruction: 0xf7fe3144
    3a38:	strmi	lr, [r2], r4, asr #17
    3a3c:	eorsle	r2, r2, r0, lsl #16
    3a40:	blmi	a29e5c <fchmod@plt+0xa27e5c>
    3a44:	stmiapl	fp, {r1, r3, r5, fp, sp, lr}^
    3a48:	addsmi	r6, r1, #1638400	; 0x190000
    3a4c:			; <UNDEFINED> instruction: 0xf8c3bf08
    3a50:	blmi	96ba58 <fchmod@plt+0x969a58>
    3a54:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3a58:	addeq	r6, r9, r8, lsl r0
    3a5c:			; <UNDEFINED> instruction: 0xf000e7e3
    3a60:	strmi	pc, [r7], -r3, asr #25
    3a64:	strtmi	lr, [r8], -pc, lsr #15
    3a68:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a6c:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    3a70:			; <UNDEFINED> instruction: 0xf843681b
    3a74:	andlt	r7, r7, r9
    3a78:	svchi	0x00f0e8bd
    3a7c:	andlt	r4, r7, r8, lsr r6
    3a80:	svcmi	0x00f0e8bd
    3a84:	ldmdalt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a88:	tstcs	r4, r1, lsl #4
    3a8c:			; <UNDEFINED> instruction: 0xf8ca605a
    3a90:	strb	r7, [r8, r0]
    3a94:	rsbcs	r4, r4, #22528	; 0x5800
    3a98:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    3a9c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3aa0:			; <UNDEFINED> instruction: 0xf7fe4478
    3aa4:	ldmdbmi	r5, {r3, r5, r7, r9, fp, sp, lr, pc}
    3aa8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3aac:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ab0:	blmi	4ea2cc <fchmod@plt+0x4e82cc>
    3ab4:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ab8:	b	16c1ab8 <fchmod@plt+0x16bfab8>
    3abc:	movwcs	lr, #2517	; 0x9d5
    3ac0:	rsbvs	r3, fp, r1, lsl #22
    3ac4:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3ac8:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3acc:	ldrdge	lr, [r0, -r5]
    3ad0:	str	r0, [r8, r9, lsl #1]!
    3ad4:	andeq	r5, r1, r0, asr #8
    3ad8:	andeq	r3, r0, r6, ror #31
    3adc:	andeq	r6, r1, r4, lsl r3
    3ae0:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    3ae4:	andeq	r0, r0, r0, lsr r2
    3ae8:	muleq	r1, r8, r2
    3aec:	andeq	r6, r1, lr, ror r2
    3af0:	andeq	r3, r0, ip, asr #31
    3af4:	andeq	r3, r0, r6, ror #29
    3af8:	andeq	r3, r0, ip, ror #29
    3afc:	strdeq	r3, [r0], -sl
    3b00:	andeq	r0, r0, r4, lsl r2
    3b04:	svcmi	0x00f0e92d
    3b08:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    3b0c:	blhi	befc8 <fchmod@plt+0xbcfc8>
    3b10:	blmi	fd6410 <fchmod@plt+0xfd4410>
    3b14:			; <UNDEFINED> instruction: 0xf2ad447a
    3b18:	ldmpl	r3, {r2, r3, r4, r8, sl, fp, lr}^
    3b1c:			; <UNDEFINED> instruction: 0xf8cd681b
    3b20:			; <UNDEFINED> instruction: 0xf04f3414
    3b24:	stclle	3, cr0, [r8, #-0]
    3b28:			; <UNDEFINED> instruction: 0xf1a14b3a
    3b2c:			; <UNDEFINED> instruction: 0xf8df0904
    3b30:			; <UNDEFINED> instruction: 0xf04fa0e8
    3b34:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
    3b38:	blmi	e2874c <fchmod@plt+0xe2674c>
    3b3c:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    3b40:	bcc	43f368 <fchmod@plt+0x43d368>
    3b44:	svcvs	0x0004f859
    3b48:			; <UNDEFINED> instruction: 0xf7fe4630
    3b4c:			; <UNDEFINED> instruction: 0xf5b0e8fc
    3b50:	eorle	r6, pc, #128, 30	; 0x200
    3b54:			; <UNDEFINED> instruction: 0x4630213d
    3b58:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b5c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3b60:			; <UNDEFINED> instruction: 0xf8dad03a
    3b64:	ldrbmi	r4, [r5], -r0
    3b68:	sub	fp, r8, r4, lsr #18
    3b6c:	svcmi	0x0004f855
    3b70:	suble	r2, r4, r0, lsl #24
    3b74:			; <UNDEFINED> instruction: 0xf7fe4620
    3b78:	strtmi	lr, [r1], -r6, ror #17
    3b7c:	ldrtmi	r4, [r0], -r2, lsl #12
    3b80:	ldmib	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b84:	mvnsle	r2, r0, lsl #16
    3b88:	blne	fefeefa4 <fchmod@plt+0xfefecfa4>
    3b8c:	ldrtmi	r4, [r1], -r4, lsl #12
    3b90:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3b94:			; <UNDEFINED> instruction: 0x4628463a
    3b98:	svc	0x00eef7fd
    3b9c:	bne	43f404 <fchmod@plt+0x43d404>
    3ba0:	strtmi	r2, [r0], -r5, lsl #4
    3ba4:			; <UNDEFINED> instruction: 0xf7fd55ec
    3ba8:			; <UNDEFINED> instruction: 0x462aefdc
    3bac:	andcs	r4, r1, r1, lsl #12
    3bb0:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bb4:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    3bb8:	bmi	6782d0 <fchmod@plt+0x6762d0>
    3bbc:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3bc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3bc4:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    3bc8:	tstle	sp, sl, asr r0
    3bcc:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    3bd0:	blhi	beecc <fchmod@plt+0xbcecc>
    3bd4:	svchi	0x00f0e8bd
    3bd8:			; <UNDEFINED> instruction: 0xac059a03
    3bdc:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3be0:	andlt	pc, r4, sp, asr #17
    3be4:			; <UNDEFINED> instruction: 0x46204619
    3be8:	andcs	r9, r1, #0, 4
    3bec:			; <UNDEFINED> instruction: 0xf7fe4493
    3bf0:			; <UNDEFINED> instruction: 0xf8d9e9f6
    3bf4:	strtmi	r1, [r0], -r0
    3bf8:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3bfc:			; <UNDEFINED> instruction: 0x4630e7da
    3c00:			; <UNDEFINED> instruction: 0xf7ff2100
    3c04:			; <UNDEFINED> instruction: 0xe7d5febb
    3c08:	svc	0x00c8f7fd
    3c0c:			; <UNDEFINED> instruction: 0x000152b0
    3c10:	andeq	r0, r0, r8, lsl #4
    3c14:	andeq	r3, r0, r6, lsl #29
    3c18:	andeq	r5, r1, r8, asr #11
    3c1c:	andeq	r3, r0, r2, lsl #29
    3c20:	andeq	r5, r1, r6, lsl #4
    3c24:	mvnsmi	lr, #737280	; 0xb4000
    3c28:	bmi	c568f0 <fchmod@plt+0xc548f0>
    3c2c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3c30:			; <UNDEFINED> instruction: 0xf8d6681e
    3c34:			; <UNDEFINED> instruction: 0xf1b99000
    3c38:	suble	r0, r5, r0, lsl #30
    3c3c:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
    3c40:	ldrbtmi	r4, [r8], #1591	; 0x637
    3c44:	ldrdmi	pc, [r0], -r8
    3c48:	stmdblt	r4!, {r0, r2, r6, r9, sl, lr}
    3c4c:			; <UNDEFINED> instruction: 0xf855e047
    3c50:	stccs	15, cr4, [r0], {4}
    3c54:	strtmi	sp, [r0], -r3, asr #32
    3c58:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c5c:	strmi	r4, [r2], -r1, lsr #12
    3c60:			; <UNDEFINED> instruction: 0xf7fe4648
    3c64:	stmdacs	r0, {r2, r3, r7, r8, fp, sp, lr, pc}
    3c68:	ldmdavs	fp!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    3c6c:			; <UNDEFINED> instruction: 0x463bb153
    3c70:			; <UNDEFINED> instruction: 0xf843685a
    3c74:	bcs	e88c <fchmod@plt+0xc88c>
    3c78:			; <UNDEFINED> instruction: 0xf8d7d1fa
    3c7c:			; <UNDEFINED> instruction: 0xf1b99000
    3c80:	bicsle	r0, pc, r0, lsl #30
    3c84:	mvnslt	r6, r5, lsr r8
    3c88:	ldrbtmi	r4, [pc], #-3867	; 3c90 <fchmod@plt+0x1c90>
    3c8c:			; <UNDEFINED> instruction: 0xf1076bbc
    3c90:	mvnslt	r0, r8, lsr r8
    3c94:			; <UNDEFINED> instruction: 0xf7fe4620
    3c98:			; <UNDEFINED> instruction: 0x4621e856
    3c9c:	strtmi	r4, [r8], -r2, lsl #12
    3ca0:	stmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ca4:	strmi	r2, [r3], -pc, lsr #2
    3ca8:	ldmdblt	fp!, {r3, r5, r9, sl, lr}^
    3cac:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3cb0:	ldmdavs	r3!, {r5, r6, r8, ip, sp, pc}
    3cb4:	ldrtmi	fp, [r3], -r3, asr #2
    3cb8:			; <UNDEFINED> instruction: 0xf843685a
    3cbc:	bcs	e8d4 <fchmod@plt+0xc8d4>
    3cc0:	ldmdavs	r5!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    3cc4:	mvnle	r2, r0, lsl #26
    3cc8:	mvnshi	lr, #12386304	; 0xbd0000
    3ccc:	svcmi	0x0004f858
    3cd0:	bicsle	r2, pc, r0, lsl #24
    3cd4:	svcpl	0x0004f856
    3cd8:	bicsle	r2, r7, r0, lsl #26
    3cdc:			; <UNDEFINED> instruction: 0xf857e7f4
    3ce0:			; <UNDEFINED> instruction: 0xf1b99f04
    3ce4:			; <UNDEFINED> instruction: 0xd1ad0f00
    3ce8:	svclt	0x0000e7cc
    3cec:	muleq	r1, r8, r1
    3cf0:	andeq	r0, r0, r0, lsr r2
    3cf4:	andeq	r5, r1, r2, asr #9
    3cf8:	andeq	r5, r1, sl, ror r4
    3cfc:			; <UNDEFINED> instruction: 0xf7fdb538
    3d00:	strmi	lr, [r4], -r6, asr #29
    3d04:	mcr	7, 7, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3d08:	tstlt	ip, r5, lsl #12
    3d0c:	stmdblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
    3d10:	pop	{r3, r5, r9, sl, lr}
    3d14:			; <UNDEFINED> instruction: 0xf0004038
    3d18:			; <UNDEFINED> instruction: 0x4620ba9d
    3d1c:			; <UNDEFINED> instruction: 0xf9fef000
    3d20:	rscsle	r2, r5, r0, lsl #16
    3d24:	adcmi	r6, fp, #8585216	; 0x830000
    3d28:	ldfltd	f5, [r8, #-968]!	; 0xfffffc38
    3d2c:	strmi	r2, [r1], -r0, lsl #18
    3d30:	blmi	ed5e20 <fchmod@plt+0xed3e20>
    3d34:	ldrblt	r4, [r0, #1144]!	; 0x478
    3d38:	stmiapl	r3, {r0, r2, r7, ip, sp, pc}^
    3d3c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    3d40:	svclt	0x00184d38
    3d44:	strmi	pc, [r0], #-1103	; 0xfffffbb1
    3d48:	movwls	r6, #14363	; 0x381b
    3d4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3d50:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
    3d54:	tstlt	sl, r2, lsl #6
    3d58:	strteq	pc, [r0], #-68	; 0xffffffbc
    3d5c:	blge	9662c <fchmod@plt+0x9462c>
    3d60:	ldrbtmi	r4, [sl], #-2098	; 0xfffff7ce
    3d64:			; <UNDEFINED> instruction: 0xf7fd4478
    3d68:	strmi	lr, [r6], -r6, lsl #29
    3d6c:	strtmi	fp, [r1], -r8, ror #19
    3d70:			; <UNDEFINED> instruction: 0xf7fd9802
    3d74:			; <UNDEFINED> instruction: 0x4604eef0
    3d78:	pushmi	{r3, r4, r6, r8, r9, fp, ip, sp, pc}
    3d7c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3d80:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3d84:	stmiapl	fp!, {r0, r1, r3, r5, r8, r9, fp, lr}^
    3d88:			; <UNDEFINED> instruction: 0xf7fe6819
    3d8c:	stmdals	r2, {r1, r4, r5, r6, r7, fp, sp, lr, pc}
    3d90:			; <UNDEFINED> instruction: 0xf7fd4621
    3d94:	bmi	a3f994 <fchmod@plt+0xa3d994>
    3d98:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    3d9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3da0:	subsmi	r9, sl, r3, lsl #22
    3da4:	andlt	sp, r5, r3, lsl r1
    3da8:	blmi	8b3570 <fchmod@plt+0x8b1570>
    3dac:	stmdbmi	r3!, {r0, r2, r9, sp}
    3db0:	stmiapl	fp!, {sp}^
    3db4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3db8:	mrc	7, 6, APSR_nzcv, cr2, cr13, {7}
    3dbc:	tstcs	r1, r3, lsr r6
    3dc0:	strtmi	r4, [r0], -r2, lsl #12
    3dc4:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dc8:			; <UNDEFINED> instruction: 0xf7fd200a
    3dcc:			; <UNDEFINED> instruction: 0xf7fdefa4
    3dd0:	blmi	63f970 <fchmod@plt+0x63d970>
    3dd4:	ldmdbmi	sl, {r0, r2, r9, sp}
    3dd8:	stmiapl	sp!, {r4, r5, r9, sl, lr}^
    3ddc:	stmdavs	pc!, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3de0:	mrc	7, 5, APSR_nzcv, cr14, cr13, {7}
    3de4:	andls	r4, r1, r1, lsr #12
    3de8:			; <UNDEFINED> instruction: 0xf7fd9802
    3dec:	bls	7f96c <fchmod@plt+0x7d96c>
    3df0:	strmi	r2, [r3], -r1, lsl #2
    3df4:			; <UNDEFINED> instruction: 0xf7fe4638
    3df8:	ldmdbmi	r2, {r1, r3, r5, fp, sp, lr, pc}
    3dfc:	ldrtmi	r2, [r0], -r5, lsl #4
    3e00:			; <UNDEFINED> instruction: 0xf7fd4479
    3e04:	stmdavs	r9!, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    3e08:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e0c:	strtmi	r9, [r1], -r2, lsl #16
    3e10:	mrc	7, 5, APSR_nzcv, cr14, cr13, {7}
    3e14:			; <UNDEFINED> instruction: 0xf7fd200a
    3e18:	svclt	0x0000ef7e
    3e1c:	muleq	r1, r0, r0
    3e20:	andeq	r0, r0, r8, lsl #4
    3e24:	andeq	r5, r1, r2, ror r0
    3e28:	andeq	r5, r1, sl, ror #7
    3e2c:	andeq	r3, r0, r8, ror #15
    3e30:	andeq	r3, r0, r2, asr #26
    3e34:	andeq	r0, r0, r4, lsl r2
    3e38:	andeq	r5, r1, sl, lsr #32
    3e3c:			; <UNDEFINED> instruction: 0x00003cbc
    3e40:			; <UNDEFINED> instruction: 0x00003cbc
    3e44:	andeq	r3, r0, r4, lsr #25
    3e48:	andcs	r4, r4, r3, lsr sl
    3e4c:	ldrlt	r4, [r0, #-2867]	; 0xfffff4cd
    3e50:	addlt	r4, r6, sl, ror r4
    3e54:	andcs	r5, r0, #13828096	; 0xd30000
    3e58:	strtmi	r4, [r1], -ip, ror #12
    3e5c:	movwls	r6, #22555	; 0x581b
    3e60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3e64:	stmib	sp, {r8, r9, sp}^
    3e68:	stmib	sp, {r1, r8, r9, sp}^
    3e6c:			; <UNDEFINED> instruction: 0xf7fd2300
    3e70:	strtmi	lr, [r1], -r0, lsr #28
    3e74:			; <UNDEFINED> instruction: 0xf04f2009
    3e78:			; <UNDEFINED> instruction: 0xf04f32ff
    3e7c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    3e80:	stmib	sp, {r1, r8, r9, sp}^
    3e84:			; <UNDEFINED> instruction: 0xf7fd2300
    3e88:			; <UNDEFINED> instruction: 0x4621ee14
    3e8c:			; <UNDEFINED> instruction: 0xf7fd2000
    3e90:			; <UNDEFINED> instruction: 0x4621ee10
    3e94:			; <UNDEFINED> instruction: 0xf7fd2002
    3e98:	strtmi	lr, [r1], -ip, lsl #28
    3e9c:			; <UNDEFINED> instruction: 0xf7fd2001
    3ea0:	strtmi	lr, [r1], -r8, lsl #28
    3ea4:			; <UNDEFINED> instruction: 0xf7fd2007
    3ea8:	strtmi	lr, [r1], -r4, lsl #28
    3eac:			; <UNDEFINED> instruction: 0xf7fd2005
    3eb0:	strtmi	lr, [r1], -r0, lsl #28
    3eb4:			; <UNDEFINED> instruction: 0xf7fd2003
    3eb8:	strdcs	lr, [r1, -ip]
    3ebc:			; <UNDEFINED> instruction: 0xf7fd200e
    3ec0:	tstcs	r1, lr, lsr lr
    3ec4:			; <UNDEFINED> instruction: 0xf7fd4608
    3ec8:	tstcs	r1, sl, lsr lr
    3ecc:			; <UNDEFINED> instruction: 0xf7fd2002
    3ed0:	tstcs	r1, r6, lsr lr
    3ed4:			; <UNDEFINED> instruction: 0xf7fd200d
    3ed8:	tstcs	r1, r2, lsr lr
    3edc:			; <UNDEFINED> instruction: 0xf7fd2003
    3ee0:	tstcs	r1, lr, lsr #28
    3ee4:			; <UNDEFINED> instruction: 0xf7fd200f
    3ee8:	tstcs	r1, sl, lsr #28
    3eec:			; <UNDEFINED> instruction: 0xf7fd2014
    3ef0:	tstcs	r1, r6, lsr #28
    3ef4:			; <UNDEFINED> instruction: 0xf7fd2016
    3ef8:	eorscs	lr, pc, r2, lsr #28
    3efc:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f00:	blmi	196724 <fchmod@plt+0x194724>
    3f04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f08:	blls	15df78 <fchmod@plt+0x15bf78>
    3f0c:	qaddle	r4, sl, r1
    3f10:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
    3f14:	mcr	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3f18:	andeq	r4, r1, r4, ror pc
    3f1c:	andeq	r0, r0, r8, lsl #4
    3f20:	andeq	r4, r1, r0, asr #29
    3f24:	svcmi	0x00f0e92d
    3f28:	blmi	1c4b768 <fchmod@plt+0x1c49768>
    3f2c:	ldrbtmi	fp, [fp], #-133	; 0xffffff7b
    3f30:	stclle	3, cr9, [ip, #-8]
    3f34:			; <UNDEFINED> instruction: 0x81bcf8df
    3f38:	ldrmi	r4, [r4], -r2, lsl #13
    3f3c:	ldrbtmi	r2, [r8], #1281	; 0x501
    3f40:	strtmi	r2, [r1], r0, lsl #14
    3f44:	bllt	14209c <fchmod@plt+0x14009c>
    3f48:	ldrbmi	r4, [r8], -r1, asr #12
    3f4c:	stc	7, cr15, [ip, #1012]	; 0x3f4
    3f50:	ldrbmi	fp, [r8], -r8, lsr #2
    3f54:			; <UNDEFINED> instruction: 0xf7fd4651
    3f58:	strtmi	lr, [fp], -r8, lsl #27
    3f5c:	svccs	0x0000b928
    3f60:	adcsmi	sp, r5, #56, 2
    3f64:	suble	r4, sl, fp, lsr #12
    3f68:	addsmi	r6, lr, #2555904	; 0x270000
    3f6c:	streq	pc, [r1, #-261]	; 0xfffffefb
    3f70:	cmnlt	r7, #59136	; 0xe700
    3f74:	svc	0x002ef7fd
    3f78:			; <UNDEFINED> instruction: 0xf7fd4604
    3f7c:	strmi	lr, [r1], -ip, lsr #30
    3f80:			; <UNDEFINED> instruction: 0xf7fd4620
    3f84:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3f88:			; <UNDEFINED> instruction: 0xf7fdd151
    3f8c:	strmi	lr, [r4], -r4, lsr #27
    3f90:	stc	7, cr15, [r0, #1012]!	; 0x3f4
    3f94:	strtmi	r4, [r0], -r1, lsl #12
    3f98:	mcr	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3f9c:	stmdacs	r0, {r2, r9, sl, lr}
    3fa0:	ldmdavc	fp!, {r0, r2, r6, r8, ip, lr, pc}
    3fa4:			; <UNDEFINED> instruction: 0xf0402b2f
    3fa8:	strmi	r8, [r1], -sp, lsl #1
    3fac:			; <UNDEFINED> instruction: 0xf7fd4638
    3fb0:			; <UNDEFINED> instruction: 0x4605ef54
    3fb4:	cmnle	pc, r0, lsl #16
    3fb8:			; <UNDEFINED> instruction: 0xf7fd4638
    3fbc:			; <UNDEFINED> instruction: 0x4604ee14
    3fc0:	cmnle	r3, r0, lsl #16
    3fc4:			; <UNDEFINED> instruction: 0xf7fd4638
    3fc8:	stmdacs	r0, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
    3fcc:	andlt	sp, r5, lr, asr #2
    3fd0:	svchi	0x00f0e8bd
    3fd4:	andcs	r9, r5, #2, 26	; 0x80
    3fd8:	andcs	r4, r0, r7, asr #22
    3fdc:	stmiapl	fp!, {r0, r1, r2, r6, r8, fp, lr}^
    3fe0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3fe4:	ldc	7, cr15, [ip, #1012]!	; 0x3f4
    3fe8:	tstcs	r1, r5, asr #22
    3fec:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3ff0:	strtmi	r4, [r0], -r2, lsl #12
    3ff4:	svc	0x002af7fd
    3ff8:			; <UNDEFINED> instruction: 0xf7fd2003
    3ffc:	cdpls	14, 0, cr14, cr2, cr12, {4}
    4000:	blmi	f4c81c <fchmod@plt+0xf4a81c>
    4004:	ldmdbmi	pc!, {r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    4008:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    400c:			; <UNDEFINED> instruction: 0xf7fd681d
    4010:	blmi	eff6b8 <fchmod@plt+0xefd6b8>
    4014:			; <UNDEFINED> instruction: 0xf8d92101
    4018:	ldmpl	r3!, {lr}^
    401c:	ldmdavs	fp, {sl, ip, pc}
    4020:	strtmi	r4, [r8], -r2, lsl #12
    4024:	svc	0x0012f7fd
    4028:			; <UNDEFINED> instruction: 0xf7fd2003
    402c:	stcls	14, cr14, [r2, #-464]	; 0xfffffe30
    4030:	blmi	c4c84c <fchmod@plt+0xc4a84c>
    4034:	ldmdbmi	r4!, {sp}
    4038:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    403c:			; <UNDEFINED> instruction: 0xf7fd681c
    4040:	blmi	bff688 <fchmod@plt+0xbfd688>
    4044:	stmiapl	fp!, {r0, r1, ip, pc}^
    4048:	movwls	r6, #10267	; 0x281b
    404c:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    4050:			; <UNDEFINED> instruction: 0xf7fd6800
    4054:	ldmib	sp, {r2, r5, r9, sl, fp, sp, lr, pc}^
    4058:	strmi	r3, [r1], -r2, lsl #4
    405c:	tstls	r0, r0, lsr #12
    4060:			; <UNDEFINED> instruction: 0xf7fd2101
    4064:	strdcs	lr, [r1], -r4
    4068:	mrc	7, 2, APSR_nzcv, cr4, cr13, {7}
    406c:	strtmi	r4, [r0], -r7, lsr #18
    4070:	andcs	r4, r5, #33792	; 0x8400
    4074:	cfstrsls	mvf4, [r2, #-484]	; 0xfffffe1c
    4078:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    407c:	ldcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4080:	andls	r4, r3, pc, lsl fp
    4084:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4088:			; <UNDEFINED> instruction: 0xf7fd9302
    408c:	stmdavs	r0, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    4090:	mcr	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    4094:	andcc	lr, r2, #3620864	; 0x374000
    4098:	strtmi	r4, [r0], -r1, lsl #12
    409c:	smlabtvc	r0, sp, r9, lr
    40a0:			; <UNDEFINED> instruction: 0xf7fd2101
    40a4:	ldrdcs	lr, [r3], -r4
    40a8:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    40ac:			; <UNDEFINED> instruction: 0x46284918
    40b0:	andcs	r4, r5, #17408	; 0x4400
    40b4:			; <UNDEFINED> instruction: 0xe7de4479
    40b8:			; <UNDEFINED> instruction: 0x46204916
    40bc:	andcs	r4, r5, #14336	; 0x3800
    40c0:			; <UNDEFINED> instruction: 0xe7d84479
    40c4:	andcs	r9, r5, #2, 26	; 0x80
    40c8:	ldmdbmi	r3, {r0, r1, r3, r8, r9, fp, lr}
    40cc:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    40d0:			; <UNDEFINED> instruction: 0xf7fd681c
    40d4:	blmi	2bf5f4 <fchmod@plt+0x2bd5f4>
    40d8:	stmiapl	fp!, {r0, r8, sp}^
    40dc:	ldmdavs	fp, {r8, r9, sl, ip, pc}
    40e0:	strtmi	r4, [r0], -r2, lsl #12
    40e4:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    40e8:			; <UNDEFINED> instruction: 0xf7fd2003
    40ec:	svclt	0x0000ee14
    40f0:	muleq	r1, r6, lr
    40f4:	andeq	r3, r0, sl, lsr #23
    40f8:	andeq	r0, r0, r4, lsl r2
    40fc:	andeq	r3, r0, r0, lsl fp
    4100:	andeq	r0, r0, r0, lsl r2
    4104:	andeq	r3, r0, r6, lsl #22
    4108:	strdeq	r3, [r0], -lr
    410c:	andeq	r3, r0, r4, ror #22
    4110:	strdeq	r3, [r0], -r4
    4114:			; <UNDEFINED> instruction: 0x00003abc
    4118:	andeq	r3, r0, lr, lsl #21
    411c:	blmi	1156a34 <fchmod@plt+0x1154a34>
    4120:	push	{r1, r3, r4, r5, r6, sl, lr}
    4124:			; <UNDEFINED> instruction: 0x46804ff0
    4128:	ldrdlt	r5, [r5], r3
    412c:			; <UNDEFINED> instruction: 0xf8df201c
    4130:	ldmdavs	fp, {r3, r8, sp, pc}
    4134:			; <UNDEFINED> instruction: 0xf04f9303
    4138:			; <UNDEFINED> instruction: 0xf7fd0300
    413c:	ldrbtmi	lr, [sl], #3492	; 0xda4
    4140:	rsble	r2, r5, r0, lsl #16
    4144:			; <UNDEFINED> instruction: 0xf10d2400
    4148:	strmi	r0, [r7], -r8, lsl #18
    414c:	vst1.8	{d20-d22}, [pc :128], r6
    4150:	strtmi	r7, [r0], -r0, lsl #23
    4154:			; <UNDEFINED> instruction: 0x96024659
    4158:	ldc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    415c:			; <UNDEFINED> instruction: 0xb3284604
    4160:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4164:			; <UNDEFINED> instruction: 0x4622465b
    4168:	andvs	r4, r6, r9, lsr r6
    416c:			; <UNDEFINED> instruction: 0xf8cd4605
    4170:	strbmi	r9, [r0], -r0
    4174:	mcr	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    4178:	blls	b25c0 <fchmod@plt+0xb05c0>
    417c:	ldrhtle	r4, [fp], -fp
    4180:	blcs	89e234 <fchmod@plt+0x89c234>
    4184:			; <UNDEFINED> instruction: 0xf1bbd125
    4188:	svclt	0x00384f80
    418c:	bleq	fe2fead0 <fchmod@plt+0xfe2fcad0>
    4190:			; <UNDEFINED> instruction: 0xf1bbd3df
    4194:			; <UNDEFINED> instruction: 0xd01c3fff
    4198:	blcc	2dc <fdopen@plt-0x1750>
    419c:	ldrbmi	r4, [r9], -r0, lsr #12
    41a0:			; <UNDEFINED> instruction: 0xf7fd9602
    41a4:	strmi	lr, [r4], -lr, lsl #26
    41a8:	bicsle	r2, r9, r0, lsl #16
    41ac:	andcs	r4, r5, #35840	; 0x8c00
    41b0:			; <UNDEFINED> instruction: 0xf85a4923
    41b4:	ldrbtmi	r3, [r9], #-3
    41b8:			; <UNDEFINED> instruction: 0xf7fd681c
    41bc:	blmi	87f50c <fchmod@plt+0x87d50c>
    41c0:			; <UNDEFINED> instruction: 0x4602447b
    41c4:	strtmi	r2, [r0], -r1, lsl #2
    41c8:	mcr	7, 2, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    41cc:			; <UNDEFINED> instruction: 0xf7fd200d
    41d0:	strtmi	lr, [r0], -r2, lsr #27
    41d4:			; <UNDEFINED> instruction: 0xf7fd2400
    41d8:	ldrtmi	lr, [r8], -ip, lsl #25
    41dc:	stc	7, cr15, [r8], {253}	; 0xfd
    41e0:	blmi	516a4c <fchmod@plt+0x514a4c>
    41e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    41e8:	blls	de258 <fchmod@plt+0xdc258>
    41ec:	tstle	ip, sl, asr r0
    41f0:	andlt	r4, r5, r0, lsr #12
    41f4:	svchi	0x00f0e8bd
    41f8:			; <UNDEFINED> instruction: 0xf0004638
    41fc:	strmi	pc, [r3], -r5, lsr #23
    4200:	ldrmi	r4, [ip], -r0, lsr #12
    4204:	ldcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    4208:			; <UNDEFINED> instruction: 0xf7fd4638
    420c:			; <UNDEFINED> instruction: 0xe7e7ec72
    4210:	andcs	r4, r5, #10240	; 0x2800
    4214:			; <UNDEFINED> instruction: 0xf85a490d
    4218:	ldrbtmi	r3, [r9], #-3
    421c:			; <UNDEFINED> instruction: 0xf7fd681c
    4220:	blmi	2ff4a8 <fchmod@plt+0x2fd4a8>
    4224:			; <UNDEFINED> instruction: 0x4602447b
    4228:			; <UNDEFINED> instruction: 0xf7fde7cc
    422c:	svclt	0x0000ecb8
    4230:	andeq	r4, r1, r4, lsr #25
    4234:	andeq	r0, r0, r8, lsl #4
    4238:	andeq	r4, r1, r6, lsl #25
    423c:	andeq	r0, r0, r4, lsl r2
    4240:	muleq	r0, sl, r2
    4244:	andeq	r3, r0, r4, asr #20
    4248:	andeq	r4, r1, r0, ror #23
    424c:	andeq	r3, r0, r6, lsr r2
    4250:	andeq	r3, r0, r0, ror #19
    4254:	blmi	1156b6c <fchmod@plt+0x1154b6c>
    4258:	push	{r1, r3, r4, r5, r6, sl, lr}
    425c:			; <UNDEFINED> instruction: 0x46804ff0
    4260:	ldrdlt	r5, [r5], r3
    4264:			; <UNDEFINED> instruction: 0xf8df201c
    4268:	ldmdavs	fp, {r3, r8, sp, pc}
    426c:			; <UNDEFINED> instruction: 0xf04f9303
    4270:			; <UNDEFINED> instruction: 0xf7fd0300
    4274:	ldrbtmi	lr, [sl], #3336	; 0xd08
    4278:	rsble	r2, r5, r0, lsl #16
    427c:			; <UNDEFINED> instruction: 0xf10d2400
    4280:	strmi	r0, [r7], -r8, lsl #18
    4284:	vst1.8	{d20-d22}, [pc :128], r6
    4288:	strtmi	r7, [r0], -r0, lsl #23
    428c:			; <UNDEFINED> instruction: 0x96024659
    4290:	ldc	7, cr15, [r6], {253}	; 0xfd
    4294:			; <UNDEFINED> instruction: 0xb3284604
    4298:	stc	7, cr15, [sl, #1012]	; 0x3f4
    429c:			; <UNDEFINED> instruction: 0x4622465b
    42a0:	andvs	r4, r6, r9, lsr r6
    42a4:			; <UNDEFINED> instruction: 0xf8cd4605
    42a8:	strbmi	r9, [r0], -r0
    42ac:	bl	ff2c22a8 <fchmod@plt+0xff2c02a8>
    42b0:	blls	b26f8 <fchmod@plt+0xb06f8>
    42b4:	ldrhtle	r4, [fp], -fp
    42b8:	blcs	89e36c <fchmod@plt+0x89c36c>
    42bc:			; <UNDEFINED> instruction: 0xf1bbd125
    42c0:	svclt	0x00384f80
    42c4:	bleq	fe2fec08 <fchmod@plt+0xfe2fcc08>
    42c8:			; <UNDEFINED> instruction: 0xf1bbd3df
    42cc:			; <UNDEFINED> instruction: 0xd01c3fff
    42d0:	blcc	414 <fdopen@plt-0x1618>
    42d4:	ldrbmi	r4, [r9], -r0, lsr #12
    42d8:			; <UNDEFINED> instruction: 0xf7fd9602
    42dc:			; <UNDEFINED> instruction: 0x4604ec72
    42e0:	bicsle	r2, r9, r0, lsl #16
    42e4:	andcs	r4, r5, #35840	; 0x8c00
    42e8:			; <UNDEFINED> instruction: 0xf85a4923
    42ec:	ldrbtmi	r3, [r9], #-3
    42f0:			; <UNDEFINED> instruction: 0xf7fd681c
    42f4:	blmi	87f3d4 <fchmod@plt+0x87d3d4>
    42f8:			; <UNDEFINED> instruction: 0x4602447b
    42fc:	strtmi	r2, [r0], -r1, lsl #2
    4300:	stc	7, cr15, [r4, #1012]!	; 0x3f4
    4304:			; <UNDEFINED> instruction: 0xf7fd200d
    4308:	strtmi	lr, [r0], -r6, lsl #26
    430c:			; <UNDEFINED> instruction: 0xf7fd2400
    4310:			; <UNDEFINED> instruction: 0x4638ebf0
    4314:	bl	ffb42310 <fchmod@plt+0xffb40310>
    4318:	blmi	516b84 <fchmod@plt+0x514b84>
    431c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4320:	blls	de390 <fchmod@plt+0xdc390>
    4324:	tstle	ip, sl, asr r0
    4328:	andlt	r4, r5, r0, lsr #12
    432c:	svchi	0x00f0e8bd
    4330:			; <UNDEFINED> instruction: 0xf0004638
    4334:	strmi	pc, [r3], -r9, lsl #22
    4338:	ldrmi	r4, [ip], -r0, lsr #12
    433c:	bl	ff642338 <fchmod@plt+0xff640338>
    4340:			; <UNDEFINED> instruction: 0xf7fd4638
    4344:	ubfx	lr, r6, #23, #8
    4348:	andcs	r4, r5, #10240	; 0x2800
    434c:			; <UNDEFINED> instruction: 0xf85a490d
    4350:	ldrbtmi	r3, [r9], #-3
    4354:			; <UNDEFINED> instruction: 0xf7fd681c
    4358:	blmi	2ff370 <fchmod@plt+0x2fd370>
    435c:			; <UNDEFINED> instruction: 0x4602447b
    4360:			; <UNDEFINED> instruction: 0xf7fde7cc
    4364:	svclt	0x0000ec1c
    4368:	andeq	r4, r1, ip, ror #22
    436c:	andeq	r0, r0, r8, lsl #4
    4370:	andeq	r4, r1, lr, asr #22
    4374:	andeq	r0, r0, r4, lsl r2
    4378:	andeq	r3, r0, r2, ror #2
    437c:	andeq	r3, r0, r8, lsl r9
    4380:	andeq	r4, r1, r8, lsr #21
    4384:	strdeq	r3, [r0], -lr
    4388:			; <UNDEFINED> instruction: 0x000038b4
    438c:	addlt	fp, r5, r0, lsr r5
    4390:	ldcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    4394:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    4398:	andlt	fp, r5, r8, lsl #2
    439c:	blmi	3f3864 <fchmod@plt+0x3f1864>
    43a0:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    43a4:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    43a8:			; <UNDEFINED> instruction: 0xf7fd681d
    43ac:	blmi	37f31c <fchmod@plt+0x37d31c>
    43b0:	stmiapl	r3!, {r0, r1, ip, pc}^
    43b4:	movwls	r6, #10267	; 0x281b
    43b8:	ldcl	7, cr15, [sl], #1012	; 0x3f4
    43bc:			; <UNDEFINED> instruction: 0xf7fd6800
    43c0:	ldmib	sp, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}^
    43c4:	strmi	r3, [r1], -r2, lsl #4
    43c8:	tstls	r0, r8, lsr #12
    43cc:			; <UNDEFINED> instruction: 0xf7fd2101
    43d0:	andcs	lr, sp, lr, lsr sp
    43d4:	ldc	7, cr15, [lr], {253}	; 0xfd
    43d8:	andeq	r4, r1, lr, lsr #20
    43dc:	andeq	r0, r0, r4, lsl r2
    43e0:	andeq	r3, r0, r6, ror r8
    43e4:	andeq	r0, r0, r0, lsl r2
    43e8:	addlt	fp, r3, r0, lsl #10
    43ec:			; <UNDEFINED> instruction: 0xf7fd9001
    43f0:	andcc	lr, r1, sl, lsr #25
    43f4:			; <UNDEFINED> instruction: 0xffcaf7ff
    43f8:	andlt	r9, r3, r1, lsl #18
    43fc:	bl	142578 <fchmod@plt+0x140578>
    4400:	stclt	7, cr15, [r6], #-1012	; 0xfffffc0c
    4404:	blmi	616c68 <fchmod@plt+0x614c68>
    4408:	ldrblt	r4, [r0, #1146]!	; 0x47a
    440c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4410:	strmi	r4, [lr], -r4, lsl #12
    4414:	ldmdavs	fp, {r8, r9, sl, sp}
    4418:			; <UNDEFINED> instruction: 0xf04f9301
    441c:			; <UNDEFINED> instruction: 0xf7fd0300
    4420:	ldrtmi	lr, [sl], -r8, asr #25
    4424:	strmi	r4, [r5], -r9, ror #12
    4428:	eorvs	r4, pc, r0, lsr #12
    442c:	bl	d42428 <fchmod@plt+0xd40428>
    4430:	orrslt	r7, fp, r3, lsr #16
    4434:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    4438:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    443c:	andle	r2, sp, r2, lsr #20
    4440:	andcs	r6, r1, r0, lsr r0
    4444:	blmi	216c70 <fchmod@plt+0x214c70>
    4448:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    444c:	blls	5e4bc <fchmod@plt+0x5c4bc>
    4450:	qaddle	r4, sl, r5
    4454:	ldcllt	0, cr11, [r0, #12]!
    4458:			; <UNDEFINED> instruction: 0xe7f34638
    445c:			; <UNDEFINED> instruction: 0xe7f14618
    4460:	bl	fe74245c <fchmod@plt+0xfe74045c>
    4464:			; <UNDEFINED> instruction: 0x000149bc
    4468:	andeq	r0, r0, r8, lsl #4
    446c:	andeq	r4, r1, ip, ror r9
    4470:	mvnsmi	lr, sp, lsr #18
    4474:	cdpmi	0, 4, cr11, cr5, cr10, {4}
    4478:	andls	sl, r7, r3, lsl #22
    447c:	stmdami	r4, {r2, r9, fp, sp, pc}^
    4480:	cfstrdmi	mvd4, [r4, #-504]	; 0xfffffe08
    4484:	mcrrmi	9, 0, sl, r4, cr5	; <UNPREDICTABLE>
    4488:	ldrbtmi	r5, [sp], #-2096	; 0xfffff7d0
    448c:	mcrmi	4, 2, r4, cr3, cr12, {3}
    4490:	andls	r6, r9, r0, lsl #16
    4494:	andeq	pc, r0, pc, asr #32
    4498:	strls	r4, [r5, #-2113]	; 0xfffff7bf
    449c:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    44a0:	strls	r9, [r8, #-1030]	; 0xfffffbfa
    44a4:	strls	r4, [r4, #-1150]	; 0xfffffb82
    44a8:	stc2l	0, cr15, [r8]
    44ac:			; <UNDEFINED> instruction: 0x9c03b9f0
    44b0:	strcs	pc, [r7, #-964]	; 0xfffffc3c
    44b4:	ldrbteq	pc, [pc], #-20	; 44bc <fchmod@plt+0x24bc>	; <UNPREDICTABLE>
    44b8:	stfcsd	f5, [r1, #-176]	; 0xffffff50
    44bc:	ldclcs	15, cr11, [pc, #-96]!	; 4464 <fchmod@plt+0x2464>
    44c0:	movwcs	fp, #7948	; 0x1f0c
    44c4:			; <UNDEFINED> instruction: 0xf0832300
    44c8:	stccs	3, cr0, [r0, #-4]
    44cc:	movwcs	fp, #3848	; 0xf08
    44d0:	teqle	r6, r0, lsl #22
    44d4:	blmi	b96da8 <fchmod@plt+0xb94da8>
    44d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    44dc:	blls	25e54c <fchmod@plt+0x25c54c>
    44e0:	cmple	r0, sl, asr r0
    44e4:	andlt	r4, sl, r0, lsr #12
    44e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    44ec:	strtmi	r4, [r8], -lr, lsr #22
    44f0:	andcs	r4, r5, #753664	; 0xb8000
    44f4:	ldrbtcc	pc, [pc], #79	; 44fc <fchmod@plt+0x24fc>	; <UNPREDICTABLE>
    44f8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    44fc:			; <UNDEFINED> instruction: 0xf7fd681d
    4500:	blmi	aff1c8 <fchmod@plt+0xafd1c8>
    4504:	ldmpl	r3!, {r0, r8, sp}^
    4508:			; <UNDEFINED> instruction: 0x4602681b
    450c:			; <UNDEFINED> instruction: 0xf7fd4628
    4510:	bfi	lr, lr, #25, #7
    4514:	andcs	r4, r5, #36, 22	; 0x9000
    4518:			; <UNDEFINED> instruction: 0xf04f4926
    451c:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    4520:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    4524:	bl	742520 <fchmod@plt+0x740520>
    4528:	blls	d69b4 <fchmod@plt+0xd49b4>
    452c:	cmneq	pc, #3	; <UNPREDICTABLE>
    4530:	strtmi	r4, [r8], -r2, lsl #12
    4534:	tstcs	r1, r5, ror r8
    4538:	stmdavs	fp!, {r8, r9, ip, pc}
    453c:	stc	7, cr15, [r6], {253}	; 0xfd
    4540:	blmi	67e468 <fchmod@plt+0x67c468>
    4544:	ldmdbmi	ip, {r0, r2, r9, sp}
    4548:	ldrbtmi	r5, [r9], #-2295	; 0xfffff709
    454c:	ldrdhi	pc, [r0], -r7
    4550:	bl	1c254c <fchmod@plt+0x1c054c>
    4554:	tstcs	r1, r6, lsl fp
    4558:	strls	r5, [r0, #-2294]	; 0xfffff70a
    455c:			; <UNDEFINED> instruction: 0x46026833
    4560:			; <UNDEFINED> instruction: 0xf7fd4640
    4564:	ldmdbmi	r5, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    4568:	andcs	r4, r5, #32, 12	; 0x2000000
    456c:	ldmdavs	sp!, {r0, r3, r4, r5, r6, sl, lr}
    4570:	b	ffdc256c <fchmod@plt+0xffdc056c>
    4574:	tstcs	r1, r3, lsr r8
    4578:	ldrbtcc	pc, [pc], #79	; 4580 <fchmod@plt+0x2580>	; <UNPREDICTABLE>
    457c:	strtmi	r4, [r8], -r2, lsl #12
    4580:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    4584:			; <UNDEFINED> instruction: 0xf7fde7a6
    4588:	svclt	0x0000eb0a
    458c:	andeq	r4, r1, r4, asr #18
    4590:	andeq	r0, r0, r8, lsl #4
    4594:			; <UNDEFINED> instruction: 0x000037b6
    4598:			; <UNDEFINED> instruction: 0x000037bc
    459c:	andeq	r4, r1, r0, lsr #18
    45a0:	andeq	r3, r0, lr, lsr #15
    45a4:	andeq	r4, r1, ip, ror #17
    45a8:	andeq	r0, r0, r4, lsl r2
    45ac:	andeq	r3, r0, r2, ror #14
    45b0:	andeq	r0, r0, r0, lsl r2
    45b4:	andeq	r3, r0, r4, ror #14
    45b8:	andeq	r3, r0, lr, ror #14
    45bc:	strdeq	r3, [r0], -r0
    45c0:	blmi	1616b24 <fchmod@plt+0x1614b24>
    45c4:	bmi	16157b0 <fchmod@plt+0x16137b0>
    45c8:	mvnsmi	lr, sp, lsr #18
    45cc:	stmiapl	fp, {r3, r7, ip, sp, pc}^
    45d0:	andcs	r4, r4, r6, lsl #12
    45d4:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    45d8:			; <UNDEFINED> instruction: 0xf04f9307
    45dc:	movwcs	r0, #768	; 0x300
    45e0:	movwcs	lr, #18893	; 0x49cd
    45e4:	movwls	r9, #13062	; 0x3306
    45e8:	bl	13425e4 <fchmod@plt+0x13405e4>
    45ec:	ldrbtmi	r4, [pc], #-3919	; 45f4 <fchmod@plt+0x25f4>
    45f0:			; <UNDEFINED> instruction: 0xf0002800
    45f4:			; <UNDEFINED> instruction: 0x232d808f
    45f8:	ldrbeq	r7, [r3, r3]!
    45fc:	streq	pc, [r2, #-6]
    4600:	strble	r4, [r2, #-1540]	; 0xfffff9fc
    4604:	subvc	r2, r3, r5, asr r3
    4608:	cmple	r4, r0, lsl #26
    460c:	stmdami	r8, {r0, r2, r7, ip, sp, lr}^
    4610:	bge	ef220 <fchmod@plt+0xed220>
    4614:	ldrbtmi	sl, [r8], #-2308	; 0xfffff6fc
    4618:			; <UNDEFINED> instruction: 0xf0009405
    461c:	strmi	pc, [r3], -pc, lsl #26
    4620:	ldrmi	r4, [ip], -r0, lsr #12
    4624:	b	1942620 <fchmod@plt+0x1940620>
    4628:	cmple	r7, r0, lsl #24
    462c:			; <UNDEFINED> instruction: 0xf3c59d02
    4630:			; <UNDEFINED> instruction: 0xf0152607
    4634:	cmple	r5, pc, ror r5
    4638:	svclt	0x00182e00
    463c:	eorle	r2, r7, pc, ror lr
    4640:	andcs	r4, r5, #60, 22	; 0xf000
    4644:			; <UNDEFINED> instruction: 0x4628493c
    4648:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    464c:			; <UNDEFINED> instruction: 0xf8d84479
    4650:			; <UNDEFINED> instruction: 0xf7fd4000
    4654:	blmi	e7f074 <fchmod@plt+0xe7d074>
    4658:	strmi	r2, [r2], -r1, lsl #2
    465c:	ldmpl	ip!, {r5, r9, sl, lr}^
    4660:	stmdavs	r3!, {r9, sl, ip, pc}
    4664:	bl	ffcc2660 <fchmod@plt+0xffcc0660>
    4668:			; <UNDEFINED> instruction: 0x46284935
    466c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4670:	ldrdvs	pc, [r0], -r8
    4674:	b	1d42670 <fchmod@plt+0x1d40670>
    4678:	tstcs	r1, r3, lsr #16
    467c:	ldrbcc	pc, [pc, #79]!	; 46d3 <fchmod@plt+0x26d3>	; <UNPREDICTABLE>
    4680:	ldrtmi	r4, [r0], -r2, lsl #12
    4684:	bl	ff8c2680 <fchmod@plt+0xff8c0680>
    4688:	stmdblt	sp!, {r1, sp, lr, pc}^
    468c:	b	c42688 <fchmod@plt+0xc40688>
    4690:	blmi	916f48 <fchmod@plt+0x914f48>
    4694:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4698:	blls	1de708 <fchmod@plt+0x1dc708>
    469c:	teqle	ip, sl, asr r0
    46a0:	andlt	r4, r8, r8, lsr #12
    46a4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    46a8:	andcs	r2, r1, #134217728	; 0x8000000
    46ac:	strtpl	r2, [r1], #327	; 0x147
    46b0:	strbtpl	r2, [r2], #512	; 0x200
    46b4:	movwcs	lr, #14251	; 0x37ab
    46b8:	ldrb	r2, [r7, r2, lsl #4]!
    46bc:	andcs	r4, r5, #29696	; 0x7400
    46c0:	andcs	r4, r0, r1, lsr #18
    46c4:	ldrbcc	pc, [pc, #79]!	; 471b <fchmod@plt+0x271b>	; <UNPREDICTABLE>
    46c8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    46cc:			; <UNDEFINED> instruction: 0xf7fd681c
    46d0:	blmi	6beff8 <fchmod@plt+0x6bcff8>
    46d4:	ldmpl	fp!, {r0, r8, sp}^
    46d8:			; <UNDEFINED> instruction: 0x4602681b
    46dc:			; <UNDEFINED> instruction: 0xf7fd4620
    46e0:			; <UNDEFINED> instruction: 0xe7d5ebb6
    46e4:			; <UNDEFINED> instruction: 0x46204b13
    46e8:	andcs	r4, r5, #24, 18	; 0x60000
    46ec:	ldrbcc	pc, [pc, #79]!	; 4743 <fchmod@plt+0x2743>	; <UNPREDICTABLE>
    46f0:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    46f4:			; <UNDEFINED> instruction: 0xf7fd681c
    46f8:	ldmdbmi	r0, {r2, r4, r5, r9, fp, sp, lr, pc}
    46fc:			; <UNDEFINED> instruction: 0xf0039b02
    4700:			; <UNDEFINED> instruction: 0x4602037f
    4704:	ldmdapl	ip!, {r5, r9, sl, lr}^
    4708:	movwls	r2, #257	; 0x101
    470c:			; <UNDEFINED> instruction: 0xf7fd6823
    4710:			; <UNDEFINED> instruction: 0xe7bdeb9e
    4714:	ldrbcc	pc, [pc, #79]!	; 476b <fchmod@plt+0x276b>	; <UNPREDICTABLE>
    4718:			; <UNDEFINED> instruction: 0xf7fde7ba
    471c:	svclt	0x0000ea40
    4720:	andeq	r4, r1, r0, lsl #16
    4724:	andeq	r0, r0, r8, lsl #4
    4728:	andeq	r3, r0, r4, lsl #14
    472c:	ldrdeq	r4, [r1], -r6
    4730:	andeq	r3, r0, lr, asr #13
    4734:	andeq	r0, r0, r4, lsl r2
    4738:	andeq	r3, r0, ip, lsl #14
    473c:	andeq	r0, r0, r0, lsl r2
    4740:	andeq	r3, r0, sl, lsl #13
    4744:	andeq	r4, r1, r0, lsr r7
    4748:	andeq	r3, r0, lr, lsr #12
    474c:	andeq	r3, r0, lr, lsr #12
    4750:	ldrbmi	r6, [r0, -r0, lsl #16]!
    4754:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    4758:	stmdavs	sl, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    475c:	teqlt	sl, r2, asr r8
    4760:	ldmvs	r3, {r0, r3, r4, r7, fp, sp, lr}
    4764:	movwle	r4, #12953	; 0x3299
    4768:	andcs	fp, r1, ip, lsl #31
    476c:	ldrbmi	r2, [r0, -r0]!
    4770:	rscscc	pc, pc, pc, asr #32
    4774:	andcs	r4, r1, r0, ror r7
    4778:	svclt	0x00004770
    477c:	eorsle	r2, r7, r0, lsl #16
    4780:			; <UNDEFINED> instruction: 0x460db530
    4784:	addlt	r4, r3, ip, lsl r9
    4788:	stmdavs	r0, {r2, r9, sl, lr}
    478c:	tstls	r1, r9, ror r4
    4790:	cdp2	0, 10, cr15, cr4, cr1, {0}
    4794:	eorle	r3, r8, r1
    4798:	stmdavs	r0!, {r0, r8, fp, ip, pc}^
    479c:	cdp2	0, 9, cr15, cr14, cr1, {0}
    47a0:	eorle	r3, r2, r1
    47a4:	movwcc	r6, #6307	; 0x18a3
    47a8:	stmiavs	r3!, {r0, r1, r2, r3, r4, ip, lr, pc}^
    47ac:	andsle	r3, ip, r1, lsl #6
    47b0:	stmdbvs	r0!, {r0, r8, fp, ip, pc}
    47b4:	cdp2	0, 9, cr15, cr2, cr1, {0}
    47b8:	andsle	r3, r6, r1
    47bc:	stmdbvs	r0!, {r0, r8, fp, ip, pc}^
    47c0:	cdp2	0, 8, cr15, cr12, cr1, {0}
    47c4:	andsle	r3, r0, r1
    47c8:	stmibvs	r0!, {r0, r8, fp, ip, pc}
    47cc:	cdp2	0, 8, cr15, cr6, cr1, {0}
    47d0:	andle	r3, sl, r1
    47d4:	strtmi	r4, [r0], -r9, lsr #12
    47d8:	b	fe8c27d4 <fchmod@plt+0xfe8c07d4>
    47dc:			; <UNDEFINED> instruction: 0xf04f3001
    47e0:	svclt	0x001830ff
    47e4:	andlt	r2, r3, r0
    47e8:			; <UNDEFINED> instruction: 0xf04fbd30
    47ec:	udf	#41743	; 0xa30f
    47f0:	rscscc	pc, pc, pc, asr #32
    47f4:	svclt	0x00004770
    47f8:	andeq	r2, r0, r4, asr #15
    47fc:	blt	fef40804 <fchmod@plt+0xfef3e804>
    4800:	stmlt	r2, {ip, sp, lr, pc}
    4804:	stmialt	r0!, {ip, sp, lr, pc}
    4808:	stmdami	r2, {r0, r9, sl, lr}
    480c:			; <UNDEFINED> instruction: 0xf0014478
    4810:	svclt	0x0000b923
    4814:	andeq	r4, r1, ip, ror #18
    4818:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    481c:	svclt	0x00004770
    4820:	andeq	r4, r1, lr, asr r9
    4824:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4828:	ldmdblt	sl!, {r0, ip, sp, lr, pc}
    482c:	andeq	r4, r1, r2, asr r9
    4830:	stmdami	r2, {r0, r9, sl, lr}
    4834:			; <UNDEFINED> instruction: 0xf0014478
    4838:	svclt	0x0000b9a3
    483c:	andeq	r4, r1, r4, asr #18
    4840:	stmdami	r2, {r0, r9, sl, lr}
    4844:			; <UNDEFINED> instruction: 0xf0014478
    4848:	svclt	0x0000bdf3
    484c:	andeq	r4, r1, r4, lsr r9
    4850:			; <UNDEFINED> instruction: 0x4604b538
    4854:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    4858:			; <UNDEFINED> instruction: 0x461d4618
    485c:	cdp2	0, 0, cr15, cr12, cr1, {0}
    4860:	stmvs	r3, {r1, sp, lr, pc}
    4864:	andle	r4, r4, r3, lsr #5
    4868:			; <UNDEFINED> instruction: 0xf0014628
    486c:	stmdacs	r0, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    4870:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
    4874:	andeq	r4, r1, r2, lsr #18
    4878:	stmdami	r2, {r0, r9, sl, lr}
    487c:			; <UNDEFINED> instruction: 0xf0014478
    4880:	svclt	0x0000bc13
    4884:	strdeq	r4, [r1], -ip
    4888:	stmdami	r2, {r0, r9, sl, lr}
    488c:			; <UNDEFINED> instruction: 0xf0014478
    4890:	svclt	0x0000bd53
    4894:	andeq	r4, r1, ip, ror #17
    4898:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    489c:	stcllt	0, cr15, [ip, #4]!
    48a0:	ldrdeq	r4, [r1], -lr
    48a4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    48a8:	ldcllt	0, cr15, [sl, #4]!
    48ac:	ldrdeq	r4, [r1], -r2
    48b0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    48b4:	bllt	1f408c0 <fchmod@plt+0x1f3e8c0>
    48b8:	andeq	r4, r1, r6, asr #17
    48bc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    48c0:	bllt	fe2408cc <fchmod@plt+0xfe23e8cc>
    48c4:			; <UNDEFINED> instruction: 0x000148ba
    48c8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    48cc:	ldreq	pc, [r8], #-2259	; 0xfffff72d
    48d0:	svclt	0x00004770
    48d4:	andeq	r4, r1, lr, lsr #17
    48d8:	stmdami	r2, {r0, r9, sl, lr}
    48dc:			; <UNDEFINED> instruction: 0xf0014478
    48e0:	svclt	0x0000bd09
    48e4:	muleq	r1, ip, r8
    48e8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    48ec:	svclt	0x00004770
    48f0:	andeq	r4, r1, lr, lsl #17
    48f4:	stmdami	r3, {r1, r8, fp, lr}
    48f8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    48fc:	blt	1bc0908 <fchmod@plt+0x1bbe908>
    4900:			; <UNDEFINED> instruction: 0xfffffe59
    4904:	andeq	r4, r1, lr, ror r8
    4908:			; <UNDEFINED> instruction: 0x4604b538
    490c:			; <UNDEFINED> instruction: 0xf7fd6800
    4910:	stmdavs	r5!, {r4, r5, r6, r7, fp, sp, lr, pc}^
    4914:			; <UNDEFINED> instruction: 0x4628b155
    4918:	b	542914 <fchmod@plt+0x540914>
    491c:	strmi	r2, [r2], -r0, lsl #2
    4920:			; <UNDEFINED> instruction: 0xf7fd4628
    4924:	stmdavs	r0!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    4928:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    492c:			; <UNDEFINED> instruction: 0xf7fd6920
    4930:	stmdbvs	r0!, {r5, r6, r7, fp, sp, lr, pc}^
    4934:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4938:			; <UNDEFINED> instruction: 0xf7fd69a0
    493c:			; <UNDEFINED> instruction: 0x4620e8da
    4940:	ldrhtmi	lr, [r8], -sp
    4944:	ldmlt	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4948:	tstcs	r1, r8, lsr r5
    494c:	andscs	r4, ip, r5, lsl #12
    4950:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4954:	movwlt	r4, #34308	; 0x8604
    4958:	movwcs	lr, #10709	; 0x29d5
    495c:	stmib	r4, {r3, r5, fp, sp, lr}^
    4960:			; <UNDEFINED> instruction: 0xf7fd2302
    4964:			; <UNDEFINED> instruction: 0x4603e910
    4968:	biclt	r6, r8, r0, lsr #32
    496c:			; <UNDEFINED> instruction: 0xf7fd6868
    4970:	strmi	lr, [r3], -sl, lsl #18
    4974:	orrslt	r6, r8, r0, rrx
    4978:			; <UNDEFINED> instruction: 0xf7fd6928
    497c:	strmi	lr, [r3], -r4, lsl #18
    4980:	cmnlt	r8, r0, lsr #2
    4984:			; <UNDEFINED> instruction: 0xf7fd6968
    4988:			; <UNDEFINED> instruction: 0x4603e8fe
    498c:	teqlt	r8, r0, ror #2
    4990:			; <UNDEFINED> instruction: 0xf7fd69a8
    4994:			; <UNDEFINED> instruction: 0x4603e8f8
    4998:	smlatblt	r8, r0, r1, r6
    499c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    49a0:	ldrmi	r4, [ip], -r0, lsr #12
    49a4:			; <UNDEFINED> instruction: 0xffb0f7ff
    49a8:	svclt	0x0000e7f8
    49ac:	tstcs	r1, lr, lsl #8
    49b0:	addlt	fp, r9, r0, ror r5
    49b4:	blge	358338 <fchmod@plt+0x356338>
    49b8:			; <UNDEFINED> instruction: 0x46044d5f
    49bc:			; <UNDEFINED> instruction: 0xf853447e
    49c0:	stmdage	r6, {r2, r8, r9, fp, sp}
    49c4:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    49c8:			; <UNDEFINED> instruction: 0xf04f9507
    49cc:	movwls	r0, #21760	; 0x5500
    49d0:	ldmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49d4:	ldrbtmi	r4, [sp], #-3417	; 0xfffff2a7
    49d8:	blle	ace9e0 <fchmod@plt+0xacc9e0>
    49dc:	ldrbtmi	r4, [lr], #-3672	; 0xfffff1a8
    49e0:	stcne	8, cr6, [r1], {48}	; 0x30
    49e4:	mcrrne	0, 5, sp, r3, cr4
    49e8:	stccs	0, cr13, [r3], {3}
    49ec:	stccs	0, cr13, [r0], {68}	; 0x44
    49f0:	tstcs	r0, r6, lsr r0
    49f4:			; <UNDEFINED> instruction: 0xf7fd2006
    49f8:	movtlt	lr, #35406	; 0x8a4e
    49fc:	stmia	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a00:	stmdacs	r0, {r2, r9, sl, lr}
    4a04:	addhi	pc, r6, r0
    4a08:	andcs	r4, r6, lr, asr #18
    4a0c:			; <UNDEFINED> instruction: 0xf7fd4479
    4a10:	bmi	137f320 <fchmod@plt+0x137d320>
    4a14:	tstcs	r1, r6, lsl #22
    4a18:	andcs	r4, r4, sl, ror r4
    4a1c:	b	d42a18 <fchmod@plt+0xd40a18>
    4a20:	andcs	r4, r6, r1, lsr #12
    4a24:	b	dc2a20 <fchmod@plt+0xdc0a20>
    4a28:			; <UNDEFINED> instruction: 0xf7fd4620
    4a2c:	stmdals	r6, {r1, r5, r6, fp, sp, lr, pc}
    4a30:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a34:	blmi	1017350 <fchmod@plt+0x1015350>
    4a38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a3c:	blls	1deaac <fchmod@plt+0x1dcaac>
    4a40:	qdsuble	r4, sl, r5
    4a44:	andlt	r2, r9, r0
    4a48:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    4a4c:	ldrbmi	fp, [r0, -r3]!
    4a50:	tstcs	r1, pc, lsr sl
    4a54:	andcs	r9, r4, r6, lsl #22
    4a58:			; <UNDEFINED> instruction: 0xf7fd447a
    4a5c:			; <UNDEFINED> instruction: 0xe7e6ea16
    4a60:	strtmi	r9, [r3], -r6, lsl #20
    4a64:	msrmi	(UNDEF: 98), r0
    4a68:	stmib	sp, {r1, sl, ip, pc}^
    4a6c:			; <UNDEFINED> instruction: 0xf7fd4400
    4a70:	stmdacs	r0, {r3, r4, r5, r9, fp, sp, lr, pc}
    4a74:			; <UNDEFINED> instruction: 0xe7daddbd
    4a78:	bls	18d680 <fchmod@plt+0x18b680>
    4a7c:	cmpmi	r3, r0, asr #4	; <UNPREDICTABLE>
    4a80:	movwcc	lr, #6605	; 0x19cd
    4a84:			; <UNDEFINED> instruction: 0xf7fd9300
    4a88:	stmdacs	r0, {r2, r3, r5, r9, fp, sp, lr, pc}
    4a8c:			; <UNDEFINED> instruction: 0xe7ceddb1
    4a90:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a94:	eorsvs	r1, r0, r2, asr #24
    4a98:			; <UNDEFINED> instruction: 0xf7fdd1a7
    4a9c:	stmdavs	r2, {r1, r3, r7, r8, fp, sp, lr, pc}
    4aa0:	cmpeq	sp, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    4aa4:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    4aa8:	svclt	0x00182a16
    4aac:	adcle	r2, r0, r0, lsl #22
    4ab0:	andcs	r4, r5, #40, 18	; 0xa0000
    4ab4:	ldrbtmi	r2, [r9], #-0
    4ab8:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4abc:	stmiapl	fp!, {r1, r2, r5, r8, r9, fp, lr}^
    4ac0:			; <UNDEFINED> instruction: 0xf7fd6819
    4ac4:	tstcs	r0, r6, asr sl
    4ac8:			; <UNDEFINED> instruction: 0xf7fd2006
    4acc:			; <UNDEFINED> instruction: 0xb1b8e9e4
    4ad0:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ad4:			; <UNDEFINED> instruction: 0xb3284605
    4ad8:	andcs	r4, r6, r0, lsr #18
    4adc:			; <UNDEFINED> instruction: 0xf7fd4479
    4ae0:	bmi	7ff250 <fchmod@plt+0x7fd250>
    4ae4:	andcs	r2, r4, r1, lsl #2
    4ae8:			; <UNDEFINED> instruction: 0xf7fd447a
    4aec:	strtmi	lr, [r9], -lr, asr #19
    4af0:			; <UNDEFINED> instruction: 0xf7fd2006
    4af4:			; <UNDEFINED> instruction: 0x4628e9d0
    4af8:	svc	0x00faf7fc
    4afc:			; <UNDEFINED> instruction: 0xe7726830
    4b00:	andcs	r4, r4, r8, lsl sl
    4b04:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4b08:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b0c:			; <UNDEFINED> instruction: 0xe76a6830
    4b10:	stmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b14:	tstcs	r1, r4, lsl sl
    4b18:	andcs	r9, r4, r6, lsl #22
    4b1c:			; <UNDEFINED> instruction: 0xf7fd447a
    4b20:			; <UNDEFINED> instruction: 0xe784e9b4
    4b24:	andcs	r4, r4, r1, lsl sl
    4b28:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4b2c:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b30:	smmlar	r8, r0, r8, r6
    4b34:	andeq	r4, r1, r8, lsl #8
    4b38:	andeq	r0, r0, r8, lsl #4
    4b3c:	andeq	r4, r1, lr, ror #7
    4b40:	andeq	r4, r1, r2, asr #23
    4b44:	andeq	r2, r0, ip, lsr #20
    4b48:	andeq	r3, r0, r8, lsr #7
    4b4c:	andeq	r4, r1, ip, lsl #7
    4b50:	andeq	r3, r0, r8, ror #6
    4b54:	andeq	r3, r0, sl, asr #5
    4b58:	andeq	r0, r0, r4, lsl r2
    4b5c:	andeq	r2, r0, ip, asr r9
    4b60:			; <UNDEFINED> instruction: 0x000032b8
    4b64:	muleq	r0, sl, r2
    4b68:	andeq	r3, r0, r4, lsr #5
    4b6c:	andeq	r3, r0, r6, ror r2
    4b70:	blmi	8d7400 <fchmod@plt+0x8d5400>
    4b74:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    4b78:	addlt	r4, r3, r2, lsr #26
    4b7c:			; <UNDEFINED> instruction: 0x460458d3
    4b80:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    4b84:			; <UNDEFINED> instruction: 0xf04f9301
    4b88:	movwcs	r0, #768	; 0x300
    4b8c:	stmdavc	fp!, {r8, r9, ip, pc}
    4b90:	stmdavc	r8!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
    4b94:	bmi	73321c <fchmod@plt+0x73121c>
    4b98:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    4b9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ba0:	subsmi	r9, sl, r1, lsl #22
    4ba4:	andlt	sp, r3, r8, lsr #2
    4ba8:			; <UNDEFINED> instruction: 0xf7fcbd30
    4bac:	andcs	lr, r1, #88, 30	; 0x160
    4bb0:	stmdacs	r0, {r1, r3, r5, ip, sp, lr}
    4bb4:	ldrdcs	fp, [r0], -r4
    4bb8:	rsbvc	r2, r8, r1
    4bbc:	rscle	r2, sl, r0, lsl #16
    4bc0:	strbtmi	r4, [sl], -r0, lsr #12
    4bc4:			; <UNDEFINED> instruction: 0xf7fd2100
    4bc8:	stmdacs	r0, {r1, r4, r6, fp, sp, lr, pc}
    4bcc:	stmdals	r0, {r0, r3, r8, r9, fp, ip, lr, pc}
    4bd0:	ldm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bd4:	blle	28ebdc <fchmod@plt+0x28cbdc>
    4bd8:			; <UNDEFINED> instruction: 0xf7fd9800
    4bdc:	andcs	lr, r0, ip, lsr #19
    4be0:			; <UNDEFINED> instruction: 0xf7fde7d9
    4be4:	stmdacs	r0, {r1, r2, r4, r8, fp, sp, lr, pc}
    4be8:	strdcs	sp, [r1], -r1
    4bec:			; <UNDEFINED> instruction: 0xf7fde7d3
    4bf0:	stmdacs	r0, {r4, r8, fp, sp, lr, pc}
    4bf4:	udf	#36096	; 0x8d00
    4bf8:	svc	0x00d0f7fc
    4bfc:	andeq	r4, r1, lr, asr #4
    4c00:	andeq	r0, r0, r8, lsl #4
    4c04:	andeq	r5, r1, r4, ror r1
    4c08:	andeq	r4, r1, sl, lsr #4
    4c0c:	cfstr32mi	mvfx11, [sp], {16}
    4c10:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    4c14:	stmdavc	r0!, {r0, r1, r3, r6, r8, ip, sp, pc}^
    4c18:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    4c1c:			; <UNDEFINED> instruction: 0xf7fd2000
    4c20:	stmdacc	r0, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    4c24:	andcs	fp, r1, r8, lsl pc
    4c28:			; <UNDEFINED> instruction: 0xf7fcbd10
    4c2c:	movwcs	lr, #7960	; 0x1f18
    4c30:	stmdacs	r0, {r0, r1, r5, ip, sp, lr}
    4c34:	ldrdcs	fp, [r0], -r4
    4c38:	rsbvc	r2, r0, r1
    4c3c:	rscle	r2, ip, r0, lsl #16
    4c40:	svclt	0x0000e7ec
    4c44:	andeq	r5, r1, r4, ror #1
    4c48:	blmi	101754c <fchmod@plt+0x101554c>
    4c4c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    4c50:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    4c54:	cfmsuba32mi	mvax0, mvax4, mvfx14, mvfx5
    4c58:	movwls	r6, #22555	; 0x581b
    4c5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c60:	mrc	7, 7, APSR_nzcv, cr12, cr12, {7}
    4c64:			; <UNDEFINED> instruction: 0x4604447e
    4c68:	bmi	eb31b0 <fchmod@plt+0xeb11b0>
    4c6c:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
    4c70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c74:	subsmi	r9, sl, r5, lsl #22
    4c78:	strtmi	sp, [r0], -r4, ror #2
    4c7c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    4c80:	andcs	r4, r0, r5, lsr r9
    4c84:			; <UNDEFINED> instruction: 0xf7fc4479
    4c88:	stmdage	r4, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4c8c:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c90:	stmdbls	r4, {r5, r6, r8, fp, ip, sp, pc}
    4c94:	bmi	c56548 <fchmod@plt+0xc54548>
    4c98:	ldrbtmi	r9, [sl], #-0
    4c9c:			; <UNDEFINED> instruction: 0xf7fc4608
    4ca0:			; <UNDEFINED> instruction: 0x4604ef36
    4ca4:			; <UNDEFINED> instruction: 0xf7fd9804
    4ca8:	ldrb	lr, [lr, r6, asr #18]
    4cac:	andcs	r4, r5, #44, 22	; 0xb000
    4cb0:	andcs	r4, r0, ip, lsr #18
    4cb4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    4cb8:			; <UNDEFINED> instruction: 0xf7fc681d
    4cbc:	blmi	ac0a0c <fchmod@plt+0xabea0c>
    4cc0:	ldmpl	r3!, {r0, r1, ip, pc}^
    4cc4:	movwls	r6, #10267	; 0x281b
    4cc8:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ccc:	stmdavs	r0, {r2, r9, sl, lr}
    4cd0:	svc	0x00e4f7fc
    4cd4:	andcc	lr, r2, #3620864	; 0x374000
    4cd8:	strtmi	r4, [r8], -r1, lsl #12
    4cdc:	mrscs	r9, (UNDEF: 17)
    4ce0:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ce4:	andcs	r2, r6, r0, lsl #2
    4ce8:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4cec:			; <UNDEFINED> instruction: 0xf7fcb1f8
    4cf0:	strmi	lr, [r5], -sl, asr #30
    4cf4:	ldmdbmi	sp, {r3, r4, r6, r7, r8, ip, sp, pc}
    4cf8:	ldrbtmi	r2, [r9], #-6
    4cfc:	stmia	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d00:			; <UNDEFINED> instruction: 0xf7fc6820
    4d04:	bmi	6c0c3c <fchmod@plt+0x6bec3c>
    4d08:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4d0c:	andcs	r4, r4, r3, lsl #12
    4d10:	ldm	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d14:	andcs	r4, r6, r9, lsr #12
    4d18:	ldm	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d1c:			; <UNDEFINED> instruction: 0xf7fc4628
    4d20:			; <UNDEFINED> instruction: 0xf7fdeee8
    4d24:	mcrne	8, 0, lr, cr4, cr6, {3}
    4d28:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    4d2c:	stmdavs	r0!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    4d30:	svc	0x00b4f7fc
    4d34:	tstcs	r1, pc, lsl #20
    4d38:			; <UNDEFINED> instruction: 0x4603447a
    4d3c:			; <UNDEFINED> instruction: 0xf7fd2004
    4d40:	strb	lr, [lr, r4, lsr #17]!
    4d44:	svc	0x002af7fc
    4d48:	andeq	r4, r1, r8, ror r1
    4d4c:	andeq	r0, r0, r8, lsl #4
    4d50:	andeq	r4, r1, r0, ror #2
    4d54:	andeq	r4, r1, r6, asr r1
    4d58:			; <UNDEFINED> instruction: 0xfffffd25
    4d5c:			; <UNDEFINED> instruction: 0x000028b2
    4d60:	andeq	r0, r0, r4, lsl r2
    4d64:	andeq	r3, r0, sl, lsl r1
    4d68:	andeq	r0, r0, r0, lsl r2
    4d6c:	andeq	r2, r0, lr, lsr r7
    4d70:	strdeq	r3, [r0], -lr
    4d74:	ldrdeq	r3, [r0], -r0
    4d78:	blmi	cd7648 <fchmod@plt+0xcd5648>
    4d7c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    4d80:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    4d84:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    4d88:			; <UNDEFINED> instruction: 0xf04f9307
    4d8c:			; <UNDEFINED> instruction: 0xf7fc0300
    4d90:			; <UNDEFINED> instruction: 0xf5b0efda
    4d94:	suble	r6, r7, #128, 30	; 0x200
    4d98:	mcrrne	12, 2, r4, r2, cr12
    4d9c:	vst1.8	{d20-d22}, [pc :128], r9
    4da0:	ldrbtmi	r6, [ip], #-896	; 0xfffffc80
    4da4:			; <UNDEFINED> instruction: 0xf7fc4620
    4da8:	andcs	lr, r0, #60, 30	; 0xf0
    4dac:	strbtmi	r4, [r9], -r0, lsr #12
    4db0:	stmdavc	r3, {r2, r4, r9, sl, lr}
    4db4:	bleq	142ec0 <fchmod@plt+0x140ec0>
    4db8:	svclt	0x00182b00
    4dbc:	andle	r2, r5, sl, lsr fp
    4dc0:	svccc	0x0001f810
    4dc4:	svclt	0x00182b00
    4dc8:	mvnsle	r2, sl, lsr fp
    4dcc:	bllt	ed15d8 <fchmod@plt+0xecf5d8>
    4dd0:			; <UNDEFINED> instruction: 0xd1292a07
    4dd4:	stmdavc	r3, {r1, fp, ip, pc}
    4dd8:	mcrls	3, 0, fp, cr3, cr3, {1}
    4ddc:	tstlt	fp, #3342336	; 0x330000
    4de0:	ldmib	sp, {r0, r1, r3, r4, r8, sl, fp, lr}^
    4de4:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
    4de8:	orrvs	pc, r1, r5, lsl #10
    4dec:	strvs	pc, [r0], #1285	; 0x505
    4df0:	strcs	pc, [r0], #-2245	; 0xfffff73b
    4df4:	strcc	pc, [r4], #-2245	; 0xfffff73b
    4df8:			; <UNDEFINED> instruction: 0xfffef001
    4dfc:	vrhadd.s8	d11, d21, d16
    4e00:	ldrtmi	r4, [r0], -ip, lsl #2
    4e04:			; <UNDEFINED> instruction: 0xff78f001
    4e08:	ldmib	sp, {r4, r5, r6, r8, ip, sp, pc}^
    4e0c:	strtmi	r2, [r0], -r5, lsl #6
    4e10:			; <UNDEFINED> instruction: 0xf8c59904
    4e14:			; <UNDEFINED> instruction: 0xf8c52414
    4e18:			; <UNDEFINED> instruction: 0xf8c51410
    4e1c:	and	r3, r4, r8, lsl r4
    4e20:			; <UNDEFINED> instruction: 0xf8002a06
    4e24:	vstrle	d20, [r4, #4]
    4e28:	bmi	28ce30 <fchmod@plt+0x28ae30>
    4e2c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    4e30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e34:	subsmi	r9, sl, r7, lsl #22
    4e38:	andlt	sp, r8, r1, lsl #2
    4e3c:			; <UNDEFINED> instruction: 0xf7fcbd70
    4e40:	svclt	0x0000eeae
    4e44:	andeq	r4, r1, r8, asr #32
    4e48:	andeq	r0, r0, r8, lsl #4
    4e4c:	andeq	r4, r1, r6, asr pc
    4e50:	andeq	r4, r1, r2, lsl pc
    4e54:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    4e58:	ldrbmi	r6, [r0, -r0, lsl #16]!
    4e5c:	ldrlt	fp, [r0, #-504]!	; 0xfffffe08
    4e60:	ldmdbmi	r0, {r0, r2, r3, r9, sl, lr}
    4e64:	strmi	fp, [r4], -r3, lsl #1
    4e68:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    4e6c:			; <UNDEFINED> instruction: 0xf0019101
    4e70:	andcc	pc, r1, r5, lsr fp	; <UNPREDICTABLE>
    4e74:	stmdbls	r1, {r4, ip, lr, pc}
    4e78:			; <UNDEFINED> instruction: 0xf0016860
    4e7c:	andcc	pc, r1, pc, lsr #22
    4e80:	strtmi	sp, [r9], -sl
    4e84:			; <UNDEFINED> instruction: 0xf7fd4620
    4e88:	mulcc	r1, lr, r8
    4e8c:	rscscc	pc, pc, pc, asr #32
    4e90:	andcs	fp, r0, r8, lsl pc
    4e94:	ldclt	0, cr11, [r0, #-12]!
    4e98:	rscscc	pc, pc, pc, asr #32
    4e9c:			; <UNDEFINED> instruction: 0xf04fe7fa
    4ea0:			; <UNDEFINED> instruction: 0x477030ff
    4ea4:	andeq	r2, r0, r6, ror #1
    4ea8:	mcrlt	7, 1, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    4eac:	stmialt	lr!, {ip, sp, lr, pc}
    4eb0:	ldmdalt	sl!, {ip, sp, lr, pc}^
    4eb4:	stmdami	r2, {r0, r9, sl, lr}
    4eb8:			; <UNDEFINED> instruction: 0xf0004478
    4ebc:	svclt	0x0000bdcd
    4ec0:	andeq	r4, r1, r0, lsl r7
    4ec4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4ec8:	svclt	0x00004770
    4ecc:	andeq	r4, r1, r2, lsl #14
    4ed0:	strlt	r4, [r8, #-2054]	; 0xfffff7fa
    4ed4:			; <UNDEFINED> instruction: 0xf0014478
    4ed8:	smlatblt	r0, r7, sp, pc	; <UNPREDICTABLE>
    4edc:	stmdami	r4, {r3, r8, sl, fp, ip, sp, pc}
    4ee0:			; <UNDEFINED> instruction: 0x4008e8bd
    4ee4:			; <UNDEFINED> instruction: 0xf0004478
    4ee8:	svclt	0x0000bdcb
    4eec:	andeq	r2, r0, r8, ror #30
    4ef0:	andeq	r4, r1, r4, ror #13
    4ef4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4ef8:	ldcllt	0, cr15, [r2]
    4efc:	ldrdeq	r4, [r1], -r2
    4f00:	stmdami	r2, {r0, r9, sl, lr}
    4f04:			; <UNDEFINED> instruction: 0xf0004478
    4f08:	svclt	0x0000be3b
    4f0c:	andeq	r4, r1, r4, asr #13
    4f10:	stmdami	r2, {r0, r9, sl, lr}
    4f14:			; <UNDEFINED> instruction: 0xf0014478
    4f18:	svclt	0x0000ba8b
    4f1c:			; <UNDEFINED> instruction: 0x000146b4
    4f20:	stmdami	r2, {r0, r9, sl, lr}
    4f24:			; <UNDEFINED> instruction: 0xf0014478
    4f28:	svclt	0x0000b8bf
    4f2c:	andeq	r4, r1, r4, lsr #13
    4f30:	stmdami	r2, {r0, r9, sl, lr}
    4f34:			; <UNDEFINED> instruction: 0xf0014478
    4f38:	svclt	0x0000b9ff
    4f3c:	muleq	r1, r4, r6
    4f40:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4f44:	blt	fe640f50 <fchmod@plt+0xfe63ef50>
    4f48:	andeq	r4, r1, r6, lsl #13
    4f4c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4f50:	blt	fe9c0f5c <fchmod@plt+0xfe9bef5c>
    4f54:	andeq	r4, r1, sl, ror r6
    4f58:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4f5c:	stmdalt	r8!, {r0, ip, sp, lr, pc}
    4f60:	andeq	r4, r1, lr, ror #12
    4f64:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4f68:	ldmdalt	r4!, {r0, ip, sp, lr, pc}
    4f6c:	andeq	r4, r1, r2, ror #12
    4f70:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    4f74:	ldreq	pc, [r8], #-2259	; 0xfffff72d
    4f78:	svclt	0x00004770
    4f7c:	andeq	r4, r1, r6, asr r6
    4f80:	stmdami	r2, {r0, r9, sl, lr}
    4f84:			; <UNDEFINED> instruction: 0xf0014478
    4f88:	svclt	0x0000b9b5
    4f8c:	andeq	r4, r1, r4, asr #12
    4f90:			; <UNDEFINED> instruction: 0xf7ffb508
    4f94:	pop	{r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    4f98:	strmi	r4, [r1], -r8
    4f9c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4fa0:	svclt	0x009ef000
    4fa4:	andeq	r4, r1, sl, lsr #12
    4fa8:	tstcs	r1, r0, ror r5
    4fac:	eorcs	r4, r4, r6, lsl #12
    4fb0:	stcl	7, cr15, [r2, #-1008]	; 0xfffffc10
    4fb4:	biclt	r4, r8, r4, lsl #12
    4fb8:	movwcs	lr, #10710	; 0x29d6
    4fbc:	ldrdpl	lr, [r4], -r6
    4fc0:	strhtvs	r6, [r2], r1
    4fc4:	ldmibvs	r2!, {r0, r1, r5, r6, r7, sp, lr}^
    4fc8:	stmib	r4, {r0, r1, r4, r5, r9, fp, sp, lr}^
    4fcc:	stmib	r4, {r2, ip, lr}^
    4fd0:	ldmdavs	r0!, {r1, r2, r9, ip}
    4fd4:			; <UNDEFINED> instruction: 0xf7fc6223
    4fd8:			; <UNDEFINED> instruction: 0x4605edd6
    4fdc:	teqlt	r8, r0, lsr #32
    4fe0:			; <UNDEFINED> instruction: 0xf7fc6870
    4fe4:			; <UNDEFINED> instruction: 0x4606edd0
    4fe8:	teqlt	r0, r0, rrx
    4fec:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4ff0:	strtmi	r4, [ip], -r0, lsr #12
    4ff4:	ldcl	7, cr15, [ip, #-1008]!	; 0xfffffc10
    4ff8:			; <UNDEFINED> instruction: 0x4628e7f8
    4ffc:	ldcl	7, cr15, [r8, #-1008]!	; 0xfffffc10
    5000:			; <UNDEFINED> instruction: 0xf7fc4620
    5004:			; <UNDEFINED> instruction: 0x4634ed76
    5008:	svclt	0x0000e7f0
    500c:			; <UNDEFINED> instruction: 0x4604b538
    5010:			; <UNDEFINED> instruction: 0xf7fc6800
    5014:	stmdavs	r5!, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    5018:			; <UNDEFINED> instruction: 0x4628b155
    501c:	mrc	7, 4, APSR_nzcv, cr2, cr12, {7}
    5020:	strmi	r2, [r2], -r0, lsl #2
    5024:			; <UNDEFINED> instruction: 0xf7fc4628
    5028:	stmdavs	r0!, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    502c:	stcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    5030:	pop	{r5, r9, sl, lr}
    5034:			; <UNDEFINED> instruction: 0xf7fc4038
    5038:	svclt	0x0000bd59
    503c:	ldrbmi	lr, [r0, sp, lsr #18]!
    5040:	svcmi	0x003f4681
    5044:	strmi	fp, [sl], r4, lsl #1
    5048:	ldrbtmi	r4, [pc], #-1566	; 5050 <fchmod@plt+0x3050>
    504c:	bcs	168a4 <fchmod@plt+0x148a4>
    5050:	blmi	f391b0 <fchmod@plt+0xf371b0>
    5054:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    5058:	ldc	7, cr15, [r6, #-1008]!	; 0xfffffc10
    505c:			; <UNDEFINED> instruction: 0xf8574b3a
    5060:			; <UNDEFINED> instruction: 0xf8d88003
    5064:			; <UNDEFINED> instruction: 0xf7fc0000
    5068:			; <UNDEFINED> instruction: 0xf7fced30
    506c:			; <UNDEFINED> instruction: 0x4605ef1a
    5070:	mcrrne	3, 4, fp, r2, cr0
    5074:	sub	sp, sl, r2, lsl #2
    5078:	subsle	r4, lr, r5, lsl #5
    507c:	ldrtmi	r2, [r1], -r0, lsl #4
    5080:			; <UNDEFINED> instruction: 0xf7fc4628
    5084:	mcrrne	13, 14, lr, r3, cr0
    5088:	mvnsle	r4, r4, lsl #12
    508c:	mrc	7, 4, APSR_nzcv, cr0, cr12, {7}
    5090:	stmdacs	r4, {fp, sp, lr}
    5094:	blmi	b79464 <fchmod@plt+0xb77464>
    5098:			; <UNDEFINED> instruction: 0xf8d84625
    509c:	ldmdavs	r4!, {pc}
    50a0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    50a4:			; <UNDEFINED> instruction: 0xf7fc9303
    50a8:	bmi	a80898 <fchmod@plt+0xa7e898>
    50ac:	blls	cd4b8 <fchmod@plt+0xcb4b8>
    50b0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    50b4:	strbmi	r4, [r0], -r0
    50b8:	mcr	7, 6, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    50bc:	andlt	r4, r4, r8, lsr #12
    50c0:			; <UNDEFINED> instruction: 0x87f0e8bd
    50c4:	ldrbmi	r4, [r1], -r2, lsr #12
    50c8:			; <UNDEFINED> instruction: 0xf7fc4648
    50cc:			; <UNDEFINED> instruction: 0xf7fcee4e
    50d0:	stmdavs	r0, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    50d4:	andsle	r2, r7, r2, lsl #16
    50d8:			; <UNDEFINED> instruction: 0xf8d84b1c
    50dc:	ldmpl	fp!, {lr}^
    50e0:	movwls	r6, #14363	; 0x381b
    50e4:	ldcl	7, cr15, [sl, #1008]	; 0x3f0
    50e8:	tstcs	r1, sl, lsl sl
    50ec:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    50f0:	andls	lr, r0, sp, asr #19
    50f4:			; <UNDEFINED> instruction: 0xf7fc4620
    50f8:	rsbscs	lr, lr, sl, lsr #29
    50fc:	mcr	7, 0, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5100:	ldmpl	fp!, {r0, r2, r4, r8, r9, fp, lr}^
    5104:			; <UNDEFINED> instruction: 0xe7a4681c
    5108:			; <UNDEFINED> instruction: 0xf7fc207f
    510c:	blmi	400924 <fchmod@plt+0x3fe924>
    5110:	ldrdmi	pc, [r0], -r8
    5114:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    5118:			; <UNDEFINED> instruction: 0xf7fc9303
    511c:	stmdavs	r0, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    5120:	ldc	7, cr15, [ip, #1008]!	; 0x3f0
    5124:	blls	d7960 <fchmod@plt+0xd5960>
    5128:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    512c:	andls	pc, r0, sp, asr #17
    5130:	strtmi	r9, [r0], -r1
    5134:	mcr	7, 4, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5138:	strcs	lr, [r0, #-1984]	; 0xfffff840
    513c:	svclt	0x0000e7be
    5140:	andeq	r3, r1, sl, ror sp
    5144:	andeq	r0, r0, r4, lsr #4
    5148:	andeq	r0, r0, r4, lsl r2
    514c:	andeq	r0, r0, r0, lsl r2
    5150:			; <UNDEFINED> instruction: 0x00002db8
    5154:	andeq	r2, r0, lr, asr sp
    5158:	andeq	r0, r0, r0, lsr r2
    515c:	andeq	r2, r0, r2, lsr #26
    5160:			; <UNDEFINED> instruction: 0x4605b538
    5164:	ldrmi	pc, [r8], #-2256	; 0xfffff730
    5168:	stmiavs	r3!, {r2, r3, r4, r7, r8, ip, sp, pc}^
    516c:			; <UNDEFINED> instruction: 0xf8c56820
    5170:	tstlt	r8, r8, lsl r4
    5174:	ldc	7, cr15, [ip], #1008	; 0x3f0
    5178:	tstlt	r8, r0, ror #16
    517c:	strcc	pc, [r0], #-2261	; 0xfffff72b
    5180:			; <UNDEFINED> instruction: 0x4798685b
    5184:			; <UNDEFINED> instruction: 0xf7fc4620
    5188:			; <UNDEFINED> instruction: 0xf8d5ecb4
    518c:	cfstrscs	mvf4, [r0], {24}
    5190:	movwcs	sp, #491	; 0x1eb
    5194:	ldrcc	pc, [ip], #-2245	; 0xfffff73b
    5198:	svclt	0x0000bd38
    519c:	cfstr32mi	mvfx11, [ip], {16}
    51a0:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    51a4:	pop	{r0, r1, r3, r4, r8, fp, ip, sp, pc}
    51a8:			; <UNDEFINED> instruction: 0xf7fc4010
    51ac:	stmdami	r9, {r0, r2, r7, r9, sl, fp, ip, sp, pc}
    51b0:			; <UNDEFINED> instruction: 0xf7ff4478
    51b4:	stmdami	r8, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    51b8:			; <UNDEFINED> instruction: 0xf7ff4478
    51bc:	andcs	pc, r3, r9, asr r9	; <UNPREDICTABLE>
    51c0:			; <UNDEFINED> instruction: 0xf9fef7ff
    51c4:	eorvc	r2, r3, r0, lsl #6
    51c8:			; <UNDEFINED> instruction: 0x4010e8bd
    51cc:	mrclt	7, 3, APSR_nzcv, cr4, cr12, {7}
    51d0:	andeq	r4, r1, r4, ror pc
    51d4:	muleq	r0, ip, r3
    51d8:	andeq	r2, r0, r8, ror #13
    51dc:	ldrblt	fp, [r0, #-409]!	; 0xfffffe67
    51e0:	ldrmi	r4, [r5], -r6, lsl #12
    51e4:	stmdavs	r0!, {r2, r3, r9, sl, lr}^
    51e8:	ldmdavs	r3!, {r4, r5, r8, ip, sp, pc}
    51ec:			; <UNDEFINED> instruction: 0x4798689b
    51f0:			; <UNDEFINED> instruction: 0xf7fc4629
    51f4:			; <UNDEFINED> instruction: 0xb120ec3a
    51f8:	stccs	8, cr6, [r0], {228}	; 0xe4
    51fc:	strdcs	sp, [r0], -r3
    5200:			; <UNDEFINED> instruction: 0x4620bd70
    5204:	andcs	fp, r0, r0, ror sp
    5208:	svclt	0x00004770
    520c:	strcs	pc, [r8], #-2271	; 0xfffff721
    5210:	strcc	pc, [r8], #-2271	; 0xfffff721
    5214:	push	{r1, r3, r4, r5, r6, sl, lr}
    5218:	strdlt	r4, [sp], r0	; <UNPREDICTABLE>
    521c:			; <UNDEFINED> instruction: 0x460f58d3
    5220:			; <UNDEFINED> instruction: 0xf8df4606
    5224:	ldmdavs	fp, {r2, r3, r4, r5, r6, r7, r8, r9, pc}
    5228:			; <UNDEFINED> instruction: 0xf04f932b
    522c:			; <UNDEFINED> instruction: 0xf7fc0300
    5230:	ldrbtmi	lr, [r8], #3466	; 0xd8a
    5234:	beq	30163c <fchmod@plt+0x2ff63c>
    5238:	ldrbmi	r1, [r0], -r5, lsl #27
    523c:	stc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    5240:	stmdacs	r0, {r2, r9, sl, lr}
    5244:	mvnhi	pc, r0
    5248:			; <UNDEFINED> instruction: 0xf7fc4628
    524c:	pkhbtmi	lr, r1, ip, lsl #26
    5250:			; <UNDEFINED> instruction: 0xf0002800
    5254:			; <UNDEFINED> instruction: 0xf7fc81dc
    5258:			; <UNDEFINED> instruction: 0xf8dfed58
    525c:	ldrbmi	ip, [r1], -r8, asr #7
    5260:	mvnscc	pc, #79	; 0x4f
    5264:	andcs	r4, r1, #252, 8	; 0xfc000000
    5268:	andgt	pc, r0, sp, asr #17
    526c:	andls	r9, r2, r1, lsl #12
    5270:			; <UNDEFINED> instruction: 0xf7fc4620
    5274:	stmiami	ip!, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    5278:			; <UNDEFINED> instruction: 0xf04f4629
    527c:	ldrbtmi	r3, [r8], #-1023	; 0xfffffc01
    5280:	andls	r2, r0, r1, lsl #4
    5284:	strls	r4, [r1], -r8, asr #12
    5288:	mcr	7, 5, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    528c:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    5290:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    5294:			; <UNDEFINED> instruction: 0xf7fc4620
    5298:	mcrrne	12, 15, lr, r2, cr0
    529c:	rsble	r4, pc, r5, lsl #12
    52a0:	ldc	7, cr15, [r2, #-1008]!	; 0xfffffc10
    52a4:	beq	fe3416e0 <fchmod@plt+0xfe33f6e0>
    52a8:			; <UNDEFINED> instruction: 0x23204ae0
    52ac:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    52b0:	ldrbmi	r4, [r0], -r4, lsl #13
    52b4:			; <UNDEFINED> instruction: 0x2c00e9cd
    52b8:			; <UNDEFINED> instruction: 0xf8cd2201
    52bc:			; <UNDEFINED> instruction: 0xf7fcc01c
    52c0:	ldrbmi	lr, [r0], -lr, lsl #29
    52c4:	ldc	7, cr15, [lr, #-1008]!	; 0xfffffc10
    52c8:			; <UNDEFINED> instruction: 0xf1004651
    52cc:	strtmi	r0, [r8], -r1, lsl #22
    52d0:			; <UNDEFINED> instruction: 0xf7fc465a
    52d4:	strmi	lr, [r3, #3504]	; 0xdb0
    52d8:	svccs	0x0000d01c
    52dc:	addhi	pc, r7, r0, asr #32
    52e0:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    52e4:	mcr	7, 3, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    52e8:			; <UNDEFINED> instruction: 0xf7fc4620
    52ec:	strtmi	lr, [r0], -r4, ror #24
    52f0:	bl	fffc32e8 <fchmod@plt+0xfffc12e8>
    52f4:			; <UNDEFINED> instruction: 0xf7fc4648
    52f8:	bmi	ff3802f0 <fchmod@plt+0xff37e2f0>
    52fc:	ldrbtmi	r4, [sl], #-3015	; 0xfffff439
    5300:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5304:	subsmi	r9, sl, fp, lsr #22
    5308:	cmnhi	sp, r0, asr #32	; <UNPREDICTABLE>
    530c:	eorlt	r4, sp, r8, lsr #12
    5310:	svchi	0x00f0e8bd
    5314:			; <UNDEFINED> instruction: 0xf7fc4628
    5318:	strbmi	lr, [r9], -sl, asr #28
    531c:			; <UNDEFINED> instruction: 0xf7fc4620
    5320:	strmi	lr, [r5], -r4, lsl #27
    5324:	suble	r2, r8, r0, lsl #16
    5328:	strbmi	r2, [r8], -r2, lsl #2
    532c:	stc	7, cr15, [r4], #1008	; 0x3f0
    5330:	strmi	r1, [r5], -r3, asr #24
    5334:	addshi	pc, r9, r0
    5338:			; <UNDEFINED> instruction: 0x4651221f
    533c:	bl	fefc3334 <fchmod@plt+0xfefc1334>
    5340:	strtmi	r4, [r8], -r3, lsl #12
    5344:			; <UNDEFINED> instruction: 0xf7fc461d
    5348:	stccs	14, cr14, [r0, #-200]	; 0xffffff38
    534c:	addshi	pc, r8, r0, asr #6
    5350:	stmdbge	r7, {r2, r3, r5, r8, r9, fp, sp, pc}
    5354:			; <UNDEFINED> instruction: 0x4650441d
    5358:	bleq	4149c <fchmod@plt+0x3f49c>
    535c:	stclt	8, cr15, [r4], #-20	; 0xffffffec
    5360:	stc2	0, cr15, [r8, #-4]
    5364:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5368:	svccs	0x0000d15a
    536c:	sbchi	pc, r6, r0, asr #32
    5370:			; <UNDEFINED> instruction: 0xf7fc4620
    5374:			; <UNDEFINED> instruction: 0xf7fcec20
    5378:	tstcs	r6, #28, 26	; 0x700
    537c:	ldr	r6, [r6, r3]!
    5380:	svccs	0x0000463d
    5384:	blmi	feaf9658 <fchmod@plt+0xfeaf7658>
    5388:	bmi	feace790 <fchmod@plt+0xfeacc790>
    538c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5390:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    5394:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    5398:			; <UNDEFINED> instruction: 0xf7fc9305
    539c:	stmdavs	r0, {r1, r3, r8, sl, fp, sp, lr, pc}
    53a0:	ldcl	7, cr15, [ip], #-1008	; 0xfffffc10
    53a4:	tstcs	r1, r5, lsl #22
    53a8:	strmi	r9, [r2], -r0, lsl #8
    53ac:	bmi	fe8e9bb8 <fchmod@plt+0xfe8e7bb8>
    53b0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    53b4:	stcl	7, cr15, [sl, #-1008]	; 0xfffffc10
    53b8:	bge	23f224 <fchmod@plt+0x23d224>
    53bc:	andcs	r4, r3, r1, lsr #12
    53c0:	ldcl	7, cr15, [r0, #1008]	; 0x3f0
    53c4:	teqle	sp, r0, lsl #16
    53c8:	blcs	ac004 <fchmod@plt+0xaa004>
    53cc:			; <UNDEFINED> instruction: 0x4620d13a
    53d0:			; <UNDEFINED> instruction: 0xf7fc2501
    53d4:	ldmibmi	sl, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    53d8:	strtcs	pc, [r4], #-2198	; 0xfffff76a
    53dc:			; <UNDEFINED> instruction: 0xf0424479
    53e0:			; <UNDEFINED> instruction: 0xf8860204
    53e4:	stmdavs	fp, {r2, r5, sl, sp}^
    53e8:	subvs	r4, fp, fp, lsr #8
    53ec:	blmi	fe47f1f0 <fchmod@plt+0xfe47d1f0>
    53f0:			; <UNDEFINED> instruction: 0xf8584a91
    53f4:			; <UNDEFINED> instruction: 0xf8583003
    53f8:	ldmdavs	fp, {r1, sp}
    53fc:	movwls	r6, #22550	; 0x5816
    5400:	ldcl	7, cr15, [r6], {252}	; 0xfc
    5404:			; <UNDEFINED> instruction: 0xf7fc6800
    5408:	blls	180538 <fchmod@plt+0x17e538>
    540c:	strls	r2, [r0], #-257	; 0xfffffeff
    5410:	andls	r4, r1, #2097152	; 0x200000
    5414:	ldrtmi	r4, [r0], -fp, lsl #21
    5418:			; <UNDEFINED> instruction: 0xf7fc447a
    541c:	smmla	pc, r8, sp, lr	; <UNPREDICTABLE>
    5420:	ldrbmi	r9, [r9], -r7, lsl #16
    5424:	stcl	7, cr15, [r4], #-1008	; 0xfffffc10
    5428:	stmdacs	r0, {r0, r2, r9, sl, lr}
    542c:	svccs	0x0000d15a
    5430:	addshi	pc, r8, r0, asr #32
    5434:			; <UNDEFINED> instruction: 0xf7fc4620
    5438:			; <UNDEFINED> instruction: 0xf7fcebbe
    543c:	tstcs	r1, #47616	; 0xba00
    5440:	ldrb	r6, [r4, -r3]
    5444:	blmi	1f31a08 <fchmod@plt+0x1f2fa08>
    5448:	ldmdami	sl!, {r0, r8, sp}^
    544c:			; <UNDEFINED> instruction: 0xf8584a7e
    5450:			; <UNDEFINED> instruction: 0xf8586003
    5454:	ldrbtmi	r0, [sl], #-0
    5458:	stmdavs	r3, {sl, ip, pc}
    545c:			; <UNDEFINED> instruction: 0xf7fc6830
    5460:			; <UNDEFINED> instruction: 0x4620ecf6
    5464:	bl	fe9c345c <fchmod@plt+0xfe9c145c>
    5468:			; <UNDEFINED> instruction: 0xf7fce741
    546c:	strmi	lr, [r6], -r2, lsr #25
    5470:	strtmi	fp, [r0], -r7, lsl #19
    5474:			; <UNDEFINED> instruction: 0xf7fc2500
    5478:	tstcs	r6, #161792	; 0x27800
    547c:			; <UNDEFINED> instruction: 0xe7366033
    5480:	strtmi	fp, [r0], -r7, lsl #22
    5484:			; <UNDEFINED> instruction: 0xf7fc2500
    5488:			; <UNDEFINED> instruction: 0xf7fceb96
    548c:	tstcs	r6, #37376	; 0x9200
    5490:	str	r6, [ip, -r3]!
    5494:	bmi	1a18238 <fchmod@plt+0x1a16238>
    5498:			; <UNDEFINED> instruction: 0xf8586800
    549c:			; <UNDEFINED> instruction: 0xf8583003
    54a0:	ldmdavs	fp, {r1, sp}
    54a4:	movwls	r6, #22549	; 0x5815
    54a8:	bl	ffe434a0 <fchmod@plt+0xffe414a0>
    54ac:	tstcs	r1, r5, lsl #22
    54b0:	andls	pc, r0, sp, asr #17
    54b4:	andls	r4, r1, #2097152	; 0x200000
    54b8:	strtmi	r4, [r8], -r4, ror #20
    54bc:			; <UNDEFINED> instruction: 0xf7fc447a
    54c0:	ldrb	lr, [r6, r6, asr #25]
    54c4:	tstcs	r1, ip, asr fp
    54c8:	bmi	1857638 <fchmod@plt+0x1855638>
    54cc:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    54d0:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    54d4:			; <UNDEFINED> instruction: 0xf8cd447a
    54d8:	stmdavs	r3, {ip, pc}
    54dc:			; <UNDEFINED> instruction: 0xf7fc6828
    54e0:			; <UNDEFINED> instruction: 0xe7ceecb6
    54e4:			; <UNDEFINED> instruction: 0xf7fc4648
    54e8:	strmi	lr, [r5], -r6, ror #22
    54ec:	svccs	0x0000b1c0
    54f0:	strtmi	sp, [r0], -sl, asr #2
    54f4:			; <UNDEFINED> instruction: 0xf7fc2500
    54f8:	usat	lr, #24, lr, asr #22
    54fc:	tstcs	r1, sp, asr #20
    5500:			; <UNDEFINED> instruction: 0xf8584b4d
    5504:			; <UNDEFINED> instruction: 0xf8582002
    5508:			; <UNDEFINED> instruction: 0xf8cd0003
    550c:	ldmdavs	r3, {r2, sp, pc}
    5510:	stmdavs	r0, {r4, r6, r9, fp, lr}
    5514:			; <UNDEFINED> instruction: 0xf8cd447a
    5518:			; <UNDEFINED> instruction: 0xf7fc9000
    551c:			; <UNDEFINED> instruction: 0xe727ec98
    5520:	strtmi	r4, [r0], -r9, asr #12
    5524:	stc	7, cr15, [r0], {252}	; 0xfc
    5528:	suble	r2, r7, r0, lsl #16
    552c:	addsle	r2, r8, r0, lsl #30
    5530:	bmi	1058238 <fchmod@plt+0x1056238>
    5534:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5538:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    553c:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    5540:			; <UNDEFINED> instruction: 0xf7fc9305
    5544:	stmdavs	r0, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    5548:	bl	fea43540 <fchmod@plt+0xfea41540>
    554c:	tstcs	r1, r5, lsl #22
    5550:	andls	pc, r0, sp, asr #17
    5554:	andls	r4, r1, #2097152	; 0x200000
    5558:			; <UNDEFINED> instruction: 0x46304a3f
    555c:			; <UNDEFINED> instruction: 0xf7fc447a
    5560:			; <UNDEFINED> instruction: 0xe77eec76
    5564:	tstcs	r1, r4, lsr fp
    5568:	bls	1d7638 <fchmod@plt+0x1d5638>
    556c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5570:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    5574:	andls	pc, r0, sp, asr #17
    5578:	ldmdavs	r0!, {r0, r1, fp, sp, lr}
    557c:	bmi	de9d88 <fchmod@plt+0xde7d88>
    5580:			; <UNDEFINED> instruction: 0xf7fc447a
    5584:	ldrb	lr, [r5, -r4, ror #24]
    5588:	bmi	ad8238 <fchmod@plt+0xad6238>
    558c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5590:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    5594:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    5598:			; <UNDEFINED> instruction: 0xf7fc9305
    559c:	stmdavs	r0, {r1, r3, sl, fp, sp, lr, pc}
    55a0:	bl	1f43598 <fchmod@plt+0x1f41598>
    55a4:	tstcs	r1, r5, lsl #22
    55a8:	andls	pc, r0, sp, asr #17
    55ac:	andls	r4, r1, #2097152	; 0x200000
    55b0:	strtmi	r4, [r8], -fp, lsr #20
    55b4:			; <UNDEFINED> instruction: 0xf7fc447a
    55b8:	ldr	lr, [sl, sl, asr #24]
    55bc:	strtmi	sl, [r1], -r8, lsl #20
    55c0:			; <UNDEFINED> instruction: 0xf7fc2003
    55c4:			; <UNDEFINED> instruction: 0x4605ecd0
    55c8:	blls	373cf0 <fchmod@plt+0x371cf0>
    55cc:			; <UNDEFINED> instruction: 0xf43f2b02
    55d0:	svccs	0x0000aefe
    55d4:	svcge	0x0045f43f
    55d8:	tstcs	r1, r6, lsl sl
    55dc:	strcs	r4, [r0, #-2838]	; 0xfffff4ea
    55e0:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    55e4:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    55e8:	stmdavs	r3, {r1, r2, r3, r4, r9, fp, lr}
    55ec:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    55f0:			; <UNDEFINED> instruction: 0xf7fc9400
    55f4:	strtmi	lr, [r0], -ip, lsr #24
    55f8:	b	ff7435f0 <fchmod@plt+0xff7415f0>
    55fc:	svccs	0x0000e677
    5600:	svcge	0x0077f43f
    5604:			; <UNDEFINED> instruction: 0xf7fce7e8
    5608:	strmi	lr, [r5], -sl, asr #21
    560c:			; <UNDEFINED> instruction: 0x4620e675
    5610:			; <UNDEFINED> instruction: 0xf7fc464d
    5614:	ldrbt	lr, [r0], -lr, ror #20
    5618:			; <UNDEFINED> instruction: 0x00013bb0
    561c:	andeq	r0, r0, r8, lsl #4
    5620:	muleq	r1, r2, fp
    5624:	andeq	r2, r0, r4, lsr #24
    5628:	andeq	r2, r0, r2, lsl ip
    562c:	strdeq	r2, [r0], -r6
    5630:	andeq	r3, r1, r6, asr #21
    5634:	andeq	r0, r0, r0, lsl r2
    5638:	andeq	r0, r0, r4, lsl r2
    563c:	andeq	r2, r0, r6, ror #21
    5640:	andeq	r4, r1, r8, lsr sp
    5644:	andeq	r2, r0, r0, lsl #21
    5648:	andeq	r2, r0, r2, asr sl
    564c:	ldrdeq	r2, [r0], -ip
    5650:	strdeq	r2, [r0], -r4
    5654:	andeq	r2, r0, r0, ror #19
    5658:	strdeq	r2, [r0], -r4
    565c:	andeq	r2, r0, r8, lsr #19
    5660:	muleq	r0, ip, r9
    5664:			; <UNDEFINED> instruction: 0x000028bc
    5668:			; <UNDEFINED> instruction: 0x4606b5f8
    566c:	rscsne	pc, pc, r0, asr #4
    5670:			; <UNDEFINED> instruction: 0xf7fc460d
    5674:	ldmdbmi	r3, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    5678:			; <UNDEFINED> instruction: 0x46074479
    567c:			; <UNDEFINED> instruction: 0xf7fc4630
    5680:	strmi	lr, [r4], -lr, asr #24
    5684:			; <UNDEFINED> instruction: 0xf7fc4638
    5688:	orrlt	lr, r4, r2, ror #24
    568c:			; <UNDEFINED> instruction: 0xf7fc4620
    5690:	ldmib	r5, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    5694:			; <UNDEFINED> instruction: 0xf7fc1206
    5698:	ldmdblt	r0, {r1, r5, r6, r8, r9, fp, sp, lr, pc}^
    569c:			; <UNDEFINED> instruction: 0xf7fc4620
    56a0:	stmdbvs	r9!, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    56a4:	bicsvc	pc, sl, r1, lsl #8
    56a8:	stc	7, cr15, [sl], #1008	; 0x3f0
    56ac:	strtmi	fp, [r0], -r8, lsl #18
    56b0:			; <UNDEFINED> instruction: 0x4620bdf8
    56b4:			; <UNDEFINED> instruction: 0xf7fc2400
    56b8:			; <UNDEFINED> instruction: 0x4630ebd6
    56bc:	b	1ec36b4 <fchmod@plt+0x1ec16b4>
    56c0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    56c4:	strdeq	r2, [r0], -r4
    56c8:	blmi	ff658230 <fchmod@plt+0xff656230>
    56cc:	push	{r1, r3, r4, r5, r6, sl, lr}
    56d0:			; <UNDEFINED> instruction: 0xf2ad4ff0
    56d4:	ldmpl	r3, {r2, r3, r5, r6, r7, r8, sl, fp, lr}^
    56d8:	ldmdavs	fp, {r2, r9, sl, lr}
    56dc:	strbtcc	pc, [r4], #2253	; 0x8cd	; <UNPREDICTABLE>
    56e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    56e4:	strtcc	pc, [r4], #-2192	; 0xfffff770
    56e8:	movteq	pc, #4975	; 0x136f	; <UNPREDICTABLE>
    56ec:	strtcc	pc, [r4], #-2176	; 0xfffff780
    56f0:			; <UNDEFINED> instruction: 0xf14007d8
    56f4:	sbcslt	r8, sl, #163	; 0xa3
    56f8:			; <UNDEFINED> instruction: 0xf1000711
    56fc:			; <UNDEFINED> instruction: 0xf8d4809f
    5700:	bvs	6d2708 <fchmod@plt+0x6d0708>
    5704:			; <UNDEFINED> instruction: 0x4798b11b
    5708:			; <UNDEFINED> instruction: 0xf0002800
    570c:			; <UNDEFINED> instruction: 0xf10d8084
    5710:	rsbcs	r0, r8, #16, 16	; 0x100000
    5714:	strbmi	r2, [r0], -r0, lsl #2
    5718:	bl	18c3710 <fchmod@plt+0x18c1710>
    571c:	streq	pc, [r4], #-2260	; 0xfffff72c
    5720:			; <UNDEFINED> instruction: 0xf0002800
    5724:			; <UNDEFINED> instruction: 0xf7fc8096
    5728:	strbmi	lr, [r2], -ip, lsl #23
    572c:	andcs	r4, r3, r1, lsl #12
    5730:	b	1c43728 <fchmod@plt+0x1c41728>
    5734:			; <UNDEFINED> instruction: 0xf0402800
    5738:	mrcge	1, 1, r8, cr9, cr7, {1}
    573c:	vst1.32	{d20-d21}, [pc :256]!
    5740:	strls	r6, [r1], #-896	; 0xfffffc80
    5744:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    5748:	andls	r4, r0, #48, 12	; 0x3000000
    574c:			; <UNDEFINED> instruction: 0xf10d2201
    5750:			; <UNDEFINED> instruction: 0xf7fc0978
    5754:	ldrtmi	lr, [r0], -r4, asr #24
    5758:	blx	2c375c <fchmod@plt+0x2c175c>
    575c:	strvc	pc, [r4], #-2260	; 0xfffff72c
    5760:	beq	41e28 <fchmod@plt+0x3fe28>
    5764:	svclt	0x00184638
    5768:	beq	818ac <fchmod@plt+0x7f8ac>
    576c:	bl	1a43764 <fchmod@plt+0x1a41764>
    5770:	strmi	r4, [r1], -sl, asr #12
    5774:			; <UNDEFINED> instruction: 0xf7fc2003
    5778:	strmi	lr, [r3], lr, asr #20
    577c:			; <UNDEFINED> instruction: 0xf0402800
    5780:			; <UNDEFINED> instruction: 0x4649811e
    5784:			; <UNDEFINED> instruction: 0xf7ff4630
    5788:	strmi	pc, [r5], -pc, ror #30
    578c:			; <UNDEFINED> instruction: 0xf0002800
    5790:			; <UNDEFINED> instruction: 0x465a8116
    5794:			; <UNDEFINED> instruction: 0x46384659
    5798:	bl	ff7c3790 <fchmod@plt+0xff7c1790>
    579c:	tst	fp, r0, lsr r1
    57a0:			; <UNDEFINED> instruction: 0xf7fc4629
    57a4:			; <UNDEFINED> instruction: 0x3001ebb6
    57a8:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    57ac:			; <UNDEFINED> instruction: 0xf7fc4638
    57b0:	mcrrne	11, 15, lr, r2, cr2
    57b4:			; <UNDEFINED> instruction: 0x4638d1f4
    57b8:	ldmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57bc:			; <UNDEFINED> instruction: 0xf0402800
    57c0:			; <UNDEFINED> instruction: 0x462880fb
    57c4:	stmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57c8:			; <UNDEFINED> instruction: 0xf0402800
    57cc:			; <UNDEFINED> instruction: 0x462880f5
    57d0:	bl	dc37c8 <fchmod@plt+0xdc17c8>
    57d4:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57d8:			; <UNDEFINED> instruction: 0xf0402800
    57dc:			; <UNDEFINED> instruction: 0x462880f0
    57e0:	bl	10437d8 <fchmod@plt+0x10417d8>
    57e4:			; <UNDEFINED> instruction: 0xf0402800
    57e8:			; <UNDEFINED> instruction: 0xf8d980ea
    57ec:	stmdbge	r2, {r3, r6, sp}
    57f0:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    57f4:	stmib	r1, {r4, r5, r9, sl, lr}^
    57f8:			; <UNDEFINED> instruction: 0xf7fc2300
    57fc:			; <UNDEFINED> instruction: 0xf8d4eb6c
    5800:			; <UNDEFINED> instruction: 0xf7fc0404
    5804:	stmdacs	r0, {r4, r5, r8, r9, fp, sp, lr, pc}
    5808:	sbcshi	pc, ip, r0
    580c:			; <UNDEFINED> instruction: 0xf9fef7ff
    5810:			; <UNDEFINED> instruction: 0xf8c42300
    5814:	strcs	r3, [r0, #-1028]	; 0xfffffbfc
    5818:			; <UNDEFINED> instruction: 0xf7ff4620
    581c:	bmi	fe1c4aa8 <fchmod@plt+0xfe1c2aa8>
    5820:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
    5824:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5828:	strbtcc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
    582c:			; <UNDEFINED> instruction: 0xf040405a
    5830:			; <UNDEFINED> instruction: 0x462880f8
    5834:	sfmmi	f7, 3, [ip, #52]!	; 0x34
    5838:	svchi	0x00f0e8bd
    583c:	streq	pc, [r4], #-2260	; 0xfffff72c
    5840:	stmdacs	r0, {r0, r8, sl, sp}
    5844:			; <UNDEFINED> instruction: 0xf7fcd0e8
    5848:	movwcs	lr, #2830	; 0xb0e
    584c:	strcc	pc, [r4], #-2244	; 0xfffff73c
    5850:			; <UNDEFINED> instruction: 0xf8d4e7e2
    5854:	cdpge	4, 3, cr1, cr9, cr12, {0}
    5858:	ldrcs	pc, [r0], #-2260	; 0xfffff72c
    585c:	ldrcc	pc, [r4], #-2260	; 0xfffff72c
    5860:	andsne	pc, r0, r8, asr #17
    5864:	movwcs	lr, #27080	; 0x69c8
    5868:			; <UNDEFINED> instruction: 0xf0002b00
    586c:	ldclmi	0, cr8, [r3, #-724]!	; 0xfffffd2c
    5870:	orrvs	pc, r0, #1325400064	; 0x4f000000
    5874:	andcs	r4, r1, #26214400	; 0x1900000
    5878:			; <UNDEFINED> instruction: 0x4630447d
    587c:	strls	r9, [r0, #-1025]	; 0xfffffbff
    5880:	bl	feb43878 <fchmod@plt+0xfeb41878>
    5884:			; <UNDEFINED> instruction: 0xf7ff4630
    5888:			; <UNDEFINED> instruction: 0x4641f973
    588c:	svccc	0x00004607
    5890:	svclt	0x00184630
    5894:			; <UNDEFINED> instruction: 0xf7ff2701
    5898:			; <UNDEFINED> instruction: 0xf8c4fee7
    589c:	stmdacs	r0, {r2, sl}
    58a0:			; <UNDEFINED> instruction: 0xf8d4d0b9
    58a4:	ldmdblt	r5!, {r3, r4, sl, ip, lr}^
    58a8:	stmdavs	r8!, {r0, r2, r5, sp, lr, pc}^
    58ac:			; <UNDEFINED> instruction: 0xf0002800
    58b0:			; <UNDEFINED> instruction: 0xf8d480ae
    58b4:			; <UNDEFINED> instruction: 0xf8d43400
    58b8:	ldmdbvs	fp, {r2, sl, ip}
    58bc:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    58c0:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
    58c4:	stcvc	0, cr13, [fp], #-436	; 0xfffffe4c
    58c8:	strbtle	r0, [lr], #2011	; 0x7db
    58cc:	stmdacs	r0, {r3, r5, fp, sp, lr}
    58d0:			; <UNDEFINED> instruction: 0xf8d4d0f6
    58d4:			; <UNDEFINED> instruction: 0xf8d43400
    58d8:	ldmibvs	fp, {r2, sl, ip}
    58dc:	mulcc	r1, r8, r7
    58e0:			; <UNDEFINED> instruction: 0xf8d4d006
    58e4:	andcs	r1, sl, r4, lsl #8
    58e8:	bl	4c38e0 <fchmod@plt+0x4c18e0>
    58ec:	mvnle	r3, r1
    58f0:	streq	pc, [r4], #-2260	; 0xfffff72c
    58f4:			; <UNDEFINED> instruction: 0xf7fc3701
    58f8:	smlattlt	r0, r8, r8, lr
    58fc:			; <UNDEFINED> instruction: 0xf8d43701
    5900:			; <UNDEFINED> instruction: 0xf7fc0404
    5904:			; <UNDEFINED> instruction: 0xf7fcea9e
    5908:	cmnlt	r8, r4, lsr #17
    590c:	streq	pc, [r4], #-2260	; 0xfffff72c
    5910:	b	fea43908 <fchmod@plt+0xfea41908>
    5914:			; <UNDEFINED> instruction: 0xf0002800
    5918:	movwcs	r8, #134	; 0x86
    591c:	strcc	pc, [r4], #-2244	; 0xfffff73c
    5920:			; <UNDEFINED> instruction: 0xf7fc4630
    5924:	ldrb	lr, [r6, -r8, asr #18]!
    5928:	streq	pc, [r4], #-2260	; 0xfffff72c
    592c:	b	fe6c3924 <fchmod@plt+0xfe6c1924>
    5930:	mvnsle	r2, r0, lsl #16
    5934:	streq	pc, [r4], #-2244	; 0xfffff73c
    5938:	mvnsle	r2, r0, lsl #30
    593c:			; <UNDEFINED> instruction: 0x4621ad1e
    5940:	strtmi	r2, [sl], -r3
    5944:	bl	e4393c <fchmod@plt+0xe4193c>
    5948:	stmdbvs	fp!, {r4, r8, r9, fp, ip, sp, pc}
    594c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    5950:	svcmi	0x0020f5b3
    5954:			; <UNDEFINED> instruction: 0x4639d11c
    5958:			; <UNDEFINED> instruction: 0xf7fc4620
    595c:	strmi	lr, [r7], -r2, lsr #22
    5960:	suble	r2, r7, r0, lsl #16
    5964:			; <UNDEFINED> instruction: 0x46394630
    5968:	ldmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    596c:	ldrtmi	r4, [r8], -r5, lsl #12
    5970:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5974:			; <UNDEFINED> instruction: 0xf47f2d00
    5978:			; <UNDEFINED> instruction: 0xf7ffaf4e
    597c:	stmdacs	r0, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}
    5980:	svcge	0x0049f47f
    5984:	andcs	r4, r1, #47104	; 0xb800
    5988:	ldrbtmi	r4, [fp], #-1557	; 0xfffff9eb
    598c:	smlald	r7, r3, sl, r0
    5990:			; <UNDEFINED> instruction: 0x46214630
    5994:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5998:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    599c:	svcge	0x003bf47f
    59a0:			; <UNDEFINED> instruction: 0xf8d4e7eb
    59a4:	str	r0, [r6, r4, lsl #8]!
    59a8:	streq	pc, [r4], #-2260	; 0xfffff72c
    59ac:	b	16c39a4 <fchmod@plt+0x16c19a4>
    59b0:			; <UNDEFINED> instruction: 0xf8c42300
    59b4:	str	r3, [lr, -r4, lsl #8]!
    59b8:			; <UNDEFINED> instruction: 0xf7fc4628
    59bc:			; <UNDEFINED> instruction: 0xf10aea54
    59c0:	ldr	r0, [ip, -r1, lsl #20]
    59c4:			; <UNDEFINED> instruction: 0xf922f7ff
    59c8:			; <UNDEFINED> instruction: 0xf47f2800
    59cc:			; <UNDEFINED> instruction: 0xf1baaf21
    59d0:			; <UNDEFINED> instruction: 0xf43f0f00
    59d4:	ldr	sl, [fp, -ip, asr #30]
    59d8:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    59dc:	b	ffe439d4 <fchmod@plt+0xffe419d4>
    59e0:	stmvs	r3, {r5, r8, ip, sp, pc}
    59e4:			; <UNDEFINED> instruction: 0xf8c8ae39
    59e8:	smlald	r3, r0, ip, r0
    59ec:			; <UNDEFINED> instruction: 0xf8c8ae39
    59f0:			; <UNDEFINED> instruction: 0xe73c001c
    59f4:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    59f8:	stmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59fc:	ldrtmi	r4, [r0], -r1, lsr #12
    5a00:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a04:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    5a08:	svcge	0x0005f47f
    5a0c:	blmi	3ff8e8 <fchmod@plt+0x3fd8e8>
    5a10:	addscc	pc, r3, #64, 4
    5a14:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    5a18:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5a1c:			; <UNDEFINED> instruction: 0xf7fc4478
    5a20:			; <UNDEFINED> instruction: 0xf7fceaea
    5a24:			; <UNDEFINED> instruction: 0xf8c4e8bc
    5a28:	ldrb	r0, [r9, -r4, lsl #8]!
    5a2c:	strdeq	r3, [r1], -r8
    5a30:	andeq	r0, r0, r8, lsl #4
    5a34:	andeq	r2, r0, sl, lsr #16
    5a38:	andeq	r3, r1, r2, lsr #11
    5a3c:	strdeq	r2, [r0], -ip
    5a40:	andeq	r4, r1, sl, lsl #15
    5a44:			; <UNDEFINED> instruction: 0x00001ebe
    5a48:	muleq	r0, lr, r5
    5a4c:	andeq	r2, r0, ip, ror #11
    5a50:	andeq	r2, r0, lr, asr r5
    5a54:	andeq	r2, r0, r8, ror #10
    5a58:	strmi	r4, [fp], -r8, lsl #20
    5a5c:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    5a60:	vst1.8	{d20-d22}, [pc], r4
    5a64:			; <UNDEFINED> instruction: 0xf7fc6180
    5a68:			; <UNDEFINED> instruction: 0xf894e9aa
    5a6c:	andcs	r3, r1, r4, lsr #8
    5a70:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    5a74:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    5a78:	svclt	0x0000bd10
    5a7c:	andeq	r2, r0, lr, ror #6
    5a80:	strlt	r2, [r8, #-256]	; 0xffffff00
    5a84:	stmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a88:			; <UNDEFINED> instruction: 0xf080fab0
    5a8c:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    5a90:	strtcc	pc, [r4], #-2192	; 0xfffff770
    5a94:	strle	r0, [r1, #-1883]	; 0xfffff8a5
    5a98:	ldrbmi	r2, [r0, -r1]!
    5a9c:	bllt	fedc3aa0 <fchmod@plt+0xfedc1aa0>
    5aa0:	andcs	r4, r5, #48, 18	; 0xc0000
    5aa4:	ldrbtmi	fp, [r9], #-1528	; 0xfffffa08
    5aa8:			; <UNDEFINED> instruction: 0xf7fc4605
    5aac:	svcmi	0x002eea68
    5ab0:	bllt	816cb4 <fchmod@plt+0x814cb4>
    5ab4:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    5ab8:	ldrbeq	r4, [sl], r4, lsl #12
    5abc:			; <UNDEFINED> instruction: 0xf013d523
    5ac0:	strtmi	r0, [r8], -r4, lsl #30
    5ac4:			; <UNDEFINED> instruction: 0xf1a4d118
    5ac8:	strcc	r0, [r1], #-270	; 0xfffffef2
    5acc:			; <UNDEFINED> instruction: 0xf181fab1
    5ad0:			; <UNDEFINED> instruction: 0xf7ff0949
    5ad4:			; <UNDEFINED> instruction: 0x4606fb9b
    5ad8:			; <UNDEFINED> instruction: 0xf7fcb970
    5adc:			; <UNDEFINED> instruction: 0x4603e890
    5ae0:	bllt	12cdaec <fchmod@plt+0x12cbaec>
    5ae4:	andsle	r2, lr, pc, lsl #24
    5ae8:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5aec:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    5af0:			; <UNDEFINED> instruction: 0xf0134628
    5af4:	rscle	r0, r6, r4, lsl #30
    5af8:	ldrtmi	r2, [r0], -r1, lsl #12
    5afc:			; <UNDEFINED> instruction: 0xf895bdf8
    5b00:	strcs	r3, [r0], #-1060	; 0xfffffbdc
    5b04:	bmi	67fa78 <fchmod@plt+0x67da78>
    5b08:	ldmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
    5b0c:	ldrbeq	fp, [fp, -lr, ror #2]
    5b10:			; <UNDEFINED> instruction: 0x4628d4f2
    5b14:			; <UNDEFINED> instruction: 0xf7ff2101
    5b18:			; <UNDEFINED> instruction: 0x4606fb79
    5b1c:	mvnle	r2, r0, lsl #16
    5b20:	stmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b24:	strcs	lr, [r0], -r9, ror #15
    5b28:			; <UNDEFINED> instruction: 0xf7fbe7e7
    5b2c:	strdcc	lr, [r1], -r6
    5b30:			; <UNDEFINED> instruction: 0xf895d00e
    5b34:	strb	r3, [sl, r4, lsr #8]!
    5b38:	tstcs	r1, sp, lsl #20
    5b3c:	blmi	397b78 <fchmod@plt+0x395b78>
    5b40:	ldmdapl	ip!, {r1, r3, r4, r5, r6, sl, lr}
    5b44:	stmdavs	r3!, {r3, r4, r5, r6, r7, fp, ip, lr}
    5b48:			; <UNDEFINED> instruction: 0xf7fc6800
    5b4c:	ldrb	lr, [r4, r0, lsl #19]
    5b50:	ldmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b54:	rscle	r2, r6, r0, lsl #16
    5b58:	tstcs	r1, r8, lsl #20
    5b5c:	blmi	197b78 <fchmod@plt+0x195b78>
    5b60:			; <UNDEFINED> instruction: 0xe7ee447a
    5b64:	andeq	r2, r0, r6, lsl #10
    5b68:	andeq	r3, r1, r4, lsl r3
    5b6c:	andeq	r4, r1, ip, lsl #12
    5b70:	andeq	r1, r0, r4, ror #23
    5b74:	andeq	r0, r0, r0, lsl r2
    5b78:	andeq	r0, r0, r4, lsl r2
    5b7c:	andeq	r1, r0, r4, asr #23
    5b80:	svcmi	0x00f0e92d
    5b84:	strmi	fp, [r5], -r3, lsl #1
    5b88:			; <UNDEFINED> instruction: 0xf7fc460c
    5b8c:			; <UNDEFINED> instruction: 0xf895e912
    5b90:	ldreq	r3, [r9, r4, lsr #8]
    5b94:			; <UNDEFINED> instruction: 0xf1004607
    5b98:			; <UNDEFINED> instruction: 0xf03480b5
    5b9c:			; <UNDEFINED> instruction: 0xf0400842
    5ba0:			; <UNDEFINED> instruction: 0xf02480b1
    5ba4:	bcs	64ac <fchmod@plt+0x44ac>
    5ba8:	andcs	fp, r1, #12, 30	; 0x30
    5bac:	vhsub.u32	d18, d2, d0
    5bb0:			; <UNDEFINED> instruction: 0xf88503c3
    5bb4:	andle	r3, r6, r4, lsr #8
    5bb8:	smmlseq	sl, fp, r2, fp
    5bbc:	movwcs	fp, #57180	; 0xdf5c
    5bc0:			; <UNDEFINED> instruction: 0xf1406003
    5bc4:			; <UNDEFINED> instruction: 0xf89580a3
    5bc8:	strcs	r3, [r0], -r4, lsr #8
    5bcc:	tstne	r2, r8, asr #12	; <UNPREDICTABLE>
    5bd0:	ldrvs	pc, [r8], #-2245	; 0xfffff73b
    5bd4:	movweq	pc, #870	; 0x366	; <UNPREDICTABLE>
    5bd8:	ldrvs	pc, [ip], #-2245	; 0xfffff73b
    5bdc:	svceq	0x0008f013
    5be0:	strtcc	pc, [r4], #-2181	; 0xfffff77b
    5be4:	strtvs	pc, [r0], #-2245	; 0xfffff73b
    5be8:	svclt	0x00184628
    5bec:	tstmi	r9, pc, asr #8	; <UNPREDICTABLE>
    5bf0:	ldm	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5bf4:			; <UNDEFINED> instruction: 0xf8c5683b
    5bf8:	cdpne	4, 0, cr6, cr6, cr4, {0}
    5bfc:	ldrhtvs	fp, [fp], -r8
    5c00:	adcshi	pc, r7, r0, asr #5
    5c04:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    5c08:			; <UNDEFINED> instruction: 0xf100071b
    5c0c:	ldmdbmi	r1!, {r1, r2, r7, pc}^
    5c10:			; <UNDEFINED> instruction: 0x46304479
    5c14:	svc	0x000af7fb
    5c18:			; <UNDEFINED> instruction: 0xf8c5683b
    5c1c:	stmdacs	r0, {r2, sl}
    5c20:	addshi	pc, ip, r0
    5c24:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c28:	tstcs	r2, r1, lsl #4
    5c2c:	stmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c30:	addpl	pc, r0, pc, asr #8
    5c34:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c38:	stmdacs	r0, {r1, r7, r9, sl, lr}
    5c3c:	vst4.16	{d29-d32}, [pc :256], r7
    5c40:			; <UNDEFINED> instruction: 0xf04f5680
    5c44:			; <UNDEFINED> instruction: 0xf8d50900
    5c48:	ldrtmi	r3, [r1], -r0, lsl #8
    5c4c:	strcs	pc, [r4], #-2261	; 0xfffff72b
    5c50:	ldmdbvs	fp, {r4, r6, r9, sl, lr}^
    5c54:	strmi	r4, [r2, #1944]	; 0x798
    5c58:	adds	sp, fp, sp, lsl r0
    5c5c:	streq	pc, [r4], #-2261	; 0xfffff72b
    5c60:	stmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c64:	ldrbmi	r4, [r0], -r3, lsl #12
    5c68:	cmnle	r1, r0, lsl #22
    5c6c:	strpl	pc, [r0], r6, lsl #10
    5c70:			; <UNDEFINED> instruction: 0xf7fb4631
    5c74:	strmi	lr, [r4], -r6, lsr #31
    5c78:	subsle	r2, r4, r0, lsl #16
    5c7c:	stmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c80:	strcc	pc, [r0], #-2261	; 0xfffff72b
    5c84:	strcs	pc, [r4], #-2261	; 0xfffff72b
    5c88:	ldmdbvs	fp, {r1, r5, r7, r9, sl, lr}^
    5c8c:	strtmi	r1, [r0], #-2609	; 0xfffff5cf
    5c90:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    5c94:	tstcs	sl, r8, asr #32
    5c98:			; <UNDEFINED> instruction: 0xf7fc4650
    5c9c:	stmdacs	r0, {r1, r2, r4, r8, fp, sp, lr, pc}
    5ca0:			; <UNDEFINED> instruction: 0xf880d0dc
    5ca4:	ldrbmi	r9, [r0], -r0
    5ca8:	svc	0x006cf7fb
    5cac:	stmdacs	r0, {r2, r9, sl, lr}
    5cb0:	stmdavc	r3, {r0, r3, r4, r5, ip, lr, pc}
    5cb4:			; <UNDEFINED> instruction: 0xf0133b2b
    5cb8:	ldrshtle	r0, [r1], -sp
    5cbc:	strcc	pc, [r0], #-2261	; 0xfffff72b
    5cc0:			; <UNDEFINED> instruction: 0x479868db
    5cc4:			; <UNDEFINED> instruction: 0xf8d5b360
    5cc8:	ldmdavs	fp, {sl, ip, sp}
    5ccc:	pkhbtmi	r4, r3, r8, lsl #15
    5cd0:	rsbsle	r2, r9, r0, lsl #16
    5cd4:			; <UNDEFINED> instruction: 0xf7fb2014
    5cd8:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5cdc:			; <UNDEFINED> instruction: 0xf8d5d06c
    5ce0:			; <UNDEFINED> instruction: 0xf8d5341c
    5ce4:	cfstrsvc	mvf2, [r1], {24}
    5ce8:	blmi	403f0 <fchmod@plt+0x3e3f0>
    5cec:	tsteq	r0, pc, ror #6	; <UNPREDICTABLE>
    5cf0:	andls	pc, ip, r0, asr #17
    5cf4:	strvc	r6, [r1], #-131	; 0xffffff7d
    5cf8:	tstlt	r3, r2, ror #2
    5cfc:			; <UNDEFINED> instruction: 0xf8c560d8
    5d00:			; <UNDEFINED> instruction: 0xe7a0041c
    5d04:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5d08:	eorsvs	r2, fp, r6, lsl r3
    5d0c:	andlt	r4, r3, r0, asr #12
    5d10:	svchi	0x00f0e8bd
    5d14:	ldreq	pc, [r8], #-2245	; 0xfffff73b
    5d18:	stmdbmi	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    5d1c:			; <UNDEFINED> instruction: 0xe7784479
    5d20:	bleq	41e64 <fchmod@plt+0x3fe64>
    5d24:			; <UNDEFINED> instruction: 0x4654e7d6
    5d28:			; <UNDEFINED> instruction: 0xf7fb4620
    5d2c:	strcs	lr, [ip], #-3810	; 0xfffff11e
    5d30:			; <UNDEFINED> instruction: 0x4628603c
    5d34:	blx	543d38 <fchmod@plt+0x541d38>
    5d38:	streq	pc, [r4], #-2261	; 0xfffff72b
    5d3c:	ldm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d40:	strbmi	r2, [r0], -r0, lsl #6
    5d44:	strcc	pc, [r4], #-2245	; 0xfffff73b
    5d48:	andlt	r6, r3, ip, lsr r0
    5d4c:	svchi	0x00f0e8bd
    5d50:			; <UNDEFINED> instruction: 0xf7fc210a
    5d54:	stmdacs	r0, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    5d58:	str	sp, [r2, r5, lsr #1]!
    5d5c:	movwls	r4, #5680	; 0x1630
    5d60:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d64:	streq	pc, [r4], #-2261	; 0xfffff72b
    5d68:	eorsvs	r9, fp, r1, lsl #22
    5d6c:			; <UNDEFINED> instruction: 0xf47f2800
    5d70:			; <UNDEFINED> instruction: 0xf1a3af59
    5d74:	blx	fecc6984 <fchmod@plt+0xfecc4984>
    5d78:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    5d7c:	orrsne	lr, r4, #77824	; 0x13000
    5d80:			; <UNDEFINED> instruction: 0xf895d0c4
    5d84:			; <UNDEFINED> instruction: 0xf04f3424
    5d88:			; <UNDEFINED> instruction: 0xf0430801
    5d8c:			; <UNDEFINED> instruction: 0xf8850302
    5d90:	ldr	r3, [fp, r4, lsr #8]!
    5d94:			; <UNDEFINED> instruction: 0xf7fb4650
    5d98:			; <UNDEFINED> instruction: 0xf8d5eeac
    5d9c:			; <UNDEFINED> instruction: 0xf7fb0404
    5da0:	ldmdblt	r8!, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    5da4:	strcc	pc, [r0], #-2261	; 0xfffff72b
    5da8:	blcs	2051c <fchmod@plt+0x1e51c>
    5dac:	ldrmi	sp, [r8, r9, ror #1]
    5db0:	mvnle	r2, r0, lsl #16
    5db4:			; <UNDEFINED> instruction: 0xe7bc683c
    5db8:	svceq	0x0000f1bb
    5dbc:			; <UNDEFINED> instruction: 0xf8d5d004
    5dc0:	ldrbmi	r3, [r8], -r0, lsl #8
    5dc4:			; <UNDEFINED> instruction: 0x4798685b
    5dc8:	ldrbmi	r4, [r4], -r0, lsr #12
    5dcc:	mrc	7, 4, APSR_nzcv, cr0, cr11, {7}
    5dd0:	svclt	0x0000e7aa
    5dd4:	andeq	r2, r0, r8, lsr #7
    5dd8:	muleq	r0, r8, r2
    5ddc:	ldrbmi	lr, [r0, sp, lsr #18]!
    5de0:			; <UNDEFINED> instruction: 0xf8d04606
    5de4:	pkhbtmi	r5, r9, r8, lsl #8
    5de8:	strtmi	r2, [ip], -r0
    5dec:	subsle	r2, r4, r0, lsl #26
    5df0:			; <UNDEFINED> instruction: 0xb1226822
    5df4:	bcc	ae3e44 <fchmod@plt+0xae1e44>
    5df8:	svceq	0x00fdf012
    5dfc:	stmiavs	r4!, {r0, r1, ip, lr, pc}^
    5e00:	stccs	0, cr3, [r0], {1}
    5e04:	stmdacs	r1, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5e08:	addeq	sp, r0, r7, asr #18
    5e0c:	svc	0x003af7fb
    5e10:	stmdacs	r0, {r7, r9, sl, lr}
    5e14:	adcmi	sp, ip, #96	; 0x60
    5e18:	strmi	sp, [r2], -r7, asr #32
    5e1c:	andsvs	r2, r5, r0, lsl #2
    5e20:	stmiavs	sp!, {r1, r4, r7, r9, sl, lr}^
    5e24:	andcc	r4, r4, #15728640	; 0xf00000
    5e28:	adcmi	r3, ip, #1073741824	; 0x40000000
    5e2c:			; <UNDEFINED> instruction: 0x464bd1f7
    5e30:	strbmi	r2, [r0], -r4, lsl #4
    5e34:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e38:	ldrdcs	pc, [r0], -r8
    5e3c:	orrmi	pc, r0, #-1073741823	; 0xc0000001
    5e40:			; <UNDEFINED> instruction: 0xf8c63b01
    5e44:	cmplt	ip, #24, 8	; 0x18000000
    5e48:	addsvs	r2, r1, r0, lsl #2
    5e4c:	ldrdne	pc, [r4], -r8
    5e50:	sbcsvs	r2, r1, r1, lsl #30
    5e54:	eorcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5e58:	ldrdcc	pc, [r0], -sl
    5e5c:			; <UNDEFINED> instruction: 0xf8da609a
    5e60:	sbcsvs	r3, ip, r0
    5e64:			; <UNDEFINED> instruction: 0xf1a8d90d
    5e68:	strbmi	r0, [r3], -r4, lsl #4
    5e6c:	streq	lr, [r7, r2, lsl #22]
    5e70:	andne	lr, r0, #3457024	; 0x34c000
    5e74:			; <UNDEFINED> instruction: 0xf8536091
    5e78:	addsmi	r2, pc, #4, 30
    5e7c:	sbcsvs	r6, r1, r9, asr r8
    5e80:			; <UNDEFINED> instruction: 0x4640d1f6
    5e84:	mrc	7, 1, APSR_nzcv, cr4, cr11, {7}
    5e88:	strtcc	pc, [r4], #-2198	; 0xfffff76a
    5e8c:			; <UNDEFINED> instruction: 0xf0432000
    5e90:			; <UNDEFINED> instruction: 0xf8860301
    5e94:	pop	{r2, r5, sl, ip, sp}
    5e98:	strdcs	r8, [r0], -r0
    5e9c:			; <UNDEFINED> instruction: 0x87f0e8bd
    5ea0:	ldrdne	pc, [r0], -sl
    5ea4:	ldrne	pc, [ip], #-2246	; 0xfffff73a
    5ea8:	strbmi	lr, [fp], -lr, asr #15
    5eac:	tstcs	r0, r4, lsl #4
    5eb0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    5eb4:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5eb8:	ldrdcc	pc, [r0], -r8
    5ebc:			; <UNDEFINED> instruction: 0xf8c62200
    5ec0:	addsvs	r3, sl, r8, lsl r4
    5ec4:	ldrdcs	pc, [r4], -r8
    5ec8:	ldmdb	r8, {r1, r3, r4, r6, r7, sp, lr}^
    5ecc:	addsvs	r2, sl, r2, lsl #6
    5ed0:	stccc	8, cr15, [r4], {88}	; 0x58
    5ed4:			; <UNDEFINED> instruction: 0xe7c660dc
    5ed8:	rscscc	pc, pc, pc, asr #32
    5edc:	svclt	0x0000e7db
    5ee0:	rsble	r2, r0, r0, lsl #16
    5ee4:	mvnsmi	lr, #737280	; 0xb4000
    5ee8:			; <UNDEFINED> instruction: 0xf8d04681
    5eec:	cfmvdlrcs	mvd0, r6
    5ef0:			; <UNDEFINED> instruction: 0xf8d1d035
    5ef4:	pkhbtmi	r7, r8, r8, lsl #8
    5ef8:	strcs	fp, [r0], -pc, asr #6
    5efc:			; <UNDEFINED> instruction: 0xb1a86878
    5f00:	strcc	pc, [r0], #-2264	; 0xfffff728
    5f04:			; <UNDEFINED> instruction: 0x4798689b
    5f08:	ldrmi	pc, [r8], #-2265	; 0xfffff727
    5f0c:	cmnlt	ip, r5, lsl #12
    5f10:	cmplt	r0, r0, ror #16
    5f14:	strcc	pc, [r0], #-2265	; 0xfffff727
    5f18:			; <UNDEFINED> instruction: 0x4798689b
    5f1c:	strtmi	r4, [r8], -r1, lsl #12
    5f20:	stc	7, cr15, [r2, #1004]!	; 0x3ec
    5f24:	stmiavs	r4!, {r4, r5, r6, r7, r8, ip, sp, pc}^
    5f28:	mvnsle	r2, r0, lsl #24
    5f2c:	svccs	0x000068ff
    5f30:			; <UNDEFINED> instruction: 0xf8d9d1e4
    5f34:	stmdblt	lr, {r3, r4, sl, ip, sp}
    5f38:			; <UNDEFINED> instruction: 0x4616e037
    5f3c:	strdlt	r6, [r3, -r2]
    5f40:	smlalsvs	r6, r3, lr, r0
    5f44:	bcs	17818 <fchmod@plt+0x15818>
    5f48:			; <UNDEFINED> instruction: 0xf8c9d1f7
    5f4c:	movwcs	r6, #1048	; 0x418
    5f50:			; <UNDEFINED> instruction: 0xf89960b3
    5f54:			; <UNDEFINED> instruction: 0xf0433424
    5f58:			; <UNDEFINED> instruction: 0xf8890301
    5f5c:	andcs	r3, r0, r4, lsr #8
    5f60:	mvnshi	lr, #12386304	; 0xbd0000
    5f64:	strtcs	pc, [r0], #-2265	; 0xfffff727
    5f68:	adcmi	r6, r2, #14876672	; 0xe30000
    5f6c:	stmiavs	r2!, {r3, r4, ip, lr, pc}
    5f70:	sbcsvs	fp, r3, sl, ror r1
    5f74:	orrlt	r6, r3, r3, ror #17
    5f78:			; <UNDEFINED> instruction: 0xf899609a
    5f7c:			; <UNDEFINED> instruction: 0xf0433424
    5f80:			; <UNDEFINED> instruction: 0xf8890301
    5f84:	rscvs	r3, r6, r4, lsr #8
    5f88:	ldmvs	pc!, {r1, r2, r5, r9, sl, lr}^	; <UNPREDICTABLE>
    5f8c:			; <UNDEFINED> instruction: 0xd1b52f00
    5f90:			; <UNDEFINED> instruction: 0xf8c9e7cf
    5f94:	blcs	12ffc <fchmod@plt+0x10ffc>
    5f98:			; <UNDEFINED> instruction: 0xf8c9d1ee
    5f9c:			; <UNDEFINED> instruction: 0xe7ec241c
    5fa0:	strtcc	pc, [r0], #-2249	; 0xfffff737
    5fa4:	andcs	lr, r0, r3, ror #15
    5fa8:			; <UNDEFINED> instruction: 0x461e4770
    5fac:	svclt	0x0000e7cf
    5fb0:	strtcc	pc, [r4], #-2192	; 0xfffff770
    5fb4:	vorr.i32	d27, #11534336	; 0x00b00000
    5fb8:	ldreq	r0, [fp, r0, asr #8]
    5fbc:	pop	{r0, r1, r8, sl, ip, lr, pc}
    5fc0:			; <UNDEFINED> instruction: 0xf7ff4010
    5fc4:			; <UNDEFINED> instruction: 0xf7fbbb81
    5fc8:	tstcs	r6, #244, 28	; 0xf40
    5fcc:	strtmi	r6, [r0], -r3
    5fd0:	svclt	0x0000bd10
    5fd4:	blmi	bd8894 <fchmod@plt+0xbd6894>
    5fd8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    5fdc:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    5fe0:			; <UNDEFINED> instruction: 0x460458d3
    5fe4:			; <UNDEFINED> instruction: 0xf8cd681b
    5fe8:			; <UNDEFINED> instruction: 0xf04f3414
    5fec:			; <UNDEFINED> instruction: 0xf8900300
    5ff0:	ldreq	r3, [r9, r4, lsr #8]
    5ff4:	ldrbeq	sp, [fp, -lr, lsl #8]
    5ff8:	andcs	sp, r0, r6, lsr #8
    5ffc:	blmi	95889c <fchmod@plt+0x95689c>
    6000:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6004:			; <UNDEFINED> instruction: 0xf8dd681a
    6008:	subsmi	r3, sl, r4, lsl r4
    600c:	vand	d13, d13, d29
    6010:	ldclt	13, cr4, [r0, #-112]!	; 0xffffff90
    6014:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    6018:	strtcc	pc, [r4], #-2176	; 0xfffff780
    601c:			; <UNDEFINED> instruction: 0xffc8f7ff
    6020:	strtcc	pc, [r4], #-2196	; 0xfffff76c
    6024:	mvnle	r2, r0, lsl #16
    6028:	strble	r0, [r6, #1882]!	; 0x75a
    602c:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    6030:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    6034:	stmdacc	r1, {r0, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    6038:	andls	r6, r3, r8, asr r0
    603c:	bicsle	r2, ip, r0, lsl #16
    6040:			; <UNDEFINED> instruction: 0xf8acf7ff
    6044:	ldrb	r9, [r9, r3, lsl #16]
    6048:	strtne	pc, [r4], #-2196	; 0xfffff76c
    604c:	bmi	531468 <fchmod@plt+0x52f468>
    6050:	orrvs	pc, r0, #1325400064	; 0x4f000000
    6054:	orreq	pc, r2, pc, ror #6
    6058:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    605c:	andls	r4, r0, #40, 12	; 0x2800000
    6060:			; <UNDEFINED> instruction: 0xf8842201
    6064:	ldrmi	r1, [r9], -r4, lsr #8
    6068:	svc	0x00b8f7fb
    606c:			; <UNDEFINED> instruction: 0xf7fb4628
    6070:	bmi	341700 <fchmod@plt+0x33f700>
    6074:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6078:	vstrle	d2, [r4, #-0]
    607c:	subsvs	r3, r3, r1, lsl #22
    6080:			; <UNDEFINED> instruction: 0xf7ffb90b
    6084:	andcs	pc, r1, fp, lsl #17
    6088:			; <UNDEFINED> instruction: 0xf7fbe7b8
    608c:	svclt	0x0000ed88
    6090:	andeq	r2, r1, ip, ror #27
    6094:	andeq	r0, r0, r8, lsl #4
    6098:	andeq	r2, r1, r4, asr #27
    609c:	andeq	r4, r1, r6, ror #1
    60a0:	andeq	r1, r0, r6, lsr lr
    60a4:	andeq	r4, r1, r0, lsr #1
    60a8:	svcmi	0x00f0e92d
    60ac:			; <UNDEFINED> instruction: 0xf8904604
    60b0:	addlt	r0, r5, r4, lsr #8
    60b4:			; <UNDEFINED> instruction: 0x919cf8df
    60b8:	ldrbtmi	r0, [r9], #1923	; 0x783
    60bc:			; <UNDEFINED> instruction: 0xf010d54f
    60c0:	cmple	ip, r8, lsl #12
    60c4:	strcc	pc, [r0], #-2260	; 0xfffff72c
    60c8:	strmi	r4, [pc], -r8, lsl #12
    60cc:			; <UNDEFINED> instruction: 0x4798681b
    60d0:	stmdacs	r0, {r7, r9, sl, lr}
    60d4:	addhi	pc, r3, r0
    60d8:	strcc	pc, [r0], #-2260	; 0xfffff72c
    60dc:			; <UNDEFINED> instruction: 0xf5044638
    60e0:	ldmvs	fp, {r7, r9, fp, sp, lr}
    60e4:			; <UNDEFINED> instruction: 0xf8d44798
    60e8:			; <UNDEFINED> instruction: 0x46021418
    60ec:	subsle	r2, r4, r0, lsl #18
    60f0:			; <UNDEFINED> instruction: 0xf7ff4650
    60f4:			; <UNDEFINED> instruction: 0x4605f873
    60f8:	suble	r2, lr, r0, lsl #16
    60fc:	strcc	pc, [r0], #-2260	; 0xfffff72c
    6100:			; <UNDEFINED> instruction: 0xf8d54638
    6104:	ldmvs	fp, {r2, r3, ip, sp, pc}
    6108:			; <UNDEFINED> instruction: 0x46024798
    610c:	svceq	0x0000f1bb
    6110:	ldrbmi	sp, [r9], -lr, lsr #32
    6114:			; <UNDEFINED> instruction: 0xf7ff4650
    6118:	movtlt	pc, #34913	; 0x8861	; <UNPREDICTABLE>
    611c:	andcs	r4, r5, #79872	; 0x13800
    6120:	ldrtmi	r4, [r0], -lr, asr #18
    6124:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6128:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    612c:	ldc	7, cr15, [r8, #-1004]	; 0xfffffc14
    6130:	strcc	pc, [r0], #-2260	; 0xfffff72c
    6134:			; <UNDEFINED> instruction: 0x4602689b
    6138:	andls	r4, r3, #56, 12	; 0x3800000
    613c:	bls	d7fa4 <fchmod@plt+0xd5fa4>
    6140:	strls	r2, [r0], #-257	; 0xfffffeff
    6144:	strtmi	r4, [r8], -r3, lsl #12
    6148:	mcr	7, 4, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    614c:	strcc	pc, [r0], #-2260	; 0xfffff72c
    6150:	ldmdavs	fp, {r6, r9, sl, lr}^
    6154:			; <UNDEFINED> instruction: 0x46304798
    6158:	pop	{r0, r2, ip, sp, pc}
    615c:			; <UNDEFINED> instruction: 0xf7fb8ff0
    6160:	andscs	lr, r6, #40, 28	; 0x280
    6164:	andcs	r4, r0, r3, lsl #12
    6168:	andlt	r6, r5, sl, lsl r0
    616c:	svchi	0x00f0e8bd
    6170:	strcc	pc, [r0], #-2260	; 0xfffff72c
    6174:	ldmdavs	fp, {r3, r5, r6, fp, sp, lr}^
    6178:	stcvc	7, cr4, [sl], #-608	; 0xfffffda0
    617c:	andhi	pc, r4, r5, asr #17
    6180:			; <UNDEFINED> instruction: 0xf8942001
    6184:	movwmi	r3, #9252	; 0x2424
    6188:	movwmi	r7, #13354	; 0x342a
    618c:	strtpl	pc, [r0], #-2244	; 0xfffff73c
    6190:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    6194:	pop	{r0, r2, ip, sp, pc}
    6198:			; <UNDEFINED> instruction: 0x20148ff0
    619c:	ldcl	7, cr15, [r2, #-1004]!	; 0xfffffc14
    61a0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    61a4:			; <UNDEFINED> instruction: 0xf8d4d04a
    61a8:	andcs	r5, r0, #24, 8	; 0x18000000
    61ac:			; <UNDEFINED> instruction: 0xf8c07c03
    61b0:			; <UNDEFINED> instruction: 0xf0438004
    61b4:	andvs	r0, r2, r1, lsl #6
    61b8:	ldmdblt	sp, {r0, r1, sl, ip, sp, lr}^
    61bc:			; <UNDEFINED> instruction: 0xf8d4e035
    61c0:	ldmvs	fp, {sl, ip, sp}
    61c4:	stmdavc	r3, {r3, r4, r7, r8, r9, sl, lr}
    61c8:			; <UNDEFINED> instruction: 0xf0133b2b
    61cc:	strdle	r0, [sp], -sp
    61d0:	orrslt	r6, sp, sp, ror #17
    61d4:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
    61d8:	stmdavs	r8!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    61dc:			; <UNDEFINED> instruction: 0xf7fbe7f3
    61e0:	andcs	lr, ip, #232, 26	; 0x3a00
    61e4:	strbmi	r4, [r0], -r3, lsl #12
    61e8:			; <UNDEFINED> instruction: 0xe7be601a
    61ec:	stmib	r6, {r0, r1, r3, r5, r7, fp, sp, lr}^
    61f0:	stmiavs	fp!, {r1, r8, sl, ip, sp}
    61f4:	ldrhvs	fp, [lr], #19
    61f8:	and	r6, sl, lr, lsr #1
    61fc:	ldrcc	pc, [ip], #-2260	; 0xfffff72c
    6200:	ldrcs	pc, [r8], #-2260	; 0xfffff72c
    6204:	strcc	lr, [r2, #-2502]	; 0xfffff63a
    6208:			; <UNDEFINED> instruction: 0xb103b19a
    620c:			; <UNDEFINED> instruction: 0xf8c460de
    6210:			; <UNDEFINED> instruction: 0xf894641c
    6214:	andcs	r3, r1, r4, lsr #8
    6218:			; <UNDEFINED> instruction: 0xf8844303
    621c:	andlt	r3, r5, r4, lsr #8
    6220:	svchi	0x00f0e8bd
    6224:	ldrvs	pc, [r8], #-2244	; 0xfffff73c
    6228:			; <UNDEFINED> instruction: 0xf8d4e7e6
    622c:	stmib	r0, {r2, r3, r4, sl, ip, sp}^
    6230:			; <UNDEFINED> instruction: 0xf8c43502
    6234:	blcs	1f29c <fchmod@plt+0x1d29c>
    6238:	strb	sp, [r8, r8, ror #3]!
    623c:	strcc	pc, [r0], #-2260	; 0xfffff72c
    6240:	ldmdavs	fp, {r6, r9, sl, lr}^
    6244:			; <UNDEFINED> instruction: 0xf7fb4798
    6248:	andcs	lr, ip, #180, 26	; 0x2d00
    624c:	ldrtmi	r4, [r0], -r3, lsl #12
    6250:	usada8	sl, sl, r0, r6
    6254:	andeq	r2, r1, sl, lsl #26
    6258:	andeq	r0, r0, r4, lsl r2
    625c:	muleq	r0, r4, lr
    6260:			; <UNDEFINED> instruction: 0xf890b5f8
    6264:	ldreq	r3, [sl, r4, lsr #8]
    6268:			; <UNDEFINED> instruction: 0xf013d527
    626c:			; <UNDEFINED> instruction: 0xd1240708
    6270:	strcc	pc, [r0], #-2256	; 0xfffff730
    6274:	strmi	r4, [r8], -r4, lsl #12
    6278:			; <UNDEFINED> instruction: 0x4798681b
    627c:	teqlt	r0, #5242880	; 0x500000
    6280:			; <UNDEFINED> instruction: 0xf7fb2014
    6284:	strmi	lr, [r6], -r0, lsl #26
    6288:			; <UNDEFINED> instruction: 0xf8d4b340
    628c:			; <UNDEFINED> instruction: 0xf8d4241c
    6290:	cfstrsvc	mvf1, [r3], {24}
    6294:			; <UNDEFINED> instruction: 0xf0436045
    6298:	andvs	r0, r7, r1, lsl #6
    629c:	addvs	r6, r2, r7, asr #1
    62a0:	orrlt	r7, r9, r3, lsl #8
    62a4:	sbcsvs	fp, r6, r2, lsl #2
    62a8:	strtcc	pc, [r4], #-2196	; 0xfffff76c
    62ac:			; <UNDEFINED> instruction: 0xf8c42001
    62b0:	movwmi	r6, #13340	; 0x341c
    62b4:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    62b8:			; <UNDEFINED> instruction: 0xf7fbbdf8
    62bc:	andscs	lr, r6, #7808	; 0x1e80
    62c0:	andcs	r4, r0, r3, lsl #12
    62c4:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    62c8:	ldreq	pc, [r8], #-2244	; 0xfffff73c
    62cc:			; <UNDEFINED> instruction: 0xf7fbe7ea
    62d0:	andcs	lr, ip, #112, 26	; 0x1c00
    62d4:	strtmi	r4, [r8], -r3, lsl #12
    62d8:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    62dc:	strcc	pc, [r0], #-2260	; 0xfffff72c
    62e0:	ldmdavs	fp, {r3, r5, r9, sl, lr}^
    62e4:			; <UNDEFINED> instruction: 0xf7fb4798
    62e8:	andcs	lr, ip, #100, 26	; 0x1900
    62ec:	ldrtmi	r4, [r0], -r3, lsl #12
    62f0:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    62f4:	strtcs	pc, [r0], #-2256	; 0xfffff730
    62f8:	addmi	r6, sl, #13303808	; 0xcb0000
    62fc:	svclt	0x0008688a
    6300:	strtcc	pc, [r0], #-2240	; 0xfffff740
    6304:	sbcsvs	fp, r3, r2, asr r1
    6308:	cmplt	fp, fp, asr #17
    630c:			; <UNDEFINED> instruction: 0xf890609a
    6310:			; <UNDEFINED> instruction: 0xf0433424
    6314:			; <UNDEFINED> instruction: 0xf8800301
    6318:	ldrbmi	r3, [r0, -r4, lsr #8]!
    631c:	ldrcc	pc, [r8], #-2240	; 0xfffff740
    6320:	mvnsle	r2, r0, lsl #22
    6324:	strtcc	pc, [r4], #-2192	; 0xfffff770
    6328:	ldrcs	pc, [ip], #-2240	; 0xfffff740
    632c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    6330:	strtcc	pc, [r4], #-2176	; 0xfffff780
    6334:	svclt	0x00004770
    6338:	strtcs	pc, [r4], #-2192	; 0xfffff770
    633c:	mvnsmi	lr, #737280	; 0xb4000
    6340:			; <UNDEFINED> instruction: 0xf8df0793
    6344:	addlt	r8, r3, r0, ror #1
    6348:	ldrle	r4, [ip, #-1272]!	; 0xfffffb08
    634c:	streq	pc, [r8, #-18]	; 0xffffffee
    6350:			; <UNDEFINED> instruction: 0x460fd139
    6354:	ldrne	pc, [r8], #-2256	; 0xfffff730
    6358:	stmibvs	r0, {r8, sl, ip, sp, lr, pc}
    635c:	stmdbcs	r0, {r1, r2, r9, sl, lr}
    6360:			; <UNDEFINED> instruction: 0x463ad052
    6364:			; <UNDEFINED> instruction: 0xf7fe4648
    6368:			; <UNDEFINED> instruction: 0x4604ff39
    636c:	suble	r2, fp, r0, lsl #16
    6370:	smlawtlt	r9, r1, r8, r6
    6374:	ldrtmi	r4, [sl], -r8, asr #12
    6378:			; <UNDEFINED> instruction: 0xff30f7fe
    637c:	stmiavs	r1!, {r5, r6, r8, r9, fp, ip, sp, pc}^
    6380:	strtcc	pc, [r0], #-2262	; 0xfffff72a
    6384:	stmiavs	r3!, {r2, r3, r4, r7, r9, lr}
    6388:			; <UNDEFINED> instruction: 0xf8c6bf08
    638c:	blcs	b414 <fchmod@plt+0x9414>
    6390:	sbcsvs	sp, r9, r7, lsr r0
    6394:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
    6398:	addvs	sp, fp, pc, lsr r0
    639c:	strtcc	pc, [r4], #-2198	; 0xfffff76a
    63a0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    63a4:	strtcc	pc, [r4], #-2182	; 0xfffff77a
    63a8:	tstlt	r8, r0, lsr #16
    63ac:	bl	fe8443a0 <fchmod@plt+0xfe8423a0>
    63b0:	stmdacs	r0, {r5, r6, fp, sp, lr}
    63b4:			; <UNDEFINED> instruction: 0xf8d6d034
    63b8:	ldmdavs	fp, {sl, ip, sp}^
    63bc:	mulcs	r1, r8, r7
    63c0:	pop	{r0, r1, ip, sp, pc}
    63c4:			; <UNDEFINED> instruction: 0xf7fb83f0
    63c8:	andscs	lr, r6, #244, 24	; 0xf400
    63cc:	andcs	r4, r0, r3, lsl #12
    63d0:	andlt	r6, r3, sl, lsl r0
    63d4:	mvnshi	lr, #12386304	; 0xbd0000
    63d8:	andcs	r4, r5, #19456	; 0x4c00
    63dc:			; <UNDEFINED> instruction: 0x46284913
    63e0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    63e4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    63e8:	bl	feec43dc <fchmod@plt+0xfeec23dc>
    63ec:	tstcs	r1, fp, lsr r6
    63f0:	strmi	r9, [r2], -r0, lsl #12
    63f4:			; <UNDEFINED> instruction: 0xf7fb4620
    63f8:	strtmi	lr, [r8], -sl, lsr #26
    63fc:	pop	{r0, r1, ip, sp, pc}
    6400:			; <UNDEFINED> instruction: 0xf8c683f0
    6404:	bfi	r1, r8, (invalid: 8:6)
    6408:	ldcl	7, cr15, [r2], {251}	; 0xfb
    640c:	strmi	r2, [r3], -r2, lsl #4
    6410:	andsvs	r2, sl, r0
    6414:	pop	{r0, r1, ip, sp, pc}
    6418:			; <UNDEFINED> instruction: 0xf8c683f0
    641c:			; <UNDEFINED> instruction: 0xe7bd341c
    6420:	ldrb	r2, [r6, r1]
    6424:	andeq	r2, r1, ip, ror sl
    6428:	andeq	r0, r0, r4, lsl r2
    642c:	ldrdeq	r1, [r0], -r8
    6430:			; <UNDEFINED> instruction: 0xf890b538
    6434:	vraddhn.i16	d19, <illegal reg q1.5>, q10
    6438:	ldreq	r0, [fp, r0, asr #10]
    643c:	strmi	sp, [sl], -lr, lsl #10
    6440:	ldrne	pc, [r8], #-2256	; 0xfffff730
    6444:			; <UNDEFINED> instruction: 0xf5004604
    6448:	cmnlt	r1, r0, lsl #1
    644c:	mcr2	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    6450:	cmplt	r0, r3, lsl #12
    6454:			; <UNDEFINED> instruction: 0xf8c46840
    6458:	cfldrslt	mvf3, [r8, #-128]!	; 0xffffff80
    645c:	stc	7, cr15, [r8], #1004	; 0x3ec
    6460:			; <UNDEFINED> instruction: 0x46032216
    6464:	andsvs	r4, sl, r8, lsr #12
    6468:			; <UNDEFINED> instruction: 0xf7fbbd38
    646c:	andcs	lr, r2, #41472	; 0xa200
    6470:	andcs	r4, r0, r3, lsl #12
    6474:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    6478:	strtcs	pc, [r4], #-2192	; 0xfffff770
    647c:			; <UNDEFINED> instruction: 0x0793b510
    6480:	strbeq	pc, [r0], #-962	; 0xfffffc3e	; <UNPREDICTABLE>
    6484:	strmi	sp, [r3], -r5, lsl #10
    6488:	andcs	r2, r1, r0, lsl #4
    648c:	strtcs	pc, [r0], #-2243	; 0xfffff73d
    6490:			; <UNDEFINED> instruction: 0xf7fbbd10
    6494:	andscs	lr, r6, #36352	; 0x8e00
    6498:	strtmi	r4, [r0], -r3, lsl #12
    649c:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    64a0:	strtcc	pc, [r4], #-2192	; 0xfffff770
    64a4:	vorr.i32	d27, #11534336	; 0x00b00000
    64a8:	ldreq	r0, [fp, r0, asr #8]
    64ac:			; <UNDEFINED> instruction: 0xf8d0d510
    64b0:	ldmdblt	r3, {r5, sl, ip, sp}
    64b4:	ldmdavs	ip, {r0, r3, sp, lr, pc}^
    64b8:	ldmvs	fp, {r2, r3, r5, r8, fp, ip, sp, pc}^
    64bc:	strtcc	pc, [r0], #-2240	; 0xfffff740
    64c0:	mvnsle	r2, r0, lsl #22
    64c4:	strtmi	r2, [r0], -r0, lsl #8
    64c8:			; <UNDEFINED> instruction: 0xf8d0bd10
    64cc:			; <UNDEFINED> instruction: 0xe7f53418
    64d0:	stcl	7, cr15, [lr], #-1004	; 0xfffffc14
    64d4:	andvs	r2, r3, r6, lsl r3
    64d8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    64dc:	ldrblt	fp, [r8, #776]!	; 0x308
    64e0:	stmdavc	r4, {r1, r2, r9, sl, lr}
    64e4:			; <UNDEFINED> instruction: 0x460fb1dc
    64e8:	strtmi	r4, [r1], -r5, lsl #12
    64ec:			; <UNDEFINED> instruction: 0xf815e002
    64f0:	teqlt	r9, r1, lsl #30
    64f4:			; <UNDEFINED> instruction: 0xf7fb4638
    64f8:	stmdacs	r0, {r2, r3, r5, sl, fp, sp, lr, pc}
    64fc:			; <UNDEFINED> instruction: 0xf04fd0f7
    6500:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    6504:	bl	ffec44f8 <fchmod@plt+0xffec24f8>
    6508:	and	r6, r2, r2, lsl #16
    650c:	svcmi	0x0001f816
    6510:			; <UNDEFINED> instruction: 0xf832b12c
    6514:	ldrbeq	r3, [fp], #-20	; 0xffffffec
    6518:	strdcs	sp, [r1], -r8
    651c:			; <UNDEFINED> instruction: 0x4620bdf8
    6520:			; <UNDEFINED> instruction: 0xf04fbdf8
    6524:			; <UNDEFINED> instruction: 0x477030ff
    6528:			; <UNDEFINED> instruction: 0x460eb5f0
    652c:	adcslt	r4, r7, r0, lsr sp
    6530:	mcrcs	12, 6, r4, cr8, cr0, {1}
    6534:	ldmdbmi	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    6538:	strmi	r4, [r7], -r3, lsl #12
    653c:	ldrbtmi	r5, [r9], #-2348	; 0xfffff6d4
    6540:	andeq	pc, r1, pc, asr #32
    6544:	strbcs	fp, [r8], r8, lsr #30
    6548:	ldrtls	r6, [r5], #-2084	; 0xfffff7dc
    654c:	streq	pc, [r0], #-79	; 0xffffffb1
    6550:			; <UNDEFINED> instruction: 0xf7fb4c2a
    6554:	blmi	ac16bc <fchmod@plt+0xabf6bc>
    6558:	cfstrsge	mvf4, [r3, #-496]	; 0xfffffe10
    655c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    6560:	b	fecc4554 <fchmod@plt+0xfecc2554>
    6564:	ldrtmi	r4, [r2], -r7, lsr #22
    6568:	biccs	r4, r8, r8, lsr #12
    656c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    6570:	mrrc	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    6574:	andle	r4, r9, r5, lsl #5
    6578:	blmi	798e0c <fchmod@plt+0x796e0c>
    657c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6580:	blls	d605f0 <fchmod@plt+0xd5e5f0>
    6584:	teqle	r0, sl, asr r0
    6588:	ldcllt	0, cr11, [r0, #220]!	; 0xdc
    658c:			; <UNDEFINED> instruction: 0xf7fb210a
    6590:	strmi	lr, [r4], -r0, ror #23
    6594:	rscle	r2, pc, r0, lsl #16
    6598:	andvc	r2, r3, r0, lsl #6
    659c:	mulcs	ip, sp, r8
    65a0:	bcs	2adac <fchmod@plt+0x28dac>
    65a4:			; <UNDEFINED> instruction: 0xf7fbd0e8
    65a8:	bls	81458 <fchmod@plt+0x7f458>
    65ac:	stmdavs	r0, {r0, r1, r5, r6, r9, sl, fp, ip}
    65b0:	ldmdavc	ip, {r0, r2, sp, lr, pc}
    65b4:			; <UNDEFINED> instruction: 0xf8303b01
    65b8:	strteq	r4, [r4], #20
    65bc:	adcmi	sp, fp, #8388608	; 0x800000
    65c0:	rscsle	r4, r6, #26214400	; 0x1900000
    65c4:	subvc	r2, fp, r0, lsl #6
    65c8:			; <UNDEFINED> instruction: 0xf815e002
    65cc:	tstlt	sl, r1, lsl #30
    65d0:	andscc	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
    65d4:	ldrbtle	r0, [r8], #1179	; 0x49b
    65d8:	strtmi	r3, [r9], -r1, lsl #28
    65dc:			; <UNDEFINED> instruction: 0x46324638
    65e0:	stc	7, cr15, [r4], {251}	; 0xfb
    65e4:	ldrpl	r2, [fp, #768]!	; 0x300
    65e8:			; <UNDEFINED> instruction: 0xf7fbe7c6
    65ec:	svclt	0x0000ead8
    65f0:	muleq	r1, r0, r8
    65f4:	andeq	r0, r0, r8, lsl #4
    65f8:	ldrdeq	r1, [r0], -r2
    65fc:	andeq	r2, r1, ip, ror #16
    6600:	andeq	r0, r0, r4, lsr #4
    6604:	andeq	r0, r0, ip, lsl r2
    6608:	andeq	r2, r1, r8, asr #16
    660c:			; <UNDEFINED> instruction: 0x4606b5f8
    6610:	svcmi	0x002f4c2e
    6614:	ldrbtmi	r4, [pc], #-1148	; 661c <fchmod@plt+0x461c>
    6618:	ldmdblt	r8, {r5, fp, sp, lr}
    661c:			; <UNDEFINED> instruction: 0xf854e00a
    6620:	teqlt	r8, r8, lsl #30
    6624:			; <UNDEFINED> instruction: 0x46254631
    6628:	b	7c461c <fchmod@plt+0x7c261c>
    662c:	mvnsle	r2, r0, lsl #16
    6630:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    6634:	ldrbtmi	r4, [ip], #-3111	; 0xfffff3d9
    6638:			; <UNDEFINED> instruction: 0x01b8f8d4
    663c:			; <UNDEFINED> instruction: 0xf504b168
    6640:	ldrd	r7, [r2], -ip
    6644:	svceq	0x0008f854
    6648:			; <UNDEFINED> instruction: 0x4631b138
    664c:	b	344640 <fchmod@plt+0x342640>
    6650:	mvnsle	r2, r0, lsl #16
    6654:	strtmi	r4, [r8], -r5, lsl #12
    6658:	blmi	7f5e40 <fchmod@plt+0x7f3e40>
    665c:	ldmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    6660:	ldmpl	fp!, {sp}^
    6664:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    6668:	b	1ec465c <fchmod@plt+0x1ec265c>
    666c:	ldrtmi	r2, [r3], -r1, lsl #2
    6670:	strtmi	r4, [r0], -r2, lsl #12
    6674:	bl	ffac4668 <fchmod@plt+0xffac2668>
    6678:	andcs	r2, r6, r0, lsl #2
    667c:	stc	7, cr15, [sl], {251}	; 0xfb
    6680:			; <UNDEFINED> instruction: 0xf7fbb1c8
    6684:	strmi	lr, [r4], -r0, lsl #21
    6688:	ldmdbmi	r5, {r3, r5, r7, r8, ip, sp, pc}
    668c:	strcs	r2, [r0, #-6]
    6690:			; <UNDEFINED> instruction: 0xf7fb4479
    6694:	bmi	50169c <fchmod@plt+0x4ff69c>
    6698:	tstcs	r1, r3, lsr r6
    669c:	andcs	r4, r2, sl, ror r4
    66a0:	bl	ffcc4694 <fchmod@plt+0xffcc2694>
    66a4:	andcs	r4, r6, r1, lsr #12
    66a8:	bl	ffd4469c <fchmod@plt+0xffd4269c>
    66ac:			; <UNDEFINED> instruction: 0xf7fb4620
    66b0:	strtmi	lr, [r8], -r0, lsr #20
    66b4:	bmi	335e9c <fchmod@plt+0x333e9c>
    66b8:	tstcs	r1, r3, lsr r6
    66bc:	ldrbtmi	r2, [sl], #-2
    66c0:			; <UNDEFINED> instruction: 0xf7fb2500
    66c4:	strtmi	lr, [r8], -r2, ror #23
    66c8:	svclt	0x0000bdf8
    66cc:	ldrdeq	r3, [r1], -ip
    66d0:	andeq	r2, r1, lr, lsr #15
    66d4:			; <UNDEFINED> instruction: 0x000133ba
    66d8:	andeq	r0, r0, r4, lsl r2
    66dc:			; <UNDEFINED> instruction: 0x000019b8
    66e0:	andeq	r0, r0, r8, lsr #27
    66e4:	andeq	r1, r0, r0, asr #19
    66e8:	muleq	r0, lr, r9
    66ec:	ldrblt	r4, [r0, #-2856]!	; 0xfffff4d8
    66f0:	mcrmi	4, 1, r4, cr8, cr11, {3}
    66f4:	ldmdavc	fp, {r1, r7, ip, sp, pc}
    66f8:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    66fc:			; <UNDEFINED> instruction: 0xf7ffb183
    6700:	strmi	pc, [r4], -r5, lsl #31
    6704:			; <UNDEFINED> instruction: 0x4628b1b8
    6708:	b	f446fc <fchmod@plt+0xf426fc>
    670c:			; <UNDEFINED> instruction: 0xb1a84605
    6710:	tstlt	r8, r0, ror #16
    6714:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6718:	rsbvs	r2, r5, r0
    671c:	ldcllt	0, cr11, [r0, #-8]!
    6720:			; <UNDEFINED> instruction: 0xf0009001
    6724:	stmdals	r1, {r0, r1, r6, fp, ip, sp, lr, pc}
    6728:	bmi	7006d4 <fchmod@plt+0x6fe6d4>
    672c:	andcs	r2, r3, r1, lsl #2
    6730:			; <UNDEFINED> instruction: 0xf7fb447a
    6734:			; <UNDEFINED> instruction: 0xf04febaa
    6738:			; <UNDEFINED> instruction: 0xe7ef30ff
    673c:	andcs	r4, r5, #376832	; 0x5c000
    6740:			; <UNDEFINED> instruction: 0xf7fb4479
    6744:	blmi	5c0f84 <fchmod@plt+0x5bef84>
    6748:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    674c:	ldc	7, cr15, [r0], {251}	; 0xfb
    6750:	andcs	r4, r6, r9, lsr #12
    6754:	bl	fe7c4748 <fchmod@plt+0xfe7c2748>
    6758:	rscle	r2, r6, r0, lsl #16
    675c:	b	4c4750 <fchmod@plt+0x4c2750>
    6760:	stmdacs	r0, {r2, r9, sl, lr}
    6764:	stmdbmi	pc, {r0, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    6768:	ldrbtmi	r2, [r9], #-6
    676c:	bl	fe4c4760 <fchmod@plt+0xfe4c2760>
    6770:	tstcs	r1, sp, lsl #20
    6774:	ldrbtmi	r2, [sl], #-3
    6778:	bl	fe1c476c <fchmod@plt+0xfe1c276c>
    677c:	andcs	r4, r6, r1, lsr #12
    6780:	bl	fe244774 <fchmod@plt+0xfe242774>
    6784:			; <UNDEFINED> instruction: 0xf7fb4620
    6788:			; <UNDEFINED> instruction: 0xf04fe9b4
    678c:			; <UNDEFINED> instruction: 0xe7c530ff
    6790:	andeq	r3, r1, ip, lsr #20
    6794:	andeq	r2, r1, sl, asr #13
    6798:	andeq	r1, r0, r8, ror r9
    679c:	andeq	r1, r0, ip, lsr r9
    67a0:	andeq	r0, r0, r4, lsl r2
    67a4:	andeq	r0, r0, lr, asr #25
    67a8:	andeq	r1, r0, r2, lsr r9
    67ac:	blmi	fe1591c4 <fchmod@plt+0xfe1571c4>
    67b0:	stmibmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    67b4:	svcmi	0x00f0e92d
    67b8:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    67bc:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    67c0:	strcs	r4, [r1], #-3458	; 0xfffff27e
    67c4:			; <UNDEFINED> instruction: 0xf8cd681b
    67c8:			; <UNDEFINED> instruction: 0xf04f3414
    67cc:	blmi	fe0073d4 <fchmod@plt+0xfe0053d4>
    67d0:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
    67d4:	rsbseq	pc, r0, #13959168	; 0xd50000
    67d8:			; <UNDEFINED> instruction: 0xf7fb701c
    67dc:	strmi	lr, [r6], -r0, lsr #23
    67e0:	rsbsle	r2, r8, r0, lsl #16
    67e4:	stcge	15, cr4, [r5, #-492]	; 0xfffffe14
    67e8:	ldrdls	pc, [ip, #143]!	; 0x8f
    67ec:	ldrdhi	pc, [ip, #143]!	; 0x8f
    67f0:	ldrbtmi	r4, [r9], #1151	; 0x47f
    67f4:			; <UNDEFINED> instruction: 0x463244f8
    67f8:	orrvs	pc, r0, pc, asr #8
    67fc:			; <UNDEFINED> instruction: 0xf7fb4628
    6800:			; <UNDEFINED> instruction: 0x4604e992
    6804:	suble	r2, pc, r0, lsl #16
    6808:			; <UNDEFINED> instruction: 0xf7fb4628
    680c:			; <UNDEFINED> instruction: 0x1e44ea9c
    6810:	stmdacs	r0, {r1, r7, r9, sl, lr}
    6814:			; <UNDEFINED> instruction: 0xf7fbd05d
    6818:	bl	1811e8 <fchmod@plt+0x17f1e8>
    681c:	stmdavs	r1, {r1, r3, r8, r9}
    6820:	stccc	0, cr14, [r1], {1}
    6824:			; <UNDEFINED> instruction: 0xf813d355
    6828:			; <UNDEFINED> instruction: 0xf8312d01
    682c:	ldreq	r2, [r2], #18
    6830:	strcc	sp, [r1], #-1271	; 0xfffffb09
    6834:			; <UNDEFINED> instruction: 0x46284639
    6838:	strpl	r2, [fp, #-768]!	; 0xfffffd00
    683c:	bl	ff544830 <fchmod@plt+0xff542830>
    6840:	bl	15d8f4 <fchmod@plt+0x15b8f4>
    6844:			; <UNDEFINED> instruction: 0xf1a30a00
    6848:	blx	fed078dc <fchmod@plt+0xfed058dc>
    684c:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    6850:	svclt	0x00082b00
    6854:	cfstrscs	mvf2, [r0], {1}
    6858:	ldrtmi	sp, [r9], -sp, asr #3
    685c:			; <UNDEFINED> instruction: 0xf7fb4650
    6860:			; <UNDEFINED> instruction: 0xf81ae922
    6864:	bl	29286c <fchmod@plt+0x29086c>
    6868:	blcs	9470 <fchmod@plt+0x7470>
    686c:			; <UNDEFINED> instruction: 0xf10bd0c3
    6870:			; <UNDEFINED> instruction: 0xf80a0b01
    6874:	strbmi	r4, [r9], -r0
    6878:			; <UNDEFINED> instruction: 0xf7fb4658
    687c:			; <UNDEFINED> instruction: 0x4641ebb6
    6880:	ldrbmi	r4, [r8], -r3, lsl #9
    6884:	stmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6888:			; <UNDEFINED> instruction: 0x46034659
    688c:			; <UNDEFINED> instruction: 0xf80b4650
    6890:			; <UNDEFINED> instruction: 0xf7ff4003
    6894:	ldrtmi	pc, [r2], -fp, lsr #30	; <UNPREDICTABLE>
    6898:	orrvs	pc, r0, pc, asr #8
    689c:			; <UNDEFINED> instruction: 0xf7fb4628
    68a0:	strmi	lr, [r4], -r2, asr #18
    68a4:			; <UNDEFINED> instruction: 0xd1af2800
    68a8:			; <UNDEFINED> instruction: 0xf7fb4630
    68ac:	stmdacs	r0, {r1, r6, r8, fp, sp, lr, pc}
    68b0:	ldrtmi	sp, [r0], -r1, asr #2
    68b4:	b	ff5c48a8 <fchmod@plt+0xff5c28a8>
    68b8:	blmi	10991e4 <fchmod@plt+0x10971e4>
    68bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    68c0:			; <UNDEFINED> instruction: 0xf8dd681a
    68c4:	subsmi	r3, sl, r4, lsl r4
    68c8:	vand	d13, d13, d19
    68cc:	pop	{r2, r3, r4, r8, sl, fp, lr}
    68d0:	strcs	r8, [r0], #-4080	; 0xfffff010
    68d4:			; <UNDEFINED> instruction: 0xf7fbe7ae
    68d8:	stmdavs	r7, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    68dc:	rscle	r2, fp, r2, lsl #30
    68e0:	andcs	r4, r6, r1, lsr r6
    68e4:	b	ff5c48d8 <fchmod@plt+0xff5c28d8>
    68e8:	rsbscc	pc, r0, #13959168	; 0xd50000
    68ec:	suble	r2, sp, r0, lsl #16
    68f0:			; <UNDEFINED> instruction: 0xf7fb9303
    68f4:	blls	100e1c <fchmod@plt+0xfee1c>
    68f8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    68fc:	ldmdbmi	r9!, {r1, r2, r6, ip, lr, pc}
    6900:	ldrbtmi	r2, [r9], #-6
    6904:	b	ff1c48f8 <fchmod@plt+0xff1c28f8>
    6908:			; <UNDEFINED> instruction: 0xf7fb4638
    690c:	bmi	dc1034 <fchmod@plt+0xdbf034>
    6910:	strtmi	r9, [r1], -r3, lsl #22
    6914:	andls	r4, r0, sl, ror r4
    6918:			; <UNDEFINED> instruction: 0xf7fb2002
    691c:			; <UNDEFINED> instruction: 0x4629eab6
    6920:			; <UNDEFINED> instruction: 0xf7fb2006
    6924:			; <UNDEFINED> instruction: 0x4628eab8
    6928:	stmia	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    692c:			; <UNDEFINED> instruction: 0xf7fb2001
    6930:			; <UNDEFINED> instruction: 0xf7fbe9f2
    6934:			; <UNDEFINED> instruction: 0xf7fbe934
    6938:			; <UNDEFINED> instruction: 0x4621ea3c
    693c:	andcs	r4, r6, r3, lsl #12
    6940:			; <UNDEFINED> instruction: 0xf7fb681d
    6944:	blmi	a813ec <fchmod@plt+0xa7f3ec>
    6948:			; <UNDEFINED> instruction: 0xf8d3447b
    694c:	cmplt	r0, #112, 4
    6950:			; <UNDEFINED> instruction: 0xf7fb9303
    6954:	blls	100dbc <fchmod@plt+0xfedbc>
    6958:			; <UNDEFINED> instruction: 0xb3204604
    695c:	andcs	r4, r6, r4, lsr #18
    6960:			; <UNDEFINED> instruction: 0xf7fb4479
    6964:			; <UNDEFINED> instruction: 0x4628ea98
    6968:	ldmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    696c:	blls	d91f8 <fchmod@plt+0xd71f8>
    6970:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    6974:	andcs	r9, r2, r0
    6978:	b	fe1c496c <fchmod@plt+0xfe1c296c>
    697c:	andcs	r4, r6, r1, lsr #12
    6980:	b	fe244974 <fchmod@plt+0xfe242974>
    6984:			; <UNDEFINED> instruction: 0xf7fb4620
    6988:			; <UNDEFINED> instruction: 0xe7cfe8b4
    698c:	movwls	r4, #13880	; 0x3638
    6990:	stmib	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6994:	blls	d91fc <fchmod@plt+0xd71fc>
    6998:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    699c:	andcs	r9, r2, r0
    69a0:	b	1cc4994 <fchmod@plt+0x1cc2994>
    69a4:	strtmi	lr, [r8], -r2, asr #15
    69a8:			; <UNDEFINED> instruction: 0xf7fb9303
    69ac:	bmi	500f94 <fchmod@plt+0x4fef94>
    69b0:	tstcs	r1, r3, lsl #22
    69b4:	andls	r4, r0, sl, ror r4
    69b8:			; <UNDEFINED> instruction: 0xf7fb2002
    69bc:	ldr	lr, [r5, r6, ror #20]!
    69c0:	andeq	r2, r1, r4, lsl r6
    69c4:	andeq	r0, r0, r8, lsl #4
    69c8:	strdeq	r1, [r0], -r6
    69cc:	andeq	r3, r1, r0, lsr #4
    69d0:	andeq	r3, r1, sl, asr #18
    69d4:	andeq	r1, r0, ip, lsl #18
    69d8:	andeq	r1, r0, lr, lsl #18
    69dc:	andeq	r1, r0, r0, lsl r9
    69e0:	andeq	r2, r1, r8, lsl #10
    69e4:	andeq	r0, r0, r6, lsr fp
    69e8:	andeq	r1, r0, r0, asr #15
    69ec:	andeq	r3, r1, r8, lsr #1
    69f0:	ldrdeq	r0, [r0], -r8
    69f4:	muleq	r0, r6, r7
    69f8:	andeq	r1, r0, sl, lsr r7
    69fc:	andeq	r1, r0, r4, asr r7
    6a00:	strlt	r4, [r0, #-2824]	; 0xfffff4f8
    6a04:	addlt	r4, r3, fp, ror r4
    6a08:	teqlt	r3, fp, lsl r8
    6a0c:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
    6a10:	stmdavs	r0, {r8, ip, sp, pc}^
    6a14:			; <UNDEFINED> instruction: 0xf85db003
    6a18:	andls	pc, r1, r4, lsl #22
    6a1c:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    6a20:	ldrb	r9, [r3, r1, lsl #16]!
    6a24:	andeq	r3, r1, r8, lsl r7
    6a28:	strlt	r4, [r0, #-2828]	; 0xfffff4f4
    6a2c:	addlt	r4, r3, fp, ror r4
    6a30:	cmnlt	r3, fp, lsl r8
    6a34:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    6a38:	stmdavs	r0, {r6, r8, ip, sp, pc}^
    6a3c:	stmdbmi	r8, {r4, r5, r8, ip, sp, pc}
    6a40:			; <UNDEFINED> instruction: 0xf7fb4479
    6a44:	blx	fec40da4 <fchmod@plt+0xfec3eda4>
    6a48:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    6a4c:			; <UNDEFINED> instruction: 0xf85db003
    6a50:	andls	pc, r1, r4, lsl #22
    6a54:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    6a58:	strb	r9, [fp, r1, lsl #16]!
    6a5c:	strdeq	r3, [r1], -r0
    6a60:	strdeq	r1, [r0], -r0
    6a64:			; <UNDEFINED> instruction: 0x460db5f0
    6a68:	addlt	r4, r5, pc, lsl r9
    6a6c:			; <UNDEFINED> instruction: 0x46064b1f
    6a70:	bmi	7d7c5c <fchmod@plt+0x7d5c5c>
    6a74:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    6a78:	ldrbtmi	r4, [pc], #-1146	; 6a80 <fchmod@plt+0x4a80>
    6a7c:	movwls	r6, #14363	; 0x381b
    6a80:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6a84:			; <UNDEFINED> instruction: 0xb1bb7813
    6a88:			; <UNDEFINED> instruction: 0xf7ff4630
    6a8c:			; <UNDEFINED> instruction: 0x4604fdbf
    6a90:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    6a94:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    6a98:	ldc2	7, cr15, [r4], #1012	; 0x3f4
    6a9c:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    6aa0:	blmi	4992fc <fchmod@plt+0x4972fc>
    6aa4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6aa8:	blls	e0b18 <fchmod@plt+0xdeb18>
    6aac:	tstle	r8, sl, asr r0
    6ab0:	ldcllt	0, cr11, [r0, #20]!
    6ab4:	ldrb	r4, [r3, r8, lsr #12]!
    6ab8:	mrc2	7, 3, pc, cr8, cr15, {7}
    6abc:	blmi	400a54 <fchmod@plt+0x3fea54>
    6ac0:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    6ac4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    6ac8:			; <UNDEFINED> instruction: 0xf7fb681f
    6acc:	stmdavs	r4!, {r1, r3, r6, fp, sp, lr, pc}^
    6ad0:	tstcs	r1, r3, lsr r6
    6ad4:	strmi	r9, [r2], -r0, lsl #8
    6ad8:			; <UNDEFINED> instruction: 0xf7fb4638
    6adc:			; <UNDEFINED> instruction: 0x4628e9b8
    6ae0:			; <UNDEFINED> instruction: 0xf7fbe7de
    6ae4:	svclt	0x0000e85c
    6ae8:	andeq	r2, r1, r4, asr r3
    6aec:	andeq	r0, r0, r8, lsl #4
    6af0:	andeq	r3, r1, r4, lsr #13
    6af4:	andeq	r2, r1, sl, asr #6
    6af8:	andeq	r2, r1, r0, lsr #6
    6afc:	andeq	r0, r0, r4, lsl r2
    6b00:	andeq	r1, r0, lr, ror #12
    6b04:			; <UNDEFINED> instruction: 0x460db5f0
    6b08:	addlt	r4, r5, r0, lsr #18
    6b0c:	strmi	r4, [r6], -r0, lsr #22
    6b10:	bmi	817cfc <fchmod@plt+0x815cfc>
    6b14:	stmiapl	fp, {r5, r8, r9, sl, fp, lr}^
    6b18:	ldrbtmi	r4, [pc], #-1146	; 6b20 <fchmod@plt+0x4b20>
    6b1c:	movwls	r6, #14363	; 0x381b
    6b20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b24:	cmnlt	r3, #1245184	; 0x130000
    6b28:			; <UNDEFINED> instruction: 0xf7ff4630
    6b2c:	strmi	pc, [r4], -pc, ror #26
    6b30:	stmdavs	r0, {r4, r6, r8, ip, sp, pc}^
    6b34:	stmdbge	r2, {r6, r8, ip, sp, pc}
    6b38:	stc2l	7, cr15, [r4], #-1012	; 0xfffffc0c
    6b3c:	blls	b3124 <fchmod@plt+0xb1124>
    6b40:	svclt	0x00a82b00
    6b44:	blle	2983c0 <fchmod@plt+0x2963c0>
    6b48:	blmi	4593a0 <fchmod@plt+0x4573a0>
    6b4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b50:	blls	e0bc0 <fchmod@plt+0xdebc0>
    6b54:	tstle	r7, sl, asr r0
    6b58:	andlt	r4, r5, r8, lsr #12
    6b5c:	blmi	436324 <fchmod@plt+0x434324>
    6b60:	ldmdbmi	r0, {r0, r2, r9, sp}
    6b64:	ldmpl	fp!, {sp}^
    6b68:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    6b6c:	svc	0x00f8f7fa
    6b70:	ldrtmi	r6, [r3], -r4, ror #16
    6b74:	strls	r2, [r0], #-257	; 0xfffffeff
    6b78:	ldrtmi	r4, [r8], -r2, lsl #12
    6b7c:	stmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b80:			; <UNDEFINED> instruction: 0xf7ffe7e2
    6b84:	bfi	pc, r3, (invalid: 28:15)	; <UNPREDICTABLE>
    6b88:	stmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b8c:			; <UNDEFINED> instruction: 0x000122b4
    6b90:	andeq	r0, r0, r8, lsl #4
    6b94:	andeq	r3, r1, r4, lsl #12
    6b98:	andeq	r2, r1, sl, lsr #5
    6b9c:	andeq	r2, r1, r8, ror r2
    6ba0:	andeq	r0, r0, r4, lsl r2
    6ba4:	andeq	r1, r0, ip, asr #11
    6ba8:			; <UNDEFINED> instruction: 0x460db5f0
    6bac:	addlt	r4, r5, pc, lsl r9
    6bb0:			; <UNDEFINED> instruction: 0x46064b1f
    6bb4:	bmi	7d7da0 <fchmod@plt+0x7d5da0>
    6bb8:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    6bbc:	ldrbtmi	r4, [pc], #-1146	; 6bc4 <fchmod@plt+0x4bc4>
    6bc0:	movwls	r6, #14363	; 0x381b
    6bc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6bc8:			; <UNDEFINED> instruction: 0xb1bb7813
    6bcc:			; <UNDEFINED> instruction: 0xf7ff4630
    6bd0:			; <UNDEFINED> instruction: 0x4604fd1d
    6bd4:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    6bd8:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    6bdc:	ldc2	7, cr15, [r2], {253}	; 0xfd
    6be0:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    6be4:	blmi	499440 <fchmod@plt+0x497440>
    6be8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6bec:	blls	e0c5c <fchmod@plt+0xdec5c>
    6bf0:	tstle	r8, sl, asr r0
    6bf4:	ldcllt	0, cr11, [r0, #20]!
    6bf8:	ldrb	r4, [r3, r8, lsr #12]!
    6bfc:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    6c00:	blmi	400b98 <fchmod@plt+0x3feb98>
    6c04:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    6c08:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    6c0c:			; <UNDEFINED> instruction: 0xf7fa681f
    6c10:	stmdavs	r4!, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    6c14:	tstcs	r1, r3, lsr r6
    6c18:	strmi	r9, [r2], -r0, lsl #8
    6c1c:			; <UNDEFINED> instruction: 0xf7fb4638
    6c20:			; <UNDEFINED> instruction: 0x4628e916
    6c24:			; <UNDEFINED> instruction: 0xf7fae7de
    6c28:	svclt	0x0000efba
    6c2c:	andeq	r2, r1, r0, lsl r2
    6c30:	andeq	r0, r0, r8, lsl #4
    6c34:	andeq	r3, r1, r0, ror #10
    6c38:	andeq	r2, r1, r6, lsl #4
    6c3c:	ldrdeq	r2, [r1], -ip
    6c40:	andeq	r0, r0, r4, lsl r2
    6c44:	andeq	r1, r0, sl, lsr #10
    6c48:			; <UNDEFINED> instruction: 0x460db5f0
    6c4c:	addlt	r4, r5, pc, lsl r9
    6c50:			; <UNDEFINED> instruction: 0x46064b1f
    6c54:	bmi	7d7e40 <fchmod@plt+0x7d5e40>
    6c58:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    6c5c:	ldrbtmi	r4, [pc], #-1146	; 6c64 <fchmod@plt+0x4c64>
    6c60:	movwls	r6, #14363	; 0x381b
    6c64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6c68:			; <UNDEFINED> instruction: 0xb1bb7813
    6c6c:			; <UNDEFINED> instruction: 0xf7ff4630
    6c70:	strmi	pc, [r4], -sp, asr #25
    6c74:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    6c78:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    6c7c:			; <UNDEFINED> instruction: 0xf8faf000
    6c80:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    6c84:	blmi	4994e0 <fchmod@plt+0x4974e0>
    6c88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6c8c:	blls	e0cfc <fchmod@plt+0xdecfc>
    6c90:	tstle	r8, sl, asr r0
    6c94:	ldcllt	0, cr11, [r0, #20]!
    6c98:	ldrb	r4, [r3, r8, lsr #12]!
    6c9c:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    6ca0:	blmi	400c38 <fchmod@plt+0x3fec38>
    6ca4:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    6ca8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    6cac:			; <UNDEFINED> instruction: 0xf7fa681f
    6cb0:	stmdavs	r4!, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    6cb4:	tstcs	r1, r3, lsr r6
    6cb8:	strmi	r9, [r2], -r0, lsl #8
    6cbc:			; <UNDEFINED> instruction: 0xf7fb4638
    6cc0:	strtmi	lr, [r8], -r6, asr #17
    6cc4:			; <UNDEFINED> instruction: 0xf7fae7de
    6cc8:	svclt	0x0000ef6a
    6ccc:	andeq	r2, r1, r0, ror r1
    6cd0:	andeq	r0, r0, r8, lsl #4
    6cd4:	andeq	r3, r1, r0, asr #9
    6cd8:	andeq	r2, r1, r6, ror #2
    6cdc:	andeq	r2, r1, ip, lsr r1
    6ce0:	andeq	r0, r0, r4, lsl r2
    6ce4:	andeq	r1, r0, sl, lsl #9
    6ce8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    6cec:	rsbseq	pc, r0, #12779520	; 0xc30000
    6cf0:	svclt	0x00004770
    6cf4:	andeq	r2, r1, r6, lsl #26
    6cf8:	blmi	71956c <fchmod@plt+0x71756c>
    6cfc:	push	{r1, r3, r4, r5, r6, sl, lr}
    6d00:	strdlt	r4, [r3], r0
    6d04:			; <UNDEFINED> instruction: 0x460458d3
    6d08:			; <UNDEFINED> instruction: 0xf04f4688
    6d0c:	ldmdavs	fp, {r8, fp}
    6d10:			; <UNDEFINED> instruction: 0xf04f9301
    6d14:			; <UNDEFINED> instruction: 0xf7fb0300
    6d18:	andcs	lr, sl, #76, 16	; 0x4c0000
    6d1c:	strmi	r4, [r5], -r9, ror #12
    6d20:			; <UNDEFINED> instruction: 0xf8c54620
    6d24:			; <UNDEFINED> instruction: 0xf7fa9000
    6d28:	stmdavc	r3!, {r3, r7, r8, r9, sl, fp, sp, lr, pc}
    6d2c:	blls	332c0 <fchmod@plt+0x312c0>
    6d30:	stmiblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}
    6d34:	bcs	8a0de4 <fchmod@plt+0x89ede4>
    6d38:	addsmi	sp, r9, #6
    6d3c:	addmi	fp, r0, #2, 30
    6d40:	andeq	pc, r0, r8, asr #17
    6d44:	andle	r2, r0, r1
    6d48:	bmi	2585b0 <fchmod@plt+0x2565b0>
    6d4c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6d50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6d54:	subsmi	r9, sl, r1, lsl #22
    6d58:	andlt	sp, r3, r4, lsl #2
    6d5c:	mvnshi	lr, #12386304	; 0xbd0000
    6d60:	ldrb	r4, [r2, r8, asr #12]!
    6d64:	svc	0x001af7fa
    6d68:	andeq	r2, r1, r8, asr #1
    6d6c:	andeq	r0, r0, r8, lsl #4
    6d70:	andeq	r2, r1, r6, ror r0
    6d74:	blmi	7995f0 <fchmod@plt+0x7975f0>
    6d78:	push	{r1, r3, r4, r5, r6, sl, lr}
    6d7c:	strdlt	r4, [r3], r0
    6d80:			; <UNDEFINED> instruction: 0x460458d3
    6d84:			; <UNDEFINED> instruction: 0xf04f4688
    6d88:	ldmdavs	fp, {r8, fp}
    6d8c:			; <UNDEFINED> instruction: 0xf04f9301
    6d90:			; <UNDEFINED> instruction: 0xf7fb0300
    6d94:	andcs	lr, sl, #917504	; 0xe0000
    6d98:	strmi	r4, [r5], -r9, ror #12
    6d9c:			; <UNDEFINED> instruction: 0xf8c54620
    6da0:			; <UNDEFINED> instruction: 0xf7fa9000
    6da4:	stmdavc	r3!, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    6da8:	blls	3339c <fchmod@plt+0x3139c>
    6dac:	stmiblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    6db0:	bcs	8a0e60 <fchmod@plt+0x89ee60>
    6db4:	strmi	sp, [pc], -r9
    6db8:	adcsmi	r1, r9, #50593792	; 0x3040000
    6dbc:	svclt	0x00024606
    6dc0:			; <UNDEFINED> instruction: 0xf8c842b0
    6dc4:	andcs	r0, r1, r0
    6dc8:	ldrmi	sp, [r8], -r0
    6dcc:	blmi	2195f8 <fchmod@plt+0x2175f8>
    6dd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6dd4:	blls	60e44 <fchmod@plt+0x5ee44>
    6dd8:	qaddle	r4, sl, r4
    6ddc:	pop	{r0, r1, ip, sp, pc}
    6de0:			; <UNDEFINED> instruction: 0x464883f0
    6de4:			; <UNDEFINED> instruction: 0xf7fae7f2
    6de8:	svclt	0x0000eeda
    6dec:	andeq	r2, r1, ip, asr #32
    6df0:	andeq	r0, r0, r8, lsl #4
    6df4:	strdeq	r1, [r1], -r4
    6df8:	blmi	71966c <fchmod@plt+0x71766c>
    6dfc:	push	{r1, r3, r4, r5, r6, sl, lr}
    6e00:	strdlt	r4, [r3], r0
    6e04:			; <UNDEFINED> instruction: 0x460458d3
    6e08:			; <UNDEFINED> instruction: 0xf04f4688
    6e0c:	ldmdavs	fp, {r8, fp}
    6e10:			; <UNDEFINED> instruction: 0xf04f9301
    6e14:			; <UNDEFINED> instruction: 0xf7fa0300
    6e18:	andcs	lr, sl, #204, 30	; 0x330
    6e1c:	strmi	r4, [r5], -r9, ror #12
    6e20:			; <UNDEFINED> instruction: 0xf8c54620
    6e24:			; <UNDEFINED> instruction: 0xf7fa9000
    6e28:	stmdavc	r3!, {r3, r8, r9, sl, fp, sp, lr, pc}
    6e2c:	blls	333c0 <fchmod@plt+0x313c0>
    6e30:	stmiblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}
    6e34:	bcs	8a0ee4 <fchmod@plt+0x89eee4>
    6e38:	addsmi	sp, r9, #6
    6e3c:	addmi	fp, r0, #2, 30
    6e40:	andeq	pc, r0, r8, asr #17
    6e44:	andle	r2, r0, r1
    6e48:	bmi	2586b0 <fchmod@plt+0x2566b0>
    6e4c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6e50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6e54:	subsmi	r9, sl, r1, lsl #22
    6e58:	andlt	sp, r3, r4, lsl #2
    6e5c:	mvnshi	lr, #12386304	; 0xbd0000
    6e60:	ldrb	r4, [r2, r8, asr #12]!
    6e64:	mrc	7, 4, APSR_nzcv, cr10, cr10, {7}
    6e68:	andeq	r1, r1, r8, asr #31
    6e6c:	andeq	r0, r0, r8, lsl #4
    6e70:	andeq	r1, r1, r6, ror pc
    6e74:	blmi	6196d8 <fchmod@plt+0x6176d8>
    6e78:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6e7c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    6e80:	strmi	r4, [lr], -r4, lsl #12
    6e84:	ldmdavs	fp, {r8, r9, sl, sp}
    6e88:			; <UNDEFINED> instruction: 0xf04f9301
    6e8c:			; <UNDEFINED> instruction: 0xf7fa0300
    6e90:	shadd8mi	lr, sl, r0
    6e94:	strmi	r4, [r5], -r9, ror #12
    6e98:	eorvs	r4, pc, r0, lsr #12
    6e9c:	svc	0x004cf7fa
    6ea0:	orrslt	r7, fp, r3, lsr #16
    6ea4:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    6ea8:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    6eac:	andle	r2, sp, r2, lsr #20
    6eb0:	andcs	r6, r1, r0, lsr r0
    6eb4:	blmi	2196e0 <fchmod@plt+0x2176e0>
    6eb8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ebc:	blls	60f2c <fchmod@plt+0x5ef2c>
    6ec0:	qaddle	r4, sl, r5
    6ec4:	ldcllt	0, cr11, [r0, #12]!
    6ec8:			; <UNDEFINED> instruction: 0xe7f34638
    6ecc:			; <UNDEFINED> instruction: 0xe7f14618
    6ed0:	mcr	7, 3, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    6ed4:	andeq	r1, r1, ip, asr #30
    6ed8:	andeq	r0, r0, r8, lsl #4
    6edc:	andeq	r1, r1, ip, lsl #30
    6ee0:	mvnsmi	lr, #737280	; 0xb4000
    6ee4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    6ee8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    6eec:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    6ef0:	stc	7, cr15, [ip, #1000]	; 0x3e8
    6ef4:	blne	1d980f0 <fchmod@plt+0x1d960f0>
    6ef8:	strhle	r1, [sl], -r6
    6efc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    6f00:	svccc	0x0004f855
    6f04:	strbmi	r3, [sl], -r1, lsl #8
    6f08:	ldrtmi	r4, [r8], -r1, asr #12
    6f0c:	adcmi	r4, r6, #152, 14	; 0x2600000
    6f10:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    6f14:	svclt	0x000083f8
    6f18:			; <UNDEFINED> instruction: 0x00011db2
    6f1c:	andeq	r1, r1, r8, lsr #27
    6f20:	svclt	0x00004770

Disassembly of section .fini:

00006f24 <.fini>:
    6f24:	push	{r3, lr}
    6f28:	pop	{r3, pc}
