# OpenFile DoubleMultiply.do
do Doublemultiply.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:09 on Feb 13,2020
# vlog -reportprogress 300 -work work MultiplierFP.v 
# -- Compiling module MultiplierFP_altfp_mult_e0r
# -- Compiling module MultiplierFP
# 
# Top level modules:
# 	MultiplierFP
# End time: 22:35:09 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:10 on Feb 13,2020
# vlog -reportprogress 300 -work work ClockTimer.sv 
# -- Compiling module ClockTimer
# 
# Top level modules:
# 	ClockTimer
# End time: 22:35:10 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:10 on Feb 13,2020
# vlog -reportprogress 300 -work work SRLatch.sv 
# -- Compiling module SRLatch
# 
# Top level modules:
# 	SRLatch
# End time: 22:35:10 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:10 on Feb 13,2020
# vlog -reportprogress 300 -work work Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 22:35:11 on Feb 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:11 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleMultiply.sv 
# -- Compiling module DoubleMultiply
# 
# Top level modules:
# 	DoubleMultiply
# End time: 22:35:11 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model work.DoubleMultiply 
# Start time: 22:35:11 on Feb 13,2020
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Doublemultiply.do PAUSED at line 10
do Doublemultiply.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:25 on Feb 13,2020
# vlog -reportprogress 300 -work work MultiplierFP.v 
# -- Compiling module MultiplierFP_altfp_mult_e0r
# -- Compiling module MultiplierFP
# 
# Top level modules:
# 	MultiplierFP
# End time: 22:35:25 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:25 on Feb 13,2020
# vlog -reportprogress 300 -work work ClockTimer.sv 
# -- Compiling module ClockTimer
# 
# Top level modules:
# 	ClockTimer
# End time: 22:35:25 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:26 on Feb 13,2020
# vlog -reportprogress 300 -work work SRLatch.sv 
# -- Compiling module SRLatch
# 
# Top level modules:
# 	SRLatch
# End time: 22:35:26 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:26 on Feb 13,2020
# vlog -reportprogress 300 -work work Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 22:35:26 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:26 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleMultiply.sv 
# -- Compiling module DoubleMultiply
# 
# Top level modules:
# 	DoubleMultiply
# End time: 22:35:26 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model work.DoubleMultiply 
# Start time: 22:35:11 on Feb 13,2020
# Loading sv_std.std
# ** Error: VSIM license lost; attempting to re-establish.
# Loading work.DoubleMultiply
# Loading work.SRLatch
# Loading work.MultiplierFP
# Loading work.MultiplierFP_altfp_mult_e0r
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading work.ClockTimer
# Loading work.Counter
# ** Warning: (vsim-3017) DoubleMultiply.sv(69): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /DoubleMultiply/MultTime File: ClockTimer.sv
# ** Warning: (vsim-3722) DoubleMultiply.sv(69): [TFMPC] - Missing connection for port 'count'.
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Thomas  Hostname: RGB-MEATBALL  ProcessID: 22120
#           Attempting to use alternate WLF file "./wlfte7dcec".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte7dcec
do DoubleDivider.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:02 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:36:03 on Feb 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 13,2020
# vlog -reportprogress 300 -work work SRLatch.sv 
# -- Compiling module SRLatch
# 
# Top level modules:
# 	SRLatch
# End time: 22:36:03 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:03 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDivider.sv 
# -- Compiling module DoubleDivider
# 
# Top level modules:
# 	DoubleDivider
# End time: 22:36:03 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:04 on Feb 13,2020
# vlog -reportprogress 300 -work work ClockTimer.sv 
# -- Compiling module ClockTimer
# 
# Top level modules:
# 	ClockTimer
# End time: 22:36:04 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:04 on Feb 13,2020
# vlog -reportprogress 300 -work work Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 22:36:04 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver -L Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model work.DoubleDivider 
# Start time: 22:36:09 on Feb 13,2020
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DoubleDivider.do PAUSED at line 8
do DoubleDivider.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:12 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:36:12 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:13 on Feb 13,2020
# vlog -reportprogress 300 -work work SRLatch.sv 
# -- Compiling module SRLatch
# 
# Top level modules:
# 	SRLatch
# End time: 22:36:13 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:13 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDivider.sv 
# -- Compiling module DoubleDivider
# 
# Top level modules:
# 	DoubleDivider
# End time: 22:36:13 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:13 on Feb 13,2020
# vlog -reportprogress 300 -work work ClockTimer.sv 
# -- Compiling module ClockTimer
# 
# Top level modules:
# 	ClockTimer
# End time: 22:36:13 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:14 on Feb 13,2020
# vlog -reportprogress 300 -work work Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 22:36:14 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver -L Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model work.DoubleDivider 
# Start time: 22:36:09 on Feb 13,2020
# Loading sv_std.std
# ** Error: VSIM license lost; attempting to re-establish.
# Loading work.DoubleDivider
# Loading work.SRLatch
# Loading work.ClockTimer
# Loading work.Counter
# Loading work.DoubleDiv
# Loading work.DoubleDiv_altfp_div_49m
# Loading work.DoubleDiv_altfp_div_pst_99j
# Loading altera_mf_ver.altsyncram
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) DoubleDivider.sv(34): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divCount File: ClockTimer.sv
# ** Warning: (vsim-3722) DoubleDivider.sv(34): [TFMPC] - Missing connection for port 'count'.
# ** Warning: (vsim-3017) DoubleDivider.sv(43): [TFMPC] - Too few port connections. Expected 10, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider File: DoubleDiv.v
# ** Warning: (vsim-3722) DoubleDivider.sv(43): [TFMPC] - Missing connection for port 'nan'.
# ** Warning: (vsim-3722) DoubleDivider.sv(43): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) DoubleDivider.sv(43): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) DoubleDivider.sv(43): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3016) DoubleDiv.v(1372): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1398): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1424): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1450): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1476): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_2 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1502): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_3 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1528): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1554): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_1 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1580): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_2 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Thomas  Hostname: RGB-MEATBALL  ProcessID: 22120
#           Attempting to use alternate WLF file "./wlftbxk4nc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbxk4nc
# Error!  LPM_DIRECTION value must be "ADD" or "SUB".
# Time: 0  Instance: DoubleDivider.divider.DoubleDiv_altfp_div_49m_component.altfp_div_pst1.bias_addition
# ** Note: $finish    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v(2681)
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/bias_addition
# 1
# Break in Module lpm_add_sub at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v line 2681
# Error opening Z:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# Path name 'Z:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v' doesn't exist.
do DoubleDiv.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:07 on Feb 13,2020
# vlog -reportprogress 300 DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:40:08 on Feb 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver work.DoubleDiv 
# Start time: 22:40:12 on Feb 13,2020
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DoubleDiv.do PAUSED at line 3
do DoubleDiv.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:18 on Feb 13,2020
# vlog -reportprogress 300 DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:40:18 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver work.DoubleDiv 
# Start time: 22:40:12 on Feb 13,2020
# Loading work.DoubleDiv
# ** Error: VSIM license lost; attempting to re-establish.
# Loading work.DoubleDiv_altfp_div_49m
# Loading work.DoubleDiv_altfp_div_pst_99j
# Loading altera_mf_ver.altsyncram
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3016) DoubleDiv.v(1372): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1398): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1424): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1450): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1476): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_2 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1502): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_3 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1528): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1554): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_1 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1580): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_2 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Thomas  Hostname: RGB-MEATBALL  ProcessID: 22120
#           Attempting to use alternate WLF file "./wlftn8vd2w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn8vd2w
# ** Error: (vish-4014) No objects found matching 'data'.
# Error in macro ./DoubleDiv.do line 5
# (vish-4014) No objects found matching 'data'.
#     while executing
# "add wave -radix float64 data"
do DoubleDiv.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:51 on Feb 13,2020
# vlog -reportprogress 300 DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:40:52 on Feb 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver work.DoubleDiv 
# Start time: 22:40:58 on Feb 13,2020
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DoubleDiv.do PAUSED at line 3
do DoubleDivider.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:01 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:41:01 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:01 on Feb 13,2020
# vlog -reportprogress 300 -work work SRLatch.sv 
# -- Compiling module SRLatch
# 
# Top level modules:
# 	SRLatch
# End time: 22:41:01 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:02 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDivider.sv 
# -- Compiling module DoubleDivider
# 
# Top level modules:
# 	DoubleDivider
# End time: 22:41:02 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:02 on Feb 13,2020
# vlog -reportprogress 300 -work work ClockTimer.sv 
# -- Compiling module ClockTimer
# 
# Top level modules:
# 	ClockTimer
# End time: 22:41:02 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:41:02 on Feb 13,2020
# vlog -reportprogress 300 -work work Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 22:41:02 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver -L Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model work.DoubleDivider 
# Start time: 22:40:58 on Feb 13,2020
# Loading sv_std.std
# ** Error: VSIM license lost; attempting to re-establish.
# Loading work.DoubleDivider
# Loading work.SRLatch
# Loading work.ClockTimer
# Loading work.Counter
# Loading work.DoubleDiv
# Loading work.DoubleDiv_altfp_div_49m
# Loading work.DoubleDiv_altfp_div_pst_99j
# Loading altera_mf_ver.altsyncram
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) DoubleDivider.sv(34): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divCount File: ClockTimer.sv
# ** Warning: (vsim-3722) DoubleDivider.sv(34): [TFMPC] - Missing connection for port 'count'.
# ** Warning: (vsim-3017) DoubleDivider.sv(43): [TFMPC] - Too few port connections. Expected 10, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider File: DoubleDiv.v
# ** Warning: (vsim-3722) DoubleDivider.sv(43): [TFMPC] - Missing connection for port 'nan'.
# ** Warning: (vsim-3722) DoubleDivider.sv(43): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) DoubleDivider.sv(43): [TFMPC] - Missing connection for port 'underflow'.
# ** Warning: (vsim-3722) DoubleDivider.sv(43): [TFMPC] - Missing connection for port 'zero'.
# ** Warning: (vsim-3016) DoubleDiv.v(1372): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1398): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1424): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1450): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1476): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_2 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1502): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_3 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1528): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1554): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_1 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1580): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_2 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Thomas  Hostname: RGB-MEATBALL  ProcessID: 22120
#           Attempting to use alternate WLF file "./wlft27j3h2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft27j3h2
# Error!  LPM_DIRECTION value must be "ADD" or "SUB".
# Time: 0  Instance: DoubleDivider.divider.DoubleDiv_altfp_div_49m_component.altfp_div_pst1.bias_addition
# ** Note: $finish    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v(2681)
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/bias_addition
# 1
# Break in Module lpm_add_sub at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v line 2681
# Error opening Z:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# Path name 'Z:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v' doesn't exist.
do DoubleDivider.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:39 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# ** Error: (vlog-13069) DoubleDiv.v(1736): near "assign": syntax error, unexpected assign, expecting ';' or ','.
# -- Compiling module DoubleDiv
# End time: 22:45:39 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DoubleDivider.do line 1
# Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work DoubleDiv.v"
do DoubleDivider.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:41 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# ** Error: (vlog-13069) DoubleDiv.v(1736): near "assign": syntax error, unexpected assign, expecting ';' or ','.
# -- Compiling module DoubleDiv
# End time: 22:45:42 on Feb 13,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DoubleDivider.do line 1
# Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work DoubleDiv.v"
# ** Error: VSIM license lost; attempting to re-establish.
do DoubleDivider.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:58 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:45:58 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:59 on Feb 13,2020
# vlog -reportprogress 300 -work work SRLatch.sv 
# -- Compiling module SRLatch
# 
# Top level modules:
# 	SRLatch
# End time: 22:45:59 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:59 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDivider.sv 
# -- Compiling module DoubleDivider
# 
# Top level modules:
# 	DoubleDivider
# End time: 22:45:59 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:45:59 on Feb 13,2020
# vlog -reportprogress 300 -work work ClockTimer.sv 
# -- Compiling module ClockTimer
# 
# Top level modules:
# 	ClockTimer
# End time: 22:46:00 on Feb 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:00 on Feb 13,2020
# vlog -reportprogress 300 -work work Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 22:46:00 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver -L Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model work.DoubleDivider 
# Start time: 22:46:06 on Feb 13,2020
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DoubleDivider.do PAUSED at line 8
do DoubleDiv.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:12 on Feb 13,2020
# vlog -reportprogress 300 DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:46:12 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver work.DoubleDiv 
# Start time: 22:46:06 on Feb 13,2020
# Loading work.DoubleDiv
# ** Error: VSIM license lost; attempting to re-establish.
# Loading work.DoubleDiv_altfp_div_49m
# Loading work.DoubleDiv_altfp_div_pst_99j
# Loading altera_mf_ver.altsyncram
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# ** Error (suppressible): (vsim-10000) DoubleDiv.v(1734): Unresolved defparam reference to 'lpm_direction' in altfp_div_pst1.lpm_direction.
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component File: DoubleDiv.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DoubleDiv.do PAUSED at line 3
do DoubleDivider.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:47 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:46:47 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:47 on Feb 13,2020
# vlog -reportprogress 300 -work work SRLatch.sv 
# -- Compiling module SRLatch
# 
# Top level modules:
# 	SRLatch
# End time: 22:46:47 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:47 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDivider.sv 
# -- Compiling module DoubleDivider
# 
# Top level modules:
# 	DoubleDivider
# End time: 22:46:48 on Feb 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:48 on Feb 13,2020
# vlog -reportprogress 300 -work work ClockTimer.sv 
# -- Compiling module ClockTimer
# 
# Top level modules:
# 	ClockTimer
# End time: 22:46:48 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:48 on Feb 13,2020
# vlog -reportprogress 300 -work work Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 22:46:48 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver -L Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model work.DoubleDivider 
# Start time: 22:46:06 on Feb 13,2020
# Loading sv_std.std
# Loading work.DoubleDivider
# Loading work.SRLatch
# Loading work.ClockTimer
# Loading work.Counter
# Loading work.DoubleDiv
# Loading work.DoubleDiv_altfp_div_49m
# Loading work.DoubleDiv_altfp_div_pst_99j
# Loading altera_mf_ver.altsyncram
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# ** Error (suppressible): (vsim-10000) DoubleDiv.v(1734): Unresolved defparam reference to 'lpm_direction' in altfp_div_pst1.lpm_direction.
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component File: DoubleDiv.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DoubleDivider.do PAUSED at line 8
do DoubleDivider.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:07 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:47:07 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:07 on Feb 13,2020
# vlog -reportprogress 300 -work work SRLatch.sv 
# -- Compiling module SRLatch
# 
# Top level modules:
# 	SRLatch
# End time: 22:47:07 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:07 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDivider.sv 
# -- Compiling module DoubleDivider
# 
# Top level modules:
# 	DoubleDivider
# End time: 22:47:07 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:08 on Feb 13,2020
# vlog -reportprogress 300 -work work ClockTimer.sv 
# -- Compiling module ClockTimer
# 
# Top level modules:
# 	ClockTimer
# End time: 22:47:08 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:08 on Feb 13,2020
# vlog -reportprogress 300 -work work Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 22:47:08 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver -L Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model work.DoubleDivider 
# Start time: 22:46:06 on Feb 13,2020
# Loading sv_std.std
# Loading work.DoubleDivider
# Loading work.SRLatch
# Loading work.ClockTimer
# Loading work.Counter
# Loading work.DoubleDiv
# Loading work.DoubleDiv_altfp_div_49m
# Loading work.DoubleDiv_altfp_div_pst_99j
# Loading altera_mf_ver.altsyncram
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# ** Error (suppressible): (vsim-10000) DoubleDiv.v(1734): Unresolved defparam reference to 'lpm_direction' in altfp_div_pst1.lpm_direction.
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component File: DoubleDiv.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DoubleDivider.do PAUSED at line 8
do DoubleDivider.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:14 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:47:14 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:14 on Feb 13,2020
# vlog -reportprogress 300 -work work SRLatch.sv 
# -- Compiling module SRLatch
# 
# Top level modules:
# 	SRLatch
# End time: 22:47:14 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Feb 13,2020
# vlog -reportprogress 300 -work work DoubleDivider.sv 
# -- Compiling module DoubleDivider
# 
# Top level modules:
# 	DoubleDivider
# End time: 22:47:15 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Feb 13,2020
# vlog -reportprogress 300 -work work ClockTimer.sv 
# -- Compiling module ClockTimer
# 
# Top level modules:
# 	ClockTimer
# End time: 22:47:15 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:15 on Feb 13,2020
# vlog -reportprogress 300 -work work Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 22:47:15 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver -L Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model work.DoubleDivider 
# Start time: 22:46:06 on Feb 13,2020
# Loading sv_std.std
# Loading work.DoubleDivider
# Loading work.SRLatch
# Loading work.ClockTimer
# Loading work.Counter
# Loading work.DoubleDiv
# Loading work.DoubleDiv_altfp_div_49m
# Loading work.DoubleDiv_altfp_div_pst_99j
# Loading altera_mf_ver.altsyncram
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# ** Error (suppressible): (vsim-10000) DoubleDiv.v(1734): Unresolved defparam reference to 'lpm_direction' in altfp_div_pst1.lpm_direction.
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDivider/divider/DoubleDiv_altfp_div_49m_component File: DoubleDiv.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DoubleDivider.do PAUSED at line 8
do DoubleDiv.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:38 on Feb 13,2020
# vlog -reportprogress 300 DoubleDiv.v 
# -- Compiling module DoubleDiv_altfp_div_pst_99j
# -- Compiling module DoubleDiv_altfp_div_49m
# -- Compiling module DoubleDiv
# 
# Top level modules:
# 	DoubleDiv
# End time: 22:47:38 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L lpm_ver -L altera_mf_ver work.DoubleDiv 
# Start time: 22:46:06 on Feb 13,2020
# Loading work.DoubleDiv
# Loading work.DoubleDiv_altfp_div_49m
# Loading work.DoubleDiv_altfp_div_pst_99j
# Loading altera_mf_ver.altsyncram
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_add_sub
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_compare
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.lpm_mult
# Loading Z:/home/thomas/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model.LPM_HINT_EVALUATION
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3016) DoubleDiv.v(1372): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/a1_prod File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1398): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/b1_prod File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1424): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_0 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1450): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_1 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1476): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_2 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1502): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/q_partial_3 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1528): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_0 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1554): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_1 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) DoubleDiv.v(1580): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/remainder_mult_2 File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# SymGetModuleInfo64: Module not found.
# 
# 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Thomas  Hostname: RGB-MEATBALL  ProcessID: 22120
#           Attempting to use alternate WLF file "./wlft3rk0d7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3rk0d7
# Error!  LPM_DIRECTION value must be "ADD" or "SUB".
# Time: 0  Instance: DoubleDiv.DoubleDiv_altfp_div_49m_component.altfp_div_pst1.bias_addition
# ** Note: $finish    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v(2681)
#    Time: 0 ps  Iteration: 0  Instance: /DoubleDiv/DoubleDiv_altfp_div_49m_component/altfp_div_pst1/bias_addition
# 1
# Break in Module lpm_add_sub at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v line 2681
# Error opening Z:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# Path name 'Z:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v' doesn't exist.
# ** Error: VSIM license lost; attempting to re-establish.
# A time value could not be extracted from the current line
# Error opening Z:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# Path name 'Z:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v' doesn't exist.
# ** Error: VSIM license lost; attempting to re-establish.
