[FxCorrelator]
katcp_port = 7147
sample_rate_hz = 1712000000
timestamp_bits = 48
# Version of IGMP protocol to force on the engines
igmp_version = 2
# How long should we wait for ARP resolution?
arp_wait_time = 20
# at what interval do we poll sensors?
sensor_poll_time = 10

[fengine]
hosts = roach02095E,roach020A0B,roach020927,roach020957
bitstream = /home/paulp/r2_c8n856m4k_2015_Aug_24_1124.fpg
bitstream = /home/paulp/r2_c8n856m4k_2015_Aug_26_1540.fpg
bitstream = /home/paulp/code/mkat_fpga.ska.github/bitstreams/feng_wide/r2_c8n856m4k.fpg

# names and IPs of the sources to the f-engines
n_antennas = 4
# Number of f-engines per host - the PFB does two-pols, so only one, but it is two f-engines/pols
f_per_fpga = 2
# names to give the source polarisations - these must map to the IPs
source_names = ant0_x,ant0_y,ant1_x,ant1_y,ant2_x,ant2_y,ant3_x,ant3_y
# henno's lab dengine
source_mcast_ips = 239.2.0.64+1:8888,239.2.0.66+1:8888,239.2.0.64+1:8888,239.2.0.66+1:8888,239.2.0.64+1:8888,239.2.0.66+1:8888,239.2.0.64+1:8888,239.2.0.66+1:8888
# my fake digitiser
#source_mcast_ips = 239.2.0.10+1:8888,239.2.0.12+1:8888,239.2.0.10+1:8888,239.2.0.12+1:8888,239.2.0.10+1:8888,239.2.0.12+1:8888,239.2.0.10+1:8888,239.2.0.12+1:8888
# the filter boards
#source_mcast_ips = 239.2.0.20+1:8888,239.2.0.22+1:8888,239.2.0.20+1:8888,239.2.0.22+1:8888,239.2.0.20+1:8888,239.2.0.22+1:8888,239.2.0.20+1:8888,239.2.0.22+1:8888
# where should the f-data go?
destination_mcast_ips = 239.2.0.150+15:8888
# number of 10gbe ports per f-engine
ports_per_fengine = 2
# how many bits per ADC sample
sample_bits = 10
# how many parallel ADC samples do we get per digitiser clock?
adc_demux_factor = 8
# The processed analogue bandwidth
bandwidth = 856000000
# the centre frequency on the sky
true_cf = 1284000000
# Number of channels produced by the f-engine
n_chans = 4096
# FFT shifting schedule in decimal. A binary '1' shifts, a zero does not.
fft_shift = 2032
fft_shift = 4095
# The fixed-point format post FFT in the F engines
quant_format = 8.7
# Packet length of 10Gbe exchange data in 64 bit words.
10gbe_pkt_len = 128
# MAC, IP and port for 10Gbe cores
10gbe_start_mac = 02:02:00:00:01:10
10gbe_start_ip = 10.100.0.150
10gbe_port = 8888
# SPEAD flavour, string in the form XX,YY. Default: 64,48. See the SPEAD documentation for details.
spead_flavour = 64,48
# Equalisation settings - one per input - must have the same suffix as the source names above
eq_poly_ant0_x = 300
eq_poly_ant0_y = 300
eq_poly_ant1_x = 300
eq_poly_ant1_y = 300
eq_poly_ant2_x = 300
eq_poly_ant2_y = 300
eq_poly_ant3_x = 300
eq_poly_ant3_y = 300
# Delay settings
min_load_time = 23
network_latency_adjust = 0

[xengine]
hosts = roach020954,roach020960,roach020938,roach020922,roach020919,roach020955,roach02094F,roach02094E
bitstream = /home/paulp/x_nd_full_2014_Nov_11_1214.fpg
bitstream = /home/paulp/x_nd_full_2015_Jan_19_1202.fpg
bitstream = /home/paulp/code/mkat_fpga.ska.github/bitstreams/xeng_wide/r2_4a4x128f.fpg

bitstream = /home/paulp/r2_4a4x128f_vs_2015_Sep_07_0935.fpg

# this version has snaps to check x-engine output
#bitstream = /home/paulp/x_nd_full_2014_Dec_04_1347.fpg

# with test register to measure reorder sync period
#bitstream = /home/paulp/x_nd_full_2014_Dec_10_1834.fpg

# with delayed sync on xeng0 to test reordering - with a snapshot after xengine one
#bitstream = /home/paulp/x_nd_full_2014_Dec_12_1144.fpg

# with delayed sync on all of them - but no snapshot after the xengine
#bitstream = /home/paulp/x_nd_full_2014_Dec_12_1746.fpg

# with data delayed AFTER xengine to move the baselines right before vacc - no difference
# using the counter tvg into the vacc suggests freqs still shifted 'up' by one - i.e. f1 is where f0 should be
#bitstream = /home/paulp/x_nd_full_2014_Dec_15_1030.fpg

# x_nd_full - but with a snapshot on the reorder that will STOP a circular capture on the sync pulse
# so we can see where it is relative to the next window - have to do the same after the x-engine
# this shows that the output of the reorder is correct - the sync comes one cycle before the next valid window
#bitstream = /home/paulp/x_reos_2014_Dec_15_1206.fpg

# this one has only two x-engines, but the necessary snapshots with stop on the triggers to check where the sync
# is happening
#bitstream = /home/paulp/x_xens_2014_Dec_15_1554.fpg
#bitstream = /home/paulp/x_xens_2014_Dec_15_1711.fpg
#bitstream = /home/paulp/x_xens_2014_Dec_31_1302.fpg

# x fpga clock speed
x_fpga_clock = 230000000
# Number of X engines per host
x_per_fpga = 4
# Number of spectra to integrate in QDR
accumulation_len = 816
# Number of accumulations performed in the X engine cores
xeng_accumulation_len = 256
# Number of bits the vacc uses to represent one number
xeng_outbits = 32
# MAC, IP and port for 10Gbe cores
10gbe_start_mac = 02:02:00:00:02:10
10gbe_start_ip = 10.100.0.110
10gbe_port = 8888
# data product names and destinations
output_products = c856M4k
output_destination_ip = 10.100.147.1
output_destination_port = 8888
# what is the outgoing interface address? i.e. the eth interface that will send the meta information
multicast_interface_address = 127.0.0.1
# Packet length of 10Gbe exchange data in 64 bit words.
10gbe_pkt_len = 512

[dsimengine]
sample_rate_hz = 1712000000
bitstream = /home/paulp/r2_deng_tvg_2015_Jul_07_1702.fpg
host = roach020A0D
10gbe_start_mac = 02:02:00:00:50:01
10gbe_start_ip = 10.101.0.40
10gbe_port = 8888
pol0_destination_start_ip = 239.2.0.64
pol1_destination_start_ip = 239.2.0.66
