# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ../start_adder.tcl
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 01:27:10 on Jun 16,2021
# vlog -reportprogress 300 ../../testbench/testbench_adder.v ../../alu/alu.v ../../alu/main.v ../../alu/shift.v ../../alu/two_step_adder64.v ../../alu/adder/adder64.v ../../alu/adder/adder_stage0.v ../../alu/adder/adder_stage1.v ../../alu/adder/adder_stage2.v ../../alu/adder/adder_stage3.v ../../alu/adder/adder_stage4.v ../../alu/adder/adder_stage5.v ../../alu/adder/adder_stage6.v ../../alu/adder/adder_stage7.v ../../alu/adder/gp_cell.v ../../alu/adder/reg.v 
# -- Compiling module testbench_adder
# -- Compiling module alu
# -- Compiling module shift
# -- Compiling module two_step_adder64
# -- Compiling module adder64
# -- Compiling module adder_stage0
# -- Compiling module adder_stage1
# -- Compiling module adder_stage2
# -- Compiling module adder_stage3
# -- Compiling module adder_stage4
# -- Compiling module adder_stage5
# -- Compiling module adder_stage6
# -- Compiling module adder_stage7
# -- Compiling module gp_cell
# -- Compiling module register
# 
# Top level modules:
# 	testbench_adder
# 	alu
# 	two_step_adder64
# End time: 01:27:10 on Jun 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt work.testbench_adder 
# Start time: 01:27:10 on Jun 16,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.testbench_adder
# Loading work.testbench_adder
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.adder64
# Loading work.adder64
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.register
# Loading work.register
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.adder_stage0
# Loading work.adder_stage0
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.adder_stage1
# Loading work.adder_stage1
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.adder_stage2
# Loading work.adder_stage2
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.adder_stage3
# Loading work.adder_stage3
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.adder_stage4
# Loading work.adder_stage4
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.adder_stage5
# Loading work.adder_stage5
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.adder_stage6
# Loading work.adder_stage6
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.adder_stage7
# Loading work.adder_stage7
# Refreshing C:/Users/Matvey/Desktop/ProjectSMP/RTL/simulation/sim/work.gp_cell
# Loading work.gp_cell
# ** Note: $finish    : ../../testbench/testbench_adder.v(50)
#    Time: 1034 ns  Iteration: 0  Instance: /testbench_adder
# 1
# Break in Module testbench_adder at ../../testbench/testbench_adder.v line 50
# 0 ps
# 1085700 ps
# End time: 01:36:01 on Jun 16,2021, Elapsed time: 0:08:51
# Errors: 0, Warnings: 1
