
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.189653                       # Number of seconds simulated
sim_ticks                                189652948500                       # Number of ticks simulated
final_tick                               189652948500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 257680                       # Simulator instruction rate (inst/s)
host_op_rate                                   293186                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              148718476                       # Simulator tick rate (ticks/s)
host_mem_usage                                 674212                       # Number of bytes of host memory used
host_seconds                                  1275.25                       # Real time elapsed on the host
sim_insts                                   328605771                       # Number of instructions simulated
sim_ops                                     373885101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           29184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          336896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     15908864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16274944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        29184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     14083456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14083456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       248576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        220054                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             220054                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             153881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            1776382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      83884085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              85814347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        153881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           153881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        74259093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             74259093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        74259093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            153881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           1776382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     83884085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            160073441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      254297                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     220054                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254297                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   220054                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16264448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14081792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16275008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14083456                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    165                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13788                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  189652931500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254297                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               220054                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  221942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       138542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.027068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.195269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.322899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        52889     38.18%     38.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        43231     31.20%     69.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16596     11.98%     81.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7240      5.23%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6108      4.41%     90.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7002      5.05%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3477      2.51%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1116      0.81%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          883      0.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       138542                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.131892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    282.642495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        12024     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12025                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.297547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.246240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.453635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              724      6.02%      6.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              185      1.54%      7.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9447     78.56%     86.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              557      4.63%     90.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              229      1.90%     92.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              225      1.87%     94.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              222      1.85%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              171      1.42%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              118      0.98%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              106      0.88%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               41      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12025                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6125322202                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10890297202                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1270660000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24102.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42852.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        85.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        74.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     85.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   218593                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  117016                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     399815.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                493702440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                262393890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               910921200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              576538560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11731633680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7261147350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1008676800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     33306705690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12803791680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      17337989430                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            85699926270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            451.877628                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         171088720177                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1806111052                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4982834000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  64704109750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  33342090631                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11775254021                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  73042549046                       # Time in different power states
system.mem_ctrls_1.actEnergy                495551700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                263373000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               903581280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              572007600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         11303844240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6868678980                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1006608480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     32571285420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11965867680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      18398417640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            84353404710                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            444.777707                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         171960034453                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1780704306                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4801214000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  69369929000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  31159982528                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11110995741                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  71430122925                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               120665068                       # Number of BP lookups
system.cpu.branchPred.condPredicted          70562692                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           7186006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             72638452                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                68443691                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.225151                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                18723468                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             994375                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          172523                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                386                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           172137                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          196                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      4300204                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu.branchPred.allExpertsSame         39571747                       # Number of times all experts voted in the same direction.
system.cpu.branchPred.lowWeightExpertsWon      1584330                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   129                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        379305898                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6732519                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      606038753                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   120665068                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           87167545                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     365334897                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                14388678                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  302                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           116                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          444                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 206812495                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          379262617                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.823754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.095553                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 36040861      9.50%      9.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                158792137     41.87%     51.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 20399193      5.38%     56.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                164030426     43.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            379262617                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.318121                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.597757                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 35356733                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              81699959                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 230824601                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              24187496                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7193828                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             59430137                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   769                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              601487915                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              23485228                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                7193828                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 65045230                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                26508160                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       29763704                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 224514799                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              26236896                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              567877688                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              10396825                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               8912349                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     18                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               12333023                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41648                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              777                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           557225653                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             755327544                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        608111827                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             7360                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             370893916                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                186331737                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            2105186                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        1319604                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  46384010                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            173766248                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            77855952                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          47248543                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1464485                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  543418101                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             1317978                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 483696690                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1889883                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       170850977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    113242129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         317632                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     379262617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.275361                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.116762                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           124567462     32.84%     32.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            93873870     24.75%     57.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            98555037     25.99%     83.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            56352246     14.86%     98.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5914002      1.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       379262617                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                28720216     24.10%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    197      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               67103993     56.31%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              23353203     19.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               204      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             260916931     53.94%     53.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1501841      0.31%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  411      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  808      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  816      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 637      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            150106121     31.03%     85.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            71168919     14.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              483696690                       # Type of FU issued
system.cpu.iq.rate                           1.275215                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   119177615                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.246389                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1467710249                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         715588618                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    467316273                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              602866953                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         49661125                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     63815119                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       656770                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         8639                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     23071319                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1026060                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2189                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7193828                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                16243379                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1748379                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           556987649                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             173766248                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             77855952                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            1317977                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1812576                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           8639                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        5438127                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      3992340                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9430467                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             472436145                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             145372242                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          11260545                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                      12251570                       # number of nop insts executed
system.cpu.iew.exec_refs                    213637668                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 79065029                       # Number of branches executed
system.cpu.iew.exec_stores                   68265426                       # Number of stores executed
system.cpu.iew.exec_rate                     1.245528                       # Inst execution rate
system.cpu.iew.wb_sent                      468713881                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     467321256                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 296740751                       # num instructions producing a value
system.cpu.iew.wb_consumers                 450157461                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.232043                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.659193                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       165219914                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1000346                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7185495                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    355825654                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.072018                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.841435                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    204072837     57.35%     57.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     69864832     19.63%     76.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     34463193      9.69%     86.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9763775      2.74%     89.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     15170308      4.26%     93.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6930550      1.95%     95.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2375305      0.67%     96.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1695686      0.48%     96.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11489168      3.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    355825654                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            336172171                       # Number of instructions committed
system.cpu.commit.committedOps              381451501                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      164735762                       # Number of memory references committed
system.cpu.commit.loads                     109951129                       # Number of loads committed
system.cpu.commit.membars                     1000216                       # Number of memory barriers committed
system.cpu.commit.branches                   63101514                       # Number of branches committed
system.cpu.commit.vec_insts                      4848                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 337424266                       # Number of committed integer instructions.
system.cpu.commit.function_calls              9567964                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        215212439     56.42%     56.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1500462      0.39%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             411      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             808      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            607      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       109951129     28.82%     85.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       54784633     14.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         381451501                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11489168                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    891006224                       # The number of ROB reads
system.cpu.rob.rob_writes                  1116799333                       # The number of ROB writes
system.cpu.timesIdled                             351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           43281                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   328605771                       # Number of Instructions Simulated
system.cpu.committedOps                     373885101                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.154289                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.154289                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.866334                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.866334                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                515937069                       # number of integer regfile reads
system.cpu.int_regfile_writes               351576545                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6191                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3266                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 110667051                       # number of cc regfile reads
system.cpu.cc_regfile_writes                110829900                       # number of cc regfile writes
system.cpu.misc_regfile_reads               512869547                       # number of misc regfile reads
system.cpu.misc_regfile_writes                2000431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1192178                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.919877                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           145932104                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1193202                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.302933                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         654731500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.919877                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          827                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         299761162                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        299761162                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     90136536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        90136536                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     53478803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       53478803                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      1316550                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1316550                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data      1000215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1000215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     143615339                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        143615339                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    143615339                       # number of overall hits
system.cpu.dcache.overall_hits::total       143615339                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3045647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3045647                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       305620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305620                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          609                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          609                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      3351267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3351267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3351267                       # number of overall misses
system.cpu.dcache.overall_misses::total       3351267                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  22814549500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22814549500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3389048440                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3389048440                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     66598500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     66598500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  26203597940                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26203597940                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  26203597940                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26203597940                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     93182183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93182183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     53784423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     53784423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data      1317159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1317159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data      1000215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1000215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    146966606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    146966606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    146966606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    146966606                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.032685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032685                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005682                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005682                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.022803                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022803                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.022803                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022803                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  7490.871234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7490.871234                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11089.092468                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11089.092468                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 109357.142857                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 109357.142857                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  7819.012314                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7819.012314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  7819.012314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7819.012314                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        13341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1104                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    12.084239                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1192178                       # number of writebacks
system.cpu.dcache.writebacks::total           1192178                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2139576                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2139576                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        18718                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18718                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          380                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          380                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2158294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2158294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2158294                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2158294                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       906071                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       906071                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       286902                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286902                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          229                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          229                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1192973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1192973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1192973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1192973                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7455888000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7455888000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2883399941                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2883399941                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     51923500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     51923500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10339287941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10339287941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10339287941                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10339287941                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000174                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008117                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  8228.812091                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8228.812091                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 10050.121439                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10050.121439                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 226740.174672                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 226740.174672                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  8666.824766                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8666.824766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  8666.824766                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8666.824766                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               313                       # number of replacements
system.cpu.icache.tags.tagsinuse           322.240654                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           206811705                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               670                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          308674.186567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   322.240654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.629376                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.629376                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          296                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         413625654                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        413625654                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    206811705                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       206811705                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     206811705                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        206811705                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    206811705                       # number of overall hits
system.cpu.icache.overall_hits::total       206811705                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          787                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           787                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          787                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            787                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          787                       # number of overall misses
system.cpu.icache.overall_misses::total           787                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54452488                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54452488                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54452488                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54452488                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54452488                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54452488                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    206812492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    206812492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    206812492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    206812492                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    206812492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    206812492                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 69189.946633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69189.946633                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 69189.946633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69189.946633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 69189.946633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69189.946633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        17158                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               138                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   124.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          313                       # number of writebacks
system.cpu.icache.writebacks::total               313                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          115                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          672                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          672                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          672                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          672                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          672                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47441990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47441990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47441990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47441990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47441990                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47441990                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70598.199405                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70598.199405                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70598.199405                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70598.199405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70598.199405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70598.199405                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          2250298                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             2250316                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                173564                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    220578                       # number of replacements
system.l2.tags.tagsinuse                 29757.615220                       # Cycle average of tags in use
system.l2.tags.total_refs                     1183411                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    252368                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.689228                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    29736.348662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    21.266558                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.907481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.908130                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19792                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000671                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.969482                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20527064                       # Number of tag accesses
system.l2.tags.data_accesses                 20527064                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1187507                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1187507                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4437                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4437                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             282740                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                282740                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                215                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         905182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            905182                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   215                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1187922                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1188137                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  215                       # number of overall hits
system.l2.overall_hits::cpu.data              1187922                       # number of overall hits
system.l2.overall_hits::total                 1188137                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             4162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4162                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              457                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1118                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 457                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                5280                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5737                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                457                       # number of overall misses
system.l2.overall_misses::cpu.data               5280                       # number of overall misses
system.l2.overall_misses::total                  5737                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    614403500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     614403500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     45350500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45350500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    262886000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    262886000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      45350500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     877289500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        922640000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     45350500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    877289500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       922640000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1187507                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1187507                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4437                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4437                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         286902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          672                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            672                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       906300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        906300                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               672                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1193202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1193874                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              672                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1193202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1193874                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.014507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.014507                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.680060                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.680060                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.001234                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001234                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.680060                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.004425                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004805                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.680060                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.004425                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004805                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 147622.176838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 147622.176838                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 99235.229759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99235.229759                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 235139.534884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 235139.534884                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 99235.229759                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 166153.314394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 160822.729650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 99235.229759                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 166153.314394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 160822.729650                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       106                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               220054                       # number of writebacks
system.l2.writebacks::total                    220054                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data            12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               12                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       248849                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         248849                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         4150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4150                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          457                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          457                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1114                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5721                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       248849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           254570                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  17952168765                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  17952168765                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    587896500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    587896500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     42620500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42620500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    255948500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    255948500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     42620500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    843845000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    886465500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     42620500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    843845000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  17952168765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18838634265                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.014465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.014465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.680060                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.680060                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.001229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001229                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.680060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.004412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.680060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.004412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213230                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 72140.811355                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72140.811355                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 141661.807229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 141661.807229                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 93261.487965                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93261.487965                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 229756.283662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 229756.283662                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 93261.487965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 160304.901216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 154949.396959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 93261.487965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 160304.901216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 72140.811355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74001.784440                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        474875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       221128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             250146                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       220054                       # Transaction distribution
system.membus.trans_dist::CleanEvict              524                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4150                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4150                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        250147                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       729171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 729171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30358400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30358400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            254297                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  254297    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              254297                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1520814951                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1335914174                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2386365                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1192495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          547                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            273                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          273                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 189652948500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            906970                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1407561                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4984                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             524                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           276466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286902                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           672                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       906300                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3578582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3580237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        62912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    152664320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              152727232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          497044                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14083456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1690918                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000487                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022070                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1690094     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    824      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1690918                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2385673500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1005000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1789803499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
