simSeconds 0.11016389817199998
simTicks 110163957951.25949
finalTick 264639112383840.75
simFreq 999999000000.0
hostSeconds 244.98309702
hostTickRate 449607229.700646
hostMemory 52631969.947352
simInsts 109999905.68551399
simOps 127456906.96635798
hostInstRate 449365.892921
hostOpRate 520713.84417299996
system.clk_domain.clock 999.999
system.cpu_clk_domain.clock 499.9995
system.cpu_voltage_domain.voltage 0.9999990000000001
system.l2.demandHits::switch_cpus.inst 528643.1636109999
system.l2.demandHits::switch_cpus.data 1731250.2439199998
system.l2.demandHits::total 2259893.4075309997
system.l2.overallHits::switch_cpus.inst 528643.1636109999
system.l2.overallHits::switch_cpus.data 1731250.2439199998
system.l2.overallHits::total 2259893.4075309997
system.l2.demandMisses::cpu.inst 2.812457
system.l2.demandMisses::cpu.data 4.579131
system.l2.demandMisses::switch_cpus.inst 1588.115908
system.l2.demandMisses::switch_cpus.data 1005436.303123
system.l2.demandMisses::total 1007024.419031
system.l2.overallMisses::cpu.inst 2.812457
system.l2.overallMisses::cpu.data 4.579131
system.l2.overallMisses::switch_cpus.inst 1588.115908
system.l2.overallMisses::switch_cpus.data 1005436.303123
system.l2.overallMisses::total 1007024.419031
system.l2.demandMissLatency::switch_cpus.inst 144361063.73499998
system.l2.demandMissLatency::switch_cpus.data 91338854060.7245
system.l2.demandMissLatency::total 91483215124.4595
system.l2.overallMissLatency::switch_cpus.inst 144361063.73499998
system.l2.overallMissLatency::switch_cpus.data 91338854060.7245
system.l2.overallMissLatency::total 91483215124.4595
system.l2.demandAccesses::cpu.inst 2.812457
system.l2.demandAccesses::cpu.data 4.579131
system.l2.demandAccesses::switch_cpus.inst 530231.2795189999
system.l2.demandAccesses::switch_cpus.data 2736686.547043
system.l2.demandAccesses::total 3266917.826562
system.l2.overallAccesses::cpu.inst 2.812457
system.l2.overallAccesses::cpu.data 4.579131
system.l2.overallAccesses::switch_cpus.inst 530231.2795189999
system.l2.overallAccesses::switch_cpus.data 2736686.547043
system.l2.overallAccesses::total 3266917.826562
system.l2.demandMissRate::cpu.inst 0.9999990000000001
system.l2.demandMissRate::cpu.data 0.9999990000000001
system.l2.demandMissRate::switch_cpus.inst 0.0030109074449999997
system.l2.demandMissRate::switch_cpus.data 0.366075522406
system.l2.demandMissRate::total 0.30742287950799996
system.l2.overallMissRate::cpu.inst 0.9999990000000001
system.l2.overallMissRate::cpu.data 0.9999990000000001
system.l2.overallMissRate::switch_cpus.inst 0.0030109074449999997
system.l2.overallMissRate::switch_cpus.data 0.366075522406
system.l2.overallMissRate::total 0.30742287950799996
system.l2.demandAvgMissLatency::switch_cpus.inst 90910.23587835104
system.l2.demandAvgMissLatency::switch_cpus.data 90788.64223481202
system.l2.demandAvgMissLatency::total 90788.68468075062
system.l2.overallAvgMissLatency::switch_cpus.inst 90910.23587835104
system.l2.overallAvgMissLatency::switch_cpus.data 90788.64223481202
system.l2.overallAvgMissLatency::total 90788.68468075062
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 461741.07020899997
system.l2.writebacks::total 461741.07020899997
system.l2.demandMshrMisses::switch_cpus.inst 1588.115908
system.l2.demandMshrMisses::switch_cpus.data 1005436.303123
system.l2.demandMshrMisses::total 1007024.419031
system.l2.overallMshrMisses::switch_cpus.inst 1588.115908
system.l2.overallMshrMisses::switch_cpus.data 1005436.303123
system.l2.overallMshrMisses::total 1007024.419031
system.l2.demandMshrMissLatency::switch_cpus.inst 128479904.655
system.l2.demandMshrMissLatency::switch_cpus.data 81284491029.4945
system.l2.demandMshrMissLatency::total 81412970934.1495
system.l2.overallMshrMissLatency::switch_cpus.inst 128479904.655
system.l2.overallMshrMissLatency::switch_cpus.data 81284491029.4945
system.l2.overallMshrMissLatency::total 81412970934.1495
system.l2.demandMshrMissRate::switch_cpus.inst 0.0030109074449999997
system.l2.demandMshrMissRate::switch_cpus.data 0.366075522406
system.l2.demandMshrMissRate::total 0.30742287950799996
system.l2.overallMshrMissRate::switch_cpus.inst 0.0030109074449999997
system.l2.overallMshrMissRate::switch_cpus.data 0.366075522406
system.l2.overallMshrMissRate::total 0.30742287950799996
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 80910.24587835104
system.l2.demandAvgMshrMissLatency::switch_cpus.data 80788.652234812
system.l2.demandAvgMshrMissLatency::total 80788.69468075062
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 80910.24587835104
system.l2.overallAvgMshrMissLatency::switch_cpus.data 80788.652234812
system.l2.overallAvgMshrMissLatency::total 80788.69468075062
system.l2.replacements 1008308.864791
system.l2.InvalidateReq.hits::switch_cpus.data 8.927660000000001
system.l2.InvalidateReq.hits::total 8.927660000000001
system.l2.InvalidateReq.accesses::switch_cpus.data 9.11668
system.l2.InvalidateReq.accesses::total 9.11668
system.l2.ReadCleanReq.hits::switch_cpus.inst 528643.1636109999
system.l2.ReadCleanReq.hits::total 528643.1636109999
system.l2.ReadCleanReq.misses::cpu.inst 2.812457
system.l2.ReadCleanReq.misses::switch_cpus.inst 1588.115908
system.l2.ReadCleanReq.misses::total 1588.115908
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 144361063.73499998
system.l2.ReadCleanReq.missLatency::total 144361063.73499998
system.l2.ReadCleanReq.accesses::cpu.inst 2.812457
system.l2.ReadCleanReq.accesses::switch_cpus.inst 530231.2795189999
system.l2.ReadCleanReq.accesses::total 530231.2795189999
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0030109074449999997
system.l2.ReadCleanReq.missRate::total 0.0030109074449999997
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 90910.23587835104
system.l2.ReadCleanReq.avgMissLatency::total 90910.23587835104
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1588.115908
system.l2.ReadCleanReq.mshrMisses::total 1588.115908
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 128479904.655
system.l2.ReadCleanReq.mshrMissLatency::total 128479904.655
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0030109074449999997
system.l2.ReadCleanReq.mshrMissRate::total 0.0030109074449999997
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 80910.24587835104
system.l2.ReadCleanReq.avgMshrMissLatency::total 80910.24587835104
system.l2.ReadExReq.hits::switch_cpus.data 207029.159413
system.l2.ReadExReq.hits::total 207029.159413
system.l2.ReadExReq.misses::switch_cpus.data 93656.88983999999
system.l2.ReadExReq.misses::total 93656.88983999999
system.l2.ReadExReq.missLatency::switch_cpus.data 8525375747.613499
system.l2.ReadExReq.missLatency::total 8525375747.613499
system.l2.ReadExReq.accesses::switch_cpus.data 300686.049253
system.l2.ReadExReq.accesses::total 300686.049253
system.l2.ReadExReq.missRate::switch_cpus.data 0.310647656742
system.l2.ReadExReq.missRate::total 0.310647656742
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 90964.92316727295
system.l2.ReadExReq.avgMissLatency::total 90964.92316727295
system.l2.ReadExReq.mshrMisses::switch_cpus.data 93656.88983999999
system.l2.ReadExReq.mshrMisses::total 93656.88983999999
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 7588806849.213499
system.l2.ReadExReq.mshrMissLatency::total 7588806849.213499
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.310647656742
system.l2.ReadExReq.mshrMissRate::total 0.310647656742
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 80964.93316727295
system.l2.ReadExReq.avgMshrMissLatency::total 80964.93316727295
system.l2.ReadSharedReq.hits::switch_cpus.data 1524221.084507
system.l2.ReadSharedReq.hits::total 1524221.084507
system.l2.ReadSharedReq.misses::cpu.data 3.5215299999999994
system.l2.ReadSharedReq.misses::switch_cpus.data 911779.413283
system.l2.ReadSharedReq.misses::total 911779.413283
system.l2.ReadSharedReq.missLatency::switch_cpus.data 82813478313.111
system.l2.ReadSharedReq.missLatency::total 82813478313.111
system.l2.ReadSharedReq.accesses::cpu.data 3.5215299999999994
system.l2.ReadSharedReq.accesses::switch_cpus.data 2436000.4977899995
system.l2.ReadSharedReq.accesses::total 2436000.4977899995
system.l2.ReadSharedReq.missRate::cpu.data 0.9999990000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.372956306104
system.l2.ReadSharedReq.missRate::total 0.372956306104
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 90767.70329053751
system.l2.ReadSharedReq.avgMissLatency::total 90767.70329053751
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 911779.413283
system.l2.ReadSharedReq.mshrMisses::total 911779.413283
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 73695684180.281
system.l2.ReadSharedReq.mshrMissLatency::total 73695684180.281
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.372956306104
system.l2.ReadSharedReq.mshrMissRate::total 0.372956306104
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 80767.7132905375
system.l2.ReadSharedReq.avgMshrMissLatency::total 80767.7132905375
system.l2.UpgradeReq.hits::switch_cpus.data 13.458929
system.l2.UpgradeReq.hits::total 13.458929
system.l2.UpgradeReq.accesses::switch_cpus.data 18.403577000000002
system.l2.UpgradeReq.accesses::total 18.403577000000002
system.l2.WritebackClean.hits::writebacks 530174.359168
system.l2.WritebackClean.hits::total 530174.359168
system.l2.WritebackClean.accesses::writebacks 530174.359168
system.l2.WritebackClean.accesses::total 530174.359168
system.l2.WritebackDirty.hits::writebacks 1575724.629265
system.l2.WritebackDirty.hits::total 1575724.629265
system.l2.WritebackDirty.accesses::writebacks 1575724.629265
system.l2.WritebackDirty.accesses::total 1575724.629265
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 110163957951.25949
system.l2.tags.tagsInUse 32697.95665815266
system.l2.tags.totalRefs 6895310.688023
system.l2.tags.sampledRefs 1041055.820958
system.l2.tags.avgRefs 7.1016107460499995
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 76.06030914962301
system.l2.tags.occupancies::cpu.inst 1.2131320276939999
system.l2.tags.occupancies::cpu.data 2.333644523724
system.l2.tags.occupancies::switch_cpus.inst 236.287646822496
system.l2.tags.occupancies::switch_cpus.data 32382.73613483618
system.l2.tags.avgOccs::writebacks 0.002321206502
system.l2.tags.avgOccs::cpu.inst 3.6906971999999994e-05
system.l2.tags.avgOccs::cpu.data 7.1209482e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.007210877208
system.l2.tags.avgOccs::switch_cpus.data 0.9882428531359999
system.l2.tags.avgOccs::total 0.9978625693159999
system.l2.tags.occupanciesTaskId::1024 32738.028507000003
system.l2.tags.ageTaskId_1024::0 86.48937699999999
system.l2.tags.ageTaskId_1024::1 842.63004
system.l2.tags.ageTaskId_1024::2 8188.715330000001
system.l2.tags.ageTaskId_1024::3 22589.931805
system.l2.tags.ageTaskId_1024::4 1030.261955
system.l2.tags.ratioOccsTaskId::1024 0.999085343283
system.l2.tags.tagAccesses 53267355.80545999
system.l2.tags.dataAccesses 53267355.80545999
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110163957951.25949
system.mem_ctrls.avgPriority_writebacks::samples 461741.07020899997
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1588.115908
system.mem_ctrls.avgPriority_switch_cpus.data::samples 1005238.192017
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.0002519235637625
system.mem_ctrls.numReadWriteTurnArounds 28296.508106
system.mem_ctrls.numWriteReadTurnArounds 28296.057407
system.mem_ctrls.numStayReadState 2394901.4594449997
system.mem_ctrls.numStayWriteState 434175.89673999994
system.mem_ctrls.readReqs 1007023.5037489999
system.mem_ctrls.writeReqs 461741.07020899997
system.mem_ctrls.readBursts 1007023.5037489999
system.mem_ctrls.writeBursts 461741.07020899997
system.mem_ctrls.servicedByWrQ 197.19582400000002
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.33090227
system.mem_ctrls.avgWrQLen 25.51539195
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 1007023.5037489999
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 461741.07020899997
system.mem_ctrls.rdQLenPdf::0 718379.522257
system.mem_ctrls.rdQLenPdf::1 204797.467759
system.mem_ctrls.rdQLenPdf::2 66538.074766
system.mem_ctrls.rdQLenPdf::3 17107.071742
system.mem_ctrls.rdQLenPdf::4 4.1714009999999995
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.002908
system.mem_ctrls.wrQLenPdf::1 0.002908
system.mem_ctrls.wrQLenPdf::2 0.002908
system.mem_ctrls.wrQLenPdf::3 0.002908
system.mem_ctrls.wrQLenPdf::4 0.002908
system.mem_ctrls.wrQLenPdf::5 0.002908
system.mem_ctrls.wrQLenPdf::6 0.002908
system.mem_ctrls.wrQLenPdf::7 0.002908
system.mem_ctrls.wrQLenPdf::8 0.002908
system.mem_ctrls.wrQLenPdf::9 0.002908
system.mem_ctrls.wrQLenPdf::10 0.002908
system.mem_ctrls.wrQLenPdf::11 0.002908
system.mem_ctrls.wrQLenPdf::12 0.002908
system.mem_ctrls.wrQLenPdf::13 0.002908
system.mem_ctrls.wrQLenPdf::14 0.002908
system.mem_ctrls.wrQLenPdf::15 3916.440418
system.mem_ctrls.wrQLenPdf::16 4257.197575
system.mem_ctrls.wrQLenPdf::17 23503.127549
system.mem_ctrls.wrQLenPdf::18 27443.688756
system.mem_ctrls.wrQLenPdf::19 28265.878879999997
system.mem_ctrls.wrQLenPdf::20 28461.579161
system.mem_ctrls.wrQLenPdf::21 28537.243649999997
system.mem_ctrls.wrQLenPdf::22 28613.8462
system.mem_ctrls.wrQLenPdf::23 28635.893645999997
system.mem_ctrls.wrQLenPdf::24 28635.995336
system.mem_ctrls.wrQLenPdf::25 28620.970781
system.mem_ctrls.wrQLenPdf::26 28628.131082
system.mem_ctrls.wrQLenPdf::27 28724.398326000002
system.mem_ctrls.wrQLenPdf::28 28926.118981
system.mem_ctrls.wrQLenPdf::29 30039.367621999998
system.mem_ctrls.wrQLenPdf::30 29401.70661
system.mem_ctrls.wrQLenPdf::31 28725.018292
system.mem_ctrls.wrQLenPdf::32 28340.485101
system.mem_ctrls.wrQLenPdf::33 55.954105999999996
system.mem_ctrls.wrQLenPdf::34 7.024015
system.mem_ctrls.wrQLenPdf::35 0.960502
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 28296.057407
system.mem_ctrls.rdPerTurnAround::mean 35.507026547969
system.mem_ctrls.rdPerTurnAround::gmean 34.777043850904
system.mem_ctrls.rdPerTurnAround::stdev 8.758467018149
system.mem_ctrls.rdPerTurnAround::0-511 1993.266656
system.mem_ctrls.rdPerTurnAround::512-1023 3.108171
system.mem_ctrls.rdPerTurnAround::1024-1535 0.418613
system.mem_ctrls.rdPerTurnAround::13824-14335 0.08012
system.mem_ctrls.rdPerTurnAround::total 28296.057407
system.mem_ctrls.wrPerTurnAround::samples 28296.508106
system.mem_ctrls.wrPerTurnAround::mean 16.278492262213
system.mem_ctrls.wrPerTurnAround::gmean 16.261502204406998
system.mem_ctrls.wrPerTurnAround::stdev 0.768452068859
system.mem_ctrls.wrPerTurnAround::16 23921.320232
system.mem_ctrls.wrPerTurnAround::17 374.751804
system.mem_ctrls.wrPerTurnAround::18 3445.277629
system.mem_ctrls.wrPerTurnAround::19 490.824295
system.mem_ctrls.wrPerTurnAround::20 58.876039000000006
system.mem_ctrls.wrPerTurnAround::21 5.219811
system.mem_ctrls.wrPerTurnAround::total 28296.508106
system.mem_ctrls.bytesReadWrQ 12620.532736000001
system.mem_ctrls.bytesReadSys 64449504.239935994
system.mem_ctrls.bytesWrittenSys 29551428.493375998
system.mem_ctrls.avgRdBWSys 583572960.3368466
system.mem_ctrls.avgWrBWSys 267584299.24236172
system.mem_ctrls.totGap 110164039332.62952
system.mem_ctrls.avgGap 85187.50286221
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 101639.418112
system.mem_ctrls.requestorReadBytes::switch_cpus.data 64335244.289088
system.mem_ctrls.requestorWriteBytes::writebacks 29551337.492672004
system.mem_ctrls.requestorReadRate::switch_cpus.inst 921616.8161357064
system.mem_ctrls.requestorReadRate::switch_cpus.data 582537008.3938264
system.mem_ctrls.requestorWriteRate::writebacks 267583416.5113673
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1588.115908
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 1005435.3878409999
system.mem_ctrls.requestorWriteAccesses::writebacks 461741.07020899997
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 62955580.08050001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 39791271092.48175
system.mem_ctrls.requestorWriteTotalLat::writebacks 2687727411795.6904
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 39650.82520916
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 39520.8641026
system.mem_ctrls.requestorWriteAvgLat::writebacks 5939719.405204831
system.mem_ctrls.dram.bytesRead::cpu.inst 179.997248
system.mem_ctrls.dram.bytesRead::cpu.data 293.064384
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 101639.418112
system.mem_ctrls.dram.bytesRead::switch_cpus.data 64347864.82182399
system.mem_ctrls.dram.bytesRead::total 64449504.239935994
system.mem_ctrls.dram.bytesInstRead::cpu.inst 179.997248
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 101639.418112
system.mem_ctrls.dram.bytesInstRead::total 101639.418112
system.mem_ctrls.dram.bytesWritten::writebacks 29551428.493375998
system.mem_ctrls.dram.bytesWritten::total 29551428.493375998
system.mem_ctrls.dram.numReads::cpu.inst 2.812457
system.mem_ctrls.dram.numReads::cpu.data 4.579131
system.mem_ctrls.dram.numReads::switch_cpus.inst 1588.115908
system.mem_ctrls.dram.numReads::switch_cpus.data 1005435.3878409999
system.mem_ctrls.dram.numReads::total 1007023.5037489999
system.mem_ctrls.dram.numWrites::writebacks 461741.07020899997
system.mem_ctrls.dram.numWrites::total 461741.07020899997
system.mem_ctrls.dram.bwRead::cpu.inst 16272.378345999998
system.mem_ctrls.dram.bwRead::cpu.data 26562.567855999998
system.mem_ctrls.dram.bwRead::switch_cpus.inst 921617.015381
system.mem_ctrls.dram.bwRead::switch_cpus.data 582651343.409307
system.mem_ctrls.dram.bwRead::total 583572960.26942
system.mem_ctrls.dram.bwInstRead::cpu.inst 16272.378345999998
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 921617.015381
system.mem_ctrls.dram.bwInstRead::total 921617.015381
system.mem_ctrls.dram.bwWrite::writebacks 267584299.255397
system.mem_ctrls.dram.bwWrite::total 267584299.255397
system.mem_ctrls.dram.bwTotal::writebacks 267584299.255397
system.mem_ctrls.dram.bwTotal::cpu.inst 16272.378345999998
system.mem_ctrls.dram.bwTotal::cpu.data 26562.567855999998
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 921617.015381
system.mem_ctrls.dram.bwTotal::switch_cpus.data 582651343.409307
system.mem_ctrls.dram.bwTotal::total 851157259.441789
system.mem_ctrls.dram.readBursts 1006826.3079250001
system.mem_ctrls.dram.writeBursts 461739.64832300006
system.mem_ctrls.dram.perBankRdBursts::0 61624.794148
system.mem_ctrls.dram.perBankRdBursts::1 62462.315548
system.mem_ctrls.dram.perBankRdBursts::2 63883.58227100001
system.mem_ctrls.dram.perBankRdBursts::3 63710.558013
system.mem_ctrls.dram.perBankRdBursts::4 63610.602489000004
system.mem_ctrls.dram.perBankRdBursts::5 64999.839399000004
system.mem_ctrls.dram.perBankRdBursts::6 65512.335468000005
system.mem_ctrls.dram.perBankRdBursts::7 64383.50286099999
system.mem_ctrls.dram.perBankRdBursts::8 62850.053668
system.mem_ctrls.dram.perBankRdBursts::9 62351.563418
system.mem_ctrls.dram.perBankRdBursts::10 61935.743398000006
system.mem_ctrls.dram.perBankRdBursts::11 63212.361643
system.mem_ctrls.dram.perBankRdBursts::12 63246.799088
system.mem_ctrls.dram.perBankRdBursts::13 61362.035354999985
system.mem_ctrls.dram.perBankRdBursts::14 61184.709856
system.mem_ctrls.dram.perBankRdBursts::15 60495.511302
system.mem_ctrls.dram.perBankWrBursts::0 27921.909363
system.mem_ctrls.dram.perBankWrBursts::1 28751.590138
system.mem_ctrls.dram.perBankWrBursts::2 29772.782524
system.mem_ctrls.dram.perBankWrBursts::3 29820.245123
system.mem_ctrls.dram.perBankWrBursts::4 29829.148864000003
system.mem_ctrls.dram.perBankWrBursts::5 30003.203545999997
system.mem_ctrls.dram.perBankWrBursts::6 30521.822017000002
system.mem_ctrls.dram.perBankWrBursts::7 29520.529226
system.mem_ctrls.dram.perBankWrBursts::8 28257.313344000002
system.mem_ctrls.dram.perBankWrBursts::9 28062.512340999998
system.mem_ctrls.dram.perBankWrBursts::10 27753.302175999997
system.mem_ctrls.dram.perBankWrBursts::11 28818.92987
system.mem_ctrls.dram.perBankWrBursts::12 29393.256366999998
system.mem_ctrls.dram.perBankWrBursts::13 28034.410644999996
system.mem_ctrls.dram.perBankWrBursts::14 27775.771811
system.mem_ctrls.dram.perBankWrBursts::15 27502.920968
system.mem_ctrls.dram.totQLat 20976233398.9685
system.mem_ctrls.dram.totBusLat 5034131539.625
system.mem_ctrls.dram.totMemAccLat 39854226672.56225
system.mem_ctrls.dram.avgQLat 20778.65746752
system.mem_ctrls.dram.avgBusLat 4999.995
system.mem_ctrls.dram.avgMemAccLat 39528.63871752
system.mem_ctrls.dram.readRowHits 524963.648763
system.mem_ctrls.dram.writeRowHits 26641.665472
system.mem_ctrls.dram.readRowHitRate 52.27871676999999
system.mem_ctrls.dram.writeRowHitRate 5.991314790000001
system.mem_ctrls.dram.bytesPerActivate::samples 916958.299111
system.mem_ctrls.dram.bytesPerActivate::mean 103.74324374588899
system.mem_ctrls.dram.bytesPerActivate::gmean 83.39412476872499
system.mem_ctrls.dram.bytesPerActivate::stdev 110.661585387441
system.mem_ctrls.dram.bytesPerActivate::0-127 703307.9624709999
system.mem_ctrls.dram.bytesPerActivate::128-255 147443.50919900002
system.mem_ctrls.dram.bytesPerActivate::256-383 37862.167132
system.mem_ctrls.dram.bytesPerActivate::384-511 10245.694332
system.mem_ctrls.dram.bytesPerActivate::512-639 5848.347824
system.mem_ctrls.dram.bytesPerActivate::640-767 4650.219566
system.mem_ctrls.dram.bytesPerActivate::768-895 3249.164344
system.mem_ctrls.dram.bytesPerActivate::896-1023 2794.8753619999998
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1556.358881
system.mem_ctrls.dram.bytesPerActivate::total 916958.299111
system.mem_ctrls.dram.dramBytesRead 64436883.707200006
system.mem_ctrls.dram.dramBytesWritten 29551337.492672004
system.mem_ctrls.dram.avgRdBW 583.458625077104
system.mem_ctrls.dram.avgWrBW 267.58341659860497
system.mem_ctrls.dram.peakBW 12799.9872
system.mem_ctrls.dram.busUtil 6.64859371
system.mem_ctrls.dram.busUtilRead 4.55567309
system.mem_ctrls.dram.busUtilWrite 2.08956477
system.mem_ctrls.dram.pageHitRate 37.77701887
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 110163957951.25949
system.mem_ctrls.dram.rank0.actEnergy 3325343339.8961997
system.mem_ctrls.dram.rank0.preEnergy 1767460316.53125
system.mem_ctrls.dram.rank0.readEnergy 3642738965.60658
system.mem_ctrls.dram.rank0.writeEnergy 1232660163.14532
system.mem_ctrls.dram.rank0.refreshEnergy 8696190198.95808
system.mem_ctrls.dram.rank0.actBackEnergy 47688962073.50088
system.mem_ctrls.dram.rank0.preBackEnergy 2143833763.2926397
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 68497188820.93094
system.mem_ctrls.dram.rank0.averagePower 621.414472409956
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 5158032143.037001
system.mem_ctrls.dram.rank0.pwrStateTime::REF 3678591454.72
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 101327334353.5025
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 3221761278.9075
system.mem_ctrls.dram.rank1.preEnergy 1712409253.0574698
system.mem_ctrls.dram.rank1.readEnergy 3546000872.97792
system.mem_ctrls.dram.rank1.writeEnergy 1177629030.4777198
system.mem_ctrls.dram.rank1.refreshEnergy 8696190198.95808
system.mem_ctrls.dram.rank1.actBackEnergy 47594411260.37847
system.mem_ctrls.dram.rank1.preBackEnergy 2223455500.6588798
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 68171857395.416046
system.mem_ctrls.dram.rank1.averagePower 618.4582229638011
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 5365137260.47325
system.mem_ctrls.dram.rank1.pwrStateTime::REF 3678591454.72
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 101120229236.06625
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 110163957951.25949
system.membus.transDist::ReadResp 913367.5291909999
system.membus.transDist::WritebackDirty 461741.07020899997
system.membus.transDist::CleanEvict 545121.333517
system.membus.transDist::ReadExReq 93655.974558
system.membus.transDist::ReadExResp 93655.974558
system.membus.transDist::ReadSharedReq 913367.5291909999
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 3020915.460174
system.membus.pktCount::total 3020915.460174
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 94000932.733312
system.membus.pktSize::total 94000932.733312
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 1007029.552699
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 1007029.552699
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 1007029.552699
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 110163957951.25949
system.membus.reqLayer0.occupancy 4086006161.5205
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 5425988096.96875
system.membus.respLayer1.utilization 0.0149639
system.membus.snoop_filter.totRequests 2013891.956425
system.membus.snoop_filter.hitSingleRequests 1006907.922053
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 220327915.902519
system.switch_cpus.cpi 2.187223981697
system.switch_cpus.ipc 0.458235239861
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 135175238.986568
system.switch_cpus.nonSpecInstsAdded 11.548531
system.switch_cpus.instsIssued 130012830.38878298
system.switch_cpus.squashedInstsIssued 44894.022316999995
system.switch_cpus.squashedInstsExamined 19307261.754536
system.switch_cpus.squashedOperandsExamined 13540116.467161
system.switch_cpus.squashedNonSpecRemoved 10.213287
system.switch_cpus.numIssuedDist::samples 217357270.807962
system.switch_cpus.numIssuedDist::mean 0.599391294638
system.switch_cpus.numIssuedDist::stdev 1.111120009514
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 152546764.049559
system.switch_cpus.numIssuedDist::1 27162025.847457
system.switch_cpus.numIssuedDist::2 20079922.545827
system.switch_cpus.numIssuedDist::3 11141696.579573
system.switch_cpus.numIssuedDist::4 4116774.966253
system.switch_cpus.numIssuedDist::5 1467152.891125
system.switch_cpus.numIssuedDist::6 534045.72535
system.switch_cpus.numIssuedDist::7 212374.58432799997
system.switch_cpus.numIssuedDist::8 96513.61849000001
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000001
system.switch_cpus.numIssuedDist::total 217357270.807962
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 2.8047560000000002
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 91372.999091
system.switch_cpus.statFuBusy::MemWrite 10212.743648
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 18172.669845999997
system.switch_cpus.statIssuedInstType_0::IntAlu 76562540.842227
system.switch_cpus.statIssuedInstType_0::IntMult 192198.90564399998
system.switch_cpus.statIssuedInstType_0::IntDiv 118.61100900000001
system.switch_cpus.statIssuedInstType_0::FloatAdd 7.966761999999999
system.switch_cpus.statIssuedInstType_0::FloatCmp 122197.461286
system.switch_cpus.statIssuedInstType_0::FloatCvt 163502.855025
system.switch_cpus.statIssuedInstType_0::FloatMult 122036.81302
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 7.774833999999999
system.switch_cpus.statIssuedInstType_0::FloatDiv 8.806437
system.switch_cpus.statIssuedInstType_0::FloatMisc 384896.04659100005
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 134.06347599999998
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 1323.4739260000001
system.switch_cpus.statIssuedInstType_0::SimdCmp 36695.718576
system.switch_cpus.statIssuedInstType_0::SimdCvt 64781.213852
system.switch_cpus.statIssuedInstType_0::SimdMisc 78609.835695
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 40903.759138
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.069519
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 33444191.15302
system.switch_cpus.statIssuedInstType_0::MemWrite 18780502.3489
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 130012830.38878298
system.switch_cpus.issueRate 0.591261592865
system.switch_cpus.fuBusy 101588.54749499999
system.switch_cpus.fuBusyRate 0.000780938411
system.switch_cpus.intInstQueueReads 473925806.348784
system.switch_cpus.intInstQueueWrites 152546245.407116
system.switch_cpus.intInstQueueWakeupAccesses 125443286.903554
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 3603607.339907
system.switch_cpus.vecInstQueueWrites 1936265.311635
system.switch_cpus.vecInstQueueWakeupAccesses 1793349.0139179998
system.switch_cpus.intAluAccesses 128312055.768098
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 1784190.498334
system.switch_cpus.numSquashedInsts 676301.921042
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 379670.681224
system.switch_cpus.idleCycles 2970645.094557
system.switch_cpus.MemDepUnit__0.insertedLoads 34467329.676933
system.switch_cpus.MemDepUnit__0.insertedStores 19222256.656814
system.switch_cpus.MemDepUnit__0.conflictingLoads 12259882.556899
system.switch_cpus.MemDepUnit__0.conflictingStores 274.835321
system.switch_cpus.MemDepUnit__0.MDPLookups 29806976.162975
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 4660353.513958
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 10042800.317019
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 143301.38395999998
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 2735752.6677170005
system.switch_cpus.branchPred.lookups_0::CallDirect 1293931.220198
system.switch_cpus.branchPred.lookups_0::CallIndirect 1486964.252054
system.switch_cpus.branchPred.lookups_0::DirectCond 18812778.707587
system.switch_cpus.branchPred.lookups_0::DirectUncond 1482981.5765260002
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 274010.23601
system.switch_cpus.branchPred.lookups_0::total 26086418.660091996
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 450092.176733
system.switch_cpus.branchPred.squashes_0::CallDirect 279258.854552
system.switch_cpus.branchPred.squashes_0::CallIndirect 215976.557151
system.switch_cpus.branchPred.squashes_0::DirectCond 4852066.049354
system.switch_cpus.branchPred.squashes_0::DirectUncond 421053.69765499997
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 22310.012070999997
system.switch_cpus.branchPred.squashes_0::total 6240757.347516
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 8507.381313
system.switch_cpus.branchPred.corrected_0::CallDirect 4248.710063
system.switch_cpus.branchPred.corrected_0::CallIndirect 29920.357024999998
system.switch_cpus.branchPred.corrected_0::DirectCond 690377.693564
system.switch_cpus.branchPred.corrected_0::DirectUncond 866.462855
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 3169.633289
system.switch_cpus.branchPred.corrected_0::total 737090.238109
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 2285660.151083
system.switch_cpus.branchPred.committed_0::CallDirect 1014672.2096279999
system.switch_cpus.branchPred.committed_0::CallIndirect 1270987.2059270001
system.switch_cpus.branchPred.committed_0::DirectCond 13960709.322550999
system.switch_cpus.branchPred.committed_0::DirectUncond 1061927.5706810001
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 251700.223939
system.switch_cpus.branchPred.committed_0::total 19845656.683808997
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 19.061753000000003
system.switch_cpus.branchPred.mispredicted_0::CallDirect 3426.019665
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 27821.684592999998
system.switch_cpus.branchPred.mispredicted_0::DirectCond 597183.615907
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 551.0130819999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2937.3119070000002
system.switch_cpus.branchPred.mispredicted_0::total 631938.706907
system.switch_cpus.branchPred.targetProvider_0::NoTarget 12510397.504278999
system.switch_cpus.branchPred.targetProvider_0::BTB 9193732.963629
system.switch_cpus.branchPred.targetProvider_0::RAS 2735752.6677170005
system.switch_cpus.branchPred.targetProvider_0::Indirect 1646535.5244669998
system.switch_cpus.branchPred.targetProvider_0::total 26086418.660091996
system.switch_cpus.branchPred.targetWrong_0::NoBranch 441463.726918
system.switch_cpus.branchPred.targetWrong_0::Return 283646.701282
system.switch_cpus.branchPred.targetWrong_0::CallDirect 8507.381313
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 3472.4285959999997
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 737090.238109
system.switch_cpus.branchPred.condPredicted 18812778.707587
system.switch_cpus.branchPred.condPredictedTaken 6492670.227717999
system.switch_cpus.branchPred.condIncorrect 737090.238109
system.switch_cpus.branchPred.predTakenBTBMiss 40581.351123
system.switch_cpus.branchPred.NotTakenMispredicted 453443.53682700003
system.switch_cpus.branchPred.TakenMispredicted 283646.701282
system.switch_cpus.branchPred.BTBLookups 26086418.660091996
system.switch_cpus.branchPred.BTBUpdates 411846.1652
system.switch_cpus.branchPred.BTBHits 15954583.00257
system.switch_cpus.branchPred.BTBHitRatio 0.611548647754
system.switch_cpus.branchPred.BTBMispredicted 44092.22977
system.switch_cpus.branchPred.indirectLookups 1760974.488064
system.switch_cpus.branchPred.indirectHits 1646535.5244669998
system.switch_cpus.branchPred.indirectMisses 114438.96359700001
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 2735752.6677170005
system.switch_cpus.branchPred.btb.lookups::CallDirect 1293931.220198
system.switch_cpus.branchPred.btb.lookups::CallIndirect 1486964.252054
system.switch_cpus.branchPred.btb.lookups::DirectCond 18812778.707587
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1482981.5765260002
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 274010.23601
system.switch_cpus.branchPred.btb.lookups::total 26086418.660091996
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 2735752.6677170005
system.switch_cpus.branchPred.btb.misses::CallDirect 6079.047841
system.switch_cpus.branchPred.btb.misses::CallIndirect 1486964.252054
system.switch_cpus.branchPred.btb.misses::DirectCond 5626588.463326
system.switch_cpus.branchPred.btb.misses::DirectUncond 2440.990574
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 274010.23601
system.switch_cpus.branchPred.btb.misses::total 10131835.657522
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4248.710063
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 406730.992282
system.switch_cpus.branchPred.btb.updates::DirectUncond 866.462855
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 411846.1652
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4248.710063
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 406730.992282
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 866.462855
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 411846.1652
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 110163957951.25949
system.switch_cpus.branchPred.indirectBranchPred.lookups 1760974.488064
system.switch_cpus.branchPred.indirectBranchPred.hits 1646535.5244669998
system.switch_cpus.branchPred.indirectBranchPred.misses 114438.96359700001
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 33089.990314
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1794064.4783780002
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 3230987.6489850003
system.switch_cpus.branchPred.ras.pops 3230988.07942
system.switch_cpus.branchPred.ras.squashes 945327.588436
system.switch_cpus.branchPred.ras.used 2285660.151083
system.switch_cpus.branchPred.ras.correct 2285641.08933
system.switch_cpus.branchPred.ras.incorrect 19.061753000000003
system.switch_cpus.commit.commitSquashedInsts 19454103.978113
system.switch_cpus.commit.branchMispredicts 732062.200984
system.switch_cpus.commit.numCommittedDist::samples 210289187.28430802
system.switch_cpus.commit.numCommittedDist::mean 0.5557910179490001
system.switch_cpus.commit.numCommittedDist::stdev 1.0593327093859999
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 157783910.20579803
system.switch_cpus.commit.numCommittedDist::1 16320716.535545003
system.switch_cpus.commit.numCommittedDist::2 8272049.810069
system.switch_cpus.commit.numCommittedDist::3 27912510.732896
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.999997
system.switch_cpus.commit.numCommittedDist::total 210289187.28430802
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.52344
system.switch_cpus.commit.functionCalls 2285659.415555
system.switch_cpus.commit.committedInstType_0::No_OpClass 18065.093504
system.switch_cpus.commit.committedInstType_0::IntAlu 70076724.49648398
system.switch_cpus.commit.committedInstType_0::IntMult 189492.37470999997
system.switch_cpus.commit.committedInstType_0::IntDiv 118.61100900000001
system.switch_cpus.commit.committedInstType_0::FloatAdd 7.153741
system.switch_cpus.commit.committedInstType_0::FloatCmp 121181.934604
system.switch_cpus.commit.committedInstType_0::FloatCvt 161007.492635
system.switch_cpus.commit.committedInstType_0::FloatMult 121014.208401
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 6.961813
system.switch_cpus.commit.committedInstType_0::FloatDiv 8.67717
system.switch_cpus.commit.committedInstType_0::FloatMisc 376242.828986
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 132.577222
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 1319.965836
system.switch_cpus.commit.committedInstType_0::SimdCmp 36327.932418
system.switch_cpus.commit.committedInstType_0::SimdCvt 63321.538237999994
system.switch_cpus.commit.committedInstType_0::SimdMisc 73718.855677
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 40594.060438
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 28341908.939131
system.switch_cpus.commit.committedInstType_0::MemWrite 16981154.652354002
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 116602348.35437101
system.switch_cpus.commit.commitEligibleSamples 27912510.732896
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 1404.959655
system.switch_cpus.commitStats0.numInsts 100734281.28887999
system.switch_cpus.commitStats0.numOps 116602348.35437101
system.switch_cpus.commitStats0.numInstsNotNOP 99999900.768082
system.switch_cpus.commitStats0.numOpsNotNOP 115867967.833573
system.switch_cpus.commitStats0.cpi 2.187223981697
system.switch_cpus.commitStats0.ipc 0.458235239861
system.switch_cpus.commitStats0.numMemRefs 45323063.591485
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 105556420.20349199
system.switch_cpus.commitStats0.numLoadInsts 28341908.939131
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 16981154.128914
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 1737840.589803
system.switch_cpus.commitStats0.committedInstType::No_OpClass 18065.093504
system.switch_cpus.commitStats0.committedInstType::IntAlu 70076724.49648398
system.switch_cpus.commitStats0.committedInstType::IntMult 189492.37470999997
system.switch_cpus.commitStats0.committedInstType::IntDiv 118.61100900000001
system.switch_cpus.commitStats0.committedInstType::FloatAdd 7.153741
system.switch_cpus.commitStats0.committedInstType::FloatCmp 121181.934604
system.switch_cpus.commitStats0.committedInstType::FloatCvt 161007.492635
system.switch_cpus.commitStats0.committedInstType::FloatMult 121014.208401
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 6.961813
system.switch_cpus.commitStats0.committedInstType::FloatDiv 8.67717
system.switch_cpus.commitStats0.committedInstType::FloatMisc 376242.828986
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 132.577222
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 1319.965836
system.switch_cpus.commitStats0.committedInstType::SimdCmp 36327.932418
system.switch_cpus.commitStats0.committedInstType::SimdCvt 63321.538237999994
system.switch_cpus.commitStats0.committedInstType::SimdMisc 73718.855677
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 40594.060438
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 28341908.939131
system.switch_cpus.commitStats0.committedInstType::MemWrite 16981154.652354002
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 116602348.35437101
system.switch_cpus.commitStats0.committedControl::IsControl 19845657.152145
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16037309.491075998
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 3808347.661068999
system.switch_cpus.commitStats0.committedControl::IsCondControl 13960709.710767
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5884947.441378
system.switch_cpus.commitStats0.committedControl::IsCall 2285659.415555
system.switch_cpus.commitStats0.committedControl::IsReturn 2285660.231203
system.switch_cpus.decode.idleCycles 34883851.070645995
system.switch_cpus.decode.blockedCycles 123253151.83715898
system.switch_cpus.decode.runCycles 55867308.647643
system.switch_cpus.decode.unblockCycles 2616733.57737
system.switch_cpus.decode.squashCycles 736225.675144
system.switch_cpus.decode.branchResolved 8699793.365495998
system.switch_cpus.decode.branchMispred 5269.023391999999
system.switch_cpus.decode.decodedInsts 139127732.429783
system.switch_cpus.decode.squashedInsts 4408.0879540000005
system.switch_cpus.executeStats0.numInsts 129336528.00109202
system.switch_cpus.executeStats0.numNop 811003.5700320001
system.switch_cpus.executeStats0.numBranches 22065428.971292
system.switch_cpus.executeStats0.numLoadInsts 33125892.092759997
system.switch_cpus.executeStats0.numStoreInsts 18700522.708107
system.switch_cpus.executeStats0.instRate 0.588187574768
system.switch_cpus.executeStats0.numCCRegReads 33276751.282661997
system.switch_cpus.executeStats0.numCCRegWrites 28890877.522883996
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 147396163.789132
system.switch_cpus.executeStats0.numIntRegWrites 83892375.083301
system.switch_cpus.executeStats0.numMemRefs 51826414.800867
system.switch_cpus.executeStats0.numMiscRegReads 16540791.197891
system.switch_cpus.executeStats0.numMiscRegWrites 587624.931765
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 1417499.496751
system.switch_cpus.executeStats0.numVecRegWrites 1177503.21387
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 13576021.155813001
system.switch_cpus.fetch.cycles 165936200.84392998
system.switch_cpus.fetch.squashCycles 1482681.696124
system.switch_cpus.fetch.miscStallCycles 156.009149
system.switch_cpus.fetch.pendingTrapStallCycles 975.7703120000001
system.switch_cpus.fetch.cacheLines 40585668.324832
system.switch_cpus.fetch.icacheSquashes 247521.07904500002
system.switch_cpus.fetch.nisnDist::samples 217357270.807962
system.switch_cpus.fetch.nisnDist::mean 0.67026072175
system.switch_cpus.fetch.nisnDist::stdev 1.1179625137159999
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 149494494.356883
system.switch_cpus.fetch.nisnDist::1 24449484.731526
system.switch_cpus.fetch.nisnDist::2 9250926.706565
system.switch_cpus.fetch.nisnDist::3 34162365.012988
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.999997
system.switch_cpus.fetch.nisnDist::total 217357270.807962
system.switch_cpus.fetchStats0.numInsts 127854319.878606
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.5811420329520001
system.switch_cpus.fetchStats0.numBranches 26086418.660091996
system.switch_cpus.fetchStats0.branchRate 0.11859150859200002
system.switch_cpus.fetchStats0.icacheStallCycles 50678597.336509004
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 736225.675144
system.switch_cpus.iew.blockCycles 17623174.965615
system.switch_cpus.iew.unblockCycles 34024303.740283996
system.switch_cpus.iew.dispatchedInsts 135986252.534247
system.switch_cpus.iew.dispSquashedInsts 110358.153047
system.switch_cpus.iew.dispLoadInsts 34467329.676933
system.switch_cpus.iew.dispStoreInsts 19222256.656814
system.switch_cpus.iew.dispNonSpecInsts 9.977647000000001
system.switch_cpus.iew.iqFullEvents 61711.142074999996
system.switch_cpus.iew.lsqFullEvents 33834548.790744
system.switch_cpus.iew.predictedTakenIncorrect 316341.52171899995
system.switch_cpus.iew.predictedNotTakenIncorrect 470512.460694
system.switch_cpus.iew.branchMispredicts 786853.982413
system.switch_cpus.iew.instsToCommit 127505421.152305
system.switch_cpus.iew.writebackCount 127236635.917472
system.switch_cpus.iew.producerInst 60742857.003585994
system.switch_cpus.iew.consumerInst 103650734.640129
system.switch_cpus.iew.wbRate 0.578652561619
system.switch_cpus.iew.wbFanout 0.58605055198
system.switch_cpus.lsq0.forwLoads 851127.249466
system.switch_cpus.lsq0.squashedLoads 6125414.451939
system.switch_cpus.lsq0.ignoredResponses 504.95697299999995
system.switch_cpus.lsq0.memOrderViolation 4161.007704
system.switch_cpus.lsq0.squashedStores 2241096.144728
system.switch_cpus.lsq0.rescheduledLoads 558069.552151
system.switch_cpus.lsq0.blockedByCache 201236.55944299998
system.switch_cpus.lsq0.loadToUse::samples 28341908.446027998
system.switch_cpus.lsq0.loadToUse::mean 12.987490377251
system.switch_cpus.lsq0.loadToUse::stdev 40.912008546886995
system.switch_cpus.lsq0.loadToUse::0-9 24943983.173704
system.switch_cpus.lsq0.loadToUse::10-19 366598.423232
system.switch_cpus.lsq0.loadToUse::20-29 1546086.368659
system.switch_cpus.lsq0.loadToUse::30-39 151879.42892
system.switch_cpus.lsq0.loadToUse::40-49 9060.357764
system.switch_cpus.lsq0.loadToUse::50-59 20268.211382999998
system.switch_cpus.lsq0.loadToUse::60-69 8821.238962
system.switch_cpus.lsq0.loadToUse::70-79 4857.913479999999
system.switch_cpus.lsq0.loadToUse::80-89 10195.458501
system.switch_cpus.lsq0.loadToUse::90-99 10126.063615
system.switch_cpus.lsq0.loadToUse::100-109 12601.247881
system.switch_cpus.lsq0.loadToUse::110-119 18974.424019
system.switch_cpus.lsq0.loadToUse::120-129 15132.545113
system.switch_cpus.lsq0.loadToUse::130-139 27640.379364
system.switch_cpus.lsq0.loadToUse::140-149 499288.342761
system.switch_cpus.lsq0.loadToUse::150-159 89027.087896
system.switch_cpus.lsq0.loadToUse::160-169 33937.95003
system.switch_cpus.lsq0.loadToUse::170-179 168002.48859899997
system.switch_cpus.lsq0.loadToUse::180-189 29833.516458
system.switch_cpus.lsq0.loadToUse::190-199 33573.743946999995
system.switch_cpus.lsq0.loadToUse::200-209 217296.28831699997
system.switch_cpus.lsq0.loadToUse::210-219 31943.632338
system.switch_cpus.lsq0.loadToUse::220-229 6438.847059999999
system.switch_cpus.lsq0.loadToUse::230-239 2677.650152
system.switch_cpus.lsq0.loadToUse::240-249 2107.373979
system.switch_cpus.lsq0.loadToUse::250-259 2259.588302
system.switch_cpus.lsq0.loadToUse::260-269 3373.1233219999995
system.switch_cpus.lsq0.loadToUse::270-279 2896.627982
system.switch_cpus.lsq0.loadToUse::280-289 2648.865044
system.switch_cpus.lsq0.loadToUse::290-299 3672.1136909999996
system.switch_cpus.lsq0.loadToUse::overflows 66706.00644900001
system.switch_cpus.lsq0.loadToUse::min_value 0.9999990000000001
system.switch_cpus.lsq0.loadToUse::max_value 1444.229929
system.switch_cpus.lsq0.loadToUse::total 28341908.446027998
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110163957951.25949
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110163957951.25949
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110163957951.25949
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 110163957951.25949
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 110163957951.25949
system.switch_cpus.rename.squashCycles 736225.675144
system.switch_cpus.rename.idleCycles 36192914.338809
system.switch_cpus.rename.blockCycles 62754653.995002
system.switch_cpus.rename.serializeStallCycles 11904951.387113001
system.switch_cpus.rename.runCycles 56850757.180306
system.switch_cpus.rename.unblockCycles 48917768.231588
system.switch_cpus.rename.renamedInsts 137884186.578387
system.switch_cpus.rename.ROBFullEvents 1309545.103335
system.switch_cpus.rename.IQFullEvents 289221.575484
system.switch_cpus.rename.LQFullEvents 9338764.669373
system.switch_cpus.rename.SQFullEvents 35868472.616768
system.switch_cpus.rename.fullRegistersEvents 2277952.366965
system.switch_cpus.rename.renamedOperands 133377905.54688801
system.switch_cpus.rename.lookups 213500791.464135
system.switch_cpus.rename.intLookups 155941370.687778
system.switch_cpus.rename.vecLookups 1466149.738419
system.switch_cpus.rename.committedMaps 111681404.591639
system.switch_cpus.rename.undoneMaps 21696486.114360996
system.switch_cpus.rename.serializing 139242.127193
system.switch_cpus.rename.tempSerializing 0.60387
system.switch_cpus.rename.skidInsts 5306025.345385
system.switch_cpus.rob.reads 318433096.819968
system.switch_cpus.rob.writes 279194346.359024
system.switch_cpus.rob.squashedLoads 6489474.14438
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 2394958.061069
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999900.768082
system.switch_cpus.thread_0.numOps 115867967.833573
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 2966255.806712
system.tol2bus.transDist::WritebackDirty 2037465.6994739997
system.tol2bus.transDist::WritebackClean 530186.802056
system.tol2bus.transDist::CleanEvict 1707538.346069
system.tol2bus.transDist::UpgradeReq 18.403577000000002
system.tol2bus.transDist::UpgradeResp 18.403577000000002
system.tol2bus.transDist::ReadExReq 300686.049253
system.tol2bus.transDist::ReadExResp 300685.81311499997
system.tol2bus.transDist::ReadCleanReq 530255.5451539999
system.tol2bus.transDist::ReadSharedReq 2436000.4977899995
system.tol2bus.transDist::InvalidateReq 9.11668
system.tol2bus.transDist::InvalidateResp 9.11668
system.tol2bus.pktCount::total 9800796.469711
system.tol2bus.pktSize::total 343861042.27283204
system.tol2bus.snoops 1008333.1304260001
system.tol2bus.snoopTraffic 29552981.494016
system.tol2bus.snoopFanout::samples 4275278.477245
system.tol2bus.snoopFanout::mean 0.0009160246749999999
system.tol2bus.snoopFanout::stdev 0.029825128971000002
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 4271343.675535
system.tol2bus.snoopFanout::1 3934.8017099999997
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999990000000001
system.tol2bus.snoopFanout::total 4275278.477245
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 110163957951.25949
system.tol2bus.reqLayer0.occupancy 5372837228.952
system.tol2bus.reqLayer0.utilization 0.0002908
system.tol2bus.respLayer0.occupancy 795898894.302784
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 4105392135.706642
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 6533851.595262
system.tol2bus.snoop_filter.hitSingleRequests 3266884.703693
system.tol2bus.snoop_filter.hitMultiRequests 2431.7274669999997
system.tol2bus.snoop_filter.totSnoops 1501.257376
system.tol2bus.snoop_filter.hitSingleSnoops 1501.257376
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.UpgradeReq.misses::switch_cpus.data 4.944648000000001
system.l2.UpgradeReq.misses::total 4.944648000000001
system.l2.UpgradeReq.missLatency::switch_cpus.data 145628.914
system.l2.UpgradeReq.missLatency::total 145628.914
system.l2.UpgradeReq.missRate::switch_cpus.data 0.26237494085900004
system.l2.UpgradeReq.missRate::total 0.26237494085900004
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 29305.34506671939
system.l2.UpgradeReq.avgMissLatency::total 29305.34506671939
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 4.944648000000001
system.l2.UpgradeReq.mshrMisses::total 4.944648000000001
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 96182.434
system.l2.UpgradeReq.mshrMissLatency::total 96182.434
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.26237494085900004
system.l2.UpgradeReq.mshrMissRate::total 0.26237494085900004
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 19358.82506671939
system.l2.UpgradeReq.avgMshrMissLatency::total 19358.82506671939
system.mem_ctrls.rdPerTurnAround::16-19 45.794813
system.mem_ctrls.rdPerTurnAround::20-23 605.5757159999999
system.mem_ctrls.rdPerTurnAround::24-27 2525.5763469999997
system.mem_ctrls.rdPerTurnAround::28-31 5246.152898
system.mem_ctrls.rdPerTurnAround::32-35 6603.700112
system.mem_ctrls.rdPerTurnAround::36-39 5752.098857
system.mem_ctrls.rdPerTurnAround::40-43 3817.530511
system.mem_ctrls.rdPerTurnAround::44-47 2094.7729870000003
system.mem_ctrls.rdPerTurnAround::48-51 974.570768
system.mem_ctrls.rdPerTurnAround::52-55 418.818491
system.mem_ctrls.rdPerTurnAround::56-59 137.244347
system.mem_ctrls.rdPerTurnAround::60-63 47.437922
system.mem_ctrls.rdPerTurnAround::64-67 16.692832000000003
system.mem_ctrls.rdPerTurnAround::68-71 3.887979
system.mem_ctrls.rdPerTurnAround::72-75 1.267192
system.mem_ctrls.rdPerTurnAround::76-79 0.552396
system.mem_ctrls.wrPerTurnAround::22 0.238296
system.membus.transDist::UpgradeReq 5.85993
system.switch_cpus.executeStats0.numVecPredRegReads 5900.83702
system.switch_cpus.executeStats0.numVecPredRegWrites 2049.747076
system.switch_cpus.rename.vecPredLookups 4110.165651
system.l2.InvalidateReq.misses::switch_cpus.data 0.18902
system.l2.InvalidateReq.misses::total 0.18902
system.l2.InvalidateReq.missRate::switch_cpus.data 0.002739420332
system.l2.InvalidateReq.missRate::total 0.002739420332
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 0.18902
system.l2.InvalidateReq.mshrMisses::total 0.18902
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 3632.092
system.l2.InvalidateReq.mshrMissLatency::total 3632.092
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.002739420332
system.l2.InvalidateReq.mshrMissRate::total 0.002739420332
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 55.87833846042
system.l2.InvalidateReq.avgMshrMissLatency::total 55.87833846042
system.l2.ReadExReq.misses::cpu.data 1.057601
system.l2.ReadExReq.accesses::cpu.data 1.057601
system.l2.ReadExReq.missRate::cpu.data 0.579978
system.membus.transDist::InvalidateReq 0.18902
system.switch_cpus.commit.commitNonSpecStalls 1.335244
system.mem_ctrls.rdPerTurnAround::0-1023 4.05666
system.mem_ctrls.rdPerTurnAround::1024-2047 0.002908
system.mem_ctrls.rdPerTurnAround::22528-23551 0.002908
system.mem_ctrls.rdPerTurnAround::15872-16383 0.069519
system.l2.CleanEvict.mshrMisses::writebacks 0.463833
system.l2.CleanEvict.mshrMisses::total 0.463833
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::12-15 0.320763
system.mem_ctrls.rdPerTurnAround::15360-15871 0.270382
system.mem_ctrls.rdPerTurnAround::1536-2047 0.236138
system.mem_ctrls.rdPerTurnAround::14848-15359 0.574631
CPI 2.203281345383528

Per-Address PND Load Violations:
