#--  Synopsys, Inc.
#--  Version L-2016.09L+ice40
#--  Project file /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/run_options.txt
#--  Written on Mon May 30 22:03:24 2022


#project files
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v"
add_file -verilog "/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_13.v"
add_file -constraint "/home/romuald/Projects/Miniish/Firmware/PPU/work/constraint/merged_constraint.sdc"



#implementation: "alchitry_imp"
impl -add alchitry_imp -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology SBTiCE40
set_option -part iCE40HX8K
set_option -package CB132
set_option -speed_grade ""
set_option -part_companion ""

#compilation/mapping options

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice iCE40
set_option -maxfan 10000
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fix_gated_and_generated_clocks 1
set_option -run_prop_extract 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "alchitry_imp/cu_top_0.edf"
impl -active "alchitry_imp"
