# QNS MVP Rust êµ¬ì²´í™” ì‘ì—… ê³„íšì„œ

**ë²„ì „**: 1.0  
**ì‘ì„±ì¼**: 2025-11-26  
**ê¸°ë°˜ ë¬¸ì„œ**: qns_mvp_design_v2.md  
**ëª©í‘œ**: QNS MVPë¥¼ Rustë¡œ ì™„ì „ êµ¬í˜„

---

## ğŸ“‹ í”„ë¡œì íŠ¸ ê°œìš”

### ëª©ì 
qns_mvp_design_v2.mdì— ì •ì˜ëœ 80ê°œ ë…¸ë“œë¥¼ Rustë¡œ êµ¬í˜„í•˜ì—¬ í”„ë¡œë•ì…˜ ë ˆë”” MVP ì™„ì„±

### ë²”ìœ„
```gantree
QNS_MVP_System // êµ¬í˜„ ëŒ€ìƒ (ì„¤ê³„ì™„ë£Œ)
    QNS_Core // í•µì‹¬ íƒ€ì… - 24ë…¸ë“œ
    QNS_Profiler // ë…¸ì´ì¦ˆ í”„ë¡œíŒŒì¼ëŸ¬ - 17ë…¸ë“œ
    QNS_Rewire // íšŒë¡œ ì¬ë°°ì„  - 23ë…¸ë“œ
    QNS_Simulator // ì–‘ì ì‹œë®¬ë ˆì´í„° - 16ë…¸ë“œ
```

### ì„±ê³µ ê¸°ì¤€
| í•­ëª© | ëª©í‘œ |
|------|------|
| ë…¸ë“œ êµ¬í˜„ë¥  | 80/80 (100%) |
| í…ŒìŠ¤íŠ¸ ì»¤ë²„ë¦¬ì§€ | >80% |
| DriftScan ì„±ëŠ¥ | <10ms |
| LiveRewirer ì„±ëŠ¥ | <100ms |
| StateVectorSim ì„±ëŠ¥ | <50ms (10qubits) |
| ì „ì²´ íŒŒì´í”„ë¼ì¸ | <200ms |

---

## ğŸ—“ï¸ ì „ì²´ íƒ€ì„ë¼ì¸

```
Week 1: Phase 1 - í”„ë¡œì íŠ¸ ê¸°ë°˜ êµ¬ì¶•
Week 2: Phase 2 - QNS_Core êµ¬í˜„
Week 3: Phase 3 - QNS_Profiler (DriftScan)
Week 4: Phase 4 - QNS_Rewire (GateReorder)
Week 5: Phase 5 - QNS_Rewire (LiveRewirer)
Week 6: Phase 6 - QNS_Simulator
Week 7: Phase 7 - í†µí•© ë° í…ŒìŠ¤íŠ¸
Week 8: Phase 8 - ìµœì í™” ë° ë¬¸ì„œí™”
```

**ì´ ê¸°ê°„**: 8ì£¼ (320ì‹œê°„)

---

## ğŸ“ Phase 1: í”„ë¡œì íŠ¸ ê¸°ë°˜ êµ¬ì¶• (Week 1)

### Gantree ì„¤ê³„

```gantree
Phase1_Setup // í”„ë¡œì íŠ¸ ê¸°ë°˜ êµ¬ì¶• (ì„¤ê³„ì¤‘)
    P1_Workspace // ì›Œí¬ìŠ¤í˜ì´ìŠ¤ ìƒì„± (ì„¤ê³„ì¤‘)
        CreateRootCargo // ë£¨íŠ¸ Cargo.toml ìƒì„± (ì„¤ê³„ì¤‘)
        ConfigWorkspace // ì›Œí¬ìŠ¤í˜ì´ìŠ¤ ë©¤ë²„ ì„¤ì • (ì„¤ê³„ì¤‘)
        SetDependencies // ê³µí†µ ì˜ì¡´ì„± ì„¤ì • (ì„¤ê³„ì¤‘)
    P1_Crates // í¬ë ˆì´íŠ¸ ìƒì„± (ì„¤ê³„ì¤‘)
        CreateQnsCore // qns_core í¬ë ˆì´íŠ¸ (ì„¤ê³„ì¤‘)
        CreateQnsProfiler // qns_profiler í¬ë ˆì´íŠ¸ (ì„¤ê³„ì¤‘)
        CreateQnsRewire // qns_rewire í¬ë ˆì´íŠ¸ (ì„¤ê³„ì¤‘)
        CreateQnsSimulator // qns_simulator í¬ë ˆì´íŠ¸ (ì„¤ê³„ì¤‘)
        CreateQnsCli // qns_cli í¬ë ˆì´íŠ¸ (ì„¤ê³„ì¤‘)
    P1_DevEnv // ê°œë°œ í™˜ê²½ ì„¤ì • (ì„¤ê³„ì¤‘)
        CreateRustfmt // .rustfmt.toml (ì„¤ê³„ì¤‘)
        CreateClippy // clippy.toml (ì„¤ê³„ì¤‘)
        CreateGitignore // .gitignore (ì„¤ê³„ì¤‘)
        SetupCI // GitHub Actions (ì„¤ê³„ì¤‘)
```

### ì‚°ì¶œë¬¼

```
qns-mvp/
â”œâ”€â”€ Cargo.toml              # ì›Œí¬ìŠ¤í˜ì´ìŠ¤ ë£¨íŠ¸
â”œâ”€â”€ .rustfmt.toml
â”œâ”€â”€ clippy.toml
â”œâ”€â”€ .gitignore
â”œâ”€â”€ .github/
â”‚   â””â”€â”€ workflows/
â”‚       â””â”€â”€ ci.yml
â”œâ”€â”€ crates/
â”‚   â”œâ”€â”€ qns_core/
â”‚   â”‚   â”œâ”€â”€ Cargo.toml
â”‚   â”‚   â””â”€â”€ src/lib.rs
â”‚   â”œâ”€â”€ qns_profiler/
â”‚   â”‚   â”œâ”€â”€ Cargo.toml
â”‚   â”‚   â””â”€â”€ src/lib.rs
â”‚   â”œâ”€â”€ qns_rewire/
â”‚   â”‚   â”œâ”€â”€ Cargo.toml
â”‚   â”‚   â””â”€â”€ src/lib.rs
â”‚   â”œâ”€â”€ qns_simulator/
â”‚   â”‚   â”œâ”€â”€ Cargo.toml
â”‚   â”‚   â””â”€â”€ src/lib.rs
â”‚   â””â”€â”€ qns_cli/
â”‚       â”œâ”€â”€ Cargo.toml
â”‚       â””â”€â”€ src/main.rs
â””â”€â”€ docs/
```

### ì²´í¬ë¦¬ìŠ¤íŠ¸
- [ ] ì›Œí¬ìŠ¤í˜ì´ìŠ¤ Cargo.toml ìƒì„±
- [ ] 5ê°œ í¬ë ˆì´íŠ¸ ì´ˆê¸°í™”
- [ ] ì˜ì¡´ì„± ì„¤ì • (serde, thiserror, rayon, ndarray, rand)
- [ ] rustfmt, clippy ì„¤ì •
- [ ] CI íŒŒì´í”„ë¼ì¸ ì„¤ì •
- [ ] `cargo build` ì„±ê³µ í™•ì¸

### ì˜ˆìƒ ì†Œìš”: 16ì‹œê°„

---

## ğŸ§± Phase 2: QNS_Core êµ¬í˜„ (Week 2)

### Gantree ì„¤ê³„

```gantree
Phase2_Core // QNS_Core êµ¬í˜„ (ì„¤ê³„ì¤‘)
    P2_Types // í•µì‹¬ íƒ€ì… êµ¬í˜„ (ì„¤ê³„ì¤‘)
        ImplGate // Gate ì—´ê±°í˜• (ì„¤ê³„ì¤‘)
            DefineVariants // 12ê°œ ê²Œì´íŠ¸ ì •ì˜ (ì„¤ê³„ì¤‘)
            ImplQubits // qubits() ë©”ì„œë“œ (ì„¤ê³„ì¤‘)
            ImplCommutes // commutes_with() ë©”ì„œë“œ (ì„¤ê³„ì¤‘)
            ImplDisplay // Display íŠ¸ë ˆì‡ (ì„¤ê³„ì¤‘)
        ImplNoiseVector // NoiseVector êµ¬ì¡°ì²´ (ì„¤ê³„ì¤‘)
            DefineFields // í•„ë“œ ì •ì˜ (ì„¤ê³„ì¤‘)
            ImplNew // new() ìƒì„±ì (ì„¤ê³„ì¤‘)
            ImplIsAnomaly // is_anomaly() ë©”ì„œë“œ (ì„¤ê³„ì¤‘)
            ImplTraits // Default, Clone, Serialize (ì„¤ê³„ì¤‘)
        ImplCircuitGenome // CircuitGenome êµ¬ì¡°ì²´ (ì„¤ê³„ì¤‘)
            DefineFields // í•„ë“œ ì •ì˜ (ì„¤ê³„ì¤‘)
            ImplNew // new() ìƒì„±ì (ì„¤ê³„ì¤‘)
            ImplAddGate // add_gate() ë©”ì„œë“œ (ì„¤ê³„ì¤‘)
            ImplDepth // depth() ë©”ì„œë“œ (ì„¤ê³„ì¤‘)
            ImplTraits // Clone, Serialize (ì„¤ê³„ì¤‘)
        ImplCircuitMetadata // CircuitMetadata êµ¬ì¡°ì²´ (ì„¤ê³„ì¤‘)
    P2_Error // ì—ëŸ¬ ì‹œìŠ¤í…œ êµ¬í˜„ (ì„¤ê³„ì¤‘)
        DefineQnsError // QnsError ì—´ê±°í˜• (ì„¤ê³„ì¤‘)
        DefineResultType // Result<T> alias (ì„¤ê³„ì¤‘)
        ImplErrorTraits // Error, Display (ì„¤ê³„ì¤‘)
    P2_Config // ì„¤ì • ì‹œìŠ¤í…œ êµ¬í˜„ (ì„¤ê³„ì¤‘)
        DefineQnsConfig // QnsConfig êµ¬ì¡°ì²´ (ì„¤ê³„ì¤‘)
        ImplLoad // load() ë©”ì„œë“œ (ì„¤ê³„ì¤‘)
    P2_Prelude // Prelude ëª¨ë“ˆ (ì„¤ê³„ì¤‘)
        ExportTypes // ê³µê°œ íƒ€ì… export (ì„¤ê³„ì¤‘)
    P2_Tests // ë‹¨ìœ„ í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestGate // Gate í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestNoiseVector // NoiseVector í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestCircuitGenome // CircuitGenome í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
```

### íŒŒì¼ êµ¬ì¡°

```
crates/qns_core/src/
â”œâ”€â”€ lib.rs
â”œâ”€â”€ types/
â”‚   â”œâ”€â”€ mod.rs
â”‚   â”œâ”€â”€ gate.rs              # Gate enum (12 variants)
â”‚   â”œâ”€â”€ noise_vector.rs      # NoiseVector struct
â”‚   â”œâ”€â”€ circuit_genome.rs    # CircuitGenome struct
â”‚   â””â”€â”€ hardware_profile.rs  # HardwareProfile struct
â”œâ”€â”€ error.rs                 # QnsError, Result<T>
â”œâ”€â”€ config.rs                # QnsConfig
â””â”€â”€ prelude.rs               # ê³µê°œ exports
```

### í•µì‹¬ êµ¬í˜„ ëª…ì„¸

#### Gate (12 variants)
```rust
pub enum Gate {
    // Single-qubit (9)
    H(usize), X(usize), Y(usize), Z(usize),
    S(usize), T(usize),
    Rx(usize, f64), Ry(usize, f64), Rz(usize, f64),
    // Two-qubit (3)
    CNOT(usize, usize), CZ(usize, usize), SWAP(usize, usize),
    // Measure (1)
    Measure(usize),
}
```

#### NoiseVector
```rust
pub struct NoiseVector {
    pub t1_mean: f64,
    pub t1_std: f64,
    pub t2_mean: f64,
    pub t2_std: f64,
    pub drift_rate: f64,
    pub burst_count: usize,
    pub qubit_id: usize,
    pub timestamp: u64,
    pub sample_count: usize,
}
```

#### CircuitGenome
```rust
pub struct CircuitGenome {
    pub num_qubits: usize,
    pub gates: Vec<Gate>,
    pub metadata: CircuitMetadata,
}
```

### ì²´í¬ë¦¬ìŠ¤íŠ¸
- [ ] Gate enum êµ¬í˜„ (12 variants)
- [ ] Gate::qubits(), commutes_with() êµ¬í˜„
- [ ] NoiseVector êµ¬í˜„
- [ ] CircuitGenome êµ¬í˜„
- [ ] QnsError êµ¬í˜„
- [ ] Result<T> íƒ€ì… ì •ì˜
- [ ] prelude.rs ì‘ì„±
- [ ] ë‹¨ìœ„ í…ŒìŠ¤íŠ¸ ì‘ì„± (>80% coverage)
- [ ] `cargo test -p qns_core` í†µê³¼

### ì˜ˆìƒ ì†Œìš”: 40ì‹œê°„

---

## ğŸ“Š Phase 3: QNS_Profiler - DriftScan (Week 3)

### Gantree ì„¤ê³„

```gantree
Phase3_Profiler // QNS_Profiler êµ¬í˜„ (ì„¤ê³„ì¤‘)
    P3_DriftScan // DriftScan ëª¨ë“ˆ (ì„¤ê³„ì¤‘)
        ImplDriftScanner // DriftScanner êµ¬ì¡°ì²´ (ì„¤ê³„ì¤‘)
            DefineFields // config, last_scan (ì„¤ê³„ì¤‘)
            ImplNew // new(config) ìƒì„±ì (ì„¤ê³„ì¤‘)
            ImplScan // scan() ë©”ì„œë“œ (ì„¤ê³„ì¤‘)
        ImplMeasure // ì¸¡ì • ëª¨ë“ˆ (ì„¤ê³„ì¤‘)
            SimulateT1 // T1 ì‹œë®¬ë ˆì´ì…˜ (ì„¤ê³„ì¤‘)
            SimulateT2 // T2 ì‹œë®¬ë ˆì´ì…˜ (ì„¤ê³„ì¤‘)
            CollectSamples // ìƒ˜í”Œ ìˆ˜ì§‘ (ì„¤ê³„ì¤‘)
        ImplCompute // ê³„ì‚° ëª¨ë“ˆ (ì„¤ê³„ì¤‘)
            CalcStats // í‰ê· /í‘œì¤€í¸ì°¨ ê³„ì‚° (ì„¤ê³„ì¤‘)
            CalcDriftRate // ë“œë¦¬í”„íŠ¸ ì†ë„ ê³„ì‚° (ì„¤ê³„ì¤‘)
        ImplAnomaly // ì´ìƒ ê°ì§€ ëª¨ë“ˆ (ì„¤ê³„ì¤‘)
            CheckThreshold // ì„ê³„ê°’ í™•ì¸ (ì„¤ê³„ì¤‘)
            TriggerAlert // ì•Œë¦¼ íŠ¸ë¦¬ê±° (ì„¤ê³„ì¤‘)
    P3_Traits // íŠ¸ë ˆì‡ ì •ì˜ (ì„¤ê³„ì¤‘)
        DefineProfilerTrait // Profiler íŠ¸ë ˆì‡ (ì„¤ê³„ì¤‘)
    P3_Tests // í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestDriftScanner // DriftScanner í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestMeasure // ì¸¡ì • í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestAnomaly // ì´ìƒ ê°ì§€ í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
    P3_Bench // ë²¤ì¹˜ë§ˆí¬ (ì„¤ê³„ì¤‘)
        BenchDriftScan // <10ms ëª©í‘œ (ì„¤ê³„ì¤‘)
```

### íŒŒì¼ êµ¬ì¡°

```
crates/qns_profiler/src/
â”œâ”€â”€ lib.rs
â”œâ”€â”€ traits.rs                # Profiler íŠ¸ë ˆì‡
â”œâ”€â”€ drift_scan/
â”‚   â”œâ”€â”€ mod.rs
â”‚   â”œâ”€â”€ scanner.rs           # DriftScanner
â”‚   â”œâ”€â”€ measure.rs           # T1/T2 ì¸¡ì •
â”‚   â”œâ”€â”€ compute.rs           # í†µê³„ ê³„ì‚°
â”‚   â””â”€â”€ anomaly.rs           # ì´ìƒ ê°ì§€
â””â”€â”€ tests/
    â””â”€â”€ drift_scan_tests.rs
```

### í•µì‹¬ ì¸í„°í˜ì´ìŠ¤

```rust
pub struct DriftScanner {
    config: ScanConfig,
    last_vector: Option<NoiseVector>,
}

pub struct ScanConfig {
    pub sample_count: usize,     // default: 1000
    pub threshold_sigma: f64,    // default: 3.0
    pub t1_base: f64,            // default: 100.0 Î¼s
    pub t2_base: f64,            // default: 80.0 Î¼s
}

impl DriftScanner {
    pub fn new(config: ScanConfig) -> Self;
    pub fn scan(&mut self, qubit_id: usize) -> Result<NoiseVector>;
    pub fn is_anomaly(&self, noise: &NoiseVector) -> bool;
}
```

### ì²´í¬ë¦¬ìŠ¤íŠ¸
- [ ] ScanConfig êµ¬í˜„
- [ ] DriftScanner êµ¬í˜„
- [ ] simulate_t1(), simulate_t2() êµ¬í˜„
- [ ] calc_stats(), calc_drift_rate() êµ¬í˜„
- [ ] is_anomaly() êµ¬í˜„
- [ ] ë‹¨ìœ„ í…ŒìŠ¤íŠ¸ ì‘ì„±
- [ ] ë²¤ì¹˜ë§ˆí¬ ì‘ì„± (<10ms í™•ì¸)
- [ ] `cargo test -p qns_profiler` í†µê³¼

### ì˜ˆìƒ ì†Œìš”: 40ì‹œê°„

---

## ğŸ”„ Phase 4: QNS_Rewire - GateReorder (Week 4)

### Gantree ì„¤ê³„

```gantree
Phase4_GateReorder // GateReorder êµ¬í˜„ (ì„¤ê³„ì¤‘)
    P4_Operator // ReorderOperator êµ¬ì¡°ì²´ (ì„¤ê³„ì¤‘)
        DefineFields // max_variants (ì„¤ê³„ì¤‘)
        ImplNew // new() ìƒì„±ì (ì„¤ê³„ì¤‘)
    P4_Commuting // êµí™˜ ê°€ëŠ¥ ê²Œì´íŠ¸ íƒìƒ‰ (ì„¤ê³„ì¤‘)
        ImplFindPairs // find_commuting_pairs() (ì„¤ê³„ì¤‘)
        ImplCheckComm // check_commutativity() (ì„¤ê³„ì¤‘)
        ImplGroupPairs // group_pairs() (ì„¤ê³„ì¤‘)
    P4_Permute // ìˆœì—´ ìƒì„± (ì„¤ê³„ì¤‘)
        ImplGenerate // generate_reorderings() (ì„¤ê³„ì¤‘)
        ImplPermute // permute_gates() (ì„¤ê³„ì¤‘)
        ImplCreateVariant // create_variant() (ì„¤ê³„ì¤‘)
    P4_Tests // í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestCommuting // êµí™˜ ê°€ëŠ¥ í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestPermute // ìˆœì—´ í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
    P4_Bench // ë²¤ì¹˜ë§ˆí¬ (ì„¤ê³„ì¤‘)
        BenchReorder // <20ms ëª©í‘œ (ì„¤ê³„ì¤‘)
```

### íŒŒì¼ êµ¬ì¡°

```
crates/qns_rewire/src/
â”œâ”€â”€ lib.rs
â”œâ”€â”€ gate_reorder/
â”‚   â”œâ”€â”€ mod.rs
â”‚   â”œâ”€â”€ operator.rs          # ReorderOperator
â”‚   â”œâ”€â”€ commuting.rs         # êµí™˜ ê°€ëŠ¥ ë¶„ì„
â”‚   â””â”€â”€ permute.rs           # ìˆœì—´ ìƒì„±
```

### í•µì‹¬ ì¸í„°í˜ì´ìŠ¤

```rust
pub struct GateReorder {
    max_variants: usize,
}

impl GateReorder {
    pub fn new(max_variants: usize) -> Self;
    pub fn find_commuting_pairs(&self, circuit: &CircuitGenome) -> Vec<(usize, usize)>;
    pub fn generate_reorderings(&self, circuit: &CircuitGenome) -> Vec<CircuitGenome>;
}
```

### ì²´í¬ë¦¬ìŠ¤íŠ¸
- [ ] GateReorder êµ¬ì¡°ì²´ êµ¬í˜„
- [ ] find_commuting_pairs() êµ¬í˜„
- [ ] generate_reorderings() êµ¬í˜„
- [ ] ë‹¨ìœ„ í…ŒìŠ¤íŠ¸ ì‘ì„±
- [ ] ë²¤ì¹˜ë§ˆí¬ ì‘ì„± (<20ms í™•ì¸)
- [ ] `cargo test -p qns_rewire` í†µê³¼

### ì˜ˆìƒ ì†Œìš”: 40ì‹œê°„

---

## ğŸ”€ Phase 5: QNS_Rewire - LiveRewirer (Week 5)

### Gantree ì„¤ê³„

```gantree
Phase5_LiveRewirer // LiveRewirer êµ¬í˜„ (ì„¤ê³„ì¤‘)
    P5_Engine // RewireEngine êµ¬ì¡°ì²´ (ì„¤ê³„ì¤‘)
        DefineFields // circuit, dag, reorder (ì„¤ê³„ì¤‘)
        ImplNew // new() ìƒì„±ì (ì„¤ê³„ì¤‘)
        ImplLoad // load() ë©”ì„œë“œ (ì„¤ê³„ì¤‘)
    P5_DAG // DAG êµ¬í˜„ (ì„¤ê³„ì¤‘)
        DefineDAGNode // DAGNode êµ¬ì¡°ì²´ (ì„¤ê³„ì¤‘)
        ImplBuildDAG // build_dag() (ì„¤ê³„ì¤‘)
        ImplTopSort // topological_sort() (ì„¤ê³„ì¤‘)
    P5_Analyze // íšŒë¡œ ë¶„ì„ (ì„¤ê³„ì¤‘)
        ImplExtract // extract_gates() (ì„¤ê³„ì¤‘)
        ImplDependencies // identify_dependencies() (ì„¤ê³„ì¤‘)
    P5_Variants // ë³€ì¢… ìƒì„± (ì„¤ê³„ì¤‘)
        ImplGenerate // generate_variants() (ì„¤ê³„ì¤‘)
        ImplNoiseAware // apply_noise_aware() (ì„¤ê³„ì¤‘)
    P5_Select // ìµœì  ì„ íƒ (ì„¤ê³„ì¤‘)
        ImplEvaluate // evaluate_fitness() (ì„¤ê³„ì¤‘)
        ImplSelectBest // select_best() (ì„¤ê³„ì¤‘)
    P5_Tests // í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestDAG // DAG í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestVariants // ë³€ì¢… ìƒì„± í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestSelect // ì„ íƒ í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
    P5_Bench // ë²¤ì¹˜ë§ˆí¬ (ì„¤ê³„ì¤‘)
        BenchRewirer // <100ms ëª©í‘œ (ì„¤ê³„ì¤‘)
```

### íŒŒì¼ êµ¬ì¡°

```
crates/qns_rewire/src/
â”œâ”€â”€ live_rewirer/
â”‚   â”œâ”€â”€ mod.rs
â”‚   â”œâ”€â”€ engine.rs            # LiveRewirer
â”‚   â”œâ”€â”€ dag.rs               # DAG êµ¬í˜„
â”‚   â”œâ”€â”€ analyzer.rs          # íšŒë¡œ ë¶„ì„
â”‚   â””â”€â”€ selector.rs          # ìµœì  ì„ íƒ
```

### í•µì‹¬ ì¸í„°í˜ì´ìŠ¤

```rust
pub struct LiveRewirer {
    circuit: Option<CircuitGenome>,
    dag: Option<DAG>,
    gate_reorder: GateReorder,
}

impl LiveRewirer {
    pub fn new() -> Self;
    pub fn load(&mut self, circuit: CircuitGenome) -> Result<()>;
    pub fn generate_variants(&self, noise: &NoiseVector, max: usize) -> Result<Vec<CircuitGenome>>;
    pub fn select_best(&self, variants: Vec<CircuitGenome>, threshold: f64) -> Result<Option<CircuitGenome>>;
    pub fn optimize(&mut self, noise: &NoiseVector, max_variants: usize) -> Result<CircuitGenome>;
}
```

### ì²´í¬ë¦¬ìŠ¤íŠ¸
- [ ] DAG êµ¬ì¡°ì²´ êµ¬í˜„
- [ ] build_dag() êµ¬í˜„
- [ ] LiveRewirer êµ¬í˜„
- [ ] load(), generate_variants() êµ¬í˜„
- [ ] select_best(), optimize() êµ¬í˜„
- [ ] ë‹¨ìœ„ í…ŒìŠ¤íŠ¸ ì‘ì„±
- [ ] ë²¤ì¹˜ë§ˆí¬ ì‘ì„± (<100ms í™•ì¸)

### ì˜ˆìƒ ì†Œìš”: 40ì‹œê°„

---

## ğŸ® Phase 6: QNS_Simulator (Week 6)

### Gantree ì„¤ê³„

```gantree
Phase6_Simulator // QNS_Simulator êµ¬í˜„ (ì„¤ê³„ì¤‘)
    P6_Traits // ì‹œë®¬ë ˆì´í„° íŠ¸ë ˆì‡ (ì„¤ê³„ì¤‘)
        DefineSimTrait // QuantumSimulator íŠ¸ë ˆì‡ (ì„¤ê³„ì¤‘)
    P6_StateVector // ìƒíƒœë²¡í„° ì‹œë®¬ë ˆì´í„° (ì„¤ê³„ì¤‘)
        DefineStateVector // StateVector êµ¬ì¡°ì²´ (ì„¤ê³„ì¤‘)
        ImplNew // new(num_qubits) (ì„¤ê³„ì¤‘)
        ImplApplyGate // apply_gate() (ì„¤ê³„ì¤‘)
    P6_GateMatrices // ê²Œì´íŠ¸ í–‰ë ¬ (ì„¤ê³„ì¤‘)
        ImplSingleQubit // H, X, Y, Z, S, T, Rx, Ry, Rz (ì„¤ê³„ì¤‘)
        ImplTwoQubit // CNOT, CZ, SWAP (ì„¤ê³„ì¤‘)
    P6_Execute // íšŒë¡œ ì‹¤í–‰ (ì„¤ê³„ì¤‘)
        ImplExecute // execute() (ì„¤ê³„ì¤‘)
        ImplMeasure // measure() (ì„¤ê³„ì¤‘)
    P6_Fidelity // ì¶©ì‹¤ë„ ê³„ì‚° (ì„¤ê³„ì¤‘)
        ImplInnerProduct // inner_product() (ì„¤ê³„ì¤‘)
        ImplFidelity // fidelity() (ì„¤ê³„ì¤‘)
    P6_Tests // í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestGateMat // ê²Œì´íŠ¸ í–‰ë ¬ í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestExecute // ì‹¤í–‰ í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestFidelity // ì¶©ì‹¤ë„ í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
    P6_Bench // ë²¤ì¹˜ë§ˆí¬ (ì„¤ê³„ì¤‘)
        BenchSim // <50ms (10qubits) ëª©í‘œ (ì„¤ê³„ì¤‘)
```

### íŒŒì¼ êµ¬ì¡°

```
crates/qns_simulator/src/
â”œâ”€â”€ lib.rs
â”œâ”€â”€ traits.rs                # QuantumSimulator íŠ¸ë ˆì‡
â”œâ”€â”€ state_vector/
â”‚   â”œâ”€â”€ mod.rs
â”‚   â”œâ”€â”€ simulator.rs         # StateVectorSimulator
â”‚   â”œâ”€â”€ gates.rs             # ê²Œì´íŠ¸ í–‰ë ¬
â”‚   â”œâ”€â”€ execute.rs           # íšŒë¡œ ì‹¤í–‰
â”‚   â””â”€â”€ measure.rs           # ì¸¡ì •
â””â”€â”€ math/
    â”œâ”€â”€ mod.rs
    â””â”€â”€ complex.rs           # ë³µì†Œìˆ˜ ì—°ì‚°
```

### í•µì‹¬ ì¸í„°í˜ì´ìŠ¤

```rust
pub struct StateVector {
    pub data: Vec<Complex64>,
    pub num_qubits: usize,
}

pub struct StateVectorSimulator {
    state: StateVector,
}

impl StateVectorSimulator {
    pub fn new(num_qubits: usize) -> Self;
    pub fn execute(&mut self, circuit: &CircuitGenome) -> Result<()>;
    pub fn measure(&self, shots: usize) -> Result<HashMap<String, usize>>;
    pub fn fidelity(&self, target: &StateVector) -> f64;
    pub fn state(&self) -> &StateVector;
}
```

### ì²´í¬ë¦¬ìŠ¤íŠ¸
- [ ] StateVector êµ¬í˜„
- [ ] ê²Œì´íŠ¸ í–‰ë ¬ êµ¬í˜„ (12ê°œ)
- [ ] StateVectorSimulator êµ¬í˜„
- [ ] execute(), measure() êµ¬í˜„
- [ ] fidelity() êµ¬í˜„
- [ ] ë‹¨ìœ„ í…ŒìŠ¤íŠ¸ ì‘ì„±
- [ ] ë²¤ì¹˜ë§ˆí¬ ì‘ì„± (<50ms í™•ì¸)

### ì˜ˆìƒ ì†Œìš”: 40ì‹œê°„

---

## ğŸ”— Phase 7: í†µí•© ë° í…ŒìŠ¤íŠ¸ (Week 7)

### Gantree ì„¤ê³„

```gantree
Phase7_Integration // í†µí•© ë° í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
    P7_Pipeline // íŒŒì´í”„ë¼ì¸ í†µí•© (ì„¤ê³„ì¤‘)
        DefineQnsSystem // QnsSystem êµ¬ì¡°ì²´ (ì„¤ê³„ì¤‘)
        ImplOptimize // optimize_circuit() (ì„¤ê³„ì¤‘)
        ImplFullPipeline // full_pipeline() (ì„¤ê³„ì¤‘)
    P7_IntegrationTests // í†µí•© í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestPipeline // íŒŒì´í”„ë¼ì¸ í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestE2E // End-to-End í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
        TestErrorCases // ì—ëŸ¬ ì¼€ì´ìŠ¤ í…ŒìŠ¤íŠ¸ (ì„¤ê³„ì¤‘)
    P7_CLI // CLI êµ¬í˜„ (ì„¤ê³„ì¤‘)
        ImplProfile // profile ëª…ë ¹ (ì„¤ê³„ì¤‘)
        ImplRewire // rewire ëª…ë ¹ (ì„¤ê³„ì¤‘)
        ImplBench // benchmark ëª…ë ¹ (ì„¤ê³„ì¤‘)
    P7_Examples // ì˜ˆì œ ì‘ì„± (ì„¤ê³„ì¤‘)
        BasicUsage // ê¸°ë³¸ ì‚¬ìš©ë²• (ì„¤ê³„ì¤‘)
        OptimizeCircuit // íšŒë¡œ ìµœì í™” (ì„¤ê³„ì¤‘)
```

### íŒŒì¼ êµ¬ì¡°

```
crates/qns_cli/src/
â”œâ”€â”€ main.rs
â”œâ”€â”€ commands/
â”‚   â”œâ”€â”€ mod.rs
â”‚   â”œâ”€â”€ profile.rs
â”‚   â”œâ”€â”€ rewire.rs
â”‚   â””â”€â”€ benchmark.rs

tests/
â”œâ”€â”€ pipeline_test.rs
â””â”€â”€ e2e_test.rs

examples/
â”œâ”€â”€ basic_usage.rs
â””â”€â”€ optimize_circuit.rs
```

### í•µì‹¬ ì¸í„°í˜ì´ìŠ¤

```rust
pub struct QnsSystem {
    profiler: DriftScanner,
    rewirer: LiveRewirer,
    simulator: StateVectorSimulator,
}

impl QnsSystem {
    pub fn new(config: QnsConfig) -> Self;
    pub fn optimize_circuit(&mut self, circuit: CircuitGenome, qubit_id: usize) -> Result<OptimizeResult>;
}

pub struct OptimizeResult {
    pub original: CircuitGenome,
    pub optimized: CircuitGenome,
    pub noise_vector: NoiseVector,
    pub fitness_improvement: f64,
    pub elapsed_ms: u64,
}
```

### ì²´í¬ë¦¬ìŠ¤íŠ¸
- [ ] QnsSystem êµ¬í˜„
- [ ] CLI ëª…ë ¹ êµ¬í˜„ (profile, rewire, benchmark)
- [ ] í†µí•© í…ŒìŠ¤íŠ¸ ì‘ì„±
- [ ] E2E í…ŒìŠ¤íŠ¸ ì‘ì„±
- [ ] ì˜ˆì œ ì½”ë“œ ì‘ì„±
- [ ] `cargo test --all` í†µê³¼

### ì˜ˆìƒ ì†Œìš”: 40ì‹œê°„

---

## âš¡ Phase 8: ìµœì í™” ë° ë¬¸ì„œí™” (Week 8)

### Gantree ì„¤ê³„

```gantree
Phase8_Finalize // ìµœì í™” ë° ë¬¸ì„œí™” (ì„¤ê³„ì¤‘)
    P8_Optimize // ì„±ëŠ¥ ìµœì í™” (ì„¤ê³„ì¤‘)
        ApplyRayon // ë³‘ë ¬ ì²˜ë¦¬ ì ìš© (ì„¤ê³„ì¤‘)
        ReduceAlloc // í• ë‹¹ ìµœì í™” (ì„¤ê³„ì¤‘)
        AddCaching // ìºì‹± ì ìš© (ì„¤ê³„ì¤‘)
        RunFlamegraph // í”„ë¡œíŒŒì¼ë§ (ì„¤ê³„ì¤‘)
    P8_Bench // ìµœì¢… ë²¤ì¹˜ë§ˆí¬ (ì„¤ê³„ì¤‘)
        BenchAll // ì „ì²´ ë²¤ì¹˜ë§ˆí¬ (ì„¤ê³„ì¤‘)
        CompareTarget // ëª©í‘œ ëŒ€ë¹„ ë¹„êµ (ì„¤ê³„ì¤‘)
    P8_Docs // ë¬¸ì„œí™” (ì„¤ê³„ì¤‘)
        AddDocComments // doc comments (ì„¤ê³„ì¤‘)
        WriteReadme // README.md (ì„¤ê³„ì¤‘)
        WriteChangelog // CHANGELOG.md (ì„¤ê³„ì¤‘)
        GenerateRustdoc // cargo doc (ì„¤ê³„ì¤‘)
    P8_Release // ë¦´ë¦¬ìŠ¤ ì¤€ë¹„ (ì„¤ê³„ì¤‘)
        VersionTag // v0.1.0 íƒœê¹… (ì„¤ê³„ì¤‘)
        PreparePublish // crates.io ì¤€ë¹„ (ì„¤ê³„ì¤‘)
```

### ì²´í¬ë¦¬ìŠ¤íŠ¸
- [ ] rayon ë³‘ë ¬ ì²˜ë¦¬ ì ìš©
- [ ] ë¶ˆí•„ìš”í•œ clone ì œê±°
- [ ] flamegraph í”„ë¡œíŒŒì¼ë§
- [ ] ì„±ëŠ¥ ëª©í‘œ ë‹¬ì„± í™•ì¸
- [ ] doc comments ì‘ì„±
- [ ] README.md ì‘ì„±
- [ ] CHANGELOG.md ì‘ì„±
- [ ] cargo doc ìƒì„±
- [ ] v0.1.0 íƒœê¹…

### ì˜ˆìƒ ì†Œìš”: 40ì‹œê°„

---

## ğŸ“Š ë…¸ë“œ êµ¬í˜„ ë§¤í•‘

### QNS_Core (24ë…¸ë“œ)
| ë…¸ë“œ | íŒŒì¼ | Phase |
|------|------|-------|
| Gate | gate.rs | 2 |
| NoiseVector | noise_vector.rs | 2 |
| CircuitGenome | circuit_genome.rs | 2 |
| CircuitMetadata | circuit_genome.rs | 2 |
| HardwareProfile | hardware_profile.rs | 2 |
| QnsError | error.rs | 2 |
| ResultType | error.rs | 2 |
| QnsConfig | config.rs | 2 |

### QNS_Profiler (17ë…¸ë“œ)
| ë…¸ë“œ | íŒŒì¼ | Phase |
|------|------|-------|
| DriftScanner | scanner.rs | 3 |
| ScanConfig | scanner.rs | 3 |
| MeasureT1T2 | measure.rs | 3 |
| ComputeDriftVector | compute.rs | 3 |
| DetectAnomaly | anomaly.rs | 3 |

### QNS_Rewire (23ë…¸ë“œ)
| ë…¸ë“œ | íŒŒì¼ | Phase |
|------|------|-------|
| GateReorder | operator.rs | 4 |
| FindCommutingPairs | commuting.rs | 4 |
| GenerateReorderings | permute.rs | 4 |
| LiveRewirer | engine.rs | 5 |
| DAG | dag.rs | 5 |
| AnalyzeCircuit | analyzer.rs | 5 |
| SelectBest | selector.rs | 5 |

### QNS_Simulator (16ë…¸ë“œ)
| ë…¸ë“œ | íŒŒì¼ | Phase |
|------|------|-------|
| StateVector | simulator.rs | 6 |
| StateVectorSimulator | simulator.rs | 6 |
| GateMatrices | gates.rs | 6 |
| Execute | execute.rs | 6 |
| Measure | measure.rs | 6 |
| Fidelity | fidelity.rs | 6 |

---

## ğŸ“¦ ì˜ì¡´ì„± ëª©ë¡

```toml
[workspace.dependencies]
# ë‚´ë¶€ í¬ë ˆì´íŠ¸
qns_core = { path = "crates/qns_core" }
qns_profiler = { path = "crates/qns_profiler" }
qns_rewire = { path = "crates/qns_rewire" }
qns_simulator = { path = "crates/qns_simulator" }

# í•„ìˆ˜
serde = { version = "1.0", features = ["derive"] }
serde_json = "1.0"
thiserror = "1.0"
anyhow = "1.0"

# ìˆ˜í•™/ê³¼í•™
ndarray = "0.15"
num-complex = "0.4"
rand = "0.8"
rand_distr = "0.4"

# ë³‘ë ¬ ì²˜ë¦¬
rayon = "1.10"

# CLI
clap = { version = "4.4", features = ["derive"] }

# ë¡œê¹…
tracing = "0.1"
tracing-subscriber = "0.3"

# í…ŒìŠ¤íŠ¸/ë²¤ì¹˜ë§ˆí¬
criterion = "0.5"
```

---

## âš ï¸ ë¦¬ìŠ¤í¬ ê´€ë¦¬

### Risk 1: ì‹œë®¬ë ˆì´í„° ì„±ëŠ¥
- **í™•ë¥ **: Medium
- **ì˜í–¥**: High
- **ì™„í™”**: 10íë¹„íŠ¸ ì œí•œ, ndarray ìµœì í™”, ë³‘ë ¬í™”

### Risk 2: DAG ë³µì¡ë„
- **í™•ë¥ **: Low
- **ì˜í–¥**: Medium
- **ì™„í™”**: ë‹¨ìˆœ êµ¬í˜„ ìš°ì„ , ì ì§„ì  ê°œì„ 

### Risk 3: í…ŒìŠ¤íŠ¸ ì»¤ë²„ë¦¬ì§€
- **í™•ë¥ **: Medium
- **ì˜í–¥**: Medium
- **ì™„í™”**: ê° Phaseë§ˆë‹¤ í…ŒìŠ¤íŠ¸ ì‘ì„±, TDD

---

## âœ… ìµœì¢… ì‚°ì¶œë¬¼

### Week 8 ì™„ë£Œ ì‹œì 
- [ ] 80ê°œ ë…¸ë“œ Rust êµ¬í˜„ ì™„ë£Œ
- [ ] í…ŒìŠ¤íŠ¸ ì»¤ë²„ë¦¬ì§€ >80%
- [ ] ì„±ëŠ¥ ëª©í‘œ ë‹¬ì„±
- [ ] ë¬¸ì„œí™” ì™„ë£Œ
- [ ] v0.1.0 ë¦´ë¦¬ìŠ¤ ì¤€ë¹„

### ì„±ëŠ¥ ëª©í‘œ ë‹¬ì„± í™•ì¸
| í•­ëª© | ëª©í‘œ | ì‹¤ì¸¡ |
|------|------|------|
| DriftScan | <10ms | TBD |
| GateReorder | <20ms | TBD |
| LiveRewirer | <100ms | TBD |
| StateVectorSim | <50ms | TBD |
| ì „ì²´ íŒŒì´í”„ë¼ì¸ | <200ms | TBD |

---

**ì‘ì„±ì¼**: 2025-11-26  
**ì˜ˆìƒ ì™„ë£Œì¼**: 2026-01-21 (8ì£¼)  
**ì´ ì†Œìš” ì‹œê°„**: 320ì‹œê°„  
**ë‹¤ìŒ ì•¡ì…˜**: Phase 1 ì‹¤í–‰ - ì›Œí¬ìŠ¤í˜ì´ìŠ¤ ìƒì„±
