Loading plugins phase: Elapsed time ==> 0s.150ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\EEG_Project_Demo.cyprj -d CY8C4248LQI-BL583 -s C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.064ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.124ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  EEG_Project_Demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\EEG_Project_Demo.cyprj -dcpsoc3 EEG_Project_Demo.v -verilog
======================================================================

======================================================================
Compiling:  EEG_Project_Demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\EEG_Project_Demo.cyprj -dcpsoc3 EEG_Project_Demo.v -verilog
======================================================================

======================================================================
Compiling:  EEG_Project_Demo.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\EEG_Project_Demo.cyprj -dcpsoc3 -verilog EEG_Project_Demo.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 24 23:53:22 2019


======================================================================
Compiling:  EEG_Project_Demo.v
Program  :   vpp
Options  :    -yv2 -q10 EEG_Project_Demo.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 24 23:53:22 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'EEG_Project_Demo.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  EEG_Project_Demo.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\EEG_Project_Demo.cyprj -dcpsoc3 -verilog EEG_Project_Demo.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 24 23:53:22 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\codegentemp\EEG_Project_Demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\codegentemp\EEG_Project_Demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  EEG_Project_Demo.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\EEG_Project_Demo.cyprj -dcpsoc3 -verilog EEG_Project_Demo.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 24 23:53:23 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\codegentemp\EEG_Project_Demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\codegentemp\EEG_Project_Demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_119
	\ble:Net_55\
	\pwm:PWMUDB:km_run\
	\pwm:PWMUDB:ctrl_cmpmode2_2\
	\pwm:PWMUDB:ctrl_cmpmode2_1\
	\pwm:PWMUDB:ctrl_cmpmode2_0\
	\pwm:PWMUDB:ctrl_cmpmode1_2\
	\pwm:PWMUDB:ctrl_cmpmode1_1\
	\pwm:PWMUDB:ctrl_cmpmode1_0\
	\pwm:PWMUDB:capt_rising\
	\pwm:PWMUDB:capt_falling\
	\pwm:PWMUDB:trig_rise\
	\pwm:PWMUDB:trig_fall\
	\pwm:PWMUDB:sc_kill\
	\pwm:PWMUDB:min_kill\
	\pwm:PWMUDB:db_tc\
	\pwm:PWMUDB:dith_sel\
	\pwm:PWMUDB:compare2\
	Net_188
	Net_189
	Net_190
	\pwm:PWMUDB:MODULE_1:b_31\
	\pwm:PWMUDB:MODULE_1:b_30\
	\pwm:PWMUDB:MODULE_1:b_29\
	\pwm:PWMUDB:MODULE_1:b_28\
	\pwm:PWMUDB:MODULE_1:b_27\
	\pwm:PWMUDB:MODULE_1:b_26\
	\pwm:PWMUDB:MODULE_1:b_25\
	\pwm:PWMUDB:MODULE_1:b_24\
	\pwm:PWMUDB:MODULE_1:b_23\
	\pwm:PWMUDB:MODULE_1:b_22\
	\pwm:PWMUDB:MODULE_1:b_21\
	\pwm:PWMUDB:MODULE_1:b_20\
	\pwm:PWMUDB:MODULE_1:b_19\
	\pwm:PWMUDB:MODULE_1:b_18\
	\pwm:PWMUDB:MODULE_1:b_17\
	\pwm:PWMUDB:MODULE_1:b_16\
	\pwm:PWMUDB:MODULE_1:b_15\
	\pwm:PWMUDB:MODULE_1:b_14\
	\pwm:PWMUDB:MODULE_1:b_13\
	\pwm:PWMUDB:MODULE_1:b_12\
	\pwm:PWMUDB:MODULE_1:b_11\
	\pwm:PWMUDB:MODULE_1:b_10\
	\pwm:PWMUDB:MODULE_1:b_9\
	\pwm:PWMUDB:MODULE_1:b_8\
	\pwm:PWMUDB:MODULE_1:b_7\
	\pwm:PWMUDB:MODULE_1:b_6\
	\pwm:PWMUDB:MODULE_1:b_5\
	\pwm:PWMUDB:MODULE_1:b_4\
	\pwm:PWMUDB:MODULE_1:b_3\
	\pwm:PWMUDB:MODULE_1:b_2\
	\pwm:PWMUDB:MODULE_1:b_1\
	\pwm:PWMUDB:MODULE_1:b_0\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:a_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_23\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_22\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_21\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_20\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_19\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_18\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_17\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_16\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_15\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_14\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_13\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_12\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_11\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_10\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_9\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_8\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_7\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_6\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_5\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_4\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_3\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_2\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_1\
	\pwm:PWMUDB:MODULE_1:g2:a0:b_0\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_25\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_24\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_23\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_22\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_21\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_20\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_19\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_18\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_17\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_16\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_15\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_14\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_13\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_12\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_11\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_10\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_9\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_8\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_7\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_6\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_5\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_4\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_3\
	\pwm:PWMUDB:MODULE_1:g2:a0:s_2\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\pwm:Net_139\
	\pwm:Net_138\
	\pwm:Net_183\
	\pwm:Net_181\
	\spi:BSPIM:mosi_after_ld\
	\spi:BSPIM:so_send\
	\spi:BSPIM:mosi_fin\
	\spi:BSPIM:mosi_cpha_0\
	\spi:BSPIM:mosi_cpha_1\
	\spi:BSPIM:pre_mosi\
	\spi:BSPIM:dpcounter_zero\
	\spi:BSPIM:control_7\
	\spi:BSPIM:control_6\
	\spi:BSPIM:control_5\
	\spi:BSPIM:control_4\
	\spi:BSPIM:control_3\
	\spi:BSPIM:control_2\
	\spi:BSPIM:control_1\
	\spi:BSPIM:control_0\
	\spi:Net_294\
	Net_113

    Synthesized names
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_31\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_30\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_29\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_28\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_27\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_26\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_25\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_24\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_23\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_22\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_21\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_20\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_19\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_18\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_17\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_16\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_15\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_14\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_13\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_12\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_11\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_10\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_9\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_8\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_7\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_6\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_5\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_4\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_3\
	\pwm:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 151 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__red_net_0
Aliasing tmpOE__blue_net_0 to tmpOE__red_net_0
Aliasing \pwm:Net_180\ to zero
Aliasing \pwm:PWMUDB:hwCapture\ to zero
Aliasing \pwm:Net_178\ to zero
Aliasing \pwm:PWMUDB:trig_out\ to tmpOE__red_net_0
Aliasing \pwm:PWMUDB:runmode_enable\\S\ to zero
Aliasing \pwm:Net_179\ to tmpOE__red_net_0
Aliasing \pwm:PWMUDB:ltch_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \pwm:PWMUDB:km_tc\ to zero
Aliasing \pwm:PWMUDB:min_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \pwm:PWMUDB:final_kill\ to tmpOE__red_net_0
Aliasing \pwm:PWMUDB:dith_count_1\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:dith_count_1\\S\ to zero
Aliasing \pwm:PWMUDB:dith_count_0\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:dith_count_0\\S\ to zero
Aliasing \pwm:PWMUDB:status_6\ to zero
Aliasing \pwm:PWMUDB:status_4\ to zero
Aliasing \pwm:PWMUDB:cmp2\ to zero
Aliasing \pwm:PWMUDB:cmp1_status_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \pwm:PWMUDB:cmp2_status_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \pwm:PWMUDB:final_kill_reg\\R\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \pwm:PWMUDB:cs_addr_0\ to \pwm:PWMUDB:runmode_enable\\R\
Aliasing \pwm:PWMUDB:pwm1_i\ to zero
Aliasing \pwm:PWMUDB:pwm2_i\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__red_net_0
Aliasing Net_62 to zero
Aliasing \spi:BSPIM:pol_supprt\ to zero
Aliasing \spi:BSPIM:tx_status_3\ to \spi:BSPIM:load_rx_data\
Aliasing \spi:BSPIM:tx_status_6\ to zero
Aliasing \spi:BSPIM:tx_status_5\ to zero
Aliasing \spi:BSPIM:rx_status_3\ to zero
Aliasing \spi:BSPIM:rx_status_2\ to zero
Aliasing \spi:BSPIM:rx_status_1\ to zero
Aliasing \spi:BSPIM:rx_status_0\ to zero
Aliasing \spi:Net_289\ to zero
Aliasing tmpOE__Pin_SS_net_0 to tmpOE__red_net_0
Aliasing tmpOE__Pin_SCLK_net_0 to tmpOE__red_net_0
Aliasing tmpOE__Pin_MOSI_net_0 to tmpOE__red_net_0
Aliasing tmpOE__Pin_MISO_net_0 to tmpOE__red_net_0
Aliasing \pwm:PWMUDB:prevCompare1\\D\ to \pwm:PWMUDB:pwm_temp\
Aliasing \pwm:PWMUDB:tc_i_reg\\D\ to \pwm:PWMUDB:status_2\
Aliasing \spi:BSPIM:so_send_reg\\D\ to zero
Aliasing \spi:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \spi:BSPIM:dpcounter_one_reg\\D\ to \spi:BSPIM:load_rx_data\
Removing Lhs of wire one[14] = tmpOE__red_net_0[9]
Removing Lhs of wire tmpOE__blue_net_0[17] = tmpOE__red_net_0[9]
Removing Lhs of wire \pwm:Net_68\[26] = Net_63[354]
Removing Lhs of wire \pwm:PWMUDB:ctrl_enable\[37] = \pwm:PWMUDB:control_7\[29]
Removing Lhs of wire \pwm:Net_180\[45] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:hwCapture\[48] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:hwEnable\[49] = \pwm:PWMUDB:control_7\[29]
Removing Lhs of wire \pwm:Net_178\[51] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:trig_out\[54] = tmpOE__red_net_0[9]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\R\[56] = \pwm:Net_186\[57]
Removing Lhs of wire \pwm:Net_186\[57] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\S\[58] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:final_enable\[59] = \pwm:PWMUDB:runmode_enable\[55]
Removing Lhs of wire \pwm:Net_179\[62] = tmpOE__red_net_0[9]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\R\[64] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\S\[65] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:km_tc\[66] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\R\[67] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\S\[68] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:final_kill\[71] = tmpOE__red_net_0[9]
Removing Lhs of wire \pwm:PWMUDB:add_vi_vv_MODGEN_1_1\[74] = \pwm:PWMUDB:MODULE_1:g2:a0:s_1\[313]
Removing Lhs of wire \pwm:PWMUDB:add_vi_vv_MODGEN_1_0\[76] = \pwm:PWMUDB:MODULE_1:g2:a0:s_0\[314]
Removing Lhs of wire \pwm:PWMUDB:dith_count_1\\R\[77] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:dith_count_1\\S\[78] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:dith_count_0\\R\[79] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:dith_count_0\\S\[80] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:status_6\[83] = zero[10]
Removing Rhs of wire \pwm:PWMUDB:status_5\[84] = \pwm:PWMUDB:final_kill_reg\[98]
Removing Lhs of wire \pwm:PWMUDB:status_4\[85] = zero[10]
Removing Rhs of wire \pwm:PWMUDB:status_3\[86] = \pwm:PWMUDB:fifo_full\[105]
Removing Rhs of wire \pwm:PWMUDB:status_1\[88] = \pwm:PWMUDB:cmp2_status_reg\[97]
Removing Rhs of wire \pwm:PWMUDB:status_0\[89] = \pwm:PWMUDB:cmp1_status_reg\[96]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status\[94] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:cmp2\[95] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\R\[99] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\S\[100] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\R\[101] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\S\[102] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\R\[103] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\S\[104] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_2\[106] = \pwm:PWMUDB:tc_i\[61]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_1\[107] = \pwm:PWMUDB:runmode_enable\[55]
Removing Lhs of wire \pwm:PWMUDB:cs_addr_0\[108] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:compare1\[141] = \pwm:PWMUDB:cmp1_less\[112]
Removing Lhs of wire \pwm:PWMUDB:pwm1_i\[146] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:pwm2_i\[148] = zero[10]
Removing Rhs of wire Net_72[151] = \pwm:PWMUDB:pwm_i_reg\[143]
Removing Lhs of wire \pwm:PWMUDB:pwm_temp\[154] = \pwm:PWMUDB:cmp1\[92]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_23\[195] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_22\[196] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_21\[197] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_20\[198] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_19\[199] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_18\[200] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_17\[201] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_16\[202] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_15\[203] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_14\[204] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_13\[205] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_12\[206] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_11\[207] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_10\[208] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_9\[209] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_8\[210] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_7\[211] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_6\[212] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_5\[213] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_4\[214] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_3\[215] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_2\[216] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_1\[217] = \pwm:PWMUDB:MODIN1_1\[218]
Removing Lhs of wire \pwm:PWMUDB:MODIN1_1\[218] = \pwm:PWMUDB:dith_count_1\[73]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:a_0\[219] = \pwm:PWMUDB:MODIN1_0\[220]
Removing Lhs of wire \pwm:PWMUDB:MODIN1_0\[220] = \pwm:PWMUDB:dith_count_0\[75]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[352] = tmpOE__red_net_0[9]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[353] = tmpOE__red_net_0[9]
Removing Lhs of wire Net_62[360] = zero[10]
Removing Lhs of wire \spi:Net_276\[362] = Net_112[363]
Removing Rhs of wire \spi:BSPIM:load_rx_data\[366] = \spi:BSPIM:dpcounter_one\[367]
Removing Lhs of wire \spi:BSPIM:pol_supprt\[368] = zero[10]
Removing Lhs of wire \spi:BSPIM:miso_to_dp\[369] = \spi:Net_244\[370]
Removing Lhs of wire \spi:Net_244\[370] = Net_111[463]
Removing Rhs of wire Net_108[374] = \spi:BSPIM:mosi_reg\[375]
Removing Rhs of wire \spi:BSPIM:tx_status_1\[397] = \spi:BSPIM:dpMOSI_fifo_empty\[398]
Removing Rhs of wire \spi:BSPIM:tx_status_2\[399] = \spi:BSPIM:dpMOSI_fifo_not_full\[400]
Removing Lhs of wire \spi:BSPIM:tx_status_3\[401] = \spi:BSPIM:load_rx_data\[366]
Removing Rhs of wire \spi:BSPIM:rx_status_4\[403] = \spi:BSPIM:dpMISO_fifo_full\[404]
Removing Rhs of wire \spi:BSPIM:rx_status_5\[405] = \spi:BSPIM:dpMISO_fifo_not_empty\[406]
Removing Lhs of wire \spi:BSPIM:tx_status_6\[408] = zero[10]
Removing Lhs of wire \spi:BSPIM:tx_status_5\[409] = zero[10]
Removing Lhs of wire \spi:BSPIM:rx_status_3\[410] = zero[10]
Removing Lhs of wire \spi:BSPIM:rx_status_2\[411] = zero[10]
Removing Lhs of wire \spi:BSPIM:rx_status_1\[412] = zero[10]
Removing Lhs of wire \spi:BSPIM:rx_status_0\[413] = zero[10]
Removing Lhs of wire \spi:Net_273\[423] = zero[10]
Removing Lhs of wire \spi:Net_289\[464] = zero[10]
Removing Lhs of wire tmpOE__Pin_SS_net_0[466] = tmpOE__red_net_0[9]
Removing Lhs of wire tmpOE__Pin_SCLK_net_0[472] = tmpOE__red_net_0[9]
Removing Lhs of wire tmpOE__Pin_MOSI_net_0[478] = tmpOE__red_net_0[9]
Removing Lhs of wire tmpOE__Pin_MISO_net_0[484] = tmpOE__red_net_0[9]
Removing Lhs of wire \pwm:PWMUDB:prevCapture\\D\[491] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:trig_last\\D\[492] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:prevCompare1\\D\[498] = \pwm:PWMUDB:cmp1\[92]
Removing Lhs of wire \pwm:PWMUDB:cmp1_status_reg\\D\[499] = \pwm:PWMUDB:cmp1_status\[93]
Removing Lhs of wire \pwm:PWMUDB:cmp2_status_reg\\D\[500] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:pwm_i_reg\\D\[502] = \pwm:PWMUDB:pwm_i\[144]
Removing Lhs of wire \pwm:PWMUDB:pwm1_i_reg\\D\[503] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:pwm2_i_reg\\D\[504] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:tc_i_reg\\D\[505] = \pwm:PWMUDB:status_2\[87]
Removing Lhs of wire \spi:BSPIM:so_send_reg\\D\[506] = zero[10]
Removing Lhs of wire \spi:BSPIM:mosi_pre_reg\\D\[512] = zero[10]
Removing Lhs of wire \spi:BSPIM:dpcounter_one_reg\\D\[514] = \spi:BSPIM:load_rx_data\[366]
Removing Lhs of wire \spi:BSPIM:mosi_from_dp_reg\\D\[515] = \spi:BSPIM:mosi_from_dp\[381]

------------------------------------------------------
Aliased 0 equations, 113 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__red_net_0' (cost = 0):
tmpOE__red_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:cmp1\' (cost = 0):
\pwm:PWMUDB:cmp1\ <= (\pwm:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\pwm:PWMUDB:dith_count_1\ and \pwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\spi:BSPIM:load_rx_data\' (cost = 1):
\spi:BSPIM:load_rx_data\ <= ((not \spi:BSPIM:count_4\ and not \spi:BSPIM:count_3\ and not \spi:BSPIM:count_2\ and not \spi:BSPIM:count_1\ and \spi:BSPIM:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\pwm:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \pwm:PWMUDB:dith_count_0\ and \pwm:PWMUDB:dith_count_1\)
	OR (not \pwm:PWMUDB:dith_count_1\ and \pwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \pwm:PWMUDB:final_capture\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \pwm:PWMUDB:min_kill_reg\\D\ to tmpOE__red_net_0
Aliasing \pwm:PWMUDB:ltch_kill_reg\\D\ to tmpOE__red_net_0
Aliasing \pwm:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \pwm:PWMUDB:final_capture\[110] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[323] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[333] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[343] = zero[10]
Removing Lhs of wire \pwm:PWMUDB:min_kill_reg\\D\[490] = tmpOE__red_net_0[9]
Removing Lhs of wire \pwm:PWMUDB:runmode_enable\\D\[493] = \pwm:PWMUDB:control_7\[29]
Removing Lhs of wire \pwm:PWMUDB:ltch_kill_reg\\D\[495] = tmpOE__red_net_0[9]
Removing Lhs of wire \pwm:PWMUDB:final_kill_reg\\D\[501] = zero[10]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\EEG_Project_Demo.cyprj" -dcpsoc3 EEG_Project_Demo.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.577ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 24 December 2019 23:53:23
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dmr85\Documents\PSoC Creator\EEG_Workspace\EEGfirmware\EEG_Project_Demo.cydsn\EEG_Project_Demo.cyprj -d CY8C4248LQI-BL583 EEG_Project_Demo.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \pwm:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \pwm:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \pwm:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \spi:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \spi:BSPIM:mosi_pre_reg\ from registered to combinatorial
Assigning clock ble_LFCLK to clock LFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_112_digital
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_63_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \pwm:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \spi:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => red(0)__PA ,
            pad => red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => blue(0)__PA ,
            pin_input => Net_4 ,
            pad => blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SS(0)__PA ,
            pin_input => Net_110 ,
            pad => Pin_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_SCLK(0)__PA ,
            pin_input => Net_109 ,
            pad => Pin_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_MOSI(0)__PA ,
            pin_input => Net_108 ,
            pad => Pin_MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_MISO(0)__PA ,
            fb => Net_111 ,
            pad => Pin_MISO(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\pwm:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:tc_i\
        );
        Output = \pwm:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_4, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_72
        );
        Output = Net_4 (fanout=1)

    MacroCell: Name=\spi:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              !\spi:BSPIM:count_2\ * !\spi:BSPIM:count_1\ * 
              \spi:BSPIM:count_0\
        );
        Output = \spi:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\spi:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
        );
        Output = \spi:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\spi:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\
        );
        Output = \spi:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\spi:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              !\spi:BSPIM:count_2\ * !\spi:BSPIM:count_1\ * 
              \spi:BSPIM:count_0\ * \spi:BSPIM:rx_status_4\
        );
        Output = \spi:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\pwm:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:control_7\
        );
        Output = \pwm:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\pwm:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\pwm:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwm:PWMUDB:prevCompare1\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_72, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = Net_72 (fanout=1)

    MacroCell: Name=Net_108, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_108 * !\spi:BSPIM:state_2\ * \spi:BSPIM:state_0\
            + !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\
            + !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_0\ * 
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              !\spi:BSPIM:count_2\ * \spi:BSPIM:count_1\ * 
              !\spi:BSPIM:count_0\ * !\spi:BSPIM:ld_ident\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
            + \spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:mosi_from_dp\
            + !\spi:BSPIM:state_0\ * !\spi:BSPIM:mosi_from_dp\
        );
        Output = Net_108 (fanout=2)

    MacroCell: Name=\spi:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
            + !\spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * !\spi:BSPIM:count_4\ * 
              !\spi:BSPIM:count_3\ * !\spi:BSPIM:count_2\ * 
              \spi:BSPIM:count_1\ * !\spi:BSPIM:count_0\ * 
              !\spi:BSPIM:ld_ident\
            + !\spi:BSPIM:state_2\ * \spi:BSPIM:state_0\ * 
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              \spi:BSPIM:count_2\ * !\spi:BSPIM:count_1\ * 
              \spi:BSPIM:count_0\ * !\spi:BSPIM:tx_status_1\
        );
        Output = \spi:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\spi:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
            + !\spi:BSPIM:state_2\ * \spi:BSPIM:state_0\ * 
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              \spi:BSPIM:count_2\ * !\spi:BSPIM:count_1\ * 
              \spi:BSPIM:count_0\ * !\spi:BSPIM:tx_status_1\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_0\
            + \spi:BSPIM:state_1\ * !\spi:BSPIM:state_0\ * 
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              !\spi:BSPIM:count_2\ * \spi:BSPIM:count_1\ * 
              !\spi:BSPIM:count_0\ * !\spi:BSPIM:ld_ident\
        );
        Output = \spi:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\spi:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\spi:BSPIM:state_2\ * \spi:BSPIM:state_1\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\
            + !\spi:BSPIM:state_1\ * !\spi:BSPIM:state_0\ * 
              !\spi:BSPIM:tx_status_1\
        );
        Output = \spi:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_110, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
            + !\spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * !Net_110
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * !Net_110
            + \spi:BSPIM:state_1\ * \spi:BSPIM:state_0\ * !Net_110
        );
        Output = Net_110 (fanout=2)

    MacroCell: Name=\spi:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:count_4\ * 
              !\spi:BSPIM:count_3\ * !\spi:BSPIM:count_2\ * 
              !\spi:BSPIM:count_1\ * !\spi:BSPIM:count_0\ * 
              \spi:BSPIM:load_cond\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * !\spi:BSPIM:load_cond\
            + \spi:BSPIM:state_1\ * !\spi:BSPIM:count_4\ * 
              !\spi:BSPIM:count_3\ * !\spi:BSPIM:count_2\ * 
              !\spi:BSPIM:count_1\ * !\spi:BSPIM:count_0\ * 
              \spi:BSPIM:load_cond\
            + \spi:BSPIM:state_0\ * !\spi:BSPIM:count_4\ * 
              !\spi:BSPIM:count_3\ * !\spi:BSPIM:count_2\ * 
              !\spi:BSPIM:count_1\ * !\spi:BSPIM:count_0\ * 
              \spi:BSPIM:load_cond\
        );
        Output = \spi:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\spi:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * !\spi:BSPIM:ld_ident\
            + \spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * \spi:BSPIM:ld_ident\
            + \spi:BSPIM:state_1\ * !\spi:BSPIM:state_0\ * 
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              !\spi:BSPIM:count_2\ * \spi:BSPIM:count_1\ * 
              !\spi:BSPIM:count_0\ * \spi:BSPIM:ld_ident\
        );
        Output = \spi:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\spi:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * \spi:BSPIM:cnt_enable\
            + !\spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\ * !\spi:BSPIM:cnt_enable\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\ * \spi:BSPIM:cnt_enable\
            + \spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * \spi:BSPIM:cnt_enable\
        );
        Output = \spi:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_109, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
            + \spi:BSPIM:state_1\ * \spi:BSPIM:state_0\ * Net_109
        );
        Output = Net_109 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\pwm:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_63_digital ,
            cs_addr_2 => \pwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \pwm:PWMUDB:runmode_enable\ ,
            cl0_comb => \pwm:PWMUDB:cmp1_less\ ,
            z0_comb => \pwm:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \pwm:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\spi:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_112_digital ,
            cs_addr_2 => \spi:BSPIM:state_2\ ,
            cs_addr_1 => \spi:BSPIM:state_1\ ,
            cs_addr_0 => \spi:BSPIM:state_0\ ,
            route_si => Net_111 ,
            f1_load => \spi:BSPIM:load_rx_data\ ,
            so_comb => \spi:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \spi:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \spi:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \spi:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \spi:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\pwm:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_63_digital ,
            status_3 => \pwm:PWMUDB:status_3\ ,
            status_2 => \pwm:PWMUDB:status_2\ ,
            status_0 => \pwm:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\spi:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_112_digital ,
            status_4 => \spi:BSPIM:tx_status_4\ ,
            status_3 => \spi:BSPIM:load_rx_data\ ,
            status_2 => \spi:BSPIM:tx_status_2\ ,
            status_1 => \spi:BSPIM:tx_status_1\ ,
            status_0 => \spi:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\spi:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_112_digital ,
            status_6 => \spi:BSPIM:rx_status_6\ ,
            status_5 => \spi:BSPIM:rx_status_5\ ,
            status_4 => \spi:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\pwm:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_63_digital ,
            control_7 => \pwm:PWMUDB:control_7\ ,
            control_6 => \pwm:PWMUDB:control_6\ ,
            control_5 => \pwm:PWMUDB:control_5\ ,
            control_4 => \pwm:PWMUDB:control_4\ ,
            control_3 => \pwm:PWMUDB:control_3\ ,
            control_2 => \pwm:PWMUDB:control_2\ ,
            control_1 => \pwm:PWMUDB:control_1\ ,
            control_0 => \pwm:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\spi:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_112_digital ,
            enable => \spi:BSPIM:cnt_enable\ ,
            count_6 => \spi:BSPIM:count_6\ ,
            count_5 => \spi:BSPIM:count_5\ ,
            count_4 => \spi:BSPIM:count_4\ ,
            count_3 => \spi:BSPIM:count_3\ ,
            count_2 => \spi:BSPIM:count_2\ ,
            count_1 => \spi:BSPIM:count_1\ ,
            count_0 => \spi:BSPIM:count_0\ ,
            tc => \spi:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ble:bless_isr\
        PORT MAP (
            interrupt => \ble:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   10 :   28 :   38 : 26.32 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   19 :   13 :   32 : 59.38 %
  Unique P-terms              :   39 :   25 :   64 : 60.94 %
  Total P-terms               :   44 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    4 :    0 :    4 : 100.00 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.265ms
Tech Mapping phase: Elapsed time ==> 0s.330ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
red(0)                              : [IOP=(2)][IoId=(6)]                
blue(0)                             : [IOP=(3)][IoId=(7)]                
Pin_SS(0)                           : [IOP=(1)][IoId=(3)]                
Pin_SCLK(0)                         : [IOP=(1)][IoId=(0)]                
Pin_MOSI(0)                         : [IOP=(0)][IoId=(5)]                
Pin_MISO(0)                         : [IOP=(1)][IoId=(2)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\ble:cy_m0s8_ble\                   : BLE_[FFB(BLE,0)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.2290910s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.465ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0035002 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.00
                   Pterms :            6.67
               Macrocells :            3.17
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.75 :       4.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\spi:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * \spi:BSPIM:cnt_enable\
            + !\spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\ * !\spi:BSPIM:cnt_enable\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\ * \spi:BSPIM:cnt_enable\
            + \spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * \spi:BSPIM:cnt_enable\
        );
        Output = \spi:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwm:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:tc_i\
        );
        Output = \pwm:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_72
        );
        Output = Net_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_72, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:runmode_enable\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = Net_72 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pwm:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:control_7\
        );
        Output = \pwm:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\pwm:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\pwm:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pwm:PWMUDB:prevCompare1\ * \pwm:PWMUDB:cmp1_less\
        );
        Output = \pwm:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\pwm:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_63_digital ,
        cs_addr_2 => \pwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \pwm:PWMUDB:runmode_enable\ ,
        cl0_comb => \pwm:PWMUDB:cmp1_less\ ,
        z0_comb => \pwm:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \pwm:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\pwm:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_63_digital ,
        status_3 => \pwm:PWMUDB:status_3\ ,
        status_2 => \pwm:PWMUDB:status_2\ ,
        status_0 => \pwm:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\pwm:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_63_digital ,
        control_7 => \pwm:PWMUDB:control_7\ ,
        control_6 => \pwm:PWMUDB:control_6\ ,
        control_5 => \pwm:PWMUDB:control_5\ ,
        control_4 => \pwm:PWMUDB:control_4\ ,
        control_3 => \pwm:PWMUDB:control_3\ ,
        control_2 => \pwm:PWMUDB:control_2\ ,
        control_1 => \pwm:PWMUDB:control_1\ ,
        control_0 => \pwm:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
statusicell: Name =\spi:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_112_digital ,
        status_4 => \spi:BSPIM:tx_status_4\ ,
        status_3 => \spi:BSPIM:load_rx_data\ ,
        status_2 => \spi:BSPIM:tx_status_2\ ,
        status_1 => \spi:BSPIM:tx_status_1\ ,
        status_0 => \spi:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\spi:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:count_4\ * 
              !\spi:BSPIM:count_3\ * !\spi:BSPIM:count_2\ * 
              !\spi:BSPIM:count_1\ * !\spi:BSPIM:count_0\ * 
              \spi:BSPIM:load_cond\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * !\spi:BSPIM:load_cond\
            + \spi:BSPIM:state_1\ * !\spi:BSPIM:count_4\ * 
              !\spi:BSPIM:count_3\ * !\spi:BSPIM:count_2\ * 
              !\spi:BSPIM:count_1\ * !\spi:BSPIM:count_0\ * 
              \spi:BSPIM:load_cond\
            + \spi:BSPIM:state_0\ * !\spi:BSPIM:count_4\ * 
              !\spi:BSPIM:count_3\ * !\spi:BSPIM:count_2\ * 
              !\spi:BSPIM:count_1\ * !\spi:BSPIM:count_0\ * 
              \spi:BSPIM:load_cond\
        );
        Output = \spi:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\spi:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * !\spi:BSPIM:ld_ident\
            + \spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * \spi:BSPIM:ld_ident\
            + \spi:BSPIM:state_1\ * !\spi:BSPIM:state_0\ * 
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              !\spi:BSPIM:count_2\ * \spi:BSPIM:count_1\ * 
              !\spi:BSPIM:count_0\ * \spi:BSPIM:ld_ident\
        );
        Output = \spi:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\spi:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              !\spi:BSPIM:count_2\ * !\spi:BSPIM:count_1\ * 
              \spi:BSPIM:count_0\ * \spi:BSPIM:rx_status_4\
        );
        Output = \spi:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_110, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
            + !\spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * !Net_110
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * !Net_110
            + \spi:BSPIM:state_1\ * \spi:BSPIM:state_0\ * !Net_110
        );
        Output = Net_110 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_109, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
            + \spi:BSPIM:state_1\ * \spi:BSPIM:state_0\ * Net_109
        );
        Output = Net_109 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\spi:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_112_digital ,
        status_6 => \spi:BSPIM:rx_status_6\ ,
        status_5 => \spi:BSPIM:rx_status_5\ ,
        status_4 => \spi:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_108, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_108 * !\spi:BSPIM:state_2\ * \spi:BSPIM:state_0\
            + !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\
            + !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_0\ * 
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              !\spi:BSPIM:count_2\ * \spi:BSPIM:count_1\ * 
              !\spi:BSPIM:count_0\ * !\spi:BSPIM:ld_ident\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
            + \spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:mosi_from_dp\
            + !\spi:BSPIM:state_0\ * !\spi:BSPIM:mosi_from_dp\
        );
        Output = Net_108 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\spi:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              !\spi:BSPIM:count_2\ * !\spi:BSPIM:count_1\ * 
              \spi:BSPIM:count_0\
        );
        Output = \spi:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\spi:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
        );
        Output = \spi:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\spi:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\
        );
        Output = \spi:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\spi:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
            + !\spi:BSPIM:state_2\ * \spi:BSPIM:state_0\ * 
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              \spi:BSPIM:count_2\ * !\spi:BSPIM:count_1\ * 
              \spi:BSPIM:count_0\ * !\spi:BSPIM:tx_status_1\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_0\
            + \spi:BSPIM:state_1\ * !\spi:BSPIM:state_0\ * 
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              !\spi:BSPIM:count_2\ * \spi:BSPIM:count_1\ * 
              !\spi:BSPIM:count_0\ * !\spi:BSPIM:ld_ident\
        );
        Output = \spi:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\spi:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\ * 
              \spi:BSPIM:state_0\
            + !\spi:BSPIM:state_2\ * \spi:BSPIM:state_1\ * 
              !\spi:BSPIM:state_0\ * !\spi:BSPIM:count_4\ * 
              !\spi:BSPIM:count_3\ * !\spi:BSPIM:count_2\ * 
              \spi:BSPIM:count_1\ * !\spi:BSPIM:count_0\ * 
              !\spi:BSPIM:ld_ident\
            + !\spi:BSPIM:state_2\ * \spi:BSPIM:state_0\ * 
              !\spi:BSPIM:count_4\ * !\spi:BSPIM:count_3\ * 
              \spi:BSPIM:count_2\ * !\spi:BSPIM:count_1\ * 
              \spi:BSPIM:count_0\ * !\spi:BSPIM:tx_status_1\
        );
        Output = \spi:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\spi:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_112_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\spi:BSPIM:state_2\ * \spi:BSPIM:state_1\
            + \spi:BSPIM:state_2\ * !\spi:BSPIM:state_1\
            + !\spi:BSPIM:state_1\ * !\spi:BSPIM:state_0\ * 
              !\spi:BSPIM:tx_status_1\
        );
        Output = \spi:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\spi:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_112_digital ,
        cs_addr_2 => \spi:BSPIM:state_2\ ,
        cs_addr_1 => \spi:BSPIM:state_1\ ,
        cs_addr_0 => \spi:BSPIM:state_0\ ,
        route_si => Net_111 ,
        f1_load => \spi:BSPIM:load_rx_data\ ,
        so_comb => \spi:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \spi:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \spi:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \spi:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \spi:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\spi:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_112_digital ,
        enable => \spi:BSPIM:cnt_enable\ ,
        count_6 => \spi:BSPIM:count_6\ ,
        count_5 => \spi:BSPIM:count_5\ ,
        count_4 => \spi:BSPIM:count_4\ ,
        count_3 => \spi:BSPIM:count_3\ ,
        count_2 => \spi:BSPIM:count_2\ ,
        count_1 => \spi:BSPIM:count_1\ ,
        count_0 => \spi:BSPIM:count_0\ ,
        tc => \spi:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\ble:bless_isr\
        PORT MAP (
            interrupt => \ble:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_MOSI(0)__PA ,
        pin_input => Net_108 ,
        pad => Pin_MOSI(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SCLK(0)__PA ,
        pin_input => Net_109 ,
        pad => Pin_SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_MISO(0)__PA ,
        fb => Net_111 ,
        pad => Pin_MISO(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_SS(0)__PA ,
        pin_input => Net_110 ,
        pad => Pin_SS(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => red(0)__PA ,
        pad => red(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=7]: 
Pin : Name = blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => blue(0)__PA ,
        pin_input => Net_4 ,
        pad => blue(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_112_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_63_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\ble:cy_m0s8_ble\
        PORT MAP (
            interrupt => \ble:Net_15\ ,
            rfctrl_extpa_en => Net_120 );
        Properties:
        {
            cy_registers = ""
        }
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+------------
   0 |   5 |     * |      NONE |         CMOS_OUT | Pin_MOSI(0) | In(Net_108)
-----+-----+-------+-----------+------------------+-------------+------------
   1 |   0 |     * |      NONE |         CMOS_OUT | Pin_SCLK(0) | In(Net_109)
     |   2 |     * |      NONE |     HI_Z_DIGITAL | Pin_MISO(0) | FB(Net_111)
     |   3 |     * |      NONE |         CMOS_OUT |   Pin_SS(0) | In(Net_110)
-----+-----+-------+-----------+------------------+-------------+------------
   2 |   6 |     * |      NONE |         CMOS_OUT |      red(0) | 
-----+-----+-------+-----------+------------------+-------------+------------
   3 |   7 |     * |      NONE |         CMOS_OUT |     blue(0) | In(Net_4)
-----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.081ms
Digital Placement phase: Elapsed time ==> 1s.487ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/3/256dma/route_arch-rrg.cydata" --vh2-path "EEG_Project_Demo_r.vh2" --pcf-path "EEG_Project_Demo.pco" --des-name "EEG_Project_Demo" --dsf-path "EEG_Project_Demo.dsf" --sdc-path "EEG_Project_Demo.sdc" --lib-path "EEG_Project_Demo_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.534ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in EEG_Project_Demo_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.430ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.318ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.850ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.854ms
API generation phase: Elapsed time ==> 6s.132ms
Dependency generation phase: Elapsed time ==> 0s.041ms
Cleanup phase: Elapsed time ==> 0s.000ms
