Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 13 17:18:57 2023
| Host         : james-surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    54 |
| Unused register locations in slices containing registers |   106 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      6 |            1 |
|      8 |            4 |
|     10 |            1 |
|     12 |            1 |
|     14 |            2 |
|    16+ |           42 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             334 |           75 |
| No           | No                    | Yes                    |            2166 |          277 |
| No           | Yes                   | No                     |             500 |           74 |
| Yes          | No                    | No                     |             216 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             454 |           65 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                 Enable Signal                                |                               Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+
| ~clk625                                            |                                                                              |                                                                              |                1 |              2 |
|  task4A/SLOW_CLOCK                                 |                                                                              |                                                                              |                1 |              2 |
|  nolabel_line51/nolabel_line130/nolabel_line20/CLK |                                                                              |                                                                              |                1 |              4 |
|  nolabel_line51/nolabel_line93/state0              |                                                                              |                                                                              |                1 |              6 |
|  clock_IBUF_BUFG                                   |                                                                              | nolabel_line51/nolabel_line93/Inst_Ps2Interface/clk_inter0                   |                1 |              8 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/Inst_Ps2Interface/shift_frame                  | nolabel_line51/nolabel_line93/Inst_Ps2Interface/reset_bit_count              |                2 |              8 |
|  clock_IBUF_BUFG                                   |                                                                              | nolabel_line51/nolabel_line93/Inst_Ps2Interface/data_inter0                  |                1 |              8 |
|  clock_IBUF_BUFG                                   | nolabel_line51/led[3]_i_1_n_0                                                |                                                                              |                2 |              8 |
|  nolabel_line51/pt/colour_chooser_reg[15]_i_2_n_0  |                                                                              |                                                                              |                2 |             10 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/Inst_Ps2Interface/right_down_reg               |                                                                              |                1 |             12 |
|  clock_IBUF_BUFG                                   | nolabel_line51/oled_data[15]_i_2__1_n_0                                      | nolabel_line51/oled_data[15]_i_1__0_n_0                                      |                3 |             14 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | nolabel_line51/nolabel_line93/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |             14 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/write_data                                     |                                                                              |                3 |             16 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/Inst_Ps2Interface/load_rx_data                 |                                                                              |                3 |             16 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/Inst_Ps2Interface/x_inc_reg[0]                 |                                                                              |                2 |             16 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/Inst_Ps2Interface/y_inc_reg[0]                 |                                                                              |                3 |             16 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                                              |                2 |             20 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | nolabel_line51/nolabel_line93/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             22 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/y_new_reg_n_0                                  |                                                                              |                4 |             24 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/x_new_reg_n_0                                  |                                                                              |                4 |             24 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line93/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | nolabel_line51/nolabel_line93/Inst_Ps2Interface/clear                        |                4 |             28 |
| ~clk625                                            |                                                                              | btnC_IBUF                                                                    |                5 |             34 |
|  nolabel_line51/nolabel_line93/left                |                                                                              |                                                                              |                7 |             36 |
| ~clk625                                            | nolabel_line51/nolabel_line78/delay[0]_i_1_n_0                               | btnC_IBUF                                                                    |                5 |             40 |
|  clock_IBUF_BUFG                                   |                                                                              | nolabel_line51/nolabel_line93/reset_timeout_cnt_reg_n_0                      |                5 |             48 |
|  clock_IBUF_BUFG                                   |                                                                              | nolabel_line51/nolabel_line93/reset_periodic_check_cnt__0                    |                7 |             52 |
|  clock_IBUF_BUFG                                   |                                                                              | nolabel_line51/pt/clock_mouse/clear                                          |                8 |             64 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line119/p_0_in                                        |                                                                              |                8 |             64 |
| ~clk625                                            | nolabel_line51/nolabel_line78/FSM_onehot_state[31]_i_1__0_n_0                | btnC_IBUF                                                                    |               10 |             64 |
|  task4A/SLOW_CLOCK                                 |                                                                              | nolabel_line51/task4A/halfsecs[32]_i_1_n_0                                   |                8 |             64 |
|  clock_IBUF_BUFG                                   |                                                                              | nolabel_line51/clk6p25m/clear                                                |                9 |             66 |
|  clock_IBUF_BUFG                                   |                                                                              | nolabel_line51/nolabel_line130/nolabel_line20/clear                          |                9 |             66 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line119/DEBOUNCE_LEFT                                 | nolabel_line51/nolabel_line119/DEBOUNCE_LEFT[0]_i_1_n_0                      |                9 |             66 |
|  clock_IBUF_BUFG                                   | nolabel_line51/task4A/orange_on                                              | nolabel_line51/task4A/twohertz/COUNT                                         |                9 |             66 |
|  clock_IBUF_BUFG                                   | nolabel_line51/task4A/sel                                                    | nolabel_line51/task4A/clear                                                  |                9 |             66 |
|  clock_IBUF_BUFG                                   | nolabel_line51/nolabel_line119/DEBOUNCE_RIGHT[0]_i_2_n_0                     | nolabel_line51/nolabel_line119/DEBOUNCE_RIGHT[0]_i_1_n_0                     |                9 |             66 |
| ~clk625                                            |                                                                              | nolabel_line51/nolabel_line78/spi_word[39]_i_1_n_0                           |               21 |             90 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[1][0]                           |               18 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[129][0]                         |               16 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[161][1]                         |               18 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[65][1]                          |               17 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[129][2]                         |               21 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[193][0]                         |               20 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[193][1]                         |               14 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[193][2]                         |               19 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[1][1]                           |               16 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[1][2]                           |               14 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[257][1]                         |               15 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[257][2]                         |               14 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[65][0]                          |               16 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[65][2]                          |               17 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/pixel_data_reg[257][0]                         |               13 |            128 |
|  pt/clockMouse                                     |                                                                              | nolabel_line51/nolabel_line93/right                                          |               29 |            246 |
|  clock_IBUF_BUFG                                   |                                                                              |                                                                              |               62 |            274 |
+----------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+


