/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  reg [60:0] celloutsig_0_10z;
  reg [14:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [31:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [20:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [4:0] celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [26:0] celloutsig_1_2z;
  reg [30:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = ~(celloutsig_0_10z[53] & celloutsig_0_5z);
  assign celloutsig_1_13z = !(celloutsig_1_10z[1] ? celloutsig_1_10z[1] : celloutsig_1_8z);
  assign celloutsig_0_4z = { in_data[88:87], celloutsig_0_3z } + in_data[8:2];
  assign celloutsig_1_12z = { celloutsig_1_9z[14:2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_5z } + in_data[135:115];
  assign celloutsig_1_16z = { celloutsig_1_9z[16], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_13z } + { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_0_3z = celloutsig_0_2z[7:3] / { 1'h1, celloutsig_0_2z[5:2] };
  assign celloutsig_0_7z = { in_data[82:57], celloutsig_0_6z, celloutsig_0_3z } / { 1'h1, celloutsig_0_2z[7:3], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[140:130], celloutsig_1_0z } > { in_data[167:158], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z[14:6], celloutsig_1_4z, celloutsig_1_0z } > in_data[133:123];
  assign celloutsig_0_5z = celloutsig_0_2z[2:0] > celloutsig_0_1z[9:7];
  assign celloutsig_1_18z = celloutsig_1_6z[11:4] > { celloutsig_1_8z, celloutsig_1_16z };
  assign celloutsig_0_6z = in_data[53:45] > { celloutsig_0_2z[6:1], celloutsig_0_0z };
  assign celloutsig_0_42z = { celloutsig_0_33z[13:10], celloutsig_0_6z, celloutsig_0_9z } && { celloutsig_0_8z[6:0], celloutsig_0_6z };
  assign celloutsig_0_44z = celloutsig_0_43z ? { celloutsig_0_9z, celloutsig_0_15z } : { celloutsig_0_1z[8:6], celloutsig_0_23z };
  assign celloutsig_1_2z = in_data[103] ? in_data[150:124] : { in_data[128:104], 1'h0, in_data[102] };
  assign celloutsig_1_19z = celloutsig_1_4z ? { celloutsig_1_15z[6:0], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_0z } : celloutsig_1_12z[9:0];
  assign celloutsig_1_8z = celloutsig_1_6z[10:5] != { celloutsig_1_3z[30:26], celloutsig_1_5z };
  assign celloutsig_0_15z = celloutsig_0_10z[58:54] != celloutsig_0_4z[6:2];
  assign celloutsig_0_18z = { celloutsig_0_2z[12:11], celloutsig_0_3z } != celloutsig_0_1z[16:10];
  assign celloutsig_0_33z = - { celloutsig_0_1z[16:2], celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_1_6z = - { in_data[148:138], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z } | { celloutsig_1_2z[17:15], celloutsig_1_8z };
  assign celloutsig_1_15z = { in_data[106:96], celloutsig_1_11z } | celloutsig_1_9z[14:0];
  assign celloutsig_0_8z = { celloutsig_0_1z[11:6], celloutsig_0_0z, celloutsig_0_6z } | { in_data[82:74], celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_7z[20:5] | { celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_1_7z = | { celloutsig_1_6z[7:0], celloutsig_1_1z };
  assign celloutsig_0_43z = celloutsig_0_41z[4] & celloutsig_0_42z;
  assign celloutsig_1_0z = in_data[100] & in_data[179];
  assign celloutsig_1_4z = ^ celloutsig_1_3z[8:4];
  assign celloutsig_0_9z = in_data[30:28] >> celloutsig_0_1z[8:6];
  assign celloutsig_0_41z = { celloutsig_0_17z[7:5], celloutsig_0_0z } >>> { celloutsig_0_4z[2:0], celloutsig_0_9z };
  assign celloutsig_1_9z = celloutsig_1_2z[18:2] >>> { in_data[146:144], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_10z = { in_data[115], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z } >>> celloutsig_1_3z[9:5];
  assign celloutsig_0_1z = { in_data[17:7], celloutsig_0_0z, celloutsig_0_0z } >>> in_data[36:20];
  assign celloutsig_0_2z = in_data[63:50] >>> celloutsig_0_1z[15:2];
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[58:56];
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 31'h00000000;
    else if (!clkin_data[32]) celloutsig_1_3z = in_data[143:113];
  always_latch
    if (clkin_data[128]) celloutsig_1_14z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_14z = { celloutsig_1_10z[3:0], celloutsig_1_5z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_10z = 61'h0000000000000000;
    else if (!clkin_data[0]) celloutsig_0_10z = { in_data[58:20], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_13z = 15'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_13z = { celloutsig_0_2z[7], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z };
  assign { out_data[128], out_data[105:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
