{"Source Block": ["oh/mio/hdl/mtx.v@51:61@HdlIdDef", "   wire\t\t\tfifo_wait;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tfull;\t\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tio_access;\t\t// From par2ser of oh_par2ser.v\n   wire [2*N-1:0]\tio_packet;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_wait;\t\t// From mtx_io of mtx_io.v\n   wire\t\t\tprog_full;\t\t// From fifo of oh_fifo_cdc.v\n   // End of automatics\n\n   //########################################\n   //# SYNCHRONIZATION FIFO\n   //########################################\n"], "Clone Blocks": [["oh/mio/hdl/mtx.v@43:53", "  \n   // End of automatics\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tempty;\t\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tfifo_access;\t\t// From fifo of oh_fifo_cdc.v\n   wire [PW-1:0]\tfifo_packet;\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tfifo_wait;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tfull;\t\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tio_access;\t\t// From par2ser of oh_par2ser.v\n"], ["oh/mio/hdl/mtx.v@50:60", "   wire [PW-1:0]\tfifo_packet;\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tfifo_wait;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tfull;\t\t\t// From fifo of oh_fifo_cdc.v\n   wire\t\t\tio_access;\t\t// From par2ser of oh_par2ser.v\n   wire [2*N-1:0]\tio_packet;\t\t// From par2ser of oh_par2ser.v\n   wire\t\t\tio_wait;\t\t// From mtx_io of mtx_io.v\n   wire\t\t\tprog_full;\t\t// From fifo of oh_fifo_cdc.v\n   // End of automatics\n\n   //########################################\n   //# SYNCHRONIZATION FIFO\n"]], "Diff Content": {"Delete": [[56, "   wire\t\t\tprog_full;\t\t// From fifo of oh_fifo_cdc.v\n"]], "Add": []}}