// Seed: 282322675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12, id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri1 id_5
    , id_12,
    input supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wand id_9,
    output uwire id_10
);
  wor id_13 = id_8;
  xnor (id_5, id_2, id_12, id_4, id_6, id_8, id_7, id_0, id_13);
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12
  );
  assign id_5 = id_0;
endmodule
