# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Dec 10 2017 21:40:37

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
	5::Path Details for Clock Relationship Summary
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: D[0]
			6.1.2::Path details for port: D[1]
			6.1.3::Path details for port: D[2]
			6.1.4::Path details for port: D[3]
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: SEG1[0]
			6.2.2::Path details for port: SEG1[1]
			6.2.3::Path details for port: SEG1[2]
			6.2.4::Path details for port: SEG1[3]
			6.2.5::Path details for port: SEG1[4]
			6.2.6::Path details for port: SEG1[5]
			6.2.7::Path details for port: SEG1[6]
			6.2.8::Path details for port: SEG2[0]
			6.2.9::Path details for port: SEG2[1]
			6.2.10::Path details for port: SEG2[2]
			6.2.11::Path details for port: SEG2[3]
			6.2.12::Path details for port: SEG2[4]
			6.2.13::Path details for port: SEG2[5]
			6.2.14::Path details for port: SEG2[6]
		6.3::PI to PO Path Details
			6.3.1::Path details for port: leds[0]
			6.3.2::Path details for port: leds[1]
			6.3.3::Path details for port: leds[2]
			6.3.4::Path details for port: leds[3]
		6.4::Hold Times Path Details
			6.4.1::Path details for port: D[0]
			6.4.2::Path details for port: D[1]
			6.4.3::Path details for port: D[2]
			6.4.4::Path details for port: D[3]
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: SEG1[0]
			6.5.2::Path details for port: SEG1[1]
			6.5.3::Path details for port: SEG1[2]
			6.5.4::Path details for port: SEG1[3]
			6.5.5::Path details for port: SEG1[4]
			6.5.6::Path details for port: SEG1[5]
			6.5.7::Path details for port: SEG1[6]
			6.5.8::Path details for port: SEG2[0]
			6.5.9::Path details for port: SEG2[1]
			6.5.10::Path details for port: SEG2[2]
			6.5.11::Path details for port: SEG2[3]
			6.5.12::Path details for port: SEG2[4]
			6.5.13::Path details for port: SEG2[5]
			6.5.14::Path details for port: SEG2[6]
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: leds[0]
			6.6.2::Path details for port: leds[1]
			6.6.3::Path details for port: leds[2]
			6.6.4::Path details for port: leds[3]
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: seg_test|CLK  | N/A  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
D[0]       CLK         1333         seg_test|CLK:R         
D[1]       CLK         1235         seg_test|CLK:R         
D[2]       CLK         1453         seg_test|CLK:R         
D[3]       CLK         1523         seg_test|CLK:R         


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
SEG1[0]    CLK         9911          seg_test|CLK:R         
SEG1[1]    CLK         10627         seg_test|CLK:R         
SEG1[2]    CLK         9785          seg_test|CLK:R         
SEG1[3]    CLK         10991         seg_test|CLK:R         
SEG1[4]    CLK         11181         seg_test|CLK:R         
SEG1[5]    CLK         11153         seg_test|CLK:R         
SEG1[6]    CLK         10781         seg_test|CLK:R         
SEG2[0]    CLK         10087         seg_test|CLK:R         
SEG2[1]    CLK         10234         seg_test|CLK:R         
SEG2[2]    CLK         10234         seg_test|CLK:R         
SEG2[3]    CLK         9548          seg_test|CLK:R         
SEG2[4]    CLK         9232          seg_test|CLK:R         
SEG2[5]    CLK         9232          seg_test|CLK:R         
SEG2[6]    CLK         8861          seg_test|CLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
D[0]               leds[0]             7920        
D[1]               leds[1]             7920        
D[2]               leds[2]             9049        
D[3]               leds[3]             8712        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
D[0]       CLK         -154        seg_test|CLK:R         
D[1]       CLK         -154        seg_test|CLK:R         
D[2]       CLK         -154        seg_test|CLK:R         
D[3]       CLK         -154        seg_test|CLK:R         


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
SEG1[0]    CLK         9555                  seg_test|CLK:R         
SEG1[1]    CLK         10242                 seg_test|CLK:R         
SEG1[2]    CLK         9457                  seg_test|CLK:R         
SEG1[3]    CLK         10607                 seg_test|CLK:R         
SEG1[4]    CLK         10740                 seg_test|CLK:R         
SEG1[5]    CLK         10712                 seg_test|CLK:R         
SEG1[6]    CLK         10390                 seg_test|CLK:R         
SEG2[0]    CLK         9716                  seg_test|CLK:R         
SEG2[1]    CLK         9927                  seg_test|CLK:R         
SEG2[2]    CLK         9927                  seg_test|CLK:R         
SEG2[3]    CLK         9135                  seg_test|CLK:R         
SEG2[4]    CLK         8799                  seg_test|CLK:R         
SEG2[5]    CLK         8799                  seg_test|CLK:R         
SEG2[6]    CLK         8441                  seg_test|CLK:R         


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
D[0]               leds[0]             7521                
D[1]               leds[1]             7521                
D[2]               leds[2]             8706                
D[3]               leds[3]             8320                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary

 =====================================================================
                    End of Path Details for Clock Frequency Summary
 #####################################################################


 #####################################################################
                    5::Path Details for Clock Relationship Summary
 =====================================================================


 =====================================================================
                    End of Path Details for Clock Relationship Summary
 #####################################################################


 #####################################################################
                    6::Path Details for DataSheet
 =====================================================================


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: D[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[0]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Setup Time        : 1333


Data Path Delay                3778
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1333

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[0]                              seg_test                   0      0                  RISE  1       
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
leds_c_0_pad_iopad/DOUT           IO_PAD                     510    510                RISE  1       
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__75/I                           Odrv12                     0      1127               RISE  1       
I__75/O                           Odrv12                     491    1618               RISE  1       
I__76/I                           Span12Mux_v                0      1618               RISE  1       
I__76/O                           Span12Mux_v                491    2109               RISE  1       
I__79/I                           Sp12to4                    0      2109               RISE  1       
I__79/O                           Sp12to4                    428    2537               RISE  1       
I__82/I                           Span4Mux_v                 0      2537               RISE  1       
I__82/O                           Span4Mux_v                 351    2888               RISE  1       
I__85/I                           Span4Mux_h                 0      2888               RISE  1       
I__85/O                           Span4Mux_h                 302    3189               RISE  1       
I__87/I                           LocalMux                   0      3189               RISE  1       
I__87/O                           LocalMux                   330    3519               RISE  1       
I__90/I                           InMux                      0      3519               RISE  1       
I__90/O                           InMux                      259    3778               RISE  1       
decoder.SEG_i3_LC_5_11_6/in0      LogicCell40_SEQ_MODE_1000  0      3778               RISE  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.1.2::Path details for port: D[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[1]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Setup Time        : 1235


Data Path Delay                3778
+ Setup Time                    372
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1235

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[1]                              seg_test                   0      0                  RISE  1       
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
leds_c_1_pad_iopad/DOUT           IO_PAD                     510    510                RISE  1       
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__95/I                           Odrv12                     0      1127               RISE  1       
I__95/O                           Odrv12                     491    1618               RISE  1       
I__96/I                           Span12Mux_v                0      1618               RISE  1       
I__96/O                           Span12Mux_v                491    2109               RISE  1       
I__99/I                           Sp12to4                    0      2109               RISE  1       
I__99/O                           Sp12to4                    428    2537               RISE  1       
I__102/I                          Span4Mux_v                 0      2537               RISE  1       
I__102/O                          Span4Mux_v                 351    2888               RISE  1       
I__105/I                          Span4Mux_h                 0      2888               RISE  1       
I__105/O                          Span4Mux_h                 302    3189               RISE  1       
I__108/I                          LocalMux                   0      3189               RISE  1       
I__108/O                          LocalMux                   330    3519               RISE  1       
I__110/I                          InMux                      0      3519               RISE  1       
I__110/O                          InMux                      259    3778               RISE  1       
I__116/I                          CascadeMux                 0      3778               RISE  1       
I__116/O                          CascadeMux                 0      3778               RISE  1       
decoder.SEG_i2_LC_5_11_1/in2      LogicCell40_SEQ_MODE_1000  0      3778               RISE  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.1.3::Path details for port: D[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[2]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Setup Time        : 1453


Data Path Delay                3968
+ Setup Time                    400
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1453

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[2]                              seg_test                   0      0                  RISE  1       
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
leds_c_2_pad_iopad/DOUT           IO_PAD                     510    510                RISE  1       
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__119/I                          Odrv12                     0      1127               RISE  1       
I__119/O                          Odrv12                     491    1618               RISE  1       
I__120/I                          Span12Mux_v                0      1618               RISE  1       
I__120/O                          Span12Mux_v                491    2109               RISE  1       
I__122/I                          Span12Mux_h                0      2109               RISE  1       
I__122/O                          Span12Mux_h                491    2600               RISE  1       
I__125/I                          Sp12to4                    0      2600               RISE  1       
I__125/O                          Sp12to4                    428    3028               RISE  1       
I__128/I                          Span4Mux_v                 0      3028               RISE  1       
I__128/O                          Span4Mux_v                 351    3379               RISE  1       
I__130/I                          LocalMux                   0      3379               RISE  1       
I__130/O                          LocalMux                   330    3708               RISE  1       
I__132/I                          InMux                      0      3708               RISE  1       
I__132/O                          InMux                      259    3968               RISE  1       
decoder.SEG_i2_LC_5_11_1/in1      LogicCell40_SEQ_MODE_1000  0      3968               RISE  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.1.4::Path details for port: D[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[3]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Setup Time        : 1523


Data Path Delay                3968
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                 1523

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[3]                              seg_test                   0      0                  RISE  1       
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
leds_c_3_pad_iopad/DOUT           IO_PAD                     510    510                RISE  1       
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__144/I                          Odrv12                     0      1127               RISE  1       
I__144/O                          Odrv12                     491    1618               RISE  1       
I__146/I                          Span12Mux_v                0      1618               RISE  1       
I__146/O                          Span12Mux_v                491    2109               RISE  1       
I__149/I                          Span12Mux_h                0      2109               RISE  1       
I__149/O                          Span12Mux_h                491    2600               RISE  1       
I__152/I                          Sp12to4                    0      2600               RISE  1       
I__152/O                          Sp12to4                    428    3028               RISE  1       
I__155/I                          Span4Mux_v                 0      3028               RISE  1       
I__155/O                          Span4Mux_v                 351    3379               RISE  1       
I__163/I                          LocalMux                   0      3379               RISE  1       
I__163/O                          LocalMux                   330    3708               RISE  1       
I__165/I                          InMux                      0      3708               RISE  1       
I__165/O                          InMux                      259    3968               RISE  1       
decoder.SEG_i1_LC_6_9_3/in0       LogicCell40_SEQ_MODE_1000  0      3968               RISE  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__64/I                                    ClkMux                     0      2607               RISE  1       
I__64/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: SEG1[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[0]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9911


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6456
---------------------------- ------
Clock To Out Delay             9911

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__64/I                                    ClkMux                     0      2607               RISE  1       
I__64/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i1_LC_6_9_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__65/I                          Odrv12                     0      3455               FALL  1       
I__65/O                          Odrv12                     540    3995               FALL  1       
I__67/I                          Span12Mux_h                0      3995               FALL  1       
I__67/O                          Span12Mux_h                540    4535               FALL  1       
I__69/I                          Span12Mux_s5_h             0      4535               FALL  1       
I__69/O                          Span12Mux_s5_h             259    4795               FALL  1       
I__71/I                          LocalMux                   0      4795               FALL  1       
I__71/O                          LocalMux                   309    5103               FALL  1       
I__73/I                          IoInMux                    0      5103               FALL  1       
I__73/O                          IoInMux                    217    5321               FALL  1       
SEG1_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5321               FALL  1       
SEG1_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7558               FALL  1       
SEG1_pad_0_iopad/DIN             IO_PAD                     0      7558               FALL  1       
SEG1_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2353   9911               FALL  1       
SEG1[0]                          seg_test                   0      9911               FALL  1       

6.2.2::Path details for port: SEG1[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[1]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10627


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7172
---------------------------- ------
Clock To Out Delay            10627

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i2_LC_5_11_1/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__37/I                          Odrv12                     0      3455               FALL  1       
I__37/O                          Odrv12                     540    3995               FALL  1       
I__39/I                          Span12Mux_h                0      3995               FALL  1       
I__39/O                          Span12Mux_h                540    4535               FALL  1       
I__41/I                          Sp12to4                    0      4535               FALL  1       
I__41/O                          Sp12to4                    449    4984               FALL  1       
I__43/I                          Span4Mux_s2_h              0      4984               FALL  1       
I__43/O                          Span4Mux_s2_h              203    5188               FALL  1       
I__45/I                          IoSpan4Mux                 0      5188               FALL  1       
I__45/O                          IoSpan4Mux                 323    5510               FALL  1       
I__47/I                          LocalMux                   0      5510               FALL  1       
I__47/O                          LocalMux                   309    5819               FALL  1       
I__49/I                          IoInMux                    0      5819               FALL  1       
I__49/O                          IoInMux                    217    6036               FALL  1       
SEG1_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6036               FALL  1       
SEG1_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8273               FALL  1       
SEG1_pad_1_iopad/DIN             IO_PAD                     0      8273               FALL  1       
SEG1_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   10627              FALL  1       
SEG1[1]                          seg_test                   0      10627              FALL  1       

6.2.3::Path details for port: SEG1[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[2]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9785


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6330
---------------------------- ------
Clock To Out Delay             9785

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i3_LC_5_11_6/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__169/I                         Odrv12                     0      3455               FALL  1       
I__169/O                         Odrv12                     540    3995               FALL  1       
I__171/I                         Span12Mux_h                0      3995               FALL  1       
I__171/O                         Span12Mux_h                540    4535               FALL  1       
I__173/I                         Span12Mux_s1_h             0      4535               FALL  1       
I__173/O                         Span12Mux_s1_h             133    4669               FALL  1       
I__175/I                         LocalMux                   0      4669               FALL  1       
I__175/O                         LocalMux                   309    4977               FALL  1       
I__177/I                         IoInMux                    0      4977               FALL  1       
I__177/O                         IoInMux                    217    5195               FALL  1       
SEG1_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5195               FALL  1       
SEG1_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7432               FALL  1       
SEG1_pad_2_iopad/DIN             IO_PAD                     0      7432               FALL  1       
SEG1_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2353   9785               FALL  1       
SEG1[2]                          seg_test                   0      9785               FALL  1       

6.2.4::Path details for port: SEG1[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[3]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10991


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7536
---------------------------- ------
Clock To Out Delay            10991

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i4_LC_5_11_2/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__213/I                         Odrv12                     0      3455               FALL  1       
I__213/O                         Odrv12                     540    3995               FALL  1       
I__215/I                         Span12Mux_h                0      3995               FALL  1       
I__215/O                         Span12Mux_h                540    4535               FALL  1       
I__217/I                         Sp12to4                    0      4535               FALL  1       
I__217/O                         Sp12to4                    449    4984               FALL  1       
I__219/I                         Span4Mux_v                 0      4984               FALL  1       
I__219/O                         Span4Mux_v                 372    5356               FALL  1       
I__221/I                         Span4Mux_h                 0      5356               FALL  1       
I__221/O                         Span4Mux_h                 316    5671               FALL  1       
I__223/I                         Span4Mux_s2_h              0      5671               FALL  1       
I__223/O                         Span4Mux_s2_h              203    5875               FALL  1       
I__224/I                         LocalMux                   0      5875               FALL  1       
I__224/O                         LocalMux                   309    6183               FALL  1       
I__225/I                         IoInMux                    0      6183               FALL  1       
I__225/O                         IoInMux                    217    6401               FALL  1       
SEG1_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6401               FALL  1       
SEG1_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8638               FALL  1       
SEG1_pad_3_iopad/DIN             IO_PAD                     0      8638               FALL  1       
SEG1_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2353   10991              FALL  1       
SEG1[3]                          seg_test                   0      10991              FALL  1       

6.2.5::Path details for port: SEG1[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[4]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 11181


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7726
---------------------------- ------
Clock To Out Delay            11181

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i5_LC_5_11_3/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__201/I                         Odrv12                     0      3455               FALL  1       
I__201/O                         Odrv12                     540    3995               FALL  1       
I__203/I                         Span12Mux_h                0      3995               FALL  1       
I__203/O                         Span12Mux_h                540    4535               FALL  1       
I__205/I                         Span12Mux_s11_h            0      4535               FALL  1       
I__205/O                         Span12Mux_s11_h            526    5061               FALL  1       
I__207/I                         Sp12to4                    0      5061               FALL  1       
I__207/O                         Sp12to4                    449    5510               FALL  1       
I__208/I                         Span4Mux_s3_h              0      5510               FALL  1       
I__208/O                         Span4Mux_s3_h              231    5742               FALL  1       
I__209/I                         IoSpan4Mux                 0      5742               FALL  1       
I__209/O                         IoSpan4Mux                 323    6064               FALL  1       
I__210/I                         LocalMux                   0      6064               FALL  1       
I__210/O                         LocalMux                   309    6373               FALL  1       
I__211/I                         IoInMux                    0      6373               FALL  1       
I__211/O                         IoInMux                    217    6590               FALL  1       
SEG1_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6590               FALL  1       
SEG1_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8828               FALL  1       
SEG1_pad_4_iopad/DIN             IO_PAD                     0      8828               FALL  1       
SEG1_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2353   11181              FALL  1       
SEG1[4]                          seg_test                   0      11181              FALL  1       

6.2.6::Path details for port: SEG1[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[5]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 11153


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7698
---------------------------- ------
Clock To Out Delay            11153

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i6_LC_5_11_4/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__190/I                         Odrv12                     0      3455               FALL  1       
I__190/O                         Odrv12                     540    3995               FALL  1       
I__192/I                         Span12Mux_v                0      3995               FALL  1       
I__192/O                         Span12Mux_v                540    4535               FALL  1       
I__194/I                         Span12Mux_s11_h            0      4535               FALL  1       
I__194/O                         Span12Mux_s11_h            526    5061               FALL  1       
I__196/I                         Sp12to4                    0      5061               FALL  1       
I__196/O                         Sp12to4                    449    5510               FALL  1       
I__197/I                         Span4Mux_s2_h              0      5510               FALL  1       
I__197/O                         Span4Mux_s2_h              203    5714               FALL  1       
I__198/I                         IoSpan4Mux                 0      5714               FALL  1       
I__198/O                         IoSpan4Mux                 323    6036               FALL  1       
I__199/I                         LocalMux                   0      6036               FALL  1       
I__199/O                         LocalMux                   309    6345               FALL  1       
I__200/I                         IoInMux                    0      6345               FALL  1       
I__200/O                         IoInMux                    217    6562               FALL  1       
SEG1_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6562               FALL  1       
SEG1_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8799               FALL  1       
SEG1_pad_5_iopad/DIN             IO_PAD                     0      8799               FALL  1       
SEG1_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2353   11153              FALL  1       
SEG1[5]                          seg_test                   0      11153              FALL  1       

6.2.7::Path details for port: SEG1[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[6]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10781


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7326
---------------------------- ------
Clock To Out Delay            10781

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i7_LC_5_11_5/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__181/I                         Odrv12                     0      3455               FALL  1       
I__181/O                         Odrv12                     540    3995               FALL  1       
I__183/I                         Span12Mux_h                0      3995               FALL  1       
I__183/O                         Span12Mux_h                540    4535               FALL  1       
I__185/I                         Span12Mux_v                0      4535               FALL  1       
I__185/O                         Span12Mux_v                540    5075               FALL  1       
I__186/I                         Sp12to4                    0      5075               FALL  1       
I__186/O                         Sp12to4                    449    5524               FALL  1       
I__187/I                         Span4Mux_s0_h              0      5524               FALL  1       
I__187/O                         Span4Mux_s0_h              140    5664               FALL  1       
I__188/I                         LocalMux                   0      5664               FALL  1       
I__188/O                         LocalMux                   309    5973               FALL  1       
I__189/I                         IoInMux                    0      5973               FALL  1       
I__189/O                         IoInMux                    217    6190               FALL  1       
SEG1_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6190               FALL  1       
SEG1_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   8428               FALL  1       
SEG1_pad_6_iopad/DIN             IO_PAD                     0      8428               FALL  1       
SEG1_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2353   10781              FALL  1       
SEG1[6]                          seg_test                   0      10781              FALL  1       

6.2.8::Path details for port: SEG2[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[0]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10087


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6632
---------------------------- ------
Clock To Out Delay            10087

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__64/I                                    ClkMux                     0      2607               RISE  1       
I__64/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i1_LC_6_9_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__66/I                          Odrv12                     0      3455               FALL  1       
I__66/O                          Odrv12                     540    3995               FALL  1       
I__68/I                          Span12Mux_v                0      3995               FALL  1       
I__68/O                          Span12Mux_v                540    4535               FALL  1       
I__70/I                          Span12Mux_s9_h             0      4535               FALL  1       
I__70/O                          Span12Mux_s9_h             435    4970               FALL  1       
I__72/I                          LocalMux                   0      4970               FALL  1       
I__72/O                          LocalMux                   309    5279               FALL  1       
I__74/I                          IoInMux                    0      5279               FALL  1       
I__74/O                          IoInMux                    217    5496               FALL  1       
SEG2_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5496               FALL  1       
SEG2_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7733               FALL  1       
SEG2_pad_0_iopad/DIN             IO_PAD                     0      7733               FALL  1       
SEG2_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2353   10087              FALL  1       
SEG2[0]                          seg_test                   0      10087              FALL  1       

6.2.9::Path details for port: SEG2[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[1]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10234


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6779
---------------------------- ------
Clock To Out Delay            10234

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i2_LC_5_11_1/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__36/I                          Odrv4                      0      3455               FALL  1       
I__36/O                          Odrv4                      372    3827               FALL  1       
I__38/I                          Span4Mux_v                 0      3827               FALL  1       
I__38/O                          Span4Mux_v                 372    4199               FALL  1       
I__40/I                          Span4Mux_v                 0      4199               FALL  1       
I__40/O                          Span4Mux_v                 372    4570               FALL  1       
I__42/I                          Span4Mux_h                 0      4570               FALL  1       
I__42/O                          Span4Mux_h                 316    4886               FALL  1       
I__44/I                          Span4Mux_s3_h              0      4886               FALL  1       
I__44/O                          Span4Mux_s3_h              231    5117               FALL  1       
I__46/I                          LocalMux                   0      5117               FALL  1       
I__46/O                          LocalMux                   309    5426               FALL  1       
I__48/I                          IoInMux                    0      5426               FALL  1       
I__48/O                          IoInMux                    217    5643               FALL  1       
SEG2_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5643               FALL  1       
SEG2_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7881               FALL  1       
SEG2_pad_1_iopad/DIN             IO_PAD                     0      7881               FALL  1       
SEG2_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2353   10234              FALL  1       
SEG2[1]                          seg_test                   0      10234              FALL  1       

6.2.10::Path details for port: SEG2[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[2]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10234


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6779
---------------------------- ------
Clock To Out Delay            10234

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i3_LC_5_11_6/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__168/I                         Odrv4                      0      3455               FALL  1       
I__168/O                         Odrv4                      372    3827               FALL  1       
I__170/I                         Span4Mux_v                 0      3827               FALL  1       
I__170/O                         Span4Mux_v                 372    4199               FALL  1       
I__172/I                         Span4Mux_v                 0      4199               FALL  1       
I__172/O                         Span4Mux_v                 372    4570               FALL  1       
I__174/I                         Span4Mux_h                 0      4570               FALL  1       
I__174/O                         Span4Mux_h                 316    4886               FALL  1       
I__176/I                         Span4Mux_s3_h              0      4886               FALL  1       
I__176/O                         Span4Mux_s3_h              231    5117               FALL  1       
I__178/I                         LocalMux                   0      5117               FALL  1       
I__178/O                         LocalMux                   309    5426               FALL  1       
I__179/I                         IoInMux                    0      5426               FALL  1       
I__179/O                         IoInMux                    217    5643               FALL  1       
SEG2_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5643               FALL  1       
SEG2_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7881               FALL  1       
SEG2_pad_2_iopad/DIN             IO_PAD                     0      7881               FALL  1       
SEG2_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2353   10234              FALL  1       
SEG2[2]                          seg_test                   0      10234              FALL  1       

6.2.11::Path details for port: SEG2[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[3]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9548


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6093
---------------------------- ------
Clock To Out Delay             9548

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i4_LC_5_11_2/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__212/I                         Odrv4                      0      3455               FALL  1       
I__212/O                         Odrv4                      372    3827               FALL  1       
I__214/I                         Span4Mux_h                 0      3827               FALL  1       
I__214/O                         Span4Mux_h                 316    4143               FALL  1       
I__216/I                         Span4Mux_s3_h              0      4143               FALL  1       
I__216/O                         Span4Mux_s3_h              231    4374               FALL  1       
I__218/I                         IoSpan4Mux                 0      4374               FALL  1       
I__218/O                         IoSpan4Mux                 323    4697               FALL  1       
I__220/I                         LocalMux                   0      4697               FALL  1       
I__220/O                         LocalMux                   309    5005               FALL  1       
I__222/I                         IoInMux                    0      5005               FALL  1       
I__222/O                         IoInMux                    217    5223               FALL  1       
SEG2_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5223               FALL  1       
SEG2_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7460               FALL  1       
SEG2_pad_3_iopad/DIN             IO_PAD                     0      7460               FALL  1       
SEG2_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   9548               FALL  1       
SEG2[3]                          seg_test                   0      9548               FALL  1       

6.2.12::Path details for port: SEG2[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[4]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9232


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5777
---------------------------- ------
Clock To Out Delay             9232

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i5_LC_5_11_3/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__201/I                         Odrv12                     0      3455               FALL  1       
I__201/O                         Odrv12                     540    3995               FALL  1       
I__202/I                         Span12Mux_s8_h             0      3995               FALL  1       
I__202/O                         Span12Mux_s8_h             386    4381               FALL  1       
I__204/I                         LocalMux                   0      4381               FALL  1       
I__204/O                         LocalMux                   309    4690               FALL  1       
I__206/I                         IoInMux                    0      4690               FALL  1       
I__206/O                         IoInMux                    217    4907               FALL  1       
SEG2_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4907               FALL  1       
SEG2_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7144               FALL  1       
SEG2_pad_4_iopad/DIN             IO_PAD                     0      7144               FALL  1       
SEG2_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   9232               FALL  1       
SEG2[4]                          seg_test                   0      9232               FALL  1       

6.2.13::Path details for port: SEG2[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[5]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9232


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5777
---------------------------- ------
Clock To Out Delay             9232

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i6_LC_5_11_4/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__190/I                         Odrv12                     0      3455               FALL  1       
I__190/O                         Odrv12                     540    3995               FALL  1       
I__191/I                         Span12Mux_s8_h             0      3995               FALL  1       
I__191/O                         Span12Mux_s8_h             386    4381               FALL  1       
I__193/I                         LocalMux                   0      4381               FALL  1       
I__193/O                         LocalMux                   309    4690               FALL  1       
I__195/I                         IoInMux                    0      4690               FALL  1       
I__195/O                         IoInMux                    217    4907               FALL  1       
SEG2_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4907               FALL  1       
SEG2_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7144               FALL  1       
SEG2_pad_5_iopad/DIN             IO_PAD                     0      7144               FALL  1       
SEG2_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   9232               FALL  1       
SEG2[5]                          seg_test                   0      9232               FALL  1       

6.2.14::Path details for port: SEG2[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[6]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 8861


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8861

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i7_LC_5_11_5/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__180/I                         Odrv12                     0      3455               RISE  1       
I__180/O                         Odrv12                     491    3946               RISE  1       
I__182/I                         LocalMux                   0      3946               RISE  1       
I__182/O                         LocalMux                   330    4276               RISE  1       
I__184/I                         IoInMux                    0      4276               RISE  1       
I__184/O                         IoInMux                    259    4535               RISE  1       
SEG2_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4535               RISE  1       
SEG2_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6773               FALL  1       
SEG2_pad_6_iopad/DIN             IO_PAD                     0      6773               FALL  1       
SEG2_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   8861               FALL  1       
SEG2[6]                          seg_test                   0      8861               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: leds[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : leds[0]
Input Port       : D[0]
Pad to Pad Delay : 7920

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
D[0]                              seg_test                0      0                  RISE  1       
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
leds_c_0_pad_iopad/DOUT           IO_PAD                  510    510                RISE  1       
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1127               RISE  1       
I__75/I                           Odrv12                  0      1127               RISE  1       
I__75/O                           Odrv12                  491    1618               RISE  1       
I__77/I                           Span12Mux_h             0      1618               RISE  1       
I__77/O                           Span12Mux_h             491    2109               RISE  1       
I__80/I                           Span12Mux_h             0      2109               RISE  1       
I__80/O                           Span12Mux_h             491    2600               RISE  1       
I__83/I                           Span12Mux_s2_v          0      2600               RISE  1       
I__83/O                           Span12Mux_s2_v          140    2740               RISE  1       
I__86/I                           LocalMux                0      2740               RISE  1       
I__86/O                           LocalMux                330    3070               RISE  1       
I__88/I                           IoInMux                 0      3070               RISE  1       
I__88/O                           IoInMux                 259    3329               RISE  1       
leds_pad_0_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      3329               RISE  1       
leds_pad_0_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2237   5567               FALL  1       
leds_pad_0_iopad/DIN              IO_PAD                  0      5567               FALL  1       
leds_pad_0_iopad/PACKAGEPIN:out   IO_PAD                  2353   7920               FALL  1       
leds[0]                           seg_test                0      7920               FALL  1       

6.3.2::Path details for port: leds[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : leds[1]
Input Port       : D[1]
Pad to Pad Delay : 7920

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
D[1]                              seg_test                0      0                  RISE  1       
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
leds_c_1_pad_iopad/DOUT           IO_PAD                  510    510                RISE  1       
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1127               RISE  1       
I__95/I                           Odrv12                  0      1127               RISE  1       
I__95/O                           Odrv12                  491    1618               RISE  1       
I__97/I                           Span12Mux_h             0      1618               RISE  1       
I__97/O                           Span12Mux_h             491    2109               RISE  1       
I__100/I                          Span12Mux_h             0      2109               RISE  1       
I__100/O                          Span12Mux_h             491    2600               RISE  1       
I__103/I                          Span12Mux_s2_v          0      2600               RISE  1       
I__103/O                          Span12Mux_s2_v          140    2740               RISE  1       
I__106/I                          LocalMux                0      2740               RISE  1       
I__106/O                          LocalMux                330    3070               RISE  1       
I__109/I                          IoInMux                 0      3070               RISE  1       
I__109/O                          IoInMux                 259    3329               RISE  1       
leds_pad_1_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      3329               RISE  1       
leds_pad_1_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2237   5567               FALL  1       
leds_pad_1_iopad/DIN              IO_PAD                  0      5567               FALL  1       
leds_pad_1_iopad/PACKAGEPIN:out   IO_PAD                  2353   7920               FALL  1       
leds[1]                           seg_test                0      7920               FALL  1       

6.3.3::Path details for port: leds[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : leds[2]
Input Port       : D[2]
Pad to Pad Delay : 9049

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
D[2]                              seg_test                0      0                  RISE  1       
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
leds_c_2_pad_iopad/DOUT           IO_PAD                  510    510                RISE  1       
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    973                FALL  1       
I__119/I                          Odrv12                  0      973                FALL  1       
I__119/O                          Odrv12                  540    1513               FALL  1       
I__121/I                          Span12Mux_h             0      1513               FALL  1       
I__121/O                          Span12Mux_h             540    2053               FALL  1       
I__123/I                          Span12Mux_h             0      2053               FALL  1       
I__123/O                          Span12Mux_h             540    2593               FALL  1       
I__126/I                          Sp12to4                 0      2593               FALL  1       
I__126/O                          Sp12to4                 449    3042               FALL  1       
I__129/I                          Span4Mux_h              0      3042               FALL  1       
I__129/O                          Span4Mux_h              316    3357               FALL  1       
I__131/I                          Span4Mux_s2_v           0      3357               FALL  1       
I__131/O                          Span4Mux_s2_v           252    3610               FALL  1       
I__138/I                          IoSpan4Mux              0      3610               FALL  1       
I__138/O                          IoSpan4Mux              323    3933               FALL  1       
I__142/I                          LocalMux                0      3933               FALL  1       
I__142/O                          LocalMux                309    4241               FALL  1       
I__143/I                          IoInMux                 0      4241               FALL  1       
I__143/O                          IoInMux                 217    4459               FALL  1       
leds_pad_2_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4459               FALL  1       
leds_pad_2_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2237   6696               FALL  1       
leds_pad_2_iopad/DIN              IO_PAD                  0      6696               FALL  1       
leds_pad_2_iopad/PACKAGEPIN:out   IO_PAD                  2353   9049               FALL  1       
leds[2]                           seg_test                0      9049               FALL  1       

6.3.4::Path details for port: leds[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : leds[3]
Input Port       : D[3]
Pad to Pad Delay : 8712

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
D[3]                              seg_test                0      0                  RISE  1       
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
leds_c_3_pad_iopad/DOUT           IO_PAD                  510    510                RISE  1       
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1127               RISE  1       
I__144/I                          Odrv12                  0      1127               RISE  1       
I__144/O                          Odrv12                  491    1618               RISE  1       
I__147/I                          Span12Mux_h             0      1618               RISE  1       
I__147/O                          Span12Mux_h             491    2109               RISE  1       
I__150/I                          Span12Mux_h             0      2109               RISE  1       
I__150/O                          Span12Mux_h             491    2600               RISE  1       
I__153/I                          Sp12to4                 0      2600               RISE  1       
I__153/O                          Sp12to4                 428    3028               RISE  1       
I__156/I                          Span4Mux_h              0      3028               RISE  1       
I__156/O                          Span4Mux_h              302    3329               RISE  1       
I__164/I                          Span4Mux_s0_v           0      3329               RISE  1       
I__164/O                          Span4Mux_s0_v           203    3533               RISE  1       
I__166/I                          LocalMux                0      3533               RISE  1       
I__166/O                          LocalMux                330    3862               RISE  1       
I__167/I                          IoInMux                 0      3862               RISE  1       
I__167/O                          IoInMux                 259    4122               RISE  1       
leds_pad_3_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4122               RISE  1       
leds_pad_3_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2237   6359               FALL  1       
leds_pad_3_iopad/DIN              IO_PAD                  0      6359               FALL  1       
leds_pad_3_iopad/PACKAGEPIN:out   IO_PAD                  2353   8712               FALL  1       
leds[3]                           seg_test                0      8712               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: D[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[0]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Hold Time         : -154


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3069
---------------------------- ------
Hold Time                      -154

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[0]                              seg_test                   0      0                  FALL  1       
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
leds_c_0_pad_iopad/DOUT           IO_PAD                     460    460                FALL  1       
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__75/I                           Odrv12                     0      923                FALL  1       
I__75/O                           Odrv12                     540    1463               FALL  1       
I__76/I                           Span12Mux_v                0      1463               FALL  1       
I__76/O                           Span12Mux_v                540    2003               FALL  1       
I__78/I                           Span12Mux_h                0      2003               FALL  1       
I__78/O                           Span12Mux_h                540    2543               FALL  1       
I__81/I                           LocalMux                   0      2543               FALL  1       
I__81/O                           LocalMux                   309    2852               FALL  1       
I__84/I                           InMux                      0      2852               FALL  1       
I__84/O                           InMux                      217    3069               FALL  1       
decoder.SEG_i1_LC_6_9_3/in3       LogicCell40_SEQ_MODE_1000  0      3069               FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__64/I                                    ClkMux                     0      2607               RISE  1       
I__64/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.2::Path details for port: D[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[1]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Hold Time         : -154


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3069
---------------------------- ------
Hold Time                      -154

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[1]                              seg_test                   0      0                  FALL  1       
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
leds_c_1_pad_iopad/DOUT           IO_PAD                     460    460                FALL  1       
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__95/I                           Odrv12                     0      923                FALL  1       
I__95/O                           Odrv12                     540    1463               FALL  1       
I__96/I                           Span12Mux_v                0      1463               FALL  1       
I__96/O                           Span12Mux_v                540    2003               FALL  1       
I__98/I                           Span12Mux_h                0      2003               FALL  1       
I__98/O                           Span12Mux_h                540    2543               FALL  1       
I__101/I                          LocalMux                   0      2543               FALL  1       
I__101/O                          LocalMux                   309    2852               FALL  1       
I__104/I                          InMux                      0      2852               FALL  1       
I__104/O                          InMux                      217    3069               FALL  1       
I__107/I                          CascadeMux                 0      3069               FALL  1       
I__107/O                          CascadeMux                 0      3069               FALL  1       
decoder.SEG_i1_LC_6_9_3/in2       LogicCell40_SEQ_MODE_1000  0      3069               FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__64/I                                    ClkMux                     0      2607               RISE  1       
I__64/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.3::Path details for port: D[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[2]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Hold Time         : -154


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3069
---------------------------- ------
Hold Time                      -154

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[2]                              seg_test                   0      0                  FALL  1       
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
leds_c_2_pad_iopad/DOUT           IO_PAD                     460    460                FALL  1       
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__119/I                          Odrv12                     0      923                FALL  1       
I__119/O                          Odrv12                     540    1463               FALL  1       
I__120/I                          Span12Mux_v                0      1463               FALL  1       
I__120/O                          Span12Mux_v                540    2003               FALL  1       
I__122/I                          Span12Mux_h                0      2003               FALL  1       
I__122/O                          Span12Mux_h                540    2543               FALL  1       
I__124/I                          LocalMux                   0      2543               FALL  1       
I__124/O                          LocalMux                   309    2852               FALL  1       
I__127/I                          InMux                      0      2852               FALL  1       
I__127/O                          InMux                      217    3069               FALL  1       
decoder.SEG_i1_LC_6_9_3/in1       LogicCell40_SEQ_MODE_1000  0      3069               FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__64/I                                    ClkMux                     0      2607               RISE  1       
I__64/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.4.4::Path details for port: D[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : D[3]
Clock Port        : CLK
Clock Reference   : seg_test|CLK:R
Hold Time         : -154


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3069
---------------------------- ------
Hold Time                      -154

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
D[3]                              seg_test                   0      0                  FALL  1       
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
leds_c_3_pad_iopad/DOUT           IO_PAD                     460    460                FALL  1       
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__145/I                          Odrv12                     0      923                FALL  1       
I__145/O                          Odrv12                     540    1463               FALL  1       
I__148/I                          Span12Mux_v                0      1463               FALL  1       
I__148/O                          Span12Mux_v                540    2003               FALL  1       
I__151/I                          Span12Mux_h                0      2003               FALL  1       
I__151/O                          Span12Mux_h                540    2543               FALL  1       
I__154/I                          LocalMux                   0      2543               FALL  1       
I__154/O                          LocalMux                   309    2852               FALL  1       
I__157/I                          InMux                      0      2852               FALL  1       
I__157/O                          InMux                      217    3069               FALL  1       
decoder.SEG_i2_LC_5_11_1/in0      LogicCell40_SEQ_MODE_1000  0      3069               FALL  1       

Capture Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: SEG1[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[0]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9555


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6100
---------------------------- ------
Clock To Out Delay             9555

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__64/I                                    ClkMux                     0      2607               RISE  1       
I__64/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i1_LC_6_9_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__65/I                          Odrv12                     0      3455               RISE  1       
I__65/O                          Odrv12                     491    3946               RISE  1       
I__67/I                          Span12Mux_h                0      3946               RISE  1       
I__67/O                          Span12Mux_h                491    4437               RISE  1       
I__69/I                          Span12Mux_s5_h             0      4437               RISE  1       
I__69/O                          Span12Mux_s5_h             231    4669               RISE  1       
I__71/I                          LocalMux                   0      4669               RISE  1       
I__71/O                          LocalMux                   330    4998               RISE  1       
I__73/I                          IoInMux                    0      4998               RISE  1       
I__73/O                          IoInMux                    259    5258               RISE  1       
SEG1_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5258               RISE  1       
SEG1_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7264               RISE  1       
SEG1_pad_0_iopad/DIN             IO_PAD                     0      7264               RISE  1       
SEG1_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2292   9555               RISE  1       
SEG1[0]                          seg_test                   0      9555               RISE  1       

6.5.2::Path details for port: SEG1[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[1]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10242


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6787
---------------------------- ------
Clock To Out Delay            10242

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i2_LC_5_11_1/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__37/I                          Odrv12                     0      3455               RISE  1       
I__37/O                          Odrv12                     491    3946               RISE  1       
I__39/I                          Span12Mux_h                0      3946               RISE  1       
I__39/O                          Span12Mux_h                491    4437               RISE  1       
I__41/I                          Sp12to4                    0      4437               RISE  1       
I__41/O                          Sp12to4                    428    4865               RISE  1       
I__43/I                          Span4Mux_s2_h              0      4865               RISE  1       
I__43/O                          Span4Mux_s2_h              203    5068               RISE  1       
I__45/I                          IoSpan4Mux                 0      5068               RISE  1       
I__45/O                          IoSpan4Mux                 288    5356               RISE  1       
I__47/I                          LocalMux                   0      5356               RISE  1       
I__47/O                          LocalMux                   330    5685               RISE  1       
I__49/I                          IoInMux                    0      5685               RISE  1       
I__49/O                          IoInMux                    259    5945               RISE  1       
SEG1_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5945               RISE  1       
SEG1_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7951               RISE  1       
SEG1_pad_1_iopad/DIN             IO_PAD                     0      7951               RISE  1       
SEG1_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   10242              RISE  1       
SEG1[1]                          seg_test                   0      10242              RISE  1       

6.5.3::Path details for port: SEG1[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[2]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9457


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6002
---------------------------- ------
Clock To Out Delay             9457

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i3_LC_5_11_6/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__169/I                         Odrv12                     0      3455               RISE  1       
I__169/O                         Odrv12                     491    3946               RISE  1       
I__171/I                         Span12Mux_h                0      3946               RISE  1       
I__171/O                         Span12Mux_h                491    4437               RISE  1       
I__173/I                         Span12Mux_s1_h             0      4437               RISE  1       
I__173/O                         Span12Mux_s1_h             133    4570               RISE  1       
I__175/I                         LocalMux                   0      4570               RISE  1       
I__175/O                         LocalMux                   330    4900               RISE  1       
I__177/I                         IoInMux                    0      4900               RISE  1       
I__177/O                         IoInMux                    259    5159               RISE  1       
SEG1_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5159               RISE  1       
SEG1_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7165               RISE  1       
SEG1_pad_2_iopad/DIN             IO_PAD                     0      7165               RISE  1       
SEG1_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2292   9457               RISE  1       
SEG1[2]                          seg_test                   0      9457               RISE  1       

6.5.4::Path details for port: SEG1[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[3]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10607


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7152
---------------------------- ------
Clock To Out Delay            10607

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i4_LC_5_11_2/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__213/I                         Odrv12                     0      3455               RISE  1       
I__213/O                         Odrv12                     491    3946               RISE  1       
I__215/I                         Span12Mux_h                0      3946               RISE  1       
I__215/O                         Span12Mux_h                491    4437               RISE  1       
I__217/I                         Sp12to4                    0      4437               RISE  1       
I__217/O                         Sp12to4                    428    4865               RISE  1       
I__219/I                         Span4Mux_v                 0      4865               RISE  1       
I__219/O                         Span4Mux_v                 351    5216               RISE  1       
I__221/I                         Span4Mux_h                 0      5216               RISE  1       
I__221/O                         Span4Mux_h                 302    5517               RISE  1       
I__223/I                         Span4Mux_s2_h              0      5517               RISE  1       
I__223/O                         Span4Mux_s2_h              203    5721               RISE  1       
I__224/I                         LocalMux                   0      5721               RISE  1       
I__224/O                         LocalMux                   330    6050               RISE  1       
I__225/I                         IoInMux                    0      6050               RISE  1       
I__225/O                         IoInMux                    259    6310               RISE  1       
SEG1_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6310               RISE  1       
SEG1_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8316               RISE  1       
SEG1_pad_3_iopad/DIN             IO_PAD                     0      8316               RISE  1       
SEG1_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     2292   10607              RISE  1       
SEG1[3]                          seg_test                   0      10607              RISE  1       

6.5.5::Path details for port: SEG1[4]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[4]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10740


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7285
---------------------------- ------
Clock To Out Delay            10740

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i5_LC_5_11_3/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__201/I                         Odrv12                     0      3455               RISE  1       
I__201/O                         Odrv12                     491    3946               RISE  1       
I__203/I                         Span12Mux_h                0      3946               RISE  1       
I__203/O                         Span12Mux_h                491    4437               RISE  1       
I__205/I                         Span12Mux_s11_h            0      4437               RISE  1       
I__205/O                         Span12Mux_s11_h            470    4907               RISE  1       
I__207/I                         Sp12to4                    0      4907               RISE  1       
I__207/O                         Sp12to4                    428    5335               RISE  1       
I__208/I                         Span4Mux_s3_h              0      5335               RISE  1       
I__208/O                         Span4Mux_s3_h              231    5566               RISE  1       
I__209/I                         IoSpan4Mux                 0      5566               RISE  1       
I__209/O                         IoSpan4Mux                 288    5854               RISE  1       
I__210/I                         LocalMux                   0      5854               RISE  1       
I__210/O                         LocalMux                   330    6183               RISE  1       
I__211/I                         IoInMux                    0      6183               RISE  1       
I__211/O                         IoInMux                    259    6443               RISE  1       
SEG1_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6443               RISE  1       
SEG1_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8449               RISE  1       
SEG1_pad_4_iopad/DIN             IO_PAD                     0      8449               RISE  1       
SEG1_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     2292   10740              RISE  1       
SEG1[4]                          seg_test                   0      10740              RISE  1       

6.5.6::Path details for port: SEG1[5]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[5]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10712


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7257
---------------------------- ------
Clock To Out Delay            10712

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i6_LC_5_11_4/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__190/I                         Odrv12                     0      3455               RISE  1       
I__190/O                         Odrv12                     491    3946               RISE  1       
I__192/I                         Span12Mux_v                0      3946               RISE  1       
I__192/O                         Span12Mux_v                491    4437               RISE  1       
I__194/I                         Span12Mux_s11_h            0      4437               RISE  1       
I__194/O                         Span12Mux_s11_h            470    4907               RISE  1       
I__196/I                         Sp12to4                    0      4907               RISE  1       
I__196/O                         Sp12to4                    428    5335               RISE  1       
I__197/I                         Span4Mux_s2_h              0      5335               RISE  1       
I__197/O                         Span4Mux_s2_h              203    5538               RISE  1       
I__198/I                         IoSpan4Mux                 0      5538               RISE  1       
I__198/O                         IoSpan4Mux                 288    5826               RISE  1       
I__199/I                         LocalMux                   0      5826               RISE  1       
I__199/O                         LocalMux                   330    6155               RISE  1       
I__200/I                         IoInMux                    0      6155               RISE  1       
I__200/O                         IoInMux                    259    6415               RISE  1       
SEG1_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6415               RISE  1       
SEG1_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8421               RISE  1       
SEG1_pad_5_iopad/DIN             IO_PAD                     0      8421               RISE  1       
SEG1_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     2292   10712              RISE  1       
SEG1[5]                          seg_test                   0      10712              RISE  1       

6.5.7::Path details for port: SEG1[6]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG1[6]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 10390


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6935
---------------------------- ------
Clock To Out Delay            10390

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i7_LC_5_11_5/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__181/I                         Odrv12                     0      3455               RISE  1       
I__181/O                         Odrv12                     491    3946               RISE  1       
I__183/I                         Span12Mux_h                0      3946               RISE  1       
I__183/O                         Span12Mux_h                491    4437               RISE  1       
I__185/I                         Span12Mux_v                0      4437               RISE  1       
I__185/O                         Span12Mux_v                491    4928               RISE  1       
I__186/I                         Sp12to4                    0      4928               RISE  1       
I__186/O                         Sp12to4                    428    5356               RISE  1       
I__187/I                         Span4Mux_s0_h              0      5356               RISE  1       
I__187/O                         Span4Mux_s0_h              147    5503               RISE  1       
I__188/I                         LocalMux                   0      5503               RISE  1       
I__188/O                         LocalMux                   330    5833               RISE  1       
I__189/I                         IoInMux                    0      5833               RISE  1       
I__189/O                         IoInMux                    259    6092               RISE  1       
SEG1_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6092               RISE  1       
SEG1_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   8098               RISE  1       
SEG1_pad_6_iopad/DIN             IO_PAD                     0      8098               RISE  1       
SEG1_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     2292   10390              RISE  1       
SEG1[6]                          seg_test                   0      10390              RISE  1       

6.5.8::Path details for port: SEG2[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[0]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9716


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6261
---------------------------- ------
Clock To Out Delay             9716

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__64/I                                    ClkMux                     0      2607               RISE  1       
I__64/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i1_LC_6_9_3/lcout    LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__66/I                          Odrv12                     0      3455               RISE  1       
I__66/O                          Odrv12                     491    3946               RISE  1       
I__68/I                          Span12Mux_v                0      3946               RISE  1       
I__68/O                          Span12Mux_v                491    4437               RISE  1       
I__70/I                          Span12Mux_s9_h             0      4437               RISE  1       
I__70/O                          Span12Mux_s9_h             393    4830               RISE  1       
I__72/I                          LocalMux                   0      4830               RISE  1       
I__72/O                          LocalMux                   330    5159               RISE  1       
I__74/I                          IoInMux                    0      5159               RISE  1       
I__74/O                          IoInMux                    259    5419               RISE  1       
SEG2_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5419               RISE  1       
SEG2_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7425               RISE  1       
SEG2_pad_0_iopad/DIN             IO_PAD                     0      7425               RISE  1       
SEG2_pad_0_iopad/PACKAGEPIN:out  IO_PAD                     2292   9716               RISE  1       
SEG2[0]                          seg_test                   0      9716               RISE  1       

6.5.9::Path details for port: SEG2[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[1]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9927


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6472
---------------------------- ------
Clock To Out Delay             9927

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i2_LC_5_11_1/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__36/I                          Odrv4                      0      3455               RISE  1       
I__36/O                          Odrv4                      351    3806               RISE  1       
I__38/I                          Span4Mux_v                 0      3806               RISE  1       
I__38/O                          Span4Mux_v                 351    4157               RISE  1       
I__40/I                          Span4Mux_v                 0      4157               RISE  1       
I__40/O                          Span4Mux_v                 351    4507               RISE  1       
I__42/I                          Span4Mux_h                 0      4507               RISE  1       
I__42/O                          Span4Mux_h                 302    4809               RISE  1       
I__44/I                          Span4Mux_s3_h              0      4809               RISE  1       
I__44/O                          Span4Mux_s3_h              231    5040               RISE  1       
I__46/I                          LocalMux                   0      5040               RISE  1       
I__46/O                          LocalMux                   330    5370               RISE  1       
I__48/I                          IoInMux                    0      5370               RISE  1       
I__48/O                          IoInMux                    259    5629               RISE  1       
SEG2_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5629               RISE  1       
SEG2_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7635               RISE  1       
SEG2_pad_1_iopad/DIN             IO_PAD                     0      7635               RISE  1       
SEG2_pad_1_iopad/PACKAGEPIN:out  IO_PAD                     2292   9927               RISE  1       
SEG2[1]                          seg_test                   0      9927               RISE  1       

6.5.10::Path details for port: SEG2[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[2]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9927


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6472
---------------------------- ------
Clock To Out Delay             9927

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i3_LC_5_11_6/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__168/I                         Odrv4                      0      3455               RISE  1       
I__168/O                         Odrv4                      351    3806               RISE  1       
I__170/I                         Span4Mux_v                 0      3806               RISE  1       
I__170/O                         Span4Mux_v                 351    4157               RISE  1       
I__172/I                         Span4Mux_v                 0      4157               RISE  1       
I__172/O                         Span4Mux_v                 351    4507               RISE  1       
I__174/I                         Span4Mux_h                 0      4507               RISE  1       
I__174/O                         Span4Mux_h                 302    4809               RISE  1       
I__176/I                         Span4Mux_s3_h              0      4809               RISE  1       
I__176/O                         Span4Mux_s3_h              231    5040               RISE  1       
I__178/I                         LocalMux                   0      5040               RISE  1       
I__178/O                         LocalMux                   330    5370               RISE  1       
I__179/I                         IoInMux                    0      5370               RISE  1       
I__179/O                         IoInMux                    259    5629               RISE  1       
SEG2_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5629               RISE  1       
SEG2_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7635               RISE  1       
SEG2_pad_2_iopad/DIN             IO_PAD                     0      7635               RISE  1       
SEG2_pad_2_iopad/PACKAGEPIN:out  IO_PAD                     2292   9927               RISE  1       
SEG2[2]                          seg_test                   0      9927               RISE  1       

6.5.11::Path details for port: SEG2[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[3]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 9135


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5680
---------------------------- ------
Clock To Out Delay             9135

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i4_LC_5_11_2/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__212/I                         Odrv4                      0      3455               RISE  1       
I__212/O                         Odrv4                      351    3806               RISE  1       
I__214/I                         Span4Mux_h                 0      3806               RISE  1       
I__214/O                         Span4Mux_h                 302    4107               RISE  1       
I__216/I                         Span4Mux_s3_h              0      4107               RISE  1       
I__216/O                         Span4Mux_s3_h              231    4339               RISE  1       
I__218/I                         IoSpan4Mux                 0      4339               RISE  1       
I__218/O                         IoSpan4Mux                 288    4626               RISE  1       
I__220/I                         LocalMux                   0      4626               RISE  1       
I__220/O                         LocalMux                   330    4956               RISE  1       
I__222/I                         IoInMux                    0      4956               RISE  1       
I__222/O                         IoInMux                    259    5216               RISE  1       
SEG2_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5216               RISE  1       
SEG2_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7221               RISE  1       
SEG2_pad_3_iopad/DIN             IO_PAD                     0      7221               RISE  1       
SEG2_pad_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   9135               RISE  1       
SEG2[3]                          seg_test                   0      9135               RISE  1       

6.5.12::Path details for port: SEG2[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[4]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 8799


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5344
---------------------------- ------
Clock To Out Delay             8799

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i5_LC_5_11_3/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__201/I                         Odrv12                     0      3455               RISE  1       
I__201/O                         Odrv12                     491    3946               RISE  1       
I__202/I                         Span12Mux_s8_h             0      3946               RISE  1       
I__202/O                         Span12Mux_s8_h             344    4290               RISE  1       
I__204/I                         LocalMux                   0      4290               RISE  1       
I__204/O                         LocalMux                   330    4619               RISE  1       
I__206/I                         IoInMux                    0      4619               RISE  1       
I__206/O                         IoInMux                    259    4879               RISE  1       
SEG2_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4879               RISE  1       
SEG2_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6885               RISE  1       
SEG2_pad_4_iopad/DIN             IO_PAD                     0      6885               RISE  1       
SEG2_pad_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   8799               RISE  1       
SEG2[4]                          seg_test                   0      8799               RISE  1       

6.5.13::Path details for port: SEG2[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[5]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 8799


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              5344
---------------------------- ------
Clock To Out Delay             8799

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i6_LC_5_11_4/lcout   LogicCell40_SEQ_MODE_1000  540    3455               RISE  2       
I__190/I                         Odrv12                     0      3455               RISE  1       
I__190/O                         Odrv12                     491    3946               RISE  1       
I__191/I                         Span12Mux_s8_h             0      3946               RISE  1       
I__191/O                         Span12Mux_s8_h             344    4290               RISE  1       
I__193/I                         LocalMux                   0      4290               RISE  1       
I__193/O                         LocalMux                   330    4619               RISE  1       
I__195/I                         IoInMux                    0      4619               RISE  1       
I__195/O                         IoInMux                    259    4879               RISE  1       
SEG2_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4879               RISE  1       
SEG2_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6885               RISE  1       
SEG2_pad_5_iopad/DIN             IO_PAD                     0      6885               RISE  1       
SEG2_pad_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   8799               RISE  1       
SEG2[5]                          seg_test                   0      8799               RISE  1       

6.5.14::Path details for port: SEG2[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEG2[6]
Clock Port         : CLK
Clock Reference    : seg_test|CLK:R
Clock to Out Delay : 8441


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             8441

Launch Clock Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                        seg_test                   0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__61/I                                    gio2CtrlBuf                0      2452               RISE  1       
I__61/O                                    gio2CtrlBuf                0      2452               RISE  1       
I__62/I                                    GlobalMux                  0      2452               RISE  1       
I__62/O                                    GlobalMux                  154    2607               RISE  1       
I__63/I                                    ClkMux                     0      2607               RISE  1       
I__63/O                                    ClkMux                     309    2915               RISE  1       
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
decoder.SEG_i7_LC_5_11_5/lcout   LogicCell40_SEQ_MODE_1000  540    3455               FALL  2       
I__180/I                         Odrv12                     0      3455               FALL  1       
I__180/O                         Odrv12                     540    3995               FALL  1       
I__182/I                         LocalMux                   0      3995               FALL  1       
I__182/O                         LocalMux                   309    4304               FALL  1       
I__184/I                         IoInMux                    0      4304               FALL  1       
I__184/O                         IoInMux                    217    4521               FALL  1       
SEG2_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4521               FALL  1       
SEG2_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6527               RISE  1       
SEG2_pad_6_iopad/DIN             IO_PAD                     0      6527               RISE  1       
SEG2_pad_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   8441               RISE  1       
SEG2[6]                          seg_test                   0      8441               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: leds[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : leds[0]
Input Port       : D[0]
Pad to Pad Delay : 7521

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
D[0]                              seg_test                0      0                  FALL  1       
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
leds_c_0_pad_iopad/DOUT           IO_PAD                  460    460                FALL  1       
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__75/I                           Odrv12                  0      923                FALL  1       
I__75/O                           Odrv12                  540    1463               FALL  1       
I__77/I                           Span12Mux_h             0      1463               FALL  1       
I__77/O                           Span12Mux_h             540    2003               FALL  1       
I__80/I                           Span12Mux_h             0      2003               FALL  1       
I__80/O                           Span12Mux_h             540    2543               FALL  1       
I__83/I                           Span12Mux_s2_v          0      2543               FALL  1       
I__83/O                           Span12Mux_s2_v          154    2697               FALL  1       
I__86/I                           LocalMux                0      2697               FALL  1       
I__86/O                           LocalMux                309    3006               FALL  1       
I__88/I                           IoInMux                 0      3006               FALL  1       
I__88/O                           IoInMux                 217    3223               FALL  1       
leds_pad_0_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      3223               FALL  1       
leds_pad_0_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2006   5229               RISE  1       
leds_pad_0_iopad/DIN              IO_PAD                  0      5229               RISE  1       
leds_pad_0_iopad/PACKAGEPIN:out   IO_PAD                  2292   7521               RISE  1       
leds[0]                           seg_test                0      7521               RISE  1       

6.6.2::Path details for port: leds[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : leds[1]
Input Port       : D[1]
Pad to Pad Delay : 7521

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
D[1]                              seg_test                0      0                  FALL  1       
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
leds_c_1_pad_iopad/DOUT           IO_PAD                  460    460                FALL  1       
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__95/I                           Odrv12                  0      923                FALL  1       
I__95/O                           Odrv12                  540    1463               FALL  1       
I__97/I                           Span12Mux_h             0      1463               FALL  1       
I__97/O                           Span12Mux_h             540    2003               FALL  1       
I__100/I                          Span12Mux_h             0      2003               FALL  1       
I__100/O                          Span12Mux_h             540    2543               FALL  1       
I__103/I                          Span12Mux_s2_v          0      2543               FALL  1       
I__103/O                          Span12Mux_s2_v          154    2697               FALL  1       
I__106/I                          LocalMux                0      2697               FALL  1       
I__106/O                          LocalMux                309    3006               FALL  1       
I__109/I                          IoInMux                 0      3006               FALL  1       
I__109/O                          IoInMux                 217    3223               FALL  1       
leds_pad_1_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      3223               FALL  1       
leds_pad_1_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2006   5229               RISE  1       
leds_pad_1_iopad/DIN              IO_PAD                  0      5229               RISE  1       
leds_pad_1_iopad/PACKAGEPIN:out   IO_PAD                  2292   7521               RISE  1       
leds[1]                           seg_test                0      7521               RISE  1       

6.6.3::Path details for port: leds[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : leds[2]
Input Port       : D[2]
Pad to Pad Delay : 8706

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
D[2]                              seg_test                0      0                  FALL  1       
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
leds_c_2_pad_iopad/DOUT           IO_PAD                  460    460                FALL  1       
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1077               RISE  1       
I__119/I                          Odrv12                  0      1077               RISE  1       
I__119/O                          Odrv12                  491    1568               RISE  1       
I__121/I                          Span12Mux_h             0      1568               RISE  1       
I__121/O                          Span12Mux_h             491    2059               RISE  1       
I__123/I                          Span12Mux_h             0      2059               RISE  1       
I__123/O                          Span12Mux_h             491    2550               RISE  1       
I__126/I                          Sp12to4                 0      2550               RISE  1       
I__126/O                          Sp12to4                 428    2978               RISE  1       
I__129/I                          Span4Mux_h              0      2978               RISE  1       
I__129/O                          Span4Mux_h              302    3279               RISE  1       
I__131/I                          Span4Mux_s2_v           0      3279               RISE  1       
I__131/O                          Span4Mux_s2_v           252    3532               RISE  1       
I__138/I                          IoSpan4Mux              0      3532               RISE  1       
I__138/O                          IoSpan4Mux              288    3819               RISE  1       
I__142/I                          LocalMux                0      3819               RISE  1       
I__142/O                          LocalMux                330    4149               RISE  1       
I__143/I                          IoInMux                 0      4149               RISE  1       
I__143/O                          IoInMux                 259    4409               RISE  1       
leds_pad_2_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4409               RISE  1       
leds_pad_2_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2006   6414               RISE  1       
leds_pad_2_iopad/DIN              IO_PAD                  0      6414               RISE  1       
leds_pad_2_iopad/PACKAGEPIN:out   IO_PAD                  2292   8706               RISE  1       
leds[2]                           seg_test                0      8706               RISE  1       

6.6.4::Path details for port: leds[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : leds[3]
Input Port       : D[3]
Pad to Pad Delay : 8320

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
D[3]                              seg_test                0      0                  FALL  1       
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
leds_c_3_pad_iopad/DOUT           IO_PAD                  460    460                FALL  1       
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__144/I                          Odrv12                  0      923                FALL  1       
I__144/O                          Odrv12                  540    1463               FALL  1       
I__147/I                          Span12Mux_h             0      1463               FALL  1       
I__147/O                          Span12Mux_h             540    2003               FALL  1       
I__150/I                          Span12Mux_h             0      2003               FALL  1       
I__150/O                          Span12Mux_h             540    2543               FALL  1       
I__153/I                          Sp12to4                 0      2543               FALL  1       
I__153/O                          Sp12to4                 449    2992               FALL  1       
I__156/I                          Span4Mux_h              0      2992               FALL  1       
I__156/O                          Span4Mux_h              316    3307               FALL  1       
I__164/I                          Span4Mux_s0_v           0      3307               FALL  1       
I__164/O                          Span4Mux_s0_v           189    3497               FALL  1       
I__166/I                          LocalMux                0      3497               FALL  1       
I__166/O                          LocalMux                309    3805               FALL  1       
I__167/I                          IoInMux                 0      3805               FALL  1       
I__167/O                          IoInMux                 217    4023               FALL  1       
leds_pad_3_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4023               FALL  1       
leds_pad_3_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2006   6029               RISE  1       
leds_pad_3_iopad/DIN              IO_PAD                  0      6029               RISE  1       
leds_pad_3_iopad/PACKAGEPIN:out   IO_PAD                  2292   8320               RISE  1       
leds[3]                           seg_test                0      8320               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : leds[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8663
---------------------------------------   ---- 
End-of-path arrival time (ps)             8663
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                    0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__144/I                          Odrv12                      0               973   +INF  FALL       1
I__144/O                          Odrv12                    540              1513   +INF  FALL       1
I__147/I                          Span12Mux_h                 0              1513   +INF  FALL       1
I__147/O                          Span12Mux_h               540              2053   +INF  FALL       1
I__150/I                          Span12Mux_h                 0              2053   +INF  FALL       1
I__150/O                          Span12Mux_h               540              2593   +INF  FALL       1
I__153/I                          Sp12to4                     0              2593   +INF  FALL       1
I__153/O                          Sp12to4                   449              3042   +INF  FALL       1
I__156/I                          Span4Mux_h                  0              3042   +INF  FALL       1
I__156/O                          Span4Mux_h                316              3357   +INF  FALL       1
I__164/I                          Span4Mux_s0_v               0              3357   +INF  FALL       1
I__164/O                          Span4Mux_s0_v             189              3547   +INF  FALL       1
I__166/I                          LocalMux                    0              3547   +INF  FALL       1
I__166/O                          LocalMux                  309              3855   +INF  FALL       1
I__167/I                          IoInMux                     0              3855   +INF  FALL       1
I__167/O                          IoInMux                   217              4073   +INF  FALL       1
leds_pad_3_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4073   +INF  FALL       1
leds_pad_3_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              6310   +INF  FALL       1
leds_pad_3_iopad/DIN              IO_PAD                      0              6310   +INF  FALL       1
leds_pad_3_iopad/PACKAGEPIN:out   IO_PAD                   2353              8663   +INF  FALL       1
leds[3]                           seg_test                    0              8663   +INF  FALL       1


++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i1_LC_6_9_3/in0
Capture Clock    : decoder.SEG_i1_LC_6_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -400
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__144/I                          Odrv12                         0               973   +INF  FALL       1
I__144/O                          Odrv12                       540              1513   +INF  FALL       1
I__146/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__146/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__149/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__149/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__152/I                          Sp12to4                        0              2593   +INF  FALL       1
I__152/O                          Sp12to4                      449              3042   +INF  FALL       1
I__155/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__155/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__163/I                          LocalMux                       0              3414   +INF  FALL       1
I__163/O                          LocalMux                     309              3722   +INF  FALL       1
I__165/I                          InMux                          0              3722   +INF  FALL       1
I__165/O                          InMux                        217              3940   +INF  FALL       1
decoder.SEG_i1_LC_6_9_3/in0       LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i2_LC_5_11_1/in0
Capture Clock    : decoder.SEG_i2_LC_5_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -400
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3069
---------------------------------------   ---- 
End-of-path arrival time (ps)             3069
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  FALL       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__145/I                          Odrv12                         0               923   +INF  FALL       1
I__145/O                          Odrv12                       540              1463   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1463   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2003   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2003   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2543   +INF  FALL       1
I__154/I                          LocalMux                       0              2543   +INF  FALL       1
I__154/O                          LocalMux                     309              2852   +INF  FALL       1
I__157/I                          InMux                          0              2852   +INF  FALL       1
I__157/O                          InMux                        217              3069   +INF  FALL       1
decoder.SEG_i2_LC_5_11_1/in0      LogicCell40_SEQ_MODE_1000      0              3069   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : leds[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9049
---------------------------------------   ---- 
End-of-path arrival time (ps)             9049
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                    0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__119/I                          Odrv12                      0               973   +INF  FALL       1
I__119/O                          Odrv12                    540              1513   +INF  FALL       1
I__121/I                          Span12Mux_h                 0              1513   +INF  FALL       1
I__121/O                          Span12Mux_h               540              2053   +INF  FALL       1
I__123/I                          Span12Mux_h                 0              2053   +INF  FALL       1
I__123/O                          Span12Mux_h               540              2593   +INF  FALL       1
I__126/I                          Sp12to4                     0              2593   +INF  FALL       1
I__126/O                          Sp12to4                   449              3042   +INF  FALL       1
I__129/I                          Span4Mux_h                  0              3042   +INF  FALL       1
I__129/O                          Span4Mux_h                316              3357   +INF  FALL       1
I__131/I                          Span4Mux_s2_v               0              3357   +INF  FALL       1
I__131/O                          Span4Mux_s2_v             252              3610   +INF  FALL       1
I__138/I                          IoSpan4Mux                  0              3610   +INF  FALL       1
I__138/O                          IoSpan4Mux                323              3933   +INF  FALL       1
I__142/I                          LocalMux                    0              3933   +INF  FALL       1
I__142/O                          LocalMux                  309              4241   +INF  FALL       1
I__143/I                          IoInMux                     0              4241   +INF  FALL       1
I__143/O                          IoInMux                   217              4459   +INF  FALL       1
leds_pad_2_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4459   +INF  FALL       1
leds_pad_2_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              6696   +INF  FALL       1
leds_pad_2_iopad/DIN              IO_PAD                      0              6696   +INF  FALL       1
leds_pad_2_iopad/PACKAGEPIN:out   IO_PAD                   2353              9049   +INF  FALL       1
leds[2]                           seg_test                    0              9049   +INF  FALL       1


++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i1_LC_6_9_3/in1
Capture Clock    : decoder.SEG_i1_LC_6_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -379
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__124/I                          LocalMux                       0              2593   +INF  FALL       1
I__124/O                          LocalMux                     309              2902   +INF  FALL       1
I__127/I                          InMux                          0              2902   +INF  FALL       1
I__127/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i1_LC_6_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i2_LC_5_11_1/in1
Capture Clock    : decoder.SEG_i2_LC_5_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -379
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3890
---------------------------------------   ---- 
End-of-path arrival time (ps)             3890
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  FALL       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__119/I                          Odrv12                         0               923   +INF  FALL       1
I__119/O                          Odrv12                       540              1463   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1463   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2003   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2003   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2543   +INF  FALL       1
I__125/I                          Sp12to4                        0              2543   +INF  FALL       1
I__125/O                          Sp12to4                      449              2992   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              2992   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3364   +INF  FALL       1
I__130/I                          LocalMux                       0              3364   +INF  FALL       1
I__130/O                          LocalMux                     309              3672   +INF  FALL       1
I__132/I                          InMux                          0              3672   +INF  FALL       1
I__132/O                          InMux                        217              3890   +INF  FALL       1
decoder.SEG_i2_LC_5_11_1/in1      LogicCell40_SEQ_MODE_1000      0              3890   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : leds[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7864
---------------------------------------   ---- 
End-of-path arrival time (ps)             7864
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                    0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__95/I                           Odrv12                      0               973   +INF  FALL       1
I__95/O                           Odrv12                    540              1513   +INF  FALL       1
I__97/I                           Span12Mux_h                 0              1513   +INF  FALL       1
I__97/O                           Span12Mux_h               540              2053   +INF  FALL       1
I__100/I                          Span12Mux_h                 0              2053   +INF  FALL       1
I__100/O                          Span12Mux_h               540              2593   +INF  FALL       1
I__103/I                          Span12Mux_s2_v              0              2593   +INF  FALL       1
I__103/O                          Span12Mux_s2_v            154              2747   +INF  FALL       1
I__106/I                          LocalMux                    0              2747   +INF  FALL       1
I__106/O                          LocalMux                  309              3056   +INF  FALL       1
I__109/I                          IoInMux                     0              3056   +INF  FALL       1
I__109/O                          IoInMux                   217              3273   +INF  FALL       1
leds_pad_1_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              3273   +INF  FALL       1
leds_pad_1_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              5511   +INF  FALL       1
leds_pad_1_iopad/DIN              IO_PAD                      0              5511   +INF  FALL       1
leds_pad_1_iopad/PACKAGEPIN:out   IO_PAD                   2353              7864   +INF  FALL       1
leds[1]                           seg_test                    0              7864   +INF  FALL       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i1_LC_6_9_3/in2
Capture Clock    : decoder.SEG_i1_LC_6_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -323
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__98/I                           Span12Mux_h                    0              2053   +INF  FALL       1
I__98/O                           Span12Mux_h                  540              2593   +INF  FALL       1
I__101/I                          LocalMux                       0              2593   +INF  FALL       1
I__101/O                          LocalMux                     309              2902   +INF  FALL       1
I__104/I                          InMux                          0              2902   +INF  FALL       1
I__104/O                          InMux                        217              3119   +INF  FALL       1
I__107/I                          CascadeMux                     0              3119   +INF  FALL       1
I__107/O                          CascadeMux                     0              3119   +INF  FALL       1
decoder.SEG_i1_LC_6_9_3/in2       LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i2_LC_5_11_1/in2
Capture Clock    : decoder.SEG_i2_LC_5_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -323
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3665
---------------------------------------   ---- 
End-of-path arrival time (ps)             3665
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  FALL       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__95/I                           Odrv12                         0               923   +INF  FALL       1
I__95/O                           Odrv12                       540              1463   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1463   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2003   +INF  FALL       1
I__99/I                           Sp12to4                        0              2003   +INF  FALL       1
I__99/O                           Sp12to4                      449              2452   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2452   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2824   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2824   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3139   +INF  FALL       1
I__108/I                          LocalMux                       0              3139   +INF  FALL       1
I__108/O                          LocalMux                     309              3448   +INF  FALL       1
I__110/I                          InMux                          0              3448   +INF  FALL       1
I__110/O                          InMux                        217              3665   +INF  FALL       1
I__116/I                          CascadeMux                     0              3665   +INF  FALL       1
I__116/O                          CascadeMux                     0              3665   +INF  FALL       1
decoder.SEG_i2_LC_5_11_1/in2      LogicCell40_SEQ_MODE_1000      0              3665   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : leds[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7864
---------------------------------------   ---- 
End-of-path arrival time (ps)             7864
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                    0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__75/I                           Odrv12                      0               973   +INF  FALL       1
I__75/O                           Odrv12                    540              1513   +INF  FALL       1
I__77/I                           Span12Mux_h                 0              1513   +INF  FALL       1
I__77/O                           Span12Mux_h               540              2053   +INF  FALL       1
I__80/I                           Span12Mux_h                 0              2053   +INF  FALL       1
I__80/O                           Span12Mux_h               540              2593   +INF  FALL       1
I__83/I                           Span12Mux_s2_v              0              2593   +INF  FALL       1
I__83/O                           Span12Mux_s2_v            154              2747   +INF  FALL       1
I__86/I                           LocalMux                    0              2747   +INF  FALL       1
I__86/O                           LocalMux                  309              3056   +INF  FALL       1
I__88/I                           IoInMux                     0              3056   +INF  FALL       1
I__88/O                           IoInMux                   217              3273   +INF  FALL       1
leds_pad_0_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              3273   +INF  FALL       1
leds_pad_0_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              5511   +INF  FALL       1
leds_pad_0_iopad/DIN              IO_PAD                      0              5511   +INF  FALL       1
leds_pad_0_iopad/PACKAGEPIN:out   IO_PAD                   2353              7864   +INF  FALL       1
leds[0]                           seg_test                    0              7864   +INF  FALL       1


++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i1_LC_6_9_3/in3
Capture Clock    : decoder.SEG_i1_LC_6_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -217
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__78/I                           Span12Mux_h                    0              2053   +INF  FALL       1
I__78/O                           Span12Mux_h                  540              2593   +INF  FALL       1
I__81/I                           LocalMux                       0              2593   +INF  FALL       1
I__81/O                           LocalMux                     309              2902   +INF  FALL       1
I__84/I                           InMux                          0              2902   +INF  FALL       1
I__84/O                           InMux                        217              3119   +INF  FALL       1
decoder.SEG_i1_LC_6_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i2_LC_5_11_1/in3
Capture Clock    : decoder.SEG_i2_LC_5_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -217
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3665
---------------------------------------   ---- 
End-of-path arrival time (ps)             3665
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  FALL       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__75/I                           Odrv12                         0               923   +INF  FALL       1
I__75/O                           Odrv12                       540              1463   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1463   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2003   +INF  FALL       1
I__79/I                           Sp12to4                        0              2003   +INF  FALL       1
I__79/O                           Sp12to4                      449              2452   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2452   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2824   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2824   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3139   +INF  FALL       1
I__87/I                           LocalMux                       0              3139   +INF  FALL       1
I__87/O                           LocalMux                     309              3448   +INF  FALL       1
I__89/I                           InMux                          0              3448   +INF  FALL       1
I__89/O                           InMux                        217              3665   +INF  FALL       1
decoder.SEG_i2_LC_5_11_1/in3      LogicCell40_SEQ_MODE_1000      0              3665   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i1_LC_6_9_3/lcout
Path End         : SEG1[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              6393
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9848
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i1_LC_6_9_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__65/I                          Odrv12                         0              3455   +INF  RISE       1
I__65/O                          Odrv12                       491              3946   +INF  RISE       1
I__67/I                          Span12Mux_h                    0              3946   +INF  RISE       1
I__67/O                          Span12Mux_h                  491              4437   +INF  RISE       1
I__69/I                          Span12Mux_s5_h                 0              4437   +INF  RISE       1
I__69/O                          Span12Mux_s5_h               231              4669   +INF  RISE       1
I__71/I                          LocalMux                       0              4669   +INF  RISE       1
I__71/O                          LocalMux                     330              4998   +INF  RISE       1
I__73/I                          IoInMux                        0              4998   +INF  RISE       1
I__73/O                          IoInMux                      259              5258   +INF  RISE       1
SEG1_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5258   +INF  RISE       1
SEG1_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7495   +INF  FALL       1
SEG1_pad_0_iopad/DIN             IO_PAD                         0              7495   +INF  FALL       1
SEG1_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2353              9848   +INF  FALL       1
SEG1[0]                          seg_test                       0              9848   +INF  FALL       1


++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i1_LC_6_9_3/lcout
Path End         : SEG2[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6632
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10087
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i1_LC_6_9_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__66/I                          Odrv12                         0              3455   +INF  FALL       1
I__66/O                          Odrv12                       540              3995   +INF  FALL       1
I__68/I                          Span12Mux_v                    0              3995   +INF  FALL       1
I__68/O                          Span12Mux_v                  540              4535   +INF  FALL       1
I__70/I                          Span12Mux_s9_h                 0              4535   +INF  FALL       1
I__70/O                          Span12Mux_s9_h               435              4970   +INF  FALL       1
I__72/I                          LocalMux                       0              4970   +INF  FALL       1
I__72/O                          LocalMux                     309              5279   +INF  FALL       1
I__74/I                          IoInMux                        0              5279   +INF  FALL       1
I__74/O                          IoInMux                      217              5496   +INF  FALL       1
SEG2_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5496   +INF  FALL       1
SEG2_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7733   +INF  FALL       1
SEG2_pad_0_iopad/DIN             IO_PAD                         0              7733   +INF  FALL       1
SEG2_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2353             10087   +INF  FALL       1
SEG2[0]                          seg_test                       0             10087   +INF  FALL       1


++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i3_LC_5_11_6/lcout
Path End         : SEG2[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6765
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10220
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i3_LC_5_11_6/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__168/I                         Odrv4                          0              3455   +INF  RISE       1
I__168/O                         Odrv4                        351              3806   +INF  RISE       1
I__170/I                         Span4Mux_v                     0              3806   +INF  RISE       1
I__170/O                         Span4Mux_v                   351              4157   +INF  RISE       1
I__172/I                         Span4Mux_v                     0              4157   +INF  RISE       1
I__172/O                         Span4Mux_v                   351              4507   +INF  RISE       1
I__174/I                         Span4Mux_h                     0              4507   +INF  RISE       1
I__174/O                         Span4Mux_h                   302              4809   +INF  RISE       1
I__176/I                         Span4Mux_s3_h                  0              4809   +INF  RISE       1
I__176/O                         Span4Mux_s3_h                231              5040   +INF  RISE       1
I__178/I                         LocalMux                       0              5040   +INF  RISE       1
I__178/O                         LocalMux                     330              5370   +INF  RISE       1
I__179/I                         IoInMux                        0              5370   +INF  RISE       1
I__179/O                         IoInMux                      259              5629   +INF  RISE       1
SEG2_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5629   +INF  RISE       1
SEG2_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7867   +INF  FALL       1
SEG2_pad_2_iopad/DIN             IO_PAD                         0              7867   +INF  FALL       1
SEG2_pad_2_iopad/PACKAGEPIN:out  IO_PAD                      2353             10220   +INF  FALL       1
SEG2[2]                          seg_test                       0             10220   +INF  FALL       1


++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i3_LC_5_11_6/lcout
Path End         : SEG1[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              6330
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9785
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i3_LC_5_11_6/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__169/I                         Odrv12                         0              3455   +INF  FALL       1
I__169/O                         Odrv12                       540              3995   +INF  FALL       1
I__171/I                         Span12Mux_h                    0              3995   +INF  FALL       1
I__171/O                         Span12Mux_h                  540              4535   +INF  FALL       1
I__173/I                         Span12Mux_s1_h                 0              4535   +INF  FALL       1
I__173/O                         Span12Mux_s1_h               133              4669   +INF  FALL       1
I__175/I                         LocalMux                       0              4669   +INF  FALL       1
I__175/O                         LocalMux                     309              4977   +INF  FALL       1
I__177/I                         IoInMux                        0              4977   +INF  FALL       1
I__177/O                         IoInMux                      217              5195   +INF  FALL       1
SEG1_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5195   +INF  FALL       1
SEG1_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7432   +INF  FALL       1
SEG1_pad_2_iopad/DIN             IO_PAD                         0              7432   +INF  FALL       1
SEG1_pad_2_iopad/PACKAGEPIN:out  IO_PAD                      2353              9785   +INF  FALL       1
SEG1[2]                          seg_test                       0              9785   +INF  FALL       1


++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i7_LC_5_11_5/lcout
Path End         : SEG2[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              5406
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8861
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i7_LC_5_11_5/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__180/I                         Odrv12                         0              3455   +INF  RISE       1
I__180/O                         Odrv12                       491              3946   +INF  RISE       1
I__182/I                         LocalMux                       0              3946   +INF  RISE       1
I__182/O                         LocalMux                     330              4276   +INF  RISE       1
I__184/I                         IoInMux                        0              4276   +INF  RISE       1
I__184/O                         IoInMux                      259              4535   +INF  RISE       1
SEG2_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4535   +INF  RISE       1
SEG2_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6773   +INF  FALL       1
SEG2_pad_6_iopad/DIN             IO_PAD                         0              6773   +INF  FALL       1
SEG2_pad_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              8861   +INF  FALL       1
SEG2[6]                          seg_test                       0              8861   +INF  FALL       1


++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i7_LC_5_11_5/lcout
Path End         : SEG1[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7326
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10781
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i7_LC_5_11_5/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__181/I                         Odrv12                         0              3455   +INF  FALL       1
I__181/O                         Odrv12                       540              3995   +INF  FALL       1
I__183/I                         Span12Mux_h                    0              3995   +INF  FALL       1
I__183/O                         Span12Mux_h                  540              4535   +INF  FALL       1
I__185/I                         Span12Mux_v                    0              4535   +INF  FALL       1
I__185/O                         Span12Mux_v                  540              5075   +INF  FALL       1
I__186/I                         Sp12to4                        0              5075   +INF  FALL       1
I__186/O                         Sp12to4                      449              5524   +INF  FALL       1
I__187/I                         Span4Mux_s0_h                  0              5524   +INF  FALL       1
I__187/O                         Span4Mux_s0_h                140              5664   +INF  FALL       1
I__188/I                         LocalMux                       0              5664   +INF  FALL       1
I__188/O                         LocalMux                     309              5973   +INF  FALL       1
I__189/I                         IoInMux                        0              5973   +INF  FALL       1
I__189/O                         IoInMux                      217              6190   +INF  FALL       1
SEG1_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6190   +INF  FALL       1
SEG1_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8428   +INF  FALL       1
SEG1_pad_6_iopad/DIN             IO_PAD                         0              8428   +INF  FALL       1
SEG1_pad_6_iopad/PACKAGEPIN:out  IO_PAD                      2353             10781   +INF  FALL       1
SEG1[6]                          seg_test                       0             10781   +INF  FALL       1


++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i6_LC_5_11_4/lcout
Path End         : SEG2[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              5749
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9204
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i6_LC_5_11_4/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__190/I                         Odrv12                         0              3455   +INF  RISE       1
I__190/O                         Odrv12                       491              3946   +INF  RISE       1
I__191/I                         Span12Mux_s8_h                 0              3946   +INF  RISE       1
I__191/O                         Span12Mux_s8_h               344              4290   +INF  RISE       1
I__193/I                         LocalMux                       0              4290   +INF  RISE       1
I__193/O                         LocalMux                     330              4619   +INF  RISE       1
I__195/I                         IoInMux                        0              4619   +INF  RISE       1
I__195/O                         IoInMux                      259              4879   +INF  RISE       1
SEG2_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4879   +INF  RISE       1
SEG2_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7116   +INF  FALL       1
SEG2_pad_5_iopad/DIN             IO_PAD                         0              7116   +INF  FALL       1
SEG2_pad_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              9204   +INF  FALL       1
SEG2[5]                          seg_test                       0              9204   +INF  FALL       1


++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i6_LC_5_11_4/lcout
Path End         : SEG1[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7698
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11153
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i6_LC_5_11_4/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__190/I                         Odrv12                         0              3455   +INF  FALL       1
I__190/O                         Odrv12                       540              3995   +INF  FALL       1
I__192/I                         Span12Mux_v                    0              3995   +INF  FALL       1
I__192/O                         Span12Mux_v                  540              4535   +INF  FALL       1
I__194/I                         Span12Mux_s11_h                0              4535   +INF  FALL       1
I__194/O                         Span12Mux_s11_h              526              5061   +INF  FALL       1
I__196/I                         Sp12to4                        0              5061   +INF  FALL       1
I__196/O                         Sp12to4                      449              5510   +INF  FALL       1
I__197/I                         Span4Mux_s2_h                  0              5510   +INF  FALL       1
I__197/O                         Span4Mux_s2_h                203              5714   +INF  FALL       1
I__198/I                         IoSpan4Mux                     0              5714   +INF  FALL       1
I__198/O                         IoSpan4Mux                   323              6036   +INF  FALL       1
I__199/I                         LocalMux                       0              6036   +INF  FALL       1
I__199/O                         LocalMux                     309              6345   +INF  FALL       1
I__200/I                         IoInMux                        0              6345   +INF  FALL       1
I__200/O                         IoInMux                      217              6562   +INF  FALL       1
SEG1_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6562   +INF  FALL       1
SEG1_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8799   +INF  FALL       1
SEG1_pad_5_iopad/DIN             IO_PAD                         0              8799   +INF  FALL       1
SEG1_pad_5_iopad/PACKAGEPIN:out  IO_PAD                      2353             11153   +INF  FALL       1
SEG1[5]                          seg_test                       0             11153   +INF  FALL       1


++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i5_LC_5_11_3/lcout
Path End         : SEG2[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              5749
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9204
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i5_LC_5_11_3/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__201/I                         Odrv12                         0              3455   +INF  RISE       1
I__201/O                         Odrv12                       491              3946   +INF  RISE       1
I__202/I                         Span12Mux_s8_h                 0              3946   +INF  RISE       1
I__202/O                         Span12Mux_s8_h               344              4290   +INF  RISE       1
I__204/I                         LocalMux                       0              4290   +INF  RISE       1
I__204/O                         LocalMux                     330              4619   +INF  RISE       1
I__206/I                         IoInMux                        0              4619   +INF  RISE       1
I__206/O                         IoInMux                      259              4879   +INF  RISE       1
SEG2_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4879   +INF  RISE       1
SEG2_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7116   +INF  FALL       1
SEG2_pad_4_iopad/DIN             IO_PAD                         0              7116   +INF  FALL       1
SEG2_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              9204   +INF  FALL       1
SEG2[4]                          seg_test                       0              9204   +INF  FALL       1


++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i5_LC_5_11_3/lcout
Path End         : SEG1[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7726
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11181
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i5_LC_5_11_3/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__201/I                         Odrv12                         0              3455   +INF  FALL       1
I__201/O                         Odrv12                       540              3995   +INF  FALL       1
I__203/I                         Span12Mux_h                    0              3995   +INF  FALL       1
I__203/O                         Span12Mux_h                  540              4535   +INF  FALL       1
I__205/I                         Span12Mux_s11_h                0              4535   +INF  FALL       1
I__205/O                         Span12Mux_s11_h              526              5061   +INF  FALL       1
I__207/I                         Sp12to4                        0              5061   +INF  FALL       1
I__207/O                         Sp12to4                      449              5510   +INF  FALL       1
I__208/I                         Span4Mux_s3_h                  0              5510   +INF  FALL       1
I__208/O                         Span4Mux_s3_h                231              5742   +INF  FALL       1
I__209/I                         IoSpan4Mux                     0              5742   +INF  FALL       1
I__209/O                         IoSpan4Mux                   323              6064   +INF  FALL       1
I__210/I                         LocalMux                       0              6064   +INF  FALL       1
I__210/O                         LocalMux                     309              6373   +INF  FALL       1
I__211/I                         IoInMux                        0              6373   +INF  FALL       1
I__211/O                         IoInMux                      217              6590   +INF  FALL       1
SEG1_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6590   +INF  FALL       1
SEG1_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8828   +INF  FALL       1
SEG1_pad_4_iopad/DIN             IO_PAD                         0              8828   +INF  FALL       1
SEG1_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2353             11181   +INF  FALL       1
SEG1[4]                          seg_test                       0             11181   +INF  FALL       1


++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i4_LC_5_11_2/lcout
Path End         : SEG2[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              6086
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9541
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i4_LC_5_11_2/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__212/I                         Odrv4                          0              3455   +INF  RISE       1
I__212/O                         Odrv4                        351              3806   +INF  RISE       1
I__214/I                         Span4Mux_h                     0              3806   +INF  RISE       1
I__214/O                         Span4Mux_h                   302              4107   +INF  RISE       1
I__216/I                         Span4Mux_s3_h                  0              4107   +INF  RISE       1
I__216/O                         Span4Mux_s3_h                231              4339   +INF  RISE       1
I__218/I                         IoSpan4Mux                     0              4339   +INF  RISE       1
I__218/O                         IoSpan4Mux                   288              4626   +INF  RISE       1
I__220/I                         LocalMux                       0              4626   +INF  RISE       1
I__220/O                         LocalMux                     330              4956   +INF  RISE       1
I__222/I                         IoInMux                        0              4956   +INF  RISE       1
I__222/O                         IoInMux                      259              5216   +INF  RISE       1
SEG2_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5216   +INF  RISE       1
SEG2_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7453   +INF  FALL       1
SEG2_pad_3_iopad/DIN             IO_PAD                         0              7453   +INF  FALL       1
SEG2_pad_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              9541   +INF  FALL       1
SEG2[3]                          seg_test                       0              9541   +INF  FALL       1


++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i4_LC_5_11_2/lcout
Path End         : SEG1[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7536
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10991
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i4_LC_5_11_2/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__213/I                         Odrv12                         0              3455   +INF  FALL       1
I__213/O                         Odrv12                       540              3995   +INF  FALL       1
I__215/I                         Span12Mux_h                    0              3995   +INF  FALL       1
I__215/O                         Span12Mux_h                  540              4535   +INF  FALL       1
I__217/I                         Sp12to4                        0              4535   +INF  FALL       1
I__217/O                         Sp12to4                      449              4984   +INF  FALL       1
I__219/I                         Span4Mux_v                     0              4984   +INF  FALL       1
I__219/O                         Span4Mux_v                   372              5356   +INF  FALL       1
I__221/I                         Span4Mux_h                     0              5356   +INF  FALL       1
I__221/O                         Span4Mux_h                   316              5671   +INF  FALL       1
I__223/I                         Span4Mux_s2_h                  0              5671   +INF  FALL       1
I__223/O                         Span4Mux_s2_h                203              5875   +INF  FALL       1
I__224/I                         LocalMux                       0              5875   +INF  FALL       1
I__224/O                         LocalMux                     309              6183   +INF  FALL       1
I__225/I                         IoInMux                        0              6183   +INF  FALL       1
I__225/O                         IoInMux                      217              6401   +INF  FALL       1
SEG1_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6401   +INF  FALL       1
SEG1_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8638   +INF  FALL       1
SEG1_pad_3_iopad/DIN             IO_PAD                         0              8638   +INF  FALL       1
SEG1_pad_3_iopad/PACKAGEPIN:out  IO_PAD                      2353             10991   +INF  FALL       1
SEG1[3]                          seg_test                       0             10991   +INF  FALL       1


++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i2_LC_5_11_1/lcout
Path End         : SEG2[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6765
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10220
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i2_LC_5_11_1/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__36/I                          Odrv4                          0              3455   +INF  RISE       1
I__36/O                          Odrv4                        351              3806   +INF  RISE       1
I__38/I                          Span4Mux_v                     0              3806   +INF  RISE       1
I__38/O                          Span4Mux_v                   351              4157   +INF  RISE       1
I__40/I                          Span4Mux_v                     0              4157   +INF  RISE       1
I__40/O                          Span4Mux_v                   351              4507   +INF  RISE       1
I__42/I                          Span4Mux_h                     0              4507   +INF  RISE       1
I__42/O                          Span4Mux_h                   302              4809   +INF  RISE       1
I__44/I                          Span4Mux_s3_h                  0              4809   +INF  RISE       1
I__44/O                          Span4Mux_s3_h                231              5040   +INF  RISE       1
I__46/I                          LocalMux                       0              5040   +INF  RISE       1
I__46/O                          LocalMux                     330              5370   +INF  RISE       1
I__48/I                          IoInMux                        0              5370   +INF  RISE       1
I__48/O                          IoInMux                      259              5629   +INF  RISE       1
SEG2_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5629   +INF  RISE       1
SEG2_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7867   +INF  FALL       1
SEG2_pad_1_iopad/DIN             IO_PAD                         0              7867   +INF  FALL       1
SEG2_pad_1_iopad/PACKAGEPIN:out  IO_PAD                      2353             10220   +INF  FALL       1
SEG2[1]                          seg_test                       0             10220   +INF  FALL       1


++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i2_LC_5_11_1/lcout
Path End         : SEG1[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7172
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10627
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i2_LC_5_11_1/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__37/I                          Odrv12                         0              3455   +INF  FALL       1
I__37/O                          Odrv12                       540              3995   +INF  FALL       1
I__39/I                          Span12Mux_h                    0              3995   +INF  FALL       1
I__39/O                          Span12Mux_h                  540              4535   +INF  FALL       1
I__41/I                          Sp12to4                        0              4535   +INF  FALL       1
I__41/O                          Sp12to4                      449              4984   +INF  FALL       1
I__43/I                          Span4Mux_s2_h                  0              4984   +INF  FALL       1
I__43/O                          Span4Mux_s2_h                203              5188   +INF  FALL       1
I__45/I                          IoSpan4Mux                     0              5188   +INF  FALL       1
I__45/O                          IoSpan4Mux                   323              5510   +INF  FALL       1
I__47/I                          LocalMux                       0              5510   +INF  FALL       1
I__47/O                          LocalMux                     309              5819   +INF  FALL       1
I__49/I                          IoInMux                        0              5819   +INF  FALL       1
I__49/O                          IoInMux                      217              6036   +INF  FALL       1
SEG1_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6036   +INF  FALL       1
SEG1_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8273   +INF  FALL       1
SEG1_pad_1_iopad/DIN             IO_PAD                         0              8273   +INF  FALL       1
SEG1_pad_1_iopad/PACKAGEPIN:out  IO_PAD                      2353             10627   +INF  FALL       1
SEG1[1]                          seg_test                       0             10627   +INF  FALL       1


++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i3_LC_5_11_6/in0
Capture Clock    : decoder.SEG_i3_LC_5_11_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -400
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__79/I                           Sp12to4                        0              2053   +INF  FALL       1
I__79/O                           Sp12to4                      449              2502   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2502   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2874   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2874   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3189   +INF  FALL       1
I__87/I                           LocalMux                       0              3189   +INF  FALL       1
I__87/O                           LocalMux                     309              3498   +INF  FALL       1
I__90/I                           InMux                          0              3498   +INF  FALL       1
I__90/O                           InMux                        217              3715   +INF  FALL       1
decoder.SEG_i3_LC_5_11_6/in0      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i4_LC_5_11_2/in0
Capture Clock    : decoder.SEG_i4_LC_5_11_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -400
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__79/I                           Sp12to4                        0              2053   +INF  FALL       1
I__79/O                           Sp12to4                      449              2502   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2502   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2874   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2874   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3189   +INF  FALL       1
I__87/I                           LocalMux                       0              3189   +INF  FALL       1
I__87/O                           LocalMux                     309              3498   +INF  FALL       1
I__91/I                           InMux                          0              3498   +INF  FALL       1
I__91/O                           InMux                        217              3715   +INF  FALL       1
decoder.SEG_i4_LC_5_11_2/in0      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i5_LC_5_11_3/in3
Capture Clock    : decoder.SEG_i5_LC_5_11_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -217
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__79/I                           Sp12to4                        0              2053   +INF  FALL       1
I__79/O                           Sp12to4                      449              2502   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2502   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2874   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2874   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3189   +INF  FALL       1
I__87/I                           LocalMux                       0              3189   +INF  FALL       1
I__87/O                           LocalMux                     309              3498   +INF  FALL       1
I__92/I                           InMux                          0              3498   +INF  FALL       1
I__92/O                           InMux                        217              3715   +INF  FALL       1
decoder.SEG_i5_LC_5_11_3/in3      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i6_LC_5_11_4/in0
Capture Clock    : decoder.SEG_i6_LC_5_11_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -400
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__79/I                           Sp12to4                        0              2053   +INF  FALL       1
I__79/O                           Sp12to4                      449              2502   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2502   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2874   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2874   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3189   +INF  FALL       1
I__87/I                           LocalMux                       0              3189   +INF  FALL       1
I__87/O                           LocalMux                     309              3498   +INF  FALL       1
I__93/I                           InMux                          0              3498   +INF  FALL       1
I__93/O                           InMux                        217              3715   +INF  FALL       1
decoder.SEG_i6_LC_5_11_4/in0      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i7_LC_5_11_5/in3
Capture Clock    : decoder.SEG_i7_LC_5_11_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -217
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__79/I                           Sp12to4                        0              2053   +INF  FALL       1
I__79/O                           Sp12to4                      449              2502   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2502   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2874   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2874   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3189   +INF  FALL       1
I__87/I                           LocalMux                       0              3189   +INF  FALL       1
I__87/O                           LocalMux                     309              3498   +INF  FALL       1
I__94/I                           InMux                          0              3498   +INF  FALL       1
I__94/O                           InMux                        217              3715   +INF  FALL       1
decoder.SEG_i7_LC_5_11_5/in3      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i3_LC_5_11_6/in3
Capture Clock    : decoder.SEG_i3_LC_5_11_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -217
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__99/I                           Sp12to4                        0              2053   +INF  FALL       1
I__99/O                           Sp12to4                      449              2502   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2874   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3189   +INF  FALL       1
I__108/I                          LocalMux                       0              3189   +INF  FALL       1
I__108/O                          LocalMux                     309              3498   +INF  FALL       1
I__111/I                          InMux                          0              3498   +INF  FALL       1
I__111/O                          InMux                        217              3715   +INF  FALL       1
decoder.SEG_i3_LC_5_11_6/in3      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i4_LC_5_11_2/in3
Capture Clock    : decoder.SEG_i4_LC_5_11_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -217
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__99/I                           Sp12to4                        0              2053   +INF  FALL       1
I__99/O                           Sp12to4                      449              2502   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2874   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3189   +INF  FALL       1
I__108/I                          LocalMux                       0              3189   +INF  FALL       1
I__108/O                          LocalMux                     309              3498   +INF  FALL       1
I__112/I                          InMux                          0              3498   +INF  FALL       1
I__112/O                          InMux                        217              3715   +INF  FALL       1
decoder.SEG_i4_LC_5_11_2/in3      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i5_LC_5_11_3/in2
Capture Clock    : decoder.SEG_i5_LC_5_11_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -323
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__99/I                           Sp12to4                        0              2053   +INF  FALL       1
I__99/O                           Sp12to4                      449              2502   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2874   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3189   +INF  FALL       1
I__108/I                          LocalMux                       0              3189   +INF  FALL       1
I__108/O                          LocalMux                     309              3498   +INF  FALL       1
I__113/I                          InMux                          0              3498   +INF  FALL       1
I__113/O                          InMux                        217              3715   +INF  FALL       1
I__117/I                          CascadeMux                     0              3715   +INF  FALL       1
I__117/O                          CascadeMux                     0              3715   +INF  FALL       1
decoder.SEG_i5_LC_5_11_3/in2      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i6_LC_5_11_4/in3
Capture Clock    : decoder.SEG_i6_LC_5_11_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -217
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__99/I                           Sp12to4                        0              2053   +INF  FALL       1
I__99/O                           Sp12to4                      449              2502   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2874   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3189   +INF  FALL       1
I__108/I                          LocalMux                       0              3189   +INF  FALL       1
I__108/O                          LocalMux                     309              3498   +INF  FALL       1
I__114/I                          InMux                          0              3498   +INF  FALL       1
I__114/O                          InMux                        217              3715   +INF  FALL       1
decoder.SEG_i6_LC_5_11_4/in3      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i7_LC_5_11_5/in2
Capture Clock    : decoder.SEG_i7_LC_5_11_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -323
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__99/I                           Sp12to4                        0              2053   +INF  FALL       1
I__99/O                           Sp12to4                      449              2502   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2874   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3189   +INF  FALL       1
I__108/I                          LocalMux                       0              3189   +INF  FALL       1
I__108/O                          LocalMux                     309              3498   +INF  FALL       1
I__115/I                          InMux                          0              3498   +INF  FALL       1
I__115/O                          InMux                        217              3715   +INF  FALL       1
I__118/I                          CascadeMux                     0              3715   +INF  FALL       1
I__118/O                          CascadeMux                     0              3715   +INF  FALL       1
decoder.SEG_i7_LC_5_11_5/in2      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i3_LC_5_11_6/in2
Capture Clock    : decoder.SEG_i3_LC_5_11_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -323
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                          Sp12to4                        0              2593   +INF  FALL       1
I__125/O                          Sp12to4                      449              3042   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__130/I                          LocalMux                       0              3414   +INF  FALL       1
I__130/O                          LocalMux                     309              3722   +INF  FALL       1
I__133/I                          InMux                          0              3722   +INF  FALL       1
I__133/O                          InMux                        217              3940   +INF  FALL       1
I__139/I                          CascadeMux                     0              3940   +INF  FALL       1
I__139/O                          CascadeMux                     0              3940   +INF  FALL       1
decoder.SEG_i3_LC_5_11_6/in2      LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i4_LC_5_11_2/in2
Capture Clock    : decoder.SEG_i4_LC_5_11_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -323
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                          Sp12to4                        0              2593   +INF  FALL       1
I__125/O                          Sp12to4                      449              3042   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__130/I                          LocalMux                       0              3414   +INF  FALL       1
I__130/O                          LocalMux                     309              3722   +INF  FALL       1
I__134/I                          InMux                          0              3722   +INF  FALL       1
I__134/O                          InMux                        217              3940   +INF  FALL       1
I__140/I                          CascadeMux                     0              3940   +INF  FALL       1
I__140/O                          CascadeMux                     0              3940   +INF  FALL       1
decoder.SEG_i4_LC_5_11_2/in2      LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i5_LC_5_11_3/in1
Capture Clock    : decoder.SEG_i5_LC_5_11_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -379
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                          Sp12to4                        0              2593   +INF  FALL       1
I__125/O                          Sp12to4                      449              3042   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__130/I                          LocalMux                       0              3414   +INF  FALL       1
I__130/O                          LocalMux                     309              3722   +INF  FALL       1
I__135/I                          InMux                          0              3722   +INF  FALL       1
I__135/O                          InMux                        217              3940   +INF  FALL       1
decoder.SEG_i5_LC_5_11_3/in1      LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i6_LC_5_11_4/in2
Capture Clock    : decoder.SEG_i6_LC_5_11_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -323
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                          Sp12to4                        0              2593   +INF  FALL       1
I__125/O                          Sp12to4                      449              3042   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__130/I                          LocalMux                       0              3414   +INF  FALL       1
I__130/O                          LocalMux                     309              3722   +INF  FALL       1
I__136/I                          InMux                          0              3722   +INF  FALL       1
I__136/O                          InMux                        217              3940   +INF  FALL       1
I__141/I                          CascadeMux                     0              3940   +INF  FALL       1
I__141/O                          CascadeMux                     0              3940   +INF  FALL       1
decoder.SEG_i6_LC_5_11_4/in2      LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i7_LC_5_11_5/in1
Capture Clock    : decoder.SEG_i7_LC_5_11_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -379
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                          Sp12to4                        0              2593   +INF  FALL       1
I__125/O                          Sp12to4                      449              3042   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__130/I                          LocalMux                       0              3414   +INF  FALL       1
I__130/O                          LocalMux                     309              3722   +INF  FALL       1
I__137/I                          InMux                          0              3722   +INF  FALL       1
I__137/O                          InMux                        217              3940   +INF  FALL       1
decoder.SEG_i7_LC_5_11_5/in1      LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i3_LC_5_11_6/in1
Capture Clock    : decoder.SEG_i3_LC_5_11_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -379
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__145/I                          Odrv12                         0               973   +INF  FALL       1
I__145/O                          Odrv12                       540              1513   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__154/I                          LocalMux                       0              2593   +INF  FALL       1
I__154/O                          LocalMux                     309              2902   +INF  FALL       1
I__158/I                          InMux                          0              2902   +INF  FALL       1
I__158/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i3_LC_5_11_6/in1      LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i4_LC_5_11_2/in1
Capture Clock    : decoder.SEG_i4_LC_5_11_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -379
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__145/I                          Odrv12                         0               973   +INF  FALL       1
I__145/O                          Odrv12                       540              1513   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__154/I                          LocalMux                       0              2593   +INF  FALL       1
I__154/O                          LocalMux                     309              2902   +INF  FALL       1
I__159/I                          InMux                          0              2902   +INF  FALL       1
I__159/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i4_LC_5_11_2/in1      LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i5_LC_5_11_3/in0
Capture Clock    : decoder.SEG_i5_LC_5_11_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -400
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__145/I                          Odrv12                         0               973   +INF  FALL       1
I__145/O                          Odrv12                       540              1513   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__154/I                          LocalMux                       0              2593   +INF  FALL       1
I__154/O                          LocalMux                     309              2902   +INF  FALL       1
I__160/I                          InMux                          0              2902   +INF  FALL       1
I__160/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i5_LC_5_11_3/in0      LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i6_LC_5_11_4/in1
Capture Clock    : decoder.SEG_i6_LC_5_11_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -379
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__145/I                          Odrv12                         0               973   +INF  FALL       1
I__145/O                          Odrv12                       540              1513   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__154/I                          LocalMux                       0              2593   +INF  FALL       1
I__154/O                          LocalMux                     309              2902   +INF  FALL       1
I__161/I                          InMux                          0              2902   +INF  FALL       1
I__161/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i6_LC_5_11_4/in1      LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i7_LC_5_11_5/in0
Capture Clock    : decoder.SEG_i7_LC_5_11_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                     -400
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__145/I                          Odrv12                         0               973   +INF  FALL       1
I__145/O                          Odrv12                       540              1513   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__154/I                          LocalMux                       0              2593   +INF  FALL       1
I__154/O                          LocalMux                     309              2902   +INF  FALL       1
I__162/I                          InMux                          0              2902   +INF  FALL       1
I__162/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i7_LC_5_11_5/in0      LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : leds[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8663
---------------------------------------   ---- 
End-of-path arrival time (ps)             8663
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                    0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__144/I                          Odrv12                      0               973   +INF  FALL       1
I__144/O                          Odrv12                    540              1513   +INF  FALL       1
I__147/I                          Span12Mux_h                 0              1513   +INF  FALL       1
I__147/O                          Span12Mux_h               540              2053   +INF  FALL       1
I__150/I                          Span12Mux_h                 0              2053   +INF  FALL       1
I__150/O                          Span12Mux_h               540              2593   +INF  FALL       1
I__153/I                          Sp12to4                     0              2593   +INF  FALL       1
I__153/O                          Sp12to4                   449              3042   +INF  FALL       1
I__156/I                          Span4Mux_h                  0              3042   +INF  FALL       1
I__156/O                          Span4Mux_h                316              3357   +INF  FALL       1
I__164/I                          Span4Mux_s0_v               0              3357   +INF  FALL       1
I__164/O                          Span4Mux_s0_v             189              3547   +INF  FALL       1
I__166/I                          LocalMux                    0              3547   +INF  FALL       1
I__166/O                          LocalMux                  309              3855   +INF  FALL       1
I__167/I                          IoInMux                     0              3855   +INF  FALL       1
I__167/O                          IoInMux                   217              4073   +INF  FALL       1
leds_pad_3_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4073   +INF  FALL       1
leds_pad_3_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              6310   +INF  FALL       1
leds_pad_3_iopad/DIN              IO_PAD                      0              6310   +INF  FALL       1
leds_pad_3_iopad/PACKAGEPIN:out   IO_PAD                   2353              8663   +INF  FALL       1
leds[3]                           seg_test                    0              8663   +INF  FALL       1


++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i1_LC_6_9_3/in0
Capture Clock    : decoder.SEG_i1_LC_6_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__144/I                          Odrv12                         0               973   +INF  FALL       1
I__144/O                          Odrv12                       540              1513   +INF  FALL       1
I__146/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__146/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__149/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__149/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__152/I                          Sp12to4                        0              2593   +INF  FALL       1
I__152/O                          Sp12to4                      449              3042   +INF  FALL       1
I__155/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__155/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__163/I                          LocalMux                       0              3414   +INF  FALL       1
I__163/O                          LocalMux                     309              3722   +INF  FALL       1
I__165/I                          InMux                          0              3722   +INF  FALL       1
I__165/O                          InMux                        217              3940   +INF  FALL       1
decoder.SEG_i1_LC_6_9_3/in0       LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i2_LC_5_11_1/in0
Capture Clock    : decoder.SEG_i2_LC_5_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3069
---------------------------------------   ---- 
End-of-path arrival time (ps)             3069
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  FALL       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__145/I                          Odrv12                         0               923   +INF  FALL       1
I__145/O                          Odrv12                       540              1463   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1463   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2003   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2003   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2543   +INF  FALL       1
I__154/I                          LocalMux                       0              2543   +INF  FALL       1
I__154/O                          LocalMux                     309              2852   +INF  FALL       1
I__157/I                          InMux                          0              2852   +INF  FALL       1
I__157/O                          InMux                        217              3069   +INF  FALL       1
decoder.SEG_i2_LC_5_11_1/in0      LogicCell40_SEQ_MODE_1000      0              3069   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : leds[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9049
---------------------------------------   ---- 
End-of-path arrival time (ps)             9049
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                    0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__119/I                          Odrv12                      0               973   +INF  FALL       1
I__119/O                          Odrv12                    540              1513   +INF  FALL       1
I__121/I                          Span12Mux_h                 0              1513   +INF  FALL       1
I__121/O                          Span12Mux_h               540              2053   +INF  FALL       1
I__123/I                          Span12Mux_h                 0              2053   +INF  FALL       1
I__123/O                          Span12Mux_h               540              2593   +INF  FALL       1
I__126/I                          Sp12to4                     0              2593   +INF  FALL       1
I__126/O                          Sp12to4                   449              3042   +INF  FALL       1
I__129/I                          Span4Mux_h                  0              3042   +INF  FALL       1
I__129/O                          Span4Mux_h                316              3357   +INF  FALL       1
I__131/I                          Span4Mux_s2_v               0              3357   +INF  FALL       1
I__131/O                          Span4Mux_s2_v             252              3610   +INF  FALL       1
I__138/I                          IoSpan4Mux                  0              3610   +INF  FALL       1
I__138/O                          IoSpan4Mux                323              3933   +INF  FALL       1
I__142/I                          LocalMux                    0              3933   +INF  FALL       1
I__142/O                          LocalMux                  309              4241   +INF  FALL       1
I__143/I                          IoInMux                     0              4241   +INF  FALL       1
I__143/O                          IoInMux                   217              4459   +INF  FALL       1
leds_pad_2_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4459   +INF  FALL       1
leds_pad_2_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              6696   +INF  FALL       1
leds_pad_2_iopad/DIN              IO_PAD                      0              6696   +INF  FALL       1
leds_pad_2_iopad/PACKAGEPIN:out   IO_PAD                   2353              9049   +INF  FALL       1
leds[2]                           seg_test                    0              9049   +INF  FALL       1


++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i1_LC_6_9_3/in1
Capture Clock    : decoder.SEG_i1_LC_6_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__124/I                          LocalMux                       0              2593   +INF  FALL       1
I__124/O                          LocalMux                     309              2902   +INF  FALL       1
I__127/I                          InMux                          0              2902   +INF  FALL       1
I__127/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i1_LC_6_9_3/in1       LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i2_LC_5_11_1/in1
Capture Clock    : decoder.SEG_i2_LC_5_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3890
---------------------------------------   ---- 
End-of-path arrival time (ps)             3890
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  FALL       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__119/I                          Odrv12                         0               923   +INF  FALL       1
I__119/O                          Odrv12                       540              1463   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1463   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2003   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2003   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2543   +INF  FALL       1
I__125/I                          Sp12to4                        0              2543   +INF  FALL       1
I__125/O                          Sp12to4                      449              2992   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              2992   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3364   +INF  FALL       1
I__130/I                          LocalMux                       0              3364   +INF  FALL       1
I__130/O                          LocalMux                     309              3672   +INF  FALL       1
I__132/I                          InMux                          0              3672   +INF  FALL       1
I__132/O                          InMux                        217              3890   +INF  FALL       1
decoder.SEG_i2_LC_5_11_1/in1      LogicCell40_SEQ_MODE_1000      0              3890   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : leds[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7864
---------------------------------------   ---- 
End-of-path arrival time (ps)             7864
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                    0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__95/I                           Odrv12                      0               973   +INF  FALL       1
I__95/O                           Odrv12                    540              1513   +INF  FALL       1
I__97/I                           Span12Mux_h                 0              1513   +INF  FALL       1
I__97/O                           Span12Mux_h               540              2053   +INF  FALL       1
I__100/I                          Span12Mux_h                 0              2053   +INF  FALL       1
I__100/O                          Span12Mux_h               540              2593   +INF  FALL       1
I__103/I                          Span12Mux_s2_v              0              2593   +INF  FALL       1
I__103/O                          Span12Mux_s2_v            154              2747   +INF  FALL       1
I__106/I                          LocalMux                    0              2747   +INF  FALL       1
I__106/O                          LocalMux                  309              3056   +INF  FALL       1
I__109/I                          IoInMux                     0              3056   +INF  FALL       1
I__109/O                          IoInMux                   217              3273   +INF  FALL       1
leds_pad_1_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              3273   +INF  FALL       1
leds_pad_1_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              5511   +INF  FALL       1
leds_pad_1_iopad/DIN              IO_PAD                      0              5511   +INF  FALL       1
leds_pad_1_iopad/PACKAGEPIN:out   IO_PAD                   2353              7864   +INF  FALL       1
leds[1]                           seg_test                    0              7864   +INF  FALL       1


++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i1_LC_6_9_3/in2
Capture Clock    : decoder.SEG_i1_LC_6_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__98/I                           Span12Mux_h                    0              2053   +INF  FALL       1
I__98/O                           Span12Mux_h                  540              2593   +INF  FALL       1
I__101/I                          LocalMux                       0              2593   +INF  FALL       1
I__101/O                          LocalMux                     309              2902   +INF  FALL       1
I__104/I                          InMux                          0              2902   +INF  FALL       1
I__104/O                          InMux                        217              3119   +INF  FALL       1
I__107/I                          CascadeMux                     0              3119   +INF  FALL       1
I__107/O                          CascadeMux                     0              3119   +INF  FALL       1
decoder.SEG_i1_LC_6_9_3/in2       LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i2_LC_5_11_1/in2
Capture Clock    : decoder.SEG_i2_LC_5_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3665
---------------------------------------   ---- 
End-of-path arrival time (ps)             3665
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  FALL       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__95/I                           Odrv12                         0               923   +INF  FALL       1
I__95/O                           Odrv12                       540              1463   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1463   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2003   +INF  FALL       1
I__99/I                           Sp12to4                        0              2003   +INF  FALL       1
I__99/O                           Sp12to4                      449              2452   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2452   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2824   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2824   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3139   +INF  FALL       1
I__108/I                          LocalMux                       0              3139   +INF  FALL       1
I__108/O                          LocalMux                     309              3448   +INF  FALL       1
I__110/I                          InMux                          0              3448   +INF  FALL       1
I__110/O                          InMux                        217              3665   +INF  FALL       1
I__116/I                          CascadeMux                     0              3665   +INF  FALL       1
I__116/O                          CascadeMux                     0              3665   +INF  FALL       1
decoder.SEG_i2_LC_5_11_1/in2      LogicCell40_SEQ_MODE_1000      0              3665   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : leds[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7864
---------------------------------------   ---- 
End-of-path arrival time (ps)             7864
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                    0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__75/I                           Odrv12                      0               973   +INF  FALL       1
I__75/O                           Odrv12                    540              1513   +INF  FALL       1
I__77/I                           Span12Mux_h                 0              1513   +INF  FALL       1
I__77/O                           Span12Mux_h               540              2053   +INF  FALL       1
I__80/I                           Span12Mux_h                 0              2053   +INF  FALL       1
I__80/O                           Span12Mux_h               540              2593   +INF  FALL       1
I__83/I                           Span12Mux_s2_v              0              2593   +INF  FALL       1
I__83/O                           Span12Mux_s2_v            154              2747   +INF  FALL       1
I__86/I                           LocalMux                    0              2747   +INF  FALL       1
I__86/O                           LocalMux                  309              3056   +INF  FALL       1
I__88/I                           IoInMux                     0              3056   +INF  FALL       1
I__88/O                           IoInMux                   217              3273   +INF  FALL       1
leds_pad_0_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              3273   +INF  FALL       1
leds_pad_0_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              5511   +INF  FALL       1
leds_pad_0_iopad/DIN              IO_PAD                      0              5511   +INF  FALL       1
leds_pad_0_iopad/PACKAGEPIN:out   IO_PAD                   2353              7864   +INF  FALL       1
leds[0]                           seg_test                    0              7864   +INF  FALL       1


++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i1_LC_6_9_3/in3
Capture Clock    : decoder.SEG_i1_LC_6_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__78/I                           Span12Mux_h                    0              2053   +INF  FALL       1
I__78/O                           Span12Mux_h                  540              2593   +INF  FALL       1
I__81/I                           LocalMux                       0              2593   +INF  FALL       1
I__81/O                           LocalMux                     309              2902   +INF  FALL       1
I__84/I                           InMux                          0              2902   +INF  FALL       1
I__84/O                           InMux                        217              3119   +INF  FALL       1
decoder.SEG_i1_LC_6_9_3/in3       LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i2_LC_5_11_1/in3
Capture Clock    : decoder.SEG_i2_LC_5_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3665
---------------------------------------   ---- 
End-of-path arrival time (ps)             3665
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  FALL       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__75/I                           Odrv12                         0               923   +INF  FALL       1
I__75/O                           Odrv12                       540              1463   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1463   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2003   +INF  FALL       1
I__79/I                           Sp12to4                        0              2003   +INF  FALL       1
I__79/O                           Sp12to4                      449              2452   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2452   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2824   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2824   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3139   +INF  FALL       1
I__87/I                           LocalMux                       0              3139   +INF  FALL       1
I__87/O                           LocalMux                     309              3448   +INF  FALL       1
I__89/I                           InMux                          0              3448   +INF  FALL       1
I__89/O                           InMux                        217              3665   +INF  FALL       1
decoder.SEG_i2_LC_5_11_1/in3      LogicCell40_SEQ_MODE_1000      0              3665   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i1_LC_6_9_3/lcout
Path End         : SEG1[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              6393
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9848
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i1_LC_6_9_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__65/I                          Odrv12                         0              3455   +INF  RISE       1
I__65/O                          Odrv12                       491              3946   +INF  RISE       1
I__67/I                          Span12Mux_h                    0              3946   +INF  RISE       1
I__67/O                          Span12Mux_h                  491              4437   +INF  RISE       1
I__69/I                          Span12Mux_s5_h                 0              4437   +INF  RISE       1
I__69/O                          Span12Mux_s5_h               231              4669   +INF  RISE       1
I__71/I                          LocalMux                       0              4669   +INF  RISE       1
I__71/O                          LocalMux                     330              4998   +INF  RISE       1
I__73/I                          IoInMux                        0              4998   +INF  RISE       1
I__73/O                          IoInMux                      259              5258   +INF  RISE       1
SEG1_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5258   +INF  RISE       1
SEG1_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7495   +INF  FALL       1
SEG1_pad_0_iopad/DIN             IO_PAD                         0              7495   +INF  FALL       1
SEG1_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2353              9848   +INF  FALL       1
SEG1[0]                          seg_test                       0              9848   +INF  FALL       1


++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i1_LC_6_9_3/lcout
Path End         : SEG2[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6632
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10087
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__64/I                                    ClkMux                         0              2607  RISE       1
I__64/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i1_LC_6_9_3/clk                LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i1_LC_6_9_3/lcout    LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__66/I                          Odrv12                         0              3455   +INF  FALL       1
I__66/O                          Odrv12                       540              3995   +INF  FALL       1
I__68/I                          Span12Mux_v                    0              3995   +INF  FALL       1
I__68/O                          Span12Mux_v                  540              4535   +INF  FALL       1
I__70/I                          Span12Mux_s9_h                 0              4535   +INF  FALL       1
I__70/O                          Span12Mux_s9_h               435              4970   +INF  FALL       1
I__72/I                          LocalMux                       0              4970   +INF  FALL       1
I__72/O                          LocalMux                     309              5279   +INF  FALL       1
I__74/I                          IoInMux                        0              5279   +INF  FALL       1
I__74/O                          IoInMux                      217              5496   +INF  FALL       1
SEG2_pad_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5496   +INF  FALL       1
SEG2_pad_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7733   +INF  FALL       1
SEG2_pad_0_iopad/DIN             IO_PAD                         0              7733   +INF  FALL       1
SEG2_pad_0_iopad/PACKAGEPIN:out  IO_PAD                      2353             10087   +INF  FALL       1
SEG2[0]                          seg_test                       0             10087   +INF  FALL       1


++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i3_LC_5_11_6/lcout
Path End         : SEG2[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6765
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10220
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i3_LC_5_11_6/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__168/I                         Odrv4                          0              3455   +INF  RISE       1
I__168/O                         Odrv4                        351              3806   +INF  RISE       1
I__170/I                         Span4Mux_v                     0              3806   +INF  RISE       1
I__170/O                         Span4Mux_v                   351              4157   +INF  RISE       1
I__172/I                         Span4Mux_v                     0              4157   +INF  RISE       1
I__172/O                         Span4Mux_v                   351              4507   +INF  RISE       1
I__174/I                         Span4Mux_h                     0              4507   +INF  RISE       1
I__174/O                         Span4Mux_h                   302              4809   +INF  RISE       1
I__176/I                         Span4Mux_s3_h                  0              4809   +INF  RISE       1
I__176/O                         Span4Mux_s3_h                231              5040   +INF  RISE       1
I__178/I                         LocalMux                       0              5040   +INF  RISE       1
I__178/O                         LocalMux                     330              5370   +INF  RISE       1
I__179/I                         IoInMux                        0              5370   +INF  RISE       1
I__179/O                         IoInMux                      259              5629   +INF  RISE       1
SEG2_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5629   +INF  RISE       1
SEG2_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7867   +INF  FALL       1
SEG2_pad_2_iopad/DIN             IO_PAD                         0              7867   +INF  FALL       1
SEG2_pad_2_iopad/PACKAGEPIN:out  IO_PAD                      2353             10220   +INF  FALL       1
SEG2[2]                          seg_test                       0             10220   +INF  FALL       1


++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i3_LC_5_11_6/lcout
Path End         : SEG1[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              6330
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9785
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i3_LC_5_11_6/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__169/I                         Odrv12                         0              3455   +INF  FALL       1
I__169/O                         Odrv12                       540              3995   +INF  FALL       1
I__171/I                         Span12Mux_h                    0              3995   +INF  FALL       1
I__171/O                         Span12Mux_h                  540              4535   +INF  FALL       1
I__173/I                         Span12Mux_s1_h                 0              4535   +INF  FALL       1
I__173/O                         Span12Mux_s1_h               133              4669   +INF  FALL       1
I__175/I                         LocalMux                       0              4669   +INF  FALL       1
I__175/O                         LocalMux                     309              4977   +INF  FALL       1
I__177/I                         IoInMux                        0              4977   +INF  FALL       1
I__177/O                         IoInMux                      217              5195   +INF  FALL       1
SEG1_pad_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5195   +INF  FALL       1
SEG1_pad_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7432   +INF  FALL       1
SEG1_pad_2_iopad/DIN             IO_PAD                         0              7432   +INF  FALL       1
SEG1_pad_2_iopad/PACKAGEPIN:out  IO_PAD                      2353              9785   +INF  FALL       1
SEG1[2]                          seg_test                       0              9785   +INF  FALL       1


++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i7_LC_5_11_5/lcout
Path End         : SEG2[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              5406
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  8861
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i7_LC_5_11_5/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__180/I                         Odrv12                         0              3455   +INF  RISE       1
I__180/O                         Odrv12                       491              3946   +INF  RISE       1
I__182/I                         LocalMux                       0              3946   +INF  RISE       1
I__182/O                         LocalMux                     330              4276   +INF  RISE       1
I__184/I                         IoInMux                        0              4276   +INF  RISE       1
I__184/O                         IoInMux                      259              4535   +INF  RISE       1
SEG2_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4535   +INF  RISE       1
SEG2_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6773   +INF  FALL       1
SEG2_pad_6_iopad/DIN             IO_PAD                         0              6773   +INF  FALL       1
SEG2_pad_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              8861   +INF  FALL       1
SEG2[6]                          seg_test                       0              8861   +INF  FALL       1


++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i7_LC_5_11_5/lcout
Path End         : SEG1[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7326
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10781
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i7_LC_5_11_5/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__181/I                         Odrv12                         0              3455   +INF  FALL       1
I__181/O                         Odrv12                       540              3995   +INF  FALL       1
I__183/I                         Span12Mux_h                    0              3995   +INF  FALL       1
I__183/O                         Span12Mux_h                  540              4535   +INF  FALL       1
I__185/I                         Span12Mux_v                    0              4535   +INF  FALL       1
I__185/O                         Span12Mux_v                  540              5075   +INF  FALL       1
I__186/I                         Sp12to4                        0              5075   +INF  FALL       1
I__186/O                         Sp12to4                      449              5524   +INF  FALL       1
I__187/I                         Span4Mux_s0_h                  0              5524   +INF  FALL       1
I__187/O                         Span4Mux_s0_h                140              5664   +INF  FALL       1
I__188/I                         LocalMux                       0              5664   +INF  FALL       1
I__188/O                         LocalMux                     309              5973   +INF  FALL       1
I__189/I                         IoInMux                        0              5973   +INF  FALL       1
I__189/O                         IoInMux                      217              6190   +INF  FALL       1
SEG1_pad_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6190   +INF  FALL       1
SEG1_pad_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8428   +INF  FALL       1
SEG1_pad_6_iopad/DIN             IO_PAD                         0              8428   +INF  FALL       1
SEG1_pad_6_iopad/PACKAGEPIN:out  IO_PAD                      2353             10781   +INF  FALL       1
SEG1[6]                          seg_test                       0             10781   +INF  FALL       1


++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i6_LC_5_11_4/lcout
Path End         : SEG2[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              5749
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9204
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i6_LC_5_11_4/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__190/I                         Odrv12                         0              3455   +INF  RISE       1
I__190/O                         Odrv12                       491              3946   +INF  RISE       1
I__191/I                         Span12Mux_s8_h                 0              3946   +INF  RISE       1
I__191/O                         Span12Mux_s8_h               344              4290   +INF  RISE       1
I__193/I                         LocalMux                       0              4290   +INF  RISE       1
I__193/O                         LocalMux                     330              4619   +INF  RISE       1
I__195/I                         IoInMux                        0              4619   +INF  RISE       1
I__195/O                         IoInMux                      259              4879   +INF  RISE       1
SEG2_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4879   +INF  RISE       1
SEG2_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7116   +INF  FALL       1
SEG2_pad_5_iopad/DIN             IO_PAD                         0              7116   +INF  FALL       1
SEG2_pad_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              9204   +INF  FALL       1
SEG2[5]                          seg_test                       0              9204   +INF  FALL       1


++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i6_LC_5_11_4/lcout
Path End         : SEG1[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7698
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11153
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i6_LC_5_11_4/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__190/I                         Odrv12                         0              3455   +INF  FALL       1
I__190/O                         Odrv12                       540              3995   +INF  FALL       1
I__192/I                         Span12Mux_v                    0              3995   +INF  FALL       1
I__192/O                         Span12Mux_v                  540              4535   +INF  FALL       1
I__194/I                         Span12Mux_s11_h                0              4535   +INF  FALL       1
I__194/O                         Span12Mux_s11_h              526              5061   +INF  FALL       1
I__196/I                         Sp12to4                        0              5061   +INF  FALL       1
I__196/O                         Sp12to4                      449              5510   +INF  FALL       1
I__197/I                         Span4Mux_s2_h                  0              5510   +INF  FALL       1
I__197/O                         Span4Mux_s2_h                203              5714   +INF  FALL       1
I__198/I                         IoSpan4Mux                     0              5714   +INF  FALL       1
I__198/O                         IoSpan4Mux                   323              6036   +INF  FALL       1
I__199/I                         LocalMux                       0              6036   +INF  FALL       1
I__199/O                         LocalMux                     309              6345   +INF  FALL       1
I__200/I                         IoInMux                        0              6345   +INF  FALL       1
I__200/O                         IoInMux                      217              6562   +INF  FALL       1
SEG1_pad_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6562   +INF  FALL       1
SEG1_pad_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8799   +INF  FALL       1
SEG1_pad_5_iopad/DIN             IO_PAD                         0              8799   +INF  FALL       1
SEG1_pad_5_iopad/PACKAGEPIN:out  IO_PAD                      2353             11153   +INF  FALL       1
SEG1[5]                          seg_test                       0             11153   +INF  FALL       1


++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i5_LC_5_11_3/lcout
Path End         : SEG2[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              5749
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9204
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i5_LC_5_11_3/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__201/I                         Odrv12                         0              3455   +INF  RISE       1
I__201/O                         Odrv12                       491              3946   +INF  RISE       1
I__202/I                         Span12Mux_s8_h                 0              3946   +INF  RISE       1
I__202/O                         Span12Mux_s8_h               344              4290   +INF  RISE       1
I__204/I                         LocalMux                       0              4290   +INF  RISE       1
I__204/O                         LocalMux                     330              4619   +INF  RISE       1
I__206/I                         IoInMux                        0              4619   +INF  RISE       1
I__206/O                         IoInMux                      259              4879   +INF  RISE       1
SEG2_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4879   +INF  RISE       1
SEG2_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7116   +INF  FALL       1
SEG2_pad_4_iopad/DIN             IO_PAD                         0              7116   +INF  FALL       1
SEG2_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              9204   +INF  FALL       1
SEG2[4]                          seg_test                       0              9204   +INF  FALL       1


++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i5_LC_5_11_3/lcout
Path End         : SEG1[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7726
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  11181
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i5_LC_5_11_3/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__201/I                         Odrv12                         0              3455   +INF  FALL       1
I__201/O                         Odrv12                       540              3995   +INF  FALL       1
I__203/I                         Span12Mux_h                    0              3995   +INF  FALL       1
I__203/O                         Span12Mux_h                  540              4535   +INF  FALL       1
I__205/I                         Span12Mux_s11_h                0              4535   +INF  FALL       1
I__205/O                         Span12Mux_s11_h              526              5061   +INF  FALL       1
I__207/I                         Sp12to4                        0              5061   +INF  FALL       1
I__207/O                         Sp12to4                      449              5510   +INF  FALL       1
I__208/I                         Span4Mux_s3_h                  0              5510   +INF  FALL       1
I__208/O                         Span4Mux_s3_h                231              5742   +INF  FALL       1
I__209/I                         IoSpan4Mux                     0              5742   +INF  FALL       1
I__209/O                         IoSpan4Mux                   323              6064   +INF  FALL       1
I__210/I                         LocalMux                       0              6064   +INF  FALL       1
I__210/O                         LocalMux                     309              6373   +INF  FALL       1
I__211/I                         IoInMux                        0              6373   +INF  FALL       1
I__211/O                         IoInMux                      217              6590   +INF  FALL       1
SEG1_pad_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6590   +INF  FALL       1
SEG1_pad_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8828   +INF  FALL       1
SEG1_pad_4_iopad/DIN             IO_PAD                         0              8828   +INF  FALL       1
SEG1_pad_4_iopad/PACKAGEPIN:out  IO_PAD                      2353             11181   +INF  FALL       1
SEG1[4]                          seg_test                       0             11181   +INF  FALL       1


++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i4_LC_5_11_2/lcout
Path End         : SEG2[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2915
+ Clock To Q                                    540
+ Data Path Delay                              6086
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9541
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i4_LC_5_11_2/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__212/I                         Odrv4                          0              3455   +INF  RISE       1
I__212/O                         Odrv4                        351              3806   +INF  RISE       1
I__214/I                         Span4Mux_h                     0              3806   +INF  RISE       1
I__214/O                         Span4Mux_h                   302              4107   +INF  RISE       1
I__216/I                         Span4Mux_s3_h                  0              4107   +INF  RISE       1
I__216/O                         Span4Mux_s3_h                231              4339   +INF  RISE       1
I__218/I                         IoSpan4Mux                     0              4339   +INF  RISE       1
I__218/O                         IoSpan4Mux                   288              4626   +INF  RISE       1
I__220/I                         LocalMux                       0              4626   +INF  RISE       1
I__220/O                         LocalMux                     330              4956   +INF  RISE       1
I__222/I                         IoInMux                        0              4956   +INF  RISE       1
I__222/O                         IoInMux                      259              5216   +INF  RISE       1
SEG2_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5216   +INF  RISE       1
SEG2_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7453   +INF  FALL       1
SEG2_pad_3_iopad/DIN             IO_PAD                         0              7453   +INF  FALL       1
SEG2_pad_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              9541   +INF  FALL       1
SEG2[3]                          seg_test                       0              9541   +INF  FALL       1


++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i4_LC_5_11_2/lcout
Path End         : SEG1[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7536
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10991
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i4_LC_5_11_2/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__213/I                         Odrv12                         0              3455   +INF  FALL       1
I__213/O                         Odrv12                       540              3995   +INF  FALL       1
I__215/I                         Span12Mux_h                    0              3995   +INF  FALL       1
I__215/O                         Span12Mux_h                  540              4535   +INF  FALL       1
I__217/I                         Sp12to4                        0              4535   +INF  FALL       1
I__217/O                         Sp12to4                      449              4984   +INF  FALL       1
I__219/I                         Span4Mux_v                     0              4984   +INF  FALL       1
I__219/O                         Span4Mux_v                   372              5356   +INF  FALL       1
I__221/I                         Span4Mux_h                     0              5356   +INF  FALL       1
I__221/O                         Span4Mux_h                   316              5671   +INF  FALL       1
I__223/I                         Span4Mux_s2_h                  0              5671   +INF  FALL       1
I__223/O                         Span4Mux_s2_h                203              5875   +INF  FALL       1
I__224/I                         LocalMux                       0              5875   +INF  FALL       1
I__224/O                         LocalMux                     309              6183   +INF  FALL       1
I__225/I                         IoInMux                        0              6183   +INF  FALL       1
I__225/O                         IoInMux                      217              6401   +INF  FALL       1
SEG1_pad_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6401   +INF  FALL       1
SEG1_pad_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8638   +INF  FALL       1
SEG1_pad_3_iopad/DIN             IO_PAD                         0              8638   +INF  FALL       1
SEG1_pad_3_iopad/PACKAGEPIN:out  IO_PAD                      2353             10991   +INF  FALL       1
SEG1[3]                          seg_test                       0             10991   +INF  FALL       1


++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i2_LC_5_11_1/lcout
Path End         : SEG2[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               6765
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10220
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i2_LC_5_11_1/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       2
I__36/I                          Odrv4                          0              3455   +INF  RISE       1
I__36/O                          Odrv4                        351              3806   +INF  RISE       1
I__38/I                          Span4Mux_v                     0              3806   +INF  RISE       1
I__38/O                          Span4Mux_v                   351              4157   +INF  RISE       1
I__40/I                          Span4Mux_v                     0              4157   +INF  RISE       1
I__40/O                          Span4Mux_v                   351              4507   +INF  RISE       1
I__42/I                          Span4Mux_h                     0              4507   +INF  RISE       1
I__42/O                          Span4Mux_h                   302              4809   +INF  RISE       1
I__44/I                          Span4Mux_s3_h                  0              4809   +INF  RISE       1
I__44/O                          Span4Mux_s3_h                231              5040   +INF  RISE       1
I__46/I                          LocalMux                       0              5040   +INF  RISE       1
I__46/O                          LocalMux                     330              5370   +INF  RISE       1
I__48/I                          IoInMux                        0              5370   +INF  RISE       1
I__48/O                          IoInMux                      259              5629   +INF  RISE       1
SEG2_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5629   +INF  RISE       1
SEG2_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7867   +INF  FALL       1
SEG2_pad_1_iopad/DIN             IO_PAD                         0              7867   +INF  FALL       1
SEG2_pad_1_iopad/PACKAGEPIN:out  IO_PAD                      2353             10220   +INF  FALL       1
SEG2[1]                          seg_test                       0             10220   +INF  FALL       1


++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : decoder.SEG_i2_LC_5_11_1/lcout
Path End         : SEG1[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (seg_test|CLK:R#1)       0
+ Launch Clock Source Latency                      0
+ Launch Clock Path Delay                       2915
+ Clock To Q                                     540
+ Data Path Delay                               7172
--------------------------------------------   ----- 
End-of-path arrival time (ps)                  10627
 
Launch Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i2_LC_5_11_1/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
decoder.SEG_i2_LC_5_11_1/lcout   LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL       2
I__37/I                          Odrv12                         0              3455   +INF  FALL       1
I__37/O                          Odrv12                       540              3995   +INF  FALL       1
I__39/I                          Span12Mux_h                    0              3995   +INF  FALL       1
I__39/O                          Span12Mux_h                  540              4535   +INF  FALL       1
I__41/I                          Sp12to4                        0              4535   +INF  FALL       1
I__41/O                          Sp12to4                      449              4984   +INF  FALL       1
I__43/I                          Span4Mux_s2_h                  0              4984   +INF  FALL       1
I__43/O                          Span4Mux_s2_h                203              5188   +INF  FALL       1
I__45/I                          IoSpan4Mux                     0              5188   +INF  FALL       1
I__45/O                          IoSpan4Mux                   323              5510   +INF  FALL       1
I__47/I                          LocalMux                       0              5510   +INF  FALL       1
I__47/O                          LocalMux                     309              5819   +INF  FALL       1
I__49/I                          IoInMux                        0              5819   +INF  FALL       1
I__49/O                          IoInMux                      217              6036   +INF  FALL       1
SEG1_pad_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6036   +INF  FALL       1
SEG1_pad_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8273   +INF  FALL       1
SEG1_pad_1_iopad/DIN             IO_PAD                         0              8273   +INF  FALL       1
SEG1_pad_1_iopad/PACKAGEPIN:out  IO_PAD                      2353             10627   +INF  FALL       1
SEG1[1]                          seg_test                       0             10627   +INF  FALL       1


++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i3_LC_5_11_6/in0
Capture Clock    : decoder.SEG_i3_LC_5_11_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__79/I                           Sp12to4                        0              2053   +INF  FALL       1
I__79/O                           Sp12to4                      449              2502   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2502   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2874   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2874   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3189   +INF  FALL       1
I__87/I                           LocalMux                       0              3189   +INF  FALL       1
I__87/O                           LocalMux                     309              3498   +INF  FALL       1
I__90/I                           InMux                          0              3498   +INF  FALL       1
I__90/O                           InMux                        217              3715   +INF  FALL       1
decoder.SEG_i3_LC_5_11_6/in0      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i4_LC_5_11_2/in0
Capture Clock    : decoder.SEG_i4_LC_5_11_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__79/I                           Sp12to4                        0              2053   +INF  FALL       1
I__79/O                           Sp12to4                      449              2502   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2502   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2874   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2874   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3189   +INF  FALL       1
I__87/I                           LocalMux                       0              3189   +INF  FALL       1
I__87/O                           LocalMux                     309              3498   +INF  FALL       1
I__91/I                           InMux                          0              3498   +INF  FALL       1
I__91/O                           InMux                        217              3715   +INF  FALL       1
decoder.SEG_i4_LC_5_11_2/in0      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i5_LC_5_11_3/in3
Capture Clock    : decoder.SEG_i5_LC_5_11_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__79/I                           Sp12to4                        0              2053   +INF  FALL       1
I__79/O                           Sp12to4                      449              2502   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2502   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2874   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2874   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3189   +INF  FALL       1
I__87/I                           LocalMux                       0              3189   +INF  FALL       1
I__87/O                           LocalMux                     309              3498   +INF  FALL       1
I__92/I                           InMux                          0              3498   +INF  FALL       1
I__92/O                           InMux                        217              3715   +INF  FALL       1
decoder.SEG_i5_LC_5_11_3/in3      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i6_LC_5_11_4/in0
Capture Clock    : decoder.SEG_i6_LC_5_11_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__79/I                           Sp12to4                        0              2053   +INF  FALL       1
I__79/O                           Sp12to4                      449              2502   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2502   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2874   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2874   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3189   +INF  FALL       1
I__87/I                           LocalMux                       0              3189   +INF  FALL       1
I__87/O                           LocalMux                     309              3498   +INF  FALL       1
I__93/I                           InMux                          0              3498   +INF  FALL       1
I__93/O                           InMux                        217              3715   +INF  FALL       1
decoder.SEG_i6_LC_5_11_4/in0      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[0]
Path End         : decoder.SEG_i7_LC_5_11_5/in3
Capture Clock    : decoder.SEG_i7_LC_5_11_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[0]                              seg_test                       0                 0   +INF  RISE       1
leds_c_0_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_0_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_0_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_0_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                           Odrv12                         0               973   +INF  FALL       1
I__75/O                           Odrv12                       540              1513   +INF  FALL       1
I__76/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__76/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__79/I                           Sp12to4                        0              2053   +INF  FALL       1
I__79/O                           Sp12to4                      449              2502   +INF  FALL       1
I__82/I                           Span4Mux_v                     0              2502   +INF  FALL       1
I__82/O                           Span4Mux_v                   372              2874   +INF  FALL       1
I__85/I                           Span4Mux_h                     0              2874   +INF  FALL       1
I__85/O                           Span4Mux_h                   316              3189   +INF  FALL       1
I__87/I                           LocalMux                       0              3189   +INF  FALL       1
I__87/O                           LocalMux                     309              3498   +INF  FALL       1
I__94/I                           InMux                          0              3498   +INF  FALL       1
I__94/O                           InMux                        217              3715   +INF  FALL       1
decoder.SEG_i7_LC_5_11_5/in3      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i3_LC_5_11_6/in3
Capture Clock    : decoder.SEG_i3_LC_5_11_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__99/I                           Sp12to4                        0              2053   +INF  FALL       1
I__99/O                           Sp12to4                      449              2502   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2874   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3189   +INF  FALL       1
I__108/I                          LocalMux                       0              3189   +INF  FALL       1
I__108/O                          LocalMux                     309              3498   +INF  FALL       1
I__111/I                          InMux                          0              3498   +INF  FALL       1
I__111/O                          InMux                        217              3715   +INF  FALL       1
decoder.SEG_i3_LC_5_11_6/in3      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i4_LC_5_11_2/in3
Capture Clock    : decoder.SEG_i4_LC_5_11_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__99/I                           Sp12to4                        0              2053   +INF  FALL       1
I__99/O                           Sp12to4                      449              2502   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2874   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3189   +INF  FALL       1
I__108/I                          LocalMux                       0              3189   +INF  FALL       1
I__108/O                          LocalMux                     309              3498   +INF  FALL       1
I__112/I                          InMux                          0              3498   +INF  FALL       1
I__112/O                          InMux                        217              3715   +INF  FALL       1
decoder.SEG_i4_LC_5_11_2/in3      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i5_LC_5_11_3/in2
Capture Clock    : decoder.SEG_i5_LC_5_11_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__99/I                           Sp12to4                        0              2053   +INF  FALL       1
I__99/O                           Sp12to4                      449              2502   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2874   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3189   +INF  FALL       1
I__108/I                          LocalMux                       0              3189   +INF  FALL       1
I__108/O                          LocalMux                     309              3498   +INF  FALL       1
I__113/I                          InMux                          0              3498   +INF  FALL       1
I__113/O                          InMux                        217              3715   +INF  FALL       1
I__117/I                          CascadeMux                     0              3715   +INF  FALL       1
I__117/O                          CascadeMux                     0              3715   +INF  FALL       1
decoder.SEG_i5_LC_5_11_3/in2      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i6_LC_5_11_4/in3
Capture Clock    : decoder.SEG_i6_LC_5_11_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__99/I                           Sp12to4                        0              2053   +INF  FALL       1
I__99/O                           Sp12to4                      449              2502   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2874   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3189   +INF  FALL       1
I__108/I                          LocalMux                       0              3189   +INF  FALL       1
I__108/O                          LocalMux                     309              3498   +INF  FALL       1
I__114/I                          InMux                          0              3498   +INF  FALL       1
I__114/O                          InMux                        217              3715   +INF  FALL       1
decoder.SEG_i6_LC_5_11_4/in3      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[1]
Path End         : decoder.SEG_i7_LC_5_11_5/in2
Capture Clock    : decoder.SEG_i7_LC_5_11_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3715
---------------------------------------   ---- 
End-of-path arrival time (ps)             3715
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[1]                              seg_test                       0                 0   +INF  RISE       1
leds_c_1_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_1_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_1_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_1_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__95/I                           Odrv12                         0               973   +INF  FALL       1
I__95/O                           Odrv12                       540              1513   +INF  FALL       1
I__96/I                           Span12Mux_v                    0              1513   +INF  FALL       1
I__96/O                           Span12Mux_v                  540              2053   +INF  FALL       1
I__99/I                           Sp12to4                        0              2053   +INF  FALL       1
I__99/O                           Sp12to4                      449              2502   +INF  FALL       1
I__102/I                          Span4Mux_v                     0              2502   +INF  FALL       1
I__102/O                          Span4Mux_v                   372              2874   +INF  FALL       1
I__105/I                          Span4Mux_h                     0              2874   +INF  FALL       1
I__105/O                          Span4Mux_h                   316              3189   +INF  FALL       1
I__108/I                          LocalMux                       0              3189   +INF  FALL       1
I__108/O                          LocalMux                     309              3498   +INF  FALL       1
I__115/I                          InMux                          0              3498   +INF  FALL       1
I__115/O                          InMux                        217              3715   +INF  FALL       1
I__118/I                          CascadeMux                     0              3715   +INF  FALL       1
I__118/O                          CascadeMux                     0              3715   +INF  FALL       1
decoder.SEG_i7_LC_5_11_5/in2      LogicCell40_SEQ_MODE_1000      0              3715   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i3_LC_5_11_6/in2
Capture Clock    : decoder.SEG_i3_LC_5_11_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                          Sp12to4                        0              2593   +INF  FALL       1
I__125/O                          Sp12to4                      449              3042   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__130/I                          LocalMux                       0              3414   +INF  FALL       1
I__130/O                          LocalMux                     309              3722   +INF  FALL       1
I__133/I                          InMux                          0              3722   +INF  FALL       1
I__133/O                          InMux                        217              3940   +INF  FALL       1
I__139/I                          CascadeMux                     0              3940   +INF  FALL       1
I__139/O                          CascadeMux                     0              3940   +INF  FALL       1
decoder.SEG_i3_LC_5_11_6/in2      LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i4_LC_5_11_2/in2
Capture Clock    : decoder.SEG_i4_LC_5_11_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                          Sp12to4                        0              2593   +INF  FALL       1
I__125/O                          Sp12to4                      449              3042   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__130/I                          LocalMux                       0              3414   +INF  FALL       1
I__130/O                          LocalMux                     309              3722   +INF  FALL       1
I__134/I                          InMux                          0              3722   +INF  FALL       1
I__134/O                          InMux                        217              3940   +INF  FALL       1
I__140/I                          CascadeMux                     0              3940   +INF  FALL       1
I__140/O                          CascadeMux                     0              3940   +INF  FALL       1
decoder.SEG_i4_LC_5_11_2/in2      LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i5_LC_5_11_3/in1
Capture Clock    : decoder.SEG_i5_LC_5_11_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                          Sp12to4                        0              2593   +INF  FALL       1
I__125/O                          Sp12to4                      449              3042   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__130/I                          LocalMux                       0              3414   +INF  FALL       1
I__130/O                          LocalMux                     309              3722   +INF  FALL       1
I__135/I                          InMux                          0              3722   +INF  FALL       1
I__135/O                          InMux                        217              3940   +INF  FALL       1
decoder.SEG_i5_LC_5_11_3/in1      LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i6_LC_5_11_4/in2
Capture Clock    : decoder.SEG_i6_LC_5_11_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                          Sp12to4                        0              2593   +INF  FALL       1
I__125/O                          Sp12to4                      449              3042   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__130/I                          LocalMux                       0              3414   +INF  FALL       1
I__130/O                          LocalMux                     309              3722   +INF  FALL       1
I__136/I                          InMux                          0              3722   +INF  FALL       1
I__136/O                          InMux                        217              3940   +INF  FALL       1
I__141/I                          CascadeMux                     0              3940   +INF  FALL       1
I__141/O                          CascadeMux                     0              3940   +INF  FALL       1
decoder.SEG_i6_LC_5_11_4/in2      LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[2]
Path End         : decoder.SEG_i7_LC_5_11_5/in1
Capture Clock    : decoder.SEG_i7_LC_5_11_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3940
---------------------------------------   ---- 
End-of-path arrival time (ps)             3940
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[2]                              seg_test                       0                 0   +INF  RISE       1
leds_c_2_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_2_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_2_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_2_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__119/I                          Odrv12                         0               973   +INF  FALL       1
I__119/O                          Odrv12                       540              1513   +INF  FALL       1
I__120/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__120/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__122/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__122/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__125/I                          Sp12to4                        0              2593   +INF  FALL       1
I__125/O                          Sp12to4                      449              3042   +INF  FALL       1
I__128/I                          Span4Mux_v                     0              3042   +INF  FALL       1
I__128/O                          Span4Mux_v                   372              3414   +INF  FALL       1
I__130/I                          LocalMux                       0              3414   +INF  FALL       1
I__130/O                          LocalMux                     309              3722   +INF  FALL       1
I__137/I                          InMux                          0              3722   +INF  FALL       1
I__137/O                          InMux                        217              3940   +INF  FALL       1
decoder.SEG_i7_LC_5_11_5/in1      LogicCell40_SEQ_MODE_1000      0              3940   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i3_LC_5_11_6/in1
Capture Clock    : decoder.SEG_i3_LC_5_11_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__145/I                          Odrv12                         0               973   +INF  FALL       1
I__145/O                          Odrv12                       540              1513   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__154/I                          LocalMux                       0              2593   +INF  FALL       1
I__154/O                          LocalMux                     309              2902   +INF  FALL       1
I__158/I                          InMux                          0              2902   +INF  FALL       1
I__158/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i3_LC_5_11_6/in1      LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i3_LC_5_11_6/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i4_LC_5_11_2/in1
Capture Clock    : decoder.SEG_i4_LC_5_11_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__145/I                          Odrv12                         0               973   +INF  FALL       1
I__145/O                          Odrv12                       540              1513   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__154/I                          LocalMux                       0              2593   +INF  FALL       1
I__154/O                          LocalMux                     309              2902   +INF  FALL       1
I__159/I                          InMux                          0              2902   +INF  FALL       1
I__159/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i4_LC_5_11_2/in1      LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i4_LC_5_11_2/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i5_LC_5_11_3/in0
Capture Clock    : decoder.SEG_i5_LC_5_11_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__145/I                          Odrv12                         0               973   +INF  FALL       1
I__145/O                          Odrv12                       540              1513   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__154/I                          LocalMux                       0              2593   +INF  FALL       1
I__154/O                          LocalMux                     309              2902   +INF  FALL       1
I__160/I                          InMux                          0              2902   +INF  FALL       1
I__160/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i5_LC_5_11_3/in0      LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i5_LC_5_11_3/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i6_LC_5_11_4/in1
Capture Clock    : decoder.SEG_i6_LC_5_11_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__145/I                          Odrv12                         0               973   +INF  FALL       1
I__145/O                          Odrv12                       540              1513   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__154/I                          LocalMux                       0              2593   +INF  FALL       1
I__154/O                          LocalMux                     309              2902   +INF  FALL       1
I__161/I                          InMux                          0              2902   +INF  FALL       1
I__161/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i6_LC_5_11_4/in1      LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i6_LC_5_11_4/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D[3]
Path End         : decoder.SEG_i7_LC_5_11_5/in0
Capture Clock    : decoder.SEG_i7_LC_5_11_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (seg_test|CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2915
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3119
---------------------------------------   ---- 
End-of-path arrival time (ps)             3119
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D[3]                              seg_test                       0                 0   +INF  RISE       1
leds_c_3_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
leds_c_3_pad_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
leds_c_3_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
leds_c_3_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__145/I                          Odrv12                         0               973   +INF  FALL       1
I__145/O                          Odrv12                       540              1513   +INF  FALL       1
I__148/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__148/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__151/I                          Span12Mux_h                    0              2053   +INF  FALL       1
I__151/O                          Span12Mux_h                  540              2593   +INF  FALL       1
I__154/I                          LocalMux                       0              2593   +INF  FALL       1
I__154/O                          LocalMux                     309              2902   +INF  FALL       1
I__162/I                          InMux                          0              2902   +INF  FALL       1
I__162/O                          InMux                        217              3119   +INF  FALL       1
decoder.SEG_i7_LC_5_11_5/in0      LogicCell40_SEQ_MODE_1000      0              3119   +INF  FALL       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                        seg_test                       0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                         IO_PAD                       590               590  RISE       1
CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__61/I                                    gio2CtrlBuf                    0              2452  RISE       1
I__61/O                                    gio2CtrlBuf                    0              2452  RISE       1
I__62/I                                    GlobalMux                      0              2452  RISE       1
I__62/O                                    GlobalMux                    154              2607  RISE       1
I__63/I                                    ClkMux                         0              2607  RISE       1
I__63/O                                    ClkMux                       309              2915  RISE       1
decoder.SEG_i7_LC_5_11_5/clk               LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

