--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RSTN        |    1.696(R)|      FAST  |    2.796(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<0>       |    2.228(R)|      FAST  |    3.112(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<1>       |    2.146(R)|      FAST  |    2.116(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<2>       |    2.146(R)|      FAST  |    3.020(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<3>       |    2.177(R)|      FAST  |    2.081(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<4>       |    2.241(R)|      SLOW  |    2.234(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<5>       |    2.389(R)|      SLOW  |    2.801(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<6>       |    2.336(R)|      FAST  |    2.919(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<7>       |    2.315(R)|      SLOW  |    2.682(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<8>       |    2.199(R)|      FAST  |    2.044(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<9>       |    2.191(R)|      FAST  |    2.074(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<10>      |    2.301(R)|      FAST  |    1.918(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<11>      |    2.198(R)|      FAST  |    2.038(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<12>      |    2.299(R)|      SLOW  |    1.929(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<13>      |    2.171(R)|      FAST  |    2.088(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<14>      |    2.275(R)|      FAST  |    2.098(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<15>      |    2.263(R)|      SLOW  |    2.694(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CR          |         8.070(R)|      SLOW  |         3.488(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEG_PEN     |         8.763(R)|      SLOW  |         3.832(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
readn       |         8.760(R)|      SLOW  |         3.854(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
seg_clk     |         9.215(R)|      SLOW  |         4.157(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
seg_sout    |         8.279(R)|      SLOW  |         3.599(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.490|    4.868|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 02 20:45:02 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 708 MB



