// Seed: 2242541688
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  assign module_1.id_1 = 0;
  supply1 id_10 = 1;
  assign id_7 = id_9;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  initial if (id_1) id_1 = id_1 && 1 & -1;
  assign id_1 = 1'd0 - ~id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  always_latch @(1 or posedge 1 or -1 | 'h0)
  `define pp_2 0
endmodule
