<div style="text-align:center">
	<img src="../figures/ji_logo.png" alt="Jilogo" style="zoom:60%;" />
</div>
<center>
	<h1>
		Team Report
	</h1>
</center>
<center>
   <h2>
       FA 2020
    </h2> 
</center>
------------------------------------------

### Assignment

1. Abstract (5-6) (lyh)
2. Introduction (5-10) (lyh)
3. Description
   1. Stage Register (lyh)
   2. Data memory & regfile, negedge (pht)
   3. Instr.Mem & Data.Mem byte-accessible (lyh)
   4. Control unit - beq signal (pht)
   5. ALUop & ALU control unit & ALU component (shenyang)
   6. Forwarding unit (shenyang)
   7. Data hazard on branch (shenyang)
   8. lw Data harzard (shenyang)
   9. Control hazard (jump beq bne) (zzp)
   10. Pipeline (zzp)
4. Simulation Result (zzp) & RTL (zzp)
5. Discussion (pht)
   1. performance
   2. correctness
   3. Improvement
6. Reference (copy from readme)
7. Appendix (zzp)

---------------------------------------------------------------

<center>
    UM-SJTU Joint Institute 交大密西根学院
</center>
