

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1'
================================================================
* Date:           Thu Dec 29 15:55:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dpu_unit_fu_158  |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_CADDQ_LOOP1  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_40 = alloca i32 1"   --->   Operation 7 'alloca' 'i_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_p4_17 = alloca i32 1"   --->   Operation 8 'alloca' 'this_p4_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p3_17 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p3_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p1_16 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p1_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read19 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 13 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 14 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 15 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read36 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 16 'read' 'p_read36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read25 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 17 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_13 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 18 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read_13, i8192 %this_p1_16"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read25, i8192 %this_p3_17"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read36, i8192 %this_p4_17"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_40"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i489"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i3 %i_40" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.56ns)   --->   "%icmp_ln270 = icmp_eq  i3 %i, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 26 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%i_71 = add i3 %i, i3 1" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 28 'add' 'i_71' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln270 = br i1 %icmp_ln270, void %for.body.i489.split, void %if.end462.loopexit10.exitStub" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 29 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:272]   --->   Operation 30 'zext' 'zext_ln272' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.87ns)   --->   "%add_ln272 = add i8 %zext_ln272, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:272]   --->   Operation 31 'add' 'add_ln272' <Predicate = (!icmp_ln270)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%idxprom_i506 = zext i8 %add_ln272" [HLS_Final_vitis_src/dpu.cpp:272]   --->   Operation 32 'zext' 'idxprom_i506' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%this_pMem_addr_17 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i506" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 33 'getelementptr' 'this_pMem_addr_17' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.29ns)   --->   "%this_pMem_load_7 = load i8 %this_pMem_addr_17" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 34 'load' 'this_pMem_load_7' <Predicate = (!icmp_ln270)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln270 = store i3 %i_71, i3 %i_40" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 35 'store' 'store_ln270' <Predicate = (!icmp_ln270)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%this_p4_17_load_1 = load i8192 %this_p4_17" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 36 'load' 'this_p4_17_load_1' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%this_p3_17_load_1 = load i8192 %this_p3_17" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 37 'load' 'this_p3_17_load_1' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.29ns)   --->   "%this_pMem_load_7 = load i8 %this_pMem_addr_17" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 38 'load' 'this_pMem_load_7' <Predicate = (!icmp_ln270)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 39 [2/2] (5.82ns)   --->   "%call_ret2 = call i16384 @dpu_unit, i8192 %this_pMem_load_7, i8192 %p_read19, i8192 %this_p3_17_load_1, i8192 %this_p4_17_load_1, i8 4" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 39 'call' 'call_ret2' <Predicate = (!icmp_ln270)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln270 = store i8192 %this_pMem_load_7, i8192 %this_p1_16" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 40 'store' 'store_ln270' <Predicate = (!icmp_ln270)> <Delay = 0.46>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%this_p4_17_load = load i8192 %this_p4_17"   --->   Operation 49 'load' 'this_p4_17_load' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%this_p3_17_load = load i8192 %this_p3_17"   --->   Operation 50 'load' 'this_p3_17_load' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%this_p1_16_load = load i8192 %this_p1_16"   --->   Operation 51 'load' 'this_p1_16_load' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_16_out, i8192 %this_p1_16_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_17_out, i8192 %this_p3_17_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_17_out, i8192 %this_p4_17_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln270)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 41 [1/2] (6.91ns)   --->   "%call_ret2 = call i16384 @dpu_unit, i8192 %this_pMem_load_7, i8192 %p_read19, i8192 %this_p3_17_load_1, i8192 %this_p4_17_load_1, i8 4" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 41 'call' 'call_ret2' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%this_p3_ret3 = extractvalue i16384 %call_ret2" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 42 'extractvalue' 'this_p3_ret3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%this_p4_ret3 = extractvalue i16384 %call_ret2" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 43 'extractvalue' 'this_p4_ret3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln270 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 44 'specloopname' 'specloopname_ln270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_17, i8192 %this_p3_ret3, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 45 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln270 = store i8192 %this_p3_ret3, i8192 %this_p3_17" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 46 'store' 'store_ln270' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln270 = store i8192 %this_p4_ret3, i8192 %this_p4_17" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 47 'store' 'store_ln270' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln270 = br void %for.body.i489" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 48 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p1_16_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p3_17_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_p4_17_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_40                       (alloca                ) [ 01000]
this_p4_17                 (alloca                ) [ 01111]
this_p3_17                 (alloca                ) [ 01111]
this_p1_16                 (alloca                ) [ 01100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000]
specmemcore_ln0            (specmemcore           ) [ 00000]
p_read19                   (read                  ) [ 00100]
addr1_read                 (read                  ) [ 00000]
itr_cast_read              (read                  ) [ 00000]
p_read36                   (read                  ) [ 00000]
p_read25                   (read                  ) [ 00000]
p_read_13                  (read                  ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
store_ln0                  (store                 ) [ 00000]
br_ln0                     (br                    ) [ 00000]
i                          (load                  ) [ 00000]
specpipeline_ln0           (specpipeline          ) [ 00000]
icmp_ln270                 (icmp                  ) [ 01100]
speclooptripcount_ln0      (speclooptripcount     ) [ 00000]
i_71                       (add                   ) [ 00000]
br_ln270                   (br                    ) [ 00000]
zext_ln272                 (zext                  ) [ 00000]
add_ln272                  (add                   ) [ 00000]
idxprom_i506               (zext                  ) [ 00000]
this_pMem_addr_17          (getelementptr         ) [ 01111]
store_ln270                (store                 ) [ 00000]
this_p4_17_load_1          (load                  ) [ 00000]
this_p3_17_load_1          (load                  ) [ 00000]
this_pMem_load_7           (load                  ) [ 00000]
store_ln270                (store                 ) [ 00000]
call_ret2                  (call                  ) [ 00000]
this_p3_ret3               (extractvalue          ) [ 00101]
this_p4_ret3               (extractvalue          ) [ 00101]
specloopname_ln270         (specloopname          ) [ 00000]
store_ln82                 (store                 ) [ 00000]
store_ln270                (store                 ) [ 00000]
store_ln270                (store                 ) [ 00000]
br_ln270                   (br                    ) [ 00000]
this_p4_17_load            (load                  ) [ 00000]
this_p3_17_load            (load                  ) [ 00000]
this_p1_16_load            (load                  ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
write_ln0                  (write                 ) [ 00000]
ret_ln0                    (ret                   ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="itr_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_pMem">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="addr1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_p1_16_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p1_16_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_p3_17_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p3_17_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_p4_17_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p4_17_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_40_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_40/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="this_p4_17_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p4_17/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="this_p3_17_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p3_17/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="this_p1_16_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_p1_16/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read19_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8192" slack="0"/>
<pin id="90" dir="0" index="1" bw="8192" slack="0"/>
<pin id="91" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read19/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="addr1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="itr_cast_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read36_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8192" slack="0"/>
<pin id="108" dir="0" index="1" bw="8192" slack="0"/>
<pin id="109" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read36/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read25_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8192" slack="0"/>
<pin id="114" dir="0" index="1" bw="8192" slack="0"/>
<pin id="115" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_13_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8192" slack="0"/>
<pin id="120" dir="0" index="1" bw="8192" slack="0"/>
<pin id="121" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="8192" slack="0"/>
<pin id="127" dir="0" index="2" bw="8192" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="write_ln0_write_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="0" slack="0"/>
<pin id="133" dir="0" index="1" bw="8192" slack="0"/>
<pin id="134" dir="0" index="2" bw="8192" slack="0"/>
<pin id="135" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="8192" slack="0"/>
<pin id="141" dir="0" index="2" bw="8192" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="this_pMem_addr_17_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8192" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_pMem_addr_17/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8192" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_pMem_load_7/1 store_ln82/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_dpu_unit_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16384" slack="0"/>
<pin id="160" dir="0" index="1" bw="8192" slack="0"/>
<pin id="161" dir="0" index="2" bw="8192" slack="1"/>
<pin id="162" dir="0" index="3" bw="8192" slack="0"/>
<pin id="163" dir="0" index="4" bw="8192" slack="0"/>
<pin id="164" dir="0" index="5" bw="4" slack="0"/>
<pin id="165" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8192" slack="0"/>
<pin id="171" dir="0" index="1" bw="8192" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8192" slack="0"/>
<pin id="176" dir="0" index="1" bw="8192" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8192" slack="0"/>
<pin id="181" dir="0" index="1" bw="8192" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln270_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln270/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_71_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_71/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln272_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln272/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln272_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln272/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="idxprom_i506_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i506/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln270_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="3" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="this_p4_17_load_1_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8192" slack="1"/>
<pin id="226" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_17_load_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="this_p3_17_load_1_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8192" slack="1"/>
<pin id="230" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_17_load_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln270_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8192" slack="0"/>
<pin id="234" dir="0" index="1" bw="8192" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="this_p3_ret3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16384" slack="0"/>
<pin id="239" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p3_ret3/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="this_p4_ret3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16384" slack="0"/>
<pin id="243" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_p4_ret3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln270_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8192" slack="1"/>
<pin id="247" dir="0" index="1" bw="8192" slack="3"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln270_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8192" slack="1"/>
<pin id="251" dir="0" index="1" bw="8192" slack="3"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln270/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="this_p4_17_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8192" slack="1"/>
<pin id="255" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p4_17_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="this_p3_17_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8192" slack="1"/>
<pin id="259" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p3_17_load/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="this_p1_16_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8192" slack="1"/>
<pin id="263" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_p1_16_load/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_40_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_40 "/>
</bind>
</comp>

<comp id="272" class="1005" name="this_p4_17_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8192" slack="0"/>
<pin id="274" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p4_17 "/>
</bind>
</comp>

<comp id="280" class="1005" name="this_p3_17_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8192" slack="0"/>
<pin id="282" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p3_17 "/>
</bind>
</comp>

<comp id="288" class="1005" name="this_p1_16_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8192" slack="0"/>
<pin id="290" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_p1_16 "/>
</bind>
</comp>

<comp id="295" class="1005" name="p_read19_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8192" slack="1"/>
<pin id="297" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="p_read19 "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln270_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln270 "/>
</bind>
</comp>

<comp id="304" class="1005" name="this_pMem_addr_17_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="this_pMem_addr_17 "/>
</bind>
</comp>

<comp id="309" class="1005" name="this_p3_ret3_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8192" slack="1"/>
<pin id="311" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p3_ret3 "/>
</bind>
</comp>

<comp id="315" class="1005" name="this_p4_ret3_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8192" slack="1"/>
<pin id="317" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_p4_ret3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="70" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="166"><net_src comp="58" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="152" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="173"><net_src comp="118" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="112" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="106" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="100" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="189" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="94" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="223"><net_src comp="198" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="236"><net_src comp="152" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="158" pin="6"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="158" pin="6"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="268"><net_src comp="72" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="275"><net_src comp="76" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="283"><net_src comp="80" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="287"><net_src comp="280" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="291"><net_src comp="84" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="298"><net_src comp="88" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="303"><net_src comp="192" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="145" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="312"><net_src comp="237" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="318"><net_src comp="241" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="249" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_pMem | {4 }
	Port: this_p1_16_out | {2 }
	Port: this_p3_17_out | {2 }
	Port: this_p4_17_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : p_read | {1 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : p_read2 | {1 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : p_read3 | {1 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : this_pMem | {1 2 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : addr1 | {1 }
	Port: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 : p_read1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln270 : 2
		i_71 : 2
		br_ln270 : 3
		zext_ln272 : 2
		add_ln272 : 3
		idxprom_i506 : 4
		this_pMem_addr_17 : 5
		this_pMem_load_7 : 6
		store_ln270 : 3
	State 2
		call_ret2 : 1
		store_ln270 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_p3_ret3 : 1
		this_p4_ret3 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   call   |    grp_dpu_unit_fu_158    |   768   |  57349  |  116350 |
|----------|---------------------------|---------|---------|---------|
|    add   |        i_71_fu_198        |    0    |    0    |    10   |
|          |      add_ln272_fu_208     |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |     icmp_ln270_fu_192     |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |    p_read19_read_fu_88    |    0    |    0    |    0    |
|          |   addr1_read_read_fu_94   |    0    |    0    |    0    |
|   read   | itr_cast_read_read_fu_100 |    0    |    0    |    0    |
|          |    p_read36_read_fu_106   |    0    |    0    |    0    |
|          |    p_read25_read_fu_112   |    0    |    0    |    0    |
|          |   p_read_13_read_fu_118   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   write_ln0_write_fu_124  |    0    |    0    |    0    |
|   write  |   write_ln0_write_fu_131  |    0    |    0    |    0    |
|          |   write_ln0_write_fu_138  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln272_fu_204     |    0    |    0    |    0    |
|          |    idxprom_i506_fu_214    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|extractvalue|    this_p3_ret3_fu_237    |    0    |    0    |    0    |
|          |    this_p4_ret3_fu_241    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |   768   |  57349  |  116383 |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_40_reg_265      |    3   |
|    icmp_ln270_reg_300   |    1   |
|     p_read19_reg_295    |  8192  |
|    this_p1_16_reg_288   |  8192  |
|    this_p3_17_reg_280   |  8192  |
|   this_p3_ret3_reg_309  |  8192  |
|    this_p4_17_reg_272   |  8192  |
|   this_p4_ret3_reg_315  |  8192  |
|this_pMem_addr_17_reg_304|    8   |
+-------------------------+--------+
|          Total          |  49164 |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_152 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    -   |  57349 | 116383 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |  49164 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106513 | 116392 |
+-----------+--------+--------+--------+--------+
