Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ff84d6d674734fb38323d4fe9bf92fb6 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'w' [C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Top.v:51]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 9 for port 'speed' [C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Logic.v:74]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 9 for port 'speed' [C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Logic.v:75]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 9 for port 'speed' [C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Logic.v:76]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 9 for port 'speed' [C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Logic.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'w' [C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Top.v:53]
WARNING: [VRFC 10-5021] port 'speed' is not connected on this instance [C:/Users/denie/Documents/Tencent Files/308704199/FileRecv/Bor/Bor.srcs/sources_1/new/Top.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.PS2Driver
Compiling module xil_defaultlib.Input
Compiling module xil_defaultlib.map
Compiling module xil_defaultlib.TrackLogic
Compiling module xil_defaultlib.Logic
Compiling module xil_defaultlib.VGA
Compiling module xil_defaultlib.KeyObject
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.Image
Compiling module xil_defaultlib.SegmentDecoder
Compiling module xil_defaultlib.Seg7Decode
Compiling module xil_defaultlib.Seg7Remap
Compiling module xil_defaultlib.ShiftReg(WIDTH=64)
Compiling module xil_defaultlib.Seg7Device
Compiling module xil_defaultlib.HexToBCD_default
Compiling module xil_defaultlib.DispBCD
Compiling module xil_defaultlib.Output
Compiling module xil_defaultlib.Fading
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
