Running: /opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb_isim_beh.exe -prj /home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb_beh.prj work.SATD_tb work.glbl 
ISim P.58f (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/control.v" into library work
Analyzing Verilog file "/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD.v" into library work
Analyzing Verilog file "/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v" into library work
WARNING:HDLCompiler:1818 - "/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v" Line 53: Invalid size of integer constant literal
WARNING:HDLCompiler:1818 - "/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v" Line 54: Invalid size of integer constant literal
WARNING:HDLCompiler:327 - "/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v" Line 53: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v" Line 54: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v" Line 40: Target <diff_result> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:327 - "/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v" Line 53: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb.v" Line 54: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Fuse Memory Usage: 82708 KB
Fuse CPU Usage: 830 ms
Compiling module control
Compiling module SATD
Compiling module SATD_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/juliana/Documentos/GitHub/SATD-research/ISE/SATD/SATD_tb_isim_beh.exe
Fuse Memory Usage: 1167276 KB
Fuse CPU Usage: 840 ms
GCC CPU Usage: 320 ms
