#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 18 17:41:40 2022
# Process ID: 4964
# Current directory: C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.runs/synth_1\vivado.jou
# Running On: LAPTOP-RBG8SKGL, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1254.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_17' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/pipeline_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_17' (1#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/pipeline_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (2#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (3#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (4#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_2' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (5#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_15' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/seven_seg_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_15' (6#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/seven_seg_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_16' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/decoder_16.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_16' (7#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/decoder_16.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_2' (8#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder2_18' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/adder2_18.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/adder2_18.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder2_18' (9#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/adder2_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool2_19' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/bool2_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bool2_19' (10#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/bool2_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_20' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/shifter_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_20' (11#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/shifter_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_21' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/compare_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_21' (12#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/compare_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiply_22' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/multiply_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiply_22' (13#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/multiply_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'divide2_23' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/divide2_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'divide2_23' (14#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/divide2_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_2s_complement_24' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/sixteen_bit_2s_complement_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_2s_complement_24' (15#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/sixteen_bit_2s_complement_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (16#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_6' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/regfile_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'maps_25' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/maps_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'maps_25' (17#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/maps_25.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/regfile_6.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/regfile_6.v:266]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/regfile_6.v:335]
INFO: [Synth 8-6155] done synthesizing module 'regfile_6' (18#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/regfile_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'wdselmux_7' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/wdselmux_7.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/wdselmux_7.v:17]
INFO: [Synth 8-6155] done synthesizing module 'wdselmux_7' (19#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/wdselmux_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'aselmux_8' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/aselmux_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'aselmux_8' (20#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/aselmux_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'bselmux_9' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/bselmux_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bselmux_9' (21#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/bselmux_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_output_10' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/led_output_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'led_output_10' (22#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/led_output_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'orientation_unit_11' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/orientation_unit_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/orientation_unit_11.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/orientation_unit_11.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/orientation_unit_11.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/orientation_unit_11.v:89]
INFO: [Synth 8-6155] done synthesizing module 'orientation_unit_11' (23#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/orientation_unit_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'control_unit_12' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/control_unit_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/control_unit_12.v:198]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/control_unit_12.v:132]
INFO: [Synth 8-6155] done synthesizing module 'control_unit_12' (24#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/control_unit_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'ledstrip_13' [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/ledstrip_13.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ledstrip_13' (25#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/ledstrip_13.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (26#1) [C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[14] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[6] driven by constant 0
WARNING: [Synth 8-7129] Port y_temp[15] in module control_unit_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_temp[14] in module control_unit_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_temp[13] in module control_unit_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_temp[12] in module control_unit_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_temp[11] in module control_unit_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_temp[10] in module control_unit_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_temp[9] in module control_unit_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_temp[8] in module control_unit_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_temp[7] in module control_unit_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_temp[6] in module control_unit_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port y_temp[5] in module control_unit_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port map[63] in module led_output_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module maps_25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module maps_25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module maps_25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module maps_25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[11] in module maps_25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[10] in module maps_25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[9] in module maps_25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder2_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder2_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module adder2_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder2_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[1] in module adder2_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.402 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1254.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jarro/Documents/alchitry/PandaMonium/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/jarro/Documents/alchitry/PandaMonium/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jarro/Documents/alchitry/PandaMonium/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jarro/Documents/alchitry/PandaMonium/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/jarro/Documents/alchitry/PandaMonium/constraint/au.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jarro/Documents/alchitry/PandaMonium/constraint/au.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1264.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1264.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.398 ; gain = 9.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.398 ; gain = 9.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.398 ; gain = 9.996
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_ctrl_q_reg' in module 'control_unit_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              START_ctrl |                           000000 |                           000000
       GENERATE_MAP_ctrl |                           000001 |                           000001
  GENERATE_MAP_ROW1_ctrl |                           000010 |                           000010
  GENERATE_MAP_ROW2_ctrl |                           000011 |                           000011
  GENERATE_MAP_ROW3_ctrl |                           000100 |                           000100
  GENERATE_MAP_ROW4_ctrl |                           000101 |                           000101
  GENERATE_MAP_ROW5_ctrl |                           000110 |                           000110
  GENERATE_MAP_ROW6_ctrl |                           000111 |                           000111
  GENERATE_MAP_ROW7_ctrl |                           001000 |                           001000
  GENERATE_MAP_ROW8_ctrl |                           001001 |                           001001
               IDLE_ctrl |                           001010 |                           001010
      CHECKUPBORDER_ctrl |                           001011 |                           001011
  CHECKUPBORDER_CMP_ctrl |                           001100 |                           001100
               GOUP_ctrl |                           001101 |                           001101
    CHECKDOWNBORDER_ctrl |                           001110 |                           001110
CHECKDOWNBORDER_CMP_ctrl |                           001111 |                           001111
             GODOWN_ctrl |                           010000 |                           010000
          STAY_AT_X_ctrl |                           010001 |                           010111
    CHECKLEFTBORDER_ctrl |                           010010 |                           010001
CHECKLEFTBORDER_CMP_ctrl |                           010011 |                           010010
             GOLEFT_ctrl |                           010100 |                           010011
   CHECKRIGHTBORDER_ctrl |                           010101 |                           010100
CHECKRIGHTBORDER_CMP_ctrl |                           010110 |                           010101
            GORIGHT_ctrl |                           010111 |                           010110
          STAY_AT_Y_ctrl |                           011000 |                           011000
       CHECK_GOAL_X_ctrl |                           011001 |                           011001
       CHECK_GOAL_Y_ctrl |                           011010 |                           011010
      CHECK_GOAL_XY_ctrl |                           011011 |                           011011
 CHECK_GOAL_XY_MOVE_ctrl |                           011100 |                           011100
          CHECK_WIN_ctrl |                           011101 |                           101100
      CHECK_WIN_CMP_ctrl |                           011110 |                           101110
      CHECK_WIN_ADD_ctrl |                           011111 |                           101101
         CHECK_COLL_ctrl |                           100000 |                           011101
   CHECK_COLL_INDEX_ctrl |                           100001 |                           011110
     CHECK_COLL_CMP_ctrl |                           100010 |                           011111
        UPDATE_XPOS_ctrl |                           100011 |                           100000
        UPDATE_YPOS_ctrl |                           100100 |                           100001
         CHECK_MOVE_ctrl |                           100101 |                           100010
     CHECK_MOVE_CMP_ctrl |                           100110 |                           100011
         RESET_MOVE_ctrl |                           100111 |                           100110
  CHECK_ORIENTATION_ctrl |                           101000 |                           100111
CHECK_ORIENTATION_CMP_ctrl |                           101001 |                           101000
  RESET_ORIENTATION_ctrl |                           101010 |                           101010
ADD_ORIENTATION_TEMP_ctrl |                           101011 |                           101001
    ADD_ORIENTATION_ctrl |                           101100 |                           101011
      ADD_MOVE_TEMP_ctrl |                           101101 |                           100100
           ADD_MOVE_ctrl |                           101110 |                           100101
           GAMEOVER_ctrl |                           101111 |                           101111
        RESET_LEVEL_ctrl |                           110000 |                           110000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_ctrl_q_reg' using encoding 'sequential' in module 'control_unit_12'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1264.398 ; gain = 9.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              144 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 13    
+---Muxes : 
	  23 Input  144 Bit        Muxes := 2     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 128   
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 94    
	  23 Input   16 Bit        Muxes := 5     
	  49 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	  49 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 13    
	   5 Input    6 Bit        Muxes := 1     
	  49 Input    5 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	  49 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 127   
	  23 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
	  49 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
DSP Report: Generating DSP div/r1, operation Mode is: A*B.
DSP Report: operator div/r1 is absorbed into DSP div/r1.
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[23] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[22] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[15] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[14] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[6] driven by constant 0
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_button[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1264.398 ; gain = 9.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_22 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|divide2_23  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1264.398 ; gain = 9.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1321.238 ; gain = 66.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1345.719 ; gain = 91.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1360.500 ; gain = 106.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1360.500 ; gain = 106.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1360.500 ; gain = 106.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1360.500 ; gain = 106.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1360.500 ; gain = 106.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1360.500 ; gain = 106.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   148|
|3     |DSP48E1 |     1|
|4     |LUT1    |    36|
|5     |LUT2    |   104|
|6     |LUT3    |   385|
|7     |LUT4    |   204|
|8     |LUT5    |   307|
|9     |LUT6    |   532|
|10    |MUXF7   |    75|
|11    |MUXF8   |     9|
|12    |FDRE    |   610|
|13    |FDSE    |    14|
|14    |IBUF    |     9|
|15    |OBUF    |    57|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1360.500 ; gain = 106.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1360.500 ; gain = 96.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1360.500 ; gain = 106.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1372.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1376.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c8b1a045
INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1376.223 ; gain = 121.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/jarro/Documents/alchitry/PandaMonium/work/vivado/PandaMonium/PandaMonium.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 18 17:42:33 2022...
