/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* CAN */
.set CAN_CanIP__BUFFER_STATUS, CYREG_CAN1_BUFFER_STATUS
.set CAN_CanIP__CAN_RX0_ACR, CYREG_CAN1_CAN_RX0_ACR
.set CAN_CanIP__CAN_RX0_ACR_DATA, CYREG_CAN1_CAN_RX0_ACR_DATA
.set CAN_CanIP__CAN_RX0_AMR, CYREG_CAN1_CAN_RX0_AMR
.set CAN_CanIP__CAN_RX0_AMR_DATA, CYREG_CAN1_CAN_RX0_AMR_DATA
.set CAN_CanIP__CAN_RX0_CONTROL, CYREG_CAN1_CAN_RX0_CONTROL
.set CAN_CanIP__CAN_RX0_DATA_HIGH, CYREG_CAN1_CAN_RX0_DATA_HIGH
.set CAN_CanIP__CAN_RX0_DATA_LOW, CYREG_CAN1_CAN_RX0_DATA_LOW
.set CAN_CanIP__CAN_RX0_ID, CYREG_CAN1_CAN_RX0_ID
.set CAN_CanIP__CAN_RX1_ACR, CYREG_CAN1_CAN_RX1_ACR
.set CAN_CanIP__CAN_RX1_ACR_DATA, CYREG_CAN1_CAN_RX1_ACR_DATA
.set CAN_CanIP__CAN_RX1_AMR, CYREG_CAN1_CAN_RX1_AMR
.set CAN_CanIP__CAN_RX1_AMR_DATA, CYREG_CAN1_CAN_RX1_AMR_DATA
.set CAN_CanIP__CAN_RX1_CONTROL, CYREG_CAN1_CAN_RX1_CONTROL
.set CAN_CanIP__CAN_RX1_DATA_HIGH, CYREG_CAN1_CAN_RX1_DATA_HIGH
.set CAN_CanIP__CAN_RX1_DATA_LOW, CYREG_CAN1_CAN_RX1_DATA_LOW
.set CAN_CanIP__CAN_RX1_ID, CYREG_CAN1_CAN_RX1_ID
.set CAN_CanIP__CAN_RX10_ACR, CYREG_CAN1_CAN_RX10_ACR
.set CAN_CanIP__CAN_RX10_ACR_DATA, CYREG_CAN1_CAN_RX10_ACR_DATA
.set CAN_CanIP__CAN_RX10_AMR, CYREG_CAN1_CAN_RX10_AMR
.set CAN_CanIP__CAN_RX10_AMR_DATA, CYREG_CAN1_CAN_RX10_AMR_DATA
.set CAN_CanIP__CAN_RX10_CONTROL, CYREG_CAN1_CAN_RX10_CONTROL
.set CAN_CanIP__CAN_RX10_DATA_HIGH, CYREG_CAN1_CAN_RX10_DATA_HIGH
.set CAN_CanIP__CAN_RX10_DATA_LOW, CYREG_CAN1_CAN_RX10_DATA_LOW
.set CAN_CanIP__CAN_RX10_ID, CYREG_CAN1_CAN_RX10_ID
.set CAN_CanIP__CAN_RX11_ACR, CYREG_CAN1_CAN_RX11_ACR
.set CAN_CanIP__CAN_RX11_ACR_DATA, CYREG_CAN1_CAN_RX11_ACR_DATA
.set CAN_CanIP__CAN_RX11_AMR, CYREG_CAN1_CAN_RX11_AMR
.set CAN_CanIP__CAN_RX11_AMR_DATA, CYREG_CAN1_CAN_RX11_AMR_DATA
.set CAN_CanIP__CAN_RX11_CONTROL, CYREG_CAN1_CAN_RX11_CONTROL
.set CAN_CanIP__CAN_RX11_DATA_HIGH, CYREG_CAN1_CAN_RX11_DATA_HIGH
.set CAN_CanIP__CAN_RX11_DATA_LOW, CYREG_CAN1_CAN_RX11_DATA_LOW
.set CAN_CanIP__CAN_RX11_ID, CYREG_CAN1_CAN_RX11_ID
.set CAN_CanIP__CAN_RX12_ACR, CYREG_CAN1_CAN_RX12_ACR
.set CAN_CanIP__CAN_RX12_ACR_DATA, CYREG_CAN1_CAN_RX12_ACR_DATA
.set CAN_CanIP__CAN_RX12_AMR, CYREG_CAN1_CAN_RX12_AMR
.set CAN_CanIP__CAN_RX12_AMR_DATA, CYREG_CAN1_CAN_RX12_AMR_DATA
.set CAN_CanIP__CAN_RX12_CONTROL, CYREG_CAN1_CAN_RX12_CONTROL
.set CAN_CanIP__CAN_RX12_DATA_HIGH, CYREG_CAN1_CAN_RX12_DATA_HIGH
.set CAN_CanIP__CAN_RX12_DATA_LOW, CYREG_CAN1_CAN_RX12_DATA_LOW
.set CAN_CanIP__CAN_RX12_ID, CYREG_CAN1_CAN_RX12_ID
.set CAN_CanIP__CAN_RX13_ACR, CYREG_CAN1_CAN_RX13_ACR
.set CAN_CanIP__CAN_RX13_ACR_DATA, CYREG_CAN1_CAN_RX13_ACR_DATA
.set CAN_CanIP__CAN_RX13_AMR, CYREG_CAN1_CAN_RX13_AMR
.set CAN_CanIP__CAN_RX13_AMR_DATA, CYREG_CAN1_CAN_RX13_AMR_DATA
.set CAN_CanIP__CAN_RX13_CONTROL, CYREG_CAN1_CAN_RX13_CONTROL
.set CAN_CanIP__CAN_RX13_DATA_HIGH, CYREG_CAN1_CAN_RX13_DATA_HIGH
.set CAN_CanIP__CAN_RX13_DATA_LOW, CYREG_CAN1_CAN_RX13_DATA_LOW
.set CAN_CanIP__CAN_RX13_ID, CYREG_CAN1_CAN_RX13_ID
.set CAN_CanIP__CAN_RX14_ACR, CYREG_CAN1_CAN_RX14_ACR
.set CAN_CanIP__CAN_RX14_ACR_DATA, CYREG_CAN1_CAN_RX14_ACR_DATA
.set CAN_CanIP__CAN_RX14_AMR, CYREG_CAN1_CAN_RX14_AMR
.set CAN_CanIP__CAN_RX14_AMR_DATA, CYREG_CAN1_CAN_RX14_AMR_DATA
.set CAN_CanIP__CAN_RX14_CONTROL, CYREG_CAN1_CAN_RX14_CONTROL
.set CAN_CanIP__CAN_RX14_DATA_HIGH, CYREG_CAN1_CAN_RX14_DATA_HIGH
.set CAN_CanIP__CAN_RX14_DATA_LOW, CYREG_CAN1_CAN_RX14_DATA_LOW
.set CAN_CanIP__CAN_RX14_ID, CYREG_CAN1_CAN_RX14_ID
.set CAN_CanIP__CAN_RX15_ACR, CYREG_CAN1_CAN_RX15_ACR
.set CAN_CanIP__CAN_RX15_ACR_DATA, CYREG_CAN1_CAN_RX15_ACR_DATA
.set CAN_CanIP__CAN_RX15_AMR, CYREG_CAN1_CAN_RX15_AMR
.set CAN_CanIP__CAN_RX15_AMR_DATA, CYREG_CAN1_CAN_RX15_AMR_DATA
.set CAN_CanIP__CAN_RX15_CONTROL, CYREG_CAN1_CAN_RX15_CONTROL
.set CAN_CanIP__CAN_RX15_DATA_HIGH, CYREG_CAN1_CAN_RX15_DATA_HIGH
.set CAN_CanIP__CAN_RX15_DATA_LOW, CYREG_CAN1_CAN_RX15_DATA_LOW
.set CAN_CanIP__CAN_RX15_ID, CYREG_CAN1_CAN_RX15_ID
.set CAN_CanIP__CAN_RX2_ACR, CYREG_CAN1_CAN_RX2_ACR
.set CAN_CanIP__CAN_RX2_ACR_DATA, CYREG_CAN1_CAN_RX2_ACR_DATA
.set CAN_CanIP__CAN_RX2_AMR, CYREG_CAN1_CAN_RX2_AMR
.set CAN_CanIP__CAN_RX2_AMR_DATA, CYREG_CAN1_CAN_RX2_AMR_DATA
.set CAN_CanIP__CAN_RX2_CONTROL, CYREG_CAN1_CAN_RX2_CONTROL
.set CAN_CanIP__CAN_RX2_DATA_HIGH, CYREG_CAN1_CAN_RX2_DATA_HIGH
.set CAN_CanIP__CAN_RX2_DATA_LOW, CYREG_CAN1_CAN_RX2_DATA_LOW
.set CAN_CanIP__CAN_RX2_ID, CYREG_CAN1_CAN_RX2_ID
.set CAN_CanIP__CAN_RX3_ACR, CYREG_CAN1_CAN_RX3_ACR
.set CAN_CanIP__CAN_RX3_ACR_DATA, CYREG_CAN1_CAN_RX3_ACR_DATA
.set CAN_CanIP__CAN_RX3_AMR, CYREG_CAN1_CAN_RX3_AMR
.set CAN_CanIP__CAN_RX3_AMR_DATA, CYREG_CAN1_CAN_RX3_AMR_DATA
.set CAN_CanIP__CAN_RX3_CONTROL, CYREG_CAN1_CAN_RX3_CONTROL
.set CAN_CanIP__CAN_RX3_DATA_HIGH, CYREG_CAN1_CAN_RX3_DATA_HIGH
.set CAN_CanIP__CAN_RX3_DATA_LOW, CYREG_CAN1_CAN_RX3_DATA_LOW
.set CAN_CanIP__CAN_RX3_ID, CYREG_CAN1_CAN_RX3_ID
.set CAN_CanIP__CAN_RX4_ACR, CYREG_CAN1_CAN_RX4_ACR
.set CAN_CanIP__CAN_RX4_ACR_DATA, CYREG_CAN1_CAN_RX4_ACR_DATA
.set CAN_CanIP__CAN_RX4_AMR, CYREG_CAN1_CAN_RX4_AMR
.set CAN_CanIP__CAN_RX4_AMR_DATA, CYREG_CAN1_CAN_RX4_AMR_DATA
.set CAN_CanIP__CAN_RX4_CONTROL, CYREG_CAN1_CAN_RX4_CONTROL
.set CAN_CanIP__CAN_RX4_DATA_HIGH, CYREG_CAN1_CAN_RX4_DATA_HIGH
.set CAN_CanIP__CAN_RX4_DATA_LOW, CYREG_CAN1_CAN_RX4_DATA_LOW
.set CAN_CanIP__CAN_RX4_ID, CYREG_CAN1_CAN_RX4_ID
.set CAN_CanIP__CAN_RX5_ACR, CYREG_CAN1_CAN_RX5_ACR
.set CAN_CanIP__CAN_RX5_ACR_DATA, CYREG_CAN1_CAN_RX5_ACR_DATA
.set CAN_CanIP__CAN_RX5_AMR, CYREG_CAN1_CAN_RX5_AMR
.set CAN_CanIP__CAN_RX5_AMR_DATA, CYREG_CAN1_CAN_RX5_AMR_DATA
.set CAN_CanIP__CAN_RX5_CONTROL, CYREG_CAN1_CAN_RX5_CONTROL
.set CAN_CanIP__CAN_RX5_DATA_HIGH, CYREG_CAN1_CAN_RX5_DATA_HIGH
.set CAN_CanIP__CAN_RX5_DATA_LOW, CYREG_CAN1_CAN_RX5_DATA_LOW
.set CAN_CanIP__CAN_RX5_ID, CYREG_CAN1_CAN_RX5_ID
.set CAN_CanIP__CAN_RX6_ACR, CYREG_CAN1_CAN_RX6_ACR
.set CAN_CanIP__CAN_RX6_ACR_DATA, CYREG_CAN1_CAN_RX6_ACR_DATA
.set CAN_CanIP__CAN_RX6_AMR, CYREG_CAN1_CAN_RX6_AMR
.set CAN_CanIP__CAN_RX6_AMR_DATA, CYREG_CAN1_CAN_RX6_AMR_DATA
.set CAN_CanIP__CAN_RX6_CONTROL, CYREG_CAN1_CAN_RX6_CONTROL
.set CAN_CanIP__CAN_RX6_DATA_HIGH, CYREG_CAN1_CAN_RX6_DATA_HIGH
.set CAN_CanIP__CAN_RX6_DATA_LOW, CYREG_CAN1_CAN_RX6_DATA_LOW
.set CAN_CanIP__CAN_RX6_ID, CYREG_CAN1_CAN_RX6_ID
.set CAN_CanIP__CAN_RX7_ACR, CYREG_CAN1_CAN_RX7_ACR
.set CAN_CanIP__CAN_RX7_ACR_DATA, CYREG_CAN1_CAN_RX7_ACR_DATA
.set CAN_CanIP__CAN_RX7_AMR, CYREG_CAN1_CAN_RX7_AMR
.set CAN_CanIP__CAN_RX7_AMR_DATA, CYREG_CAN1_CAN_RX7_AMR_DATA
.set CAN_CanIP__CAN_RX7_CONTROL, CYREG_CAN1_CAN_RX7_CONTROL
.set CAN_CanIP__CAN_RX7_DATA_HIGH, CYREG_CAN1_CAN_RX7_DATA_HIGH
.set CAN_CanIP__CAN_RX7_DATA_LOW, CYREG_CAN1_CAN_RX7_DATA_LOW
.set CAN_CanIP__CAN_RX7_ID, CYREG_CAN1_CAN_RX7_ID
.set CAN_CanIP__CAN_RX8_ACR, CYREG_CAN1_CAN_RX8_ACR
.set CAN_CanIP__CAN_RX8_ACR_DATA, CYREG_CAN1_CAN_RX8_ACR_DATA
.set CAN_CanIP__CAN_RX8_AMR, CYREG_CAN1_CAN_RX8_AMR
.set CAN_CanIP__CAN_RX8_AMR_DATA, CYREG_CAN1_CAN_RX8_AMR_DATA
.set CAN_CanIP__CAN_RX8_CONTROL, CYREG_CAN1_CAN_RX8_CONTROL
.set CAN_CanIP__CAN_RX8_DATA_HIGH, CYREG_CAN1_CAN_RX8_DATA_HIGH
.set CAN_CanIP__CAN_RX8_DATA_LOW, CYREG_CAN1_CAN_RX8_DATA_LOW
.set CAN_CanIP__CAN_RX8_ID, CYREG_CAN1_CAN_RX8_ID
.set CAN_CanIP__CAN_RX9_ACR, CYREG_CAN1_CAN_RX9_ACR
.set CAN_CanIP__CAN_RX9_ACR_DATA, CYREG_CAN1_CAN_RX9_ACR_DATA
.set CAN_CanIP__CAN_RX9_AMR, CYREG_CAN1_CAN_RX9_AMR
.set CAN_CanIP__CAN_RX9_AMR_DATA, CYREG_CAN1_CAN_RX9_AMR_DATA
.set CAN_CanIP__CAN_RX9_CONTROL, CYREG_CAN1_CAN_RX9_CONTROL
.set CAN_CanIP__CAN_RX9_DATA_HIGH, CYREG_CAN1_CAN_RX9_DATA_HIGH
.set CAN_CanIP__CAN_RX9_DATA_LOW, CYREG_CAN1_CAN_RX9_DATA_LOW
.set CAN_CanIP__CAN_RX9_ID, CYREG_CAN1_CAN_RX9_ID
.set CAN_CanIP__CAN_TX0_CONTROL, CYREG_CAN1_CAN_TX0_CONTROL
.set CAN_CanIP__CAN_TX0_DATA_HIGH, CYREG_CAN1_CAN_TX0_DATA_HIGH
.set CAN_CanIP__CAN_TX0_DATA_LOW, CYREG_CAN1_CAN_TX0_DATA_LOW
.set CAN_CanIP__CAN_TX0_ID, CYREG_CAN1_CAN_TX0_ID
.set CAN_CanIP__CAN_TX1_CONTROL, CYREG_CAN1_CAN_TX1_CONTROL
.set CAN_CanIP__CAN_TX1_DATA_HIGH, CYREG_CAN1_CAN_TX1_DATA_HIGH
.set CAN_CanIP__CAN_TX1_DATA_LOW, CYREG_CAN1_CAN_TX1_DATA_LOW
.set CAN_CanIP__CAN_TX1_ID, CYREG_CAN1_CAN_TX1_ID
.set CAN_CanIP__CAN_TX2_CONTROL, CYREG_CAN1_CAN_TX2_CONTROL
.set CAN_CanIP__CAN_TX2_DATA_HIGH, CYREG_CAN1_CAN_TX2_DATA_HIGH
.set CAN_CanIP__CAN_TX2_DATA_LOW, CYREG_CAN1_CAN_TX2_DATA_LOW
.set CAN_CanIP__CAN_TX2_ID, CYREG_CAN1_CAN_TX2_ID
.set CAN_CanIP__CAN_TX3_CONTROL, CYREG_CAN1_CAN_TX3_CONTROL
.set CAN_CanIP__CAN_TX3_DATA_HIGH, CYREG_CAN1_CAN_TX3_DATA_HIGH
.set CAN_CanIP__CAN_TX3_DATA_LOW, CYREG_CAN1_CAN_TX3_DATA_LOW
.set CAN_CanIP__CAN_TX3_ID, CYREG_CAN1_CAN_TX3_ID
.set CAN_CanIP__CAN_TX4_CONTROL, CYREG_CAN1_CAN_TX4_CONTROL
.set CAN_CanIP__CAN_TX4_DATA_HIGH, CYREG_CAN1_CAN_TX4_DATA_HIGH
.set CAN_CanIP__CAN_TX4_DATA_LOW, CYREG_CAN1_CAN_TX4_DATA_LOW
.set CAN_CanIP__CAN_TX4_ID, CYREG_CAN1_CAN_TX4_ID
.set CAN_CanIP__CAN_TX5_CONTROL, CYREG_CAN1_CAN_TX5_CONTROL
.set CAN_CanIP__CAN_TX5_DATA_HIGH, CYREG_CAN1_CAN_TX5_DATA_HIGH
.set CAN_CanIP__CAN_TX5_DATA_LOW, CYREG_CAN1_CAN_TX5_DATA_LOW
.set CAN_CanIP__CAN_TX5_ID, CYREG_CAN1_CAN_TX5_ID
.set CAN_CanIP__CAN_TX6_CONTROL, CYREG_CAN1_CAN_TX6_CONTROL
.set CAN_CanIP__CAN_TX6_DATA_HIGH, CYREG_CAN1_CAN_TX6_DATA_HIGH
.set CAN_CanIP__CAN_TX6_DATA_LOW, CYREG_CAN1_CAN_TX6_DATA_LOW
.set CAN_CanIP__CAN_TX6_ID, CYREG_CAN1_CAN_TX6_ID
.set CAN_CanIP__CAN_TX7_CONTROL, CYREG_CAN1_CAN_TX7_CONTROL
.set CAN_CanIP__CAN_TX7_DATA_HIGH, CYREG_CAN1_CAN_TX7_DATA_HIGH
.set CAN_CanIP__CAN_TX7_DATA_LOW, CYREG_CAN1_CAN_TX7_DATA_LOW
.set CAN_CanIP__CAN_TX7_ID, CYREG_CAN1_CAN_TX7_ID
.set CAN_CanIP__CNTL, CYREG_CAN1_CNTL
.set CAN_CanIP__COMMAND, CYREG_CAN1_COMMAND
.set CAN_CanIP__CONFIG, CYREG_CAN1_CONFIG
.set CAN_CanIP__ECR, CYREG_CAN1_ECR
.set CAN_CanIP__ERROR_STATUS, CYREG_CAN1_ERROR_STATUS
.set CAN_CanIP__INT_EBL, CYREG_CAN1_INT_EBL
.set CAN_CanIP__INT_STATUS, CYREG_CAN1_INT_STATUS
.set CAN_CanIP__INTR_CAN, CYREG_CAN1_INTR_CAN
.set CAN_CanIP__INTR_CAN_MASK, CYREG_CAN1_INTR_CAN_MASK
.set CAN_CanIP__INTR_CAN_MASKED, CYREG_CAN1_INTR_CAN_MASKED
.set CAN_CanIP__INTR_CAN_SET, CYREG_CAN1_INTR_CAN_SET
.set CAN_CanIP__TTCAN_CAPTURE, CYREG_CAN1_TTCAN_CAPTURE
.set CAN_CanIP__TTCAN_COMPARE, CYREG_CAN1_TTCAN_COMPARE
.set CAN_CanIP__TTCAN_COUNTER, CYREG_CAN1_TTCAN_COUNTER
.set CAN_CanIP__TTCAN_TIMING, CYREG_CAN1_TTCAN_TIMING
.set CAN_HFCLK__DIV_ID, 0x00000040
.set CAN_HFCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CAN_HFCLK__PA_DIV_ID, 0x000000FF
.set CAN_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CAN_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CAN_isr__INTC_MASK, 0x20000000
.set CAN_isr__INTC_NUMBER, 29
.set CAN_isr__INTC_PRIOR_MASK, 0xC000
.set CAN_isr__INTC_PRIOR_NUM, 3
.set CAN_isr__INTC_PRIOR_REG, CYREG_CM0_IPR7
.set CAN_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CAN_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* DBG */
.set DBG__0__DR, CYREG_GPIO_PRT4_DR
.set DBG__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set DBG__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set DBG__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set DBG__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set DBG__0__HSIOM_MASK, 0x000000F0
.set DBG__0__HSIOM_SHIFT, 4
.set DBG__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set DBG__0__INTR, CYREG_GPIO_PRT4_INTR
.set DBG__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set DBG__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set DBG__0__MASK, 0x02
.set DBG__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set DBG__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set DBG__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set DBG__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set DBG__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set DBG__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set DBG__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set DBG__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set DBG__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set DBG__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set DBG__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set DBG__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set DBG__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set DBG__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set DBG__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set DBG__0__PC, CYREG_GPIO_PRT4_PC
.set DBG__0__PC2, CYREG_GPIO_PRT4_PC2
.set DBG__0__PORT, 4
.set DBG__0__PS, CYREG_GPIO_PRT4_PS
.set DBG__0__SHIFT, 1
.set DBG__DR, CYREG_GPIO_PRT4_DR
.set DBG__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set DBG__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set DBG__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set DBG__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set DBG__INTR, CYREG_GPIO_PRT4_INTR
.set DBG__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set DBG__INTSTAT, CYREG_GPIO_PRT4_INTR
.set DBG__MASK, 0x02
.set DBG__PA__CFG0, CYREG_UDB_PA5_CFG0
.set DBG__PA__CFG1, CYREG_UDB_PA5_CFG1
.set DBG__PA__CFG10, CYREG_UDB_PA5_CFG10
.set DBG__PA__CFG11, CYREG_UDB_PA5_CFG11
.set DBG__PA__CFG12, CYREG_UDB_PA5_CFG12
.set DBG__PA__CFG13, CYREG_UDB_PA5_CFG13
.set DBG__PA__CFG14, CYREG_UDB_PA5_CFG14
.set DBG__PA__CFG2, CYREG_UDB_PA5_CFG2
.set DBG__PA__CFG3, CYREG_UDB_PA5_CFG3
.set DBG__PA__CFG4, CYREG_UDB_PA5_CFG4
.set DBG__PA__CFG5, CYREG_UDB_PA5_CFG5
.set DBG__PA__CFG6, CYREG_UDB_PA5_CFG6
.set DBG__PA__CFG7, CYREG_UDB_PA5_CFG7
.set DBG__PA__CFG8, CYREG_UDB_PA5_CFG8
.set DBG__PA__CFG9, CYREG_UDB_PA5_CFG9
.set DBG__PC, CYREG_GPIO_PRT4_PC
.set DBG__PC2, CYREG_GPIO_PRT4_PC2
.set DBG__PORT, 4
.set DBG__PS, CYREG_GPIO_PRT4_PS
.set DBG__SHIFT, 1
.set DBG_UART_rx__0__DR, CYREG_GPIO_PRT7_DR
.set DBG_UART_rx__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set DBG_UART_rx__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set DBG_UART_rx__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set DBG_UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set DBG_UART_rx__0__HSIOM_GPIO, 0
.set DBG_UART_rx__0__HSIOM_I2C, 14
.set DBG_UART_rx__0__HSIOM_I2C_SCL, 14
.set DBG_UART_rx__0__HSIOM_MASK, 0x0000000F
.set DBG_UART_rx__0__HSIOM_SHIFT, 0
.set DBG_UART_rx__0__HSIOM_SPI, 15
.set DBG_UART_rx__0__HSIOM_SPI_MOSI, 15
.set DBG_UART_rx__0__HSIOM_UART, 9
.set DBG_UART_rx__0__HSIOM_UART_RX, 9
.set DBG_UART_rx__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set DBG_UART_rx__0__INTR, CYREG_GPIO_PRT7_INTR
.set DBG_UART_rx__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set DBG_UART_rx__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set DBG_UART_rx__0__MASK, 0x01
.set DBG_UART_rx__0__PC, CYREG_GPIO_PRT7_PC
.set DBG_UART_rx__0__PC2, CYREG_GPIO_PRT7_PC2
.set DBG_UART_rx__0__PORT, 7
.set DBG_UART_rx__0__PS, CYREG_GPIO_PRT7_PS
.set DBG_UART_rx__0__SHIFT, 0
.set DBG_UART_rx__DR, CYREG_GPIO_PRT7_DR
.set DBG_UART_rx__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set DBG_UART_rx__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set DBG_UART_rx__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set DBG_UART_rx__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set DBG_UART_rx__INTR, CYREG_GPIO_PRT7_INTR
.set DBG_UART_rx__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set DBG_UART_rx__INTSTAT, CYREG_GPIO_PRT7_INTR
.set DBG_UART_rx__MASK, 0x01
.set DBG_UART_rx__PC, CYREG_GPIO_PRT7_PC
.set DBG_UART_rx__PC2, CYREG_GPIO_PRT7_PC2
.set DBG_UART_rx__PORT, 7
.set DBG_UART_rx__PS, CYREG_GPIO_PRT7_PS
.set DBG_UART_rx__SHIFT, 0
.set DBG_UART_SCB__CTRL, CYREG_SCB3_CTRL
.set DBG_UART_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set DBG_UART_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set DBG_UART_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set DBG_UART_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set DBG_UART_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set DBG_UART_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set DBG_UART_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set DBG_UART_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set DBG_UART_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set DBG_UART_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set DBG_UART_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set DBG_UART_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set DBG_UART_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set DBG_UART_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set DBG_UART_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set DBG_UART_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set DBG_UART_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set DBG_UART_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set DBG_UART_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set DBG_UART_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set DBG_UART_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set DBG_UART_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set DBG_UART_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set DBG_UART_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set DBG_UART_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set DBG_UART_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set DBG_UART_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set DBG_UART_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set DBG_UART_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set DBG_UART_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set DBG_UART_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set DBG_UART_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set DBG_UART_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set DBG_UART_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set DBG_UART_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set DBG_UART_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set DBG_UART_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set DBG_UART_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set DBG_UART_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set DBG_UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set DBG_UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set DBG_UART_SCB__INTR_M, CYREG_SCB3_INTR_M
.set DBG_UART_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set DBG_UART_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set DBG_UART_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set DBG_UART_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set DBG_UART_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set DBG_UART_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set DBG_UART_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set DBG_UART_SCB__INTR_S, CYREG_SCB3_INTR_S
.set DBG_UART_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set DBG_UART_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set DBG_UART_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set DBG_UART_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set DBG_UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set DBG_UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set DBG_UART_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set DBG_UART_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set DBG_UART_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set DBG_UART_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set DBG_UART_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set DBG_UART_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set DBG_UART_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set DBG_UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set DBG_UART_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set DBG_UART_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set DBG_UART_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set DBG_UART_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set DBG_UART_SCB__SS0_POSISTION, 0
.set DBG_UART_SCB__SS1_POSISTION, 1
.set DBG_UART_SCB__SS2_POSISTION, 2
.set DBG_UART_SCB__SS3_POSISTION, 3
.set DBG_UART_SCB__STATUS, CYREG_SCB3_STATUS
.set DBG_UART_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set DBG_UART_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set DBG_UART_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set DBG_UART_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set DBG_UART_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set DBG_UART_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set DBG_UART_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set DBG_UART_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set DBG_UART_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL
.set DBG_UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set DBG_UART_SCBCLK__DIV_ID, 0x00000043
.set DBG_UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set DBG_UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set DBG_UART_tx__0__DR, CYREG_GPIO_PRT7_DR
.set DBG_UART_tx__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set DBG_UART_tx__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set DBG_UART_tx__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set DBG_UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set DBG_UART_tx__0__HSIOM_GPIO, 0
.set DBG_UART_tx__0__HSIOM_I2C, 14
.set DBG_UART_tx__0__HSIOM_I2C_SDA, 14
.set DBG_UART_tx__0__HSIOM_MASK, 0x000000F0
.set DBG_UART_tx__0__HSIOM_SHIFT, 4
.set DBG_UART_tx__0__HSIOM_SPI, 15
.set DBG_UART_tx__0__HSIOM_SPI_MISO, 15
.set DBG_UART_tx__0__HSIOM_UART, 9
.set DBG_UART_tx__0__HSIOM_UART_TX, 9
.set DBG_UART_tx__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set DBG_UART_tx__0__INTR, CYREG_GPIO_PRT7_INTR
.set DBG_UART_tx__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set DBG_UART_tx__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set DBG_UART_tx__0__MASK, 0x02
.set DBG_UART_tx__0__PC, CYREG_GPIO_PRT7_PC
.set DBG_UART_tx__0__PC2, CYREG_GPIO_PRT7_PC2
.set DBG_UART_tx__0__PORT, 7
.set DBG_UART_tx__0__PS, CYREG_GPIO_PRT7_PS
.set DBG_UART_tx__0__SHIFT, 1
.set DBG_UART_tx__DR, CYREG_GPIO_PRT7_DR
.set DBG_UART_tx__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set DBG_UART_tx__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set DBG_UART_tx__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set DBG_UART_tx__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set DBG_UART_tx__INTR, CYREG_GPIO_PRT7_INTR
.set DBG_UART_tx__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set DBG_UART_tx__INTSTAT, CYREG_GPIO_PRT7_INTR
.set DBG_UART_tx__MASK, 0x02
.set DBG_UART_tx__PC, CYREG_GPIO_PRT7_PC
.set DBG_UART_tx__PC2, CYREG_GPIO_PRT7_PC2
.set DBG_UART_tx__PORT, 7
.set DBG_UART_tx__PS, CYREG_GPIO_PRT7_PS
.set DBG_UART_tx__SHIFT, 1

/* ERR */
.set ERR__0__DR, CYREG_GPIO_PRT4_DR
.set ERR__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set ERR__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set ERR__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set ERR__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set ERR__0__HSIOM_MASK, 0x00F00000
.set ERR__0__HSIOM_SHIFT, 20
.set ERR__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set ERR__0__INTR, CYREG_GPIO_PRT4_INTR
.set ERR__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set ERR__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set ERR__0__MASK, 0x20
.set ERR__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set ERR__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set ERR__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set ERR__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set ERR__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set ERR__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set ERR__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set ERR__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set ERR__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set ERR__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set ERR__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set ERR__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set ERR__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set ERR__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set ERR__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set ERR__0__PC, CYREG_GPIO_PRT4_PC
.set ERR__0__PC2, CYREG_GPIO_PRT4_PC2
.set ERR__0__PORT, 4
.set ERR__0__PS, CYREG_GPIO_PRT4_PS
.set ERR__0__SHIFT, 5
.set ERR__DR, CYREG_GPIO_PRT4_DR
.set ERR__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set ERR__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set ERR__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set ERR__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set ERR__INTR, CYREG_GPIO_PRT4_INTR
.set ERR__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set ERR__INTSTAT, CYREG_GPIO_PRT4_INTR
.set ERR__MASK, 0x20
.set ERR__PA__CFG0, CYREG_UDB_PA5_CFG0
.set ERR__PA__CFG1, CYREG_UDB_PA5_CFG1
.set ERR__PA__CFG10, CYREG_UDB_PA5_CFG10
.set ERR__PA__CFG11, CYREG_UDB_PA5_CFG11
.set ERR__PA__CFG12, CYREG_UDB_PA5_CFG12
.set ERR__PA__CFG13, CYREG_UDB_PA5_CFG13
.set ERR__PA__CFG14, CYREG_UDB_PA5_CFG14
.set ERR__PA__CFG2, CYREG_UDB_PA5_CFG2
.set ERR__PA__CFG3, CYREG_UDB_PA5_CFG3
.set ERR__PA__CFG4, CYREG_UDB_PA5_CFG4
.set ERR__PA__CFG5, CYREG_UDB_PA5_CFG5
.set ERR__PA__CFG6, CYREG_UDB_PA5_CFG6
.set ERR__PA__CFG7, CYREG_UDB_PA5_CFG7
.set ERR__PA__CFG8, CYREG_UDB_PA5_CFG8
.set ERR__PA__CFG9, CYREG_UDB_PA5_CFG9
.set ERR__PC, CYREG_GPIO_PRT4_PC
.set ERR__PC2, CYREG_GPIO_PRT4_PC2
.set ERR__PORT, 4
.set ERR__PS, CYREG_GPIO_PRT4_PS
.set ERR__SHIFT, 5

/* RXD */
.set RXD__0__DR, CYREG_GPIO_PRT0_DR
.set RXD__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RXD__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RXD__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RXD__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set RXD__0__HSIOM_MASK, 0x0000000F
.set RXD__0__HSIOM_SHIFT, 0
.set RXD__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RXD__0__INTR, CYREG_GPIO_PRT0_INTR
.set RXD__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RXD__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RXD__0__MASK, 0x01
.set RXD__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set RXD__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set RXD__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set RXD__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set RXD__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set RXD__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set RXD__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set RXD__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set RXD__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set RXD__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set RXD__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set RXD__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set RXD__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set RXD__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set RXD__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set RXD__0__PC, CYREG_GPIO_PRT0_PC
.set RXD__0__PC2, CYREG_GPIO_PRT0_PC2
.set RXD__0__PORT, 0
.set RXD__0__PS, CYREG_GPIO_PRT0_PS
.set RXD__0__SHIFT, 0
.set RXD__DR, CYREG_GPIO_PRT0_DR
.set RXD__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set RXD__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set RXD__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set RXD__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set RXD__INTR, CYREG_GPIO_PRT0_INTR
.set RXD__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set RXD__INTSTAT, CYREG_GPIO_PRT0_INTR
.set RXD__MASK, 0x01
.set RXD__PA__CFG0, CYREG_UDB_PA4_CFG0
.set RXD__PA__CFG1, CYREG_UDB_PA4_CFG1
.set RXD__PA__CFG10, CYREG_UDB_PA4_CFG10
.set RXD__PA__CFG11, CYREG_UDB_PA4_CFG11
.set RXD__PA__CFG12, CYREG_UDB_PA4_CFG12
.set RXD__PA__CFG13, CYREG_UDB_PA4_CFG13
.set RXD__PA__CFG14, CYREG_UDB_PA4_CFG14
.set RXD__PA__CFG2, CYREG_UDB_PA4_CFG2
.set RXD__PA__CFG3, CYREG_UDB_PA4_CFG3
.set RXD__PA__CFG4, CYREG_UDB_PA4_CFG4
.set RXD__PA__CFG5, CYREG_UDB_PA4_CFG5
.set RXD__PA__CFG6, CYREG_UDB_PA4_CFG6
.set RXD__PA__CFG7, CYREG_UDB_PA4_CFG7
.set RXD__PA__CFG8, CYREG_UDB_PA4_CFG8
.set RXD__PA__CFG9, CYREG_UDB_PA4_CFG9
.set RXD__PC, CYREG_GPIO_PRT0_PC
.set RXD__PC2, CYREG_GPIO_PRT0_PC2
.set RXD__PORT, 0
.set RXD__PS, CYREG_GPIO_PRT0_PS
.set RXD__SHIFT, 0

/* TXD */
.set TXD__0__DR, CYREG_GPIO_PRT0_DR
.set TXD__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TXD__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TXD__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TXD__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set TXD__0__HSIOM_MASK, 0x000000F0
.set TXD__0__HSIOM_SHIFT, 4
.set TXD__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TXD__0__INTR, CYREG_GPIO_PRT0_INTR
.set TXD__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TXD__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TXD__0__MASK, 0x02
.set TXD__0__OUT_SEL, CYREG_UDB_PA4_CFG10
.set TXD__0__OUT_SEL_SHIFT, 2
.set TXD__0__OUT_SEL_VAL, -1
.set TXD__0__PA__CFG0, CYREG_UDB_PA4_CFG0
.set TXD__0__PA__CFG1, CYREG_UDB_PA4_CFG1
.set TXD__0__PA__CFG10, CYREG_UDB_PA4_CFG10
.set TXD__0__PA__CFG11, CYREG_UDB_PA4_CFG11
.set TXD__0__PA__CFG12, CYREG_UDB_PA4_CFG12
.set TXD__0__PA__CFG13, CYREG_UDB_PA4_CFG13
.set TXD__0__PA__CFG14, CYREG_UDB_PA4_CFG14
.set TXD__0__PA__CFG2, CYREG_UDB_PA4_CFG2
.set TXD__0__PA__CFG3, CYREG_UDB_PA4_CFG3
.set TXD__0__PA__CFG4, CYREG_UDB_PA4_CFG4
.set TXD__0__PA__CFG5, CYREG_UDB_PA4_CFG5
.set TXD__0__PA__CFG6, CYREG_UDB_PA4_CFG6
.set TXD__0__PA__CFG7, CYREG_UDB_PA4_CFG7
.set TXD__0__PA__CFG8, CYREG_UDB_PA4_CFG8
.set TXD__0__PA__CFG9, CYREG_UDB_PA4_CFG9
.set TXD__0__PC, CYREG_GPIO_PRT0_PC
.set TXD__0__PC2, CYREG_GPIO_PRT0_PC2
.set TXD__0__PORT, 0
.set TXD__0__PS, CYREG_GPIO_PRT0_PS
.set TXD__0__SHIFT, 1
.set TXD__DR, CYREG_GPIO_PRT0_DR
.set TXD__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set TXD__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set TXD__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set TXD__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set TXD__INTR, CYREG_GPIO_PRT0_INTR
.set TXD__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set TXD__INTSTAT, CYREG_GPIO_PRT0_INTR
.set TXD__MASK, 0x02
.set TXD__PA__CFG0, CYREG_UDB_PA4_CFG0
.set TXD__PA__CFG1, CYREG_UDB_PA4_CFG1
.set TXD__PA__CFG10, CYREG_UDB_PA4_CFG10
.set TXD__PA__CFG11, CYREG_UDB_PA4_CFG11
.set TXD__PA__CFG12, CYREG_UDB_PA4_CFG12
.set TXD__PA__CFG13, CYREG_UDB_PA4_CFG13
.set TXD__PA__CFG14, CYREG_UDB_PA4_CFG14
.set TXD__PA__CFG2, CYREG_UDB_PA4_CFG2
.set TXD__PA__CFG3, CYREG_UDB_PA4_CFG3
.set TXD__PA__CFG4, CYREG_UDB_PA4_CFG4
.set TXD__PA__CFG5, CYREG_UDB_PA4_CFG5
.set TXD__PA__CFG6, CYREG_UDB_PA4_CFG6
.set TXD__PA__CFG7, CYREG_UDB_PA4_CFG7
.set TXD__PA__CFG8, CYREG_UDB_PA4_CFG8
.set TXD__PA__CFG9, CYREG_UDB_PA4_CFG9
.set TXD__PC, CYREG_GPIO_PRT0_PC
.set TXD__PC2, CYREG_GPIO_PRT0_PC2
.set TXD__PORT, 0
.set TXD__PS, CYREG_GPIO_PRT0_PS
.set TXD__SHIFT, 1

/* DIP1 */
.set DIP1__0__DR, CYREG_GPIO_PRT1_DR
.set DIP1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIP1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIP1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIP1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIP1__0__HSIOM_MASK, 0x0000000F
.set DIP1__0__HSIOM_SHIFT, 0
.set DIP1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP1__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIP1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIP1__0__MASK, 0x01
.set DIP1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIP1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIP1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIP1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIP1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIP1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIP1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIP1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIP1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIP1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIP1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIP1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIP1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIP1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIP1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIP1__0__PC, CYREG_GPIO_PRT1_PC
.set DIP1__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIP1__0__PORT, 1
.set DIP1__0__PS, CYREG_GPIO_PRT1_PS
.set DIP1__0__SHIFT, 0
.set DIP1__DR, CYREG_GPIO_PRT1_DR
.set DIP1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIP1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIP1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIP1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP1__INTR, CYREG_GPIO_PRT1_INTR
.set DIP1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIP1__MASK, 0x01
.set DIP1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIP1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIP1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIP1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIP1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIP1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIP1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIP1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIP1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIP1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIP1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIP1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIP1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIP1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIP1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIP1__PC, CYREG_GPIO_PRT1_PC
.set DIP1__PC2, CYREG_GPIO_PRT1_PC2
.set DIP1__PORT, 1
.set DIP1__PS, CYREG_GPIO_PRT1_PS
.set DIP1__SHIFT, 0

/* DIP2 */
.set DIP2__0__DR, CYREG_GPIO_PRT1_DR
.set DIP2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIP2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIP2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIP2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIP2__0__HSIOM_MASK, 0x000000F0
.set DIP2__0__HSIOM_SHIFT, 4
.set DIP2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP2__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIP2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIP2__0__MASK, 0x02
.set DIP2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIP2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIP2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIP2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIP2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIP2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIP2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIP2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIP2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIP2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIP2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIP2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIP2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIP2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIP2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIP2__0__PC, CYREG_GPIO_PRT1_PC
.set DIP2__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIP2__0__PORT, 1
.set DIP2__0__PS, CYREG_GPIO_PRT1_PS
.set DIP2__0__SHIFT, 1
.set DIP2__DR, CYREG_GPIO_PRT1_DR
.set DIP2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIP2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIP2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIP2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP2__INTR, CYREG_GPIO_PRT1_INTR
.set DIP2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIP2__MASK, 0x02
.set DIP2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIP2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIP2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIP2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIP2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIP2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIP2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIP2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIP2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIP2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIP2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIP2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIP2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIP2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIP2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIP2__PC, CYREG_GPIO_PRT1_PC
.set DIP2__PC2, CYREG_GPIO_PRT1_PC2
.set DIP2__PORT, 1
.set DIP2__PS, CYREG_GPIO_PRT1_PS
.set DIP2__SHIFT, 1

/* DIP3 */
.set DIP3__0__DR, CYREG_GPIO_PRT1_DR
.set DIP3__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIP3__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIP3__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIP3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIP3__0__HSIOM_MASK, 0x00000F00
.set DIP3__0__HSIOM_SHIFT, 8
.set DIP3__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP3__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIP3__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP3__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIP3__0__MASK, 0x04
.set DIP3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIP3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIP3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIP3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIP3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIP3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIP3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIP3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIP3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIP3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIP3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIP3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIP3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIP3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIP3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIP3__0__PC, CYREG_GPIO_PRT1_PC
.set DIP3__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIP3__0__PORT, 1
.set DIP3__0__PS, CYREG_GPIO_PRT1_PS
.set DIP3__0__SHIFT, 2
.set DIP3__DR, CYREG_GPIO_PRT1_DR
.set DIP3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIP3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIP3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIP3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP3__INTR, CYREG_GPIO_PRT1_INTR
.set DIP3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIP3__MASK, 0x04
.set DIP3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIP3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIP3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIP3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIP3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIP3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIP3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIP3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIP3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIP3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIP3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIP3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIP3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIP3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIP3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIP3__PC, CYREG_GPIO_PRT1_PC
.set DIP3__PC2, CYREG_GPIO_PRT1_PC2
.set DIP3__PORT, 1
.set DIP3__PS, CYREG_GPIO_PRT1_PS
.set DIP3__SHIFT, 2

/* DIP4 */
.set DIP4__0__DR, CYREG_GPIO_PRT1_DR
.set DIP4__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIP4__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIP4__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIP4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIP4__0__HSIOM_MASK, 0x0000F000
.set DIP4__0__HSIOM_SHIFT, 12
.set DIP4__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP4__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIP4__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP4__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIP4__0__MASK, 0x08
.set DIP4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIP4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIP4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIP4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIP4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIP4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIP4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIP4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIP4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIP4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIP4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIP4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIP4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIP4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIP4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIP4__0__PC, CYREG_GPIO_PRT1_PC
.set DIP4__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIP4__0__PORT, 1
.set DIP4__0__PS, CYREG_GPIO_PRT1_PS
.set DIP4__0__SHIFT, 3
.set DIP4__DR, CYREG_GPIO_PRT1_DR
.set DIP4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIP4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIP4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIP4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP4__INTR, CYREG_GPIO_PRT1_INTR
.set DIP4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIP4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIP4__MASK, 0x08
.set DIP4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIP4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIP4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIP4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIP4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIP4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIP4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIP4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIP4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIP4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIP4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIP4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIP4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIP4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIP4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIP4__PC, CYREG_GPIO_PRT1_PC
.set DIP4__PC2, CYREG_GPIO_PRT1_PC2
.set DIP4__PORT, 1
.set DIP4__PS, CYREG_GPIO_PRT1_PS
.set DIP4__SHIFT, 3

/* IMU_I2C */
.set IMU_I2C_SCB__CTRL, CYREG_SCB2_CTRL
.set IMU_I2C_SCB__EZ_DATA0, CYREG_SCB2_EZ_DATA0
.set IMU_I2C_SCB__EZ_DATA1, CYREG_SCB2_EZ_DATA1
.set IMU_I2C_SCB__EZ_DATA10, CYREG_SCB2_EZ_DATA10
.set IMU_I2C_SCB__EZ_DATA11, CYREG_SCB2_EZ_DATA11
.set IMU_I2C_SCB__EZ_DATA12, CYREG_SCB2_EZ_DATA12
.set IMU_I2C_SCB__EZ_DATA13, CYREG_SCB2_EZ_DATA13
.set IMU_I2C_SCB__EZ_DATA14, CYREG_SCB2_EZ_DATA14
.set IMU_I2C_SCB__EZ_DATA15, CYREG_SCB2_EZ_DATA15
.set IMU_I2C_SCB__EZ_DATA16, CYREG_SCB2_EZ_DATA16
.set IMU_I2C_SCB__EZ_DATA17, CYREG_SCB2_EZ_DATA17
.set IMU_I2C_SCB__EZ_DATA18, CYREG_SCB2_EZ_DATA18
.set IMU_I2C_SCB__EZ_DATA19, CYREG_SCB2_EZ_DATA19
.set IMU_I2C_SCB__EZ_DATA2, CYREG_SCB2_EZ_DATA2
.set IMU_I2C_SCB__EZ_DATA20, CYREG_SCB2_EZ_DATA20
.set IMU_I2C_SCB__EZ_DATA21, CYREG_SCB2_EZ_DATA21
.set IMU_I2C_SCB__EZ_DATA22, CYREG_SCB2_EZ_DATA22
.set IMU_I2C_SCB__EZ_DATA23, CYREG_SCB2_EZ_DATA23
.set IMU_I2C_SCB__EZ_DATA24, CYREG_SCB2_EZ_DATA24
.set IMU_I2C_SCB__EZ_DATA25, CYREG_SCB2_EZ_DATA25
.set IMU_I2C_SCB__EZ_DATA26, CYREG_SCB2_EZ_DATA26
.set IMU_I2C_SCB__EZ_DATA27, CYREG_SCB2_EZ_DATA27
.set IMU_I2C_SCB__EZ_DATA28, CYREG_SCB2_EZ_DATA28
.set IMU_I2C_SCB__EZ_DATA29, CYREG_SCB2_EZ_DATA29
.set IMU_I2C_SCB__EZ_DATA3, CYREG_SCB2_EZ_DATA3
.set IMU_I2C_SCB__EZ_DATA30, CYREG_SCB2_EZ_DATA30
.set IMU_I2C_SCB__EZ_DATA31, CYREG_SCB2_EZ_DATA31
.set IMU_I2C_SCB__EZ_DATA4, CYREG_SCB2_EZ_DATA4
.set IMU_I2C_SCB__EZ_DATA5, CYREG_SCB2_EZ_DATA5
.set IMU_I2C_SCB__EZ_DATA6, CYREG_SCB2_EZ_DATA6
.set IMU_I2C_SCB__EZ_DATA7, CYREG_SCB2_EZ_DATA7
.set IMU_I2C_SCB__EZ_DATA8, CYREG_SCB2_EZ_DATA8
.set IMU_I2C_SCB__EZ_DATA9, CYREG_SCB2_EZ_DATA9
.set IMU_I2C_SCB__I2C_CFG, CYREG_SCB2_I2C_CFG
.set IMU_I2C_SCB__I2C_CTRL, CYREG_SCB2_I2C_CTRL
.set IMU_I2C_SCB__I2C_M_CMD, CYREG_SCB2_I2C_M_CMD
.set IMU_I2C_SCB__I2C_S_CMD, CYREG_SCB2_I2C_S_CMD
.set IMU_I2C_SCB__I2C_STATUS, CYREG_SCB2_I2C_STATUS
.set IMU_I2C_SCB__INTR_CAUSE, CYREG_SCB2_INTR_CAUSE
.set IMU_I2C_SCB__INTR_I2C_EC, CYREG_SCB2_INTR_I2C_EC
.set IMU_I2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB2_INTR_I2C_EC_MASK
.set IMU_I2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB2_INTR_I2C_EC_MASKED
.set IMU_I2C_SCB__INTR_M, CYREG_SCB2_INTR_M
.set IMU_I2C_SCB__INTR_M_MASK, CYREG_SCB2_INTR_M_MASK
.set IMU_I2C_SCB__INTR_M_MASKED, CYREG_SCB2_INTR_M_MASKED
.set IMU_I2C_SCB__INTR_M_SET, CYREG_SCB2_INTR_M_SET
.set IMU_I2C_SCB__INTR_RX, CYREG_SCB2_INTR_RX
.set IMU_I2C_SCB__INTR_RX_MASK, CYREG_SCB2_INTR_RX_MASK
.set IMU_I2C_SCB__INTR_RX_MASKED, CYREG_SCB2_INTR_RX_MASKED
.set IMU_I2C_SCB__INTR_RX_SET, CYREG_SCB2_INTR_RX_SET
.set IMU_I2C_SCB__INTR_S, CYREG_SCB2_INTR_S
.set IMU_I2C_SCB__INTR_S_MASK, CYREG_SCB2_INTR_S_MASK
.set IMU_I2C_SCB__INTR_S_MASKED, CYREG_SCB2_INTR_S_MASKED
.set IMU_I2C_SCB__INTR_S_SET, CYREG_SCB2_INTR_S_SET
.set IMU_I2C_SCB__INTR_SPI_EC, CYREG_SCB2_INTR_SPI_EC
.set IMU_I2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB2_INTR_SPI_EC_MASK
.set IMU_I2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB2_INTR_SPI_EC_MASKED
.set IMU_I2C_SCB__INTR_TX, CYREG_SCB2_INTR_TX
.set IMU_I2C_SCB__INTR_TX_MASK, CYREG_SCB2_INTR_TX_MASK
.set IMU_I2C_SCB__INTR_TX_MASKED, CYREG_SCB2_INTR_TX_MASKED
.set IMU_I2C_SCB__INTR_TX_SET, CYREG_SCB2_INTR_TX_SET
.set IMU_I2C_SCB__RX_CTRL, CYREG_SCB2_RX_CTRL
.set IMU_I2C_SCB__RX_FIFO_CTRL, CYREG_SCB2_RX_FIFO_CTRL
.set IMU_I2C_SCB__RX_FIFO_RD, CYREG_SCB2_RX_FIFO_RD
.set IMU_I2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB2_RX_FIFO_RD_SILENT
.set IMU_I2C_SCB__RX_FIFO_STATUS, CYREG_SCB2_RX_FIFO_STATUS
.set IMU_I2C_SCB__RX_MATCH, CYREG_SCB2_RX_MATCH
.set IMU_I2C_SCB__SPI_CTRL, CYREG_SCB2_SPI_CTRL
.set IMU_I2C_SCB__SPI_STATUS, CYREG_SCB2_SPI_STATUS
.set IMU_I2C_SCB__SS0_POSISTION, 0
.set IMU_I2C_SCB__SS1_POSISTION, 1
.set IMU_I2C_SCB__SS2_POSISTION, 2
.set IMU_I2C_SCB__SS3_POSISTION, 3
.set IMU_I2C_SCB__STATUS, CYREG_SCB2_STATUS
.set IMU_I2C_SCB__TX_CTRL, CYREG_SCB2_TX_CTRL
.set IMU_I2C_SCB__TX_FIFO_CTRL, CYREG_SCB2_TX_FIFO_CTRL
.set IMU_I2C_SCB__TX_FIFO_STATUS, CYREG_SCB2_TX_FIFO_STATUS
.set IMU_I2C_SCB__TX_FIFO_WR, CYREG_SCB2_TX_FIFO_WR
.set IMU_I2C_SCB__UART_CTRL, CYREG_SCB2_UART_CTRL
.set IMU_I2C_SCB__UART_FLOW_CTRL, CYREG_SCB2_UART_FLOW_CTRL
.set IMU_I2C_SCB__UART_RX_CTRL, CYREG_SCB2_UART_RX_CTRL
.set IMU_I2C_SCB__UART_RX_STATUS, CYREG_SCB2_UART_RX_STATUS
.set IMU_I2C_SCB__UART_TX_CTRL, CYREG_SCB2_UART_TX_CTRL
.set IMU_I2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set IMU_I2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set IMU_I2C_SCB_IRQ__INTC_MASK, 0x800
.set IMU_I2C_SCB_IRQ__INTC_NUMBER, 11
.set IMU_I2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set IMU_I2C_SCB_IRQ__INTC_PRIOR_NUM, 3
.set IMU_I2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set IMU_I2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set IMU_I2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set IMU_I2C_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set IMU_I2C_SCBCLK__DIV_ID, 0x00000042
.set IMU_I2C_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set IMU_I2C_SCBCLK__PA_DIV_ID, 0x000000FF
.set IMU_I2C_scl__0__DR, CYREG_GPIO_PRT5_DR
.set IMU_I2C_scl__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set IMU_I2C_scl__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set IMU_I2C_scl__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set IMU_I2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set IMU_I2C_scl__0__HSIOM_GPIO, 0
.set IMU_I2C_scl__0__HSIOM_I2C, 14
.set IMU_I2C_scl__0__HSIOM_I2C_SCL, 14
.set IMU_I2C_scl__0__HSIOM_MASK, 0x0000000F
.set IMU_I2C_scl__0__HSIOM_SHIFT, 0
.set IMU_I2C_scl__0__HSIOM_SPI, 15
.set IMU_I2C_scl__0__HSIOM_SPI_MOSI, 15
.set IMU_I2C_scl__0__HSIOM_UART, 9
.set IMU_I2C_scl__0__HSIOM_UART_RX, 9
.set IMU_I2C_scl__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set IMU_I2C_scl__0__INTR, CYREG_GPIO_PRT5_INTR
.set IMU_I2C_scl__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set IMU_I2C_scl__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set IMU_I2C_scl__0__MASK, 0x01
.set IMU_I2C_scl__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set IMU_I2C_scl__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set IMU_I2C_scl__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set IMU_I2C_scl__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set IMU_I2C_scl__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set IMU_I2C_scl__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set IMU_I2C_scl__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set IMU_I2C_scl__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set IMU_I2C_scl__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set IMU_I2C_scl__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set IMU_I2C_scl__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set IMU_I2C_scl__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set IMU_I2C_scl__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set IMU_I2C_scl__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set IMU_I2C_scl__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set IMU_I2C_scl__0__PC, CYREG_GPIO_PRT5_PC
.set IMU_I2C_scl__0__PC2, CYREG_GPIO_PRT5_PC2
.set IMU_I2C_scl__0__PORT, 5
.set IMU_I2C_scl__0__PS, CYREG_GPIO_PRT5_PS
.set IMU_I2C_scl__0__SHIFT, 0
.set IMU_I2C_scl__DR, CYREG_GPIO_PRT5_DR
.set IMU_I2C_scl__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set IMU_I2C_scl__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set IMU_I2C_scl__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set IMU_I2C_scl__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set IMU_I2C_scl__INTR, CYREG_GPIO_PRT5_INTR
.set IMU_I2C_scl__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set IMU_I2C_scl__INTSTAT, CYREG_GPIO_PRT5_INTR
.set IMU_I2C_scl__MASK, 0x01
.set IMU_I2C_scl__PA__CFG0, CYREG_UDB_PA0_CFG0
.set IMU_I2C_scl__PA__CFG1, CYREG_UDB_PA0_CFG1
.set IMU_I2C_scl__PA__CFG10, CYREG_UDB_PA0_CFG10
.set IMU_I2C_scl__PA__CFG11, CYREG_UDB_PA0_CFG11
.set IMU_I2C_scl__PA__CFG12, CYREG_UDB_PA0_CFG12
.set IMU_I2C_scl__PA__CFG13, CYREG_UDB_PA0_CFG13
.set IMU_I2C_scl__PA__CFG14, CYREG_UDB_PA0_CFG14
.set IMU_I2C_scl__PA__CFG2, CYREG_UDB_PA0_CFG2
.set IMU_I2C_scl__PA__CFG3, CYREG_UDB_PA0_CFG3
.set IMU_I2C_scl__PA__CFG4, CYREG_UDB_PA0_CFG4
.set IMU_I2C_scl__PA__CFG5, CYREG_UDB_PA0_CFG5
.set IMU_I2C_scl__PA__CFG6, CYREG_UDB_PA0_CFG6
.set IMU_I2C_scl__PA__CFG7, CYREG_UDB_PA0_CFG7
.set IMU_I2C_scl__PA__CFG8, CYREG_UDB_PA0_CFG8
.set IMU_I2C_scl__PA__CFG9, CYREG_UDB_PA0_CFG9
.set IMU_I2C_scl__PC, CYREG_GPIO_PRT5_PC
.set IMU_I2C_scl__PC2, CYREG_GPIO_PRT5_PC2
.set IMU_I2C_scl__PORT, 5
.set IMU_I2C_scl__PS, CYREG_GPIO_PRT5_PS
.set IMU_I2C_scl__SHIFT, 0
.set IMU_I2C_sda__0__DR, CYREG_GPIO_PRT5_DR
.set IMU_I2C_sda__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set IMU_I2C_sda__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set IMU_I2C_sda__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set IMU_I2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set IMU_I2C_sda__0__HSIOM_GPIO, 0
.set IMU_I2C_sda__0__HSIOM_I2C, 14
.set IMU_I2C_sda__0__HSIOM_I2C_SDA, 14
.set IMU_I2C_sda__0__HSIOM_MASK, 0x000000F0
.set IMU_I2C_sda__0__HSIOM_SHIFT, 4
.set IMU_I2C_sda__0__HSIOM_SPI, 15
.set IMU_I2C_sda__0__HSIOM_SPI_MISO, 15
.set IMU_I2C_sda__0__HSIOM_UART, 9
.set IMU_I2C_sda__0__HSIOM_UART_TX, 9
.set IMU_I2C_sda__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set IMU_I2C_sda__0__INTR, CYREG_GPIO_PRT5_INTR
.set IMU_I2C_sda__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set IMU_I2C_sda__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set IMU_I2C_sda__0__MASK, 0x02
.set IMU_I2C_sda__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set IMU_I2C_sda__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set IMU_I2C_sda__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set IMU_I2C_sda__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set IMU_I2C_sda__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set IMU_I2C_sda__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set IMU_I2C_sda__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set IMU_I2C_sda__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set IMU_I2C_sda__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set IMU_I2C_sda__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set IMU_I2C_sda__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set IMU_I2C_sda__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set IMU_I2C_sda__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set IMU_I2C_sda__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set IMU_I2C_sda__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set IMU_I2C_sda__0__PC, CYREG_GPIO_PRT5_PC
.set IMU_I2C_sda__0__PC2, CYREG_GPIO_PRT5_PC2
.set IMU_I2C_sda__0__PORT, 5
.set IMU_I2C_sda__0__PS, CYREG_GPIO_PRT5_PS
.set IMU_I2C_sda__0__SHIFT, 1
.set IMU_I2C_sda__DR, CYREG_GPIO_PRT5_DR
.set IMU_I2C_sda__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set IMU_I2C_sda__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set IMU_I2C_sda__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set IMU_I2C_sda__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set IMU_I2C_sda__INTR, CYREG_GPIO_PRT5_INTR
.set IMU_I2C_sda__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set IMU_I2C_sda__INTSTAT, CYREG_GPIO_PRT5_INTR
.set IMU_I2C_sda__MASK, 0x02
.set IMU_I2C_sda__PA__CFG0, CYREG_UDB_PA0_CFG0
.set IMU_I2C_sda__PA__CFG1, CYREG_UDB_PA0_CFG1
.set IMU_I2C_sda__PA__CFG10, CYREG_UDB_PA0_CFG10
.set IMU_I2C_sda__PA__CFG11, CYREG_UDB_PA0_CFG11
.set IMU_I2C_sda__PA__CFG12, CYREG_UDB_PA0_CFG12
.set IMU_I2C_sda__PA__CFG13, CYREG_UDB_PA0_CFG13
.set IMU_I2C_sda__PA__CFG14, CYREG_UDB_PA0_CFG14
.set IMU_I2C_sda__PA__CFG2, CYREG_UDB_PA0_CFG2
.set IMU_I2C_sda__PA__CFG3, CYREG_UDB_PA0_CFG3
.set IMU_I2C_sda__PA__CFG4, CYREG_UDB_PA0_CFG4
.set IMU_I2C_sda__PA__CFG5, CYREG_UDB_PA0_CFG5
.set IMU_I2C_sda__PA__CFG6, CYREG_UDB_PA0_CFG6
.set IMU_I2C_sda__PA__CFG7, CYREG_UDB_PA0_CFG7
.set IMU_I2C_sda__PA__CFG8, CYREG_UDB_PA0_CFG8
.set IMU_I2C_sda__PA__CFG9, CYREG_UDB_PA0_CFG9
.set IMU_I2C_sda__PC, CYREG_GPIO_PRT5_PC
.set IMU_I2C_sda__PC2, CYREG_GPIO_PRT5_PC2
.set IMU_I2C_sda__PORT, 5
.set IMU_I2C_sda__PS, CYREG_GPIO_PRT5_PS
.set IMU_I2C_sda__SHIFT, 1

/* IMU_RST */
.set IMU_RST__0__DR, CYREG_GPIO_PRT2_DR
.set IMU_RST__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set IMU_RST__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set IMU_RST__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set IMU_RST__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set IMU_RST__0__HSIOM_MASK, 0xF0000000
.set IMU_RST__0__HSIOM_SHIFT, 28
.set IMU_RST__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set IMU_RST__0__INTR, CYREG_GPIO_PRT2_INTR
.set IMU_RST__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set IMU_RST__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set IMU_RST__0__MASK, 0x80
.set IMU_RST__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set IMU_RST__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set IMU_RST__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set IMU_RST__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set IMU_RST__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set IMU_RST__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set IMU_RST__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set IMU_RST__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set IMU_RST__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set IMU_RST__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set IMU_RST__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set IMU_RST__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set IMU_RST__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set IMU_RST__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set IMU_RST__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set IMU_RST__0__PC, CYREG_GPIO_PRT2_PC
.set IMU_RST__0__PC2, CYREG_GPIO_PRT2_PC2
.set IMU_RST__0__PORT, 2
.set IMU_RST__0__PS, CYREG_GPIO_PRT2_PS
.set IMU_RST__0__SHIFT, 7
.set IMU_RST__DR, CYREG_GPIO_PRT2_DR
.set IMU_RST__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set IMU_RST__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set IMU_RST__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set IMU_RST__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set IMU_RST__INTR, CYREG_GPIO_PRT2_INTR
.set IMU_RST__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set IMU_RST__INTSTAT, CYREG_GPIO_PRT2_INTR
.set IMU_RST__MASK, 0x80
.set IMU_RST__PA__CFG0, CYREG_UDB_PA2_CFG0
.set IMU_RST__PA__CFG1, CYREG_UDB_PA2_CFG1
.set IMU_RST__PA__CFG10, CYREG_UDB_PA2_CFG10
.set IMU_RST__PA__CFG11, CYREG_UDB_PA2_CFG11
.set IMU_RST__PA__CFG12, CYREG_UDB_PA2_CFG12
.set IMU_RST__PA__CFG13, CYREG_UDB_PA2_CFG13
.set IMU_RST__PA__CFG14, CYREG_UDB_PA2_CFG14
.set IMU_RST__PA__CFG2, CYREG_UDB_PA2_CFG2
.set IMU_RST__PA__CFG3, CYREG_UDB_PA2_CFG3
.set IMU_RST__PA__CFG4, CYREG_UDB_PA2_CFG4
.set IMU_RST__PA__CFG5, CYREG_UDB_PA2_CFG5
.set IMU_RST__PA__CFG6, CYREG_UDB_PA2_CFG6
.set IMU_RST__PA__CFG7, CYREG_UDB_PA2_CFG7
.set IMU_RST__PA__CFG8, CYREG_UDB_PA2_CFG8
.set IMU_RST__PA__CFG9, CYREG_UDB_PA2_CFG9
.set IMU_RST__PC, CYREG_GPIO_PRT2_PC
.set IMU_RST__PC2, CYREG_GPIO_PRT2_PC2
.set IMU_RST__PORT, 2
.set IMU_RST__PS, CYREG_GPIO_PRT2_PS
.set IMU_RST__SHIFT, 7

/* BAT_STAT */
.set BAT_STAT__0__DR, CYREG_GPIO_PRT4_DR
.set BAT_STAT__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set BAT_STAT__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set BAT_STAT__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set BAT_STAT__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set BAT_STAT__0__HSIOM_MASK, 0x0000F000
.set BAT_STAT__0__HSIOM_SHIFT, 12
.set BAT_STAT__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set BAT_STAT__0__INTR, CYREG_GPIO_PRT4_INTR
.set BAT_STAT__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set BAT_STAT__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set BAT_STAT__0__MASK, 0x08
.set BAT_STAT__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set BAT_STAT__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set BAT_STAT__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set BAT_STAT__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set BAT_STAT__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set BAT_STAT__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set BAT_STAT__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set BAT_STAT__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set BAT_STAT__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set BAT_STAT__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set BAT_STAT__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set BAT_STAT__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set BAT_STAT__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set BAT_STAT__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set BAT_STAT__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set BAT_STAT__0__PC, CYREG_GPIO_PRT4_PC
.set BAT_STAT__0__PC2, CYREG_GPIO_PRT4_PC2
.set BAT_STAT__0__PORT, 4
.set BAT_STAT__0__PS, CYREG_GPIO_PRT4_PS
.set BAT_STAT__0__SHIFT, 3
.set BAT_STAT__DR, CYREG_GPIO_PRT4_DR
.set BAT_STAT__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set BAT_STAT__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set BAT_STAT__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set BAT_STAT__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set BAT_STAT__INTR, CYREG_GPIO_PRT4_INTR
.set BAT_STAT__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set BAT_STAT__INTSTAT, CYREG_GPIO_PRT4_INTR
.set BAT_STAT__MASK, 0x08
.set BAT_STAT__PA__CFG0, CYREG_UDB_PA5_CFG0
.set BAT_STAT__PA__CFG1, CYREG_UDB_PA5_CFG1
.set BAT_STAT__PA__CFG10, CYREG_UDB_PA5_CFG10
.set BAT_STAT__PA__CFG11, CYREG_UDB_PA5_CFG11
.set BAT_STAT__PA__CFG12, CYREG_UDB_PA5_CFG12
.set BAT_STAT__PA__CFG13, CYREG_UDB_PA5_CFG13
.set BAT_STAT__PA__CFG14, CYREG_UDB_PA5_CFG14
.set BAT_STAT__PA__CFG2, CYREG_UDB_PA5_CFG2
.set BAT_STAT__PA__CFG3, CYREG_UDB_PA5_CFG3
.set BAT_STAT__PA__CFG4, CYREG_UDB_PA5_CFG4
.set BAT_STAT__PA__CFG5, CYREG_UDB_PA5_CFG5
.set BAT_STAT__PA__CFG6, CYREG_UDB_PA5_CFG6
.set BAT_STAT__PA__CFG7, CYREG_UDB_PA5_CFG7
.set BAT_STAT__PA__CFG8, CYREG_UDB_PA5_CFG8
.set BAT_STAT__PA__CFG9, CYREG_UDB_PA5_CFG9
.set BAT_STAT__PC, CYREG_GPIO_PRT4_PC
.set BAT_STAT__PC2, CYREG_GPIO_PRT4_PC2
.set BAT_STAT__PORT, 4
.set BAT_STAT__PS, CYREG_GPIO_PRT4_PS
.set BAT_STAT__SHIFT, 3

/* GPS_UART */
.set GPS_UART_rx__0__DR, CYREG_GPIO_PRT2_DR
.set GPS_UART_rx__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set GPS_UART_rx__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set GPS_UART_rx__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set GPS_UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set GPS_UART_rx__0__HSIOM_GPIO, 0
.set GPS_UART_rx__0__HSIOM_I2C, 14
.set GPS_UART_rx__0__HSIOM_I2C_SCL, 14
.set GPS_UART_rx__0__HSIOM_MASK, 0x0000000F
.set GPS_UART_rx__0__HSIOM_SHIFT, 0
.set GPS_UART_rx__0__HSIOM_SPI, 15
.set GPS_UART_rx__0__HSIOM_SPI_MOSI, 15
.set GPS_UART_rx__0__HSIOM_UART, 9
.set GPS_UART_rx__0__HSIOM_UART_RX, 9
.set GPS_UART_rx__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set GPS_UART_rx__0__INTR, CYREG_GPIO_PRT2_INTR
.set GPS_UART_rx__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set GPS_UART_rx__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set GPS_UART_rx__0__MASK, 0x01
.set GPS_UART_rx__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GPS_UART_rx__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GPS_UART_rx__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GPS_UART_rx__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GPS_UART_rx__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GPS_UART_rx__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GPS_UART_rx__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GPS_UART_rx__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GPS_UART_rx__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GPS_UART_rx__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GPS_UART_rx__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GPS_UART_rx__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GPS_UART_rx__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GPS_UART_rx__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GPS_UART_rx__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GPS_UART_rx__0__PC, CYREG_GPIO_PRT2_PC
.set GPS_UART_rx__0__PC2, CYREG_GPIO_PRT2_PC2
.set GPS_UART_rx__0__PORT, 2
.set GPS_UART_rx__0__PS, CYREG_GPIO_PRT2_PS
.set GPS_UART_rx__0__SHIFT, 0
.set GPS_UART_rx__DR, CYREG_GPIO_PRT2_DR
.set GPS_UART_rx__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set GPS_UART_rx__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set GPS_UART_rx__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set GPS_UART_rx__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set GPS_UART_rx__INTR, CYREG_GPIO_PRT2_INTR
.set GPS_UART_rx__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set GPS_UART_rx__INTSTAT, CYREG_GPIO_PRT2_INTR
.set GPS_UART_rx__MASK, 0x01
.set GPS_UART_rx__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GPS_UART_rx__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GPS_UART_rx__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GPS_UART_rx__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GPS_UART_rx__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GPS_UART_rx__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GPS_UART_rx__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GPS_UART_rx__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GPS_UART_rx__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GPS_UART_rx__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GPS_UART_rx__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GPS_UART_rx__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GPS_UART_rx__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GPS_UART_rx__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GPS_UART_rx__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GPS_UART_rx__PC, CYREG_GPIO_PRT2_PC
.set GPS_UART_rx__PC2, CYREG_GPIO_PRT2_PC2
.set GPS_UART_rx__PORT, 2
.set GPS_UART_rx__PS, CYREG_GPIO_PRT2_PS
.set GPS_UART_rx__SHIFT, 0
.set GPS_UART_SCB__CTRL, CYREG_SCB1_CTRL
.set GPS_UART_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set GPS_UART_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set GPS_UART_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set GPS_UART_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set GPS_UART_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set GPS_UART_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set GPS_UART_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set GPS_UART_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set GPS_UART_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set GPS_UART_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set GPS_UART_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set GPS_UART_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set GPS_UART_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set GPS_UART_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set GPS_UART_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set GPS_UART_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set GPS_UART_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set GPS_UART_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set GPS_UART_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set GPS_UART_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set GPS_UART_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set GPS_UART_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set GPS_UART_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set GPS_UART_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set GPS_UART_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set GPS_UART_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set GPS_UART_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set GPS_UART_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set GPS_UART_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set GPS_UART_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set GPS_UART_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set GPS_UART_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set GPS_UART_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set GPS_UART_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set GPS_UART_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set GPS_UART_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set GPS_UART_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set GPS_UART_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set GPS_UART_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set GPS_UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set GPS_UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set GPS_UART_SCB__INTR_M, CYREG_SCB1_INTR_M
.set GPS_UART_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set GPS_UART_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set GPS_UART_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set GPS_UART_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set GPS_UART_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set GPS_UART_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set GPS_UART_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set GPS_UART_SCB__INTR_S, CYREG_SCB1_INTR_S
.set GPS_UART_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set GPS_UART_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set GPS_UART_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set GPS_UART_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set GPS_UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set GPS_UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set GPS_UART_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set GPS_UART_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set GPS_UART_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set GPS_UART_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set GPS_UART_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set GPS_UART_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set GPS_UART_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set GPS_UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set GPS_UART_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set GPS_UART_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set GPS_UART_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set GPS_UART_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set GPS_UART_SCB__SS0_POSISTION, 0
.set GPS_UART_SCB__SS1_POSISTION, 1
.set GPS_UART_SCB__SS2_POSISTION, 2
.set GPS_UART_SCB__SS3_POSISTION, 3
.set GPS_UART_SCB__STATUS, CYREG_SCB1_STATUS
.set GPS_UART_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set GPS_UART_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set GPS_UART_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set GPS_UART_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set GPS_UART_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set GPS_UART_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set GPS_UART_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set GPS_UART_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set GPS_UART_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set GPS_UART_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set GPS_UART_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set GPS_UART_SCB_IRQ__INTC_MASK, 0x400
.set GPS_UART_SCB_IRQ__INTC_NUMBER, 10
.set GPS_UART_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set GPS_UART_SCB_IRQ__INTC_PRIOR_NUM, 3
.set GPS_UART_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set GPS_UART_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set GPS_UART_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set GPS_UART_tx__0__DR, CYREG_GPIO_PRT2_DR
.set GPS_UART_tx__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set GPS_UART_tx__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set GPS_UART_tx__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set GPS_UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set GPS_UART_tx__0__HSIOM_GPIO, 0
.set GPS_UART_tx__0__HSIOM_I2C, 14
.set GPS_UART_tx__0__HSIOM_I2C_SDA, 14
.set GPS_UART_tx__0__HSIOM_MASK, 0x000000F0
.set GPS_UART_tx__0__HSIOM_SHIFT, 4
.set GPS_UART_tx__0__HSIOM_SPI, 15
.set GPS_UART_tx__0__HSIOM_SPI_MISO, 15
.set GPS_UART_tx__0__HSIOM_UART, 9
.set GPS_UART_tx__0__HSIOM_UART_TX, 9
.set GPS_UART_tx__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set GPS_UART_tx__0__INTR, CYREG_GPIO_PRT2_INTR
.set GPS_UART_tx__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set GPS_UART_tx__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set GPS_UART_tx__0__MASK, 0x02
.set GPS_UART_tx__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set GPS_UART_tx__0__OUT_SEL_SHIFT, 2
.set GPS_UART_tx__0__OUT_SEL_VAL, -1
.set GPS_UART_tx__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GPS_UART_tx__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GPS_UART_tx__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GPS_UART_tx__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GPS_UART_tx__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GPS_UART_tx__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GPS_UART_tx__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GPS_UART_tx__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GPS_UART_tx__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GPS_UART_tx__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GPS_UART_tx__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GPS_UART_tx__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GPS_UART_tx__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GPS_UART_tx__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GPS_UART_tx__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GPS_UART_tx__0__PC, CYREG_GPIO_PRT2_PC
.set GPS_UART_tx__0__PC2, CYREG_GPIO_PRT2_PC2
.set GPS_UART_tx__0__PORT, 2
.set GPS_UART_tx__0__PS, CYREG_GPIO_PRT2_PS
.set GPS_UART_tx__0__SHIFT, 1
.set GPS_UART_tx__DR, CYREG_GPIO_PRT2_DR
.set GPS_UART_tx__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set GPS_UART_tx__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set GPS_UART_tx__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set GPS_UART_tx__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set GPS_UART_tx__INTR, CYREG_GPIO_PRT2_INTR
.set GPS_UART_tx__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set GPS_UART_tx__INTSTAT, CYREG_GPIO_PRT2_INTR
.set GPS_UART_tx__MASK, 0x02
.set GPS_UART_tx__PA__CFG0, CYREG_UDB_PA2_CFG0
.set GPS_UART_tx__PA__CFG1, CYREG_UDB_PA2_CFG1
.set GPS_UART_tx__PA__CFG10, CYREG_UDB_PA2_CFG10
.set GPS_UART_tx__PA__CFG11, CYREG_UDB_PA2_CFG11
.set GPS_UART_tx__PA__CFG12, CYREG_UDB_PA2_CFG12
.set GPS_UART_tx__PA__CFG13, CYREG_UDB_PA2_CFG13
.set GPS_UART_tx__PA__CFG14, CYREG_UDB_PA2_CFG14
.set GPS_UART_tx__PA__CFG2, CYREG_UDB_PA2_CFG2
.set GPS_UART_tx__PA__CFG3, CYREG_UDB_PA2_CFG3
.set GPS_UART_tx__PA__CFG4, CYREG_UDB_PA2_CFG4
.set GPS_UART_tx__PA__CFG5, CYREG_UDB_PA2_CFG5
.set GPS_UART_tx__PA__CFG6, CYREG_UDB_PA2_CFG6
.set GPS_UART_tx__PA__CFG7, CYREG_UDB_PA2_CFG7
.set GPS_UART_tx__PA__CFG8, CYREG_UDB_PA2_CFG8
.set GPS_UART_tx__PA__CFG9, CYREG_UDB_PA2_CFG9
.set GPS_UART_tx__PC, CYREG_GPIO_PRT2_PC
.set GPS_UART_tx__PC2, CYREG_GPIO_PRT2_PC2
.set GPS_UART_tx__PORT, 2
.set GPS_UART_tx__PS, CYREG_GPIO_PRT2_PS
.set GPS_UART_tx__SHIFT, 1

/* UART_CLOCK */
.set UART_CLOCK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set UART_CLOCK__DIV_ID, 0x00000041
.set UART_CLOCK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set UART_CLOCK__PA_DIV_ID, 0x000000FF

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x101111A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
