<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.601</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>160020</Best-caseLatency>
            <Average-caseLatency>160020</Average-caseLatency>
            <Worst-caseLatency>160020</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.533 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.533 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.533 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>160018</DataflowPipelineThroughput>
            <Interval-min>160018</Interval-min>
            <Interval-max>160018</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/mvt.cpp:124</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>5</BRAM_18K>
            <DSP>12</DSP>
            <FF>2504</FF>
            <LUT>2093</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>v39_address0</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_ce0</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_d0</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_q0</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_we0</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_address1</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_ce1</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_d1</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_q1</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v39_we1</name>
            <Object>v39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v40_address0</name>
            <Object>v40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v40_ce0</name>
            <Object>v40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v40_d0</name>
            <Object>v40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v40_q0</name>
            <Object>v40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v40_we0</name>
            <Object>v40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v40_address1</name>
            <Object>v40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v40_ce1</name>
            <Object>v40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v40_d1</name>
            <Object>v40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v40_q1</name>
            <Object>v40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v40_we1</name>
            <Object>v40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v41_address0</name>
            <Object>v41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v41_ce0</name>
            <Object>v41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v41_d0</name>
            <Object>v41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v41_q0</name>
            <Object>v41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v41_we0</name>
            <Object>v41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v41_address1</name>
            <Object>v41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v41_ce1</name>
            <Object>v41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v41_d1</name>
            <Object>v41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v41_q1</name>
            <Object>v41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v41_we1</name>
            <Object>v41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v42_address0</name>
            <Object>v42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v42_ce0</name>
            <Object>v42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v42_d0</name>
            <Object>v42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v42_q0</name>
            <Object>v42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v42_we0</name>
            <Object>v42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v42_address1</name>
            <Object>v42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v42_ce1</name>
            <Object>v42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v42_d1</name>
            <Object>v42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v42_q1</name>
            <Object>v42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v42_we1</name>
            <Object>v42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v43_address0</name>
            <Object>v43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v43_ce0</name>
            <Object>v43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v43_d0</name>
            <Object>v43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v43_q0</name>
            <Object>v43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v43_we0</name>
            <Object>v43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v43_address1</name>
            <Object>v43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v43_ce1</name>
            <Object>v43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v43_d1</name>
            <Object>v43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v43_q1</name>
            <Object>v43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v43_we1</name>
            <Object>v43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v44_address0</name>
            <Object>v44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v44_ce0</name>
            <Object>v44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v44_d0</name>
            <Object>v44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v44_q0</name>
            <Object>v44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v44_we0</name>
            <Object>v44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v44_address1</name>
            <Object>v44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v44_ce1</name>
            <Object>v44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v44_d1</name>
            <Object>v44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v44_q1</name>
            <Object>v44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v44_we1</name>
            <Object>v44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>node4_U0</InstName>
                    <ModuleName>node4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>72</ID>
                    <BindInstances>v30_U add_ln94_1_fu_170_p2 add_ln94_fu_222_p2 mac_muladd_9ns_9ns_9ns_18_4_1_U3 mac_muladd_9ns_9ns_9ns_18_4_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_7_full_dsp_1_U1 add_ln95_fu_203_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node3_U0</InstName>
                    <ModuleName>node3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>81</ID>
                    <BindInstances>add_ln76_1_fu_102_p2 add_ln76_fu_114_p2 mac_muladd_9ns_9ns_9ns_18_4_1_U11 mac_muladd_9ns_9ns_9ns_18_4_1_U11 add_ln77_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node2_U0</InstName>
                    <ModuleName>node2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>88</ID>
                    <BindInstances>v12_U add_ln50_1_fu_163_p2 add_ln50_fu_175_p2 fmul_32ns_32ns_32_4_max_dsp_1_U15 fadd_32ns_32ns_32_7_full_dsp_1_U14 add_ln51_fu_226_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node1_U0</InstName>
                    <ModuleName>node1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>96</ID>
                    <BindInstances>add_ln34_fu_76_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node0_U0</InstName>
                    <ModuleName>node0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>103</ID>
                    <BindInstances>add_ln21_fu_76_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v47_U v46_U v45_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>node4</Name>
            <Loops>
                <loop6_loop7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160017</Best-caseLatency>
                    <Average-caseLatency>160017</Average-caseLatency>
                    <Worst-caseLatency>160017</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.533 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.533 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.533 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>160017</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop6_loop7>
                        <Name>loop6_loop7</Name>
                        <Slack>2.43</Slack>
                        <TripCount>160000</TripCount>
                        <Latency>160015</Latency>
                        <AbsoluteTimeLatency>0.533 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop6_loop7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/mvt.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop6_loop7>
                            <Name>loop6_loop7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/mvt.cpp:94</SourceLocation>
                        </loop6_loop7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1112</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>750</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v30_U" SOURCE="src/mvt.cpp:93" STORAGESIZE="32 400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_170_p2" SOURCE="src/mvt.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_222_p2" SOURCE="src/mvt.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_9ns_18_4_1_U3" SOURCE="src/mvt.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_9ns_18_4_1_U3" SOURCE="src/mvt.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop6_loop7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="src/mvt.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="v36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop6_loop7" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1" SOURCE="src/mvt.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="v37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop6_loop7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_203_p2" SOURCE="src/mvt.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node3</Name>
            <Loops>
                <loop4_loop5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.507</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160006</Best-caseLatency>
                    <Average-caseLatency>160006</Average-caseLatency>
                    <Worst-caseLatency>160006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.533 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.533 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.533 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>160006</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop4_loop5>
                        <Name>loop4_loop5</Name>
                        <Slack>2.43</Slack>
                        <TripCount>160000</TripCount>
                        <Latency>160004</Latency>
                        <AbsoluteTimeLatency>0.533 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop4_loop5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/mvt.cpp:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop4_loop5>
                            <Name>loop4_loop5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/mvt.cpp:76</SourceLocation>
                        </loop4_loop5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>99</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>203</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_102_p2" SOURCE="src/mvt.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_114_p2" SOURCE="src/mvt.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_9ns_18_4_1_U11" SOURCE="src/mvt.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_9ns_18_4_1_U11" SOURCE="src/mvt.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_146_p2" SOURCE="src/mvt.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node2</Name>
            <Loops>
                <loop2_loop3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.601</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160014</Best-caseLatency>
                    <Average-caseLatency>160014</Average-caseLatency>
                    <Worst-caseLatency>160014</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.533 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.533 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.533 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>160014</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop2_loop3>
                        <Name>loop2_loop3</Name>
                        <Slack>2.43</Slack>
                        <TripCount>160000</TripCount>
                        <Latency>160012</Latency>
                        <AbsoluteTimeLatency>0.533 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop2_loop3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/mvt.cpp:51</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop2_loop3>
                            <Name>loop2_loop3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/mvt.cpp:50</SourceLocation>
                        </loop2_loop3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>963</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>695</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v12_U" SOURCE="src/mvt.cpp:49" STORAGESIZE="32 400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_163_p2" SOURCE="src/mvt.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_175_p2" SOURCE="src/mvt.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop2_loop3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U15" SOURCE="src/mvt.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="v18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop2_loop3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U14" SOURCE="src/mvt.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="v19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_226_p2" SOURCE="src/mvt.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node1</Name>
            <Loops>
                <loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.389</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>402</Best-caseLatency>
                    <Average-caseLatency>402</Average-caseLatency>
                    <Worst-caseLatency>402</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.339 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.339 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.339 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>402</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop1>
                        <Name>loop1</Name>
                        <Slack>2.43</Slack>
                        <TripCount>400</TripCount>
                        <Latency>400</Latency>
                        <AbsoluteTimeLatency>1.332 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/mvt.cpp:34</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop1>
                            <Name>loop1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/mvt.cpp:34</SourceLocation>
                        </loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_76_p2" SOURCE="src/mvt.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node0</Name>
            <Loops>
                <loop0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.389</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>402</Best-caseLatency>
                    <Average-caseLatency>402</Average-caseLatency>
                    <Worst-caseLatency>402</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.339 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.339 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.339 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>402</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0>
                        <Name>loop0</Name>
                        <Slack>2.43</Slack>
                        <TripCount>400</TripCount>
                        <Latency>400</Latency>
                        <AbsoluteTimeLatency>1.332 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/mvt.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0>
                            <Name>loop0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/mvt.cpp:21</SourceLocation>
                        </loop0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_76_p2" SOURCE="src/mvt.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.601</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160020</Best-caseLatency>
                    <Average-caseLatency>160020</Average-caseLatency>
                    <Worst-caseLatency>160020</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.533 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.533 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.533 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>160018</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>160018</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/mvt.cpp:124</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2504</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2093</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v47_U" SOURCE="src/mvt.cpp:129" STORAGESIZE="32 400 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v46_U" SOURCE="src/mvt.cpp:127" STORAGESIZE="32 160000 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v45_U" SOURCE="src/mvt.cpp:125" STORAGESIZE="32 400 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v45"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v47_U</Name>
            <ParentInst/>
            <StaticDepth>400</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v46_U</Name>
            <ParentInst/>
            <StaticDepth>160000</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v45_U</Name>
            <ParentInst/>
            <StaticDepth>400</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v39" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v39_address0" name="v39_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v39_ce0" name="v39_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v39_d0" name="v39_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v39_q0" name="v39_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v39_we0" name="v39_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v39_address1" name="v39_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v39_ce1" name="v39_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v39_d1" name="v39_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v39_q1" name="v39_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v39_we1" name="v39_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v40" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v40_address0" name="v40_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v40_ce0" name="v40_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v40_d0" name="v40_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v40_q0" name="v40_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v40_we0" name="v40_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v40_address1" name="v40_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v40_ce1" name="v40_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v40_d1" name="v40_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v40_q1" name="v40_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v40_we1" name="v40_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v41" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v41_address0" name="v41_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v41_ce0" name="v41_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v41_d0" name="v41_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v41_q0" name="v41_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v41_we0" name="v41_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v41_address1" name="v41_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v41_ce1" name="v41_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v41_d1" name="v41_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v41_q1" name="v41_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v41_we1" name="v41_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v42" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v42_address0" name="v42_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v42_ce0" name="v42_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v42_d0" name="v42_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v42_q0" name="v42_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v42_we0" name="v42_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v42_address1" name="v42_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v42_ce1" name="v42_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v42_d1" name="v42_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v42_q1" name="v42_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v42_we1" name="v42_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v43" index="4" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v43_address0" name="v43_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v43_ce0" name="v43_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v43_d0" name="v43_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v43_q0" name="v43_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v43_we0" name="v43_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v43_address1" name="v43_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v43_ce1" name="v43_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v43_d1" name="v43_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v43_q1" name="v43_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v43_we1" name="v43_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v44" index="5" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v44_address0" name="v44_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v44_ce0" name="v44_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v44_d0" name="v44_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v44_q0" name="v44_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v44_we0" name="v44_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v44_address1" name="v44_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v44_ce1" name="v44_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v44_d1" name="v44_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v44_q1" name="v44_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v44_we1" name="v44_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="v39_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="v39_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v39_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v39_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v39_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v39_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v39_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="v39_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v39_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v39_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v39_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v39_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v39_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v39"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v40_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="v40_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v40_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v40"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v40_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v40_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v40_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v40"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v40_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v40_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v40_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v40"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v40_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="v40_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v40_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v40"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v40_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v40_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v40_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v40"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v40_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v40_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v40_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v40"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v41_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v41_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v41_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v41"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v41_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v41_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v41_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v41"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v41_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v41_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v41_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v41"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v41_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v41_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v41_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v41"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v41_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v41_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v41_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v41"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v41_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v41_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v41_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v41"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v42_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v42_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v42_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v42"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v42_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v42_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v42_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v42"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v42_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v42_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v42_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v42"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v42_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v42_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v42_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v42"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v42_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v42_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v42_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v42"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v42_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v42_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v42_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v42"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v43_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v43_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v43_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v43"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v43_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v43_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v43_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v43"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v43_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v43_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v43_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v43"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v43_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v43_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v43_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v43"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v43_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v43_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v43_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v43"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v43_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v43_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v43_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v43"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v44_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v44_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v44_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v44"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v44_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v44_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v44_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v44"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v44_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v44_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v44_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v44"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v44_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="v44_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v44_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v44"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v44_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v44_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v44_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v44"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v44_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v44_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v44_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v44"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v39_address0">out, 18</column>
                    <column name="v39_address1">out, 18</column>
                    <column name="v39_d0">out, 32</column>
                    <column name="v39_d1">out, 32</column>
                    <column name="v39_q0">in, 32</column>
                    <column name="v39_q1">in, 32</column>
                    <column name="v40_address0">out, 18</column>
                    <column name="v40_address1">out, 18</column>
                    <column name="v40_d0">out, 32</column>
                    <column name="v40_d1">out, 32</column>
                    <column name="v40_q0">in, 32</column>
                    <column name="v40_q1">in, 32</column>
                    <column name="v41_address0">out, 9</column>
                    <column name="v41_address1">out, 9</column>
                    <column name="v41_d0">out, 32</column>
                    <column name="v41_d1">out, 32</column>
                    <column name="v41_q0">in, 32</column>
                    <column name="v41_q1">in, 32</column>
                    <column name="v42_address0">out, 9</column>
                    <column name="v42_address1">out, 9</column>
                    <column name="v42_d0">out, 32</column>
                    <column name="v42_d1">out, 32</column>
                    <column name="v42_q0">in, 32</column>
                    <column name="v42_q1">in, 32</column>
                    <column name="v43_address0">out, 9</column>
                    <column name="v43_address1">out, 9</column>
                    <column name="v43_d0">out, 32</column>
                    <column name="v43_d1">out, 32</column>
                    <column name="v43_q0">in, 32</column>
                    <column name="v43_q1">in, 32</column>
                    <column name="v44_address0">out, 9</column>
                    <column name="v44_address1">out, 9</column>
                    <column name="v44_d0">out, 32</column>
                    <column name="v44_d1">out, 32</column>
                    <column name="v44_q0">in, 32</column>
                    <column name="v44_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v39">in, float*</column>
                    <column name="v40">in, float*</column>
                    <column name="v41">in, float*</column>
                    <column name="v42">in, float*</column>
                    <column name="v43">out, float*</column>
                    <column name="v44">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v39">v39_address0, port, offset</column>
                    <column name="v39">v39_ce0, port, </column>
                    <column name="v39">v39_d0, port, </column>
                    <column name="v39">v39_q0, port, </column>
                    <column name="v39">v39_we0, port, </column>
                    <column name="v39">v39_address1, port, offset</column>
                    <column name="v39">v39_ce1, port, </column>
                    <column name="v39">v39_d1, port, </column>
                    <column name="v39">v39_q1, port, </column>
                    <column name="v39">v39_we1, port, </column>
                    <column name="v40">v40_address0, port, offset</column>
                    <column name="v40">v40_ce0, port, </column>
                    <column name="v40">v40_d0, port, </column>
                    <column name="v40">v40_q0, port, </column>
                    <column name="v40">v40_we0, port, </column>
                    <column name="v40">v40_address1, port, offset</column>
                    <column name="v40">v40_ce1, port, </column>
                    <column name="v40">v40_d1, port, </column>
                    <column name="v40">v40_q1, port, </column>
                    <column name="v40">v40_we1, port, </column>
                    <column name="v41">v41_address0, port, offset</column>
                    <column name="v41">v41_ce0, port, </column>
                    <column name="v41">v41_d0, port, </column>
                    <column name="v41">v41_q0, port, </column>
                    <column name="v41">v41_we0, port, </column>
                    <column name="v41">v41_address1, port, offset</column>
                    <column name="v41">v41_ce1, port, </column>
                    <column name="v41">v41_d1, port, </column>
                    <column name="v41">v41_q1, port, </column>
                    <column name="v41">v41_we1, port, </column>
                    <column name="v42">v42_address0, port, offset</column>
                    <column name="v42">v42_ce0, port, </column>
                    <column name="v42">v42_d0, port, </column>
                    <column name="v42">v42_q0, port, </column>
                    <column name="v42">v42_we0, port, </column>
                    <column name="v42">v42_address1, port, offset</column>
                    <column name="v42">v42_ce1, port, </column>
                    <column name="v42">v42_d1, port, </column>
                    <column name="v42">v42_q1, port, </column>
                    <column name="v42">v42_we1, port, </column>
                    <column name="v43">v43_address0, port, offset</column>
                    <column name="v43">v43_ce0, port, </column>
                    <column name="v43">v43_d0, port, </column>
                    <column name="v43">v43_q0, port, </column>
                    <column name="v43">v43_we0, port, </column>
                    <column name="v43">v43_address1, port, offset</column>
                    <column name="v43">v43_ce1, port, </column>
                    <column name="v43">v43_d1, port, </column>
                    <column name="v43">v43_q1, port, </column>
                    <column name="v43">v43_we1, port, </column>
                    <column name="v44">v44_address0, port, offset</column>
                    <column name="v44">v44_ce0, port, </column>
                    <column name="v44">v44_d0, port, </column>
                    <column name="v44">v44_q0, port, </column>
                    <column name="v44">v44_we0, port, </column>
                    <column name="v44">v44_address1, port, offset</column>
                    <column name="v44">v44_ce1, port, </column>
                    <column name="v44">v44_d1, port, </column>
                    <column name="v44">v44_q1, port, </column>
                    <column name="v44">v44_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="src/mvt.cpp:22" status="valid" parentFunction="node0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/mvt.cpp:23" status="valid" parentFunction="node0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/mvt.cpp:35" status="valid" parentFunction="node1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/mvt.cpp:36" status="valid" parentFunction="node1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/mvt.cpp:52" status="valid" parentFunction="node2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/mvt.cpp:53" status="valid" parentFunction="node2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/mvt.cpp:78" status="valid" parentFunction="node3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/mvt.cpp:79" status="valid" parentFunction="node3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/mvt.cpp:96" status="valid" parentFunction="node4" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/mvt.cpp:97" status="valid" parentFunction="node4" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="src/mvt.cpp:124" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/mvt.cpp:126" status="valid" parentFunction="forward" variable="v45" isDirective="0" options="variable=v45 depth=400"/>
        <Pragma type="stream" location="src/mvt.cpp:128" status="valid" parentFunction="forward" variable="v46" isDirective="0" options="variable=v46 depth=160000"/>
        <Pragma type="stream" location="src/mvt.cpp:130" status="valid" parentFunction="forward" variable="v47" isDirective="0" options="variable=v47 depth=400"/>
    </PragmaReport>
</profile>

