

================================================================
== Vivado HLS Report for 'forward_pool_1'
================================================================
* Date:           Fri May 24 00:15:56 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.080|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     5|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    412|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    122|
|Register         |        -|      -|     260|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     260|    534|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |avg_V_fu_444_p2                             |     +    |      0|  0|  23|          16|          16|
    |ch_fu_299_p2                                |     +    |      0|  0|  15|           5|           1|
    |h_fu_432_p2                                 |     +    |      0|  0|  39|           1|          32|
    |next_mul2_fu_281_p2                         |     +    |      0|  0|  13|          11|           7|
    |next_mul_fu_287_p2                          |     +    |      0|  0|  15|           9|           5|
    |o_x_fu_235_p2                               |     +    |      0|  0|  12|           3|           1|
    |o_y_fu_197_p2                               |     +    |      0|  0|  12|           3|           1|
    |tmp1_fu_314_p2                              |     +    |      0|  0|  39|          32|          32|
    |tmp2_fu_271_p2                              |     +    |      0|  0|  15|           5|           5|
    |tmp3_fu_319_p2                              |     +    |      0|  0|   9|           9|           9|
    |tmp_21_fu_215_p2                            |     +    |      0|  0|  13|           4|           2|
    |tmp_22_fu_261_p2                            |     +    |      0|  0|  13|           4|           2|
    |tmp_29_fu_324_p2                            |     +    |      0|  0|   9|           9|           9|
    |tmp_37_fu_422_p2                            |     +    |      0|  0|   9|          32|          32|
    |tmp_fu_416_p2                               |     +    |      0|  0|   9|          32|          32|
    |v_1_fu_438_p2                               |     +    |      0|  0|  39|          32|           1|
    |p_neg_fu_346_p2                             |     -    |      0|  0|  24|           1|          17|
    |tmp_33_fu_380_p2                            |     -    |      0|  0|  23|           1|          16|
    |exitcond1_fu_229_p2                         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_191_p2                         |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_293_p2                          |   icmp   |      0|  0|  11|           5|           6|
    |tmp_23_fu_309_p2                            |   icmp   |      0|  0|  18|          32|          32|
    |tmp_36_fu_399_p2                            |   icmp   |      0|  0|  18|          32|          32|
    |pool_layer_2_2_1_10_10_16_output_data_V_d0  |  select  |      0|  0|  16|           1|          16|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0| 412|         285|         312|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  41|          8|    1|          8|
    |p_Val2_s_reg_166      |   9|          2|   16|         32|
    |p_x_assign_3_reg_156  |   9|          2|   32|         64|
    |p_x_assign_reg_88     |   9|          2|    3|          6|
    |p_y_assign_3_reg_99   |   9|          2|    3|          6|
    |p_y_assign_4_reg_178  |   9|          2|   32|         64|
    |p_z_assign_reg_110    |   9|          2|    5|         10|
    |phi_mul1_reg_133      |   9|          2|   11|         22|
    |phi_mul_reg_121       |   9|          2|    9|         18|
    |t_V_reg_144           |   9|          2|   16|         32|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 122|         26|  128|        262|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   7|   0|    7|          0|
    |ch_reg_509                 |   5|   0|    5|          0|
    |h_3_cast_reg_481           |   3|   0|   32|         29|
    |h_reg_535                  |  32|   0|   32|          0|
    |next_mul2_reg_496          |  11|   0|   11|          0|
    |next_mul_reg_501           |   9|   0|    9|          0|
    |o_x_reg_476                |   3|   0|    3|          0|
    |o_y_reg_458                |   3|   0|    3|          0|
    |p_Val2_s_reg_166           |  16|   0|   16|          0|
    |p_x_assign_3_reg_156       |  32|   0|   32|          0|
    |p_x_assign_5_cast_reg_463  |   3|   0|   32|         29|
    |p_x_assign_cast7_reg_450   |   3|   0|    9|          6|
    |p_x_assign_reg_88          |   3|   0|    3|          0|
    |p_y_assign_3_reg_99        |   3|   0|    3|          0|
    |p_y_assign_4_reg_178       |  32|   0|   32|          0|
    |p_z_assign_reg_110         |   5|   0|    5|          0|
    |phi_mul1_reg_133           |  11|   0|   11|          0|
    |phi_mul_reg_121            |   9|   0|    9|          0|
    |t_V_reg_144                |  16|   0|   16|          0|
    |tmp1_reg_522               |  32|   0|   32|          0|
    |tmp2_cast_reg_491          |   5|   0|    9|          4|
    |tmp_23_cast_reg_468        |   3|   0|   32|         29|
    |tmp_24_cast_reg_486        |   3|   0|   32|         29|
    |tmp_cast8_reg_514          |  11|   0|   32|         21|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 260|   0|  407|        147|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                            |  in |    1| ap_ctrl_hs |              forward_pool.1             | return value |
|ap_rst                                            |  in |    1| ap_ctrl_hs |              forward_pool.1             | return value |
|ap_start                                          |  in |    1| ap_ctrl_hs |              forward_pool.1             | return value |
|ap_done                                           | out |    1| ap_ctrl_hs |              forward_pool.1             | return value |
|ap_idle                                           | out |    1| ap_ctrl_hs |              forward_pool.1             | return value |
|ap_ready                                          | out |    1| ap_ctrl_hs |              forward_pool.1             | return value |
|pool_layer_2_2_1_10_10_16_input_data_V_address0   | out |   11|  ap_memory |  pool_layer_2_2_1_10_10_16_input_data_V |     array    |
|pool_layer_2_2_1_10_10_16_input_data_V_ce0        | out |    1|  ap_memory |  pool_layer_2_2_1_10_10_16_input_data_V |     array    |
|pool_layer_2_2_1_10_10_16_input_data_V_q0         |  in |   16|  ap_memory |  pool_layer_2_2_1_10_10_16_input_data_V |     array    |
|pool_layer_2_2_1_10_10_16_output_data_V_address0  | out |    9|  ap_memory | pool_layer_2_2_1_10_10_16_output_data_V |     array    |
|pool_layer_2_2_1_10_10_16_output_data_V_ce0       | out |    1|  ap_memory | pool_layer_2_2_1_10_10_16_output_data_V |     array    |
|pool_layer_2_2_1_10_10_16_output_data_V_we0       | out |    1|  ap_memory | pool_layer_2_2_1_10_10_16_output_data_V |     array    |
|pool_layer_2_2_1_10_10_16_output_data_V_d0        | out |   16|  ap_memory | pool_layer_2_2_1_10_10_16_output_data_V |     array    |
+--------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

