`timescale 1 ns/ 1 ns
module DP_TB();

	reg RefClk=0,rst=1,init=0,InFreq=0;
        reg [2:0]n=3'b011;
        wire OutFreq
	
	FreqMultDP dp(RefClk,rst,InFreq,init,n,OutFreq);
	

	initial begin
		rst = 1'b1;
		clk = 1'b0;
		init = 1'b0;
	end
	
	initial #30 rst = 1'b0;
	
	always #3.33 clk = ~clk;
        
        always #10000 InFreq = ~InFreq;

	
endmodule 
