Verilog implementation of Pipelined Synchronous Pulse Counter

https://github.com/freecores/pcounter
