

================================================================
== Vitis HLS Report for 'spmv'
================================================================
* Date:           Fri Oct 21 20:27:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        spmv_base
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_spmv_Pipeline_L2_fu_158  |spmv_Pipeline_L2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |        ?|        ?|         ?|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    314|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|    1665|   2733|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     60|    -|
|Register         |        -|    -|     338|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    2003|   3107|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+------+------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------+------------------+---------+----+------+------+-----+
    |control_s_axi_U              |control_s_axi     |        0|   0|   436|   407|    0|
    |grp_spmv_Pipeline_L2_fu_158  |spmv_Pipeline_L2  |        0|   5|  1229|  2326|    0|
    +-----------------------------+------------------+---------+----+------+------+-----+
    |Total                        |                  |        0|   5|  1665|  2733|    0|
    +-----------------------------+------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |empty_16_fu_224_p2          |         +|   0|  0|  13|           5|           3|
    |indvars_iv_next6_fu_193_p2  |         +|   0|  0|  11|           3|           1|
    |empty_17_fu_269_p2          |      icmp|   0|  0|   8|           3|           1|
    |empty_19_fu_282_p2          |      icmp|   0|  0|   8|           3|           1|
    |empty_21_fu_295_p2          |      icmp|   0|  0|   8|           3|           2|
    |empty_23_fu_308_p2          |      icmp|   0|  0|   8|           3|           2|
    |empty_25_fu_321_p2          |      icmp|   0|  0|   9|           3|           4|
    |empty_27_fu_334_p2          |      icmp|   0|  0|   8|           3|           3|
    |empty_29_fu_347_p2          |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln16_fu_187_p2         |      icmp|   0|  0|   9|           3|           4|
    |empty_18_fu_274_p3          |    select|   0|  0|  32|           1|          32|
    |empty_20_fu_287_p3          |    select|   0|  0|  32|           1|          32|
    |empty_22_fu_300_p3          |    select|   0|  0|  32|           1|          32|
    |empty_24_fu_313_p3          |    select|   0|  0|  32|           1|          32|
    |empty_26_fu_326_p3          |    select|   0|  0|  32|           1|          32|
    |empty_28_fu_339_p3          |    select|   0|  0|  32|           1|          32|
    |y0_lcssa_fu_352_p3          |    select|   0|  0|  32|           1|          32|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 314|          39|         248|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  37|          7|    1|          7|
    |i_fu_88          |   9|          2|    3|          6|
    |rowPtr_address0  |  14|          3|    3|          9|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  60|         12|    7|         22|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   6|   0|    6|          0|
    |grp_spmv_Pipeline_L2_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_88                                   |   3|   0|    3|          0|
    |k_reg_438                                 |  32|   0|   32|          0|
    |rowPtr_load_reg_448                       |  32|   0|   32|          0|
    |targetBlock_reg_453                       |   3|   0|    3|          0|
    |trunc_ln18_reg_428                        |   2|   0|    2|          0|
    |y0_0_loc_fu_120                           |  32|   0|   32|          0|
    |y0_1_1_loc_fu_96                          |  32|   0|   32|          0|
    |y0_1_2_loc_fu_100                         |  32|   0|   32|          0|
    |y0_1_3_loc_fu_104                         |  32|   0|   32|          0|
    |y0_1_4_loc_fu_108                         |  32|   0|   32|          0|
    |y0_1_5_loc_fu_112                         |  32|   0|   32|          0|
    |y0_1_6_loc_fu_116                         |  32|   0|   32|          0|
    |y0_1_loc_fu_92                            |  32|   0|   32|          0|
    |zext_ln16_reg_423                         |   3|   0|   64|         61|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 338|   0|  399|         61|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          spmv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          spmv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          spmv|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

