
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2004 Xilinx, Inc.
// All Rights Reserved
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: v1.30
//  \   \         Application : KCPSM3
//  /   /         Filename: prog_mem.v
// /___/   /\
// \   \  /  \
//  \___\/\___\
//
//Command: kcpsm3 prog_mem.psm
//Device: Spartan-3, Spartan-3E, Virtex-II, and Virtex-II Pro FPGAs
//Design Name: prog_mem
//Generated .
//Purpose:
//	prog_mem verilog program definition.
//
//Reference:
//	PicoBlaze 8-bit Embedded Microcontroller User Guide
////////////////////////////////////////////////////////////////////////////////

`timescale 100 ps / 10 ps

module prog_mem (input [9:0] address,output [17:0] instruction, input clk,
               input [17:0] mem_port_data,input mem_port_wr,
               input [9:0]  mem_port_addr, input mem_wr_clk);

RAMB16_S18_S18 ram_1024_x18_x18(
                                .DIA     (16'h0000),
                                .DIPA    (2'b00),
                                .ENA	(1'b1),
                                .WEA	(1'b0),
                                .SSRA	(1'b0),
                                .CLKA	(clk),
                                .ADDRA	(address),
                                .DOA	(instruction[15:0]),
                                .DOPA	(instruction[17:16]),

                                .DIB     (mem_port_data[15:0]),
                                .DIPB    (mem_port_data[17:16]),
                                .ENB     (mem_port_wr),
                                .WEB     (mem_port_wr),
                                .SSRB    (1'b0),
                                .CLKB    (mem_wr_clk),
                                .ADDRB   (mem_port_addr),
                                .DOB     (),
                                .DOPB    ()
                                );


// Attributes for Simulation
defparam ram_1024_x18_x18.INIT_00  = 256'h01BD006F019C013D18401730151001A002000404030E00000D00004C007C010D;
defparam ram_1024_x18_x18.INIT_01  = 256'h1840173005008401013D184017300500502701981840173002005422420A8201;
defparam ram_1024_x18_x18.INIT_02  = 256'h4105A10F8101017A503700C10104010401044008013D1840173005004008013D;
defparam ram_1024_x18_x18.INIT_03  = 256'h0062008908001730460A000CC008020100014004010154043110A10F81015433;
defparam ram_1024_x18_x18.INIT_04  = 256'h081A17100605010A4039E2FE4039504A430A504A431493200089080017300600;
defparam ram_1024_x18_x18.INIT_05  = 256'h411A8101008918100714060500891810070A060581010105544D411581010089;
defparam ram_1024_x18_x18.INIT_06  = 256'h0A00A00054654C0754654B4254654A40AC00AB008A010C000B000A00A0005456;
defparam ram_1024_x18_x18.INIT_07  = 256'h1730060003000400A00054724C0354724B4254724A40AC00AB008A010C000B00;
defparam ram_1024_x18_x18.INIT_08  = 256'h0E060F000E060F000E060F001E80A000547D441E8401547E4328830100891840;
defparam ram_1024_x18_x18.INIT_09  = 256'h0E060F001E80A000C604CF02CE01AF009E700F000E060F000E060F000E060F00;
defparam ram_1024_x18_x18.INIT_0A  = 256'hCE01009DA000AF009E700F000E060F000E060F000E060F000E060F000E060F00;
defparam ram_1024_x18_x18.INIT_0B  = 256'h0089870100898701008988011840173000891840870117301650A000460CCF02;
defparam ram_1024_x18_x18.INIT_0C  = 256'h0700A0003770070140C5870150CC471354CF366000AE070BA00000C40806A000;
defparam ram_1024_x18_x18.INIT_0D  = 256'hA00037700700A0003770070140D3870150DA471350DD366000AE070BA0003770;
defparam ram_1024_x18_x18.INIT_0E  = 256'h50F2471300890600070B006200620062006240E1870150E747130089060E070B;
defparam ram_1024_x18_x18.INIT_0F  = 256'h5102C801480640F5870150FD47130089880100AEC801070B1980006240EC8701;
defparam ram_1024_x18_x18.INIT_10  = 256'h0002E0000005A0004105C801510C480600E0510800D20819A000189040F40062;
defparam ram_1024_x18_x18.INIT_11  = 256'h0002E00800B2E007003AE006009AE0050017E0040004E0030092E0020007E001;
defparam ram_1024_x18_x18.INIT_12  = 256'hA000E0100036E00F0001E00E005AE00D0033E00C0002E00B001EE00A0099E009;
defparam ram_1024_x18_x18.INIT_13  = 256'h870116500130A0007BA09A008A0141328E018A019AF07FA051395ED00A010E00;
defparam ram_1024_x18_x18.INIT_14  = 256'h8701165000895D4E0B0616508801C70200895D480B068701165000895D430B06;
defparam ram_1024_x18_x18.INIT_15  = 256'h8701165000895D5E0B0616508801C70200895D580B068701165000895D530B06;
defparam ram_1024_x18_x18.INIT_16  = 256'h7FA051745ED00A010E00A000C802C70200895D680B068701165000895D630B06;
defparam ram_1024_x18_x18.INIT_17  = 256'hA0000D00B4005DE08D016E00A0000000B40050E080017EA0416D8E018A019AF0;
defparam ram_1024_x18_x18.INIT_18  = 256'h51922B0100AE870155953660518C2B0200AE87015595366051862B0400AE8803;
defparam ram_1024_x18_x18.INIT_19  = 256'hA000559C2EFF4E0BA0000180CB080130A0004E010E01A0004E020E0155953660;
defparam ram_1024_x18_x18.INIT_1A  = 256'h1840173083015DB32E014E0B109051AA01C118401730016B190051AA2E044E0B;
defparam ram_1024_x18_x18.INIT_1B  = 256'h55BD2E084E0AA000830151BC01C118401730C3015DBC2E024E0BC30151B301C1;
defparam ram_1024_x18_x18.INIT_1C  = 256'hC702B400366000AE5DCF0B068701B400366000AE5DC90B06870116500130A000;
defparam ram_1024_x18_x18.INIT_1D  = 256'h00AE5DE20B068701B400366000AE5DDC0B068701B400366000AE5DD60B068801;
defparam ram_1024_x18_x18.INIT_1E  = 256'h8701B400366000AE5DEF0B068701B400366000AE5DE90B068801C702B4003660;
defparam ram_1024_x18_x18.INIT_1F  = 256'h000000000000000000000000000000008001A0005770B400366000AE5DF50B06;
defparam ram_1024_x18_x18.INIT_20  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_21  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_22  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_23  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_24  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_25  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_26  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_27  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_28  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_29  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_2A  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_2B  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_2C  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_2D  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_2E  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_2F  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_30  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_31  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_32  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_33  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_34  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_35  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_36  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_37  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_38  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_39  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_3A  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_3B  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_3C  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_3D  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_3E  = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INIT_3F  = 256'h41F7000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INITP_00 = 256'h00B775502DDD540B5C0C04D700CF75C0F028334747FFFC0F01C0F035FF03003F;
defparam ram_1024_x18_x18.INITP_01 = 256'hD777743DDC3FF770924DDDC924DDDCB2DDD0C422B96AAAAA82A96AAAAA82D75C;
defparam ram_1024_x18_x18.INITP_02 = 256'h894894D53425F93E4F85F93E4F85F93E4E1754D0A22222222222222222DDFC8F;
defparam ram_1024_x18_x18.INITP_03 = 256'h0000E67E67E67E59F99F99F967E67E4ED27C1D1F0743C334B4BB924DDDDDDDDD;
defparam ram_1024_x18_x18.INITP_04 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INITP_05 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INITP_06 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_1024_x18_x18.INITP_07 = 256'hC000000000000000000000000000000000000000000000000000000000000000;

endmodule
