0.6
2018.3
Dec  7 2018
00:33:28
D:/jobs/rastafan/UART-implementation-using-VHDL/UART/UART.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/jobs/rastafan/UART-implementation-using-VHDL/UART/UART.srcs/sim_1/new/uart_tb.vhd,1745941186,vhdl,,,,uart_tb,,,,,,,,
D:/jobs/rastafan/UART-implementation-using-VHDL/UART/UART.srcs/sources_1/ip/CDC_FIFO/sim/CDC_FIFO.v,1745940851,verilog,,,,CDC_FIFO,,,,,,,,
D:/jobs/rastafan/UART-implementation-using-VHDL/UART/UART.srcs/sources_1/new/uart.vhd,1745941007,vhdl,,,,uart,,,,,,,,
