INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarge/OneDrive - Western Michigan University/Spring2023/ECE4570/ControlUnit/ControlUnit.sim/sim_1/impl/timing/xsim/CPUTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Adder__1
INFO: [VRFC 10-311] analyzing module Adder__10
INFO: [VRFC 10-311] analyzing module Adder__11
INFO: [VRFC 10-311] analyzing module Adder__12
INFO: [VRFC 10-311] analyzing module Adder__13
INFO: [VRFC 10-311] analyzing module Adder__14
INFO: [VRFC 10-311] analyzing module Adder__15
INFO: [VRFC 10-311] analyzing module Adder__16
INFO: [VRFC 10-311] analyzing module Adder__17
INFO: [VRFC 10-311] analyzing module Adder__18
INFO: [VRFC 10-311] analyzing module Adder__19
INFO: [VRFC 10-311] analyzing module Adder__2
INFO: [VRFC 10-311] analyzing module Adder__3
INFO: [VRFC 10-311] analyzing module Adder__4
INFO: [VRFC 10-311] analyzing module Adder__5
INFO: [VRFC 10-311] analyzing module Adder__6
INFO: [VRFC 10-311] analyzing module Adder__7
INFO: [VRFC 10-311] analyzing module Adder__8
INFO: [VRFC 10-311] analyzing module Adder__9
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Register10Bit
INFO: [VRFC 10-311] analyzing module Register10Bit__1
INFO: [VRFC 10-311] analyzing module Register10Bit__2
INFO: [VRFC 10-311] analyzing module Register10Bit__3
INFO: [VRFC 10-311] analyzing module Register10Bit__4
INFO: [VRFC 10-311] analyzing module Register10Bit__5
INFO: [VRFC 10-311] analyzing module Register10Bit__6
INFO: [VRFC 10-311] analyzing module Register10Bit__7
INFO: [VRFC 10-311] analyzing module Register10Bit__8
INFO: [VRFC 10-311] analyzing module Register10Bit__9
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module StrcpyRAM
INFO: [VRFC 10-311] analyzing module StrcpyROM
INFO: [VRFC 10-311] analyzing module fetchunit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sarge/OneDrive - Western Michigan University/Spring2023/ECE4570/ControlUnit/ControlUnit.srcs/sim_1/new/CPUTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTB
