

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:1,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_mJgr5j
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_riH6Xt"
Running: cat _ptx_riH6Xt | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_qm1kXD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_qm1kXD --output-file  /dev/null 2> _ptx_riH6Xtinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_riH6Xt _ptx2_qm1kXD _ptx_riH6Xtinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Sat Apr 14 11:24:08 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 228256 (ipc=228.3) sim_rate=76085 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 14 11:24:10 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(4,0,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 468544 (ipc=312.4) sim_rate=117136 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 11:24:11 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(4,1,0) tid=(15,11,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,2,0) tid=(15,15,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,3,0) tid=(3,8,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,7,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 795392 (ipc=397.7) sim_rate=132565 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 14 11:24:13 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,5,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 899592 (ipc=359.8) sim_rate=112449 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 11:24:15 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,2,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1003076 (ipc=334.4) sim_rate=111452 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 11:24:16 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,1,0) tid=(3,7,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(7,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(6,5,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1340848 (ipc=383.1) sim_rate=111737 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 11:24:19 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(3,2,0) tid=(15,9,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(3,7,0) tid=(15,1,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(6,6,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1698320 (ipc=424.6) sim_rate=113221 (inst/sec) elapsed = 0:0:00:15 / Sat Apr 14 11:24:22 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,7,0) tid=(15,3,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(5,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1884652 (ipc=418.8) sim_rate=110861 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 14 11:24:24 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(7,0,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2049076 (ipc=409.8) sim_rate=107846 (inst/sec) elapsed = 0:0:00:19 / Sat Apr 14 11:24:26 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(5,4,0) tid=(2,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(14,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,7,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2281728 (ipc=414.9) sim_rate=108653 (inst/sec) elapsed = 0:0:00:21 / Sat Apr 14 11:24:28 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(10,1,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(4,6,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2508077 (ipc=418.0) sim_rate=104503 (inst/sec) elapsed = 0:0:00:24 / Sat Apr 14 11:24:31 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,2,0) tid=(11,13,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,1,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2675734 (ipc=411.7) sim_rate=99101 (inst/sec) elapsed = 0:0:00:27 / Sat Apr 14 11:24:34 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(6,1,0) tid=(14,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(6,4,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2892395 (ipc=413.2) sim_rate=96413 (inst/sec) elapsed = 0:0:00:30 / Sat Apr 14 11:24:37 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,0,0) tid=(6,6,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,3,0) tid=(3,10,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,2,0) tid=(6,9,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(3,2,0) tid=(2,12,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3225365 (ipc=430.0) sim_rate=94863 (inst/sec) elapsed = 0:0:00:34 / Sat Apr 14 11:24:41 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(4,2,0) tid=(3,8,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,2,0) tid=(4,13,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(4,1,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3519789 (ipc=440.0) sim_rate=92626 (inst/sec) elapsed = 0:0:00:38 / Sat Apr 14 11:24:45 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,3,0) tid=(13,8,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(2,5,0) tid=(5,13,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3788199 (ipc=445.7) sim_rate=90195 (inst/sec) elapsed = 0:0:00:42 / Sat Apr 14 11:24:49 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,1,0) tid=(15,8,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(7,4,0) tid=(11,3,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(5,3,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 4075085 (ipc=452.8) sim_rate=86703 (inst/sec) elapsed = 0:0:00:47 / Sat Apr 14 11:24:54 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(2,3,0) tid=(4,7,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,3,0) tid=(3,11,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4309059 (ipc=453.6) sim_rate=82866 (inst/sec) elapsed = 0:0:00:52 / Sat Apr 14 11:24:59 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(7,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4529577 (ipc=453.0) sim_rate=80885 (inst/sec) elapsed = 0:0:00:56 / Sat Apr 14 11:25:03 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,3,0) tid=(11,14,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,1,0) tid=(10,5,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4802393 (ipc=457.4) sim_rate=77457 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 14 11:25:09 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(7,1,0) tid=(6,3,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,0,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 5025955 (ipc=456.9) sim_rate=75014 (inst/sec) elapsed = 0:0:01:07 / Sat Apr 14 11:25:14 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,2,0) tid=(12,15,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(3,4,0) tid=(8,1,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(4,0,0) tid=(1,10,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5277050 (ipc=458.9) sim_rate=72288 (inst/sec) elapsed = 0:0:01:13 / Sat Apr 14 11:25:20 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,5,0) tid=(4,7,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(5,2,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5466498 (ipc=455.5) sim_rate=69196 (inst/sec) elapsed = 0:0:01:19 / Sat Apr 14 11:25:26 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(2,2,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5635207 (ipc=450.8) sim_rate=67085 (inst/sec) elapsed = 0:0:01:24 / Sat Apr 14 11:25:31 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,1,0) tid=(11,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(7,3,0) tid=(12,7,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(7,3,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12943,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(12944,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12944,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(12945,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12949,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(12950,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12956,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(12957,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12983,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12984,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12992,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5866929 (ipc=451.3) sim_rate=63770 (inst/sec) elapsed = 0:0:01:32 / Sat Apr 14 11:25:39 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13010,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13085,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13087,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13115,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13124,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,7,0) tid=(12,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13169,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13207,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13223,0), 3 CTAs running
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(4,5,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6078725 (ipc=450.3) sim_rate=61401 (inst/sec) elapsed = 0:0:01:39 / Sat Apr 14 11:25:46 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,6,0) tid=(4,13,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13650,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13666,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13702,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13706,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13713,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13719,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13760,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13768,0), 3 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,7,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13778,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13805,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13828,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13853,0), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13942,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13942,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6353741 (ipc=453.8) sim_rate=58830 (inst/sec) elapsed = 0:0:01:48 / Sat Apr 14 11:25:55 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14058,0), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,5,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6539385 (ipc=451.0) sim_rate=55892 (inst/sec) elapsed = 0:0:01:57 / Sat Apr 14 11:26:04 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(7,3,0) tid=(6,11,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(3,5,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6776737 (ipc=451.8) sim_rate=54651 (inst/sec) elapsed = 0:0:02:04 / Sat Apr 14 11:26:11 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(2,6,0) tid=(10,2,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,5,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6952505 (ipc=448.5) sim_rate=53072 (inst/sec) elapsed = 0:0:02:11 / Sat Apr 14 11:26:18 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(6,4,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15689,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15691,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15707,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15759,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15844,0), 1 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15889,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15911,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15942,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15972,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7144225 (ipc=446.5) sim_rate=51769 (inst/sec) elapsed = 0:0:02:18 / Sat Apr 14 11:26:25 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16033,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16057,0), 1 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(3,7,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16213,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16275,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16277,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16300,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7280299 (ipc=441.2) sim_rate=50208 (inst/sec) elapsed = 0:0:02:25 / Sat Apr 14 11:26:32 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(5,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(6,5,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7403597 (ipc=435.5) sim_rate=48707 (inst/sec) elapsed = 0:0:02:32 / Sat Apr 14 11:26:39 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17139,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17170,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17197,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17233,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17318,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17343,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17353,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 7478624 (ipc=427.3) sim_rate=47333 (inst/sec) elapsed = 0:0:02:38 / Sat Apr 14 11:26:45 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17552,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17558,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17580,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(0,6,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17943,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17977,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7535660 (ipc=418.6) sim_rate=47097 (inst/sec) elapsed = 0:0:02:40 / Sat Apr 14 11:26:47 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18020,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18301,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7572144 (ipc=409.3) sim_rate=46741 (inst/sec) elapsed = 0:0:02:42 / Sat Apr 14 11:26:49 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(5,7,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7606010 (ipc=400.3) sim_rate=46378 (inst/sec) elapsed = 0:0:02:44 / Sat Apr 14 11:26:51 2018
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 7646406 (ipc=392.1) sim_rate=46062 (inst/sec) elapsed = 0:0:02:46 / Sat Apr 14 11:26:53 2018
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7677535 (ipc=383.9) sim_rate=45973 (inst/sec) elapsed = 0:0:02:47 / Sat Apr 14 11:26:54 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(6,7,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7695531 (ipc=375.4) sim_rate=45535 (inst/sec) elapsed = 0:0:02:49 / Sat Apr 14 11:26:56 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20714,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20759,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20783,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20839,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 3.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 20840
gpu_sim_insn = 7699119
gpu_ipc =     369.4395
gpu_tot_sim_cycle = 20840
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     369.4395
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 5501
gpu_stall_icnt2sh    = 8488
gpu_total_sim_rate=45288
RFC_cache:
	RFC_total_cache_accesses = 433328
	RFC_total_cache_misses = 263478
	RFC_total_cache_miss_rate = 0.6080
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0294
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 142, Miss = 60, Miss_rate = 0.423, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 143, Miss = 58, Miss_rate = 0.406, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[3]: Access = 170, Miss = 59, Miss_rate = 0.347, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[4]: Access = 162, Miss = 58, Miss_rate = 0.358, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 166, Miss = 58, Miss_rate = 0.349, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 57, Miss_rate = 0.396, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[7]: Access = 166, Miss = 56, Miss_rate = 0.337, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 71, Reservation_fails = 46
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 863
	L1D_total_cache_miss_rate = 0.3868
	L1D_total_cache_pending_hits = 1054
	L1D_total_cache_reservation_fails = 46
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 169932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 264334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 181349
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4713
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 856
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1293
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58456	W0_Idle:47022	W0_Scoreboard:93304	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6848 {8:856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2120 {8:265,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116416 {136:856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36040 {136:265,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 815 
averagemflatency = 338 
max_icnt2mem_latency = 639 
max_icnt2sh_latency = 20839 
mrq_lat_table:62 	7 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	330 	653 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	822 	271 	124 	64 	69 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34 	417 	349 	71 	0 	0 	0 	0 	0 	0 	179 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4475         0         0         0         0         0         0         0         0      2154      2132         0         0         0         0 
dram[1]:      1296      6891         0         0         0         0         0         0         0         0      2153      2132         0         0         0         0 
dram[2]:      1618     12646         0         0         0         0         0         0         0         0      2166      2138         0         0         0         0 
dram[3]:      3343         0         0         0         0         0         0         0         0         0      2165      2143         0         0         0         0 
dram[4]:      4118         0         0         0         0         0         0         0         0         0      2122      2144         0         0         0         0 
dram[5]:      5390         0         0         0         0         0         0         0         0         0      2125      2149         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        6702      5943    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        5677      5308    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        5204      6840    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        5162      4174    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none        9999      6844    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none        7182      6300    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       599       575         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       423       503         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       459       598         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       365       393         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       815       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       541       562         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27508 n_nop=27472 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002036
n_activity=327 dram_eff=0.1713
bk0: 6a 27435i bk1: 4a 27485i bk2: 0a 27508i bk3: 0a 27508i bk4: 0a 27508i bk5: 0a 27508i bk6: 0a 27509i bk7: 0a 27509i bk8: 0a 27510i bk9: 0a 27510i bk10: 8a 27479i bk11: 10a 27473i bk12: 0a 27506i bk13: 0a 27506i bk14: 0a 27507i bk15: 0a 27507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00047259
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27508 n_nop=27476 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.002036
n_activity=246 dram_eff=0.2276
bk0: 4a 27487i bk1: 4a 27487i bk2: 0a 27506i bk3: 0a 27508i bk4: 0a 27508i bk5: 0a 27509i bk6: 0a 27509i bk7: 0a 27509i bk8: 0a 27510i bk9: 0a 27510i bk10: 8a 27477i bk11: 12a 27453i bk12: 0a 27506i bk13: 0a 27506i bk14: 0a 27507i bk15: 0a 27507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00083612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27508 n_nop=27478 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.00189
n_activity=245 dram_eff=0.2122
bk0: 4a 27488i bk1: 2a 27491i bk2: 0a 27507i bk3: 0a 27507i bk4: 0a 27508i bk5: 0a 27508i bk6: 0a 27509i bk7: 0a 27509i bk8: 0a 27510i bk9: 0a 27510i bk10: 8a 27481i bk11: 12a 27465i bk12: 0a 27506i bk13: 0a 27506i bk14: 0a 27507i bk15: 0a 27507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000145412
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27508 n_nop=27483 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0016
n_activity=205 dram_eff=0.2146
bk0: 4a 27487i bk1: 0a 27507i bk2: 0a 27508i bk3: 0a 27508i bk4: 0a 27508i bk5: 0a 27508i bk6: 0a 27508i bk7: 0a 27509i bk8: 0a 27510i bk9: 0a 27510i bk10: 8a 27479i bk11: 10a 27473i bk12: 0a 27506i bk13: 0a 27506i bk14: 0a 27507i bk15: 0a 27507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000581649
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27508 n_nop=27481 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.001745
n_activity=196 dram_eff=0.2449
bk0: 4a 27487i bk1: 0a 27507i bk2: 0a 27507i bk3: 0a 27507i bk4: 0a 27508i bk5: 0a 27509i bk6: 0a 27509i bk7: 0a 27509i bk8: 0a 27509i bk9: 0a 27509i bk10: 12a 27468i bk11: 8a 27475i bk12: 0a 27506i bk13: 0a 27507i bk14: 0a 27508i bk15: 0a 27508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000872473
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27508 n_nop=27481 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.001745
n_activity=203 dram_eff=0.2365
bk0: 4a 27487i bk1: 0a 27507i bk2: 0a 27507i bk3: 0a 27507i bk4: 0a 27508i bk5: 0a 27509i bk6: 0a 27509i bk7: 0a 27509i bk8: 0a 27509i bk9: 0a 27509i bk10: 12a 27470i bk11: 8a 27477i bk12: 0a 27506i bk13: 0a 27507i bk14: 0a 27508i bk15: 0a 27508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000436237

========= L2 cache stats =========
L2_cache_bank[0]: Access = 126, Miss = 7, Miss_rate = 0.056, Pending_hits = 20, Reservation_fails = 528
L2_cache_bank[1]: Access = 117, Miss = 7, Miss_rate = 0.060, Pending_hits = 20, Reservation_fails = 594
L2_cache_bank[2]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 332
L2_cache_bank[3]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 19, Reservation_fails = 286
L2_cache_bank[4]: Access = 111, Miss = 6, Miss_rate = 0.054, Pending_hits = 17, Reservation_fails = 291
L2_cache_bank[5]: Access = 123, Miss = 7, Miss_rate = 0.057, Pending_hits = 21, Reservation_fails = 318
L2_cache_bank[6]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 430
L2_cache_bank[7]: Access = 85, Miss = 5, Miss_rate = 0.059, Pending_hits = 15, Reservation_fails = 218
L2_cache_bank[8]: Access = 155, Miss = 8, Miss_rate = 0.052, Pending_hits = 20, Reservation_fails = 495
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 195
L2_cache_bank[10]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 465
L2_cache_bank[11]: Access = 76, Miss = 4, Miss_rate = 0.053, Pending_hits = 12, Reservation_fails = 190
L2_total_cache_accesses = 1375
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0553
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2802
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 200
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1431
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5889
icnt_total_pkts_simt_to_mem=1724
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.0033
	minimum = 6
	maximum = 247
Network latency average = 17.3378
	minimum = 6
	maximum = 247
Slowest packet = 1044
Flit latency average = 15.2044
	minimum = 6
	maximum = 247
Slowest flit = 2498
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00488732
	minimum = 0.00364683 (at node 26)
	maximum = 0.00743762 (at node 23)
Accepted packet rate average = 0.00488732
	minimum = 0.00364683 (at node 26)
	maximum = 0.00743762 (at node 23)
Injected flit rate average = 0.0135299
	minimum = 0.00513436 (at node 0)
	maximum = 0.0306622 (at node 23)
Accepted flit rate average= 0.0135299
	minimum = 0.00489443 (at node 24)
	maximum = 0.0197217 (at node 3)
Injected packet length average = 2.76836
Accepted packet length average = 2.76836
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 50 sec (170 sec)
gpgpu_simulation_rate = 45288 (inst/sec)
gpgpu_simulation_rate = 122 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20840)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20840)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20840)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20840)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(7,4,0) tid=(14,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,5,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 21340  inst.: 7898255 (ipc=398.3) sim_rate=42925 (inst/sec) elapsed = 0:0:03:04 / Sat Apr 14 11:27:11 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(3,0,0) tid=(14,6,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(1,2,0) tid=(2,13,0)
GPGPU-Sim uArch: cycles simulated: 21840  inst.: 8151659 (ipc=452.5) sim_rate=40963 (inst/sec) elapsed = 0:0:03:19 / Sat Apr 14 11:27:26 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(2,5,0) tid=(6,8,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(2,3,0) tid=(10,1,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(4,6,0) tid=(2,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(3,0,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 22340  inst.: 8504803 (ipc=537.1) sim_rate=39742 (inst/sec) elapsed = 0:0:03:34 / Sat Apr 14 11:27:41 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(6,5,0) tid=(6,13,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,0,0) tid=(14,1,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,4,0) tid=(2,14,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(4,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 22840  inst.: 8896599 (ipc=598.7) sim_rate=38849 (inst/sec) elapsed = 0:0:03:49 / Sat Apr 14 11:27:56 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,1,0) tid=(13,5,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,2,0) tid=(2,2,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(3,1,0) tid=(11,3,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 23340  inst.: 9259483 (ipc=624.1) sim_rate=37487 (inst/sec) elapsed = 0:0:04:07 / Sat Apr 14 11:28:14 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,2,0) tid=(2,10,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 23840  inst.: 9529942 (ipc=610.3) sim_rate=36098 (inst/sec) elapsed = 0:0:04:24 / Sat Apr 14 11:28:31 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,0,0) tid=(12,1,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,4,0) tid=(11,13,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,0,0) tid=(10,10,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(0,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 24340  inst.: 9858763 (ipc=617.0) sim_rate=35850 (inst/sec) elapsed = 0:0:04:35 / Sat Apr 14 11:28:42 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(7,3,0) tid=(1,5,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1,3,0) tid=(2,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,5,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 24840  inst.: 10170030 (ipc=617.7) sim_rate=35435 (inst/sec) elapsed = 0:0:04:47 / Sat Apr 14 11:28:54 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(3,3,0) tid=(11,12,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 25340  inst.: 10495288 (ipc=621.4) sim_rate=34752 (inst/sec) elapsed = 0:0:05:02 / Sat Apr 14 11:29:09 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,0,0) tid=(12,11,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(6,3,0) tid=(9,7,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(3,3,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 25840  inst.: 10713483 (ipc=602.9) sim_rate=33796 (inst/sec) elapsed = 0:0:05:17 / Sat Apr 14 11:29:24 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,4,0) tid=(13,13,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(5,2,0) tid=(10,5,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,3,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 26340  inst.: 11003192 (ipc=600.7) sim_rate=32943 (inst/sec) elapsed = 0:0:05:34 / Sat Apr 14 11:29:41 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(0,2,0) tid=(8,10,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(5,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 26840  inst.: 11237065 (ipc=589.7) sim_rate=31833 (inst/sec) elapsed = 0:0:05:53 / Sat Apr 14 11:30:00 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(6,1,0) tid=(6,11,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(3,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 27340  inst.: 11467984 (ipc=579.8) sim_rate=30827 (inst/sec) elapsed = 0:0:06:12 / Sat Apr 14 11:30:19 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(7,4,0) tid=(7,14,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(4,3,0) tid=(14,10,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(1,0,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 27840  inst.: 11698279 (ipc=571.3) sim_rate=29766 (inst/sec) elapsed = 0:0:06:33 / Sat Apr 14 11:30:40 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(4,1,0) tid=(1,13,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,2,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 28340  inst.: 11927953 (ipc=563.8) sim_rate=28811 (inst/sec) elapsed = 0:0:06:54 / Sat Apr 14 11:31:01 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(2,2,0) tid=(2,12,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(5,5,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 28840  inst.: 12192337 (ipc=561.7) sim_rate=28157 (inst/sec) elapsed = 0:0:07:13 / Sat Apr 14 11:31:20 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,0,0) tid=(9,9,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(7,2,0) tid=(6,13,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8301,20840), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8302,20840)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8310,20840), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8311,20840)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8419,20840), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8420,20840)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8443,20840), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8444,20840)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8472,20840), 3 CTAs running
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,6,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8495,20840), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8498,20840), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 29340  inst.: 12456319 (ipc=559.7) sim_rate=27436 (inst/sec) elapsed = 0:0:07:34 / Sat Apr 14 11:31:41 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8508,20840), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8522,20840), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8587,20840), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8595,20840), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8609,20840), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8613,20840), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1,5,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8711,20840), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8801,20840), 3 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1,6,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 29840  inst.: 12718321 (ipc=557.7) sim_rate=26775 (inst/sec) elapsed = 0:0:07:55 / Sat Apr 14 11:32:02 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1,3,0) tid=(6,3,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,7,0) tid=(13,3,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1,3,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 30340  inst.: 12964735 (ipc=554.3) sim_rate=25981 (inst/sec) elapsed = 0:0:08:19 / Sat Apr 14 11:32:26 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(5,4,0) tid=(12,14,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1,4,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 30840  inst.: 13204374 (ipc=550.5) sim_rate=25247 (inst/sec) elapsed = 0:0:08:43 / Sat Apr 14 11:32:50 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(5,3,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10083,20840), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10115,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10147,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10153,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10156,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10181,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10188,20840), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10236,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10290,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10291,20840), 3 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10312,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10343,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10361,20840), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10367,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10426,20840), 2 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(2,4,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 31340  inst.: 13424338 (ipc=545.3) sim_rate=24586 (inst/sec) elapsed = 0:0:09:06 / Sat Apr 14 11:33:13 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(7,4,0) tid=(6,3,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 31840  inst.: 13674053 (ipc=543.2) sim_rate=24031 (inst/sec) elapsed = 0:0:09:29 / Sat Apr 14 11:33:36 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,6,0) tid=(4,13,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,7,0) tid=(11,13,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(7,6,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 32340  inst.: 13936700 (ipc=542.4) sim_rate=23383 (inst/sec) elapsed = 0:0:09:56 / Sat Apr 14 11:34:03 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(4,5,0) tid=(8,2,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(3,6,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 32840  inst.: 14156509 (ipc=538.1) sim_rate=22759 (inst/sec) elapsed = 0:0:10:22 / Sat Apr 14 11:34:29 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,4,0) tid=(3,12,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(7,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 33340  inst.: 14376015 (ipc=534.2) sim_rate=22185 (inst/sec) elapsed = 0:0:10:48 / Sat Apr 14 11:34:55 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(3,6,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12953,20840), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12986,20840), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33840  inst.: 14565530 (ipc=528.2) sim_rate=21546 (inst/sec) elapsed = 0:0:11:16 / Sat Apr 14 11:35:23 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13007,20840), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13041,20840), 1 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1,6,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13212,20840), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13254,20840), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13259,20840), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13309,20840), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,7,0) tid=(13,13,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13401,20840), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13403,20840), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13427,20840), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 34340  inst.: 14744002 (ipc=521.8) sim_rate=20943 (inst/sec) elapsed = 0:0:11:44 / Sat Apr 14 11:35:51 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13517,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13588,20840), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13602,20840), 2 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13695,20840), 2 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,7,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 34840  inst.: 14885561 (ipc=513.3) sim_rate=20335 (inst/sec) elapsed = 0:0:12:12 / Sat Apr 14 11:36:19 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(3,7,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 35340  inst.: 15036144 (ipc=506.0) sim_rate=19732 (inst/sec) elapsed = 0:0:12:42 / Sat Apr 14 11:36:49 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(6,6,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14994,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 35840  inst.: 15154351 (ipc=497.0) sim_rate=19134 (inst/sec) elapsed = 0:0:13:12 / Sat Apr 14 11:37:19 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15028,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15046,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15052,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15137,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15140,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15151,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15454,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36340  inst.: 15223650 (ipc=485.5) sim_rate=18887 (inst/sec) elapsed = 0:0:13:26 / Sat Apr 14 11:37:33 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15520,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15528,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15622,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15877,20840), 1 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,7,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 36840  inst.: 15273801 (ipc=473.4) sim_rate=18856 (inst/sec) elapsed = 0:0:13:30 / Sat Apr 14 11:37:37 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16216,20840), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16473,20840), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37340  inst.: 15308721 (ipc=461.2) sim_rate=18829 (inst/sec) elapsed = 0:0:13:33 / Sat Apr 14 11:37:40 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16597,20840), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37840  inst.: 15347222 (ipc=449.9) sim_rate=18807 (inst/sec) elapsed = 0:0:13:36 / Sat Apr 14 11:37:43 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 38340  inst.: 15379038 (ipc=438.9) sim_rate=18754 (inst/sec) elapsed = 0:0:13:40 / Sat Apr 14 11:37:47 2018
GPGPU-Sim uArch: cycles simulated: 38840  inst.: 15395578 (ipc=427.6) sim_rate=18706 (inst/sec) elapsed = 0:0:13:43 / Sat Apr 14 11:37:50 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18139,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18198,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18206,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18329,20840), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 6.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18330
gpu_sim_insn = 7699119
gpu_ipc =     420.0283
gpu_tot_sim_cycle = 39170
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     393.1130
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 5502
gpu_stall_icnt2sh    = 8585
gpu_total_sim_rate=18687
RFC_cache:
	RFC_total_cache_accesses = 866656
	RFC_total_cache_misses = 525801
	RFC_total_cache_miss_rate = 0.6067
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6401
	L1I_total_cache_miss_rate = 0.0171
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 73, Miss_rate = 0.253, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[1]: Access = 280, Miss = 74, Miss_rate = 0.264, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[2]: Access = 283, Miss = 74, Miss_rate = 0.261, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[3]: Access = 312, Miss = 76, Miss_rate = 0.244, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[4]: Access = 304, Miss = 75, Miss_rate = 0.247, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[5]: Access = 328, Miss = 78, Miss_rate = 0.238, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[6]: Access = 311, Miss = 74, Miss_rate = 0.238, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[7]: Access = 312, Miss = 77, Miss_rate = 0.247, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[8]: Access = 304, Miss = 74, Miss_rate = 0.243, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[9]: Access = 290, Miss = 74, Miss_rate = 0.255, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[10]: Access = 288, Miss = 75, Miss_rate = 0.260, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 74, Miss_rate = 0.257, Pending_hits = 78, Reservation_fails = 46
	L1D_cache_core[12]: Access = 302, Miss = 73, Miss_rate = 0.242, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[13]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[14]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 78, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1115
	L1D_total_cache_miss_rate = 0.2499
	L1D_total_cache_pending_hits = 1150
	L1D_total_cache_reservation_fails = 46
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 526902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 367271
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6401
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1000, 1340, 1521, 1647, 1647, 1521, 1340, 1158, 1158, 1339, 1519, 1645, 1645, 1519, 1339, 1158, 1158, 1340, 1522, 1649, 1649, 1522, 1340, 1158, 1158, 1340, 1522, 1650, 1328, 1263, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1101
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2540
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:102503	W0_Idle:63868	W0_Scoreboard:164237	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8808 {8:1101,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2840 {8:355,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 149736 {136:1101,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 48280 {136:355,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 815 
averagemflatency = 279 
max_icnt2mem_latency = 639 
max_icnt2sh_latency = 39169 
mrq_lat_table:62 	7 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	814 	653 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1334 	330 	127 	64 	69 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	194 	502 	349 	71 	0 	0 	0 	0 	0 	0 	179 	180 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4475         0         0         0         0         0         0         0         0      2154      2132         0         0         0         0 
dram[1]:      1296      6891         0         0         0         0         0         0         0         0      2153      2132         0         0         0         0 
dram[2]:      1618     12646         0         0         0         0         0         0         0         0      2166      2138         0         0         0         0 
dram[3]:      3343         0         0         0         0         0         0         0         0         0      2165      2143         0         0         0         0 
dram[4]:      4118         0         0         0         0         0         0         0         0         0      2122      2144         0         0         0         0 
dram[5]:      5390         0         0         0         0         0         0         0         0         0      2125      2149         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        7903      7192    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        6895      6166    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        6423      7640    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        6377      5346    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       11604      8041    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none        8830      7457    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       599       575         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       423       503         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       459       598         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       365       393         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       815       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       541       562         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51703 n_nop=51667 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001083
n_activity=327 dram_eff=0.1713
bk0: 6a 51630i bk1: 4a 51680i bk2: 0a 51703i bk3: 0a 51703i bk4: 0a 51703i bk5: 0a 51703i bk6: 0a 51704i bk7: 0a 51704i bk8: 0a 51705i bk9: 0a 51705i bk10: 8a 51674i bk11: 10a 51668i bk12: 0a 51701i bk13: 0a 51701i bk14: 0a 51702i bk15: 0a 51702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000251436
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51703 n_nop=51671 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.001083
n_activity=246 dram_eff=0.2276
bk0: 4a 51682i bk1: 4a 51682i bk2: 0a 51701i bk3: 0a 51703i bk4: 0a 51703i bk5: 0a 51704i bk6: 0a 51704i bk7: 0a 51704i bk8: 0a 51705i bk9: 0a 51705i bk10: 8a 51672i bk11: 12a 51648i bk12: 0a 51701i bk13: 0a 51701i bk14: 0a 51702i bk15: 0a 51702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000444848
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51703 n_nop=51673 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.001006
n_activity=245 dram_eff=0.2122
bk0: 4a 51683i bk1: 2a 51686i bk2: 0a 51702i bk3: 0a 51702i bk4: 0a 51703i bk5: 0a 51703i bk6: 0a 51704i bk7: 0a 51704i bk8: 0a 51705i bk9: 0a 51705i bk10: 8a 51676i bk11: 12a 51660i bk12: 0a 51701i bk13: 0a 51701i bk14: 0a 51702i bk15: 0a 51702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.7365e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51703 n_nop=51678 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.000851
n_activity=205 dram_eff=0.2146
bk0: 4a 51682i bk1: 0a 51702i bk2: 0a 51703i bk3: 0a 51703i bk4: 0a 51703i bk5: 0a 51703i bk6: 0a 51703i bk7: 0a 51704i bk8: 0a 51705i bk9: 0a 51705i bk10: 8a 51674i bk11: 10a 51668i bk12: 0a 51701i bk13: 0a 51701i bk14: 0a 51702i bk15: 0a 51702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00030946
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51703 n_nop=51676 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0009284
n_activity=196 dram_eff=0.2449
bk0: 4a 51682i bk1: 0a 51702i bk2: 0a 51702i bk3: 0a 51702i bk4: 0a 51703i bk5: 0a 51704i bk6: 0a 51704i bk7: 0a 51704i bk8: 0a 51704i bk9: 0a 51704i bk10: 12a 51663i bk11: 8a 51670i bk12: 0a 51701i bk13: 0a 51702i bk14: 0a 51703i bk15: 0a 51703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00046419
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51703 n_nop=51676 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0009284
n_activity=203 dram_eff=0.2365
bk0: 4a 51682i bk1: 0a 51702i bk2: 0a 51702i bk3: 0a 51702i bk4: 0a 51703i bk5: 0a 51704i bk6: 0a 51704i bk7: 0a 51704i bk8: 0a 51704i bk9: 0a 51704i bk10: 12a 51665i bk11: 8a 51672i bk12: 0a 51701i bk13: 0a 51702i bk14: 0a 51703i bk15: 0a 51703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000232095

========= L2 cache stats =========
L2_cache_bank[0]: Access = 179, Miss = 7, Miss_rate = 0.039, Pending_hits = 20, Reservation_fails = 528
L2_cache_bank[1]: Access = 175, Miss = 7, Miss_rate = 0.040, Pending_hits = 20, Reservation_fails = 594
L2_cache_bank[2]: Access = 141, Miss = 6, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 332
L2_cache_bank[3]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 19, Reservation_fails = 286
L2_cache_bank[4]: Access = 163, Miss = 6, Miss_rate = 0.037, Pending_hits = 17, Reservation_fails = 291
L2_cache_bank[5]: Access = 176, Miss = 7, Miss_rate = 0.040, Pending_hits = 21, Reservation_fails = 318
L2_cache_bank[6]: Access = 141, Miss = 6, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 430
L2_cache_bank[7]: Access = 126, Miss = 5, Miss_rate = 0.040, Pending_hits = 15, Reservation_fails = 218
L2_cache_bank[8]: Access = 237, Miss = 8, Miss_rate = 0.034, Pending_hits = 20, Reservation_fails = 495
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 195
L2_cache_bank[10]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 22, Reservation_fails = 465
L2_cache_bank[11]: Access = 108, Miss = 4, Miss_rate = 0.037, Pending_hits = 12, Reservation_fails = 190
L2_total_cache_accesses = 1949
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0390
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2802
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 290
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1431
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7803
icnt_total_pkts_simt_to_mem=2647
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.14111
	minimum = 6
	maximum = 34
Network latency average = 8.60714
	minimum = 6
	maximum = 34
Slowest packet = 2757
Flit latency average = 7.4036
	minimum = 6
	maximum = 34
Slowest flit = 7620
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00231961
	minimum = 0.00174577 (at node 26)
	maximum = 0.00447354 (at node 23)
Accepted packet rate average = 0.00231961
	minimum = 0.00174577 (at node 26)
	maximum = 0.00447354 (at node 23)
Injected flit rate average = 0.00573236
	minimum = 0.00300055 (at node 1)
	maximum = 0.0149482 (at node 23)
Accepted flit rate average= 0.00573236
	minimum = 0.0030551 (at node 18)
	maximum = 0.00834697 (at node 8)
Injected packet length average = 2.47125
Accepted packet length average = 2.47125
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 44 sec (824 sec)
gpgpu_simulation_rate = 18687 (inst/sec)
gpgpu_simulation_rate = 47 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39170)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39170)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39170)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39170)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(4,3,0) tid=(13,5,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,6,0) tid=(13,13,0)
GPGPU-Sim uArch: cycles simulated: 39670  inst.: 15597758 (ipc=399.0) sim_rate=18242 (inst/sec) elapsed = 0:0:14:15 / Sat Apr 14 11:38:22 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(3,1,0) tid=(13,9,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(2,2,0) tid=(13,9,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,2,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 40170  inst.: 15852894 (ipc=454.7) sim_rate=17892 (inst/sec) elapsed = 0:0:14:46 / Sat Apr 14 11:38:53 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(4,0,0) tid=(13,8,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(3,7,0) tid=(13,13,0)
GPGPU-Sim uArch: cycles simulated: 40670  inst.: 16199770 (ipc=534.4) sim_rate=17646 (inst/sec) elapsed = 0:0:15:18 / Sat Apr 14 11:39:25 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1,7,0) tid=(1,4,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(0,1,0) tid=(5,6,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(7,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 41170  inst.: 16595098 (ipc=598.4) sim_rate=17450 (inst/sec) elapsed = 0:0:15:51 / Sat Apr 14 11:39:58 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(3,0,0) tid=(9,4,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(5,2,0) tid=(13,3,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(5,3,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 41670  inst.: 16958316 (ipc=624.0) sim_rate=17199 (inst/sec) elapsed = 0:0:16:26 / Sat Apr 14 11:40:33 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1,3,0) tid=(1,15,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(7,1,0) tid=(2,15,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(7,0,0) tid=(9,11,0)
GPGPU-Sim uArch: cycles simulated: 42170  inst.: 17228386 (ipc=610.0) sim_rate=16907 (inst/sec) elapsed = 0:0:16:59 / Sat Apr 14 11:41:06 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(0,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(4,3,0) tid=(10,13,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(6,1,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 42670  inst.: 17559275 (ipc=617.4) sim_rate=16675 (inst/sec) elapsed = 0:0:17:33 / Sat Apr 14 11:41:40 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(3,4,0) tid=(0,10,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(4,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(3,1,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 43170  inst.: 17866107 (ipc=617.0) sim_rate=16421 (inst/sec) elapsed = 0:0:18:08 / Sat Apr 14 11:42:15 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(2,4,0) tid=(5,1,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1,2,0) tid=(4,5,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(4,3,0) tid=(2,13,0)
GPGPU-Sim uArch: cycles simulated: 43670  inst.: 18189245 (ipc=620.2) sim_rate=16197 (inst/sec) elapsed = 0:0:18:43 / Sat Apr 14 11:42:50 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(7,2,0) tid=(7,11,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(7,4,0) tid=(4,12,0)
GPGPU-Sim uArch: cycles simulated: 44170  inst.: 18408116 (ipc=602.0) sim_rate=15882 (inst/sec) elapsed = 0:0:19:19 / Sat Apr 14 11:43:26 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,4,0) tid=(6,15,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,5,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 44670  inst.: 18699149 (ipc=600.2) sim_rate=15634 (inst/sec) elapsed = 0:0:19:56 / Sat Apr 14 11:44:03 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(6,0,0) tid=(8,4,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,2,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 45170  inst.: 18928403 (ipc=588.4) sim_rate=15351 (inst/sec) elapsed = 0:0:20:33 / Sat Apr 14 11:44:40 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(5,1,0) tid=(8,10,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1,1,0) tid=(7,9,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(5,4,0) tid=(4,14,0)
GPGPU-Sim uArch: cycles simulated: 45670  inst.: 19166817 (ipc=579.8) sim_rate=15080 (inst/sec) elapsed = 0:0:21:11 / Sat Apr 14 11:45:18 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(5,3,0) tid=(0,14,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 46170  inst.: 19384441 (ipc=569.5) sim_rate=14797 (inst/sec) elapsed = 0:0:21:50 / Sat Apr 14 11:45:57 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(3,0,0) tid=(0,2,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,1,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 46670  inst.: 19616374 (ipc=562.4) sim_rate=14541 (inst/sec) elapsed = 0:0:22:29 / Sat Apr 14 11:46:36 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(6,2,0) tid=(4,6,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(4,4,0) tid=(13,8,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(6,5,0) tid=(1,10,0)
GPGPU-Sim uArch: cycles simulated: 47170  inst.: 19890490 (ipc=561.5) sim_rate=14320 (inst/sec) elapsed = 0:0:23:09 / Sat Apr 14 11:47:16 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,4,0) tid=(5,13,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(2,4,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8396,39170), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8397,39170)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8405,39170), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8406,39170)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8438,39170), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8439,39170)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(3,5,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8450,39170), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(8451,39170)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8475,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8482,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8483,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8493,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8496,39170), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47670  inst.: 20159256 (ipc=560.1) sim_rate=14107 (inst/sec) elapsed = 0:0:23:49 / Sat Apr 14 11:47:56 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8524,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8623,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8632,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8646,39170), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8669,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8670,39170), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(3,2,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 48170  inst.: 20411869 (ipc=557.1) sim_rate=13895 (inst/sec) elapsed = 0:0:24:29 / Sat Apr 14 11:48:36 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(4,7,0) tid=(8,3,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(5,3,0) tid=(2,8,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(6,3,0) tid=(12,15,0)
GPGPU-Sim uArch: cycles simulated: 48670  inst.: 20660493 (ipc=553.9) sim_rate=13700 (inst/sec) elapsed = 0:0:25:08 / Sat Apr 14 11:49:15 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(7,6,0) tid=(5,7,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(4,6,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 49170  inst.: 20906569 (ipc=550.8) sim_rate=13496 (inst/sec) elapsed = 0:0:25:49 / Sat Apr 14 11:49:56 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(4,3,0) tid=(12,12,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10061,39170), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10116,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10120,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10126,39170), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10140,39170), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10214,39170), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10242,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10249,39170), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10257,39170), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10261,39170), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(0,4,0) tid=(8,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10275,39170), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10326,39170), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10375,39170), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10402,39170), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(6,7,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 49670  inst.: 21117074 (ipc=544.7) sim_rate=13281 (inst/sec) elapsed = 0:0:26:30 / Sat Apr 14 11:50:37 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10529,39170), 2 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(0,6,0) tid=(6,7,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(3,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 50170  inst.: 21368883 (ipc=542.8) sim_rate=13093 (inst/sec) elapsed = 0:0:27:12 / Sat Apr 14 11:51:19 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,7,0) tid=(4,9,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(0,6,0) tid=(2,14,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(5,5,0) tid=(2,12,0)
GPGPU-Sim uArch: cycles simulated: 50670  inst.: 21636935 (ipc=542.5) sim_rate=12925 (inst/sec) elapsed = 0:0:27:54 / Sat Apr 14 11:52:01 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(3,6,0) tid=(4,2,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(7,6,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 51170  inst.: 21843979 (ipc=537.1) sim_rate=12729 (inst/sec) elapsed = 0:0:28:36 / Sat Apr 14 11:52:43 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(4,7,0) tid=(1,4,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(7,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(0,6,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 51670  inst.: 22077842 (ipc=534.4) sim_rate=12544 (inst/sec) elapsed = 0:0:29:20 / Sat Apr 14 11:53:27 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(2,6,0) tid=(11,8,0)
GPGPU-Sim uArch: cycles simulated: 52170  inst.: 22267051 (ipc=528.4) sim_rate=12343 (inst/sec) elapsed = 0:0:30:04 / Sat Apr 14 11:54:11 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(3,6,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13053,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13063,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13109,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13120,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13168,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13287,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13292,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13296,39170), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(6,5,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13313,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13364,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13408,39170), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52670  inst.: 22436785 (ipc=521.4) sim_rate=12147 (inst/sec) elapsed = 0:0:30:47 / Sat Apr 14 11:54:54 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13540,39170), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13580,39170), 2 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1,6,0) tid=(4,8,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13642,39170), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13749,39170), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(3,7,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 53170  inst.: 22590263 (ipc=513.7) sim_rate=11939 (inst/sec) elapsed = 0:0:31:32 / Sat Apr 14 11:55:39 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(4,6,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 53670  inst.: 22741925 (ipc=506.5) sim_rate=11746 (inst/sec) elapsed = 0:0:32:16 / Sat Apr 14 11:56:23 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(6,6,0) tid=(9,6,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14996,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54170  inst.: 22856110 (ipc=497.2) sim_rate=11543 (inst/sec) elapsed = 0:0:33:00 / Sat Apr 14 11:57:07 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15063,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15066,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15069,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15217,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15243,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15408,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15414,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15469,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54670  inst.: 22930791 (ipc=486.0) sim_rate=11442 (inst/sec) elapsed = 0:0:33:24 / Sat Apr 14 11:57:31 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15547,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15553,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(5,7,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 55170  inst.: 22981192 (ipc=473.9) sim_rate=11444 (inst/sec) elapsed = 0:0:33:28 / Sat Apr 14 11:57:35 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16115,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16239,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16242,39170), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16440,39170), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55670  inst.: 23011840 (ipc=461.4) sim_rate=11437 (inst/sec) elapsed = 0:0:33:32 / Sat Apr 14 11:57:39 2018
GPGPU-Sim uArch: cycles simulated: 56170  inst.: 23048039 (ipc=450.0) sim_rate=11426 (inst/sec) elapsed = 0:0:33:37 / Sat Apr 14 11:57:44 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(5,7,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 56670  inst.: 23080773 (ipc=439.0) sim_rate=11420 (inst/sec) elapsed = 0:0:33:41 / Sat Apr 14 11:57:48 2018
GPGPU-Sim uArch: cycles simulated: 57170  inst.: 23097141 (ipc=427.7) sim_rate=11405 (inst/sec) elapsed = 0:0:33:45 / Sat Apr 14 11:57:52 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18108,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18128,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18189,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18192,39170), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 6.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18193
gpu_sim_insn = 7699119
gpu_ipc =     423.1913
gpu_tot_sim_cycle = 57363
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     402.6525
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 5503
gpu_stall_icnt2sh    = 8708
gpu_total_sim_rate=11400
RFC_cache:
	RFC_total_cache_accesses = 1299984
	RFC_total_cache_misses = 787962
	RFC_total_cache_miss_rate = 0.6061
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7333
	L1I_total_cache_miss_rate = 0.0131
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 432, Miss = 88, Miss_rate = 0.204, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[1]: Access = 426, Miss = 89, Miss_rate = 0.209, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[2]: Access = 421, Miss = 87, Miss_rate = 0.207, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[3]: Access = 452, Miss = 91, Miss_rate = 0.201, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[4]: Access = 446, Miss = 89, Miss_rate = 0.200, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[5]: Access = 470, Miss = 93, Miss_rate = 0.198, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[6]: Access = 477, Miss = 93, Miss_rate = 0.195, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[7]: Access = 455, Miss = 92, Miss_rate = 0.202, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[8]: Access = 450, Miss = 93, Miss_rate = 0.207, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[9]: Access = 432, Miss = 90, Miss_rate = 0.208, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[10]: Access = 432, Miss = 90, Miss_rate = 0.208, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[11]: Access = 454, Miss = 91, Miss_rate = 0.200, Pending_hits = 88, Reservation_fails = 46
	L1D_cache_core[12]: Access = 468, Miss = 90, Miss_rate = 0.192, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[13]: Access = 446, Miss = 89, Miss_rate = 0.200, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[14]: Access = 432, Miss = 88, Miss_rate = 0.204, Pending_hits = 83, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1353
	L1D_total_cache_miss_rate = 0.2022
	L1D_total_cache_pending_hits = 1257
	L1D_total_cache_reservation_fails = 46
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 515409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 789294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 553175
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7333
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1500, 2010, 2281, 2470, 2470, 2281, 2010, 1737, 1737, 2010, 2282, 2472, 2472, 2282, 2010, 1737, 1737, 2011, 2285, 2477, 2477, 2285, 2011, 1737, 1737, 2011, 2284, 2475, 2153, 2025, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7207
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1332
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3787
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146561	W0_Idle:80922	W0_Scoreboard:235187	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10656 {8:1332,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3584 {8:448,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181152 {136:1332,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 60928 {136:448,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 815 
averagemflatency = 249 
max_icnt2mem_latency = 639 
max_icnt2sh_latency = 57362 
mrq_lat_table:62 	7 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1284 	653 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1815 	409 	130 	64 	69 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	330 	597 	349 	71 	0 	0 	0 	0 	0 	0 	179 	180 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4475         0         0         0         0         0         0         0         0      2154      2132         0         0         0         0 
dram[1]:      1296      6891         0         0         0         0         0         0         0         0      2153      2132         0         0         0         0 
dram[2]:      1618     12646         0         0         0         0         0         0         0         0      2166      2138         0         0         0         0 
dram[3]:      3343         0         0         0         0         0         0         0         0         0      2165      2143         0         0         0         0 
dram[4]:      4118         0         0         0         0         0         0         0         0         0      2122      2144         0         0         0         0 
dram[5]:      5390         0         0         0         0         0         0         0         0         0      2125      2149         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        9123      8230    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        8115      7028    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        7631      8438    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        7602      6334    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       13223      9238    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       10494      8612    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       599       575         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       423       503         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       459       598         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       365       393         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       815       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       541       562         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75717 n_nop=75681 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007396
n_activity=327 dram_eff=0.1713
bk0: 6a 75644i bk1: 4a 75694i bk2: 0a 75717i bk3: 0a 75717i bk4: 0a 75717i bk5: 0a 75717i bk6: 0a 75718i bk7: 0a 75718i bk8: 0a 75719i bk9: 0a 75719i bk10: 8a 75688i bk11: 10a 75682i bk12: 0a 75715i bk13: 0a 75715i bk14: 0a 75716i bk15: 0a 75716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000171692
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75717 n_nop=75685 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0007396
n_activity=246 dram_eff=0.2276
bk0: 4a 75696i bk1: 4a 75696i bk2: 0a 75715i bk3: 0a 75717i bk4: 0a 75717i bk5: 0a 75718i bk6: 0a 75718i bk7: 0a 75718i bk8: 0a 75719i bk9: 0a 75719i bk10: 8a 75686i bk11: 12a 75662i bk12: 0a 75715i bk13: 0a 75715i bk14: 0a 75716i bk15: 0a 75716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000303763
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75717 n_nop=75687 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0006868
n_activity=245 dram_eff=0.2122
bk0: 4a 75697i bk1: 2a 75700i bk2: 0a 75716i bk3: 0a 75716i bk4: 0a 75717i bk5: 0a 75717i bk6: 0a 75718i bk7: 0a 75718i bk8: 0a 75719i bk9: 0a 75719i bk10: 8a 75690i bk11: 12a 75674i bk12: 0a 75715i bk13: 0a 75715i bk14: 0a 75716i bk15: 0a 75716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.28283e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75717 n_nop=75692 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0005811
n_activity=205 dram_eff=0.2146
bk0: 4a 75696i bk1: 0a 75716i bk2: 0a 75717i bk3: 0a 75717i bk4: 0a 75717i bk5: 0a 75717i bk6: 0a 75717i bk7: 0a 75718i bk8: 0a 75719i bk9: 0a 75719i bk10: 8a 75688i bk11: 10a 75682i bk12: 0a 75715i bk13: 0a 75715i bk14: 0a 75716i bk15: 0a 75716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000211313
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75717 n_nop=75690 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0006339
n_activity=196 dram_eff=0.2449
bk0: 4a 75696i bk1: 0a 75716i bk2: 0a 75716i bk3: 0a 75716i bk4: 0a 75717i bk5: 0a 75718i bk6: 0a 75718i bk7: 0a 75718i bk8: 0a 75718i bk9: 0a 75718i bk10: 12a 75677i bk11: 8a 75684i bk12: 0a 75715i bk13: 0a 75716i bk14: 0a 75717i bk15: 0a 75717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00031697
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75717 n_nop=75690 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0006339
n_activity=203 dram_eff=0.2365
bk0: 4a 75696i bk1: 0a 75716i bk2: 0a 75716i bk3: 0a 75716i bk4: 0a 75717i bk5: 0a 75718i bk6: 0a 75718i bk7: 0a 75718i bk8: 0a 75718i bk9: 0a 75718i bk10: 12a 75679i bk11: 8a 75686i bk12: 0a 75715i bk13: 0a 75716i bk14: 0a 75717i bk15: 0a 75717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000158485

========= L2 cache stats =========
L2_cache_bank[0]: Access = 233, Miss = 7, Miss_rate = 0.030, Pending_hits = 20, Reservation_fails = 528
L2_cache_bank[1]: Access = 226, Miss = 7, Miss_rate = 0.031, Pending_hits = 20, Reservation_fails = 594
L2_cache_bank[2]: Access = 175, Miss = 6, Miss_rate = 0.034, Pending_hits = 18, Reservation_fails = 332
L2_cache_bank[3]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 19, Reservation_fails = 286
L2_cache_bank[4]: Access = 217, Miss = 6, Miss_rate = 0.028, Pending_hits = 17, Reservation_fails = 291
L2_cache_bank[5]: Access = 230, Miss = 7, Miss_rate = 0.030, Pending_hits = 21, Reservation_fails = 318
L2_cache_bank[6]: Access = 175, Miss = 6, Miss_rate = 0.034, Pending_hits = 18, Reservation_fails = 430
L2_cache_bank[7]: Access = 160, Miss = 5, Miss_rate = 0.031, Pending_hits = 15, Reservation_fails = 218
L2_cache_bank[8]: Access = 318, Miss = 8, Miss_rate = 0.025, Pending_hits = 20, Reservation_fails = 495
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 195
L2_cache_bank[10]: Access = 290, Miss = 8, Miss_rate = 0.028, Pending_hits = 22, Reservation_fails = 465
L2_cache_bank[11]: Access = 140, Miss = 4, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 190
L2_total_cache_accesses = 2512
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0303
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1111
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2802
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 383
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1431
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9662
icnt_total_pkts_simt_to_mem=3559
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.42629
	minimum = 6
	maximum = 34
Network latency average = 8.80195
	minimum = 6
	maximum = 34
Slowest packet = 3910
Flit latency average = 7.65536
	minimum = 6
	maximum = 34
Slowest flit = 10462
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00229229
	minimum = 0.00175892 (at node 2)
	maximum = 0.00445226 (at node 23)
Accepted packet rate average = 0.00229229
	minimum = 0.00175892 (at node 2)
	maximum = 0.00445226 (at node 23)
Injected flit rate average = 0.00564116
	minimum = 0.00291321 (at node 5)
	maximum = 0.0147859 (at node 23)
Accepted flit rate average= 0.00564116
	minimum = 0.00307811 (at node 18)
	maximum = 0.00840983 (at node 11)
Injected packet length average = 2.46092
Accepted packet length average = 2.46092
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 33 min, 46 sec (2026 sec)
gpgpu_simulation_rate = 11400 (inst/sec)
gpgpu_simulation_rate = 28 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57363)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57363)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57363)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57363)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(2,1,0) tid=(12,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(0,2,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 57863  inst.: 23297069 (ipc=399.4) sim_rate=11254 (inst/sec) elapsed = 0:0:34:30 / Sat Apr 14 11:58:37 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,2,0) tid=(12,8,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,2,0) tid=(8,7,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(1,1,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 58363  inst.: 23551921 (ipc=454.6) sim_rate=11125 (inst/sec) elapsed = 0:0:35:17 / Sat Apr 14 11:59:24 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(5,4,0) tid=(12,9,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(4,5,0) tid=(12,3,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 58863  inst.: 23906557 (ipc=539.5) sim_rate=11037 (inst/sec) elapsed = 0:0:36:06 / Sat Apr 14 12:00:13 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(7,0,0) tid=(4,7,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(7,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(2,1,0) tid=(4,15,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(6,2,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 59363  inst.: 24299549 (ipc=601.1) sim_rate=10965 (inst/sec) elapsed = 0:0:36:56 / Sat Apr 14 12:01:03 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,3,0) tid=(0,4,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(3,1,0) tid=(7,15,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(6,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(5,2,0) tid=(5,15,0)
GPGPU-Sim uArch: cycles simulated: 59863  inst.: 24655475 (ipc=623.2) sim_rate=10885 (inst/sec) elapsed = 0:0:37:45 / Sat Apr 14 12:01:52 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(2,1,0) tid=(10,9,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,0,0) tid=(5,14,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(3,1,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 60363  inst.: 24931732 (ipc=611.5) sim_rate=10760 (inst/sec) elapsed = 0:0:38:37 / Sat Apr 14 12:02:44 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(4,2,0) tid=(2,6,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(5,1,0) tid=(6,11,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(6,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 60863  inst.: 25248781 (ipc=614.7) sim_rate=10653 (inst/sec) elapsed = 0:0:39:30 / Sat Apr 14 12:03:37 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(3,0,0) tid=(11,8,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(7,3,0) tid=(7,12,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(0,4,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 61363  inst.: 25569414 (ipc=618.0) sim_rate=10557 (inst/sec) elapsed = 0:0:40:22 / Sat Apr 14 12:04:29 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(5,1,0) tid=(9,1,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(3,5,0) tid=(9,7,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(3,3,0) tid=(2,8,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(4,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 61863  inst.: 25892323 (ipc=621.1) sim_rate=10457 (inst/sec) elapsed = 0:0:41:16 / Sat Apr 14 12:05:23 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(2,4,0) tid=(6,5,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(6,2,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 62363  inst.: 26104499 (ipc=601.4) sim_rate=10326 (inst/sec) elapsed = 0:0:42:08 / Sat Apr 14 12:06:15 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(0,0,0) tid=(11,9,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(2,4,0) tid=(8,10,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(7,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 62863  inst.: 26397298 (ipc=600.0) sim_rate=10227 (inst/sec) elapsed = 0:0:43:01 / Sat Apr 14 12:07:08 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(1,0,0) tid=(5,14,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(5,3,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 63363  inst.: 26631336 (ipc=589.0) sim_rate=10114 (inst/sec) elapsed = 0:0:43:53 / Sat Apr 14 12:08:00 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(3,0,0) tid=(6,10,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(2,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 63863  inst.: 26864281 (ipc=579.5) sim_rate=10027 (inst/sec) elapsed = 0:0:44:39 / Sat Apr 14 12:08:46 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(4,1,0) tid=(5,11,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(6,3,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 64363  inst.: 27096932 (ipc=571.4) sim_rate=9947 (inst/sec) elapsed = 0:0:45:24 / Sat Apr 14 12:09:31 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(5,3,0) tid=(5,1,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(3,1,0) tid=(0,4,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(2,3,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 64863  inst.: 27333674 (ipc=564.8) sim_rate=9864 (inst/sec) elapsed = 0:0:46:11 / Sat Apr 14 12:10:18 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(5,6,0) tid=(9,11,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(5,2,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 65363  inst.: 27598189 (ipc=562.6) sim_rate=9790 (inst/sec) elapsed = 0:0:46:59 / Sat Apr 14 12:11:06 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(0,5,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8324,57363), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8325,57363)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8336,57363), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8337,57363)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8375,57363), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8376,57363)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8397,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8397,57363), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8398,57363)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(1,3,0) tid=(5,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8419,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8447,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8451,57363), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 65863  inst.: 27863991 (ipc=560.8) sim_rate=9715 (inst/sec) elapsed = 0:0:47:48 / Sat Apr 14 12:11:55 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8514,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8516,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8541,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8571,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8573,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8591,57363), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(3,4,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8752,57363), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(4,4,0) tid=(11,4,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(7,7,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 66363  inst.: 28121601 (ipc=558.2) sim_rate=9640 (inst/sec) elapsed = 0:0:48:37 / Sat Apr 14 12:12:44 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(1,5,0) tid=(7,11,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(0,6,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 66863  inst.: 28365858 (ipc=554.6) sim_rate=9560 (inst/sec) elapsed = 0:0:49:27 / Sat Apr 14 12:13:34 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(3,4,0) tid=(4,9,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(1,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 67363  inst.: 28603051 (ipc=550.6) sim_rate=9480 (inst/sec) elapsed = 0:0:50:17 / Sat Apr 14 12:14:24 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10031,57363), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10068,57363), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10083,57363), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10127,57363), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10196,57363), 2 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(6,3,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10224,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10236,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10243,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10264,57363), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10309,57363), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10333,57363), 2 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10444,57363), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10453,57363), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10462,57363), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10476,57363), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 67863  inst.: 28823160 (ipc=545.3) sim_rate=9397 (inst/sec) elapsed = 0:0:51:07 / Sat Apr 14 12:15:14 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(4,6,0) tid=(12,6,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(3,7,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 68363  inst.: 29083699 (ipc=544.2) sim_rate=9327 (inst/sec) elapsed = 0:0:51:58 / Sat Apr 14 12:16:05 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(7,6,0) tid=(10,15,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 68863  inst.: 29340282 (ipc=542.9) sim_rate=9255 (inst/sec) elapsed = 0:0:52:50 / Sat Apr 14 12:16:57 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(2,7,0) tid=(3,7,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(2,6,0) tid=(9,11,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(6,5,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 69363  inst.: 29566339 (ipc=539.1) sim_rate=9176 (inst/sec) elapsed = 0:0:53:42 / Sat Apr 14 12:17:49 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(7,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,6,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 69863  inst.: 29783228 (ipc=534.9) sim_rate=9096 (inst/sec) elapsed = 0:0:54:34 / Sat Apr 14 12:18:41 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,7,0) tid=(5,12,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(3,5,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 70363  inst.: 29977527 (ipc=529.2) sim_rate=9013 (inst/sec) elapsed = 0:0:55:26 / Sat Apr 14 12:19:33 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13016,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13061,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13090,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13129,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13135,57363), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(7,5,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13321,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13337,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13358,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13435,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13476,57363), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 70863  inst.: 30141100 (ipc=521.8) sim_rate=8920 (inst/sec) elapsed = 0:0:56:19 / Sat Apr 14 12:20:26 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(7,5,0) tid=(11,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13584,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13585,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13630,57363), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13663,57363), 2 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(2,6,0) tid=(7,9,0)
GPGPU-Sim uArch: cycles simulated: 71363  inst.: 30299595 (ipc=514.4) sim_rate=8831 (inst/sec) elapsed = 0:0:57:11 / Sat Apr 14 12:21:18 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14078,57363), 2 CTAs running
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(6,5,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 71863  inst.: 30443823 (ipc=506.7) sim_rate=8738 (inst/sec) elapsed = 0:0:58:04 / Sat Apr 14 12:22:11 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14870,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(4,7,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14948,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72363  inst.: 30554996 (ipc=497.2) sim_rate=8641 (inst/sec) elapsed = 0:0:58:56 / Sat Apr 14 12:23:03 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15094,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15113,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15118,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15165,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15189,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15191,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15377,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15454,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72863  inst.: 30619711 (ipc=485.3) sim_rate=8586 (inst/sec) elapsed = 0:0:59:26 / Sat Apr 14 12:23:33 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15561,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(7,5,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 73363  inst.: 30667965 (ipc=473.2) sim_rate=8564 (inst/sec) elapsed = 0:0:59:41 / Sat Apr 14 12:23:48 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16090,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16364,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16366,57363), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16496,57363), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73863  inst.: 30706863 (ipc=461.2) sim_rate=8541 (inst/sec) elapsed = 0:0:59:55 / Sat Apr 14 12:24:02 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 74363  inst.: 30741480 (ipc=449.7) sim_rate=8518 (inst/sec) elapsed = 0:1:00:09 / Sat Apr 14 12:24:16 2018
GPGPU-Sim uArch: cycles simulated: 74863  inst.: 30772064 (ipc=438.6) sim_rate=8491 (inst/sec) elapsed = 0:1:00:24 / Sat Apr 14 12:24:31 2018
GPGPU-Sim uArch: cycles simulated: 75363  inst.: 30793156 (ipc=427.5) sim_rate=8464 (inst/sec) elapsed = 0:1:00:38 / Sat Apr 14 12:24:45 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18109,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18142,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18195,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 75863  inst.: 30796476 (ipc=416.2) sim_rate=8451 (inst/sec) elapsed = 0:1:00:44 / Sat Apr 14 12:24:51 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18550,57363), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 9.
Destroy streams for kernel 4: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18551
gpu_sim_insn = 7699119
gpu_ipc =     415.0245
gpu_tot_sim_cycle = 75914
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     405.6758
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 5504
gpu_stall_icnt2sh    = 8888
gpu_total_sim_rate=8451
RFC_cache:
	RFC_total_cache_accesses = 1733312
	RFC_total_cache_misses = 1050395
	RFC_total_cache_miss_rate = 0.6060
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8240
	L1I_total_cache_miss_rate = 0.0110
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 597, Miss = 104, Miss_rate = 0.174, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[1]: Access = 596, Miss = 105, Miss_rate = 0.176, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[2]: Access = 583, Miss = 101, Miss_rate = 0.173, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[3]: Access = 596, Miss = 104, Miss_rate = 0.174, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[4]: Access = 590, Miss = 104, Miss_rate = 0.176, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[5]: Access = 612, Miss = 107, Miss_rate = 0.175, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[6]: Access = 617, Miss = 110, Miss_rate = 0.178, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[7]: Access = 601, Miss = 107, Miss_rate = 0.178, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[8]: Access = 594, Miss = 108, Miss_rate = 0.182, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 108, Miss_rate = 0.179, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[10]: Access = 570, Miss = 106, Miss_rate = 0.186, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[11]: Access = 594, Miss = 108, Miss_rate = 0.182, Pending_hits = 92, Reservation_fails = 46
	L1D_cache_core[12]: Access = 610, Miss = 108, Miss_rate = 0.177, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[13]: Access = 588, Miss = 105, Miss_rate = 0.179, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[14]: Access = 574, Miss = 106, Miss_rate = 0.185, Pending_hits = 88, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1591
	L1D_total_cache_miss_rate = 0.1783
	L1D_total_cache_pending_hits = 1342
	L1D_total_cache_reservation_fails = 46
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 687981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1342
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1051957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 739104
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8240
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2579, 3181, 3543, 4118, 3793, 3541, 3180, 2816, 2316, 2681, 3045, 3299, 3299, 3045, 2681, 2316, 2316, 2682, 3048, 3305, 3305, 3048, 2682, 2316, 2316, 2682, 3046, 3300, 2978, 2787, 2171, 2079, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8454
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1562
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5034
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:190310	W0_Idle:97728	W0_Scoreboard:305522	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12496 {8:1562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4288 {8:536,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 212432 {136:1562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 72896 {136:536,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 815 
averagemflatency = 229 
max_icnt2mem_latency = 639 
max_icnt2sh_latency = 75913 
mrq_lat_table:62 	7 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1753 	653 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2317 	461 	133 	64 	69 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	469 	688 	349 	71 	0 	0 	0 	0 	0 	0 	179 	180 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4475         0         0         0         0         0         0         0         0      2154      2132         0         0         0         0 
dram[1]:      1296      6891         0         0         0         0         0         0         0         0      2153      2132         0         0         0         0 
dram[2]:      1618     12646         0         0         0         0         0         0         0         0      2166      2138         0         0         0         0 
dram[3]:      3343         0         0         0         0         0         0         0         0         0      2165      2143         0         0         0         0 
dram[4]:      4118         0         0         0         0         0         0         0         0         0      2122      2144         0         0         0         0 
dram[5]:      5390         0         0         0         0         0         0         0         0         0      2125      2149         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       10322      9242    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        9337      7892    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        8882      9233    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        8817      7319    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       14836     10436    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       12183      9766    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       599       575         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       423       503         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       459       598         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       365       393         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       815       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       541       562         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100204 n_nop=100168 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005589
n_activity=327 dram_eff=0.1713
bk0: 6a 100131i bk1: 4a 100181i bk2: 0a 100204i bk3: 0a 100204i bk4: 0a 100204i bk5: 0a 100204i bk6: 0a 100205i bk7: 0a 100205i bk8: 0a 100206i bk9: 0a 100206i bk10: 8a 100175i bk11: 10a 100169i bk12: 0a 100202i bk13: 0a 100202i bk14: 0a 100203i bk15: 0a 100203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129735
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100204 n_nop=100172 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0005589
n_activity=246 dram_eff=0.2276
bk0: 4a 100183i bk1: 4a 100183i bk2: 0a 100202i bk3: 0a 100204i bk4: 0a 100204i bk5: 0a 100205i bk6: 0a 100205i bk7: 0a 100205i bk8: 0a 100206i bk9: 0a 100206i bk10: 8a 100173i bk11: 12a 100149i bk12: 0a 100202i bk13: 0a 100202i bk14: 0a 100203i bk15: 0a 100203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000229532
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100204 n_nop=100174 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0005189
n_activity=245 dram_eff=0.2122
bk0: 4a 100184i bk1: 2a 100187i bk2: 0a 100203i bk3: 0a 100203i bk4: 0a 100204i bk5: 0a 100204i bk6: 0a 100205i bk7: 0a 100205i bk8: 0a 100206i bk9: 0a 100206i bk10: 8a 100177i bk11: 12a 100161i bk12: 0a 100202i bk13: 0a 100202i bk14: 0a 100203i bk15: 0a 100203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.99186e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100204 n_nop=100179 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0004391
n_activity=205 dram_eff=0.2146
bk0: 4a 100183i bk1: 0a 100203i bk2: 0a 100204i bk3: 0a 100204i bk4: 0a 100204i bk5: 0a 100204i bk6: 0a 100204i bk7: 0a 100205i bk8: 0a 100206i bk9: 0a 100206i bk10: 8a 100175i bk11: 10a 100169i bk12: 0a 100202i bk13: 0a 100202i bk14: 0a 100203i bk15: 0a 100203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000159674
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100204 n_nop=100177 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.000479
n_activity=196 dram_eff=0.2449
bk0: 4a 100183i bk1: 0a 100203i bk2: 0a 100203i bk3: 0a 100203i bk4: 0a 100204i bk5: 0a 100205i bk6: 0a 100205i bk7: 0a 100205i bk8: 0a 100205i bk9: 0a 100205i bk10: 12a 100164i bk11: 8a 100171i bk12: 0a 100202i bk13: 0a 100203i bk14: 0a 100204i bk15: 0a 100204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000239511
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100204 n_nop=100177 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.000479
n_activity=203 dram_eff=0.2365
bk0: 4a 100183i bk1: 0a 100203i bk2: 0a 100203i bk3: 0a 100203i bk4: 0a 100204i bk5: 0a 100205i bk6: 0a 100205i bk7: 0a 100205i bk8: 0a 100205i bk9: 0a 100205i bk10: 12a 100166i bk11: 8a 100173i bk12: 0a 100202i bk13: 0a 100203i bk14: 0a 100204i bk15: 0a 100204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000119756

========= L2 cache stats =========
L2_cache_bank[0]: Access = 285, Miss = 7, Miss_rate = 0.025, Pending_hits = 20, Reservation_fails = 528
L2_cache_bank[1]: Access = 276, Miss = 7, Miss_rate = 0.025, Pending_hits = 20, Reservation_fails = 594
L2_cache_bank[2]: Access = 209, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 332
L2_cache_bank[3]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 19, Reservation_fails = 286
L2_cache_bank[4]: Access = 270, Miss = 6, Miss_rate = 0.022, Pending_hits = 17, Reservation_fails = 291
L2_cache_bank[5]: Access = 282, Miss = 7, Miss_rate = 0.025, Pending_hits = 21, Reservation_fails = 318
L2_cache_bank[6]: Access = 209, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 430
L2_cache_bank[7]: Access = 194, Miss = 5, Miss_rate = 0.026, Pending_hits = 15, Reservation_fails = 218
L2_cache_bank[8]: Access = 399, Miss = 8, Miss_rate = 0.020, Pending_hits = 20, Reservation_fails = 495
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 195
L2_cache_bank[10]: Access = 358, Miss = 8, Miss_rate = 0.022, Pending_hits = 22, Reservation_fails = 465
L2_cache_bank[11]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 190
L2_total_cache_accesses = 3069
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2802
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 471
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1431
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11491
icnt_total_pkts_simt_to_mem=4465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.24955
	minimum = 6
	maximum = 34
Network latency average = 8.68312
	minimum = 6
	maximum = 34
Slowest packet = 5036
Flit latency average = 7.52578
	minimum = 6
	maximum = 34
Slowest flit = 13233
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0022241
	minimum = 0.00172497 (at node 26)
	maximum = 0.00436634 (at node 23)
Accepted packet rate average = 0.0022241
	minimum = 0.00172497 (at node 26)
	maximum = 0.00436634 (at node 23)
Injected flit rate average = 0.00546042
	minimum = 0.00291089 (at node 13)
	maximum = 0.0145006 (at node 23)
Accepted flit rate average= 0.00546042
	minimum = 0.00301871 (at node 18)
	maximum = 0.00743895 (at node 9)
Injected packet length average = 2.45512
Accepted packet length average = 2.45512
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 44 sec (3644 sec)
gpgpu_simulation_rate = 8451 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75914)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75914)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75914)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75914)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,0,0) tid=(11,9,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(5,3,0) tid=(11,15,0)
GPGPU-Sim uArch: cycles simulated: 76414  inst.: 30996252 (ipc=399.6) sim_rate=8381 (inst/sec) elapsed = 0:1:01:38 / Sat Apr 14 12:25:45 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(1,1,0) tid=(11,9,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(5,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(1,2,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 76914  inst.: 31248404 (ipc=451.9) sim_rate=8326 (inst/sec) elapsed = 0:1:02:33 / Sat Apr 14 12:26:40 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(7,1,0) tid=(15,2,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(0,2,0) tid=(15,9,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(2,3,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 77414  inst.: 31600824 (ipc=536.2) sim_rate=8296 (inst/sec) elapsed = 0:1:03:29 / Sat Apr 14 12:27:36 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(0,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(3,0,0) tid=(3,10,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(4,5,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 77914  inst.: 31993528 (ipc=598.5) sim_rate=8277 (inst/sec) elapsed = 0:1:04:25 / Sat Apr 14 12:28:32 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(6,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(0,2,0) tid=(7,8,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(1,0,0) tid=(4,10,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(4,1,0) tid=(5,13,0)
GPGPU-Sim uArch: cycles simulated: 78414  inst.: 32354749 (ipc=623.3) sim_rate=8249 (inst/sec) elapsed = 0:1:05:22 / Sat Apr 14 12:29:29 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(0,2,0) tid=(10,1,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(2,4,0) tid=(0,14,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(1,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 78914  inst.: 32625657 (ipc=609.7) sim_rate=8199 (inst/sec) elapsed = 0:1:06:19 / Sat Apr 14 12:30:26 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(7,2,0) tid=(14,15,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(7,0,0) tid=(9,1,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 79414  inst.: 32949784 (ipc=615.2) sim_rate=8163 (inst/sec) elapsed = 0:1:07:16 / Sat Apr 14 12:31:23 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(3,5,0) tid=(3,9,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(5,0,0) tid=(4,12,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(6,3,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 79914  inst.: 33261151 (ipc=616.2) sim_rate=8124 (inst/sec) elapsed = 0:1:08:14 / Sat Apr 14 12:32:21 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(2,0,0) tid=(14,9,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(4,5,0) tid=(0,15,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(1,5,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 80414  inst.: 33585172 (ipc=619.7) sim_rate=8088 (inst/sec) elapsed = 0:1:09:12 / Sat Apr 14 12:33:19 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(1,1,0) tid=(10,7,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(4,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 80914  inst.: 33806121 (ipc=601.9) sim_rate=8029 (inst/sec) elapsed = 0:1:10:10 / Sat Apr 14 12:34:17 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(4,5,0) tid=(12,4,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(1,5,0) tid=(9,6,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(5,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 81414  inst.: 34093721 (ipc=599.5) sim_rate=7986 (inst/sec) elapsed = 0:1:11:09 / Sat Apr 14 12:35:16 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(5,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(4,3,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 81914  inst.: 34327435 (ipc=588.5) sim_rate=7929 (inst/sec) elapsed = 0:1:12:09 / Sat Apr 14 12:36:16 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(1,3,0) tid=(12,4,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(0,0,0) tid=(7,9,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(0,0,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 82414  inst.: 34566534 (ipc=580.0) sim_rate=7875 (inst/sec) elapsed = 0:1:13:09 / Sat Apr 14 12:37:16 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(2,3,0) tid=(11,10,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 82914  inst.: 34788458 (ipc=570.3) sim_rate=7819 (inst/sec) elapsed = 0:1:14:09 / Sat Apr 14 12:38:16 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(0,1,0) tid=(10,8,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(2,3,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 83414  inst.: 35025452 (ipc=563.9) sim_rate=7766 (inst/sec) elapsed = 0:1:15:10 / Sat Apr 14 12:39:17 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(7,6,0) tid=(14,9,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(6,3,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 83914  inst.: 35285912 (ipc=561.2) sim_rate=7717 (inst/sec) elapsed = 0:1:16:12 / Sat Apr 14 12:40:19 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(6,1,0) tid=(9,9,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8323,75914), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8324,75914)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8332,75914), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8333,75914)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8341,75914), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8342,75914)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8370,75914), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8371,75914)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(1,5,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8444,75914), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 84414  inst.: 35553836 (ipc=559.7) sim_rate=7670 (inst/sec) elapsed = 0:1:17:15 / Sat Apr 14 12:41:22 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8518,75914), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8531,75914), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8532,75914), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8547,75914), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8560,75914), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8564,75914), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(4,4,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8588,75914), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8637,75914), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8689,75914), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8763,75914), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(4,6,0) tid=(12,4,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(6,5,0) tid=(14,9,0)
GPGPU-Sim uArch: cycles simulated: 84914  inst.: 35814957 (ipc=557.6) sim_rate=7625 (inst/sec) elapsed = 0:1:18:17 / Sat Apr 14 12:42:24 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(2,7,0) tid=(2,3,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(6,3,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 85414  inst.: 36064603 (ipc=554.5) sim_rate=7575 (inst/sec) elapsed = 0:1:19:21 / Sat Apr 14 12:43:28 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(2,5,0) tid=(1,5,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9900,75914), 2 CTAs running
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(1,7,0) tid=(2,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9979,75914), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 85914  inst.: 36295551 (ipc=549.9) sim_rate=7523 (inst/sec) elapsed = 0:1:20:24 / Sat Apr 14 12:44:31 2018
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10031,75914), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10066,75914), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10164,75914), 2 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(3,4,0) tid=(1,9,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10222,75914), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10269,75914), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10303,75914), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10303,75914), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10354,75914), 2 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(2,6,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10464,75914), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10477,75914), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10499,75914), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 86414  inst.: 36516235 (ipc=544.7) sim_rate=7470 (inst/sec) elapsed = 0:1:21:28 / Sat Apr 14 12:45:35 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10546,75914), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10586,75914), 2 CTAs running
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(0,5,0) tid=(15,8,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(1,7,0) tid=(4,12,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(0,7,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 86914  inst.: 36772479 (ipc=543.3) sim_rate=7424 (inst/sec) elapsed = 0:1:22:33 / Sat Apr 14 12:46:40 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(2,7,0) tid=(13,9,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(4,7,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 87414  inst.: 37036477 (ipc=542.6) sim_rate=7380 (inst/sec) elapsed = 0:1:23:38 / Sat Apr 14 12:47:45 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(3,5,0) tid=(8,15,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(3,4,0) tid=(9,7,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(2,6,0) tid=(12,15,0)
GPGPU-Sim uArch: cycles simulated: 87914  inst.: 37258113 (ipc=538.5) sim_rate=7329 (inst/sec) elapsed = 0:1:24:43 / Sat Apr 14 12:48:50 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(1,5,0) tid=(10,15,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(0,4,0) tid=(11,15,0)
GPGPU-Sim uArch: cycles simulated: 88414  inst.: 37477323 (ipc=534.5) sim_rate=7278 (inst/sec) elapsed = 0:1:25:49 / Sat Apr 14 12:49:56 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(2,4,0) tid=(11,1,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(3,7,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 88914  inst.: 37665899 (ipc=528.4) sim_rate=7221 (inst/sec) elapsed = 0:1:26:56 / Sat Apr 14 12:51:03 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13046,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13058,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13061,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13069,75914), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(1,6,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13295,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13341,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13341,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13380,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13387,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13419,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13427,75914), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13439,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13440,75914), 2 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(2,6,0) tid=(4,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13495,75914), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 89414  inst.: 37834786 (ipc=521.4) sim_rate=7162 (inst/sec) elapsed = 0:1:28:02 / Sat Apr 14 12:52:09 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13552,75914), 2 CTAs running
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(4,7,0) tid=(1,14,0)
GPGPU-Sim uArch: cycles simulated: 89914  inst.: 37993857 (ipc=514.1) sim_rate=7102 (inst/sec) elapsed = 0:1:29:09 / Sat Apr 14 12:53:16 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(6,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(3,7,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 90414  inst.: 38139092 (ipc=506.4) sim_rate=7043 (inst/sec) elapsed = 0:1:30:15 / Sat Apr 14 12:54:22 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,7,0) tid=(5,8,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14996,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 90914  inst.: 38259573 (ipc=497.5) sim_rate=6979 (inst/sec) elapsed = 0:1:31:22 / Sat Apr 14 12:55:29 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15089,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15091,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15099,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15133,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15141,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15163,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15236,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(5,5,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15460,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 91414  inst.: 38323626 (ipc=485.6) sim_rate=6940 (inst/sec) elapsed = 0:1:32:02 / Sat Apr 14 12:56:09 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15521,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15560,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 91914  inst.: 38375466 (ipc=473.7) sim_rate=6925 (inst/sec) elapsed = 0:1:32:21 / Sat Apr 14 12:56:28 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16216,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16452,75914), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16474,75914), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 92414  inst.: 38411438 (ipc=461.5) sim_rate=6909 (inst/sec) elapsed = 0:1:32:39 / Sat Apr 14 12:56:46 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(6,7,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16516,75914), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 92914  inst.: 38446247 (ipc=450.0) sim_rate=6892 (inst/sec) elapsed = 0:1:32:58 / Sat Apr 14 12:57:05 2018
GPGPU-Sim uArch: cycles simulated: 93414  inst.: 38479211 (ipc=439.0) sim_rate=6876 (inst/sec) elapsed = 0:1:33:16 / Sat Apr 14 12:57:23 2018
GPGPU-Sim uArch: cycles simulated: 93914  inst.: 38495363 (ipc=427.7) sim_rate=6857 (inst/sec) elapsed = 0:1:33:34 / Sat Apr 14 12:57:41 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18079,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18122,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18189,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18200,75914), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 5.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18201
gpu_sim_insn = 7699119
gpu_ipc =     423.0053
gpu_tot_sim_cycle = 94115
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     409.0272
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 5505
gpu_stall_icnt2sh    = 9041
gpu_total_sim_rate=6849
RFC_cache:
	RFC_total_cache_accesses = 2166640
	RFC_total_cache_misses = 1312585
	RFC_total_cache_miss_rate = 0.6058
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9133
	L1I_total_cache_miss_rate = 0.0098
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 737, Miss = 121, Miss_rate = 0.164, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[1]: Access = 738, Miss = 122, Miss_rate = 0.165, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[2]: Access = 725, Miss = 118, Miss_rate = 0.163, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[3]: Access = 760, Miss = 122, Miss_rate = 0.161, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[4]: Access = 757, Miss = 120, Miss_rate = 0.159, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[5]: Access = 782, Miss = 125, Miss_rate = 0.160, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[6]: Access = 759, Miss = 125, Miss_rate = 0.165, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 745, Miss = 123, Miss_rate = 0.165, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[8]: Access = 738, Miss = 125, Miss_rate = 0.169, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[9]: Access = 744, Miss = 124, Miss_rate = 0.167, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[10]: Access = 730, Miss = 121, Miss_rate = 0.166, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[11]: Access = 740, Miss = 122, Miss_rate = 0.165, Pending_hits = 96, Reservation_fails = 46
	L1D_cache_core[12]: Access = 754, Miss = 122, Miss_rate = 0.162, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[13]: Access = 734, Miss = 121, Miss_rate = 0.165, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[14]: Access = 712, Miss = 120, Miss_rate = 0.169, Pending_hits = 95, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1831
	L1D_total_cache_miss_rate = 0.1641
	L1D_total_cache_pending_hits = 1438
	L1D_total_cache_reservation_fails = 46
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 860782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1314380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 925047
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9133
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3079, 3850, 4302, 4940, 4615, 4300, 3849, 3395, 2895, 3350, 3804, 4121, 4121, 3804, 3350, 2895, 2895, 3351, 3807, 4127, 4127, 3807, 3351, 2895, 2895, 3352, 3806, 4123, 3478, 3287, 2671, 2579, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1795
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6281
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:234221	W0_Idle:114545	W0_Scoreboard:375690	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14360 {8:1795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 4984 {8:623,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 244120 {136:1795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 84728 {136:623,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 815 
averagemflatency = 216 
max_icnt2mem_latency = 639 
max_icnt2sh_latency = 94114 
mrq_lat_table:62 	7 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2225 	653 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2814 	520 	136 	64 	69 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	624 	765 	350 	71 	0 	0 	0 	0 	0 	0 	179 	180 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	96 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4475         0         0         0         0         0         0         0         0      2154      2132         0         0         0         0 
dram[1]:      1296      6891         0         0         0         0         0         0         0         0      2153      2132         0         0         0         0 
dram[2]:      1618     12646         0         0         0         0         0         0         0         0      2166      2138         0         0         0         0 
dram[3]:      3343         0         0         0         0         0         0         0         0         0      2165      2143         0         0         0         0 
dram[4]:      4118         0         0         0         0         0         0         0         0         0      2122      2144         0         0         0         0 
dram[5]:      5390         0         0         0         0         0         0         0         0         0      2125      2149         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       11535     10371    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       10560      8742    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       10098     10029    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       10031      8295    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       16430     11629    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       13836     10932    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       599       575         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       423       503         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       459       598         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       365       393         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       815       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       541       562         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124229 n_nop=124193 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004508
n_activity=327 dram_eff=0.1713
bk0: 6a 124156i bk1: 4a 124206i bk2: 0a 124229i bk3: 0a 124229i bk4: 0a 124229i bk5: 0a 124229i bk6: 0a 124230i bk7: 0a 124230i bk8: 0a 124231i bk9: 0a 124231i bk10: 8a 124200i bk11: 10a 124194i bk12: 0a 124227i bk13: 0a 124227i bk14: 0a 124228i bk15: 0a 124228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104645
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124229 n_nop=124197 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0004508
n_activity=246 dram_eff=0.2276
bk0: 4a 124208i bk1: 4a 124208i bk2: 0a 124227i bk3: 0a 124229i bk4: 0a 124229i bk5: 0a 124230i bk6: 0a 124230i bk7: 0a 124230i bk8: 0a 124231i bk9: 0a 124231i bk10: 8a 124198i bk11: 12a 124174i bk12: 0a 124227i bk13: 0a 124227i bk14: 0a 124228i bk15: 0a 124228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000185142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124229 n_nop=124199 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0004186
n_activity=245 dram_eff=0.2122
bk0: 4a 124209i bk1: 2a 124212i bk2: 0a 124228i bk3: 0a 124228i bk4: 0a 124229i bk5: 0a 124229i bk6: 0a 124230i bk7: 0a 124230i bk8: 0a 124231i bk9: 0a 124231i bk10: 8a 124202i bk11: 12a 124186i bk12: 0a 124227i bk13: 0a 124227i bk14: 0a 124228i bk15: 0a 124228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.21986e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124229 n_nop=124204 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0003542
n_activity=205 dram_eff=0.2146
bk0: 4a 124208i bk1: 0a 124228i bk2: 0a 124229i bk3: 0a 124229i bk4: 0a 124229i bk5: 0a 124229i bk6: 0a 124229i bk7: 0a 124230i bk8: 0a 124231i bk9: 0a 124231i bk10: 8a 124200i bk11: 10a 124194i bk12: 0a 124227i bk13: 0a 124227i bk14: 0a 124228i bk15: 0a 124228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000128794
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124229 n_nop=124202 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003864
n_activity=196 dram_eff=0.2449
bk0: 4a 124208i bk1: 0a 124228i bk2: 0a 124228i bk3: 0a 124228i bk4: 0a 124229i bk5: 0a 124230i bk6: 0a 124230i bk7: 0a 124230i bk8: 0a 124230i bk9: 0a 124230i bk10: 12a 124189i bk11: 8a 124196i bk12: 0a 124227i bk13: 0a 124228i bk14: 0a 124229i bk15: 0a 124229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000193192
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124229 n_nop=124202 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003864
n_activity=203 dram_eff=0.2365
bk0: 4a 124208i bk1: 0a 124228i bk2: 0a 124228i bk3: 0a 124228i bk4: 0a 124229i bk5: 0a 124230i bk6: 0a 124230i bk7: 0a 124230i bk8: 0a 124230i bk9: 0a 124230i bk10: 12a 124191i bk11: 8a 124198i bk12: 0a 124227i bk13: 0a 124228i bk14: 0a 124229i bk15: 0a 124229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.65958e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 338, Miss = 7, Miss_rate = 0.021, Pending_hits = 20, Reservation_fails = 528
L2_cache_bank[1]: Access = 330, Miss = 7, Miss_rate = 0.021, Pending_hits = 20, Reservation_fails = 594
L2_cache_bank[2]: Access = 243, Miss = 6, Miss_rate = 0.025, Pending_hits = 18, Reservation_fails = 332
L2_cache_bank[3]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 19, Reservation_fails = 286
L2_cache_bank[4]: Access = 322, Miss = 6, Miss_rate = 0.019, Pending_hits = 17, Reservation_fails = 291
L2_cache_bank[5]: Access = 333, Miss = 7, Miss_rate = 0.021, Pending_hits = 21, Reservation_fails = 318
L2_cache_bank[6]: Access = 243, Miss = 6, Miss_rate = 0.025, Pending_hits = 18, Reservation_fails = 430
L2_cache_bank[7]: Access = 228, Miss = 5, Miss_rate = 0.022, Pending_hits = 15, Reservation_fails = 218
L2_cache_bank[8]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 20, Reservation_fails = 495
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 195
L2_cache_bank[10]: Access = 425, Miss = 8, Miss_rate = 0.019, Pending_hits = 22, Reservation_fails = 465
L2_cache_bank[11]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 12, Reservation_fails = 190
L2_total_cache_accesses = 3628
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0209
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2802
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 558
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1431
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13330
icnt_total_pkts_simt_to_mem=5373
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.17263
	minimum = 6
	maximum = 34
Network latency average = 8.58497
	minimum = 6
	maximum = 34
Slowest packet = 6139
Flit latency average = 7.37677
	minimum = 6
	maximum = 34
Slowest flit = 15957
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00227501
	minimum = 0.00175815 (at node 26)
	maximum = 0.0044503 (at node 23)
Accepted packet rate average = 0.00227501
	minimum = 0.00175815 (at node 26)
	maximum = 0.0044503 (at node 23)
Injected flit rate average = 0.00558984
	minimum = 0.00296687 (at node 12)
	maximum = 0.0147794 (at node 23)
Accepted flit rate average= 0.00558984
	minimum = 0.00307675 (at node 18)
	maximum = 0.00813142 (at node 5)
Injected packet length average = 2.45707
Accepted packet length average = 2.45707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 33 min, 40 sec (5620 sec)
gpgpu_simulation_rate = 6849 (inst/sec)
gpgpu_simulation_rate = 16 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94115)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94115)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94115)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94115)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,6,0) tid=(10,0,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(1,0,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 94615  inst.: 38695211 (ipc=399.2) sim_rate=6802 (inst/sec) elapsed = 0:1:34:48 / Sat Apr 14 12:58:55 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,0,0) tid=(10,4,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(5,1,0) tid=(10,4,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(1,2,0) tid=(2,8,0)
GPGPU-Sim uArch: cycles simulated: 95115  inst.: 38952983 (ipc=457.4) sim_rate=6767 (inst/sec) elapsed = 0:1:35:56 / Sat Apr 14 13:00:03 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(3,2,0) tid=(10,8,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(4,2,0) tid=(10,6,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(1,4,0) tid=(14,2,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 95615  inst.: 39307807 (ipc=541.5) sim_rate=6748 (inst/sec) elapsed = 0:1:37:05 / Sat Apr 14 13:01:12 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(1,0,0) tid=(14,9,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(3,1,0) tid=(10,7,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(5,2,0) tid=(14,6,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(5,2,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 96115  inst.: 39698251 (ipc=601.3) sim_rate=6734 (inst/sec) elapsed = 0:1:38:15 / Sat Apr 14 13:02:22 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(3,0,0) tid=(9,5,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(2,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(4,0,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 96615  inst.: 40054482 (ipc=623.6) sim_rate=6716 (inst/sec) elapsed = 0:1:39:24 / Sat Apr 14 13:03:31 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(3,2,0) tid=(5,8,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(7,1,0) tid=(2,11,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(2,1,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 97115  inst.: 40328730 (ipc=611.0) sim_rate=6683 (inst/sec) elapsed = 0:1:40:34 / Sat Apr 14 13:04:41 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(6,1,0) tid=(10,9,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(3,1,0) tid=(11,3,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(6,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 97615  inst.: 40645612 (ipc=614.3) sim_rate=6657 (inst/sec) elapsed = 0:1:41:45 / Sat Apr 14 13:05:52 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(4,4,0) tid=(15,7,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(1,5,0) tid=(9,13,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(2,0,0) tid=(10,15,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(5,4,0) tid=(13,11,0)
GPGPU-Sim uArch: cycles simulated: 98115  inst.: 40965824 (ipc=617.6) sim_rate=6633 (inst/sec) elapsed = 0:1:42:56 / Sat Apr 14 13:07:03 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(5,4,0) tid=(4,1,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(7,3,0) tid=(7,14,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(5,1,0) tid=(12,8,0)
GPGPU-Sim uArch: cycles simulated: 98615  inst.: 41285089 (ipc=619.9) sim_rate=6607 (inst/sec) elapsed = 0:1:44:08 / Sat Apr 14 13:08:15 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(1,2,0) tid=(10,3,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(6,0,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 99115  inst.: 41502750 (ipc=601.4) sim_rate=6566 (inst/sec) elapsed = 0:1:45:20 / Sat Apr 14 13:09:27 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(6,0,0) tid=(5,8,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(5,1,0) tid=(5,11,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(4,3,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 99615  inst.: 41794434 (ipc=599.8) sim_rate=6538 (inst/sec) elapsed = 0:1:46:32 / Sat Apr 14 13:10:39 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(6,1,0) tid=(12,2,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(5,3,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 100115  inst.: 42029778 (ipc=589.0) sim_rate=6501 (inst/sec) elapsed = 0:1:47:45 / Sat Apr 14 13:11:52 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(1,4,0) tid=(3,10,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 100615  inst.: 42261714 (ipc=579.4) sim_rate=6464 (inst/sec) elapsed = 0:1:48:58 / Sat Apr 14 13:13:05 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(2,3,0) tid=(4,4,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(4,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 101115  inst.: 42490068 (ipc=570.6) sim_rate=6426 (inst/sec) elapsed = 0:1:50:12 / Sat Apr 14 13:14:19 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(2,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(5,6,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 101615  inst.: 42717459 (ipc=562.9) sim_rate=6389 (inst/sec) elapsed = 0:1:51:26 / Sat Apr 14 13:15:33 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(1,1,0) tid=(10,10,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(0,7,0) tid=(9,4,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(1,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 102115  inst.: 42986383 (ipc=561.3) sim_rate=6357 (inst/sec) elapsed = 0:1:52:41 / Sat Apr 14 13:16:48 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(0,0,0) tid=(12,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8217,94115), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8218,94115)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8304,94115), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8305,94115)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8360,94115), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8361,94115)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8379,94115), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8380,94115)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8381,94115), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8415,94115), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8421,94115), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8457,94115), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8495,94115), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8499,94115), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 102615  inst.: 43249421 (ipc=559.3) sim_rate=6325 (inst/sec) elapsed = 0:1:53:57 / Sat Apr 14 13:18:04 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8532,94115), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8552,94115), 3 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(7,7,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8558,94115), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8561,94115), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8569,94115), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(6,2,0) tid=(8,7,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(7,1,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 103115  inst.: 43513606 (ipc=557.6) sim_rate=6294 (inst/sec) elapsed = 0:1:55:13 / Sat Apr 14 13:19:20 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(0,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(5,6,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 103615  inst.: 43761943 (ipc=554.4) sim_rate=6261 (inst/sec) elapsed = 0:1:56:29 / Sat Apr 14 13:20:36 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(4,3,0) tid=(6,8,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(1,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(4,5,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9990,94115), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104115  inst.: 43997700 (ipc=550.2) sim_rate=6226 (inst/sec) elapsed = 0:1:57:46 / Sat Apr 14 13:21:53 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10045,94115), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10080,94115), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10090,94115), 2 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(2,7,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10142,94115), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10228,94115), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10252,94115), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10262,94115), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10277,94115), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10335,94115), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10341,94115), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(6,4,0) tid=(4,10,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10379,94115), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10386,94115), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104615  inst.: 44214727 (ipc=544.7) sim_rate=6189 (inst/sec) elapsed = 0:1:59:03 / Sat Apr 14 13:23:10 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10543,94115), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10575,94115), 3 CTAs running
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(5,6,0) tid=(9,14,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(2,6,0) tid=(9,8,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(4,5,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 105115  inst.: 44463639 (ipc=542.5) sim_rate=6159 (inst/sec) elapsed = 0:2:00:19 / Sat Apr 14 13:24:26 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(2,6,0) tid=(13,5,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(6,7,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 105615  inst.: 44718979 (ipc=541.2) sim_rate=6128 (inst/sec) elapsed = 0:2:01:37 / Sat Apr 14 13:25:44 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(3,6,0) tid=(8,8,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(2,7,0) tid=(3,5,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(0,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 106115  inst.: 44943633 (ipc=537.3) sim_rate=6094 (inst/sec) elapsed = 0:2:02:55 / Sat Apr 14 13:27:02 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(0,4,0) tid=(9,11,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(3,6,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 106615  inst.: 45168331 (ipc=533.8) sim_rate=6060 (inst/sec) elapsed = 0:2:04:13 / Sat Apr 14 13:28:20 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(3,6,0) tid=(2,15,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(1,6,0) tid=(10,8,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12901,94115), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 107115  inst.: 45355860 (ipc=527.7) sim_rate=6021 (inst/sec) elapsed = 0:2:05:32 / Sat Apr 14 13:29:39 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13013,94115), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13020,94115), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13036,94115), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13055,94115), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13100,94115), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(6,5,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13224,94115), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13349,94115), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13363,94115), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13419,94115), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13451,94115), 2 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(0,6,0) tid=(4,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13498,94115), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 107615  inst.: 45530240 (ipc=521.1) sim_rate=5982 (inst/sec) elapsed = 0:2:06:51 / Sat Apr 14 13:30:58 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13503,94115), 1 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(5,6,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13906,94115), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13994,94115), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 108115  inst.: 45679806 (ipc=513.2) sim_rate=5940 (inst/sec) elapsed = 0:2:08:10 / Sat Apr 14 13:32:17 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(2,6,0) tid=(9,10,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(4,7,0) tid=(8,13,0)
GPGPU-Sim uArch: cycles simulated: 108615  inst.: 45826093 (ipc=505.6) sim_rate=5898 (inst/sec) elapsed = 0:2:09:29 / Sat Apr 14 13:33:36 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(1,7,0) tid=(11,15,0)
GPGPU-Sim uArch: cycles simulated: 109115  inst.: 45948270 (ipc=496.8) sim_rate=5854 (inst/sec) elapsed = 0:2:10:49 / Sat Apr 14 13:34:56 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15019,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15062,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15065,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15120,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15211,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15238,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(0,7,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15451,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15496,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109615  inst.: 46020618 (ipc=485.5) sim_rate=5821 (inst/sec) elapsed = 0:2:11:45 / Sat Apr 14 13:35:52 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15549,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15555,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15563,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15867,94115), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 110115  inst.: 46069591 (ipc=473.4) sim_rate=5810 (inst/sec) elapsed = 0:2:12:08 / Sat Apr 14 13:36:15 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16105,94115), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16171,94115), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(5,7,0) tid=(12,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16403,94115), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 110615  inst.: 46106201 (ipc=461.2) sim_rate=5799 (inst/sec) elapsed = 0:2:12:30 / Sat Apr 14 13:36:37 2018
GPGPU-Sim uArch: cycles simulated: 111115  inst.: 46137192 (ipc=449.5) sim_rate=5788 (inst/sec) elapsed = 0:2:12:51 / Sat Apr 14 13:36:58 2018
GPGPU-Sim uArch: cycles simulated: 111615  inst.: 46170472 (ipc=438.6) sim_rate=5776 (inst/sec) elapsed = 0:2:13:13 / Sat Apr 14 13:37:20 2018
GPGPU-Sim uArch: cycles simulated: 112115  inst.: 46190702 (ipc=427.5) sim_rate=5763 (inst/sec) elapsed = 0:2:13:35 / Sat Apr 14 13:37:42 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18027,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18145,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18242,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(5,7,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 112615  inst.: 46194714 (ipc=416.2) sim_rate=5757 (inst/sec) elapsed = 0:2:13:43 / Sat Apr 14 13:37:50 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18610,94115), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 6.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18611
gpu_sim_insn = 7699119
gpu_ipc =     413.6865
gpu_tot_sim_cycle = 112726
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     409.7964
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 5506
gpu_stall_icnt2sh    = 9201
gpu_total_sim_rate=5757
RFC_cache:
	RFC_total_cache_accesses = 2599968
	RFC_total_cache_misses = 1574666
	RFC_total_cache_miss_rate = 0.6056
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10053
	L1I_total_cache_miss_rate = 0.0090
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 881, Miss = 134, Miss_rate = 0.152, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[1]: Access = 902, Miss = 137, Miss_rate = 0.152, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[2]: Access = 867, Miss = 132, Miss_rate = 0.152, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[3]: Access = 900, Miss = 138, Miss_rate = 0.153, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 903, Miss = 137, Miss_rate = 0.152, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 926, Miss = 142, Miss_rate = 0.153, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[6]: Access = 929, Miss = 143, Miss_rate = 0.154, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[7]: Access = 907, Miss = 141, Miss_rate = 0.155, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[8]: Access = 878, Miss = 141, Miss_rate = 0.161, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[9]: Access = 886, Miss = 140, Miss_rate = 0.158, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[10]: Access = 872, Miss = 137, Miss_rate = 0.157, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 882, Miss = 140, Miss_rate = 0.159, Pending_hits = 102, Reservation_fails = 46
	L1D_cache_core[12]: Access = 897, Miss = 138, Miss_rate = 0.154, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 880, Miss = 137, Miss_rate = 0.156, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[14]: Access = 876, Miss = 134, Miss_rate = 0.153, Pending_hits = 104, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2071
	L1D_total_cache_miss_rate = 0.1547
	L1D_total_cache_pending_hits = 1528
	L1D_total_cache_reservation_fails = 46
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1033701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1576691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110963
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10053
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3579, 4350, 4802, 5762, 5437, 5059, 4518, 3974, 3474, 4019, 4563, 4943, 4943, 4563, 4019, 3474, 3474, 4020, 4566, 4949, 4949, 4566, 4020, 3474, 3474, 4022, 4566, 4946, 4301, 4047, 3171, 3079, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10948
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2025
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7528
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:277855	W0_Idle:131295	W0_Scoreboard:448750	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16200 {8:2025,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5704 {8:713,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 275400 {136:2025,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 96968 {136:713,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 815 
averagemflatency = 207 
max_icnt2mem_latency = 639 
max_icnt2sh_latency = 112725 
mrq_lat_table:62 	7 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2694 	653 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3310 	580 	139 	64 	69 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	752 	867 	350 	71 	0 	0 	0 	0 	0 	0 	179 	180 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	119 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4475         0         0         0         0         0         0         0         0      2154      2132         0         0         0         0 
dram[1]:      1296      6891         0         0         0         0         0         0         0         0      2153      2132         0         0         0         0 
dram[2]:      1618     12646         0         0         0         0         0         0         0         0      2166      2138         0         0         0         0 
dram[3]:      3343         0         0         0         0         0         0         0         0         0      2165      2143         0         0         0         0 
dram[4]:      4118         0         0         0         0         0         0         0         0         0      2122      2144         0         0         0         0 
dram[5]:      5390         0         0         0         0         0         0         0         0         0      2125      2149         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       12752     11391    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       11782      9595    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       11335     10824    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       11253      9289    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       18041     12827    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       15527     12085    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       599       575         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       423       503         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       459       598         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       365       393         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       815       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       541       562         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148795 n_nop=148759 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003764
n_activity=327 dram_eff=0.1713
bk0: 6a 148722i bk1: 4a 148772i bk2: 0a 148795i bk3: 0a 148795i bk4: 0a 148795i bk5: 0a 148795i bk6: 0a 148796i bk7: 0a 148796i bk8: 0a 148797i bk9: 0a 148797i bk10: 8a 148766i bk11: 10a 148760i bk12: 0a 148793i bk13: 0a 148793i bk14: 0a 148794i bk15: 0a 148794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.73685e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148795 n_nop=148763 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003764
n_activity=246 dram_eff=0.2276
bk0: 4a 148774i bk1: 4a 148774i bk2: 0a 148793i bk3: 0a 148795i bk4: 0a 148795i bk5: 0a 148796i bk6: 0a 148796i bk7: 0a 148796i bk8: 0a 148797i bk9: 0a 148797i bk10: 8a 148764i bk11: 12a 148740i bk12: 0a 148793i bk13: 0a 148793i bk14: 0a 148794i bk15: 0a 148794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000154575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148795 n_nop=148765 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003495
n_activity=245 dram_eff=0.2122
bk0: 4a 148775i bk1: 2a 148778i bk2: 0a 148794i bk3: 0a 148794i bk4: 0a 148795i bk5: 0a 148795i bk6: 0a 148796i bk7: 0a 148796i bk8: 0a 148797i bk9: 0a 148797i bk10: 8a 148768i bk11: 12a 148752i bk12: 0a 148793i bk13: 0a 148793i bk14: 0a 148794i bk15: 0a 148794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.68826e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148795 n_nop=148770 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002957
n_activity=205 dram_eff=0.2146
bk0: 4a 148774i bk1: 0a 148794i bk2: 0a 148795i bk3: 0a 148795i bk4: 0a 148795i bk5: 0a 148795i bk6: 0a 148795i bk7: 0a 148796i bk8: 0a 148797i bk9: 0a 148797i bk10: 8a 148766i bk11: 10a 148760i bk12: 0a 148793i bk13: 0a 148793i bk14: 0a 148794i bk15: 0a 148794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00010753
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148795 n_nop=148768 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003226
n_activity=196 dram_eff=0.2449
bk0: 4a 148774i bk1: 0a 148794i bk2: 0a 148794i bk3: 0a 148794i bk4: 0a 148795i bk5: 0a 148796i bk6: 0a 148796i bk7: 0a 148796i bk8: 0a 148796i bk9: 0a 148796i bk10: 12a 148755i bk11: 8a 148762i bk12: 0a 148793i bk13: 0a 148794i bk14: 0a 148795i bk15: 0a 148795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000161296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148795 n_nop=148768 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003226
n_activity=203 dram_eff=0.2365
bk0: 4a 148774i bk1: 0a 148794i bk2: 0a 148794i bk3: 0a 148794i bk4: 0a 148795i bk5: 0a 148796i bk6: 0a 148796i bk7: 0a 148796i bk8: 0a 148796i bk9: 0a 148796i bk10: 12a 148757i bk11: 8a 148764i bk12: 0a 148793i bk13: 0a 148794i bk14: 0a 148795i bk15: 0a 148795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.06479e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 391, Miss = 7, Miss_rate = 0.018, Pending_hits = 20, Reservation_fails = 528
L2_cache_bank[1]: Access = 381, Miss = 7, Miss_rate = 0.018, Pending_hits = 20, Reservation_fails = 594
L2_cache_bank[2]: Access = 277, Miss = 6, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 332
L2_cache_bank[3]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 19, Reservation_fails = 286
L2_cache_bank[4]: Access = 374, Miss = 6, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 291
L2_cache_bank[5]: Access = 386, Miss = 7, Miss_rate = 0.018, Pending_hits = 21, Reservation_fails = 318
L2_cache_bank[6]: Access = 277, Miss = 6, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 430
L2_cache_bank[7]: Access = 262, Miss = 5, Miss_rate = 0.019, Pending_hits = 15, Reservation_fails = 218
L2_cache_bank[8]: Access = 561, Miss = 8, Miss_rate = 0.014, Pending_hits = 20, Reservation_fails = 495
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 195
L2_cache_bank[10]: Access = 493, Miss = 8, Miss_rate = 0.016, Pending_hits = 22, Reservation_fails = 465
L2_cache_bank[11]: Access = 236, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 190
L2_total_cache_accesses = 4187
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0182
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2802
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 648
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1431
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15169
icnt_total_pkts_simt_to_mem=6281
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.35242
	minimum = 6
	maximum = 34
Network latency average = 8.71914
	minimum = 6
	maximum = 34
Slowest packet = 7261
Flit latency average = 7.60757
	minimum = 6
	maximum = 34
Slowest flit = 18708
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00222489
	minimum = 0.00171941 (at node 26)
	maximum = 0.00435226 (at node 23)
Accepted packet rate average = 0.00222489
	minimum = 0.00171941 (at node 26)
	maximum = 0.00435226 (at node 23)
Injected flit rate average = 0.0054667
	minimum = 0.00290151 (at node 10)
	maximum = 0.0144538 (at node 23)
Accepted flit rate average= 0.0054667
	minimum = 0.00300897 (at node 18)
	maximum = 0.00811348 (at node 7)
Injected packet length average = 2.45707
Accepted packet length average = 2.45707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 13 min, 43 sec (8023 sec)
gpgpu_simulation_rate = 5757 (inst/sec)
gpgpu_simulation_rate = 14 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112726)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112726)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112726)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112726)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(1,1,0) tid=(9,3,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,2,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 113226  inst.: 46394042 (ipc=398.7) sim_rate=5724 (inst/sec) elapsed = 0:2:15:04 / Sat Apr 14 13:39:11 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(6,4,0) tid=(9,5,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(2,2,0) tid=(1,9,0)
GPGPU-Sim uArch: cycles simulated: 113726  inst.: 46645442 (ipc=450.7) sim_rate=5698 (inst/sec) elapsed = 0:2:16:25 / Sat Apr 14 13:40:32 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(6,2,0) tid=(13,3,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(7,2,0) tid=(13,7,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(2,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 114226  inst.: 46954034 (ipc=506.2) sim_rate=5680 (inst/sec) elapsed = 0:2:17:46 / Sat Apr 14 13:41:53 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(3,5,0) tid=(1,2,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(3,2,0) tid=(13,6,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(6,2,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 114726  inst.: 47325278 (ipc=565.3) sim_rate=5669 (inst/sec) elapsed = 0:2:19:08 / Sat Apr 14 13:43:15 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(4,1,0) tid=(13,14,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(0,2,0) tid=(13,12,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(3,3,0) tid=(8,4,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(5,1,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 115226  inst.: 47690326 (ipc=598.2) sim_rate=5656 (inst/sec) elapsed = 0:2:20:31 / Sat Apr 14 13:44:38 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(5,1,0) tid=(12,7,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(6,0,0) tid=(4,12,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(5,4,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 115726  inst.: 47989810 (ipc=598.4) sim_rate=5637 (inst/sec) elapsed = 0:2:21:53 / Sat Apr 14 13:46:00 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(1,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(3,0,0) tid=(10,13,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 116226  inst.: 48311710 (ipc=604.9) sim_rate=5620 (inst/sec) elapsed = 0:2:23:16 / Sat Apr 14 13:47:23 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(3,5,0) tid=(10,2,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(4,4,0) tid=(12,8,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(2,0,0) tid=(5,12,0)
GPGPU-Sim uArch: cycles simulated: 116726  inst.: 48602020 (ipc=601.8) sim_rate=5599 (inst/sec) elapsed = 0:2:24:40 / Sat Apr 14 13:48:47 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(2,0,0) tid=(7,9,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(4,2,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4291,112726), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(4292,112726)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4295,112726), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(4296,112726)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4304,112726), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(4305,112726)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4329,112726), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(4330,112726)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4414,112726), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117226  inst.: 48915615 (ipc=604.6) sim_rate=5582 (inst/sec) elapsed = 0:2:26:03 / Sat Apr 14 13:50:10 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(7,2,0) tid=(11,6,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(1,3,0) tid=(8,7,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(2,0,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 117726  inst.: 49179461 (ipc=596.9) sim_rate=5558 (inst/sec) elapsed = 0:2:27:28 / Sat Apr 14 13:51:35 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(4,5,0) tid=(3,12,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(5,6,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5301,112726), 2 CTAs running
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(7,2,0) tid=(10,15,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5387,112726), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118226  inst.: 49499896 (ipc=600.9) sim_rate=5541 (inst/sec) elapsed = 0:2:28:53 / Sat Apr 14 13:53:00 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(3,1,0) tid=(10,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5560,112726), 3 CTAs running
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(7,1,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5894,112726), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(3,3,0) tid=(12,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5917,112726), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118726  inst.: 49772764 (ipc=596.3) sim_rate=5519 (inst/sec) elapsed = 0:2:30:18 / Sat Apr 14 13:54:25 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6036,112726), 3 CTAs running
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(1,7,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6141,112726), 3 CTAs running
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(2,6,0) tid=(13,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6303,112726), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6329,112726), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(4,2,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6429,112726), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6455,112726), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6491,112726), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 119226  inst.: 50078889 (ipc=597.6) sim_rate=5500 (inst/sec) elapsed = 0:2:31:44 / Sat Apr 14 13:55:51 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(5,6,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6542,112726), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6548,112726), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6703,112726), 2 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(7,5,0) tid=(11,2,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(1,5,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6909,112726), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6919,112726), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 119726  inst.: 50370104 (ipc=596.5) sim_rate=5480 (inst/sec) elapsed = 0:2:33:10 / Sat Apr 14 13:57:17 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7007,112726), 2 CTAs running
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(3,4,0) tid=(9,13,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7175,112726), 3 CTAs running
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,4,0) tid=(9,11,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7334,112726), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7348,112726), 1 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(7,7,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 120226  inst.: 50660053 (ipc=595.4) sim_rate=5460 (inst/sec) elapsed = 0:2:34:37 / Sat Apr 14 13:58:44 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7548,112726), 2 CTAs running
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(3,7,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7621,112726), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7673,112726), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7695,112726), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7724,112726), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7741,112726), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7753,112726), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(4,7,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7763,112726), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7803,112726), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7807,112726), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7926,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(0,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 120726  inst.: 50903224 (ipc=588.6) sim_rate=5436 (inst/sec) elapsed = 0:2:36:03 / Sat Apr 14 14:00:10 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(4,7,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8170,112726), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8179,112726), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8189,112726), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8190,112726), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8249,112726), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8281,112726), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8303,112726), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8326,112726), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(2,7,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8367,112726), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8498,112726), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121226  inst.: 51149444 (ipc=582.9) sim_rate=5415 (inst/sec) elapsed = 0:2:37:25 / Sat Apr 14 14:01:32 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(5,6,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8600,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8649,112726), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8773,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(1,7,0) tid=(4,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8868,112726), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121726  inst.: 51340452 (ipc=571.7) sim_rate=5393 (inst/sec) elapsed = 0:2:38:39 / Sat Apr 14 14:02:46 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(2,6,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9229,112726), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9348,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(7,6,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9448,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122226  inst.: 51497336 (ipc=558.2) sim_rate=5371 (inst/sec) elapsed = 0:2:39:48 / Sat Apr 14 14:03:55 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9502,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9503,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9517,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9521,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9555,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9610,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9614,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9733,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122726  inst.: 51542012 (ipc=534.7) sim_rate=5365 (inst/sec) elapsed = 0:2:40:06 / Sat Apr 14 14:04:13 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10058,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10450,112726), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 7.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10451
gpu_sim_insn = 5361506
gpu_ipc =     513.0137
gpu_tot_sim_cycle = 123177
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     418.5540
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5507
gpu_stall_icnt2sh    = 9275
gpu_total_sim_rate=5365
RFC_cache:
	RFC_total_cache_accesses = 2855126
	RFC_total_cache_misses = 1731514
	RFC_total_cache_miss_rate = 0.6065
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 10932
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 905, Miss = 141, Miss_rate = 0.156, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[1]: Access = 902, Miss = 137, Miss_rate = 0.152, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[2]: Access = 895, Miss = 138, Miss_rate = 0.154, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[3]: Access = 975, Miss = 153, Miss_rate = 0.157, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 988, Miss = 154, Miss_rate = 0.156, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1006, Miss = 158, Miss_rate = 0.157, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1003, Miss = 159, Miss_rate = 0.159, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[7]: Access = 951, Miss = 151, Miss_rate = 0.159, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[8]: Access = 886, Miss = 143, Miss_rate = 0.161, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[9]: Access = 886, Miss = 140, Miss_rate = 0.158, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[10]: Access = 914, Miss = 145, Miss_rate = 0.159, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 962, Miss = 153, Miss_rate = 0.159, Pending_hits = 103, Reservation_fails = 46
	L1D_cache_core[12]: Access = 982, Miss = 153, Miss_rate = 0.156, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 964, Miss = 153, Miss_rate = 0.159, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[14]: Access = 945, Miss = 151, Miss_rate = 0.160, Pending_hits = 104, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2229
	L1D_total_cache_miss_rate = 0.1574
	L1D_total_cache_pending_hits = 1529
	L1D_total_cache_reservation_fails = 46
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1132514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1733687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224249
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10932
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4318, 5089, 5541, 6501, 6176, 5798, 5257, 4713, 3915, 4552, 5096, 5476, 5476, 5096, 4381, 3836, 3836, 4382, 4928, 5311, 5311, 4928, 4382, 3836, 3836, 4384, 4928, 5308, 4663, 4409, 3533, 3441, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11376
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2173
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7956
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:306643	W0_Idle:142528	W0_Scoreboard:479114	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17384 {8:2173,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6312 {8:789,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 295528 {136:2173,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107304 {136:789,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 815 
averagemflatency = 202 
max_icnt2mem_latency = 639 
max_icnt2sh_latency = 120533 
mrq_lat_table:62 	7 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2968 	653 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3578 	655 	146 	64 	69 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	844 	921 	352 	71 	0 	0 	0 	0 	0 	0 	179 	180 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	127 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4475         0         0         0         0         0         0         0         0      2154      2132         0         0         0         0 
dram[1]:      1296      6891         0         0         0         0         0         0         0         0      2153      2132         0         0         0         0 
dram[2]:      1618     12646         0         0         0         0         0         0         0         0      2166      2138         0         0         0         0 
dram[3]:      3343         0         0         0         0         0         0         0         0         0      2165      2143         0         0         0         0 
dram[4]:      4118         0         0         0         0         0         0         0         0         0      2122      2144         0         0         0         0 
dram[5]:      5390         0         0         0         0         0         0         0         0         0      2125      2149         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       13484     12032    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       12553     10073    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       12028     11314    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       11981      9888    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       18848     13614    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       16530     12780    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       599       575         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       423       503         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       459       598         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       365       393         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       815       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       541       562         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162554 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003444
n_activity=327 dram_eff=0.1713
bk0: 6a 162517i bk1: 4a 162567i bk2: 0a 162590i bk3: 0a 162590i bk4: 0a 162590i bk5: 0a 162590i bk6: 0a 162591i bk7: 0a 162591i bk8: 0a 162592i bk9: 0a 162592i bk10: 8a 162561i bk11: 10a 162555i bk12: 0a 162588i bk13: 0a 162588i bk14: 0a 162589i bk15: 0a 162589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.99557e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162558 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003444
n_activity=246 dram_eff=0.2276
bk0: 4a 162569i bk1: 4a 162569i bk2: 0a 162588i bk3: 0a 162590i bk4: 0a 162590i bk5: 0a 162591i bk6: 0a 162591i bk7: 0a 162591i bk8: 0a 162592i bk9: 0a 162592i bk10: 8a 162559i bk11: 12a 162535i bk12: 0a 162588i bk13: 0a 162588i bk14: 0a 162589i bk15: 0a 162589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00014146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162560 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003198
n_activity=245 dram_eff=0.2122
bk0: 4a 162570i bk1: 2a 162573i bk2: 0a 162589i bk3: 0a 162589i bk4: 0a 162590i bk5: 0a 162590i bk6: 0a 162591i bk7: 0a 162591i bk8: 0a 162592i bk9: 0a 162592i bk10: 8a 162563i bk11: 12a 162547i bk12: 0a 162588i bk13: 0a 162588i bk14: 0a 162589i bk15: 0a 162589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.46018e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162565 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002706
n_activity=205 dram_eff=0.2146
bk0: 4a 162569i bk1: 0a 162589i bk2: 0a 162590i bk3: 0a 162590i bk4: 0a 162590i bk5: 0a 162590i bk6: 0a 162590i bk7: 0a 162591i bk8: 0a 162592i bk9: 0a 162592i bk10: 8a 162561i bk11: 10a 162555i bk12: 0a 162588i bk13: 0a 162588i bk14: 0a 162589i bk15: 0a 162589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.8407e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162563 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002952
n_activity=196 dram_eff=0.2449
bk0: 4a 162569i bk1: 0a 162589i bk2: 0a 162589i bk3: 0a 162589i bk4: 0a 162590i bk5: 0a 162591i bk6: 0a 162591i bk7: 0a 162591i bk8: 0a 162591i bk9: 0a 162591i bk10: 12a 162550i bk11: 8a 162557i bk12: 0a 162588i bk13: 0a 162589i bk14: 0a 162590i bk15: 0a 162590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000147611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162563 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002952
n_activity=203 dram_eff=0.2365
bk0: 4a 162569i bk1: 0a 162589i bk2: 0a 162589i bk3: 0a 162589i bk4: 0a 162590i bk5: 0a 162591i bk6: 0a 162591i bk7: 0a 162591i bk8: 0a 162591i bk9: 0a 162591i bk10: 12a 162552i bk11: 8a 162559i bk12: 0a 162588i bk13: 0a 162589i bk14: 0a 162590i bk15: 0a 162590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.38053e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 428, Miss = 7, Miss_rate = 0.016, Pending_hits = 20, Reservation_fails = 528
L2_cache_bank[1]: Access = 417, Miss = 7, Miss_rate = 0.017, Pending_hits = 20, Reservation_fails = 594
L2_cache_bank[2]: Access = 298, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 332
L2_cache_bank[3]: Access = 326, Miss = 8, Miss_rate = 0.025, Pending_hits = 19, Reservation_fails = 286
L2_cache_bank[4]: Access = 408, Miss = 6, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 291
L2_cache_bank[5]: Access = 421, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 318
L2_cache_bank[6]: Access = 297, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 430
L2_cache_bank[7]: Access = 282, Miss = 5, Miss_rate = 0.018, Pending_hits = 15, Reservation_fails = 218
L2_cache_bank[8]: Access = 609, Miss = 8, Miss_rate = 0.013, Pending_hits = 20, Reservation_fails = 495
L2_cache_bank[9]: Access = 263, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 195
L2_cache_bank[10]: Access = 533, Miss = 8, Miss_rate = 0.015, Pending_hits = 22, Reservation_fails = 465
L2_cache_bank[11]: Access = 255, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 190
L2_total_cache_accesses = 4537
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2802
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 724
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1431
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16415
icnt_total_pkts_simt_to_mem=6907
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1571
	minimum = 6
	maximum = 34
Network latency average = 9.35143
	minimum = 6
	maximum = 34
Slowest packet = 8378
Flit latency average = 8.05235
	minimum = 6
	maximum = 34
Slowest flit = 21454
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00248071
	minimum = 0.000287054 (at node 1)
	maximum = 0.00459286 (at node 23)
Accepted packet rate average = 0.00248071
	minimum = 0.000287054 (at node 1)
	maximum = 0.00459286 (at node 23)
Injected flit rate average = 0.00663413
	minimum = 0.000287054 (at node 1)
	maximum = 0.016075 (at node 23)
Accepted flit rate average= 0.00663413
	minimum = 0.00143527 (at node 1)
	maximum = 0.0114822 (at node 4)
Injected packet length average = 2.67429
Accepted packet length average = 2.67429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 40 min, 9 sec (9609 sec)
gpgpu_simulation_rate = 5365 (inst/sec)
gpgpu_simulation_rate = 12 (cycle/sec)
timer: 24954735391009
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 123177
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     418.5540
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5507
gpu_stall_icnt2sh    = 9275
gpu_total_sim_rate=5365
RFC_cache:
	RFC_total_cache_accesses = 2855126
	RFC_total_cache_misses = 1731514
	RFC_total_cache_miss_rate = 0.6065
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 10932
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 905, Miss = 141, Miss_rate = 0.156, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[1]: Access = 902, Miss = 137, Miss_rate = 0.152, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[2]: Access = 895, Miss = 138, Miss_rate = 0.154, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[3]: Access = 975, Miss = 153, Miss_rate = 0.157, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 988, Miss = 154, Miss_rate = 0.156, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1006, Miss = 158, Miss_rate = 0.157, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1003, Miss = 159, Miss_rate = 0.159, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[7]: Access = 951, Miss = 151, Miss_rate = 0.159, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[8]: Access = 886, Miss = 143, Miss_rate = 0.161, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[9]: Access = 886, Miss = 140, Miss_rate = 0.158, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[10]: Access = 914, Miss = 145, Miss_rate = 0.159, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 962, Miss = 153, Miss_rate = 0.159, Pending_hits = 103, Reservation_fails = 46
	L1D_cache_core[12]: Access = 982, Miss = 153, Miss_rate = 0.156, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 964, Miss = 153, Miss_rate = 0.159, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[14]: Access = 945, Miss = 151, Miss_rate = 0.160, Pending_hits = 104, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2229
	L1D_total_cache_miss_rate = 0.1574
	L1D_total_cache_pending_hits = 1529
	L1D_total_cache_reservation_fails = 46
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1132514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1733687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 46
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224249
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10932
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4318, 5089, 5541, 6501, 6176, 5798, 5257, 4713, 3915, 4552, 5096, 5476, 5476, 5096, 4381, 3836, 3836, 4382, 4928, 5311, 5311, 4928, 4382, 3836, 3836, 4384, 4928, 5308, 4663, 4409, 3533, 3441, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11376
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2173
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7956
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:306643	W0_Idle:142528	W0_Scoreboard:479114	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17384 {8:2173,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6312 {8:789,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 295528 {136:2173,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107304 {136:789,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 815 
averagemflatency = 202 
max_icnt2mem_latency = 639 
max_icnt2sh_latency = 120533 
mrq_lat_table:62 	7 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2968 	653 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3578 	655 	146 	64 	69 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	844 	921 	352 	71 	0 	0 	0 	0 	0 	0 	179 	180 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	127 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4475         0         0         0         0         0         0         0         0      2154      2132         0         0         0         0 
dram[1]:      1296      6891         0         0         0         0         0         0         0         0      2153      2132         0         0         0         0 
dram[2]:      1618     12646         0         0         0         0         0         0         0         0      2166      2138         0         0         0         0 
dram[3]:      3343         0         0         0         0         0         0         0         0         0      2165      2143         0         0         0         0 
dram[4]:      4118         0         0         0         0         0         0         0         0         0      2122      2144         0         0         0         0 
dram[5]:      5390         0         0         0         0         0         0         0         0         0      2125      2149         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       13484     12032    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       12553     10073    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       12028     11314    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       11981      9888    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       18848     13614    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       16530     12780    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       599       575         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       423       503         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       459       598         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       365       393         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       815       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       541       562         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162554 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003444
n_activity=327 dram_eff=0.1713
bk0: 6a 162517i bk1: 4a 162567i bk2: 0a 162590i bk3: 0a 162590i bk4: 0a 162590i bk5: 0a 162590i bk6: 0a 162591i bk7: 0a 162591i bk8: 0a 162592i bk9: 0a 162592i bk10: 8a 162561i bk11: 10a 162555i bk12: 0a 162588i bk13: 0a 162588i bk14: 0a 162589i bk15: 0a 162589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.99557e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162558 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003444
n_activity=246 dram_eff=0.2276
bk0: 4a 162569i bk1: 4a 162569i bk2: 0a 162588i bk3: 0a 162590i bk4: 0a 162590i bk5: 0a 162591i bk6: 0a 162591i bk7: 0a 162591i bk8: 0a 162592i bk9: 0a 162592i bk10: 8a 162559i bk11: 12a 162535i bk12: 0a 162588i bk13: 0a 162588i bk14: 0a 162589i bk15: 0a 162589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00014146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162560 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003198
n_activity=245 dram_eff=0.2122
bk0: 4a 162570i bk1: 2a 162573i bk2: 0a 162589i bk3: 0a 162589i bk4: 0a 162590i bk5: 0a 162590i bk6: 0a 162591i bk7: 0a 162591i bk8: 0a 162592i bk9: 0a 162592i bk10: 8a 162563i bk11: 12a 162547i bk12: 0a 162588i bk13: 0a 162588i bk14: 0a 162589i bk15: 0a 162589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.46018e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162565 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002706
n_activity=205 dram_eff=0.2146
bk0: 4a 162569i bk1: 0a 162589i bk2: 0a 162590i bk3: 0a 162590i bk4: 0a 162590i bk5: 0a 162590i bk6: 0a 162590i bk7: 0a 162591i bk8: 0a 162592i bk9: 0a 162592i bk10: 8a 162561i bk11: 10a 162555i bk12: 0a 162588i bk13: 0a 162588i bk14: 0a 162589i bk15: 0a 162589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.8407e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162563 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002952
n_activity=196 dram_eff=0.2449
bk0: 4a 162569i bk1: 0a 162589i bk2: 0a 162589i bk3: 0a 162589i bk4: 0a 162590i bk5: 0a 162591i bk6: 0a 162591i bk7: 0a 162591i bk8: 0a 162591i bk9: 0a 162591i bk10: 12a 162550i bk11: 8a 162557i bk12: 0a 162588i bk13: 0a 162589i bk14: 0a 162590i bk15: 0a 162590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000147611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162590 n_nop=162563 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002952
n_activity=203 dram_eff=0.2365
bk0: 4a 162569i bk1: 0a 162589i bk2: 0a 162589i bk3: 0a 162589i bk4: 0a 162590i bk5: 0a 162591i bk6: 0a 162591i bk7: 0a 162591i bk8: 0a 162591i bk9: 0a 162591i bk10: 12a 162552i bk11: 8a 162559i bk12: 0a 162588i bk13: 0a 162589i bk14: 0a 162590i bk15: 0a 162590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.38053e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 428, Miss = 7, Miss_rate = 0.016, Pending_hits = 20, Reservation_fails = 528
L2_cache_bank[1]: Access = 417, Miss = 7, Miss_rate = 0.017, Pending_hits = 20, Reservation_fails = 594
L2_cache_bank[2]: Access = 298, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 332
L2_cache_bank[3]: Access = 326, Miss = 8, Miss_rate = 0.025, Pending_hits = 19, Reservation_fails = 286
L2_cache_bank[4]: Access = 408, Miss = 6, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 291
L2_cache_bank[5]: Access = 421, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 318
L2_cache_bank[6]: Access = 297, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 430
L2_cache_bank[7]: Access = 282, Miss = 5, Miss_rate = 0.018, Pending_hits = 15, Reservation_fails = 218
L2_cache_bank[8]: Access = 609, Miss = 8, Miss_rate = 0.013, Pending_hits = 20, Reservation_fails = 495
L2_cache_bank[9]: Access = 263, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 195
L2_cache_bank[10]: Access = 533, Miss = 8, Miss_rate = 0.015, Pending_hits = 22, Reservation_fails = 465
L2_cache_bank[11]: Access = 255, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 190
L2_total_cache_accesses = 4537
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 214
L2_total_cache_reservation_fails = 4342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2802
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 724
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1431
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16415
icnt_total_pkts_simt_to_mem=6907
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
total_error=0.000000667
avg_error=0.000000001

PASSED
