\doxysection{CMSIS-\/\+DAP Hardware I/O Pin Access }
\hypertarget{group___d_a_p___config___port_i_o__gr}{}\label{group___d_a_p___config___port_i_o__gr}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga037d02e221d71916a83349d6572bf91d}{PORT\+\_\+\+JTAG\+\_\+\+SETUP}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga08369d48fb874acdfb40726edaa3d147}{PORT\+\_\+\+SWD\+\_\+\+SETUP}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_gaf31b342bc0fc5ad3669f43888466db61}{PORT\+\_\+\+OFF}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_gafc133887a94442c3bc4424909dff8512}{PIN\+\_\+\+SWCLK\+\_\+\+TCK\+\_\+\+IN}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga43481ea1fcc2e389761ccb78bf76b891}{PIN\+\_\+\+SWCLK\+\_\+\+TCK\+\_\+\+SET}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga9dcba97c6779b70dca02e51a36696a61}{PIN\+\_\+\+SWCLK\+\_\+\+TCK\+\_\+\+CLR}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_gaf127becf6c639beff822f83fbdef7761}{PIN\+\_\+\+SWDIO\+\_\+\+TMS\+\_\+\+IN}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_gaac7a2af102cc9fa9358d507c11cf9241}{PIN\+\_\+\+SWDIO\+\_\+\+TMS\+\_\+\+SET}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga04aa6eb6186f50bb1ea7d991870f8670}{PIN\+\_\+\+SWDIO\+\_\+\+TMS\+\_\+\+CLR}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga6873b9000f9ec322626ecc06664fb229}{PIN\+\_\+\+SWDIO\+\_\+\+IN}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga0c100894fc532bc05fc81f4128e06e23}{PIN\+\_\+\+SWDIO\+\_\+\+OUT}} (uint32\+\_\+t bit)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga130df1a24eef09b9e250e7e328f06e50}{PIN\+\_\+\+SWDIO\+\_\+\+OUT\+\_\+\+ENABLE}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga4873c485ca5e49efbb218f4f80a59a17}{PIN\+\_\+\+SWDIO\+\_\+\+OUT\+\_\+\+DISABLE}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga2cea243a2dbbece100f15a7f1fb04e5c}{PIN\+\_\+\+TDI\+\_\+\+IN}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_gad40bb9c760000dfda7c533d63af3b4fa}{PIN\+\_\+\+TDI\+\_\+\+OUT}} (uint32\+\_\+t bit)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_gace11527334bc4453e8407e44fc58f619}{PIN\+\_\+\+TDO\+\_\+\+IN}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_gabdce264d0e78ce31bcb2e91f97e49b2a}{PIN\+\_\+n\+TRST\+\_\+\+IN}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga190b2403a1bc0dc9a94b70622ed9de41}{PIN\+\_\+n\+TRST\+\_\+\+OUT}} (uint32\+\_\+t bit)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_ga401f5879824966071ba05fb1b4102626}{PIN\+\_\+n\+RESET\+\_\+\+IN}} (void)
\item 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void \mbox{\hyperlink{group___d_a_p___config___port_i_o__gr_gacfe405b75aefcdf7c06b2b426595ea0a}{PIN\+\_\+n\+RESET\+\_\+\+OUT}} (uint32\+\_\+t bit)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Standard I/O Pins of the CMSIS-\/\+DAP Hardware Debug Port support standard JTAG mode and Serial Wire Debug (SWD) mode. In SWD mode only 2 pins are required to implement the debug interface of a device. The following I/O Pins are provided\+:

\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{3}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ JTAG I/O Pin  }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ SWD I/O Pin  }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ CMSIS-\/\+DAP Hardware pin mode  }\\\cline{1-3}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ JTAG I/O Pin  }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ SWD I/O Pin  }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ CMSIS-\/\+DAP Hardware pin mode  }\\\cline{1-3}
\endhead
TCK\+: Test Clock  &SWCLK\+: Clock  &Output Push/\+Pull  \\\cline{1-3}
TMS\+: Test Mode Select  &SWDIO\+: Data I/O  &Output Push/\+Pull; Input (for receiving data)  \\\cline{1-3}
TDI\+: Test Data Input  &&Output Push/\+Pull  \\\cline{1-3}
TDO\+: Test Data Output  &&Input  \\\cline{1-3}
n\+TRST\+: Test Reset (optional)  &&Output Open Drain with pull-\/up resistor  \\\cline{1-3}
n\+RESET\+: Device Reset  &n\+RESET\+: Device Reset  &Output Open Drain with pull-\/up resistor  \\\cline{1-3}
\end{longtabu}
\hypertarget{group___d_a_p___config___port_i_o__gr_autotoc_md182}{}\doxysubsubsection{\texorpdfstring{DAP Hardware I/O Pin Access Functions}{DAP Hardware I/O Pin Access Functions}}\label{group___d_a_p___config___port_i_o__gr_autotoc_md182}
The various I/O Pins are accessed by functions that implement the Read, Write, Set, or Clear to these I/O Pins.

For the SWDIO I/O Pin there are additional functions that are called in SWD I/O mode only. This functions are provided to achieve faster I/O that is possible with some advanced GPIO peripherals that can independently write/read a single I/O pin without affecting any other pins of the same I/O port. The following SWDIO I/O Pin functions are provided\+:
\begin{DoxyItemize}
\item \doxylink{group___d_a_p___config___port_i_o__gr_ga130df1a24eef09b9e250e7e328f06e50}{PIN\+\_\+\+SWDIO\+\_\+\+OUT\+\_\+\+ENABLE} to enable the output mode from the DAP hardware.
\item \doxylink{group___d_a_p___config___port_i_o__gr_ga4873c485ca5e49efbb218f4f80a59a17}{PIN\+\_\+\+SWDIO\+\_\+\+OUT\+\_\+\+DISABLE} to enable the input mode to the DAP hardware.
\item \doxylink{group___d_a_p___config___port_i_o__gr_ga6873b9000f9ec322626ecc06664fb229}{PIN\+\_\+\+SWDIO\+\_\+\+IN} to read from the SWDIO I/O pin with utmost possible speed.
\item \doxylink{group___d_a_p___config___port_i_o__gr_ga0c100894fc532bc05fc81f4128e06e23}{PIN\+\_\+\+SWDIO\+\_\+\+OUT} to write to the SWDIO I/O pin with utmost possible speed. 
\end{DoxyItemize}

\label{doc-func-members}
\Hypertarget{group___d_a_p___config___port_i_o__gr_doc-func-members}
\doxysubsection{Function Documentation}
\Hypertarget{group___d_a_p___config___port_i_o__gr_ga401f5879824966071ba05fb1b4102626}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_nRESET\_IN@{PIN\_nRESET\_IN}}
\index{PIN\_nRESET\_IN@{PIN\_nRESET\_IN}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_nRESET\_IN()}{PIN\_nRESET\_IN()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga401f5879824966071ba05fb1b4102626} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t PIN\+\_\+n\+RESET\+\_\+\+IN (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

n\+RESET I/O pin\+: Get Input. \begin{DoxyReturn}{Returns}
Current status of the n\+RESET DAP hardware I/O pin. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00458}{458}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_gacfe405b75aefcdf7c06b2b426595ea0a}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_nRESET\_OUT@{PIN\_nRESET\_OUT}}
\index{PIN\_nRESET\_OUT@{PIN\_nRESET\_OUT}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_nRESET\_OUT()}{PIN\_nRESET\_OUT()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_gacfe405b75aefcdf7c06b2b426595ea0a} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void PIN\+\_\+n\+RESET\+\_\+\+OUT (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{bit}{}\end{DoxyParamCaption})}

n\+RESET I/O pin\+: Set Output. 
\begin{DoxyParams}{Parameters}
{\em bit} & target device hardware reset pin status\+:
\begin{DoxyItemize}
\item 0\+: issue a device hardware reset.
\item 1\+: release device hardware reset. 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00467}{467}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_gabdce264d0e78ce31bcb2e91f97e49b2a}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_nTRST\_IN@{PIN\_nTRST\_IN}}
\index{PIN\_nTRST\_IN@{PIN\_nTRST\_IN}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_nTRST\_IN()}{PIN\_nTRST\_IN()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_gabdce264d0e78ce31bcb2e91f97e49b2a} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t PIN\+\_\+n\+TRST\+\_\+\+IN (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

n\+TRST I/O pin\+: Get Input. \begin{DoxyReturn}{Returns}
Current status of the n\+TRST DAP hardware I/O pin. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00440}{440}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_ga190b2403a1bc0dc9a94b70622ed9de41}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_nTRST\_OUT@{PIN\_nTRST\_OUT}}
\index{PIN\_nTRST\_OUT@{PIN\_nTRST\_OUT}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_nTRST\_OUT()}{PIN\_nTRST\_OUT()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga190b2403a1bc0dc9a94b70622ed9de41} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void PIN\+\_\+n\+TRST\+\_\+\+OUT (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{bit}{}\end{DoxyParamCaption})}

n\+TRST I/O pin\+: Set Output. 
\begin{DoxyParams}{Parameters}
{\em bit} & JTAG TRST Test Reset pin status\+:
\begin{DoxyItemize}
\item 0\+: issue a JTAG TRST Test Reset.
\item 1\+: release JTAG TRST Test Reset. 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00449}{449}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_ga9dcba97c6779b70dca02e51a36696a61}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_SWCLK\_TCK\_CLR@{PIN\_SWCLK\_TCK\_CLR}}
\index{PIN\_SWCLK\_TCK\_CLR@{PIN\_SWCLK\_TCK\_CLR}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_SWCLK\_TCK\_CLR()}{PIN\_SWCLK\_TCK\_CLR()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga9dcba97c6779b70dca02e51a36696a61} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void PIN\+\_\+\+SWCLK\+\_\+\+TCK\+\_\+\+CLR (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

SWCLK/\+TCK I/O pin\+: Set Output to Low. Set the SWCLK/\+TCK DAP hardware I/O pin to low level. 

Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00349}{349}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_gafc133887a94442c3bc4424909dff8512}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_SWCLK\_TCK\_IN@{PIN\_SWCLK\_TCK\_IN}}
\index{PIN\_SWCLK\_TCK\_IN@{PIN\_SWCLK\_TCK\_IN}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_SWCLK\_TCK\_IN()}{PIN\_SWCLK\_TCK\_IN()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_gafc133887a94442c3bc4424909dff8512} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t PIN\+\_\+\+SWCLK\+\_\+\+TCK\+\_\+\+IN (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

SWCLK/\+TCK I/O pin\+: Get Input. \begin{DoxyReturn}{Returns}
Current status of the SWCLK/\+TCK DAP hardware I/O pin. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00335}{335}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_ga43481ea1fcc2e389761ccb78bf76b891}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_SWCLK\_TCK\_SET@{PIN\_SWCLK\_TCK\_SET}}
\index{PIN\_SWCLK\_TCK\_SET@{PIN\_SWCLK\_TCK\_SET}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_SWCLK\_TCK\_SET()}{PIN\_SWCLK\_TCK\_SET()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga43481ea1fcc2e389761ccb78bf76b891} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void PIN\+\_\+\+SWCLK\+\_\+\+TCK\+\_\+\+SET (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

SWCLK/\+TCK I/O pin\+: Set Output to High. Set the SWCLK/\+TCK DAP hardware I/O pin to high level. 

Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00342}{342}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_ga6873b9000f9ec322626ecc06664fb229}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_SWDIO\_IN@{PIN\_SWDIO\_IN}}
\index{PIN\_SWDIO\_IN@{PIN\_SWDIO\_IN}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_SWDIO\_IN()}{PIN\_SWDIO\_IN()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga6873b9000f9ec322626ecc06664fb229} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t PIN\+\_\+\+SWDIO\+\_\+\+IN (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

SWDIO I/O pin\+: Get Input (used in SWD mode only). \begin{DoxyReturn}{Returns}
Current status of the SWDIO DAP hardware I/O pin. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00380}{380}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_ga0c100894fc532bc05fc81f4128e06e23}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_SWDIO\_OUT@{PIN\_SWDIO\_OUT}}
\index{PIN\_SWDIO\_OUT@{PIN\_SWDIO\_OUT}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_SWDIO\_OUT()}{PIN\_SWDIO\_OUT()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga0c100894fc532bc05fc81f4128e06e23} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void PIN\+\_\+\+SWDIO\+\_\+\+OUT (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{bit}{}\end{DoxyParamCaption})}

SWDIO I/O pin\+: Set Output (used in SWD mode only). 
\begin{DoxyParams}{Parameters}
{\em bit} & Output value for the SWDIO DAP hardware I/O pin. \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00387}{387}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_ga4873c485ca5e49efbb218f4f80a59a17}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_SWDIO\_OUT\_DISABLE@{PIN\_SWDIO\_OUT\_DISABLE}}
\index{PIN\_SWDIO\_OUT\_DISABLE@{PIN\_SWDIO\_OUT\_DISABLE}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_SWDIO\_OUT\_DISABLE()}{PIN\_SWDIO\_OUT\_DISABLE()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga4873c485ca5e49efbb218f4f80a59a17} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void PIN\+\_\+\+SWDIO\+\_\+\+OUT\+\_\+\+DISABLE (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

SWDIO I/O pin\+: Switch to Input mode (used in SWD mode only). Configure the SWDIO DAP hardware I/O pin to input mode. This function is called prior \doxylink{group___d_a_p___config___port_i_o__gr_ga6873b9000f9ec322626ecc06664fb229}{PIN\+\_\+\+SWDIO\+\_\+\+IN} function calls. 

Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00403}{403}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_ga130df1a24eef09b9e250e7e328f06e50}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_SWDIO\_OUT\_ENABLE@{PIN\_SWDIO\_OUT\_ENABLE}}
\index{PIN\_SWDIO\_OUT\_ENABLE@{PIN\_SWDIO\_OUT\_ENABLE}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_SWDIO\_OUT\_ENABLE()}{PIN\_SWDIO\_OUT\_ENABLE()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga130df1a24eef09b9e250e7e328f06e50} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void PIN\+\_\+\+SWDIO\+\_\+\+OUT\+\_\+\+ENABLE (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

SWDIO I/O pin\+: Switch to Output mode (used in SWD mode only). Configure the SWDIO DAP hardware I/O pin to output mode. This function is called prior \doxylink{group___d_a_p___config___port_i_o__gr_ga0c100894fc532bc05fc81f4128e06e23}{PIN\+\_\+\+SWDIO\+\_\+\+OUT} function calls. 

Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00395}{395}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_ga04aa6eb6186f50bb1ea7d991870f8670}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_SWDIO\_TMS\_CLR@{PIN\_SWDIO\_TMS\_CLR}}
\index{PIN\_SWDIO\_TMS\_CLR@{PIN\_SWDIO\_TMS\_CLR}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_SWDIO\_TMS\_CLR()}{PIN\_SWDIO\_TMS\_CLR()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga04aa6eb6186f50bb1ea7d991870f8670} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void PIN\+\_\+\+SWDIO\+\_\+\+TMS\+\_\+\+CLR (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

SWDIO/\+TMS I/O pin\+: Set Output to Low. Set the SWDIO/\+TMS DAP hardware I/O pin to low level. 

Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00373}{373}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_gaf127becf6c639beff822f83fbdef7761}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_SWDIO\_TMS\_IN@{PIN\_SWDIO\_TMS\_IN}}
\index{PIN\_SWDIO\_TMS\_IN@{PIN\_SWDIO\_TMS\_IN}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_SWDIO\_TMS\_IN()}{PIN\_SWDIO\_TMS\_IN()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_gaf127becf6c639beff822f83fbdef7761} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t PIN\+\_\+\+SWDIO\+\_\+\+TMS\+\_\+\+IN (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

SWDIO/\+TMS I/O pin\+: Get Input. \begin{DoxyReturn}{Returns}
Current status of the SWDIO/\+TMS DAP hardware I/O pin. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00359}{359}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_gaac7a2af102cc9fa9358d507c11cf9241}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_SWDIO\_TMS\_SET@{PIN\_SWDIO\_TMS\_SET}}
\index{PIN\_SWDIO\_TMS\_SET@{PIN\_SWDIO\_TMS\_SET}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_SWDIO\_TMS\_SET()}{PIN\_SWDIO\_TMS\_SET()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_gaac7a2af102cc9fa9358d507c11cf9241} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void PIN\+\_\+\+SWDIO\+\_\+\+TMS\+\_\+\+SET (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

SWDIO/\+TMS I/O pin\+: Set Output to High. Set the SWDIO/\+TMS DAP hardware I/O pin to high level. 

Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00366}{366}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_ga2cea243a2dbbece100f15a7f1fb04e5c}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_TDI\_IN@{PIN\_TDI\_IN}}
\index{PIN\_TDI\_IN@{PIN\_TDI\_IN}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_TDI\_IN()}{PIN\_TDI\_IN()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga2cea243a2dbbece100f15a7f1fb04e5c} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t PIN\+\_\+\+TDI\+\_\+\+IN (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

TDI I/O pin\+: Get Input. \begin{DoxyReturn}{Returns}
Current status of the TDI DAP hardware I/O pin. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00413}{413}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_gad40bb9c760000dfda7c533d63af3b4fa}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_TDI\_OUT@{PIN\_TDI\_OUT}}
\index{PIN\_TDI\_OUT@{PIN\_TDI\_OUT}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_TDI\_OUT()}{PIN\_TDI\_OUT()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_gad40bb9c760000dfda7c533d63af3b4fa} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} void PIN\+\_\+\+TDI\+\_\+\+OUT (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{bit}{}\end{DoxyParamCaption})}

TDI I/O pin\+: Set Output. 
\begin{DoxyParams}{Parameters}
{\em bit} & Output value for the TDI DAP hardware I/O pin. \\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00420}{420}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_gace11527334bc4453e8407e44fc58f619}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PIN\_TDO\_IN@{PIN\_TDO\_IN}}
\index{PIN\_TDO\_IN@{PIN\_TDO\_IN}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PIN\_TDO\_IN()}{PIN\_TDO\_IN()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_gace11527334bc4453e8407e44fc58f619} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_ab904513442afdf77d4f8c74f23cbb040}{\+\_\+\+\_\+\+STATIC\+\_\+\+FORCEINLINE}} uint32\+\_\+t PIN\+\_\+\+TDO\+\_\+\+IN (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

TDO I/O pin\+: Get Input. \begin{DoxyReturn}{Returns}
Current status of the TDO DAP hardware I/O pin. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00430}{430}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_ga037d02e221d71916a83349d6572bf91d}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PORT\_JTAG\_SETUP@{PORT\_JTAG\_SETUP}}
\index{PORT\_JTAG\_SETUP@{PORT\_JTAG\_SETUP}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PORT\_JTAG\_SETUP()}{PORT\_JTAG\_SETUP()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga037d02e221d71916a83349d6572bf91d} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} void PORT\+\_\+\+JTAG\+\_\+\+SETUP (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

Setup JTAG I/O pins\+: TCK, TMS, TDI, TDO, n\+TRST, and n\+RESET. Configures the DAP Hardware I/O pins for JTAG mode\+:
\begin{DoxyItemize}
\item TCK, TMS, TDI, n\+TRST, n\+RESET to output mode and set to high level.
\item TDO to input mode. 
\end{DoxyItemize}

Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00308}{308}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_gaf31b342bc0fc5ad3669f43888466db61}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PORT\_OFF@{PORT\_OFF}}
\index{PORT\_OFF@{PORT\_OFF}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PORT\_OFF()}{PORT\_OFF()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_gaf31b342bc0fc5ad3669f43888466db61} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} void PORT\+\_\+\+OFF (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

Disable JTAG/\+SWD I/O Pins. Disables the DAP Hardware I/O pins which configures\+:
\begin{DoxyItemize}
\item TCK/\+SWCLK, TMS/\+SWDIO, TDI, TDO, n\+TRST, n\+RESET to High-\/Z mode. 
\end{DoxyItemize}

Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00325}{325}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

\Hypertarget{group___d_a_p___config___port_i_o__gr_ga08369d48fb874acdfb40726edaa3d147}\index{CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}!PORT\_SWD\_SETUP@{PORT\_SWD\_SETUP}}
\index{PORT\_SWD\_SETUP@{PORT\_SWD\_SETUP}!CMSIS-\/DAP Hardware I/O Pin Access@{CMSIS-\/DAP Hardware I/O Pin Access}}
\doxysubsubsection{\texorpdfstring{PORT\_SWD\_SETUP()}{PORT\_SWD\_SETUP()}}
{\footnotesize\ttfamily \label{group___d_a_p___config___port_i_o__gr_ga08369d48fb874acdfb40726edaa3d147} 
\mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} void PORT\+\_\+\+SWD\+\_\+\+SETUP (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}

Setup SWD I/O pins\+: SWCLK, SWDIO, and n\+RESET. Configures the DAP Hardware I/O pins for Serial Wire Debug (SWD) mode\+:
\begin{DoxyItemize}
\item SWCLK, SWDIO, n\+RESET to output mode and set to default high level.
\item TDI, n\+TRST to HighZ mode (pins are unused in SWD mode). 
\end{DoxyItemize}

Definition at line \mbox{\hyperlink{_d_a_p__config_8h_source_l00317}{317}} of file \mbox{\hyperlink{_d_a_p__config_8h_source}{DAP\+\_\+config.\+h}}.

