#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jun  2 17:41:10 2021
# Process ID: 10660
# Current directory: C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20252 C:\Users\apond\Documents\GF12_Testbed\projects\arm_testbench\arm_testbench.xpr
# Log file: C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/vivado.log
# Journal file: C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.xpr
update_compile_order -fileset sources_1
set_property board_part trenz.biz:te0803_4eg_1e_tebf0808:part0:2.0 [current_project]
open_bd_design {C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 [get_ips  arm_tb_bd_zynq_ultra_ps_e_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips arm_tb_bd_zynq_ultra_ps_e_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd]
catch { config_ip_cache -export [get_ips -all arm_tb_bd_zynq_ultra_ps_e_0_2] }
export_ip_user_files -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd]
launch_runs arm_tb_bd_zynq_ultra_ps_e_0_2_synth_1 -jobs 12
wait_on_run arm_tb_bd_zynq_ultra_ps_e_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd] -directory C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.ip_user_files -ipstatic_source_dir C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.cache/compile_simlib/modelsim} {questa=C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.cache/compile_simlib/questa} {riviera=C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.cache/compile_simlib/riviera} {activehdl=C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_emio_gpio_o] [get_bd_ports emio_gpio_o]
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
delete_bd_objs [get_bd_cells zynq_ultra_ps_e_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5}] [get_bd_cells axi_gpio_0]
set_property location {2 745 -559} [get_bd_cells axi_gpio_0]
set_property location {1 614 -542} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {32}] [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
undo
delete_bd_objs [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/dp_s_axis_audio_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5}] [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property pfm_name {} [get_files -all {C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd}]
write_hw_platform -fixed -include_bit -force -file C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_tb_bd_wrapper.xsa
open_bd_design {C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd}
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_LPD] [get_bd_nets zynq_ultra_ps_e_0_pl_resetn0] [get_bd_cells zynq_ultra_ps_e_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
delete_bd_objs [get_bd_cells zynq_ultra_ps_e_0]
set_property board_part trenz.biz:te0803_2eg_1e:part0:1.0 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {arm_tb_bd_rst_ps8_0_99M_0 arm_tb_bd_ps8_0_axi_periph_1 arm_tb_bd_axi_gpio_0_1}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {arm_tb_bd_rst_ps8_0_99M_0 arm_tb_bd_ps8_0_axi_periph_1 arm_tb_bd_axi_gpio_0_1}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_gpio_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_ps8_0_99M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_LPD]
endgroup
save_bd_design
generate_target all [get_files  C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd]
catch { config_ip_cache -export [get_ips -all arm_tb_bd_axi_gpio_0_1] }
catch { config_ip_cache -export [get_ips -all arm_tb_bd_rst_ps8_0_99M_0] }
catch { config_ip_cache -export [get_ips -all arm_tb_bd_zynq_ultra_ps_e_0_5] }
catch { config_ip_cache -export [get_ips -all arm_tb_bd_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd]
launch_runs arm_tb_bd_axi_gpio_0_1_synth_1 arm_tb_bd_rst_ps8_0_99M_0_synth_1 arm_tb_bd_zynq_ultra_ps_e_0_5_synth_1 arm_tb_bd_auto_pc_0_synth_1 -jobs 12
wait_on_run arm_tb_bd_axi_gpio_0_1_synth_1
wait_on_run arm_tb_bd_rst_ps8_0_99M_0_synth_1
wait_on_run arm_tb_bd_zynq_ultra_ps_e_0_5_synth_1
wait_on_run arm_tb_bd_auto_pc_0_synth_1
export_simulation -of_objects [get_files C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd] -directory C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.ip_user_files -ipstatic_source_dir C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.cache/compile_simlib/modelsim} {questa=C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.cache/compile_simlib/questa} {riviera=C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.cache/compile_simlib/riviera} {activehdl=C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property pfm_name {} [get_files -all {C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_testbench.srcs/sources_1/bd/arm_tb_bd/arm_tb_bd.bd}]
write_hw_platform -fixed -include_bit -force -file C:/Users/apond/Documents/GF12_Testbed/projects/arm_testbench/arm_tb_bd_wrapper.xsa
