
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack max 654.44

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: r_i[13] (input port clocked by core_clock)
Endpoint: u1_o_r[13]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 v input external delay
     1    1.16    0.00    0.00  200.00 v r_i[13] (in)
                                         r_i[13] (net)
                  0.31    0.10  200.10 v input41/A (BUFx3_ASAP7_75t_R)
     2    1.16    5.28   10.33  210.43 v input41/Y (BUFx3_ASAP7_75t_R)
                                         net41 (net)
                  5.28    0.04  210.48 v _1123_/B (AND3x1_ASAP7_75t_R)
     1    0.72    6.56   12.26  222.73 v _1123_/Y (AND3x1_ASAP7_75t_R)
                                         _0258_ (net)
                  6.56    0.06  222.80 v u1_o_r[13]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                222.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.62    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.95    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   25.87   46.64   32.43   32.73 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 47.16    2.78   35.51 ^ clkbuf_4_5_0_clk/A (BUFx10_ASAP7_75t_R)
    15    9.89   13.35   26.53   62.04 ^ clkbuf_4_5_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_5_0_clk (net)
                 13.90    1.44   63.48 ^ u1_o_r[13]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00   63.48   clock reconvergence pessimism
                         12.02   75.50   library hold time
                                 75.50   data required time
-----------------------------------------------------------------------------
                                 75.50   data required time
                               -222.80   data arrival time
-----------------------------------------------------------------------------
                                147.30   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_i[32] (input port clocked by core_clock)
Endpoint: l_o_r[11]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 ^ input external delay
     1    1.05    0.00    0.00  200.00 ^ r_i[32] (in)
                                         r_i[32] (net)
                  0.20    0.06  200.06 ^ input62/A (BUFx3_ASAP7_75t_R)
     3    3.05    9.47   11.90  211.96 ^ input62/Y (BUFx3_ASAP7_75t_R)
                                         net62 (net)
                  9.50    0.29  212.25 ^ _0735_/C (NOR3x1_ASAP7_75t_R)
     6    5.40   38.81   24.19  236.44 v _0735_/Y (NOR3x1_ASAP7_75t_R)
                                         _0367_ (net)
                 38.81    0.22  236.66 v _0745_/B (NAND2x1_ASAP7_75t_R)
     5    4.12   37.46   29.52  266.18 ^ _0745_/Y (NAND2x1_ASAP7_75t_R)
                                         _0377_ (net)
                 37.47    0.39  266.58 ^ _0746_/B (AO21x1_ASAP7_75t_R)
     2    1.79   14.05   19.48  286.06 ^ _0746_/Y (AO21x1_ASAP7_75t_R)
                                         _0378_ (net)
                 14.05    0.16  286.21 ^ _0769_/B1 (AOI221x1_ASAP7_75t_R)
     8    9.38   97.37   46.68  332.89 v _0769_/Y (AOI221x1_ASAP7_75t_R)
                                         _0401_ (net)
                 97.50    2.06  334.96 v _0778_/A (BUFx6f_ASAP7_75t_R)
    10    8.65   15.05   31.67  366.62 v _0778_/Y (BUFx6f_ASAP7_75t_R)
                                         _0409_ (net)
                 16.32    2.31  368.93 v _0784_/A2 (OA21x2_ASAP7_75t_R)
     1    0.82    6.54   19.13  388.06 v _0784_/Y (OA21x2_ASAP7_75t_R)
                                         _0414_ (net)
                  6.54    0.05  388.11 v _0785_/B (OA21x2_ASAP7_75t_R)
     1    0.95    6.75   12.25  400.36 v _0785_/Y (OA21x2_ASAP7_75t_R)
                                         _0148_ (net)
                  6.76    0.10  400.46 v l_o_r[11]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                400.46   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock source latency
     1    2.48    0.00    0.00 1000.00 ^ clk (in)
                                         clk (net)
                  0.86    0.27 1000.27 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   21.11   39.27   29.37 1029.64 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 39.56    1.94 1031.58 ^ clkbuf_4_1_0_clk/A (BUFx10_ASAP7_75t_R)
     7    7.33   10.64   24.69 1056.27 ^ clkbuf_4_1_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_1_0_clk (net)
                 10.69    0.40 1056.67 ^ l_o_r[11]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00 1056.67   clock reconvergence pessimism
                         -1.76 1054.91   library setup time
                               1054.91   data required time
-----------------------------------------------------------------------------
                               1054.91   data required time
                               -400.46   data arrival time
-----------------------------------------------------------------------------
                                654.44   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_i[32] (input port clocked by core_clock)
Endpoint: l_o_r[11]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        200.00  200.00 ^ input external delay
     1    1.05    0.00    0.00  200.00 ^ r_i[32] (in)
                                         r_i[32] (net)
                  0.20    0.06  200.06 ^ input62/A (BUFx3_ASAP7_75t_R)
     3    3.05    9.47   11.90  211.96 ^ input62/Y (BUFx3_ASAP7_75t_R)
                                         net62 (net)
                  9.50    0.29  212.25 ^ _0735_/C (NOR3x1_ASAP7_75t_R)
     6    5.40   38.81   24.19  236.44 v _0735_/Y (NOR3x1_ASAP7_75t_R)
                                         _0367_ (net)
                 38.81    0.22  236.66 v _0745_/B (NAND2x1_ASAP7_75t_R)
     5    4.12   37.46   29.52  266.18 ^ _0745_/Y (NAND2x1_ASAP7_75t_R)
                                         _0377_ (net)
                 37.47    0.39  266.58 ^ _0746_/B (AO21x1_ASAP7_75t_R)
     2    1.79   14.05   19.48  286.06 ^ _0746_/Y (AO21x1_ASAP7_75t_R)
                                         _0378_ (net)
                 14.05    0.16  286.21 ^ _0769_/B1 (AOI221x1_ASAP7_75t_R)
     8    9.38   97.37   46.68  332.89 v _0769_/Y (AOI221x1_ASAP7_75t_R)
                                         _0401_ (net)
                 97.50    2.06  334.96 v _0778_/A (BUFx6f_ASAP7_75t_R)
    10    8.65   15.05   31.67  366.62 v _0778_/Y (BUFx6f_ASAP7_75t_R)
                                         _0409_ (net)
                 16.32    2.31  368.93 v _0784_/A2 (OA21x2_ASAP7_75t_R)
     1    0.82    6.54   19.13  388.06 v _0784_/Y (OA21x2_ASAP7_75t_R)
                                         _0414_ (net)
                  6.54    0.05  388.11 v _0785_/B (OA21x2_ASAP7_75t_R)
     1    0.95    6.75   12.25  400.36 v _0785_/Y (OA21x2_ASAP7_75t_R)
                                         _0148_ (net)
                  6.76    0.10  400.46 v l_o_r[11]$_SDFF_PP0_/D (DFFHQNx1_ASAP7_75t_R)
                                400.46   data arrival time

                       1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock source latency
     1    2.48    0.00    0.00 1000.00 ^ clk (in)
                                         clk (net)
                  0.86    0.27 1000.27 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
    16   21.11   39.27   29.37 1029.64 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 39.56    1.94 1031.58 ^ clkbuf_4_1_0_clk/A (BUFx10_ASAP7_75t_R)
     7    7.33   10.64   24.69 1056.27 ^ clkbuf_4_1_0_clk/Y (BUFx10_ASAP7_75t_R)
                                         clknet_4_1_0_clk (net)
                 10.69    0.40 1056.67 ^ l_o_r[11]$_SDFF_PP0_/CLK (DFFHQNx1_ASAP7_75t_R)
                          0.00 1056.67   clock reconvergence pessimism
                         -1.76 1054.91   library setup time
                               1054.91   data required time
-----------------------------------------------------------------------------
                               1054.91   data required time
                               -400.46   data arrival time
-----------------------------------------------------------------------------
                                654.44   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
222.4092559814453

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6950

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
36.6585693359375

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7955

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
56.6664

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
63.4777

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
400.4618

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
654.4440

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
163.422329

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.34e-04   4.61e-06   2.32e-08   2.39e-04  37.8%
Combinational          7.65e-05   4.83e-05   6.33e-08   1.25e-04  19.8%
Clock                  1.63e-04   1.04e-04   6.17e-09   2.68e-04  42.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.74e-04   1.57e-04   9.27e-08   6.31e-04 100.0%
                          75.1%      24.9%       0.0%
