Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: state_reg[0]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1459.3
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.7)
Data arrival time: 346.9
Slack: 1112.4
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    80,   39                       
state_reg[1]/CK->Q       DFF_X2#*                rr    187.7    187.7    187.7      0.0      0.0     20.5    362.2     32    40,   39  /PD_TOP        (1.10)
i_0_1_102/A1->ZN         NAND2_X4*               rf    218.1     30.4     29.8      0.6     15.3      1.3     30.9      2    40,   39  /PD_TOP        (1.10)
i_0_1_131/B2->ZN         AOI21_X4                fr    252.9     34.8     34.8      0.0     15.3      0.7      5.1      1    40,   39  /PD_TOP        (1.10)
i_0_1_132/A3->ZN         NAND3_X4                rf    276.8     23.9     23.9      0.0     22.6      0.7      4.7      1    40,   39  /PD_TOP        (1.10)
i_0_1_50/A1->ZN          NAND3_X4                fr    294.3     17.5     17.5      0.0     11.0      0.7      4.9      1    40,   39  /PD_TOP        (1.10)
i_0_1_11/B2->ZN          AOI21_X4                rf    317.5     23.2     23.2      0.0     12.5      0.7     18.1      2    40,   39  /PD_TOP        (1.10)
i_0_9_1/A2->ZN           AND2_X4                 ff    346.9     29.4     29.4      0.0     13.3      0.7      1.8      1    40,   39  /PD_TOP        (1.10)
state_reg[0]/D           DFF_X2#                  f    346.9      0.0               0.0      4.9                             40,   39  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[4]
    (Clocked by rtDefaultClock R)
Endpoint: state_reg[2]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1459.3
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.7)
Data arrival time: 897.0
Slack: 562.3
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[4]                    {set_input_delay}        f    700.0    700.0    700.0                        7.0     45.3      4    40,    0                       
i_0_1_109/A1->ZN         NOR2_X4                 fr    756.0     56.0     55.5      0.5    100.0      0.7      4.6      1    40,   39  /PD_TOP        (1.10)
i_0_1_112/A1->ZN         NAND3_X4                rf    776.2     20.2     20.2      0.0     15.8      0.7      4.4      1    40,   39  /PD_TOP        (1.10)
i_0_1_84/A1->ZN          NAND2_X4*               fr    807.9     31.7     31.7      0.0     10.9      1.3     30.6      2    40,   39  /PD_TOP        (1.10)
i_0_1_113/A->ZN          INV_X32                 rf    820.7     12.8     12.8      0.0     15.3      2.8     87.4      5    40,   39  /PD_TOP        (1.10)
i_0_1_27/A1->ZN          NOR2_X4                 fr    843.3     22.6     22.6      0.0      6.1      0.7      4.9      1    40,   39  /PD_TOP        (1.10)
i_0_1_17/B2->ZN          AOI21_X4                rf    867.6     24.3     24.3      0.0     16.1      0.7     18.1      2    40,   39  /PD_TOP        (1.10)
i_0_9_3/A2->ZN           AND2_X4                 ff    897.0     29.4     29.4      0.0     13.3      0.7      1.8      1    40,   39  /PD_TOP        (1.10)
state_reg[2]/D           DFF_X2#                  f    897.0      0.0               0.0      4.9                             40,   39  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[3]
    (Clocked by rtDefaultClock R)
Endpoint: display[2]
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: -17000.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 872.5
Slack: -17872.5
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[3]                    {set_input_delay}        f    700.0    700.0    700.0                        5.1     87.3      4    39,    0                       
i_0_0_2/A->ZN            INV_X8                  fr    730.4     30.4     29.9      0.5    100.0      0.6      5.1      1    40,   39  /PD_TOP        (1.10)
i_0_0_6/A3->ZN           NAND3_X4                rf    751.0     20.6     20.6      0.0      5.5      0.7      4.7      1    40,   39  /PD_TOP        (1.10)
i_0_0_5/A1->ZN           NAND3_X4                fr    768.1     17.1     17.1      0.0     11.0      0.7      4.4      1    40,   39  /PD_TOP        (1.10)
i_0_0_4/A1->ZN           NAND2_X4                rf    793.4     25.3     25.3      0.0     12.3      0.6     26.0      1    40,   39  /PD_TOP        (1.10)
i_0_0_3/A->ZN            INV_X32                 fr    821.0     27.6     27.6      0.0     15.9      4.8    165.3      8    40,   39  /PD_TOP        (1.10)
i_0_1_52/A->ZN           INV_X8                  rf    829.8      8.8      8.7      0.1     16.7      1.4      9.4      2    40,   39  /PD_TOP        (1.10)
i_0_1_17/B1->ZN          AOI21_X4                fr    872.0     42.2     42.2      0.0      4.0      5.9     18.1      2    40,   39  /PD_TOP        (1.10)
display[2]                                        r    872.5      0.5               0.5     37.9                              0,   38                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: display[2]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: -17500.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 322.6
Slack: -17822.6
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    80,   39                       
state_reg[0]/CK->Q       DFF_X2#*                rr    185.2    185.2    185.2      0.0      0.0     17.0    318.6     27    40,   39  /PD_TOP        (1.10)
i_0_1_75/A->ZN           INV_X8                  rf    194.0      8.8      8.3      0.5     15.3      1.2      8.7      2    40,   39  /PD_TOP        (1.10)
i_0_1_80/A1->ZN          NAND2_X4                fr    205.9     11.9     11.9      0.0      4.0      0.7      4.6      1    40,   39  /PD_TOP        (1.10)
i_0_1_114/A1->ZN         NAND3_X4                rf    240.0     34.1     34.1      0.0      9.7      0.6     26.1      1    40,   39  /PD_TOP        (1.10)
i_0_1_56/A->ZN           INV_X8                  fr    255.1     15.1     15.1      0.0     24.6      0.6      4.5      1    40,   39  /PD_TOP        (1.10)
i_0_1_72/A->ZN           AOI21_X4                rf    265.8     10.7     10.7      0.0      5.4      0.7      4.6      1    40,   39  /PD_TOP        (1.10)
i_0_1_17/A->ZN           AOI21_X4                fr    322.1     56.3     56.3      0.0      7.9      5.9     18.1      2    40,   39  /PD_TOP        (1.10)
display[2]                                        r    322.6      0.5               0.5     37.9                              0,   38                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
