;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-426
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 104, 10
	SPL <0, 90
	SUB -16, <-80
	ADD -1, <-20
	CMP 126, @100
	JMZ 104, 10
	JMN 1, @8
	SUB <0, @2
	SPL @204, -4
	JMZ 104, 10
	JMZ 104, 10
	JMZ 104, 10
	SUB 12, @10
	DAT #210, #30
	SUB @127, 100
	JMN 261, 0
	SUB @127, 100
	SUB @127, 100
	SPL <0, 90
	CMP <0, @2
	SUB @127, 100
	SUB <0, @2
	JMZ 104, 10
	JMN 261, 0
	SUB #12, @201
	CMP @0, 90
	DAT #210, #30
	SPL 400, #20
	SPL 0, 20
	SPL 0, 20
	DJN -1, @-20
	JMN 0, 20
	SUB #204, -4
	ADD 100, 9
	ADD 210, 33
	MOV @127, 100
	ADD 0, 20
	ADD 0, 20
	DJN -1, @-20
	JMN @204, -4
	CMP -7, <-426
	DJN <127, 100
	SUB -1, <-20
	MOV -1, <-20
	SUB 1, 8
	SUB #204, -4
