Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\juanjm2\Desktop\RTL_2_Mics\RTL_2_Mics\base\audio_pll.qsys --block-symbol-file --output-directory=C:\Users\juanjm2\Desktop\RTL_2_Mics\RTL_2_Mics\base\audio_pll --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading base/audio_pll.qsys
Progress: Reading input file
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 17.1]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\juanjm2\Desktop\RTL_2_Mics\RTL_2_Mics\base\audio_pll.qsys --synthesis=VERILOG --output-directory=C:\Users\juanjm2\Desktop\RTL_2_Mics\RTL_2_Mics\base\audio_pll\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading base/audio_pll.qsys
Progress: Reading input file
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 17.1]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: audio_pll: Generating audio_pll "audio_pll" for QUARTUS_SYNTH
Info: audio_pll_0: "audio_pll" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: audio_pll: Done "audio_pll" with 4 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
