

================================================================
== Vivado HLS Report for 'Accelerator_Block_proc'
================================================================
* Date:           Thu Oct 29 22:12:28 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  588|  600|  588|  600|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                              |                   |  Latency  |  Interval | Pipeline |
        |           Instance           |       Module      | min | max | min | max |   Type   |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_Accelerator_DCT_fu_67     |Accelerator_DCT    |  513|  513|  514|  514| dataflow |
        |grp_Accelerator_Quant_fu_110  |Accelerator_Quant  |   72|   84|   73|   85| dataflow |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      4|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|     43|    9411|  11186|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     23|
|Register         |        -|      -|      12|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       11|     43|    9423|  11213|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|     19|       8|     21|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+------+------+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------+-------------------+---------+-------+------+------+
    |grp_Accelerator_DCT_fu_67     |Accelerator_DCT    |       10|     40|  7474|  8534|
    |grp_Accelerator_Quant_fu_110  |Accelerator_Quant  |        0|      3|  1937|  2652|
    +------------------------------+-------------------+---------+-------+------+------+
    |Total                         |                   |       10|     43|  9411| 11186|
    +------------------------------+-------------------+---------+-------+------+------+

    * Memory: 
    +--------+-----------------------------+---------+---+----+------+-----+------+-------------+
    | Memory |            Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |temp_U  |Accelerator_Block_proc_temp  |        1|  0|   0|    64|   32|     1|         2048|
    +--------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                             |        1|  0|   0|    64|   32|     1|         2048|
    +--------+-----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |cond_fu_120_p2  |   icmp   |      0|  0|   3|           8|           1|
    |ap_sig_bdd_46   |    or    |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|   4|           9|           2|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                         | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |X_read                                                 |   1|          3|    1|          3|
    |Y_write                                                |   1|          2|    1|          2|
    |ap_NS_fsm                                              |   1|          7|    1|          7|
    |ap_sig_startack_grp_Accelerator_DCT_fu_67_ap_ready     |   1|          2|    1|          2|
    |ap_sig_startack_grp_Accelerator_Quant_fu_110_ap_ready  |   1|          2|    1|          2|
    |grp_Accelerator_DCT_fu_67_function_r                   |   8|          3|    8|         24|
    |grp_Accelerator_Quant_fu_110_function_r                |   8|          3|    8|         24|
    |temp_ce0                                               |   1|          2|    1|          2|
    |temp_we0                                               |   1|          2|    1|          2|
    +-------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                  |  23|         26|   23|         68|
    +-------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                              |  6|   0|    6|          0|
    |ap_done_reg                                            |  1|   0|    1|          0|
    |ap_reg_startack_grp_Accelerator_DCT_fu_67_ap_ready     |  1|   0|    1|          0|
    |ap_reg_startack_grp_Accelerator_Quant_fu_110_ap_ready  |  1|   0|    1|          0|
    |cond_reg_132                                           |  1|   0|    1|          0|
    |grp_Accelerator_DCT_fu_67_ap_start_ap_start_reg        |  1|   0|    1|          0|
    |grp_Accelerator_Quant_fu_110_ap_start_ap_start_reg     |  1|   0|    1|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  | 12|   0|   12|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------+-----+-----+------------+-------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Accelerator_Block__proc | return value |
|function_r   |  in |    8|   ap_none  |        function_r       |    scalar    |
|X_dout       |  in |   32|   ap_fifo  |            X            |    pointer   |
|X_empty_n    |  in |    1|   ap_fifo  |            X            |    pointer   |
|X_read       | out |    1|   ap_fifo  |            X            |    pointer   |
|Y_din        | out |   32|   ap_fifo  |            Y            |    pointer   |
|Y_full_n     |  in |    1|   ap_fifo  |            Y            |    pointer   |
|Y_write      | out |    1|   ap_fifo  |            Y            |    pointer   |
+-------------+-----+-----+------------+-------------------------+--------------+

