Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\robin\OneDrive\Desktop\CST455\cst455-labs\CST455_Midterm\CST455_Midterm.qsys --block-symbol-file --output-directory=C:\Users\robin\OneDrive\Desktop\CST455\cst455-labs\CST455_Midterm\CST455_Midterm --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading CST455_Midterm/CST455_Midterm.qsys
Progress: Reading input file
Progress: Adding CLOCKS [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module CLOCKS
Progress: Adding CST455_Midterm [altera_nios2_gen2 22.1]
Progress: Parameterizing module CST455_Midterm
Progress: Adding DEBUG [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module DEBUG
Progress: Adding LEDs_0 [LEDs 1.0]
Progress: Parameterizing module LEDs_0
Progress: Adding Pushbuttons_0 [Pushbuttons 1.0]
Progress: Parameterizing module Pushbuttons_0
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module SDRAM
Progress: Adding SevenSegDecoder_0 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_0
Progress: Adding SevenSegDecoder_1 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_1
Progress: Adding SevenSegDecoder_2 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_2
Progress: Adding SevenSegDecoder_3 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_3
Progress: Adding SevenSegDecoder_4 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_4
Progress: Adding SevenSegDecoder_5 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_5
Progress: Adding Switches_0 [Switches 1.0]
Progress: Parameterizing module Switches_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding sys_clk [altera_avalon_timer 22.1]
Progress: Parameterizing module sys_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CST455_Midterm.CLOCKS: Refclk Freq: 50.0
Info: CST455_Midterm.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CST455_Midterm.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\robin\OneDrive\Desktop\CST455\cst455-labs\CST455_Midterm\CST455_Midterm.qsys --synthesis=VERILOG --output-directory=C:\Users\robin\OneDrive\Desktop\CST455\cst455-labs\CST455_Midterm\CST455_Midterm\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading CST455_Midterm/CST455_Midterm.qsys
Progress: Reading input file
Progress: Adding CLOCKS [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module CLOCKS
Progress: Adding CST455_Midterm [altera_nios2_gen2 22.1]
Progress: Parameterizing module CST455_Midterm
Progress: Adding DEBUG [altera_avalon_jtag_uart 22.1]
Progress: Parameterizing module DEBUG
Progress: Adding LEDs_0 [LEDs 1.0]
Progress: Parameterizing module LEDs_0
Progress: Adding Pushbuttons_0 [Pushbuttons 1.0]
Progress: Parameterizing module Pushbuttons_0
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module SDRAM
Progress: Adding SevenSegDecoder_0 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_0
Progress: Adding SevenSegDecoder_1 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_1
Progress: Adding SevenSegDecoder_2 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_2
Progress: Adding SevenSegDecoder_3 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_3
Progress: Adding SevenSegDecoder_4 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_4
Progress: Adding SevenSegDecoder_5 [SevenSegDecoder 1.0]
Progress: Parameterizing module SevenSegDecoder_5
Progress: Adding Switches_0 [Switches 1.0]
Progress: Parameterizing module Switches_0
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding sys_clk [altera_avalon_timer 22.1]
Progress: Parameterizing module sys_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CST455_Midterm.CLOCKS: Refclk Freq: 50.0
Info: CST455_Midterm.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CST455_Midterm.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: CST455_Midterm: Generating CST455_Midterm "CST455_Midterm" for QUARTUS_SYNTH
Info: CLOCKS: "CST455_Midterm" instantiated altera_up_avalon_sys_sdram_pll "CLOCKS"
Info: CST455_Midterm: "CST455_Midterm" instantiated altera_nios2_gen2 "CST455_Midterm"
Info: DEBUG: Starting RTL generation for module 'CST455_Midterm_DEBUG'
Info: DEBUG:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CST455_Midterm_DEBUG --dir=C:/Users/robin/AppData/Local/Temp/alt9658_5176355661025894796.dir/0008_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt9658_5176355661025894796.dir/0008_DEBUG_gen//CST455_Midterm_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'CST455_Midterm_DEBUG'
Info: DEBUG: "CST455_Midterm" instantiated altera_avalon_jtag_uart "DEBUG"
Info: LEDs_0: "CST455_Midterm" instantiated LEDs "LEDs_0"
Info: Pushbuttons_0: "CST455_Midterm" instantiated Pushbuttons "Pushbuttons_0"
Info: SDRAM: Starting RTL generation for module 'CST455_Midterm_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/OregonTech/Intel(Depricated)/altera_avalon_new_sdram_controller -- C:/intelFPGA/OregonTech/Intel(Depricated)/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CST455_Midterm_SDRAM --dir=C:/Users/robin/AppData/Local/Temp/alt9658_5176355661025894796.dir/0011_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt9658_5176355661025894796.dir/0011_SDRAM_gen//CST455_Midterm_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'CST455_Midterm_SDRAM'
Info: SDRAM: "CST455_Midterm" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SevenSegDecoder_0: "CST455_Midterm" instantiated SevenSegDecoder "SevenSegDecoder_0"
Info: Switches_0: "CST455_Midterm" instantiated Switches "Switches_0"
Info: sys_clk: Starting RTL generation for module 'CST455_Midterm_sys_clk'
Info: sys_clk:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CST455_Midterm_sys_clk --dir=C:/Users/robin/AppData/Local/Temp/alt9658_5176355661025894796.dir/0014_sys_clk_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/robin/AppData/Local/Temp/alt9658_5176355661025894796.dir/0014_sys_clk_gen//CST455_Midterm_sys_clk_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk: Done RTL generation for module 'CST455_Midterm_sys_clk'
Info: sys_clk: "CST455_Midterm" instantiated altera_avalon_timer "sys_clk"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CST455_Midterm" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CST455_Midterm" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CST455_Midterm" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "CLOCKS" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "CLOCKS" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: cpu: Starting RTL generation for module 'CST455_Midterm_CST455_Midterm_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=CST455_Midterm_CST455_Midterm_cpu --dir=C:/Users/robin/AppData/Local/Temp/alt9658_5176355661025894796.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/robin/AppData/Local/Temp/alt9658_5176355661025894796.dir/0019_cpu_gen//CST455_Midterm_CST455_Midterm_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.10.28 16:10:31 (*) Starting Nios II generation
Info: cpu: # 2023.10.28 16:10:31 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.10.28 16:10:31 (*)   Creating all objects for CPU
Info: cpu: # 2023.10.28 16:10:32 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.10.28 16:10:32 (*)   Creating plain-text RTL
Info: cpu: # 2023.10.28 16:10:32 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CST455_Midterm_CST455_Midterm_cpu'
Info: cpu: "CST455_Midterm" instantiated altera_nios2_gen2_unit "cpu"
Info: CST455_Midterm_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CST455_Midterm_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: CST455_Midterm_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CST455_Midterm_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_010: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_010"
Info: Reusing file C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/CST455_Midterm/CST455_Midterm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/CST455_Midterm/CST455_Midterm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/CST455_Midterm/CST455_Midterm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info: Reusing file C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/CST455_Midterm/CST455_Midterm/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/CST455_Midterm/CST455_Midterm/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_011: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_011"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_011" instantiated error_adapter "error_adapter_0"
Info: CST455_Midterm: Done "CST455_Midterm" with 39 modules, 61 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
