// Seed: 1347058006
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    output tri0 id_2,
    output tri0 id_3
);
  wire id_5;
  wire id_6;
  assign module_1.id_2 = 0;
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input wand id_2,
    output wand id_3,
    output tri1 id_4,
    inout wor id_5,
    input uwire id_6,
    output supply1 id_7,
    input uwire id_8
);
  logic id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_7
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd21,
    parameter id_7 = 32'd62,
    parameter id_9 = 32'd27
) (
    input wor _id_0,
    output supply0 id_1,
    input wire id_2
    , _id_7,
    output wand id_3,
    input tri id_4,
    input supply1 id_5
);
  wand [id_7 : -1] id_8 = id_4, _id_9 = 1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_1
  );
  assign modCall_1.id_2 = 0;
  parameter id_10 = 1;
  supply1 [id_0 : id_9] id_11 = 1;
endmodule
