# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do project3aTop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sefun/Dev/Digital-Design-Projects/ECE\ 3544\ Project\ 3A/project3aTop_restored {C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 3A/project3aTop_restored/project3aTop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:36 on Apr 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 3A/project3aTop_restored" C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 3A/project3aTop_restored/project3aTop.v 
# -- Compiling module project3aTop
# -- Compiling module bit_corrupter
# -- Compiling module hc280_sefunmi
# 
# Top level modules:
# 	project3aTop
# End time: 19:12:36 on Apr 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/sefun/Dev/Digital-Design-Projects/ECE\ 3544\ Project\ 3A/project3aTop_restored {C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 3A/project3aTop_restored/project3aTest.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:36 on Apr 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 3A/project3aTop_restored" C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 3A/project3aTop_restored/project3aTest.v 
# -- Compiling module project3aTest
# 
# Top level modules:
# 	project3aTest
# End time: 19:12:36 on Apr 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sefun/Dev/Digital-Design-Projects/ECE\ 3544\ Project\ 3A/project3aTop_restored {C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 3A/project3aTop_restored/tb_project3a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:37 on Apr 04,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 3A/project3aTop_restored" C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 3A/project3aTop_restored/tb_project3a.v 
# -- Compiling module tb_project3a
# 
# Top level modules:
# 	tb_project3a
# End time: 19:12:37 on Apr 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_project3a
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_project3a 
# Start time: 19:12:37 on Apr 04,2022
# Loading work.tb_project3a
# Loading work.project3aTop
# Loading work.project3aTest
# Loading work.hc280_sefunmi
# Loading work.bit_corrupter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint sim:/tb_project3a/*
# End time: 19:16:37 on Apr 04,2022, Elapsed time: 0:04:00
# Errors: 0, Warnings: 0
