Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8aaf0924fda744c5991ad937383007e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu4bit_behav xil_defaultlib.alu4bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Sumador1B [sumador1b_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU1Bit [alu1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU4B [alu4b_default]
Compiling architecture behavioral of entity xil_defaultlib.alu4bit
Built simulation snapshot alu4bit_behav
