<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="PLRUCache" language="c" vlnv="xilinx.com:hls:PLRUCache:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_DRAM" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x00000000"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
