/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_trx.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 9/4/12 10:29a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Sep  4 09:19:24 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/include/7425/rdb/b2/bchp_trx.h $
 * 
 * Hydra_Software_Devel/2   9/4/12 10:29a vanessah
 * SW7425-2202: resync central rdb
 *
 ***************************************************************************/

#ifndef BCHP_TRX_H__
#define BCHP_TRX_H__

/***************************************************************************
 *TRX - TRX registers
 ***************************************************************************/
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01       0x00ffe000 /* ADC control R01 - Digital Control */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02       0x00ffe004 /* ADC control R02 - Analog Control Low */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03       0x00ffe008 /* ADC control R03 - Analog Control High */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04       0x00ffe00c /* ADC control R04 - Activation Control */
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01     0x00ffe010 /* BG bias control R01 */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01       0x00ffe014 /* DAC control R01 - Digital Control */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02       0x00ffe018 /* DAC control R02 - Activation Control */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01   0x00ffe01c /* LODDFS control R01 - Activation Control */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR02   0x00ffe020 /* LODDFS control R02 - FCW Low Portion */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR03   0x00ffe024 /* LODDFS control R03 - FCW High Portion */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01       0x00ffe028 /* LO control R01 */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02       0x00ffe02c /* LO control R02 */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03       0x00ffe030 /* LO control R03 */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04       0x00ffe034 /* LO control R04 */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01   0x00ffe038 /* PHYPLL control R01 - Control register (default setting: 0x00A36800) */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR02   0x00ffe03c /* PHYPLL control R02 */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03   0x00ffe040 /* PHYPLL control R03 */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04   0x00ffe044 /* PHYPLL control R04 */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05   0x00ffe048 /* PHYPLL control R05 */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06   0x00ffe04c /* PHYPLL control R06 */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01   0x00ffe050 /* REFPLL control R01 */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02   0x00ffe054 /* REFPLL control R02 */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03   0x00ffe058 /* REFPLL control R03 */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01           0x00ffe05c /* RX control R01 */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02           0x00ffe060 /* RX control R02 */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03           0x00ffe064 /* RX control R03 */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04           0x00ffe068 /* RX control R04 */
#define BCHP_TRX_BRST_RX_WRITE_DATAR05           0x00ffe06c /* RX control R05 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01   0x00ffe070 /* TRXDIG control R01 - Activation control */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR02   0x00ffe074 /* TRXDIG control R02 - ToneGen Test DDFS control 1 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03   0x00ffe078 /* TRXDIG control R03 - ToneGen Test DDFS control 2 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR04   0x00ffe07c /* TRXDIG control R04 - IQ-DAC LBIST control */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR05   0x00ffe080 /* TRXDIG control R05 - Goerzel control 1 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06   0x00ffe084 /* TRXDIG control R06 - Goerzel control 2 */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07   0x00ffe088 /* TRXDIG control R07 - IQ-Correction control */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08   0x00ffe08c /* "TRXDIG control R08 - Ping-Pong Lag Compensation Filter control (Farrow), and LO Tune State Machine configuration" */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09   0x00ffe090 /* "TRXDIG control R09 - Analog RSSI control, and LO Tune State Machine configuration" */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10   0x00ffe094 /* TRXDIG control R10 - LO Tune SM. Provides programmability of the Loop Parameters table in LO Tune SM */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11   0x00ffe098 /* TRXDIG control R11 - Spare */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01           0x00ffe09c /* TX control R01 */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02           0x00ffe0a0 /* TX control R02 */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03           0x00ffe0a4 /* TX control R03 */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04           0x00ffe0a8 /* TX control R04 */
#define BCHP_TRX_BRST_TX_WRITE_DATAR05           0x00ffe0ac /* TX control R05 */
#define BCHP_TRX_FIXD_TX_DAC_READ_DATAR01        0x00ffe0b0 /* DAC CRC output (I and Q) */
#define BCHP_TRX_FIXD_CMN_LODDFS_READ_DATAR01    0x00ffe0b4 /* LO DDFS CRC output and TEST output */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01    0x00ffe0b8 /* TRXDIG data output R01 - done bits */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR02    0x00ffe0bc /* TRXDIG data output R02 - Goerzel Result */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03    0x00ffe0c0 /* TRXDIG data output R03 - RSSI Result */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04    0x00ffe0c4 /* TRXDIG data output R04 - LO Tune Results */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05    0x00ffe0c8 /* TRXDIG data output R05 - LO Tune Results */
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01       0x00ffe0cc /* TRX data output R01 */
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR02       0x00ffe0d0 /* TRX data output R02 */

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATAR01 - ADC control R01 - Digital Control
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: s_p_a_r_e_digital [31:24] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_s_p_a_r_e_digital_MASK  0xff000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_s_p_a_r_e_digital_SHIFT 24
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_s_p_a_r_e_digital_DEFAULT 0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_CLK_DET [23:23] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_CLK_DET_MASK        0x00800000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_CLK_DET_SHIFT       23
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_CLK_DET_DEFAULT     0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_FL_DLY [22:22] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_FL_DLY_MASK         0x00400000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_FL_DLY_SHIFT        22
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_FL_DLY_DEFAULT      0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_MDAC3_DLY [21:21] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC3_DLY_MASK      0x00200000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC3_DLY_SHIFT     21
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC3_DLY_DEFAULT   0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_MDAC2_DLY [20:20] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC2_DLY_MASK      0x00100000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC2_DLY_SHIFT     20
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC2_DLY_DEFAULT   0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_MDAC1_DLY [19:19] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC1_DLY_MASK      0x00080000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC1_DLY_SHIFT     19
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC1_DLY_DEFAULT   0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_FL_EDGE [18:18] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_FL_EDGE_MASK        0x00040000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_FL_EDGE_SHIFT       18
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_FL_EDGE_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_MDAC3_EDGE [17:17] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC3_EDGE_MASK     0x00020000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC3_EDGE_SHIFT    17
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC3_EDGE_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_MDAC2_EDGE [16:16] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC2_EDGE_MASK     0x00010000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC2_EDGE_SHIFT    16
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC2_EDGE_DEFAULT  0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_MDAC1_EDGE [15:15] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC1_EDGE_MASK     0x00008000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC1_EDGE_SHIFT    15
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MDAC1_EDGE_DEFAULT  0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_SATBYP [14:14] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_SATBYP_MASK         0x00004000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_SATBYP_SHIFT        14
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_SATBYP_DEFAULT      0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_SAWTOOTH [13:13] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_SAWTOOTH_MASK       0x00002000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_SAWTOOTH_SHIFT      13
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_SAWTOOTH_DEFAULT    0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_DIVCNTL [12:11] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DIVCNTL_MASK        0x00001800
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DIVCNTL_SHIFT       11
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DIVCNTL_DEFAULT     0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_DMUX_INTCKINV [10:10] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DMUX_INTCKINV_MASK  0x00000400
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DMUX_INTCKINV_SHIFT 10
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DMUX_INTCKINV_DEFAULT 0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_DMUX_CLKINV [09:09] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DMUX_CLKINV_MASK    0x00000200
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DMUX_CLKINV_SHIFT   9
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DMUX_CLKINV_DEFAULT 0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_DMUX_CLKDIS [08:08] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DMUX_CLKDIS_MASK    0x00000100
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DMUX_CLKDIS_SHIFT   8
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_DMUX_CLKDIS_DEFAULT 0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_RST [07:07] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_RST_MASK            0x00000080
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_RST_SHIFT           7
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_RST_DEFAULT         0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_NC [06:04] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_NC_MASK             0x00000070
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_NC_SHIFT            4
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_NC_DEFAULT          0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_MASK [03:02] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MASK_MASK           0x0000000c
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MASK_SHIFT          2
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_MASK_DEFAULT        0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_OFMT [01:01] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_OFMT_MASK           0x00000002
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_OFMT_SHIFT          1
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_OFMT_DEFAULT        0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR01 :: DGS_OUTCLK_INV [00:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_OUTCLK_INV_MASK     0x00000001
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_OUTCLK_INV_SHIFT    0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR01_DGS_OUTCLK_INV_DEFAULT  0x00000000

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATAR02 - ADC control R02 - Analog Control Low
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: AMP_CM_CNTL [31:30] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_AMP_CM_CNTL_MASK        0xc0000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_AMP_CM_CNTL_SHIFT       30
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_AMP_CM_CNTL_DEFAULT     0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: IMDAC3 [29:27] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IMDAC3_MASK             0x38000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IMDAC3_SHIFT            27
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IMDAC3_DEFAULT          0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: IAMBIASCMI [26:24] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IAMBIASCMI_MASK         0x07000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IAMBIASCMI_SHIFT        24
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IAMBIASCMI_DEFAULT      0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: IMDAC2 [23:21] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IMDAC2_MASK             0x00e00000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IMDAC2_SHIFT            21
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IMDAC2_DEFAULT          0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: IMDAC1 [20:18] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IMDAC1_MASK             0x001c0000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IMDAC1_SHIFT            18
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IMDAC1_DEFAULT          0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: ISHA [17:15] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_ISHA_MASK               0x00038000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_ISHA_SHIFT              15
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_ISHA_DEFAULT            0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: IBUF [14:12] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IBUF_MASK               0x00007000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IBUF_SHIFT              12
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IBUF_DEFAULT            0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: IVCMBUF [11:10] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IVCMBUF_MASK            0x00000c00
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IVCMBUF_SHIFT           10
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IVCMBUF_DEFAULT         0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: IREFGENB [09:08] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IREFGENB_MASK           0x00000300
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IREFGENB_SHIFT          8
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IREFGENB_DEFAULT        0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: IREFGENT [07:06] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IREFGENT_MASK           0x000000c0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IREFGENT_SHIFT          6
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IREFGENT_DEFAULT        0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: IFLASH_MDAC23 [05:04] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IFLASH_MDAC23_MASK      0x00000030
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IFLASH_MDAC23_SHIFT     4
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IFLASH_MDAC23_DEFAULT   0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: IFLASH_MDAC1 [03:02] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IFLASH_MDAC1_MASK       0x0000000c
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IFLASH_MDAC1_SHIFT      2
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IFLASH_MDAC1_DEFAULT    0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR02 :: IFLASH6 [01:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IFLASH6_MASK            0x00000003
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IFLASH6_SHIFT           0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR02_IFLASH6_DEFAULT         0x00000001

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATAR03 - ADC control R03 - Analog Control High
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: FLASH6_TCNTL [31:30] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_FLASH6_TCNTL_MASK       0xc0000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_FLASH6_TCNTL_SHIFT      30
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_FLASH6_TCNTL_DEFAULT    0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: MDAC23_TCNTL [29:28] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_MDAC23_TCNTL_MASK       0x30000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_MDAC23_TCNTL_SHIFT      28
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_MDAC23_TCNTL_DEFAULT    0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: VBUFCOM_SEL [27:26] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_VBUFCOM_SEL_MASK        0x0c000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_VBUFCOM_SEL_SHIFT       26
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_VBUFCOM_SEL_DEFAULT     0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: LDO_VSS05_OFFSET [25:24] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_LDO_VSS05_OFFSET_MASK   0x03000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_LDO_VSS05_OFFSET_SHIFT  24
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_LDO_VSS05_OFFSET_DEFAULT 0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: LDO_VDD15DIFF [23:22] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_LDO_VDD15DIFF_MASK      0x00c00000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_LDO_VDD15DIFF_SHIFT     22
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_LDO_VDD15DIFF_DEFAULT   0x00000002

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: TESTSEL [21:19] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_TESTSEL_MASK            0x00380000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_TESTSEL_SHIFT           19
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_TESTSEL_DEFAULT         0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: spare0_analog [18:18] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_spare0_analog_MASK      0x00040000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_spare0_analog_SHIFT     18
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_spare0_analog_DEFAULT   0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: MDAC1_TCNTL [17:16] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_MDAC1_TCNTL_MASK        0x00030000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_MDAC1_TCNTL_SHIFT       16
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_MDAC1_TCNTL_DEFAULT     0x00000001

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: TNON_CNTL [15:13] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_TNON_CNTL_MASK          0x0000e000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_TNON_CNTL_SHIFT         13
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_TNON_CNTL_DEFAULT       0x00000004

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: BG_CTAT [12:11] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_BG_CTAT_MASK            0x00001800
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_BG_CTAT_SHIFT           11
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_BG_CTAT_DEFAULT         0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: BG_PTAT [10:09] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_BG_PTAT_MASK            0x00000600
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_BG_PTAT_SHIFT           9
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_BG_PTAT_DEFAULT         0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: ILDO [08:06] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_ILDO_MASK               0x000001c0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_ILDO_SHIFT              6
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_ILDO_DEFAULT            0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: IAMPBIAS [05:03] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_IAMPBIAS_MASK           0x00000038
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_IAMPBIAS_SHIFT          3
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_IAMPBIAS_DEFAULT        0x00000003

/* TRX :: BRST_RX_ADC_WRITE_DATAR03 :: IAMPBIASNB1 [02:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_IAMPBIASNB1_MASK        0x00000007
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_IAMPBIASNB1_SHIFT       0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR03_IAMPBIASNB1_DEFAULT     0x00000003

/***************************************************************************
 *BRST_RX_ADC_WRITE_DATAR04 - ADC control R04 - Activation Control
 ***************************************************************************/
/* TRX :: BRST_RX_ADC_WRITE_DATAR04 :: RSTB [31:31] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_RSTB_MASK               0x80000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_RSTB_SHIFT              31
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_RSTB_DEFAULT            0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR04 :: ADC_PWRUP [30:30] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_ADC_PWRUP_MASK          0x40000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_ADC_PWRUP_SHIFT         30
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_ADC_PWRUP_DEFAULT       0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR04 :: spare_pwr [29:27] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_spare_pwr_MASK          0x38000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_spare_pwr_SHIFT         27
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_spare_pwr_DEFAULT       0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR04 :: TESTEN [26:26] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_TESTEN_MASK             0x04000000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_TESTEN_SHIFT            26
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_TESTEN_DEFAULT          0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR04 :: spare_clk [25:19] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_spare_clk_MASK          0x03f80000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_spare_clk_SHIFT         19
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_spare_clk_DEFAULT       0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR04 :: CLK_PHASE [18:17] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_CLK_PHASE_MASK          0x00060000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_CLK_PHASE_SHIFT         17
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_CLK_PHASE_DEFAULT       0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR04 :: CLK_RATE [16:16] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_CLK_RATE_MASK           0x00010000
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_CLK_RATE_SHIFT          16
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_CLK_RATE_DEFAULT        0x00000000

/* TRX :: BRST_RX_ADC_WRITE_DATAR04 :: spare_analog [15:00] */
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_spare_analog_MASK       0x0000ffff
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_spare_analog_SHIFT      0
#define BCHP_TRX_BRST_RX_ADC_WRITE_DATAR04_spare_analog_DEFAULT    0x00000000

/***************************************************************************
 *BRST_CMN_BIAS_WRITE_DATAR01 - BG bias control R01
 ***************************************************************************/
/* TRX :: BRST_CMN_BIAS_WRITE_DATAR01 :: LDO_3450_buf_pwrup [31:31] */
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_LDO_3450_buf_pwrup_MASK 0x80000000
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_LDO_3450_buf_pwrup_SHIFT 31
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_LDO_3450_buf_pwrup_DEFAULT 0x00000000

/* TRX :: BRST_CMN_BIAS_WRITE_DATAR01 :: LDO_3450_bufref_ctrl [30:28] */
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_LDO_3450_bufref_ctrl_MASK 0x70000000
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_LDO_3450_bufref_ctrl_SHIFT 28
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_LDO_3450_bufref_ctrl_DEFAULT 0x00000000

/* TRX :: BRST_CMN_BIAS_WRITE_DATAR01 :: spare [27:04] */
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_spare_MASK            0x0ffffff0
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_spare_SHIFT           4
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_spare_DEFAULT         0x00000000

/* TRX :: BRST_CMN_BIAS_WRITE_DATAR01 :: bias_bg_vctrl [03:01] */
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_bias_bg_vctrl_MASK    0x0000000e
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_bias_bg_vctrl_SHIFT   1
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_bias_bg_vctrl_DEFAULT 0x00000000

/* TRX :: BRST_CMN_BIAS_WRITE_DATAR01 :: bias_pwrup [00:00] */
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_bias_pwrup_MASK       0x00000001
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_bias_pwrup_SHIFT      0
#define BCHP_TRX_BRST_CMN_BIAS_WRITE_DATAR01_bias_pwrup_DEFAULT    0x00000000

/***************************************************************************
 *BRST_TX_DAC_WRITE_DATAR01 - DAC control R01 - Digital Control
 ***************************************************************************/
/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: s_p_a_r_e_0 [31:26] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_s_p_a_r_e_0_MASK        0xfc000000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_s_p_a_r_e_0_SHIFT       26
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_s_p_a_r_e_0_DEFAULT     0x00000000

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: prbs_length [25:22] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_prbs_length_MASK        0x03c00000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_prbs_length_SHIFT       22
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_prbs_length_DEFAULT     0x0000000f

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: prbs_mode [21:21] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_prbs_mode_MASK          0x00200000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_prbs_mode_SHIFT         21
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_prbs_mode_DEFAULT       0x00000000

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: prbs_en [20:20] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_prbs_en_MASK            0x00100000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_prbs_en_SHIFT           20
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_prbs_en_DEFAULT         0x00000001

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: scramble_en [19:19] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_scramble_en_MASK        0x00080000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_scramble_en_SHIFT       19
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_scramble_en_DEFAULT     0x00000001

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: p_stop [18:18] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_p_stop_MASK             0x00040000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_p_stop_SHIFT            18
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_p_stop_DEFAULT          0x00000000

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: n_stop [17:17] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_n_stop_MASK             0x00020000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_n_stop_SHIFT            17
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_n_stop_DEFAULT          0x00000000

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: spare1 [16:16] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_spare1_MASK             0x00010000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_spare1_SHIFT            16
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_spare1_DEFAULT          0x00000000

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: attn [15:10] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_attn_MASK               0x0000fc00
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_attn_SHIFT              10
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_attn_DEFAULT            0x00000000

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: casctrl [09:06] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_casctrl_MASK            0x000003c0
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_casctrl_SHIFT           6
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_casctrl_DEFAULT         0x00000007

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: casadj [05:03] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_casadj_MASK             0x00000038
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_casadj_SHIFT            3
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_casadj_DEFAULT          0x00000003

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: sense [02:02] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_sense_MASK              0x00000004
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_sense_SHIFT             2
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_sense_DEFAULT           0x00000001

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: tc_obb [01:01] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_tc_obb_MASK             0x00000002
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_tc_obb_SHIFT            1
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_tc_obb_DEFAULT          0x00000001

/* TRX :: BRST_TX_DAC_WRITE_DATAR01 :: spare0 [00:00] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_spare0_MASK             0x00000001
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_spare0_SHIFT            0
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR01_spare0_DEFAULT          0x00000000

/***************************************************************************
 *BRST_TX_DAC_WRITE_DATAR02 - DAC control R02 - Activation Control
 ***************************************************************************/
/* TRX :: BRST_TX_DAC_WRITE_DATAR02 :: s_p_a_r_e_1 [31:20] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_s_p_a_r_e_1_MASK        0xfff00000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_s_p_a_r_e_1_SHIFT       20
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_s_p_a_r_e_1_DEFAULT     0x00000000

/* TRX :: BRST_TX_DAC_WRITE_DATAR02 :: DACOUT_Q_enb [19:19] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_DACOUT_Q_enb_MASK       0x00080000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_DACOUT_Q_enb_SHIFT      19
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_DACOUT_Q_enb_DEFAULT    0x00000001

/* TRX :: BRST_TX_DAC_WRITE_DATAR02 :: DACOUT_I_enb [18:18] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_DACOUT_I_enb_MASK       0x00040000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_DACOUT_I_enb_SHIFT      18
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_DACOUT_I_enb_DEFAULT    0x00000001

/* TRX :: BRST_TX_DAC_WRITE_DATAR02 :: DAC_coarse_atten [17:15] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_DAC_coarse_atten_MASK   0x00038000
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_DAC_coarse_atten_SHIFT  15
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_DAC_coarse_atten_DEFAULT 0x00000000

/* TRX :: BRST_TX_DAC_WRITE_DATAR02 :: bias_ctrl_dac_Q [14:09] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_bias_ctrl_dac_Q_MASK    0x00007e00
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_bias_ctrl_dac_Q_SHIFT   9
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_bias_ctrl_dac_Q_DEFAULT 0x00000020

/* TRX :: BRST_TX_DAC_WRITE_DATAR02 :: bias_ctrl_dac_I [08:03] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_bias_ctrl_dac_I_MASK    0x000001f8
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_bias_ctrl_dac_I_SHIFT   3
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_bias_ctrl_dac_I_DEFAULT 0x00000020

/* TRX :: BRST_TX_DAC_WRITE_DATAR02 :: dac_pwrup_Q [02:02] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_dac_pwrup_Q_MASK        0x00000004
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_dac_pwrup_Q_SHIFT       2
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_dac_pwrup_Q_DEFAULT     0x00000000

/* TRX :: BRST_TX_DAC_WRITE_DATAR02 :: dac_pwrup_I [01:01] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_dac_pwrup_I_MASK        0x00000002
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_dac_pwrup_I_SHIFT       1
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_dac_pwrup_I_DEFAULT     0x00000000

/* TRX :: BRST_TX_DAC_WRITE_DATAR02 :: dac_rstb [00:00] */
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_dac_rstb_MASK           0x00000001
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_dac_rstb_SHIFT          0
#define BCHP_TRX_BRST_TX_DAC_WRITE_DATAR02_dac_rstb_DEFAULT        0x00000000

/***************************************************************************
 *BRST_CMN_LODDFS_WRITE_DATAR01 - LODDFS control R01 - Activation Control
 ***************************************************************************/
/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR01 :: s_p_a_r_e_2 [31:10] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_s_p_a_r_e_2_MASK    0xfffffc00
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_s_p_a_r_e_2_SHIFT   10
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_s_p_a_r_e_2_DEFAULT 0x00000000

/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR01 :: loddfs_bypass_fcw_strb [09:09] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_bypass_fcw_strb_MASK 0x00000200
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_bypass_fcw_strb_SHIFT 9
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_bypass_fcw_strb_DEFAULT 0x00000000

/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR01 :: loddfs_bypass_fcw_strb_en [08:08] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_bypass_fcw_strb_en_MASK 0x00000100
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_bypass_fcw_strb_en_SHIFT 8
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_bypass_fcw_strb_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR01 :: loddfs_sel [07:07] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_sel_MASK     0x00000080
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_sel_SHIFT    7
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_sel_DEFAULT  0x00000000

/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR01 :: loddfs_lbist_enable [06:06] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_lbist_enable_MASK 0x00000040
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_lbist_enable_SHIFT 6
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_lbist_enable_DEFAULT 0x00000000

/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR01 :: loddfs_tp_en [05:05] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_tp_en_MASK   0x00000020
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_tp_en_SHIFT  5
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_tp_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR01 :: loddfs_twos_comp_en [04:04] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_twos_comp_en_MASK 0x00000010
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_twos_comp_en_SHIFT 4
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_twos_comp_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR01 :: loddfs_le_sel [03:02] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_le_sel_MASK  0x0000000c
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_le_sel_SHIFT 2
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_le_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR01 :: loddfs_test_en [01:01] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_test_en_MASK 0x00000002
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_test_en_SHIFT 1
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_test_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR01 :: loddfs_resetn [00:00] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_resetn_MASK  0x00000001
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_resetn_SHIFT 0
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR01_loddfs_resetn_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_LODDFS_WRITE_DATAR02 - LODDFS control R02 - FCW Low Portion
 ***************************************************************************/
/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR02 :: fcw_msb [31:31] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR02_fcw_msb_MASK        0x80000000
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR02_fcw_msb_SHIFT       31
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR02_fcw_msb_DEFAULT     0x00000000

/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR02 :: spare [30:04] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR02_spare_MASK          0x7ffffff0
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR02_spare_SHIFT         4
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR02_spare_DEFAULT       0x00000000

/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR02 :: fcw_lo [03:00] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR02_fcw_lo_MASK         0x0000000f
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR02_fcw_lo_SHIFT        0
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR02_fcw_lo_DEFAULT      0x00000000

/***************************************************************************
 *BRST_CMN_LODDFS_WRITE_DATAR03 - LODDFS control R03 - FCW High Portion
 ***************************************************************************/
/* TRX :: BRST_CMN_LODDFS_WRITE_DATAR03 :: fcw_hi [31:00] */
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR03_fcw_hi_MASK         0xffffffff
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR03_fcw_hi_SHIFT        0
#define BCHP_TRX_BRST_CMN_LODDFS_WRITE_DATAR03_fcw_hi_DEFAULT      0x00000000

/***************************************************************************
 *BRST_CMN_LO_WRITE_DATAR01 - LO control R01
 ***************************************************************************/
/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: lP_QPMainbiasCNT2 [31:30] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_QPMainbiasCNT2_MASK  0xc0000000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_QPMainbiasCNT2_SHIFT 30
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_QPMainbiasCNT2_DEFAULT 0x00000003

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: lP_pu_fbdiv [29:29] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_pu_fbdiv_MASK        0x20000000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_pu_fbdiv_SHIFT       29
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_pu_fbdiv_DEFAULT     0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: lP_wben_lf [28:28] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_wben_lf_MASK         0x10000000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_wben_lf_SHIFT        28
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_wben_lf_DEFAULT      0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: lP_nbr_lf [27:26] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_nbr_lf_MASK          0x0c000000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_nbr_lf_SHIFT         26
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_nbr_lf_DEFAULT       0x00000003

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: lP_wbr_lf [25:24] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_wbr_lf_MASK          0x03000000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_wbr_lf_SHIFT         24
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_wbr_lf_DEFAULT       0x00000003

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: lP_pu_lf [23:23] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_pu_lf_MASK           0x00800000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_pu_lf_SHIFT          23
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_lP_pu_lf_DEFAULT        0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: DAC_reg2p1_b [22:20] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_reg2p1_b_MASK       0x00700000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_reg2p1_b_SHIFT      20
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_reg2p1_b_DEFAULT    0x00000003

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: DAC_if_bias_cntl [19:18] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_if_bias_cntl_MASK   0x000c0000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_if_bias_cntl_SHIFT  18
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_if_bias_cntl_DEFAULT 0x00000001

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: DAC_gmx [17:14] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_gmx_MASK            0x0003c000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_gmx_SHIFT           14
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_gmx_DEFAULT         0x00000007

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: DAC_ictl [13:10] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_ictl_MASK           0x00003c00
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_ictl_SHIFT          10
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_ictl_DEFAULT        0x0000000b

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: DAC_pwrup [09:09] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_pwrup_MASK          0x00000200
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_pwrup_SHIFT         9
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_pwrup_DEFAULT       0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: DAC_clkdel [08:08] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_clkdel_MASK         0x00000100
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_clkdel_SHIFT        8
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_clkdel_DEFAULT      0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: DAC_clksel [07:07] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_clksel_MASK         0x00000080
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_clksel_SHIFT        7
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_clksel_DEFAULT      0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: DAC_reg1p1vref [06:04] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_reg1p1vref_MASK     0x00000070
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_reg1p1vref_SHIFT    4
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_reg1p1vref_DEFAULT  0x00000003

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: DAC_if_cm_cntl [03:01] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_if_cm_cntl_MASK     0x0000000e
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_if_cm_cntl_SHIFT    1
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_DAC_if_cm_cntl_DEFAULT  0x00000002

/* TRX :: BRST_CMN_LO_WRITE_DATAR01 :: Spare [00:00] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_Spare_MASK              0x00000001
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_Spare_SHIFT             0
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR01_Spare_DEFAULT           0x00000000

/***************************************************************************
 *BRST_CMN_LO_WRITE_DATAR02 - LO control R02
 ***************************************************************************/
/* TRX :: BRST_CMN_LO_WRITE_DATAR02 :: lP_pu_LO [31:31] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_pu_LO_MASK           0x80000000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_pu_LO_SHIFT          31
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_pu_LO_DEFAULT        0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR02 :: lP_cur_cntl [30:28] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_cur_cntl_MASK        0x70000000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_cur_cntl_SHIFT       28
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_cur_cntl_DEFAULT     0x00000004

/* TRX :: BRST_CMN_LO_WRITE_DATAR02 :: lP_cap_cntl [27:19] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_cap_cntl_MASK        0x0ff80000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_cap_cntl_SHIFT       19
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_cap_cntl_DEFAULT     0x00000100

/* TRX :: BRST_CMN_LO_WRITE_DATAR02 :: lP_kvco_cntl [18:16] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_kvco_cntl_MASK       0x00070000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_kvco_cntl_SHIFT      16
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_kvco_cntl_DEFAULT    0x00000005

/* TRX :: BRST_CMN_LO_WRITE_DATAR02 :: lP_QPbiasCNT [15:11] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QPbiasCNT_MASK       0x0000f800
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QPbiasCNT_SHIFT      11
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QPbiasCNT_DEFAULT    0x0000000c

/* TRX :: BRST_CMN_LO_WRITE_DATAR02 :: lP_QPbiasCNT2 [10:06] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QPbiasCNT2_MASK      0x000007c0
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QPbiasCNT2_SHIFT     6
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QPbiasCNT2_DEFAULT   0x00000004

/* TRX :: BRST_CMN_LO_WRITE_DATAR02 :: lP_QP_pu [05:05] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QP_pu_MASK           0x00000020
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QP_pu_SHIFT          5
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QP_pu_DEFAULT        0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR02 :: lP_QPMainbiasCNT [04:03] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QPMainbiasCNT_MASK   0x00000018
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QPMainbiasCNT_SHIFT  3
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_QPMainbiasCNT_DEFAULT 0x00000003

/* TRX :: BRST_CMN_LO_WRITE_DATAR02 :: lP_reg_b_pfd [02:00] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_reg_b_pfd_MASK       0x00000007
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_reg_b_pfd_SHIFT      0
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR02_lP_reg_b_pfd_DEFAULT    0x00000003

/***************************************************************************
 *BRST_CMN_LO_WRITE_DATAR03 - LO control R03
 ***************************************************************************/
/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: lP_VcREF [31:27] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_VcREF_MASK           0xf8000000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_VcREF_SHIFT          27
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_VcREF_DEFAULT        0x00000019

/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: lP_LODIVBY8EN [26:26] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_LODIVBY8EN_MASK      0x04000000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_LODIVBY8EN_SHIFT     26
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_LODIVBY8EN_DEFAULT   0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: lP_fblvlfdoff [25:25] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_fblvlfdoff_MASK      0x02000000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_fblvlfdoff_SHIFT     25
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_fblvlfdoff_DEFAULT   0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: lP_fbcmlbiasCNT [24:23] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_fbcmlbiasCNT_MASK    0x01800000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_fbcmlbiasCNT_SHIFT   23
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_fbcmlbiasCNT_DEFAULT 0x00000001

/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: lP_fbdivn [22:15] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_fbdivn_MASK          0x007f8000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_fbdivn_SHIFT         15
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_fbdivn_DEFAULT       0x00000010

/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: Spare [14:14] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_Spare_MASK              0x00004000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_Spare_SHIFT             14
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_Spare_DEFAULT           0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: lP_div23_sel [13:13] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_div23_sel_MASK       0x00002000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_div23_sel_SHIFT      13
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_div23_sel_DEFAULT    0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: lP_rstdiv23 [12:12] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_rstdiv23_MASK        0x00001000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_rstdiv23_SHIFT       12
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_rstdiv23_DEFAULT     0x00000001

/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: lP_divreg1p0_cntl [11:09] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_divreg1p0_cntl_MASK  0x00000e00
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_divreg1p0_cntl_SHIFT 9
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_divreg1p0_cntl_DEFAULT 0x00000001

/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: lP_I_cntl [08:02] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_I_cntl_MASK          0x000001fc
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_I_cntl_SHIFT         2
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_I_cntl_DEFAULT       0x00000040

/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: lP_vco_pwrup [01:01] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_vco_pwrup_MASK       0x00000002
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_vco_pwrup_SHIFT      1
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_vco_pwrup_DEFAULT    0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR03 :: lP_cmlDIVRST [00:00] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_cmlDIVRST_MASK       0x00000001
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_cmlDIVRST_SHIFT      0
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR03_lP_cmlDIVRST_DEFAULT    0x00000000

/***************************************************************************
 *BRST_CMN_LO_WRITE_DATAR04 - LO control R04
 ***************************************************************************/
/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: s_p_a_r_e_3 [31:24] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_s_p_a_r_e_3_MASK        0xff000000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_s_p_a_r_e_3_SHIFT       24
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_s_p_a_r_e_3_DEFAULT     0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: LObuf_sel_RXTX [23:22] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_LObuf_sel_RXTX_MASK     0x00c00000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_LObuf_sel_RXTX_SHIFT    22
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_LObuf_sel_RXTX_DEFAULT  0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: imf_reg_pwrup [21:21] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_imf_reg_pwrup_MASK      0x00200000
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_imf_reg_pwrup_SHIFT     21
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_imf_reg_pwrup_DEFAULT   0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: Spare0 [20:11] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_Spare0_MASK             0x001ff800
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_Spare0_SHIFT            11
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_Spare0_DEFAULT          0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: pwrupCK [10:10] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_pwrupCK_MASK            0x00000400
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_pwrupCK_SHIFT           10
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_pwrupCK_DEFAULT         0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: sigcl_1080_pwrup [09:09] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_sigcl_1080_pwrup_MASK   0x00000200
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_sigcl_1080_pwrup_SHIFT  9
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_sigcl_1080_pwrup_DEFAULT 0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: cml1080_pwrup [08:08] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_cml1080_pwrup_MASK      0x00000100
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_cml1080_pwrup_SHIFT     8
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_cml1080_pwrup_DEFAULT   0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: cml1080_cmlCNT [07:06] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_cml1080_cmlCNT_MASK     0x000000c0
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_cml1080_cmlCNT_SHIFT    6
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_cml1080_cmlCNT_DEFAULT  0x00000001

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: lP_Vc_prb_en [05:05] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_Vc_prb_en_MASK       0x00000020
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_Vc_prb_en_SHIFT      5
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_Vc_prb_en_DEFAULT    0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: lP_mainVbal [04:04] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_mainVbal_MASK        0x00000010
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_mainVbal_SHIFT       4
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_mainVbal_DEFAULT     0x00000001

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: lP_mainIbal [03:03] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_mainIbal_MASK        0x00000008
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_mainIbal_SHIFT       3
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_mainIbal_DEFAULT     0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: lP_ld_RESET_STRT [02:02] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_ld_RESET_STRT_MASK   0x00000004
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_ld_RESET_STRT_SHIFT  2
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_ld_RESET_STRT_DEFAULT 0x00000001

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: lP_ld_EN [01:01] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_ld_EN_MASK           0x00000002
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_ld_EN_SHIFT          1
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_ld_EN_DEFAULT        0x00000000

/* TRX :: BRST_CMN_LO_WRITE_DATAR04 :: lP_pwrup_wd [00:00] */
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_pwrup_wd_MASK        0x00000001
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_pwrup_wd_SHIFT       0
#define BCHP_TRX_BRST_CMN_LO_WRITE_DATAR04_lP_pwrup_wd_DEFAULT     0x00000000

/***************************************************************************
 *BRST_CMN_PHYPLL_WRITE_DATAR01 - PHYPLL control R01 - Control register (default setting: 0x00A36800)
 ***************************************************************************/
/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: s_p_a_r_e_4 [31:30] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_s_p_a_r_e_4_MASK    0xc0000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_s_p_a_r_e_4_SHIFT   30
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_s_p_a_r_e_4_DEFAULT 0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: LDO_ctrl [29:26] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_LDO_ctrl_MASK       0x3c000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_LDO_ctrl_SHIFT      26
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_LDO_ctrl_DEFAULT    0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: Test_CMOS [25:25] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Test_CMOS_MASK      0x02000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Test_CMOS_SHIFT     25
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Test_CMOS_DEFAULT   0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: Watchdog_bypass [24:24] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Watchdog_bypass_MASK 0x01000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Watchdog_bypass_SHIFT 24
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Watchdog_bypass_DEFAULT 0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: Klplow [23:23] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Klplow_MASK         0x00800000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Klplow_SHIFT        23
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Klplow_DEFAULT      0x00000001

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: kvcox [22:21] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_kvcox_MASK          0x00600000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_kvcox_SHIFT         21
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_kvcox_DEFAULT       0x00000001

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: Rf [20:20] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Rf_MASK             0x00100000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Rf_SHIFT            20
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Rf_DEFAULT          0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: Rz [19:16] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Rz_MASK             0x000f0000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Rz_SHIFT            16
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Rz_DEFAULT          0x00000003

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: Icpx2 [15:15] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Icpx2_MASK          0x00008000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Icpx2_SHIFT         15
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Icpx2_DEFAULT       0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: Icpx [14:10] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Icpx_MASK           0x00007c00
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Icpx_SHIFT          10
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_Icpx_DEFAULT        0x0000001a

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: spare0 [09:02] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_spare0_MASK         0x000003fc
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_spare0_SHIFT        2
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_spare0_DEFAULT      0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR01 :: RefIN_ctrl [01:00] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_RefIN_ctrl_MASK     0x00000003
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_RefIN_ctrl_SHIFT    0
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR01_RefIN_ctrl_DEFAULT  0x00000000

/***************************************************************************
 *BRST_CMN_PHYPLL_WRITE_DATAR02 - PHYPLL control R02
 ***************************************************************************/
/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR02 :: pll_ctrl_hi [31:24] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR02_pll_ctrl_hi_MASK    0xff000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR02_pll_ctrl_hi_SHIFT   24
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR02_pll_ctrl_hi_DEFAULT 0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR02 :: ndiv_frac [23:00] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR02_ndiv_frac_MASK      0x00ffffff
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR02_ndiv_frac_SHIFT     0
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR02_ndiv_frac_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_PHYPLL_WRITE_DATAR03 - PHYPLL control R03
 ***************************************************************************/
/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR03 :: s_p_a_r_e_5 [31:31] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_s_p_a_r_e_5_MASK    0x80000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_s_p_a_r_e_5_SHIFT   31
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_s_p_a_r_e_5_DEFAULT 0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR03 :: p1div [30:27] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_p1div_MASK          0x78000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_p1div_SHIFT         27
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_p1div_DEFAULT       0x00000001

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR03 :: ndiv_int [26:18] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_ndiv_int_MASK       0x07fc0000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_ndiv_int_SHIFT      18
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_ndiv_int_DEFAULT    0x00000040

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR03 :: ndiv_mode [17:16] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_ndiv_mode_MASK      0x00030000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_ndiv_mode_SHIFT     16
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_ndiv_mode_DEFAULT   0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR03 :: test_sel [15:12] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_test_sel_MASK       0x0000f000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_test_sel_SHIFT      12
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_test_sel_DEFAULT    0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR03 :: test_en [11:11] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_test_en_MASK        0x00000800
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_test_en_SHIFT       11
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_test_en_DEFAULT     0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR03 :: spare0 [10:09] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_spare0_MASK         0x00000600
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_spare0_SHIFT        9
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_spare0_DEFAULT      0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR03 :: pwrup_ch6_ch1 [08:03] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_pwrup_ch6_ch1_MASK  0x000001f8
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_pwrup_ch6_ch1_SHIFT 3
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_pwrup_ch6_ch1_DEFAULT 0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR03 :: dreset [02:02] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_dreset_MASK         0x00000004
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_dreset_SHIFT        2
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_dreset_DEFAULT      0x00000001

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR03 :: areset [01:01] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_areset_MASK         0x00000002
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_areset_SHIFT        1
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_areset_DEFAULT      0x00000001

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR03 :: PLL_pwrup [00:00] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_PLL_pwrup_MASK      0x00000001
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_PLL_pwrup_SHIFT     0
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR03_PLL_pwrup_DEFAULT   0x00000000

/***************************************************************************
 *BRST_CMN_PHYPLL_WRITE_DATAR04 - PHYPLL control R04
 ***************************************************************************/
/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR04 :: m4div [31:24] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m4div_MASK          0xff000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m4div_SHIFT         24
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m4div_DEFAULT       0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR04 :: m3div [23:16] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m3div_MASK          0x00ff0000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m3div_SHIFT         16
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m3div_DEFAULT       0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR04 :: m2div [15:08] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m2div_MASK          0x0000ff00
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m2div_SHIFT         8
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m2div_DEFAULT       0x00000004

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR04 :: m1div [07:00] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m1div_MASK          0x000000ff
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m1div_SHIFT         0
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR04_m1div_DEFAULT       0x00000008

/***************************************************************************
 *BRST_CMN_PHYPLL_WRITE_DATAR05 - PHYPLL control R05
 ***************************************************************************/
/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR05 :: s_p_a_r_e_6 [31:28] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_s_p_a_r_e_6_MASK    0xf0000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_s_p_a_r_e_6_SHIFT   28
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_s_p_a_r_e_6_DEFAULT 0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR05 :: load_en_ch6_ch1 [27:22] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_load_en_ch6_ch1_MASK 0x0fc00000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_load_en_ch6_ch1_SHIFT 22
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_load_en_ch6_ch1_DEFAULT 0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR05 :: bypen_ch6_ch1 [21:16] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_bypen_ch6_ch1_MASK  0x003f0000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_bypen_ch6_ch1_SHIFT 16
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_bypen_ch6_ch1_DEFAULT 0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR05 :: m6div [15:08] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_m6div_MASK          0x0000ff00
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_m6div_SHIFT         8
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_m6div_DEFAULT       0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR05 :: m5div [07:00] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_m5div_MASK          0x000000ff
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_m5div_SHIFT         0
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR05_m5div_DEFAULT       0x00000000

/***************************************************************************
 *BRST_CMN_PHYPLL_WRITE_DATAR06 - PHYPLL control R06
 ***************************************************************************/
/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR06 :: Ctrlclk_ADC [31:31] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_Ctrlclk_ADC_MASK    0x80000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_Ctrlclk_ADC_SHIFT   31
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_Ctrlclk_ADC_DEFAULT 0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR06 :: Ctrlclk_TRX_DIG [30:30] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_Ctrlclk_TRX_DIG_MASK 0x40000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_Ctrlclk_TRX_DIG_SHIFT 30
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_Ctrlclk_TRX_DIG_DEFAULT 0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR06 :: spare [29:24] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_spare_MASK          0x3f000000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_spare_SHIFT         24
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_spare_DEFAULT       0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR06 :: hold_ch6_ch1 [23:18] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_hold_ch6_ch1_MASK   0x00fc0000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_hold_ch6_ch1_SHIFT  18
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_hold_ch6_ch1_DEFAULT 0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR06 :: dly_ch6 [17:15] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch6_MASK        0x00038000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch6_SHIFT       15
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch6_DEFAULT     0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR06 :: dly_ch5 [14:12] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch5_MASK        0x00007000
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch5_SHIFT       12
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch5_DEFAULT     0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR06 :: dly_ch4 [11:09] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch4_MASK        0x00000e00
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch4_SHIFT       9
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch4_DEFAULT     0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR06 :: dly_ch3 [08:06] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch3_MASK        0x000001c0
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch3_SHIFT       6
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch3_DEFAULT     0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR06 :: dly_ch2 [05:03] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch2_MASK        0x00000038
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch2_SHIFT       3
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch2_DEFAULT     0x00000000

/* TRX :: BRST_CMN_PHYPLL_WRITE_DATAR06 :: dly_ch1 [02:00] */
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch1_MASK        0x00000007
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch1_SHIFT       0
#define BCHP_TRX_BRST_CMN_PHYPLL_WRITE_DATAR06_dly_ch1_DEFAULT     0x00000000

/***************************************************************************
 *BRST_CMN_REFPLL_WRITE_DATAR01 - REFPLL control R01
 ***************************************************************************/
/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_DIV_fb [31:25] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_DIV_fb_MASK     0xfe000000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_DIV_fb_SHIFT    25
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_DIV_fb_DEFAULT  0x00000014

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_DIV_fbreg_PWRUP [24:24] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_DIV_fbreg_PWRUP_MASK 0x01000000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_DIV_fbreg_PWRUP_SHIFT 24
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_DIV_fbreg_PWRUP_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_bypass [23:23] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_bypass_MASK     0x00800000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_bypass_SHIFT    23
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_bypass_DEFAULT  0x00000001

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_rb_on [22:22] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_rb_on_MASK      0x00400000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_rb_on_SHIFT     22
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_rb_on_DEFAULT   0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_Vsw_vco [21:20] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_Vsw_vco_MASK    0x00300000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_Vsw_vco_SHIFT   20
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_Vsw_vco_DEFAULT 0x00000003

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_VCObuf_latch_on [19:19] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_VCObuf_latch_on_MASK 0x00080000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_VCObuf_latch_on_SHIFT 19
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_VCObuf_latch_on_DEFAULT 0x00000001

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_VCO_PWRUP [18:18] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_VCO_PWRUP_MASK  0x00040000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_VCO_PWRUP_SHIFT 18
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_VCO_PWRUP_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_lf_rcntl [17:15] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_lf_rcntl_MASK   0x00038000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_lf_rcntl_SHIFT  15
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_lf_rcntl_DEFAULT 0x00000004

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_ClfCNT [14:13] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_ClfCNT_MASK     0x00006000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_ClfCNT_SHIFT    13
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_ClfCNT_DEFAULT  0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_REFQPPFD_bleed_on [12:12] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_REFQPPFD_bleed_on_MASK 0x00001000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_REFQPPFD_bleed_on_SHIFT 12
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_REFQPPFD_bleed_on_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_PFD_DLY [11:10] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_PFD_DLY_MASK    0x00000c00
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_PFD_DLY_SHIFT   10
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_PFD_DLY_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_QP_ICTRL [09:07] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_QP_ICTRL_MASK   0x00000380
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_QP_ICTRL_SHIFT  7
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_QP_ICTRL_DEFAULT 0x00000005

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_QP_RESET [06:06] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_QP_RESET_MASK   0x00000040
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_QP_RESET_SHIFT  6
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_QP_RESET_DEFAULT 0x00000001

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_REGQPPFD_PWRUP [05:05] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_REGQPPFD_PWRUP_MASK 0x00000020
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_REGQPPFD_PWRUP_SHIFT 5
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_REGQPPFD_PWRUP_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_QP_PWRUP [04:04] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_QP_PWRUP_MASK   0x00000010
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_QP_PWRUP_SHIFT  4
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_QP_PWRUP_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_REGQPPFD_lowVBG [03:03] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_REGQPPFD_lowVBG_MASK 0x00000008
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_REGQPPFD_lowVBG_SHIFT 3
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_REGQPPFD_lowVBG_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_bgp_receiver_pup [02:02] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_bgp_receiver_pup_MASK 0x00000004
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_bgp_receiver_pup_SHIFT 2
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_bgp_receiver_pup_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_POSTDIV_master_PWRUP [01:01] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_POSTDIV_master_PWRUP_MASK 0x00000002
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_POSTDIV_master_PWRUP_SHIFT 1
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_POSTDIV_master_PWRUP_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR01 :: REF_PLL_master_PWRUP [00:00] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_PLL_master_PWRUP_MASK 0x00000001
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_PLL_master_PWRUP_SHIFT 0
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR01_REF_PLL_master_PWRUP_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_REFPLL_WRITE_DATAR02 - REFPLL control R02
 ***************************************************************************/
/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: s_p_a_r_e_7 [31:22] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_s_p_a_r_e_7_MASK    0xffc00000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_s_p_a_r_e_7_SHIFT   22
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_s_p_a_r_e_7_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_IGEN_PWRUP [21:21] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_IGEN_PWRUP_MASK 0x00200000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_IGEN_PWRUP_SHIFT 21
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_IGEN_PWRUP_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: Spare0 [20:20] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_Spare0_MASK         0x00100000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_Spare0_SHIFT        20
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_Spare0_DEFAULT      0x00000001

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_proc_check [19:18] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_proc_check_MASK 0x000c0000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_proc_check_SHIFT 18
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_proc_check_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_mux_PWRUP [17:17] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_mux_PWRUP_MASK  0x00020000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_mux_PWRUP_SHIFT 17
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_mux_PWRUP_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_UGB_PWRUP [16:16] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_UGB_PWRUP_MASK  0x00010000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_UGB_PWRUP_SHIFT 16
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_UGB_PWRUP_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_mux_fboff [15:15] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_mux_fboff_MASK  0x00008000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_mux_fboff_SHIFT 15
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_mux_fboff_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_mux_sel [14:13] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_mux_sel_MASK    0x00006000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_mux_sel_SHIFT   13
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_mux_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_ld_areset [12:12] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_ld_areset_MASK  0x00001000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_ld_areset_SHIFT 12
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_ld_areset_DEFAULT 0x00000001

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_DIV_ratio [11:09] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_ratio_MASK  0x00000e00
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_ratio_SHIFT 9
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_ratio_DEFAULT 0x00000001

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_DIV_ref_RESETb [08:08] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_ref_RESETb_MASK 0x00000100
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_ref_RESETb_SHIFT 8
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_ref_RESETb_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_DIV_fb_RESETb [07:07] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_fb_RESETb_MASK 0x00000080
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_fb_RESETb_SHIFT 7
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_fb_RESETb_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_ref_cmlbias [06:05] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_ref_cmlbias_MASK 0x00000060
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_ref_cmlbias_SHIFT 5
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_ref_cmlbias_DEFAULT 0x00000001

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_dac_vcrst [04:04] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_dac_vcrst_MASK  0x00000010
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_dac_vcrst_SHIFT 4
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_dac_vcrst_DEFAULT 0x00000001

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_REGDIV_bleed_on [03:03] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_REGDIV_bleed_on_MASK 0x00000008
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_REGDIV_bleed_on_SHIFT 3
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_REGDIV_bleed_on_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_DIV_reg_low_BGV [02:02] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_reg_low_BGV_MASK 0x00000004
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_reg_low_BGV_SHIFT 2
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_reg_low_BGV_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_DIV_refbuf_PWRUP [01:01] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_refbuf_PWRUP_MASK 0x00000002
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_refbuf_PWRUP_SHIFT 1
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_refbuf_PWRUP_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR02 :: REF_DIV_fbreg_lowVBG [00:00] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_fbreg_lowVBG_MASK 0x00000001
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_fbreg_lowVBG_SHIFT 0
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR02_REF_DIV_fbreg_lowVBG_DEFAULT 0x00000001

/***************************************************************************
 *BRST_CMN_REFPLL_WRITE_DATAR03 - REFPLL control R03
 ***************************************************************************/
/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR03 :: s_p_a_r_e_8 [31:16] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_s_p_a_r_e_8_MASK    0xffff0000
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_s_p_a_r_e_8_SHIFT   16
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_s_p_a_r_e_8_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR03 :: REF_OUTDIV_m0 [15:08] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTDIV_m0_MASK  0x0000ff00
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTDIV_m0_SHIFT 8
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTDIV_m0_DEFAULT 0x0000000a

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR03 :: Spare0 [07:07] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_Spare0_MASK         0x00000080
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_Spare0_SHIFT        7
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_Spare0_DEFAULT      0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR03 :: REF_CLK_bypass_enable [06:06] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_CLK_bypass_enable_MASK 0x00000040
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_CLK_bypass_enable_SHIFT 6
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_CLK_bypass_enable_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR03 :: REF_OUTCMOS_PWRUP_m0 [05:05] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTCMOS_PWRUP_m0_MASK 0x00000020
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTCMOS_PWRUP_m0_SHIFT 5
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTCMOS_PWRUP_m0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR03 :: REF_OUTCML_PWRUP_m0 [04:04] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTCML_PWRUP_m0_MASK 0x00000010
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTCML_PWRUP_m0_SHIFT 4
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTCML_PWRUP_m0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR03 :: REF_OUTCML_lowcur0 [03:03] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTCML_lowcur0_MASK 0x00000008
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTCML_lowcur0_SHIFT 3
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTCML_lowcur0_DEFAULT 0x00000001

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR03 :: REF_clken_m0 [02:02] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_clken_m0_MASK   0x00000004
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_clken_m0_SHIFT  2
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_clken_m0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR03 :: REF_OUTDIV_RESET_m0 [01:01] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTDIV_RESET_m0_MASK 0x00000002
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTDIV_RESET_m0_SHIFT 1
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTDIV_RESET_m0_DEFAULT 0x00000000

/* TRX :: BRST_CMN_REFPLL_WRITE_DATAR03 :: REF_OUTDIV_PWRUP_m0 [00:00] */
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTDIV_PWRUP_m0_MASK 0x00000001
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTDIV_PWRUP_m0_SHIFT 0
#define BCHP_TRX_BRST_CMN_REFPLL_WRITE_DATAR03_REF_OUTDIV_PWRUP_m0_DEFAULT 0x00000000

/***************************************************************************
 *BRST_RX_WRITE_DATAR01 - RX control R01
 ***************************************************************************/
/* TRX :: BRST_RX_WRITE_DATAR01 :: RF_IN_SWITCH_ON [31:31] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_RF_IN_SWITCH_ON_MASK        0x80000000
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_RF_IN_SWITCH_ON_SHIFT       31
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_RF_IN_SWITCH_ON_DEFAULT     0x00000001

/* TRX :: BRST_RX_WRITE_DATAR01 :: RFpga_gain [30:27] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_RFpga_gain_MASK             0x78000000
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_RFpga_gain_SHIFT            27
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_RFpga_gain_DEFAULT          0x00000000

/* TRX :: BRST_RX_WRITE_DATAR01 :: RFpgaCM [26:23] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_RFpgaCM_MASK                0x07800000
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_RFpgaCM_SHIFT               23
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_RFpgaCM_DEFAULT             0x00000006

/* TRX :: BRST_RX_WRITE_DATAR01 :: Spare1 [22:22] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_Spare1_MASK                 0x00400000
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_Spare1_SHIFT                22
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_Spare1_DEFAULT              0x00000000

/* TRX :: BRST_RX_WRITE_DATAR01 :: MIX_i_ibleed_sel [21:20] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIX_i_ibleed_sel_MASK       0x00300000
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIX_i_ibleed_sel_SHIFT      20
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIX_i_ibleed_sel_DEFAULT    0x00000002

/* TRX :: BRST_RX_WRITE_DATAR01 :: MIXgm_ibias_sel [19:18] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIXgm_ibias_sel_MASK        0x000c0000
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIXgm_ibias_sel_SHIFT       18
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIXgm_ibias_sel_DEFAULT     0x00000002

/* TRX :: BRST_RX_WRITE_DATAR01 :: MIX_FGA_CM_ibias_sel [17:16] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIX_FGA_CM_ibias_sel_MASK   0x00030000
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIX_FGA_CM_ibias_sel_SHIFT  16
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIX_FGA_CM_ibias_sel_DEFAULT 0x00000001

/* TRX :: BRST_RX_WRITE_DATAR01 :: MIX_LO_DC_sel [15:13] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIX_LO_DC_sel_MASK          0x0000e000
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIX_LO_DC_sel_SHIFT         13
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_MIX_LO_DC_sel_DEFAULT       0x00000005

/* TRX :: BRST_RX_WRITE_DATAR01 :: Spare0 [12:08] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_Spare0_MASK                 0x00001f00
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_Spare0_SHIFT                8
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_Spare0_DEFAULT              0x00000000

/* TRX :: BRST_RX_WRITE_DATAR01 :: en_rxbb [07:07] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_en_rxbb_MASK                0x00000080
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_en_rxbb_SHIFT               7
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_en_rxbb_DEFAULT             0x00000000

/* TRX :: BRST_RX_WRITE_DATAR01 :: swHPF [06:04] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_swHPF_MASK                  0x00000070
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_swHPF_SHIFT                 4
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_swHPF_DEFAULT               0x00000000

/* TRX :: BRST_RX_WRITE_DATAR01 :: puRFpga [03:03] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_puRFpga_MASK                0x00000008
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_puRFpga_SHIFT               3
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_puRFpga_DEFAULT             0x00000000

/* TRX :: BRST_RX_WRITE_DATAR01 :: pu_lobuf_reg [02:02] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_pu_lobuf_reg_MASK           0x00000004
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_pu_lobuf_reg_SHIFT          2
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_pu_lobuf_reg_DEFAULT        0x00000000

/* TRX :: BRST_RX_WRITE_DATAR01 :: pu_mixQ [01:01] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_pu_mixQ_MASK                0x00000002
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_pu_mixQ_SHIFT               1
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_pu_mixQ_DEFAULT             0x00000000

/* TRX :: BRST_RX_WRITE_DATAR01 :: pu_mixI [00:00] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_pu_mixI_MASK                0x00000001
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_pu_mixI_SHIFT               0
#define BCHP_TRX_BRST_RX_WRITE_DATAR01_pu_mixI_DEFAULT             0x00000000

/***************************************************************************
 *BRST_RX_WRITE_DATAR02 - RX control R02
 ***************************************************************************/
/* TRX :: BRST_RX_WRITE_DATAR02 :: s_p_a_r_e_9 [31:27] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_s_p_a_r_e_9_MASK            0xf8000000
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_s_p_a_r_e_9_SHIFT           27
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_s_p_a_r_e_9_DEFAULT         0x00000000

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_offset_det [26:26] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_offset_det_MASK        0x04000000
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_offset_det_SHIFT       26
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_offset_det_DEFAULT     0x00000000

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_cal [25:25] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_cal_MASK               0x02000000
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_cal_SHIFT              25
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_cal_DEFAULT            0x00000000

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_data_format [24:24] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_data_format_MASK       0x01000000
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_data_format_SHIFT      24
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_data_format_DEFAULT    0x00000001

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_v2i_common [23:22] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_v2i_common_MASK        0x00c00000
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_v2i_common_SHIFT       22
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_v2i_common_DEFAULT     0x00000002

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_v2i_current [21:20] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_v2i_current_MASK       0x00300000
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_v2i_current_SHIFT      20
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_v2i_current_DEFAULT    0x00000001

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_sh_current [19:18] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_sh_current_MASK        0x000c0000
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_sh_current_SHIFT       18
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_sh_current_DEFAULT     0x00000001

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_comp_current [17:16] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_comp_current_MASK      0x00030000
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_comp_current_SHIFT     16
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_comp_current_DEFAULT   0x00000002

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_DCD_clock_delay [15:14] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_DCD_clock_delay_MASK   0x0000c000
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_DCD_clock_delay_SHIFT  14
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_DCD_clock_delay_DEFAULT 0x00000001

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_clock_mode [13:12] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_clock_mode_MASK        0x00003000
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_clock_mode_SHIFT       12
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_clock_mode_DEFAULT     0x00000003

/* TRX :: BRST_RX_WRITE_DATAR02 :: Spare0 [11:11] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_Spare0_MASK                 0x00000800
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_Spare0_SHIFT                11
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_Spare0_DEFAULT              0x00000000

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_resetB [10:10] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_resetB_MASK            0x00000400
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_resetB_SHIFT           10
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_resetB_DEFAULT         0x00000000

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_en [09:09] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_en_MASK                0x00000200
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_en_SHIFT               9
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_en_DEFAULT             0x00000000

/* TRX :: BRST_RX_WRITE_DATAR02 :: RSSI_pwrup [08:08] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_pwrup_MASK             0x00000100
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_pwrup_SHIFT            8
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_RSSI_pwrup_DEFAULT          0x00000000

/* TRX :: BRST_RX_WRITE_DATAR02 :: rx_logen_reset [07:07] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_reset_MASK         0x00000080
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_reset_SHIFT        7
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_reset_DEFAULT      0x00000001

/* TRX :: BRST_RX_WRITE_DATAR02 :: rx_logen_start [06:06] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_start_MASK         0x00000040
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_start_SHIFT        6
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_start_DEFAULT      0x00000000

/* TRX :: BRST_RX_WRITE_DATAR02 :: rx_logen_PreSet [05:04] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_PreSet_MASK        0x00000030
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_PreSet_SHIFT       4
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_PreSet_DEFAULT     0x00000000

/* TRX :: BRST_RX_WRITE_DATAR02 :: rx_logen_two [03:03] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_two_MASK           0x00000008
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_two_SHIFT          3
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_two_DEFAULT        0x00000000

/* TRX :: BRST_RX_WRITE_DATAR02 :: rx_logen_six [02:02] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_six_MASK           0x00000004
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_six_SHIFT          2
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_six_DEFAULT        0x00000000

/* TRX :: BRST_RX_WRITE_DATAR02 :: rx_logen_Qneg [01:01] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_Qneg_MASK          0x00000002
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_Qneg_SHIFT         1
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_rx_logen_Qneg_DEFAULT       0x00000001

/* TRX :: BRST_RX_WRITE_DATAR02 :: pu_d2d_mix_LO [00:00] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_pu_d2d_mix_LO_MASK          0x00000001
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_pu_d2d_mix_LO_SHIFT         0
#define BCHP_TRX_BRST_RX_WRITE_DATAR02_pu_d2d_mix_LO_DEFAULT       0x00000000

/***************************************************************************
 *BRST_RX_WRITE_DATAR03 - RX control R03
 ***************************************************************************/
/* TRX :: BRST_RX_WRITE_DATAR03 :: s_p_a_r_e_10 [31:23] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_s_p_a_r_e_10_MASK           0xff800000
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_s_p_a_r_e_10_SHIFT          23
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_s_p_a_r_e_10_DEFAULT        0x00000000

/* TRX :: BRST_RX_WRITE_DATAR03 :: FGA_bias_ctrl [22:20] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_FGA_bias_ctrl_MASK          0x00700000
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_FGA_bias_ctrl_SHIFT         20
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_FGA_bias_ctrl_DEFAULT       0x00000005

/* TRX :: BRST_RX_WRITE_DATAR03 :: FGA_C_ctrl [19:12] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_FGA_C_ctrl_MASK             0x000ff000
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_FGA_C_ctrl_SHIFT            12
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_FGA_C_ctrl_DEFAULT          0x00000060

/* TRX :: BRST_RX_WRITE_DATAR03 :: Spare0 [11:08] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_Spare0_MASK                 0x00000f00
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_Spare0_SHIFT                8
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_Spare0_DEFAULT              0x00000000

/* TRX :: BRST_RX_WRITE_DATAR03 :: pu_FGA_Q [07:07] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_FGA_Q_MASK               0x00000080
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_FGA_Q_SHIFT              7
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_FGA_Q_DEFAULT            0x00000000

/* TRX :: BRST_RX_WRITE_DATAR03 :: pu_FGA_I [06:06] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_FGA_I_MASK               0x00000040
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_FGA_I_SHIFT              6
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_FGA_I_DEFAULT            0x00000000

/* TRX :: BRST_RX_WRITE_DATAR03 :: pu_rxlpf_Q [05:05] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_rxlpf_Q_MASK             0x00000020
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_rxlpf_Q_SHIFT            5
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_rxlpf_Q_DEFAULT          0x00000000

/* TRX :: BRST_RX_WRITE_DATAR03 :: pu_rxlpf_I [04:04] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_rxlpf_I_MASK             0x00000010
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_rxlpf_I_SHIFT            4
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_rxlpf_I_DEFAULT          0x00000000

/* TRX :: BRST_RX_WRITE_DATAR03 :: pu_ifpga_Q [03:03] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_ifpga_Q_MASK             0x00000008
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_ifpga_Q_SHIFT            3
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_ifpga_Q_DEFAULT          0x00000000

/* TRX :: BRST_RX_WRITE_DATAR03 :: pu_ifpga_I [02:02] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_ifpga_I_MASK             0x00000004
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_ifpga_I_SHIFT            2
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pu_ifpga_I_DEFAULT          0x00000000

/* TRX :: BRST_RX_WRITE_DATAR03 :: pwrupA [01:01] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pwrupA_MASK                 0x00000002
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pwrupA_SHIFT                1
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pwrupA_DEFAULT              0x00000000

/* TRX :: BRST_RX_WRITE_DATAR03 :: pwrupF [00:00] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pwrupF_MASK                 0x00000001
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pwrupF_SHIFT                0
#define BCHP_TRX_BRST_RX_WRITE_DATAR03_pwrupF_DEFAULT              0x00000000

/***************************************************************************
 *BRST_RX_WRITE_DATAR04 - RX control R04
 ***************************************************************************/
/* TRX :: BRST_RX_WRITE_DATAR04 :: rx_testSW [31:31] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_rx_testSW_MASK              0x80000000
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_rx_testSW_SHIFT             31
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_rx_testSW_DEFAULT           0x00000000

/* TRX :: BRST_RX_WRITE_DATAR04 :: sel_adcin_rx0_txcal1 [30:30] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_sel_adcin_rx0_txcal1_MASK   0x40000000
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_sel_adcin_rx0_txcal1_SHIFT  30
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_sel_adcin_rx0_txcal1_DEFAULT 0x00000000

/* TRX :: BRST_RX_WRITE_DATAR04 :: mux_off_adcin_RX_TXCAL [29:29] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_mux_off_adcin_RX_TXCAL_MASK 0x20000000
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_mux_off_adcin_RX_TXCAL_SHIFT 29
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_mux_off_adcin_RX_TXCAL_DEFAULT 0x00000000

/* TRX :: BRST_RX_WRITE_DATAR04 :: Spare1 [28:27] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_Spare1_MASK                 0x18000000
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_Spare1_SHIFT                27
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_Spare1_DEFAULT              0x00000000

/* TRX :: BRST_RX_WRITE_DATAR04 :: filtGain [26:24] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_filtGain_MASK               0x07000000
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_filtGain_SHIFT              24
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_filtGain_DEFAULT            0x00000003

/* TRX :: BRST_RX_WRITE_DATAR04 :: cIbias_rxlpf [23:20] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_cIbias_rxlpf_MASK           0x00f00000
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_cIbias_rxlpf_SHIFT          20
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_cIbias_rxlpf_DEFAULT        0x0000000a

/* TRX :: BRST_RX_WRITE_DATAR04 :: filtOpt [19:18] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_filtOpt_MASK                0x000c0000
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_filtOpt_SHIFT               18
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_filtOpt_DEFAULT             0x00000003

/* TRX :: BRST_RX_WRITE_DATAR04 :: filtBW [17:12] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_filtBW_MASK                 0x0003f000
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_filtBW_SHIFT                12
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_filtBW_DEFAULT              0x00000008

/* TRX :: BRST_RX_WRITE_DATAR04 :: cIbias_ifpga [11:08] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_cIbias_ifpga_MASK           0x00000f00
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_cIbias_ifpga_SHIFT          8
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_cIbias_ifpga_DEFAULT        0x0000000a

/* TRX :: BRST_RX_WRITE_DATAR04 :: Spare0 [07:06] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_Spare0_MASK                 0x000000c0
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_Spare0_SHIFT                6
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_Spare0_DEFAULT              0x00000000

/* TRX :: BRST_RX_WRITE_DATAR04 :: i_IFpgaGain [05:00] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_i_IFpgaGain_MASK            0x0000003f
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_i_IFpgaGain_SHIFT           0
#define BCHP_TRX_BRST_RX_WRITE_DATAR04_i_IFpgaGain_DEFAULT         0x00000008

/***************************************************************************
 *BRST_RX_WRITE_DATAR05 - RX control R05
 ***************************************************************************/
/* TRX :: BRST_RX_WRITE_DATAR05 :: s_p_a_r_e_11 [31:00] */
#define BCHP_TRX_BRST_RX_WRITE_DATAR05_s_p_a_r_e_11_MASK           0xffffffff
#define BCHP_TRX_BRST_RX_WRITE_DATAR05_s_p_a_r_e_11_SHIFT          0
#define BCHP_TRX_BRST_RX_WRITE_DATAR05_s_p_a_r_e_11_DEFAULT        0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATAR01 - TRXDIG control R01 - Activation control
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: s_p_a_r_e_12 [31:20] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_s_p_a_r_e_12_MASK   0xfff00000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_s_p_a_r_e_12_SHIFT  20
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_s_p_a_r_e_12_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: LO_SMtuner_resetb [19:19] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_SMtuner_resetb_MASK 0x00080000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_SMtuner_resetb_SHIFT 19
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_SMtuner_resetb_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: sw_reset_rssi [18:18] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_sw_reset_rssi_MASK  0x00040000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_sw_reset_rssi_SHIFT 18
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_sw_reset_rssi_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: sw_reset_dac [17:17] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_sw_reset_dac_MASK   0x00020000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_sw_reset_dac_SHIFT  17
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_sw_reset_dac_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: sw_reset_adc [16:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_sw_reset_adc_MASK   0x00010000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_sw_reset_adc_SHIFT  16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_sw_reset_adc_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: spare0 [15:14] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_spare0_MASK         0x0000c000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_spare0_SHIFT        14
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_spare0_DEFAULT      0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: loopback_dac_adc_en [13:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_loopback_dac_adc_en_MASK 0x00002000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_loopback_dac_adc_en_SHIFT 13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_loopback_dac_adc_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: LO_Fast_lp_qp_pu_mux_sel [12:12] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_Fast_lp_qp_pu_mux_sel_MASK 0x00001000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_Fast_lp_qp_pu_mux_sel_SHIFT 12
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_Fast_lp_qp_pu_mux_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: LO_Fast_QPbias_WB_sel [11:11] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_Fast_QPbias_WB_sel_MASK 0x00000800
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_Fast_QPbias_WB_sel_SHIFT 11
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_Fast_QPbias_WB_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: tx_iq_comp_bypass_en [10:10] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_tx_iq_comp_bypass_en_MASK 0x00000400
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_tx_iq_comp_bypass_en_SHIFT 10
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_tx_iq_comp_bypass_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: LO_SMtuner_param_sel [09:09] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_SMtuner_param_sel_MASK 0x00000200
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_SMtuner_param_sel_SHIFT 9
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_SMtuner_param_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: LO_SMtuner_tune_en [08:08] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_SMtuner_tune_en_MASK 0x00000100
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_SMtuner_tune_en_SHIFT 8
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_LO_SMtuner_tune_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: farrow_data_en [07:07] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_farrow_data_en_MASK 0x00000080
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_farrow_data_en_SHIFT 7
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_farrow_data_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: farrow_blk_en [06:06] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_farrow_blk_en_MASK  0x00000040
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_farrow_blk_en_SHIFT 6
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_farrow_blk_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: ana_rssi_en [05:05] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_ana_rssi_en_MASK    0x00000020
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_ana_rssi_en_SHIFT   5
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_ana_rssi_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: trx_goertzel_restart [04:04] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_trx_goertzel_restart_MASK 0x00000010
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_trx_goertzel_restart_SHIFT 4
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_trx_goertzel_restart_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: goertzel_en [03:03] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_goertzel_en_MASK    0x00000008
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_goertzel_en_SHIFT   3
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_goertzel_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: dac_hoff_bist_en [02:02] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_dac_hoff_bist_en_MASK 0x00000004
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_dac_hoff_bist_en_SHIFT 2
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_dac_hoff_bist_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: loopback_adc_dac_en [01:01] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_loopback_adc_dac_en_MASK 0x00000002
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_loopback_adc_dac_en_SHIFT 1
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_loopback_adc_dac_en_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR01 :: tone_ddfs_en [00:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_tone_ddfs_en_MASK   0x00000001
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_tone_ddfs_en_SHIFT  0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR01_tone_ddfs_en_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATAR02 - TRXDIG control R02 - ToneGen Test DDFS control 1
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR02 :: test_ddfs_fcw2 [31:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR02_test_ddfs_fcw2_MASK 0xffff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR02_test_ddfs_fcw2_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR02_test_ddfs_fcw2_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR02 :: test_ddfs_fcw1 [15:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR02_test_ddfs_fcw1_MASK 0x0000ffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR02_test_ddfs_fcw1_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR02_test_ddfs_fcw1_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATAR03 - TRXDIG control R03 - ToneGen Test DDFS control 2
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR03 :: LO_Fast_QPbiasCNT2_WB [31:27] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_LO_Fast_QPbiasCNT2_WB_MASK 0xf8000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_LO_Fast_QPbiasCNT2_WB_SHIFT 27
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_LO_Fast_QPbiasCNT2_WB_DEFAULT 0x0000001f

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR03 :: LO_Fast_QPbiasCNT_WB [26:22] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_LO_Fast_QPbiasCNT_WB_MASK 0x07c00000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_LO_Fast_QPbiasCNT_WB_SHIFT 22
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_LO_Fast_QPbiasCNT_WB_DEFAULT 0x0000001f

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR03 :: spare [21:20] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_spare_MASK          0x00300000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_spare_SHIFT         20
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_spare_DEFAULT       0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR03 :: test_ddfs_Qsel [19:19] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_Qsel_MASK 0x00080000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_Qsel_SHIFT 19
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_Qsel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR03 :: test_ddfs_Isel [18:18] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_Isel_MASK 0x00040000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_Isel_SHIFT 18
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_Isel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR03 :: test_ddfs_op_mode [17:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_op_mode_MASK 0x00030000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_op_mode_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_op_mode_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR03 :: test_ddfs_scl2 [15:08] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_scl2_MASK 0x0000ff00
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_scl2_SHIFT 8
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_scl2_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR03 :: test_ddfs_scl1 [07:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_scl1_MASK 0x000000ff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_scl1_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR03_test_ddfs_scl1_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATAR04 - TRXDIG control R04 - IQ-DAC LBIST control
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR04 :: s_p_a_r_e_13 [31:17] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR04_s_p_a_r_e_13_MASK   0xfffe0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR04_s_p_a_r_e_13_SHIFT  17
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR04_s_p_a_r_e_13_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR04 :: dac_hoff_sw_reset [16:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR04_dac_hoff_sw_reset_MASK 0x00010000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR04_dac_hoff_sw_reset_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR04_dac_hoff_sw_reset_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR04 :: dac_hoff_bist_lim [15:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR04_dac_hoff_bist_lim_MASK 0x0000ffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR04_dac_hoff_bist_lim_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR04_dac_hoff_bist_lim_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATAR05 - TRXDIG control R05 - Goerzel control 1
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR05 :: goertzel_exp_ft1c_quad [31:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR05_goertzel_exp_ft1c_quad_MASK 0xffff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR05_goertzel_exp_ft1c_quad_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR05_goertzel_exp_ft1c_quad_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR05 :: goertzel_exp_ft1c_inph [15:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR05_goertzel_exp_ft1c_inph_MASK 0x0000ffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR05_goertzel_exp_ft1c_inph_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR05_goertzel_exp_ft1c_inph_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATAR06 - TRXDIG control R06 - Goerzel control 2
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR06 :: goertzel_mode_sel [31:31] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_mode_sel_MASK 0x80000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_mode_sel_SHIFT 31
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_mode_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR06 :: goertzel_signext [30:27] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_signext_MASK 0x78000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_signext_SHIFT 27
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_signext_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR06 :: goertzel_ndft_g [26:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_ndft_g_MASK 0x07ff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_ndft_g_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_ndft_g_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR06 :: goertzel_2xexp_ft1r [15:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_2xexp_ft1r_MASK 0x0000ffff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_2xexp_ft1r_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR06_goertzel_2xexp_ft1r_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATAR07 - TRXDIG control R07 - IQ-Correction control
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR07 :: s_p_a_r_e_14 [31:26] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_s_p_a_r_e_14_MASK   0xfc000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_s_p_a_r_e_14_SHIFT  26
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_s_p_a_r_e_14_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR07 :: rx_flip_spectrum [25:25] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_flip_spectrum_MASK 0x02000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_flip_spectrum_SHIFT 25
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_flip_spectrum_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR07 :: rx_iq_scale_q [24:24] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_iq_scale_q_MASK  0x01000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_iq_scale_q_SHIFT 24
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_iq_scale_q_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR07 :: rx_iq_cor_teta [23:12] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_iq_cor_teta_MASK 0x00fff000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_iq_cor_teta_SHIFT 12
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_iq_cor_teta_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR07 :: rx_iq_cor_rho [11:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_iq_cor_rho_MASK  0x00000fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_iq_cor_rho_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR07_rx_iq_cor_rho_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATAR08 - "TRXDIG control R08 - Ping-Pong Lag Compensation Filter control (Farrow), and LO Tune State Machine configuration"
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR08 :: s_p_a_r_e_15 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_s_p_a_r_e_15_MASK   0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_s_p_a_r_e_15_SHIFT  29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_s_p_a_r_e_15_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR08 :: LO_SMtuner_settletime [28:25] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_LO_SMtuner_settletime_MASK 0x1e000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_LO_SMtuner_settletime_SHIFT 25
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_LO_SMtuner_settletime_DEFAULT 0x00000007

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR08 :: LO_SMtuner_QP_I [24:20] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_LO_SMtuner_QP_I_MASK 0x01f00000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_LO_SMtuner_QP_I_SHIFT 20
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_LO_SMtuner_QP_I_DEFAULT 0x00000005

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR08 :: LO_SMtuner_QP_I_initial [19:15] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_LO_SMtuner_QP_I_initial_MASK 0x000f8000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_LO_SMtuner_QP_I_initial_SHIFT 15
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_LO_SMtuner_QP_I_initial_DEFAULT 0x00000005

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR08 :: ppadc_farrow_bypass [14:14] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_bypass_MASK 0x00004000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_bypass_SHIFT 14
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_bypass_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR08 :: ppadc_farrow_out_iq_sel [13:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_out_iq_sel_MASK 0x00002000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_out_iq_sel_SHIFT 13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_out_iq_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR08 :: ppadc_farrow_in_iq_sel [12:12] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_in_iq_sel_MASK 0x00001000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_in_iq_sel_SHIFT 12
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_in_iq_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR08 :: ppadc_farrow_coeff [11:08] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_coeff_MASK 0x00000f00
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_coeff_SHIFT 8
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_coeff_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR08 :: ppadc_farrow_sfo [07:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_sfo_MASK 0x000000ff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_sfo_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR08_ppadc_farrow_sfo_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATAR09 - "TRXDIG control R09 - Analog RSSI control, and LO Tune State Machine configuration"
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR09 :: s_p_a_r_e_16 [31:28] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_s_p_a_r_e_16_MASK   0xf0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_s_p_a_r_e_16_SHIFT  28
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_s_p_a_r_e_16_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR09 :: LO_SMtuner_ls_range [27:25] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_ls_range_MASK 0x0e000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_ls_range_SHIFT 25
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_ls_range_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR09 :: LO_SMtuner_Vref_low [24:20] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_Vref_low_MASK 0x01f00000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_Vref_low_SHIFT 20
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_Vref_low_DEFAULT 0x00000011

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR09 :: LO_SMtuner_Vref_high [19:15] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_Vref_high_MASK 0x000f8000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_Vref_high_SHIFT 15
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_Vref_high_DEFAULT 0x00000019

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR09 :: LO_SMtuner_Vref_Vth [14:10] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_Vref_Vth_MASK 0x00007c00
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_Vref_Vth_SHIFT 10
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_LO_SMtuner_Vref_Vth_DEFAULT 0x00000019

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR09 :: ana_rssi_bypass [09:09] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_bypass_MASK 0x00000200
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_bypass_SHIFT 9
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_bypass_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR09 :: ana_rssi_clear_peak [08:08] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_clear_peak_MASK 0x00000100
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_clear_peak_SHIFT 8
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_clear_peak_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR09 :: ana_rssi_time_scale [07:04] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_time_scale_MASK 0x000000f0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_time_scale_SHIFT 4
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_time_scale_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR09 :: ana_rssi_mode_sel [03:02] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_mode_sel_MASK 0x0000000c
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_mode_sel_SHIFT 2
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_mode_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR09 :: ana_rssi_kp [01:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_kp_MASK    0x00000003
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_kp_SHIFT   0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR09_ana_rssi_kp_DEFAULT 0x00000000

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATAR10 - TRXDIG control R10 - LO Tune SM. Provides programmability of the Loop Parameters table in LO Tune SM
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR10 :: s_p_a_r_e_17 [31:30] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_s_p_a_r_e_17_MASK   0xc0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_s_p_a_r_e_17_SHIFT  30
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_s_p_a_r_e_17_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR10 :: LO_SMtuner_WB [29:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_WB_MASK  0x20000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_WB_SHIFT 29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_WB_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR10 :: LO_SMtuner_Nbr2 [28:27] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_Nbr2_MASK 0x18000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_Nbr2_SHIFT 27
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_Nbr2_DEFAULT 0x00000001

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR10 :: LO_SMtuner_Nbr1 [26:25] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_Nbr1_MASK 0x06000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_Nbr1_SHIFT 25
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_Nbr1_DEFAULT 0x00000003

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR10 :: LO_SMtuner_K5 [24:22] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K5_MASK  0x01c00000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K5_SHIFT 22
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K5_DEFAULT 0x00000003

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR10 :: LO_SMtuner_K4 [21:19] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K4_MASK  0x00380000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K4_SHIFT 19
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K4_DEFAULT 0x00000002

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR10 :: LO_SMtuner_K3 [18:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K3_MASK  0x00070000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K3_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K3_DEFAULT 0x00000001

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR10 :: LO_SMtuner_K2 [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K2_MASK  0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K2_SHIFT 13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K2_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR10 :: LO_SMtuner_K1 [12:10] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K1_MASK  0x00001c00
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K1_SHIFT 10
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_K1_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR10 :: LO_SMtuner_QP2 [09:05] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_QP2_MASK 0x000003e0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_QP2_SHIFT 5
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_QP2_DEFAULT 0x00000009

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR10 :: LO_SMtuner_QP1 [04:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_QP1_MASK 0x0000001f
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_QP1_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR10_LO_SMtuner_QP1_DEFAULT 0x00000005

/***************************************************************************
 *BRST_CMN_TRXDIG_WRITE_DATAR11 - TRXDIG control R11 - Spare
 ***************************************************************************/
/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR11 :: s_p_a_r_e_18 [31:29] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_s_p_a_r_e_18_MASK   0xe0000000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_s_p_a_r_e_18_SHIFT  29
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_s_p_a_r_e_18_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR11 :: tx_iq_comp_b_sel [28:16] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_tx_iq_comp_b_sel_MASK 0x1fff0000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_tx_iq_comp_b_sel_SHIFT 16
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_tx_iq_comp_b_sel_DEFAULT 0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR11 :: spare [15:13] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_spare_MASK          0x0000e000
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_spare_SHIFT         13
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_spare_DEFAULT       0x00000000

/* TRX :: BRST_CMN_TRXDIG_WRITE_DATAR11 :: tx_iq_comp_a_sel [12:00] */
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_tx_iq_comp_a_sel_MASK 0x00001fff
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_tx_iq_comp_a_sel_SHIFT 0
#define BCHP_TRX_BRST_CMN_TRXDIG_WRITE_DATAR11_tx_iq_comp_a_sel_DEFAULT 0x00000000

/***************************************************************************
 *BRST_TX_WRITE_DATAR01 - TX control R01
 ***************************************************************************/
/* TRX :: BRST_TX_WRITE_DATAR01 :: LB_SF_pu_TXCal [31:31] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_LB_SF_pu_TXCal_MASK         0x80000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_LB_SF_pu_TXCal_SHIFT        31
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_LB_SF_pu_TXCal_DEFAULT      0x00000000

/* TRX :: BRST_TX_WRITE_DATAR01 :: LB_SF_pu_src [30:30] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_LB_SF_pu_src_MASK           0x40000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_LB_SF_pu_src_SHIFT          30
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_LB_SF_pu_src_DEFAULT        0x00000000

/* TRX :: BRST_TX_WRITE_DATAR01 :: lpf_biquad [29:26] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_lpf_biquad_MASK             0x3c000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_lpf_biquad_SHIFT            26
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_lpf_biquad_DEFAULT          0x00000000

/* TRX :: BRST_TX_WRITE_DATAR01 :: LB_SF_set [25:23] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_LB_SF_set_MASK              0x03800000
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_LB_SF_set_SHIFT             23
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_LB_SF_set_DEFAULT           0x00000007

/* TRX :: BRST_TX_WRITE_DATAR01 :: spare0 [22:22] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_spare0_MASK                 0x00400000
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_spare0_SHIFT                22
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_spare0_DEFAULT              0x00000000

/* TRX :: BRST_TX_WRITE_DATAR01 :: PAD_ctrl_corr [21:20] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_corr_MASK          0x00300000
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_corr_SHIFT         20
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_corr_DEFAULT       0x00000003

/* TRX :: BRST_TX_WRITE_DATAR01 :: PAD_ctrl_deg [19:16] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_deg_MASK           0x000f0000
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_deg_SHIFT          16
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_deg_DEFAULT        0x00000004

/* TRX :: BRST_TX_WRITE_DATAR01 :: PAD_ctrl_follower [15:14] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_follower_MASK      0x0000c000
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_follower_SHIFT     14
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_follower_DEFAULT   0x00000002

/* TRX :: BRST_TX_WRITE_DATAR01 :: PAD_ctrl_main [13:10] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_main_MASK          0x00003c00
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_main_SHIFT         10
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_ctrl_main_DEFAULT       0x0000000a

/* TRX :: BRST_TX_WRITE_DATAR01 :: PAD_gainctrl [09:02] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_gainctrl_MASK           0x000003fc
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_gainctrl_SHIFT          2
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_gainctrl_DEFAULT        0x000000ff

/* TRX :: BRST_TX_WRITE_DATAR01 :: PAD_Disable_prot [01:01] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_Disable_prot_MASK       0x00000002
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_Disable_prot_SHIFT      1
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_Disable_prot_DEFAULT    0x00000000

/* TRX :: BRST_TX_WRITE_DATAR01 :: PAD_PwrUp [00:00] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_PwrUp_MASK              0x00000001
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_PwrUp_SHIFT             0
#define BCHP_TRX_BRST_TX_WRITE_DATAR01_PAD_PwrUp_DEFAULT           0x00000000

/***************************************************************************
 *BRST_TX_WRITE_DATAR02 - TX control R02
 ***************************************************************************/
/* TRX :: BRST_TX_WRITE_DATAR02 :: lobuf_reg_pwrup [31:31] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lobuf_reg_pwrup_MASK        0x80000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lobuf_reg_pwrup_SHIFT       31
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lobuf_reg_pwrup_DEFAULT     0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: hrmix_ibleed_pwrup [30:30] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_ibleed_pwrup_MASK     0x40000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_ibleed_pwrup_SHIFT    30
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_ibleed_pwrup_DEFAULT  0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: Spare1 [29:29] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_Spare1_MASK                 0x20000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_Spare1_SHIFT                29
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_Spare1_DEFAULT              0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: hrmix_LO_DC_set [28:26] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_LO_DC_set_MASK        0x1c000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_LO_DC_set_SHIFT       26
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_LO_DC_set_DEFAULT     0x00000004

/* TRX :: BRST_TX_WRITE_DATAR02 :: hrmix_mixQ_pu [25:25] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_mixQ_pu_MASK          0x02000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_mixQ_pu_SHIFT         25
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_mixQ_pu_DEFAULT       0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: hrmix_mixI_pu [24:24] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_mixI_pu_MASK          0x01000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_mixI_pu_SHIFT         24
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_mixI_pu_DEFAULT       0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: hrmix_BB_op_enable [23:23] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_BB_op_enable_MASK     0x00800000
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_BB_op_enable_SHIFT    23
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_hrmix_BB_op_enable_DEFAULT  0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: lpf_bias_pu [22:22] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_bias_pu_MASK            0x00400000
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_bias_pu_SHIFT           22
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_bias_pu_DEFAULT         0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: lpf_bias_set [21:18] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_bias_set_MASK           0x003c0000
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_bias_set_SHIFT          18
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_bias_set_DEFAULT        0x00000008

/* TRX :: BRST_TX_WRITE_DATAR02 :: lpf_vcmset [17:15] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_vcmset_MASK             0x00038000
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_vcmset_SHIFT            15
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_vcmset_DEFAULT          0x00000003

/* TRX :: BRST_TX_WRITE_DATAR02 :: Spare0 [14:13] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_Spare0_MASK                 0x00006000
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_Spare0_SHIFT                13
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_Spare0_DEFAULT              0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: lpf_Bwset [12:06] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_Bwset_MASK              0x00001fc0
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_Bwset_SHIFT             6
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_Bwset_DEFAULT           0x0000002f

/* TRX :: BRST_TX_WRITE_DATAR02 :: lpf_Q_pu [05:05] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_Q_pu_MASK               0x00000020
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_Q_pu_SHIFT              5
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_Q_pu_DEFAULT            0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: lpf_I_pu [04:04] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_I_pu_MASK               0x00000010
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_I_pu_SHIFT              4
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_lpf_I_pu_DEFAULT            0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: TX_BIAS_pu [03:03] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_TX_BIAS_pu_MASK             0x00000008
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_TX_BIAS_pu_SHIFT            3
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_TX_BIAS_pu_DEFAULT          0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: LB_en_hrmix [02:02] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_LB_en_hrmix_MASK            0x00000004
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_LB_en_hrmix_SHIFT           2
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_LB_en_hrmix_DEFAULT         0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: LB_en_PAD [01:01] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_LB_en_PAD_MASK              0x00000002
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_LB_en_PAD_SHIFT             1
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_LB_en_PAD_DEFAULT           0x00000000

/* TRX :: BRST_TX_WRITE_DATAR02 :: LB_SF_bias_pu [00:00] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_LB_SF_bias_pu_MASK          0x00000001
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_LB_SF_bias_pu_SHIFT         0
#define BCHP_TRX_BRST_TX_WRITE_DATAR02_LB_SF_bias_pu_DEFAULT       0x00000000

/***************************************************************************
 *BRST_TX_WRITE_DATAR03 - TX control R03
 ***************************************************************************/
/* TRX :: BRST_TX_WRITE_DATAR03 :: I_test_Mux_ON [31:31] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_I_test_Mux_ON_MASK          0x80000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_I_test_Mux_ON_SHIFT         31
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_I_test_Mux_ON_DEFAULT       0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: I_Test_aux_signal_ON [30:30] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_I_Test_aux_signal_ON_MASK   0x40000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_I_Test_aux_signal_ON_SHIFT  30
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_I_Test_aux_signal_ON_DEFAULT 0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: I_BYP_res_EN [29:29] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_I_BYP_res_EN_MASK           0x20000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_I_BYP_res_EN_SHIFT          29
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_I_BYP_res_EN_DEFAULT        0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: Q_test_Mux_ON [28:28] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_Q_test_Mux_ON_MASK          0x10000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_Q_test_Mux_ON_SHIFT         28
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_Q_test_Mux_ON_DEFAULT       0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: Q_Test_aux_signal_ON [27:27] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_Q_Test_aux_signal_ON_MASK   0x08000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_Q_Test_aux_signal_ON_SHIFT  27
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_Q_Test_aux_signal_ON_DEFAULT 0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: Q_BYP_res_EN [26:26] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_Q_BYP_res_EN_MASK           0x04000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_Q_BYP_res_EN_SHIFT          26
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_Q_BYP_res_EN_DEFAULT        0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: idac_ctrl_in [25:22] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_in_MASK           0x03c00000
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_in_SHIFT          22
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_in_DEFAULT        0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: idac_ctrl_ip [21:18] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_ip_MASK           0x003c0000
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_ip_SHIFT          18
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_ip_DEFAULT        0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: idac_ctrl_qn [17:14] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_qn_MASK           0x0003c000
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_qn_SHIFT          14
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_qn_DEFAULT        0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: idac_ctrl_qp [13:10] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_qp_MASK           0x00003c00
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_qp_SHIFT          10
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_ctrl_qp_DEFAULT        0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: idac_pu [09:09] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_pu_MASK                0x00000200
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_pu_SHIFT               9
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_idac_pu_DEFAULT             0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: hrmix_ibleed_vbias_sel [08:07] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_ibleed_vbias_sel_MASK 0x00000180
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_ibleed_vbias_sel_SHIFT 7
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_ibleed_vbias_sel_DEFAULT 0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: hrmix_mix_sel [06:06] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_mix_sel_MASK          0x00000040
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_mix_sel_SHIFT         6
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_mix_sel_DEFAULT       0x00000000

/* TRX :: BRST_TX_WRITE_DATAR03 :: hrmix_ibleed_sel [05:03] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_ibleed_sel_MASK       0x00000038
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_ibleed_sel_SHIFT      3
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_ibleed_sel_DEFAULT    0x00000001

/* TRX :: BRST_TX_WRITE_DATAR03 :: hrmix_ibias_sel [02:00] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_ibias_sel_MASK        0x00000007
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_ibias_sel_SHIFT       0
#define BCHP_TRX_BRST_TX_WRITE_DATAR03_hrmix_ibias_sel_DEFAULT     0x00000001

/***************************************************************************
 *BRST_TX_WRITE_DATAR04 - TX control R04
 ***************************************************************************/
/* TRX :: BRST_TX_WRITE_DATAR04 :: TXCAL_caltone_CM [31:29] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_CM_MASK       0xe0000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_CM_SHIFT      29
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_CM_DEFAULT    0x00000004

/* TRX :: BRST_TX_WRITE_DATAR04 :: TXCAL_caltone_bias_ctrl [28:27] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_bias_ctrl_MASK 0x18000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_bias_ctrl_SHIFT 27
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_bias_ctrl_DEFAULT 0x00000003

/* TRX :: BRST_TX_WRITE_DATAR04 :: TXCAL_caltone_amp_ctrl [26:24] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_amp_ctrl_MASK 0x07000000
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_amp_ctrl_SHIFT 24
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_amp_ctrl_DEFAULT 0x00000003

/* TRX :: BRST_TX_WRITE_DATAR04 :: TXCAL_caltone_pu [23:23] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_pu_MASK       0x00800000
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_pu_SHIFT      23
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_caltone_pu_DEFAULT    0x00000000

/* TRX :: BRST_TX_WRITE_DATAR04 :: TXCAL_SF_CM_ctrl [22:21] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_SF_CM_ctrl_MASK       0x00600000
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_SF_CM_ctrl_SHIFT      21
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_SF_CM_ctrl_DEFAULT    0x00000002

/* TRX :: BRST_TX_WRITE_DATAR04 :: TXCAL_powerup_LDO [20:20] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_powerup_LDO_MASK      0x00100000
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_powerup_LDO_SHIFT     20
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_powerup_LDO_DEFAULT   0x00000000

/* TRX :: BRST_TX_WRITE_DATAR04 :: TXCAL_opamp_pwup [19:19] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_opamp_pwup_MASK       0x00080000
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_opamp_pwup_SHIFT      19
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_opamp_pwup_DEFAULT    0x00000000

/* TRX :: BRST_TX_WRITE_DATAR04 :: TXCAL_mixer_pwup [18:18] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_mixer_pwup_MASK       0x00040000
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_mixer_pwup_SHIFT      18
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_mixer_pwup_DEFAULT    0x00000000

/* TRX :: BRST_TX_WRITE_DATAR04 :: Spare0 [17:17] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_Spare0_MASK                 0x00020000
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_Spare0_SHIFT                17
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_Spare0_DEFAULT              0x00000000

/* TRX :: BRST_TX_WRITE_DATAR04 :: I_txcal_Com_Mode_opamp [16:14] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_I_txcal_Com_Mode_opamp_MASK 0x0001c000
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_I_txcal_Com_Mode_opamp_SHIFT 14
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_I_txcal_Com_Mode_opamp_DEFAULT 0x00000003

/* TRX :: BRST_TX_WRITE_DATAR04 :: I_txgain_cal_opamp_gain [13:11] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_I_txgain_cal_opamp_gain_MASK 0x00003800
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_I_txgain_cal_opamp_gain_SHIFT 11
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_I_txgain_cal_opamp_gain_DEFAULT 0x00000006

/* TRX :: BRST_TX_WRITE_DATAR04 :: Gain_ctrl_mixer [10:09] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_Gain_ctrl_mixer_MASK        0x00000600
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_Gain_ctrl_mixer_SHIFT       9
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_Gain_ctrl_mixer_DEFAULT     0x00000000

/* TRX :: BRST_TX_WRITE_DATAR04 :: TXCAL_self_mixer_en [08:08] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_self_mixer_en_MASK    0x00000100
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_self_mixer_en_SHIFT   8
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_self_mixer_en_DEFAULT 0x00000001

/* TRX :: BRST_TX_WRITE_DATAR04 :: TXCAL_SF_pu [07:07] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_SF_pu_MASK            0x00000080
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_SF_pu_SHIFT           7
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_SF_pu_DEFAULT         0x00000000

/* TRX :: BRST_TX_WRITE_DATAR04 :: TXCAL_LPF_BW_sel [06:01] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_LPF_BW_sel_MASK       0x0000007e
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_LPF_BW_sel_SHIFT      1
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TXCAL_LPF_BW_sel_DEFAULT    0x0000003f

/* TRX :: BRST_TX_WRITE_DATAR04 :: TX_GAIN_CAL_EN [00:00] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TX_GAIN_CAL_EN_MASK         0x00000001
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TX_GAIN_CAL_EN_SHIFT        0
#define BCHP_TRX_BRST_TX_WRITE_DATAR04_TX_GAIN_CAL_EN_DEFAULT      0x00000000

/***************************************************************************
 *BRST_TX_WRITE_DATAR05 - TX control R05
 ***************************************************************************/
/* TRX :: BRST_TX_WRITE_DATAR05 :: s_p_a_r_e_19 [31:10] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_s_p_a_r_e_19_MASK           0xfffffc00
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_s_p_a_r_e_19_SHIFT          10
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_s_p_a_r_e_19_DEFAULT        0x00000000

/* TRX :: BRST_TX_WRITE_DATAR05 :: LO_d2d_pu [09:09] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_LO_d2d_pu_MASK              0x00000200
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_LO_d2d_pu_SHIFT             9
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_LO_d2d_pu_DEFAULT           0x00000000

/* TRX :: BRST_TX_WRITE_DATAR05 :: Txcal_Ckenable [08:08] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_Txcal_Ckenable_MASK         0x00000100
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_Txcal_Ckenable_SHIFT        8
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_Txcal_Ckenable_DEFAULT      0x00000000

/* TRX :: BRST_TX_WRITE_DATAR05 :: Txcal_div_reset [07:07] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_Txcal_div_reset_MASK        0x00000080
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_Txcal_div_reset_SHIFT       7
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_Txcal_div_reset_DEFAULT     0x00000001

/* TRX :: BRST_TX_WRITE_DATAR05 :: tx_logen_two [06:06] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_two_MASK           0x00000040
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_two_SHIFT          6
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_two_DEFAULT        0x00000000

/* TRX :: BRST_TX_WRITE_DATAR05 :: tx_logen_start [05:05] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_start_MASK         0x00000020
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_start_SHIFT        5
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_start_DEFAULT      0x00000000

/* TRX :: BRST_TX_WRITE_DATAR05 :: tx_logen_six [04:04] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_six_MASK           0x00000010
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_six_SHIFT          4
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_six_DEFAULT        0x00000000

/* TRX :: BRST_TX_WRITE_DATAR05 :: tx_logen_reset [03:03] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_reset_MASK         0x00000008
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_reset_SHIFT        3
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_reset_DEFAULT      0x00000001

/* TRX :: BRST_TX_WRITE_DATAR05 :: tx_logen_PreSet [02:01] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_PreSet_MASK        0x00000006
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_PreSet_SHIFT       1
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_PreSet_DEFAULT     0x00000000

/* TRX :: BRST_TX_WRITE_DATAR05 :: tx_logen_I_Qneg [00:00] */
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_I_Qneg_MASK        0x00000001
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_I_Qneg_SHIFT       0
#define BCHP_TRX_BRST_TX_WRITE_DATAR05_tx_logen_I_Qneg_DEFAULT     0x00000001

/***************************************************************************
 *FIXD_TX_DAC_READ_DATAR01 - DAC CRC output (I and Q)
 ***************************************************************************/
/* TRX :: FIXD_TX_DAC_READ_DATAR01 :: qdac_crc [31:16] */
#define BCHP_TRX_FIXD_TX_DAC_READ_DATAR01_qdac_crc_MASK            0xffff0000
#define BCHP_TRX_FIXD_TX_DAC_READ_DATAR01_qdac_crc_SHIFT           16
#define BCHP_TRX_FIXD_TX_DAC_READ_DATAR01_qdac_crc_DEFAULT         0x00000000

/* TRX :: FIXD_TX_DAC_READ_DATAR01 :: idac_crc [15:00] */
#define BCHP_TRX_FIXD_TX_DAC_READ_DATAR01_idac_crc_MASK            0x0000ffff
#define BCHP_TRX_FIXD_TX_DAC_READ_DATAR01_idac_crc_SHIFT           0
#define BCHP_TRX_FIXD_TX_DAC_READ_DATAR01_idac_crc_DEFAULT         0x00000000

/***************************************************************************
 *FIXD_CMN_LODDFS_READ_DATAR01 - LO DDFS CRC output and TEST output
 ***************************************************************************/
/* TRX :: FIXD_CMN_LODDFS_READ_DATAR01 :: loddfs_test_data [31:24] */
#define BCHP_TRX_FIXD_CMN_LODDFS_READ_DATAR01_loddfs_test_data_MASK 0xff000000
#define BCHP_TRX_FIXD_CMN_LODDFS_READ_DATAR01_loddfs_test_data_SHIFT 24
#define BCHP_TRX_FIXD_CMN_LODDFS_READ_DATAR01_loddfs_test_data_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_LODDFS_READ_DATAR01 :: loddfs_crc [23:00] */
#define BCHP_TRX_FIXD_CMN_LODDFS_READ_DATAR01_loddfs_crc_MASK      0x00ffffff
#define BCHP_TRX_FIXD_CMN_LODDFS_READ_DATAR01_loddfs_crc_SHIFT     0
#define BCHP_TRX_FIXD_CMN_LODDFS_READ_DATAR01_loddfs_crc_DEFAULT   0x00000000

/***************************************************************************
 *FIXD_CMN_TRXDIG_READ_DATAR01 - TRXDIG data output R01 - done bits
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR01 :: spare [31:03] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_spare_MASK           0xfffffff8
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_spare_SHIFT          3
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_spare_DEFAULT        0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR01 :: LO_SMtuner_done [02:02] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_LO_SMtuner_done_MASK 0x00000004
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_LO_SMtuner_done_SHIFT 2
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_LO_SMtuner_done_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR01 :: ana_rssi_done [01:01] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_ana_rssi_done_MASK   0x00000002
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_ana_rssi_done_SHIFT  1
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_ana_rssi_done_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR01 :: goertzel_done [00:00] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_goertzel_done_MASK   0x00000001
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_goertzel_done_SHIFT  0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR01_goertzel_done_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRXDIG_READ_DATAR02 - TRXDIG data output R02 - Goerzel Result
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR02 :: goertzel_result [31:00] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR02_goertzel_result_MASK 0xffffffff
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR02_goertzel_result_SHIFT 0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR02_goertzel_result_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRXDIG_READ_DATAR03 - TRXDIG data output R03 - RSSI Result
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR03 :: ana_rssi_peak [31:16] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_peak_MASK   0xffff0000
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_peak_SHIFT  16
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_peak_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR03 :: ana_rssi_result [15:00] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_result_MASK 0x0000ffff
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_result_SHIFT 0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR03_ana_rssi_result_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRXDIG_READ_DATAR04 - TRXDIG data output R04 - LO Tune Results
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR04 :: spare [31:28] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_spare_MASK           0xf0000000
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_spare_SHIFT          28
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_spare_DEFAULT        0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR04 :: LO_SMtuner_o_tune_freqlock [27:27] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_o_tune_freqlock_MASK 0x08000000
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_o_tune_freqlock_SHIFT 27
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_o_tune_freqlock_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR04 :: LO_SMtuner_I_cntl [26:20] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_I_cntl_MASK 0x07f00000
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_I_cntl_SHIFT 20
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_I_cntl_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR04 :: LO_SMtuner_Kvco_cntl [19:17] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_Kvco_cntl_MASK 0x000e0000
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_Kvco_cntl_SHIFT 17
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_Kvco_cntl_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR04 :: LO_SMtuner_wben_lf [16:16] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_wben_lf_MASK 0x00010000
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_wben_lf_SHIFT 16
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_wben_lf_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR04 :: LO_SMtuner_nbr_lf [15:14] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_nbr_lf_MASK 0x0000c000
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_nbr_lf_SHIFT 14
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_nbr_lf_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR04 :: LO_SMtuner_QPbiasCNT2 [13:09] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_QPbiasCNT2_MASK 0x00003e00
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_QPbiasCNT2_SHIFT 9
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_QPbiasCNT2_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR04 :: LO_SMtuner_cap_cntl [08:00] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_cap_cntl_MASK 0x000001ff
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_cap_cntl_SHIFT 0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR04_LO_SMtuner_cap_cntl_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRXDIG_READ_DATAR05 - TRXDIG data output R05 - LO Tune Results
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR05 :: spare [31:05] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_spare_MASK           0xffffffe0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_spare_SHIFT          5
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_spare_DEFAULT        0x00000000

/* TRX :: FIXD_CMN_TRXDIG_READ_DATAR05 :: LO_SMtuner_sm [04:00] */
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_LO_SMtuner_sm_MASK   0x0000001f
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_LO_SMtuner_sm_SHIFT  0
#define BCHP_TRX_FIXD_CMN_TRXDIG_READ_DATAR05_LO_SMtuner_sm_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRX_READ_DATAR01 - TRX data output R01
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRX_READ_DATAR01 :: spare [31:13] */
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_spare_MASK              0xffffe000
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_spare_SHIFT             13
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_spare_DEFAULT           0x00000000

/* TRX :: FIXD_CMN_TRX_READ_DATAR01 :: REFPLL_reset_flag [12:12] */
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_REFPLL_reset_flag_MASK  0x00001000
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_REFPLL_reset_flag_SHIFT 12
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_REFPLL_reset_flag_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRX_READ_DATAR01 :: PHYPLL_lock [11:11] */
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_PHYPLL_lock_MASK        0x00000800
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_PHYPLL_lock_SHIFT       11
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_PHYPLL_lock_DEFAULT     0x00000000

/* TRX :: FIXD_CMN_TRX_READ_DATAR01 :: REFPLL_lock [10:10] */
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_REFPLL_lock_MASK        0x00000400
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_REFPLL_lock_SHIFT       10
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_REFPLL_lock_DEFAULT     0x00000000

/* TRX :: FIXD_CMN_TRX_READ_DATAR01 :: LO_MIXPLL_popcap [09:09] */
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_LO_MIXPLL_popcap_MASK   0x00000200
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_LO_MIXPLL_popcap_SHIFT  9
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_LO_MIXPLL_popcap_DEFAULT 0x00000000

/* TRX :: FIXD_CMN_TRX_READ_DATAR01 :: LO_MIXPLL_lock [08:08] */
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_LO_MIXPLL_lock_MASK     0x00000100
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_LO_MIXPLL_lock_SHIFT    8
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_LO_MIXPLL_lock_DEFAULT  0x00000000

/* TRX :: FIXD_CMN_TRX_READ_DATAR01 :: moca_trx_version [07:00] */
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_moca_trx_version_MASK   0x000000ff
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_moca_trx_version_SHIFT  0
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR01_moca_trx_version_DEFAULT 0x00000000

/***************************************************************************
 *FIXD_CMN_TRX_READ_DATAR02 - TRX data output R02
 ***************************************************************************/
/* TRX :: FIXD_CMN_TRX_READ_DATAR02 :: s_p_a_r_e_20 [31:00] */
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR02_s_p_a_r_e_20_MASK       0xffffffff
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR02_s_p_a_r_e_20_SHIFT      0
#define BCHP_TRX_FIXD_CMN_TRX_READ_DATAR02_s_p_a_r_e_20_DEFAULT    0x00000000

#endif /* #ifndef BCHP_TRX_H__ */

/* End of File */
