Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 26 01:31:08 2024
| Host         : mike-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 393 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.837        0.000                      0                 1107        0.065        0.000                      0                 1107        3.000        0.000                       0                   399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          4.837        0.000                      0                 1107        0.139        0.000                      0                 1107        4.500        0.000                       0                   395  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        4.838        0.000                      0                 1107        0.139        0.000                      0                 1107        4.500        0.000                       0                   395  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          4.837        0.000                      0                 1107        0.065        0.000                      0                 1107  
clk_out1_sys_clk    clk_out1_sys_clk_1        4.837        0.000                      0                 1107        0.065        0.000                      0                 1107  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.966ns (20.692%)  route 3.702ns (79.308%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.616     4.366    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_R)       -0.314     9.203    udm/udm_controller/RD_DATA_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.203    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.966ns (20.692%)  route 3.702ns (79.308%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.616     4.366    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_R)       -0.314     9.203    udm/udm_controller/RD_DATA_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.203    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 udm/uart_rx/bitperiod_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.357ns (27.720%)  route 3.538ns (72.280%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.312    -0.304    udm/uart_rx/clk_out1
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     0.037 r  udm/uart_rx/bitperiod_o_reg[15]/Q
                         net (fo=4, routed)           1.175     1.211    udm/uart_rx/bitperiod_o_reg[28]_0[12]
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.097     1.308 r  udm/uart_rx/state0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     1.308    udm/uart_tx/state0_carry__1_0[1]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.720 r  udm/uart_tx/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.720    udm/uart_tx/state0_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     1.893 r  udm/uart_tx/state0_carry__1/CO[2]
                         net (fo=39, routed)          1.703     3.596    udm/uart_tx/state01_out
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.237     3.833 r  udm/uart_tx/bit_counter[2]_i_2/O
                         net (fo=1, routed)           0.297     4.130    udm/uart_tx/bit_counter[2]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.097     4.227 r  udm/uart_tx/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.364     4.591    udm/uart_tx/bit_counter[2]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.147     9.243    udm/uart_tx/clk_out1
    SLICE_X9Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[2]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.049     9.467    udm/uart_tx/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.467    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.966ns (21.447%)  route 3.538ns (78.553%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.451     4.202    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.145     9.241    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.373     9.141    udm/udm_controller/RD_DATA_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.966ns (21.447%)  route 3.538ns (78.553%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.451     4.202    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.145     9.241    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[31]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.373     9.141    udm/udm_controller/RD_DATA_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.966ns (20.463%)  route 3.755ns (79.537%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.419     3.518    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.234     3.752 r  udm/udm_controller/RD_DATA_reg[23]_i_1/O
                         net (fo=32, routed)          0.666     4.418    udm/udm_controller/RD_DATA_reg[23]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_CE)      -0.150     9.367    udm/udm_controller/RD_DATA_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.966ns (20.463%)  route 3.755ns (79.537%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.419     3.518    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.234     3.752 r  udm/udm_controller/RD_DATA_reg[23]_i_1/O
                         net (fo=32, routed)          0.666     4.418    udm/udm_controller/RD_DATA_reg[23]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_CE)      -0.150     9.367    udm/udm_controller/RD_DATA_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.966ns (21.374%)  route 3.553ns (78.626%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.467     4.217    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X9Y73          FDRE (Setup_fdre_C_R)       -0.314     9.198    udm/udm_controller/RD_DATA_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.966ns (21.374%)  route 3.553ns (78.626%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.467     4.217    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X9Y73          FDRE (Setup_fdre_C_R)       -0.314     9.198    udm/udm_controller/RD_DATA_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.826ns (17.581%)  route 3.872ns (82.419%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X9Y72          FDRE                                         r  udm/udm_controller/tr_length_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.341    -0.030 r  udm/udm_controller/tr_length_reg[16]/Q
                         net (fo=4, routed)           0.936     0.905    udm/udm_controller/tr_length_reg_n_0_[16]
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.097     1.002 r  udm/udm_controller/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.406     1.408    udm/udm_controller/FSM_sequential_state[1]_i_8_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I4_O)        0.097     1.505 r  udm/udm_controller/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.470     1.975    udm/udm_controller/FSM_sequential_state[1]_i_4_n_0
    SLICE_X10Y71         LUT4 (Prop_lut4_I0_O)        0.097     2.072 f  udm/udm_controller/FSM_sequential_state[1]_i_2/O
                         net (fo=10, routed)          0.653     2.725    udm/udm_controller/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.097     2.822 f  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.679     3.501    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.097     3.598 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=32, routed)          0.728     4.327    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X1Y66          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X1Y66          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.583    
    SLICE_X1Y66          FDRE (Setup_fdre_C_CE)      -0.150     9.433    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.433    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                  5.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.563    -0.601    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.086    -0.374    udm/udm_controller/in45[19]
    SLICE_X8Y73          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    udm/udm_controller/RD_DATA_reg[19]
    SLICE_X8Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X8Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120    -0.468    udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.590    -0.574    udm/udm_controller/clk_out1
    SLICE_X7Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.347    udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X6Y74          LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X6Y74          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.120    -0.441    udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.563    -0.601    udm/uart_tx/clk_out1
    SLICE_X9Y76          FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.370    udm/uart_tx/in13[2]
    SLICE_X8Y76          LUT4 (Prop_lut4_I3_O)        0.045    -0.325 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    udm/uart_tx/databuf[2]
    SLICE_X8Y76          FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.831    -0.842    udm/uart_tx/clk_out1
    SLICE_X8Y76          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.121    -0.467    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.769%)  route 0.168ns (53.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y71          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[20]/Q
                         net (fo=2, routed)           0.168    -0.283    testmem/ram_reg_0[20]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.387%)  route 0.109ns (43.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X4Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.323    udm/udm_controller/RD_DATA_reg_reg_n_0_[3]
    SLICE_X5Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X5Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.070    -0.491    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.833%)  route 0.168ns (53.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y71          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[24]/Q
                         net (fo=2, routed)           0.168    -0.283    testmem/ram_reg_0[24]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.101    -0.451    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.656%)  route 0.122ns (46.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.597    -0.567    udm/uart_rx/clk_out1
    SLICE_X3Y81          FDRE                                         r  udm/uart_rx/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  udm/uart_rx/clk_counter_reg[23]/Q
                         net (fo=4, routed)           0.122    -0.304    udm/uart_rx/clk_counter_reg_n_0_[23]
    SLICE_X2Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.869    -0.804    udm/uart_rx/clk_out1
    SLICE_X2Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[20]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.076    -0.476    udm/uart_rx/bitperiod_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.806%)  route 0.175ns (54.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[8]/Q
                         net (fo=4, routed)           0.175    -0.275    testmem/ram_reg_0[8]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.804%)  route 0.121ns (46.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.596    -0.568    udm/uart_rx/clk_out1
    SLICE_X3Y80          FDRE                                         r  udm/uart_rx/clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  udm/uart_rx/clk_counter_reg[13]/Q
                         net (fo=4, routed)           0.121    -0.306    udm/uart_rx/clk_counter_reg_n_0_[13]
    SLICE_X0Y80          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    udm/uart_rx/clk_out1
    SLICE_X0Y80          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[10]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.070    -0.484    udm/uart_rx/bitperiod_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.454%)  route 0.128ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.599    -0.565    udm/uart_rx/clk_out1
    SLICE_X3Y83          FDRE                                         r  udm/uart_rx/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_rx/clk_counter_reg[24]/Q
                         net (fo=4, routed)           0.128    -0.296    udm/uart_rx/clk_counter_reg_n_0_[24]
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.869    -0.804    udm/uart_rx/clk_out1
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[21]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.076    -0.476    udm/uart_rx/bitperiod_o_reg[21]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y73      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y67      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      LED_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y81      udm/uart_rx/bitperiod_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y81      udm/uart_rx/bitperiod_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      LED_reg[8]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      LED_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77      udm/uart_tx/clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y67      udm/udm_controller/bus_addr_bo_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77      udm/uart_tx/clk_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y72      udm/udm_controller/RD_DATA_reg_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.966ns (20.692%)  route 3.702ns (79.308%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.616     4.366    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y70         FDRE (Setup_fdre_C_R)       -0.314     9.204    udm/udm_controller/RD_DATA_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.966ns (20.692%)  route 3.702ns (79.308%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.616     4.366    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y70         FDRE (Setup_fdre_C_R)       -0.314     9.204    udm/udm_controller/RD_DATA_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 udm/uart_rx/bitperiod_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.357ns (27.720%)  route 3.538ns (72.280%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.312    -0.304    udm/uart_rx/clk_out1
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     0.037 r  udm/uart_rx/bitperiod_o_reg[15]/Q
                         net (fo=4, routed)           1.175     1.211    udm/uart_rx/bitperiod_o_reg[28]_0[12]
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.097     1.308 r  udm/uart_rx/state0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     1.308    udm/uart_tx/state0_carry__1_0[1]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.720 r  udm/uart_tx/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.720    udm/uart_tx/state0_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     1.893 r  udm/uart_tx/state0_carry__1/CO[2]
                         net (fo=39, routed)          1.703     3.596    udm/uart_tx/state01_out
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.237     3.833 r  udm/uart_tx/bit_counter[2]_i_2/O
                         net (fo=1, routed)           0.297     4.130    udm/uart_tx/bit_counter[2]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.097     4.227 r  udm/uart_tx/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.364     4.591    udm/uart_tx/bit_counter[2]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.147     9.243    udm/uart_tx/clk_out1
    SLICE_X9Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[2]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.517    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.049     9.468    udm/uart_tx/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.468    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.966ns (21.447%)  route 3.538ns (78.553%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.451     4.202    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.145     9.241    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.515    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.373     9.142    udm/udm_controller/RD_DATA_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.966ns (21.447%)  route 3.538ns (78.553%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.451     4.202    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.145     9.241    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[31]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.515    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.373     9.142    udm/udm_controller/RD_DATA_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.966ns (20.463%)  route 3.755ns (79.537%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.419     3.518    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.234     3.752 r  udm/udm_controller/RD_DATA_reg[23]_i_1/O
                         net (fo=32, routed)          0.666     4.418    udm/udm_controller/RD_DATA_reg[23]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y70         FDRE (Setup_fdre_C_CE)      -0.150     9.368    udm/udm_controller/RD_DATA_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.368    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.966ns (20.463%)  route 3.755ns (79.537%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.419     3.518    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.234     3.752 r  udm/udm_controller/RD_DATA_reg[23]_i_1/O
                         net (fo=32, routed)          0.666     4.418    udm/udm_controller/RD_DATA_reg[23]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.518    
    SLICE_X11Y70         FDRE (Setup_fdre_C_CE)      -0.150     9.368    udm/udm_controller/RD_DATA_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.368    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.966ns (21.374%)  route 3.553ns (78.626%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.467     4.217    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.513    
    SLICE_X9Y73          FDRE (Setup_fdre_C_R)       -0.314     9.199    udm/udm_controller/RD_DATA_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.966ns (21.374%)  route 3.553ns (78.626%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.467     4.217    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.513    
    SLICE_X9Y73          FDRE (Setup_fdre_C_R)       -0.314     9.199    udm/udm_controller/RD_DATA_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.826ns (17.581%)  route 3.872ns (82.419%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X9Y72          FDRE                                         r  udm/udm_controller/tr_length_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.341    -0.030 r  udm/udm_controller/tr_length_reg[16]/Q
                         net (fo=4, routed)           0.936     0.905    udm/udm_controller/tr_length_reg_n_0_[16]
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.097     1.002 r  udm/udm_controller/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.406     1.408    udm/udm_controller/FSM_sequential_state[1]_i_8_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I4_O)        0.097     1.505 r  udm/udm_controller/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.470     1.975    udm/udm_controller/FSM_sequential_state[1]_i_4_n_0
    SLICE_X10Y71         LUT4 (Prop_lut4_I0_O)        0.097     2.072 f  udm/udm_controller/FSM_sequential_state[1]_i_2/O
                         net (fo=10, routed)          0.653     2.725    udm/udm_controller/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.097     2.822 f  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.679     3.501    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.097     3.598 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=32, routed)          0.728     4.327    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X1Y66          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X1Y66          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.584    
    SLICE_X1Y66          FDRE (Setup_fdre_C_CE)      -0.150     9.434    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.434    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                  5.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.563    -0.601    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.086    -0.374    udm/udm_controller/in45[19]
    SLICE_X8Y73          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    udm/udm_controller/RD_DATA_reg[19]
    SLICE_X8Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X8Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120    -0.468    udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.590    -0.574    udm/udm_controller/clk_out1
    SLICE_X7Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.347    udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X6Y74          LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X6Y74          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.120    -0.441    udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.563    -0.601    udm/uart_tx/clk_out1
    SLICE_X9Y76          FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.370    udm/uart_tx/in13[2]
    SLICE_X8Y76          LUT4 (Prop_lut4_I3_O)        0.045    -0.325 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    udm/uart_tx/databuf[2]
    SLICE_X8Y76          FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.831    -0.842    udm/uart_tx/clk_out1
    SLICE_X8Y76          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.121    -0.467    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.769%)  route 0.168ns (53.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y71          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[20]/Q
                         net (fo=2, routed)           0.168    -0.283    testmem/ram_reg_0[20]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.387%)  route 0.109ns (43.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X4Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.323    udm/udm_controller/RD_DATA_reg_reg_n_0_[3]
    SLICE_X5Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X5Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.254    -0.561    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.070    -0.491    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.833%)  route 0.168ns (53.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y71          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[24]/Q
                         net (fo=2, routed)           0.168    -0.283    testmem/ram_reg_0[24]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.101    -0.451    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.656%)  route 0.122ns (46.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.597    -0.567    udm/uart_rx/clk_out1
    SLICE_X3Y81          FDRE                                         r  udm/uart_rx/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  udm/uart_rx/clk_counter_reg[23]/Q
                         net (fo=4, routed)           0.122    -0.304    udm/uart_rx/clk_counter_reg_n_0_[23]
    SLICE_X2Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.869    -0.804    udm/uart_rx/clk_out1
    SLICE_X2Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[20]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.076    -0.476    udm/uart_rx/bitperiod_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.806%)  route 0.175ns (54.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[8]/Q
                         net (fo=4, routed)           0.175    -0.275    testmem/ram_reg_0[8]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.102    -0.450    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.804%)  route 0.121ns (46.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.596    -0.568    udm/uart_rx/clk_out1
    SLICE_X3Y80          FDRE                                         r  udm/uart_rx/clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  udm/uart_rx/clk_counter_reg[13]/Q
                         net (fo=4, routed)           0.121    -0.306    udm/uart_rx/clk_counter_reg_n_0_[13]
    SLICE_X0Y80          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    udm/uart_rx/clk_out1
    SLICE_X0Y80          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[10]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.070    -0.484    udm/uart_rx/bitperiod_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.454%)  route 0.128ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.599    -0.565    udm/uart_rx/clk_out1
    SLICE_X3Y83          FDRE                                         r  udm/uart_rx/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_rx/clk_counter_reg[24]/Q
                         net (fo=4, routed)           0.128    -0.296    udm/uart_rx/clk_counter_reg_n_0_[24]
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.869    -0.804    udm/uart_rx/clk_out1
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[21]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.076    -0.476    udm/uart_rx/bitperiod_o_reg[21]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y70      LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y73      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y67      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y69      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      LED_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y81      udm/uart_rx/bitperiod_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y81      udm/uart_rx/bitperiod_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y68      udm/udm_controller/timeout_counter_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y68      LED_reg[8]_lopt_replica/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y68      LED_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77      udm/uart_tx/clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y67      udm/udm_controller/bus_addr_bo_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y82      udm/uart_tx/clk_counter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y77      udm/uart_tx/clk_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y72      udm/udm_controller/RD_DATA_reg_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.966ns (20.692%)  route 3.702ns (79.308%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.616     4.366    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_R)       -0.314     9.203    udm/udm_controller/RD_DATA_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.203    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.966ns (20.692%)  route 3.702ns (79.308%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.616     4.366    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_R)       -0.314     9.203    udm/udm_controller/RD_DATA_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.203    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 udm/uart_rx/bitperiod_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.357ns (27.720%)  route 3.538ns (72.280%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.312    -0.304    udm/uart_rx/clk_out1
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     0.037 r  udm/uart_rx/bitperiod_o_reg[15]/Q
                         net (fo=4, routed)           1.175     1.211    udm/uart_rx/bitperiod_o_reg[28]_0[12]
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.097     1.308 r  udm/uart_rx/state0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     1.308    udm/uart_tx/state0_carry__1_0[1]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.720 r  udm/uart_tx/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.720    udm/uart_tx/state0_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     1.893 r  udm/uart_tx/state0_carry__1/CO[2]
                         net (fo=39, routed)          1.703     3.596    udm/uart_tx/state01_out
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.237     3.833 r  udm/uart_tx/bit_counter[2]_i_2/O
                         net (fo=1, routed)           0.297     4.130    udm/uart_tx/bit_counter[2]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.097     4.227 r  udm/uart_tx/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.364     4.591    udm/uart_tx/bit_counter[2]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.147     9.243    udm/uart_tx/clk_out1
    SLICE_X9Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[2]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.049     9.467    udm/uart_tx/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.467    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.966ns (21.447%)  route 3.538ns (78.553%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.451     4.202    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.145     9.241    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.373     9.141    udm/udm_controller/RD_DATA_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.966ns (21.447%)  route 3.538ns (78.553%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.451     4.202    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.145     9.241    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[31]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.373     9.141    udm/udm_controller/RD_DATA_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.966ns (20.463%)  route 3.755ns (79.537%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.419     3.518    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.234     3.752 r  udm/udm_controller/RD_DATA_reg[23]_i_1/O
                         net (fo=32, routed)          0.666     4.418    udm/udm_controller/RD_DATA_reg[23]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_CE)      -0.150     9.367    udm/udm_controller/RD_DATA_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.966ns (20.463%)  route 3.755ns (79.537%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.419     3.518    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.234     3.752 r  udm/udm_controller/RD_DATA_reg[23]_i_1/O
                         net (fo=32, routed)          0.666     4.418    udm/udm_controller/RD_DATA_reg[23]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_CE)      -0.150     9.367    udm/udm_controller/RD_DATA_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.966ns (21.374%)  route 3.553ns (78.626%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.467     4.217    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X9Y73          FDRE (Setup_fdre_C_R)       -0.314     9.198    udm/udm_controller/RD_DATA_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.966ns (21.374%)  route 3.553ns (78.626%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.467     4.217    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X9Y73          FDRE (Setup_fdre_C_R)       -0.314     9.198    udm/udm_controller/RD_DATA_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.826ns (17.581%)  route 3.872ns (82.419%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X9Y72          FDRE                                         r  udm/udm_controller/tr_length_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.341    -0.030 r  udm/udm_controller/tr_length_reg[16]/Q
                         net (fo=4, routed)           0.936     0.905    udm/udm_controller/tr_length_reg_n_0_[16]
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.097     1.002 r  udm/udm_controller/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.406     1.408    udm/udm_controller/FSM_sequential_state[1]_i_8_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I4_O)        0.097     1.505 r  udm/udm_controller/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.470     1.975    udm/udm_controller/FSM_sequential_state[1]_i_4_n_0
    SLICE_X10Y71         LUT4 (Prop_lut4_I0_O)        0.097     2.072 f  udm/udm_controller/FSM_sequential_state[1]_i_2/O
                         net (fo=10, routed)          0.653     2.725    udm/udm_controller/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.097     2.822 f  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.679     3.501    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.097     3.598 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=32, routed)          0.728     4.327    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X1Y66          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X1Y66          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.583    
    SLICE_X1Y66          FDRE (Setup_fdre_C_CE)      -0.150     9.433    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.433    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                  5.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.563    -0.601    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.086    -0.374    udm/udm_controller/in45[19]
    SLICE_X8Y73          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    udm/udm_controller/RD_DATA_reg[19]
    SLICE_X8Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X8Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120    -0.394    udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.590    -0.574    udm/udm_controller/clk_out1
    SLICE_X7Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.347    udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X6Y74          LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X6Y74          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.254    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.120    -0.367    udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.563    -0.601    udm/uart_tx/clk_out1
    SLICE_X9Y76          FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.370    udm/uart_tx/in13[2]
    SLICE_X8Y76          LUT4 (Prop_lut4_I3_O)        0.045    -0.325 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    udm/uart_tx/databuf[2]
    SLICE_X8Y76          FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.831    -0.842    udm/uart_tx/clk_out1
    SLICE_X8Y76          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.121    -0.393    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.769%)  route 0.168ns (53.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y71          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[20]/Q
                         net (fo=2, routed)           0.168    -0.283    testmem/ram_reg_0[20]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.387%)  route 0.109ns (43.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X4Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.323    udm/udm_controller/RD_DATA_reg_reg_n_0_[3]
    SLICE_X5Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X5Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.254    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.070    -0.417    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.833%)  route 0.168ns (53.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y71          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[24]/Q
                         net (fo=2, routed)           0.168    -0.283    testmem/ram_reg_0[24]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.101    -0.377    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.656%)  route 0.122ns (46.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.597    -0.567    udm/uart_rx/clk_out1
    SLICE_X3Y81          FDRE                                         r  udm/uart_rx/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  udm/uart_rx/clk_counter_reg[23]/Q
                         net (fo=4, routed)           0.122    -0.304    udm/uart_rx/clk_counter_reg_n_0_[23]
    SLICE_X2Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.869    -0.804    udm/uart_rx/clk_out1
    SLICE_X2Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[20]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.076    -0.402    udm/uart_rx/bitperiod_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.806%)  route 0.175ns (54.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[8]/Q
                         net (fo=4, routed)           0.175    -0.275    testmem/ram_reg_0[8]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.804%)  route 0.121ns (46.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.596    -0.568    udm/uart_rx/clk_out1
    SLICE_X3Y80          FDRE                                         r  udm/uart_rx/clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  udm/uart_rx/clk_counter_reg[13]/Q
                         net (fo=4, routed)           0.121    -0.306    udm/uart_rx/clk_counter_reg_n_0_[13]
    SLICE_X0Y80          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    udm/uart_rx/clk_out1
    SLICE_X0Y80          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[10]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.070    -0.410    udm/uart_rx/bitperiod_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.454%)  route 0.128ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.599    -0.565    udm/uart_rx/clk_out1
    SLICE_X3Y83          FDRE                                         r  udm/uart_rx/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_rx/clk_counter_reg[24]/Q
                         net (fo=4, routed)           0.128    -0.296    udm/uart_rx/clk_counter_reg_n_0_[24]
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.869    -0.804    udm/uart_rx/clk_out1
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[21]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.076    -0.402    udm/uart_rx/bitperiod_o_reg[21]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.966ns (20.692%)  route 3.702ns (79.308%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.616     4.366    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_R)       -0.314     9.203    udm/udm_controller/RD_DATA_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.203    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.966ns (20.692%)  route 3.702ns (79.308%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.616     4.366    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_R)       -0.314     9.203    udm/udm_controller/RD_DATA_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.203    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 udm/uart_rx/bitperiod_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.357ns (27.720%)  route 3.538ns (72.280%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 9.243 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.312    -0.304    udm/uart_rx/clk_out1
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.341     0.037 r  udm/uart_rx/bitperiod_o_reg[15]/Q
                         net (fo=4, routed)           1.175     1.211    udm/uart_rx/bitperiod_o_reg[28]_0[12]
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.097     1.308 r  udm/uart_rx/state0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     1.308    udm/uart_tx/state0_carry__1_0[1]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.720 r  udm/uart_tx/state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.720    udm/uart_tx/state0_carry__0_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     1.893 r  udm/uart_tx/state0_carry__1/CO[2]
                         net (fo=39, routed)          1.703     3.596    udm/uart_tx/state01_out
    SLICE_X9Y79          LUT4 (Prop_lut4_I2_O)        0.237     3.833 r  udm/uart_tx/bit_counter[2]_i_2/O
                         net (fo=1, routed)           0.297     4.130    udm/uart_tx/bit_counter[2]_i_2_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I3_O)        0.097     4.227 r  udm/uart_tx/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.364     4.591    udm/uart_tx/bit_counter[2]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.147     9.243    udm/uart_tx/clk_out1
    SLICE_X9Y79          FDRE                                         r  udm/uart_tx/bit_counter_reg[2]/C
                         clock pessimism              0.348     9.591    
                         clock uncertainty           -0.074     9.516    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)       -0.049     9.467    udm/uart_tx/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.467    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.966ns (21.447%)  route 3.538ns (78.553%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.451     4.202    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.145     9.241    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[26]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.373     9.141    udm/udm_controller/RD_DATA_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.966ns (21.447%)  route 3.538ns (78.553%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 9.241 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.451     4.202    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.145     9.241    udm/udm_controller/clk_out1
    SLICE_X8Y72          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[31]/C
                         clock pessimism              0.348     9.589    
                         clock uncertainty           -0.074     9.514    
    SLICE_X8Y72          FDRE (Setup_fdre_C_R)       -0.373     9.141    udm/udm_controller/RD_DATA_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  4.939    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.966ns (20.463%)  route 3.755ns (79.537%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.419     3.518    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.234     3.752 r  udm/udm_controller/RD_DATA_reg[23]_i_1/O
                         net (fo=32, routed)          0.666     4.418    udm/udm_controller/RD_DATA_reg[23]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[28]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_CE)      -0.150     9.367    udm/udm_controller/RD_DATA_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.966ns (20.463%)  route 3.755ns (79.537%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.419     3.518    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.234     3.752 r  udm/udm_controller/RD_DATA_reg[23]_i_1/O
                         net (fo=32, routed)          0.666     4.418    udm/udm_controller/RD_DATA_reg[23]_i_1_n_0
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X11Y70         FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[30]/C
                         clock pessimism              0.348     9.592    
                         clock uncertainty           -0.074     9.517    
    SLICE_X11Y70         FDRE (Setup_fdre_C_CE)      -0.150     9.367    udm/udm_controller/RD_DATA_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -4.418    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.966ns (21.374%)  route 3.553ns (78.626%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.467     4.217    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X9Y73          FDRE (Setup_fdre_C_R)       -0.314     9.198    udm/udm_controller/RD_DATA_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 0.966ns (21.374%)  route 3.553ns (78.626%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.302ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.314    -0.302    udm/udm_controller/clk_out1
    SLICE_X1Y65          FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.341     0.039 f  udm/udm_controller/timeout_counter_reg[3]/Q
                         net (fo=2, routed)           0.614     0.653    udm/udm_controller/timeout_counter_reg_n_0_[3]
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.097     0.750 r  udm/udm_controller/tx_err_ack_i_9/O
                         net (fo=1, routed)           0.603     1.353    udm/udm_controller/tx_err_ack_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.097     1.450 f  udm/udm_controller/tx_err_ack_i_3/O
                         net (fo=3, routed)           0.322     1.772    udm/udm_controller/tx_err_ack_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I2_O)        0.097     1.869 f  udm/udm_controller/tx_err_ack_i_2/O
                         net (fo=10, routed)          1.130     2.999    udm/udm_controller/tx_err_ack_i_2_n_0
    SLICE_X10Y74         LUT2 (Prop_lut2_I1_O)        0.100     3.099 r  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=3, routed)           0.417     3.516    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.234     3.750 r  udm/udm_controller/RD_DATA_reg[31]_i_1/O
                         net (fo=8, routed)           0.467     4.217    udm/udm_controller/RD_DATA_reg[31]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[29]/C
                         clock pessimism              0.348     9.587    
                         clock uncertainty           -0.074     9.512    
    SLICE_X9Y73          FDRE (Setup_fdre_C_R)       -0.314     9.198    udm/udm_controller/RD_DATA_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 udm/udm_controller/tr_length_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.826ns (17.581%)  route 3.872ns (82.419%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.690ns = ( 9.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.246    -0.371    udm/udm_controller/clk_out1
    SLICE_X9Y72          FDRE                                         r  udm/udm_controller/tr_length_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.341    -0.030 r  udm/udm_controller/tr_length_reg[16]/Q
                         net (fo=4, routed)           0.936     0.905    udm/udm_controller/tr_length_reg_n_0_[16]
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.097     1.002 r  udm/udm_controller/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.406     1.408    udm/udm_controller/FSM_sequential_state[1]_i_8_n_0
    SLICE_X10Y70         LUT5 (Prop_lut5_I4_O)        0.097     1.505 r  udm/udm_controller/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.470     1.975    udm/udm_controller/FSM_sequential_state[1]_i_4_n_0
    SLICE_X10Y71         LUT4 (Prop_lut4_I0_O)        0.097     2.072 f  udm/udm_controller/FSM_sequential_state[1]_i_2/O
                         net (fo=10, routed)          0.653     2.725    udm/udm_controller/FSM_sequential_state[1]_i_2_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.097     2.822 f  udm/udm_controller/timeout_counter[31]_i_7/O
                         net (fo=2, routed)           0.679     3.501    udm/udm_controller/timeout_counter[31]_i_7_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.097     3.598 r  udm/udm_controller/timeout_counter[31]_i_2/O
                         net (fo=32, routed)          0.728     4.327    udm/udm_controller/timeout_counter[31]_i_2_n_0
    SLICE_X1Y66          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         1.214     9.310    udm/udm_controller/clk_out1
    SLICE_X1Y66          FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.348     9.658    
                         clock uncertainty           -0.074     9.583    
    SLICE_X1Y66          FDRE (Setup_fdre_C_CE)      -0.150     9.433    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.433    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                  5.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.563    -0.601    udm/udm_controller/clk_out1
    SLICE_X9Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  udm/udm_controller/RD_DATA_reg_reg[27]/Q
                         net (fo=1, routed)           0.086    -0.374    udm/udm_controller/in45[19]
    SLICE_X8Y73          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  udm/udm_controller/RD_DATA_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    udm/udm_controller/RD_DATA_reg[19]
    SLICE_X8Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X8Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X8Y73          FDRE (Hold_fdre_C_D)         0.120    -0.394    udm/udm_controller/RD_DATA_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.590    -0.574    udm/udm_controller/clk_out1
    SLICE_X7Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.347    udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X6Y74          LUT6 (Prop_lut6_I2_O)        0.045    -0.302 r  udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    udm/udm_controller/tx_dout_bo[0]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X6Y74          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.254    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.120    -0.367    udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.563    -0.601    udm/uart_tx/clk_out1
    SLICE_X9Y76          FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.370    udm/uart_tx/in13[2]
    SLICE_X8Y76          LUT4 (Prop_lut4_I3_O)        0.045    -0.325 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    udm/uart_tx/databuf[2]
    SLICE_X8Y76          FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.831    -0.842    udm/uart_tx/clk_out1
    SLICE_X8Y76          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.121    -0.393    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.769%)  route 0.168ns (53.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y71          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[20]/Q
                         net (fo=2, routed)           0.168    -0.283    testmem/ram_reg_0[20]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_sendbyte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.387%)  route 0.109ns (43.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.591    -0.573    udm/udm_controller/clk_out1
    SLICE_X4Y73          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  udm/udm_controller/RD_DATA_reg_reg[3]/Q
                         net (fo=1, routed)           0.109    -0.323    udm/udm_controller/RD_DATA_reg_reg_n_0_[3]
    SLICE_X5Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.858    -0.815    udm/udm_controller/clk_out1
    SLICE_X5Y74          FDRE                                         r  udm/udm_controller/tx_sendbyte_reg[3]/C
                         clock pessimism              0.254    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.070    -0.417    udm/udm_controller/tx_sendbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.833%)  route 0.168ns (53.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y71          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  udm/udm_controller/bus_wdata_bo_reg[24]/Q
                         net (fo=2, routed)           0.168    -0.283    testmem/ram_reg_0[24]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.101    -0.377    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.656%)  route 0.122ns (46.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.597    -0.567    udm/uart_rx/clk_out1
    SLICE_X3Y81          FDRE                                         r  udm/uart_rx/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  udm/uart_rx/clk_counter_reg[23]/Q
                         net (fo=4, routed)           0.122    -0.304    udm/uart_rx/clk_counter_reg_n_0_[23]
    SLICE_X2Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.869    -0.804    udm/uart_rx/clk_out1
    SLICE_X2Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[20]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.076    -0.402    udm/uart_rx/bitperiod_o_reg[20]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.806%)  route 0.175ns (54.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y70          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.450 r  udm/udm_controller/bus_wdata_bo_reg[8]/Q
                         net (fo=4, routed)           0.175    -0.275    testmem/ram_reg_0[8]
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    testmem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.074    -0.478    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.102    -0.376    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.804%)  route 0.121ns (46.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.596    -0.568    udm/uart_rx/clk_out1
    SLICE_X3Y80          FDRE                                         r  udm/uart_rx/clk_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  udm/uart_rx/clk_counter_reg[13]/Q
                         net (fo=4, routed)           0.121    -0.306    udm/uart_rx/clk_counter_reg_n_0_[13]
    SLICE_X0Y80          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.867    -0.806    udm/uart_rx/clk_out1
    SLICE_X0Y80          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[10]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.070    -0.410    udm/uart_rx/bitperiod_o_reg[10]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.454%)  route 0.128ns (47.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.599    -0.565    udm/uart_rx/clk_out1
    SLICE_X3Y83          FDRE                                         r  udm/uart_rx/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_rx/clk_counter_reg[24]/Q
                         net (fo=4, routed)           0.128    -0.296    udm/uart_rx/clk_counter_reg_n_0_[24]
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=393, routed)         0.869    -0.804    udm/uart_rx/clk_out1
    SLICE_X3Y82          FDRE                                         r  udm/uart_rx/bitperiod_o_reg[21]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.076    -0.402    udm/uart_rx/bitperiod_o_reg[21]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.105    





