<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › clock-sh7372.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-sh7372.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7372 clock framework support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sh_clk.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>

<span class="cm">/* SH7372 registers */</span>
<span class="cp">#define FRQCRA		0xe6150000</span>
<span class="cp">#define FRQCRB		0xe6150004</span>
<span class="cp">#define FRQCRC		0xe61500e0</span>
<span class="cp">#define FRQCRD		0xe61500e4</span>
<span class="cp">#define VCLKCR1		0xe6150008</span>
<span class="cp">#define VCLKCR2		0xe615000c</span>
<span class="cp">#define VCLKCR3		0xe615001c</span>
<span class="cp">#define FMSICKCR	0xe6150010</span>
<span class="cp">#define FMSOCKCR	0xe6150014</span>
<span class="cp">#define FSIACKCR	0xe6150018</span>
<span class="cp">#define FSIBCKCR	0xe6150090</span>
<span class="cp">#define SUBCKCR		0xe6150080</span>
<span class="cp">#define SPUCKCR		0xe6150084</span>
<span class="cp">#define VOUCKCR		0xe6150088</span>
<span class="cp">#define HDMICKCR	0xe6150094</span>
<span class="cp">#define DSITCKCR	0xe6150060</span>
<span class="cp">#define DSI0PCKCR	0xe6150064</span>
<span class="cp">#define DSI1PCKCR	0xe6150098</span>
<span class="cp">#define PLLC01CR	0xe6150028</span>
<span class="cp">#define PLLC2CR		0xe615002c</span>
<span class="cp">#define RMSTPCR0	0xe6150110</span>
<span class="cp">#define RMSTPCR1	0xe6150114</span>
<span class="cp">#define RMSTPCR2	0xe6150118</span>
<span class="cp">#define RMSTPCR3	0xe615011c</span>
<span class="cp">#define RMSTPCR4	0xe6150120</span>
<span class="cp">#define SMSTPCR0	0xe6150130</span>
<span class="cp">#define SMSTPCR1	0xe6150134</span>
<span class="cp">#define SMSTPCR2	0xe6150138</span>
<span class="cp">#define SMSTPCR3	0xe615013c</span>
<span class="cp">#define SMSTPCR4	0xe6150140</span>

<span class="cp">#define FSIDIVA		0xFE1F8000</span>
<span class="cp">#define FSIDIVB		0xFE1F8008</span>

<span class="cm">/* Platforms must set frequency on their DV_CLKI pin */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_dv_clki_clk</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">};</span>

<span class="cm">/* Fixed 32 KHz root clock from EXTALR pin */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">r_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>           <span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 26MHz default rate for the EXTAL1 root input clock.</span>
<span class="cm"> * If needed, reset this with clk_set_rate() from the platform code.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_extal1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">26000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 48MHz default rate for the EXTAL2 root input clock.</span>
<span class="cm"> * If needed, reset this with clk_set_rate() from the platform code.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_extal2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">48000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* A fixed divide-by-2 block */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">div2_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">div2_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">div2_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide dv_clki by two */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_dv_clki_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7372_dv_clki_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide extal1 by two */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal1_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7372_extal1_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide extal2 by two */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal2_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7372_extal2_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide extal2 by four */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">extal2_div4_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">extal2_div2_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* PLLC0 and PLLC1 */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pllc01_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mult</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC01CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">))</span>
		<span class="n">mult</span> <span class="o">=</span> <span class="p">(((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_reg</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="n">mult</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">pllc01_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">pllc01_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pllc0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc01_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">FRQCRC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pllc1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc01_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_reg</span>	<span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">FRQCRA</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Divide PLLC1 by two */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pllc1_div2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* PLLC2 */</span>

<span class="cm">/* Indices are important - they are the actual src selecting values */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">pllc2_parent</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">extal2_div2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7372_dv_clki_div2_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Only multipliers 20 * 2 to 46 * 2 are valid, last entry for CPUFREQ_TABLE_END */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">cpufreq_frequency_table</span> <span class="n">pllc2_freq_table</span><span class="p">[</span><span class="mi">29</span><span class="p">];</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pllc2_table_rebuild</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Initialise PLLC2 frequency table */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pllc2_freq_table</span><span class="p">)</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pllc2_freq_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">20</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">pllc2_freq_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">index</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* This is a special entry - switching PLL off makes it a repeater */</span>
	<span class="n">pllc2_freq_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">pllc2_freq_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">index</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pllc2_freq_table</span><span class="p">[</span><span class="o">++</span><span class="n">i</span><span class="p">].</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">CPUFREQ_TABLE_END</span><span class="p">;</span>
	<span class="n">pllc2_freq_table</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">index</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pllc2_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mult</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">pllc2_table_rebuild</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If the PLL is off, mult == 1, clk-&gt;rate will be updated in</span>
<span class="cm">	 * pllc2_enable().</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC2CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">))</span>
		<span class="n">mult</span> <span class="o">=</span> <span class="p">(((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC2CR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="n">mult</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">pllc2_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk_rate_table_round</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pllc2_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC2CR</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x80000000</span><span class="p">,</span> <span class="n">PLLC2CR</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">100</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC2CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">pllc2_recalc</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s(): timeout!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pllc2_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC2CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x80000000</span><span class="p">,</span> <span class="n">PLLC2CR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pllc2_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="n">idx</span> <span class="o">=</span> <span class="n">clk_rate_table_find</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">==</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC2CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x3f</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span> <span class="o">|</span> <span class="p">((</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">19</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">),</span> <span class="n">PLLC2CR</span><span class="p">);</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">freq_table</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">frequency</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pllc2_set_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_table</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_num</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Search the parent */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">parent</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent_num</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_reparent</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">parent</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">PLLC2CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span> <span class="o">|</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">),</span> <span class="n">PLLC2CR</span><span class="p">);</span>

	<span class="cm">/* Rebiuld the frequency table */</span>
	<span class="n">pllc2_table_rebuild</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">pllc2_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">pllc2_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">pllc2_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">pllc2_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">pllc2_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">pllc2_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">pllc2_set_parent</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_pllc2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc2_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">freq_table</span>	<span class="o">=</span> <span class="n">pllc2_freq_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_freqs</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pllc2_freq_table</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent_table</span>	<span class="o">=</span> <span class="n">pllc2_parent</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pllc2_parent</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* External input clock (pin name: FSIACK/FSIBCK ) */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_fsiack_clk</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_fsibck_clk</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">sh7372_dv_clki_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7372_extal1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7372_extal2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7372_dv_clki_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal2_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">extal2_div4_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pllc0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7372_pllc2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7372_fsiack_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7372_fsibck_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">div4_kick</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>

	<span class="cm">/* set KICK bit in FRQCRB to update hardware setting */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">FRQCRB</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">divisors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span>
			  <span class="mi">24</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div_mult_table</span> <span class="n">div4_div_mult_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">divisors</span> <span class="o">=</span> <span class="n">divisors</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_divisors</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">divisors</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="n">div4_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">div_mult_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div4_div_mult_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kick</span> <span class="o">=</span> <span class="n">div4_kick</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV4_I</span><span class="p">,</span> <span class="n">DIV4_ZG</span><span class="p">,</span> <span class="n">DIV4_B</span><span class="p">,</span> <span class="n">DIV4_M1</span><span class="p">,</span> <span class="n">DIV4_CSIR</span><span class="p">,</span>
       <span class="n">DIV4_ZTR</span><span class="p">,</span> <span class="n">DIV4_ZT</span><span class="p">,</span> <span class="n">DIV4_ZX</span><span class="p">,</span> <span class="n">DIV4_HP</span><span class="p">,</span>
       <span class="n">DIV4_ISPB</span><span class="p">,</span> <span class="n">DIV4_S</span><span class="p">,</span> <span class="n">DIV4_ZB</span><span class="p">,</span> <span class="n">DIV4_ZB3</span><span class="p">,</span> <span class="n">DIV4_CP</span><span class="p">,</span>
       <span class="n">DIV4_DDRP</span><span class="p">,</span> <span class="n">DIV4_NR</span> <span class="p">};</span>

<span class="cp">#define DIV4(_reg, _bit, _mask, _flags) \</span>
<span class="cp">  SH_CLK_DIV4(&amp;pllc1_clk, _reg, _bit, _mask, _flags)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV4_I</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZG</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_B</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_M1</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_CSIR</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZTR</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZT</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZX</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_HP</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRB</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ISPB</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRC</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_S</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRC</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZB</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRC</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_ZB3</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRC</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_CP</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x6fff</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_DDRP</span><span class="p">]</span> <span class="o">=</span> <span class="n">DIV4</span><span class="p">(</span><span class="n">FRQCRD</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x677c</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV6_VCK1</span><span class="p">,</span> <span class="n">DIV6_VCK2</span><span class="p">,</span> <span class="n">DIV6_VCK3</span><span class="p">,</span> <span class="n">DIV6_FMSI</span><span class="p">,</span> <span class="n">DIV6_FMSO</span><span class="p">,</span>
       <span class="n">DIV6_SUB</span><span class="p">,</span> <span class="n">DIV6_SPU</span><span class="p">,</span>
       <span class="n">DIV6_VOU</span><span class="p">,</span> <span class="n">DIV6_DSIT</span><span class="p">,</span> <span class="n">DIV6_DSI0P</span><span class="p">,</span> <span class="n">DIV6_DSI1P</span><span class="p">,</span>
       <span class="n">DIV6_NR</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV6_VCK1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">VCLKCR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_VCK2</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">VCLKCR2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_VCK3</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">VCLKCR3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_FMSI</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">FMSICKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_FMSO</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">FMSOCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_extal2_clk</span><span class="p">,</span> <span class="n">SUBCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_SPU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">SPUCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_VOU</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">VOUCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_DSIT</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">DSITCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_DSI0P</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">DSI0PCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_DSI1P</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">DSI1PCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV6_HDMI</span><span class="p">,</span> <span class="n">DIV6_FSIA</span><span class="p">,</span> <span class="n">DIV6_FSIB</span><span class="p">,</span> <span class="n">DIV6_REPARENT_NR</span> <span class="p">};</span>

<span class="cm">/* Indices are important - they are the actual src selecting values */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">hdmi_parent</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7372_pllc2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7372_dv_clki_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>	<span class="cm">/* pllc2_div4 not implemented yet */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">fsiackcr_parent</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7372_pllc2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7372_fsiack_clk</span><span class="p">,</span> <span class="cm">/* external input for FSI A */</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>	<span class="cm">/* setting prohibited */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">fsibckcr_parent</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7372_pllc2_clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7372_fsibck_clk</span><span class="p">,</span> <span class="cm">/* external input for FSI B */</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>	<span class="cm">/* setting prohibited */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div6_reparent_clks</span><span class="p">[</span><span class="n">DIV6_REPARENT_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV6_HDMI</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">HDMICKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				      <span class="n">hdmi_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">hdmi_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_FSIA</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">FSIACKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				      <span class="n">fsiackcr_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsiackcr_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV6_FSIB</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_DIV6_EXT</span><span class="p">(</span><span class="n">FSIBCKCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				      <span class="n">fsibckcr_parent</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsibckcr_parent</span><span class="p">),</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">2</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* FSI DIV */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">fsidiv_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">&gt;&gt;=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">fsidiv_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk_rate_div_range_round</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fsidiv_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fsidiv_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">value</span>  <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">((</span><span class="n">value</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x3</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fsidiv_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

	<span class="n">idx</span> <span class="o">=</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">rate</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">idx</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">fsidiv_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">fsidiv_recalc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span>	<span class="o">=</span> <span class="n">fsidiv_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>	<span class="o">=</span> <span class="n">fsidiv_set_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">fsidiv_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">fsidiv_disable</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_mapping</span> <span class="n">fsidiva_clk_mapping</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">phys</span>	<span class="o">=</span> <span class="n">FSIDIVA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">len</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_fsidiva_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">fsidiv_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div6_reparent_clks</span><span class="p">[</span><span class="n">DIV6_FSIA</span><span class="p">],</span> <span class="cm">/* late install */</span>
	<span class="p">.</span><span class="n">mapping</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">fsidiva_clk_mapping</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_mapping</span> <span class="n">fsidivb_clk_mapping</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">phys</span>	<span class="o">=</span> <span class="n">FSIDIVB</span><span class="p">,</span>
	<span class="p">.</span><span class="n">len</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_fsidivb_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">fsidiv_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div6_reparent_clks</span><span class="p">[</span><span class="n">DIV6_FSIB</span><span class="p">],</span>  <span class="cm">/* late install */</span>
	<span class="p">.</span><span class="n">mapping</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">fsidivb_clk_mapping</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">late_main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">sh7372_fsidiva_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sh7372_fsidivb_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">MSTP001</span><span class="p">,</span> <span class="n">MSTP000</span><span class="p">,</span>
       <span class="n">MSTP131</span><span class="p">,</span> <span class="n">MSTP130</span><span class="p">,</span>
       <span class="n">MSTP129</span><span class="p">,</span> <span class="n">MSTP128</span><span class="p">,</span> <span class="n">MSTP127</span><span class="p">,</span> <span class="n">MSTP126</span><span class="p">,</span> <span class="n">MSTP125</span><span class="p">,</span>
       <span class="n">MSTP118</span><span class="p">,</span> <span class="n">MSTP117</span><span class="p">,</span> <span class="n">MSTP116</span><span class="p">,</span> <span class="n">MSTP113</span><span class="p">,</span>
       <span class="n">MSTP106</span><span class="p">,</span> <span class="n">MSTP101</span><span class="p">,</span> <span class="n">MSTP100</span><span class="p">,</span>
       <span class="n">MSTP223</span><span class="p">,</span>
       <span class="n">MSTP218</span><span class="p">,</span> <span class="n">MSTP217</span><span class="p">,</span> <span class="n">MSTP216</span><span class="p">,</span> <span class="n">MSTP214</span><span class="p">,</span> <span class="n">MSTP208</span><span class="p">,</span> <span class="n">MSTP207</span><span class="p">,</span>
       <span class="n">MSTP206</span><span class="p">,</span> <span class="n">MSTP205</span><span class="p">,</span> <span class="n">MSTP204</span><span class="p">,</span> <span class="n">MSTP203</span><span class="p">,</span> <span class="n">MSTP202</span><span class="p">,</span> <span class="n">MSTP201</span><span class="p">,</span> <span class="n">MSTP200</span><span class="p">,</span>
	<span class="n">MSTP328</span><span class="p">,</span> <span class="n">MSTP323</span><span class="p">,</span> <span class="n">MSTP322</span><span class="p">,</span> <span class="n">MSTP315</span><span class="p">,</span> <span class="n">MSTP314</span><span class="p">,</span> <span class="n">MSTP313</span><span class="p">,</span> <span class="n">MSTP312</span><span class="p">,</span>
       <span class="n">MSTP423</span><span class="p">,</span> <span class="n">MSTP415</span><span class="p">,</span> <span class="n">MSTP413</span><span class="p">,</span> <span class="n">MSTP411</span><span class="p">,</span> <span class="n">MSTP410</span><span class="p">,</span> <span class="n">MSTP407</span><span class="p">,</span> <span class="n">MSTP406</span><span class="p">,</span>
       <span class="n">MSTP405</span><span class="p">,</span> <span class="n">MSTP404</span><span class="p">,</span> <span class="n">MSTP403</span><span class="p">,</span> <span class="n">MSTP400</span><span class="p">,</span>
       <span class="n">MSTP_NR</span> <span class="p">};</span>

<span class="cp">#define MSTP(_parent, _reg, _bit, _flags) \</span>
<span class="cp">  SH_CLK_MSTP32(_parent, _reg, _bit, _flags)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">MSTP001</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC2 */</span>
	<span class="p">[</span><span class="n">MSTP000</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MSIOF0 */</span>
	<span class="p">[</span><span class="n">MSTP131</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VEU3 */</span>
	<span class="p">[</span><span class="n">MSTP130</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VEU2 */</span>
	<span class="p">[</span><span class="n">MSTP129</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VEU1 */</span>
	<span class="p">[</span><span class="n">MSTP128</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VEU0 */</span>
	<span class="p">[</span><span class="n">MSTP127</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CEU */</span>
	<span class="p">[</span><span class="n">MSTP126</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CSI2 */</span>
	<span class="p">[</span><span class="n">MSTP125</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* TMU0 */</span>
	<span class="p">[</span><span class="n">MSTP118</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* DSITX */</span>
	<span class="p">[</span><span class="n">MSTP117</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* LCDC1 */</span>
	<span class="p">[</span><span class="n">MSTP116</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC0 */</span>
	<span class="p">[</span><span class="n">MSTP113</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MERAM */</span>
	<span class="p">[</span><span class="n">MSTP106</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* JPU */</span>
	<span class="p">[</span><span class="n">MSTP101</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_M1</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* VPU */</span>
	<span class="p">[</span><span class="n">MSTP100</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* LCDC0 */</span>
	<span class="p">[</span><span class="n">MSTP223</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SPU</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SPU2 */</span>
	<span class="p">[</span><span class="n">MSTP218</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* DMAC1 */</span>
	<span class="p">[</span><span class="n">MSTP217</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* DMAC2 */</span>
	<span class="p">[</span><span class="n">MSTP216</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* DMAC3 */</span>
	<span class="p">[</span><span class="n">MSTP214</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* USBDMAC */</span>
	<span class="p">[</span><span class="n">MSTP208</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MSIOF1 */</span>
	<span class="p">[</span><span class="n">MSTP207</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA5 */</span>
	<span class="p">[</span><span class="n">MSTP206</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFB */</span>
	<span class="p">[</span><span class="n">MSTP205</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MSIOF2 */</span>
	<span class="p">[</span><span class="n">MSTP204</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA0 */</span>
	<span class="p">[</span><span class="n">MSTP203</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA1 */</span>
	<span class="p">[</span><span class="n">MSTP202</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA2 */</span>
	<span class="p">[</span><span class="n">MSTP201</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA3 */</span>
	<span class="p">[</span><span class="n">MSTP200</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIFA4 */</span>
	<span class="p">[</span><span class="n">MSTP328</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SPU</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* FSI2 */</span>
	<span class="p">[</span><span class="n">MSTP323</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC1 */</span>
	<span class="p">[</span><span class="n">MSTP322</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* USB0 */</span>
	<span class="p">[</span><span class="n">MSTP315</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* FLCTL*/</span>
	<span class="p">[</span><span class="n">MSTP314</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI0 */</span>
	<span class="p">[</span><span class="n">MSTP313</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI1 */</span>
	<span class="p">[</span><span class="n">MSTP312</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR3</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* MMC */</span>
	<span class="p">[</span><span class="n">MSTP423</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">],</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* DSITX1 */</span>
	<span class="p">[</span><span class="n">MSTP415</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SDHI2 */</span>
	<span class="p">[</span><span class="n">MSTP413</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">,</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* HDMI */</span>
	<span class="p">[</span><span class="n">MSTP411</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC3 */</span>
	<span class="p">[</span><span class="n">MSTP410</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* IIC4 */</span>
	<span class="p">[</span><span class="n">MSTP407</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">],</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* USB-DMAC1 */</span>
	<span class="p">[</span><span class="n">MSTP406</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">],</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* USB1 */</span>
	<span class="p">[</span><span class="n">MSTP405</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CMT4 */</span>
	<span class="p">[</span><span class="n">MSTP404</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CMT3 */</span>
	<span class="p">[</span><span class="n">MSTP403</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* KEYSC */</span>
	<span class="p">[</span><span class="n">MSTP400</span><span class="p">]</span> <span class="o">=</span> <span class="n">MSTP</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r_clk</span><span class="p">,</span> <span class="n">SMSTPCR4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* CMT2 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* main clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;dv_clki_div2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sh7372_dv_clki_div2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;r_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sh7372_extal1_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sh7372_extal2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal1_div2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">extal1_div2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal2_div2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">extal2_div2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;extal2_div4_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">extal2_div4_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pllc0_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pllc0_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pllc1_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pllc1_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pllc1_div2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pllc1_div2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pllc2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sh7372_pllc2_clk</span><span class="p">),</span>

	<span class="cm">/* DIV4 clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;i_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_I</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zg_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZG</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;b_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_B</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;m1_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_M1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;csir_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_CSIR</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;ztr_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZTR</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zt_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZT</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zx_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZX</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;hp_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_HP</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;ispb_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ISPB</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;s_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_S</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zb_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZB</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;zb3_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_ZB3</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;cp_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_CP</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;ddrp_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_DDRP</span><span class="p">]),</span>

	<span class="cm">/* DIV6 clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vck1_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VCK1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vck2_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VCK2</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vck3_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VCK3</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;fmsi_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_FMSI</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;fmso_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_FMSO</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;sub_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SUB</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;spu_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_SPU</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;vou_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_VOU</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;hdmi_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_reparent_clks</span><span class="p">[</span><span class="n">DIV6_HDMI</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;dsit_clk&quot;</span><span class="p">,</span> <span class="s">&quot;sh-mipi-dsi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_DSIT</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;dsit_clk&quot;</span><span class="p">,</span> <span class="s">&quot;sh-mipi-dsi.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_DSIT</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;dsip_clk&quot;</span><span class="p">,</span> <span class="s">&quot;sh-mipi-dsi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_DSI0P</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;dsip_clk&quot;</span><span class="p">,</span> <span class="s">&quot;sh-mipi-dsi.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_clks</span><span class="p">[</span><span class="n">DIV6_DSI1P</span><span class="p">]),</span>

	<span class="cm">/* MSTP32 clocks */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP001</span><span class="p">]),</span> <span class="cm">/* IIC2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;spi_sh_msiof.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP000</span><span class="p">]),</span> <span class="cm">/* MSIOF0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP131</span><span class="p">]),</span> <span class="cm">/* VEU3 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP130</span><span class="p">]),</span> <span class="cm">/* VEU2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP129</span><span class="p">]),</span> <span class="cm">/* VEU1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP128</span><span class="p">]),</span> <span class="cm">/* VEU0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_ceu.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP127</span><span class="p">]),</span> <span class="cm">/* CEU */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-mobile-csi2.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP126</span><span class="p">]),</span> <span class="cm">/* CSI2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_tmu.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP125</span><span class="p">]),</span> <span class="cm">/* TMU00 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_tmu.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP125</span><span class="p">]),</span> <span class="cm">/* TMU01 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-mipi-dsi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP118</span><span class="p">]),</span> <span class="cm">/* DSITX0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_lcdc_fb.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP117</span><span class="p">]),</span> <span class="cm">/* LCDC1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP116</span><span class="p">]),</span> <span class="cm">/* IIC0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_meram.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP113</span><span class="p">]),</span> <span class="cm">/* MERAM */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP106</span><span class="p">]),</span> <span class="cm">/* JPU */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP101</span><span class="p">]),</span> <span class="cm">/* VPU */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_lcdc_fb.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP100</span><span class="p">]),</span> <span class="cm">/* LCDC0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.6&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP223</span><span class="p">]),</span> <span class="cm">/* SPU2DSP0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;uio_pdrv_genirq.7&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP223</span><span class="p">]),</span> <span class="cm">/* SPU2DSP1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-dma-engine.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP218</span><span class="p">]),</span> <span class="cm">/* DMAC1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-dma-engine.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP217</span><span class="p">]),</span> <span class="cm">/* DMAC2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-dma-engine.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP216</span><span class="p">]),</span> <span class="cm">/* DMAC3 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-dma-engine.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP214</span><span class="p">]),</span> <span class="cm">/* USB-DMAC0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;spi_sh_msiof.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP208</span><span class="p">]),</span> <span class="cm">/* MSIOF1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP207</span><span class="p">]),</span> <span class="cm">/* SCIFA5 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.6&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP206</span><span class="p">]),</span> <span class="cm">/* SCIFB */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;spi_sh_msiof.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP205</span><span class="p">]),</span> <span class="cm">/* MSIOF2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP204</span><span class="p">]),</span> <span class="cm">/* SCIFA0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP203</span><span class="p">]),</span> <span class="cm">/* SCIFA1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP202</span><span class="p">]),</span> <span class="cm">/* SCIFA2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP201</span><span class="p">]),</span> <span class="cm">/* SCIFA3 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP200</span><span class="p">]),</span> <span class="cm">/* SCIFA4 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_fsi2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP328</span><span class="p">]),</span> <span class="cm">/* FSI2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP323</span><span class="p">]),</span> <span class="cm">/* IIC1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;r8a66597_hcd.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP322</span><span class="p">]),</span> <span class="cm">/* USB0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;r8a66597_udc.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP322</span><span class="p">]),</span> <span class="cm">/* USB0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;renesas_usbhs.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP322</span><span class="p">]),</span> <span class="cm">/* USB0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_flctl.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP315</span><span class="p">]),</span> <span class="cm">/* FLCTL */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP314</span><span class="p">]),</span> <span class="cm">/* SDHI0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP313</span><span class="p">]),</span> <span class="cm">/* SDHI1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mmcif.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP312</span><span class="p">]),</span> <span class="cm">/* MMC */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-mipi-dsi.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP423</span><span class="p">]),</span> <span class="cm">/* DSITX1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_mobile_sdhi.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP415</span><span class="p">]),</span> <span class="cm">/* SDHI2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-mobile-hdmi&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP413</span><span class="p">]),</span> <span class="cm">/* HDMI */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP411</span><span class="p">]),</span> <span class="cm">/* IIC3 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;i2c-sh_mobile.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP410</span><span class="p">]),</span> <span class="cm">/* IIC4 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-dma-engine.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP407</span><span class="p">]),</span> <span class="cm">/* USB-DMAC1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;r8a66597_hcd.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP406</span><span class="p">]),</span> <span class="cm">/* USB1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;r8a66597_udc.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP406</span><span class="p">]),</span> <span class="cm">/* USB1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;renesas_usbhs.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP406</span><span class="p">]),</span> <span class="cm">/* USB1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_cmt.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP405</span><span class="p">]),</span> <span class="cm">/* CMT4 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_cmt.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP404</span><span class="p">]),</span> <span class="cm">/* CMT3 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_keysc.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP403</span><span class="p">]),</span> <span class="cm">/* KEYSC */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_cmt.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP400</span><span class="p">]),</span> <span class="cm">/* CMT2 */</span>

	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;hdmi&quot;</span><span class="p">,</span> <span class="s">&quot;sh_mobile_lcdc_fb.1&quot;</span><span class="p">,</span>
		      <span class="o">&amp;</span><span class="n">div6_reparent_clks</span><span class="p">[</span><span class="n">DIV6_HDMI</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;ick&quot;</span><span class="p">,</span> <span class="s">&quot;sh-mobile-hdmi&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_reparent_clks</span><span class="p">[</span><span class="n">DIV6_HDMI</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;icka&quot;</span><span class="p">,</span> <span class="s">&quot;sh_fsi2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_reparent_clks</span><span class="p">[</span><span class="n">DIV6_FSIA</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;ickb&quot;</span><span class="p">,</span> <span class="s">&quot;sh_fsi2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div6_reparent_clks</span><span class="p">[</span><span class="n">DIV6_FSIB</span><span class="p">]),</span>
	<span class="n">CLKDEV_ICK_ID</span><span class="p">(</span><span class="s">&quot;spu2&quot;</span><span class="p">,</span> <span class="s">&quot;sh_fsi2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP223</span><span class="p">]),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7372_clock_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* make sure MSTP bits on the RT/SH4AL-DSP side are off */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xe4ef8087</span><span class="p">,</span> <span class="n">RMSTPCR0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">RMSTPCR1</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x37c7f7ff</span><span class="p">,</span> <span class="n">RMSTPCR2</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">RMSTPCR3</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xffe0fffd</span><span class="p">,</span> <span class="n">RMSTPCR4</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">main_clks</span><span class="p">));</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">main_clks</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div4_register</span><span class="p">(</span><span class="n">div4_clks</span><span class="p">,</span> <span class="n">DIV4_NR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_table</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div6_register</span><span class="p">(</span><span class="n">div6_clks</span><span class="p">,</span> <span class="n">DIV6_NR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div6_reparent_register</span><span class="p">(</span><span class="n">div6_reparent_clks</span><span class="p">,</span> <span class="n">DIV6_REPARENT_NR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_mstp32_register</span><span class="p">(</span><span class="n">mstp_clks</span><span class="p">,</span> <span class="n">MSTP_NR</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">late_main_clks</span><span class="p">));</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">late_main_clks</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">lookups</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lookups</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">shmobile_clk_init</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;failed to setup sh7372 clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
