{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79988,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000117389,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 5.15275e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.21858e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 5.15275e-05,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 26.2752,
	"finish__design__instance__count__class:timing_repair_buffer": 7,
	"finish__design__instance__area__class:timing_repair_buffer": 50.048,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 102.598,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13,
	"finish__design__instance__area__class:multi_input_combinational_cell": 93.84,
	"finish__design__instance__count": 28,
	"finish__design__instance__area": 272.762,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.98298,
	"finish__clock__skew__setup": 0.00866145,
	"finish__clock__skew__hold": 0.00866145,
	"finish__timing__drv__max_slew_limit": 0.85333,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.917604,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000107462,
	"finish__power__switching__total": 5.03932e-05,
	"finish__power__leakage__total": 1.37642e-10,
	"finish__power__total": 0.000157856,
	"finish__design__io": 7,
	"finish__design__die__area": 2132.59,
	"finish__design__core__area": 1782.96,
	"finish__design__instance__count": 53,
	"finish__design__instance__area": 304.042,
	"finish__design__instance__count__stdcell": 53,
	"finish__design__instance__area__stdcell": 304.042,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.170526,
	"finish__design__instance__utilization__stdcell": 0.170526,
	"finish__design__rows": 15,
	"finish__design__rows:unithd": 15,
	"finish__design__sites": 1425,
	"finish__design__sites:unithd": 1425,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}