#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18928c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1892a50 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1886440 .functor NOT 1, L_0x18d27a0, C4<0>, C4<0>, C4<0>;
L_0x18d2500 .functor XOR 1, L_0x18d2330, L_0x18d2460, C4<0>, C4<0>;
L_0x18d2690 .functor XOR 1, L_0x18d2500, L_0x18d25c0, C4<0>, C4<0>;
v0x18c0dd0_0 .net *"_ivl_10", 0 0, L_0x18d25c0;  1 drivers
v0x18c0ed0_0 .net *"_ivl_12", 0 0, L_0x18d2690;  1 drivers
v0x18c0fb0_0 .net *"_ivl_2", 0 0, L_0x18d2290;  1 drivers
v0x18c1070_0 .net *"_ivl_4", 0 0, L_0x18d2330;  1 drivers
v0x18c1150_0 .net *"_ivl_6", 0 0, L_0x18d2460;  1 drivers
v0x18c1280_0 .net *"_ivl_8", 0 0, L_0x18d2500;  1 drivers
v0x18c1360_0 .var "clk", 0 0;
v0x18c1490_0 .net "reset", 0 0, v0x18bf660_0;  1 drivers
v0x18c15c0_0 .var/2u "stats1", 159 0;
v0x18c1730_0 .var/2u "strobe", 0 0;
v0x18c17f0_0 .net "tb_match", 0 0, L_0x18d27a0;  1 drivers
v0x18c18b0_0 .net "tb_mismatch", 0 0, L_0x1886440;  1 drivers
v0x18c1970_0 .net "w", 0 0, v0x18bf730_0;  1 drivers
v0x18c1aa0_0 .net "z_dut", 0 0, v0x18c0750_0;  1 drivers
v0x18c1b40_0 .net "z_ref", 0 0, L_0x18d2130;  1 drivers
E_0x1862650/0 .event negedge, v0x18bede0_0;
E_0x1862650/1 .event posedge, v0x18bede0_0;
E_0x1862650 .event/or E_0x1862650/0, E_0x1862650/1;
L_0x18d2290 .concat [ 1 0 0 0], L_0x18d2130;
L_0x18d2330 .concat [ 1 0 0 0], L_0x18d2130;
L_0x18d2460 .concat [ 1 0 0 0], v0x18c0750_0;
L_0x18d25c0 .concat [ 1 0 0 0], L_0x18d2130;
L_0x18d27a0 .cmp/eeq 1, L_0x18d2290, L_0x18d2690;
S_0x1892be0 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x1892a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x1894640 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1894680 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x18946c0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1894700 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1894740 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x1894780 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x18d2130 .functor OR 1, L_0x18d1d80, L_0x18d1f90, C4<0>, C4<0>;
v0x1896fb0_0 .net *"_ivl_0", 31 0, L_0x18c1c10;  1 drivers
L_0x7f7a3644f0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x188f530_0 .net *"_ivl_11", 28 0, L_0x7f7a3644f0a8;  1 drivers
L_0x7f7a3644f0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x188f3c0_0 .net/2u *"_ivl_12", 31 0, L_0x7f7a3644f0f0;  1 drivers
v0x188f250_0 .net *"_ivl_14", 0 0, L_0x18d1f90;  1 drivers
L_0x7f7a3644f018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x188f0e0_0 .net *"_ivl_3", 28 0, L_0x7f7a3644f018;  1 drivers
L_0x7f7a3644f060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x188ef70_0 .net/2u *"_ivl_4", 31 0, L_0x7f7a3644f060;  1 drivers
v0x1893260_0 .net *"_ivl_6", 0 0, L_0x18d1d80;  1 drivers
v0x1896a70_0 .net *"_ivl_8", 31 0, L_0x18d1e50;  1 drivers
v0x18bede0_0 .net "clk", 0 0, v0x18c1360_0;  1 drivers
v0x18bef30_0 .var "next", 2 0;
v0x18bf010_0 .net "reset", 0 0, v0x18bf660_0;  alias, 1 drivers
v0x18bf0d0_0 .var "state", 2 0;
v0x18bf1b0_0 .net "w", 0 0, v0x18bf730_0;  alias, 1 drivers
v0x18bf270_0 .net "z", 0 0, L_0x18d2130;  alias, 1 drivers
E_0x1862790 .event anyedge, v0x18bf0d0_0, v0x18bf1b0_0;
E_0x18628b0 .event posedge, v0x18bede0_0;
L_0x18c1c10 .concat [ 3 29 0 0], v0x18bf0d0_0, L_0x7f7a3644f018;
L_0x18d1d80 .cmp/eq 32, L_0x18c1c10, L_0x7f7a3644f060;
L_0x18d1e50 .concat [ 3 29 0 0], v0x18bf0d0_0, L_0x7f7a3644f0a8;
L_0x18d1f90 .cmp/eq 32, L_0x18d1e50, L_0x7f7a3644f0f0;
S_0x18bf3b0 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0x1892a50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x18bf5a0_0 .net "clk", 0 0, v0x18c1360_0;  alias, 1 drivers
v0x18bf660_0 .var "reset", 0 0;
v0x18bf730_0 .var "w", 0 0;
E_0x18739f0 .event negedge, v0x18bede0_0;
S_0x18bf830 .scope module, "top_module1" "top_module" 3 99, 4 70 0, S_0x1892a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
v0x18c0890_0 .net "clk", 0 0, v0x18c1360_0;  alias, 1 drivers
v0x18c0950_0 .net "reset", 0 0, v0x18bf660_0;  alias, 1 drivers
v0x18c0a10_0 .net "w", 0 0, v0x18bf730_0;  alias, 1 drivers
v0x18c0ab0_0 .net "z", 0 0, v0x18c0750_0;  alias, 1 drivers
S_0x18bfb00 .scope module, "fsm" "fsm_module" 4 77, 4 1 0, S_0x18bf830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x18bfce0 .param/l "A" 0 4 9, C4<00>;
P_0x18bfd20 .param/l "B" 0 4 10, C4<01>;
P_0x18bfd60 .param/l "C" 0 4 11, C4<10>;
P_0x18bfda0 .param/l "D" 0 4 12, C4<11>;
P_0x18bfde0 .param/l "E" 0 4 13, C4<00>;
P_0x18bfe20 .param/l "F" 0 4 14, C4<01>;
v0x18c0270_0 .net "clk", 0 0, v0x18c1360_0;  alias, 1 drivers
v0x18c0380_0 .var "current_state", 1 0;
v0x18c0460_0 .var "next_state", 1 0;
v0x18c0520_0 .net "reset", 0 0, v0x18bf660_0;  alias, 1 drivers
v0x18c0610_0 .net "w", 0 0, v0x18bf730_0;  alias, 1 drivers
v0x18c0750_0 .var "z", 0 0;
E_0x18a0720 .event anyedge, v0x18c0380_0;
E_0x18a0a40 .event anyedge, v0x18bf1b0_0, v0x18c0380_0;
E_0x18c0210 .event posedge, v0x18bf010_0, v0x18bede0_0;
S_0x18c0b70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0x1892a50;
 .timescale -12 -12;
E_0x18c0d50 .event anyedge, v0x18c1730_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18c1730_0;
    %nor/r;
    %assign/vec4 v0x18c1730_0, 0;
    %wait E_0x18c0d50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18bf3b0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18739f0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x18bf660_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x18bf730_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1892be0;
T_2 ;
    %wait E_0x18628b0;
    %load/vec4 v0x18bf010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18bf0d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x18bef30_0;
    %assign/vec4 v0x18bf0d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1892be0;
T_3 ;
Ewait_0 .event/or E_0x1862790, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x18bf0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x18bef30_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x18bf1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x18bef30_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x18bf1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x18bef30_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x18bf1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x18bef30_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x18bf1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x18bef30_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x18bf1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x18bef30_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x18bf1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x18bef30_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x18bfb00;
T_4 ;
    %wait E_0x18c0210;
    %load/vec4 v0x18c0520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18c0380_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x18c0460_0;
    %assign/vec4 v0x18c0380_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18bfb00;
T_5 ;
    %wait E_0x18a0a40;
    %load/vec4 v0x18c0380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x18c0610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x18c0610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
T_5.10 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x18c0610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
T_5.12 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x18c0610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
T_5.14 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x18c0610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
T_5.16 ;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x18c0610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x18c0460_0, 0, 2;
T_5.18 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x18bfb00;
T_6 ;
    %wait E_0x18a0720;
    %load/vec4 v0x18c0380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c0750_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c0750_0, 0, 1;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c0750_0, 0, 1;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c0750_0, 0, 1;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18c0750_0, 0, 1;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18c0750_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1892a50;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c1360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18c1730_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1892a50;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x18c1360_0;
    %inv;
    %store/vec4 v0x18c1360_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1892a50;
T_9 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18bf5a0_0, v0x18c18b0_0, v0x18c1360_0, v0x18c1490_0, v0x18c1970_0, v0x18c1b40_0, v0x18c1aa0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1892a50;
T_10 ;
    %load/vec4 v0x18c15c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x18c15c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18c15c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x18c15c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18c15c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18c15c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18c15c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1892a50;
T_11 ;
    %wait E_0x1862650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c15c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c15c0_0, 4, 32;
    %load/vec4 v0x18c17f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x18c15c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c15c0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18c15c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c15c0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x18c1b40_0;
    %load/vec4 v0x18c1b40_0;
    %load/vec4 v0x18c1aa0_0;
    %xor;
    %load/vec4 v0x18c1b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x18c15c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c15c0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x18c15c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18c15c0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2fsm/2012_q2fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/2012_q2fsm/iter0/response0/top_module.sv";
