# Verilog

``` verilog
    $dumpfile("wave.vcd");
    $dumpvars;
```
