

================================================================
== Synthesis Summary Report of 'Conv2D_HW'
================================================================
+ General Information: 
    * Date:           Tue Apr  1 22:29:23 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Vitis_Midterm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |                                   Modules                                   |  Issue |       | Latency | Latency | Iteration|         | Trip |          |          |          |            |            |     |
    |                                   & Loops                                   |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +-----------------------------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |+ Conv2D_HW                                                                  |  Timing|  -1.28|        -|        -|         -|        -|     -|        no|  96 (34%)|  54 (24%)|  10506 (9%)|  9943 (18%)|    -|
    | o VITIS_LOOP_40_1                                                           |       -|   7.30|        -|        -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_45_2                                                          |       -|   7.30|        -|        -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   + Conv2D_HW_Pipeline_VITIS_LOOP_51_5                                      |       -|   0.00|        -|        -|         -|        -|     -|        no|         -|         -|   1355 (1%)|   1376 (2%)|    -|
    |    o VITIS_LOOP_49_3_VITIS_LOOP_50_4_VITIS_LOOP_51_5                        |       -|   7.30|        -|        -|        15|        1|     -|       yes|         -|         -|           -|           -|    -|
    |  o VITIS_LOOP_65_6                                                          |       -|   7.30|        -|        -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |   + Conv2D_HW_Pipeline_VITIS_LOOP_75_9                                      |  Timing|  -1.28|        -|        -|         -|        -|     -|        no|         -|    8 (3%)|   1535 (1%)|   1369 (2%)|    -|
    |    o VITIS_LOOP_70_7_VITIS_LOOP_73_8_VITIS_LOOP_75_9                        |       -|   7.30|        -|        -|        16|        1|     -|       yes|         -|         -|           -|           -|    -|
    |   o VITIS_LOOP_83_10                                                        |       -|   7.30|        -|        -|         -|        -|     -|        no|         -|         -|           -|           -|    -|
    |    + Conv2D_HW_Pipeline_3                                                   |       -|   4.06|        6|   60.000|         -|        6|     -|        no|         -|         -|   133 (~0%)|    83 (~0%)|    -|
    |     o Loop 1                                                                |       -|   7.30|        4|   40.000|         1|        1|     4|       yes|         -|         -|           -|           -|    -|
    |    + Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13  |       -|   0.26|        -|        -|         -|        -|     -|        no|         -|   13 (5%)|   1790 (1%)|   1630 (3%)|    -|
    |     o VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13                    |       -|   7.30|        -|        -|         8|        1|     -|       yes|         -|         -|           -|           -|    -|
    |    + Conv2D_HW_Pipeline_VITIS_LOOP_109_15                                   |       -|   0.00|       20|  200.000|         -|       20|     -|        no|         -|         -|   711 (~0%)|    795 (1%)|    -|
    |     o VITIS_LOOP_109_15                                                     |       -|   7.30|       18|  180.000|        16|        1|     4|       yes|         -|         -|           -|           -|    -|
    +-----------------------------------------------------------------------------+--------+-------+---------+---------+----------+---------+------+----------+----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1   | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2   | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r_1  | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2  | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | coeffs_1    | 0x28   | 32    | W      | Data signal of coeffs            |                                                                      |
| s_axi_control | coeffs_2    | 0x2c   | 32    | W      | Data signal of coeffs            |                                                                      |
| s_axi_control | biases_1    | 0x34   | 32    | W      | Data signal of biases            |                                                                      |
| s_axi_control | biases_2    | 0x38   | 32    | W      | Data signal of biases            |                                                                      |
| s_axi_control | numChannels | 0x40   | 32    | W      | Data signal of numChannels       |                                                                      |
| s_axi_control | numFilters  | 0x48   | 32    | W      | Data signal of numFilters        |                                                                      |
| s_axi_control | inputWidth  | 0x50   | 32    | W      | Data signal of inputWidth        |                                                                      |
| s_axi_control | inputHeight | 0x58   | 32    | W      | Data signal of inputHeight       |                                                                      |
| s_axi_control | convWidth   | 0x60   | 32    | W      | Data signal of convWidth         |                                                                      |
| s_axi_control | convHeight  | 0x68   | 32    | W      | Data signal of convHeight        |                                                                      |
| s_axi_control | apply_relu  | 0x70   | 32    | W      | Data signal of apply_relu        |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+--------------+
| Argument    | Direction | Datatype     |
+-------------+-----------+--------------+
| input       | inout     | int*         |
| output      | inout     | int*         |
| coeffs      | inout     | int*         |
| biases      | inout     | int*         |
| numChannels | in        | unsigned int |
| numFilters  | in        | unsigned int |
| inputWidth  | in        | unsigned int |
| inputHeight | in        | unsigned int |
| convWidth   | in        | unsigned int |
| convHeight  | in        | unsigned int |
| apply_relu  | in        | unsigned int |
+-------------+-----------+--------------+

* SW-to-HW Mapping
+-------------+---------------+-----------+----------+---------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-------------+---------------+-----------+----------+---------------------------------------+
| input       | m_axi_gmem    | interface |          |                                       |
| input       | s_axi_control | interface | offset   |                                       |
| output      | m_axi_gmem    | interface |          |                                       |
| output      | s_axi_control | interface | offset   |                                       |
| coeffs      | m_axi_gmem    | interface |          |                                       |
| coeffs      | s_axi_control | register  | offset   | name=coeffs_1 offset=0x28 range=32    |
| coeffs      | s_axi_control | register  | offset   | name=coeffs_2 offset=0x2c range=32    |
| biases      | m_axi_gmem    | interface |          |                                       |
| biases      | s_axi_control | register  | offset   | name=biases_1 offset=0x34 range=32    |
| biases      | s_axi_control | register  | offset   | name=biases_2 offset=0x38 range=32    |
| numChannels | s_axi_control | register  |          | name=numChannels offset=0x40 range=32 |
| numFilters  | s_axi_control | register  |          | name=numFilters offset=0x48 range=32  |
| inputWidth  | s_axi_control | register  |          | name=inputWidth offset=0x50 range=32  |
| inputHeight | s_axi_control | register  |          | name=inputHeight offset=0x58 range=32 |
| convWidth   | s_axi_control | register  |          | name=convWidth offset=0x60 range=32   |
| convHeight  | s_axi_control | register  |          | name=convHeight offset=0x68 range=32  |
| apply_relu  | s_axi_control | register  |          | name=apply_relu offset=0x70 range=32  |
+-------------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+--------------------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location                       |
+--------------+-----------------+-----------+----------+-------+--------------------------------+
| m_axi_gmem   | VITIS_LOOP_51_5 | read      | variable | 32    | HLS_Optimized/conv2d.cpp:51:29 |
| m_axi_gmem   | VITIS_LOOP_75_9 | read      | variable | 32    | HLS_Optimized/conv2d.cpp:75:26 |
+--------------+-----------------+-----------+----------+-------+--------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-------------------+-------------------------------------------------------------------------------------------------------+------------+---------------------------------+
| HW Interface | Variable | Loop              | Problem                                                                                               | Resolution | Location                        |
+--------------+----------+-------------------+-------------------------------------------------------------------------------------------------------+------------+---------------------------------+
| m_axi_gmem   | coeffs   | VITIS_LOOP_50_4   | Stride is incompatible                                                                                | 214-230    | HLS_Optimized/conv2d.cpp:50:27  |
| m_axi_gmem   | input    | VITIS_LOOP_73_8   | Stride is incompatible                                                                                | 214-230    | HLS_Optimized/conv2d.cpp:73:25  |
| m_axi_gmem   | biases   | VITIS_LOOP_109_15 | Access load is in the conditional branch                                                              | 214-232    | HLS_Optimized/conv2d.cpp:109:24 |
| m_axi_gmem   | output   | VITIS_LOOP_109_15 | Access store is in the conditional branch                                                             | 214-232    | HLS_Optimized/conv2d.cpp:109:24 |
| m_axi_gmem   | input    | VITIS_LOOP_75_9   | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | HLS_Optimized/conv2d.cpp:75:26  |
| m_axi_gmem   | coeffs   | VITIS_LOOP_51_5   | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | HLS_Optimized/conv2d.cpp:51:29  |
+--------------+----------+-------------------+-------------------------------------------------------------------------------------------------------+------------+---------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                                                     | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+--------------------------------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| + Conv2D_HW                                                              | 54  |        |               |     |        |         |
|   sub_fu_516_p2                                                          | -   |        | sub           | add | fabric | 0       |
|   sub93_fu_521_p2                                                        | -   |        | sub93         | add | fabric | 0       |
|   mul_32s_32s_32_2_1_U107                                                | 3   |        | mul_ln40      | mul | auto   | 1       |
|   mul_32s_32s_32_2_1_U110                                                | 3   |        | mul_ln40_1    | mul | auto   | 1       |
|   mul_32ns_32ns_64_2_1_U105                                              | 3   |        | mul_ln19      | mul | auto   | 1       |
|   mul_32ns_64ns_96_5_1_U108                                              | 6   |        | mul_ln19_1    | mul | auto   | 4       |
|   mul_32s_32s_32_2_1_U113                                                | 3   |        | mul_ln19_2    | mul | auto   | 1       |
|   mul_32ns_64ns_96_5_1_U109                                              | 6   |        | mul_ln19_3    | mul | auto   | 4       |
|   add_ln40_fu_554_p2                                                     | -   |        | add_ln40      | add | fabric | 0       |
|   mul_30s_30s_30_2_1_U111                                                | 3   |        | mul_ln41      | mul | auto   | 1       |
|   add_ln45_1_fu_580_p2                                                   | -   |        | add_ln45_1    | add | fabric | 0       |
|   add_ln45_fu_593_p2                                                     | -   |        | add_ln45      | add | fabric | 0       |
|   add_ln46_fu_612_p2                                                     | -   |        | add_ln46      | add | fabric | 0       |
|   add_ln46_1_fu_619_p2                                                   | -   |        | add_ln46_1    | add | fabric | 0       |
|   add_ln65_1_fu_659_p2                                                   | -   |        | add_ln65_1    | add | fabric | 0       |
|   add_ln65_fu_669_p2                                                     | -   |        | add_ln65      | add | fabric | 0       |
|   add_ln83_fu_694_p2                                                     | -   |        | add_ln83      | add | fabric | 0       |
|   iFilterBase_3_fu_675_p2                                                | -   |        | iFilterBase_3 | add | fabric | 0       |
|  + Conv2D_HW_Pipeline_VITIS_LOOP_51_5                                    | 0   |        |               |     |        |         |
|    tmp_fu_501_p2                                                         | -   |        | tmp           | add | fabric | 0       |
|    empty_70_fu_510_p2                                                    | -   |        | empty_70      | add | fabric | 0       |
|    add_ln49_1_fu_286_p2                                                  | -   |        | add_ln49_1    | add | fabric | 0       |
|    add_ln49_fu_377_p2                                                    | -   |        | add_ln49      | add | fabric | 0       |
|    empty_72_fu_455_p2                                                    | -   |        | empty_72      | add | fabric | 0       |
|    p_mid138_fu_528_p2                                                    | -   |        | p_mid138      | add | fabric | 0       |
|    add_ln50_fu_404_p2                                                    | -   |        | add_ln50      | add | fabric | 0       |
|    tmp_mid1_fu_536_p2                                                    | -   |        | tmp_mid1      | add | fabric | 0       |
|    p_mid111_fu_545_p2                                                    | -   |        | p_mid111      | add | fabric | 0       |
|    add_ln50_1_fu_578_p2                                                  | -   |        | add_ln50_1    | add | fabric | 0       |
|    add_ln51_fu_428_p2                                                    | -   |        | add_ln51      | add | fabric | 0       |
|    add_ln50_2_fu_338_p2                                                  | -   |        | add_ln50_2    | add | fabric | 0       |
|  + Conv2D_HW_Pipeline_VITIS_LOOP_75_9                                    | 8   |        |               |     |        |         |
|    add_ln70_fu_399_p2                                                    | -   |        | add_ln70      | add | fabric | 0       |
|    add_ln73_fu_470_p2                                                    | -   |        | add_ln73      | add | fabric | 0       |
|    mul_mul_12s_12s_12_4_1_U24                                            | 1   |        | mul_ln75      | mul | dsp48  | 3       |
|    add_ln70_3_fu_263_p2                                                  | -   |        | add_ln70_3    | add | fabric | 0       |
|    add_ln70_1_fu_404_p2                                                  | -   |        | add_ln70_1    | add | fabric | 0       |
|    add_ln70_2_fu_410_p2                                                  | -   |        | add_ln70_2    | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U22                                                | 3   |        | mul_ln70_1    | mul | auto   | 1       |
|    add_ln73_1_fu_331_p2                                                  | -   |        | add_ln73_1    | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U23                                                | 3   |        | mul_ln73_3    | mul | auto   | 1       |
|    add_ln73_2_fu_488_p2                                                  | -   |        | add_ln73_2    | add | fabric | 0       |
|    mul_mul_12s_12s_12_4_1_U25                                            | 1   |        | mul_ln75_1    | mul | dsp48  | 3       |
|    add_ln73_3_fu_523_p2                                                  | -   |        | add_ln73_3    | add | fabric | 0       |
|    add_ln77_fu_459_p2                                                    | -   |        | add_ln77      | add | fabric | 0       |
|    add_ln75_fu_372_p2                                                    | -   |        | add_ln75      | add | fabric | 0       |
|    add_ln73_4_fu_274_p2                                                  | -   |        | add_ln73_4    | add | fabric | 0       |
|  + Conv2D_HW_Pipeline_3                                                  | 0   |        |               |     |        |         |
|    empty_78_fu_152_p2                                                    | -   |        | empty_78      | add | fabric | 0       |
|  + Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13 | 13  |        |               |     |        |         |
|    sub_ln101_fu_497_p2                                                   | -   |        | sub_ln101     | sub | fabric | 0       |
|    add_ln101_3_fu_631_p2                                                 | -   |        | add_ln101_3   | add | fabric | 0       |
|    add_ln87_1_fu_508_p2                                                  | -   |        | add_ln87_1    | add | fabric | 0       |
|    add_ln87_fu_517_p2                                                    | -   |        | add_ln87      | add | fabric | 0       |
|    sub_ln101_1_fu_544_p2                                                 | -   |        | sub_ln101_1   | sub | fabric | 0       |
|    add_ln101_7_fu_805_p2                                                 | -   |        | add_ln101_7   | add | fabric | 0       |
|    add_ln101_8_fu_810_p2                                                 | -   |        | add_ln101_8   | add | fabric | 0       |
|    add_ln101_9_fu_815_p2                                                 | -   |        | add_ln101_9   | add | fabric | 0       |
|    sub_ln101_2_fu_574_p2                                                 | -   |        | sub_ln101_2   | sub | fabric | 0       |
|    mac_muladd_12s_12s_12ns_12_4_1_U56                                    | 1   |        | mul_ln87      | mul | dsp48  | 3       |
|    add_ln90_fu_692_p2                                                    | -   |        | add_ln90      | add | fabric | 0       |
|    add_ln101_13_fu_715_p2                                                | -   |        | add_ln101_13  | add | fabric | 0       |
|    add_ln94_1_fu_785_p2                                                  | -   |        | add_ln94_1    | add | fabric | 0       |
|    mac_muladd_12s_12s_12ns_12_4_1_U56                                    | 1   |        | add_ln94      | add | dsp48  | 3       |
|    mul_32s_32s_52_2_1_U52                                                | 3   |        | mul_ln13      | mul | auto   | 1       |
|    acc_0_fu_1039_p2                                                      | -   |        | acc_0         | add | fabric | 0       |
|    mul_32s_32s_52_2_1_U53                                                | 3   |        | mul_ln13_1    | mul | auto   | 1       |
|    acc_1_fu_1044_p2                                                      | -   |        | acc_1         | add | fabric | 0       |
|    mul_32s_32s_52_2_1_U54                                                | 3   |        | mul_ln13_2    | mul | auto   | 1       |
|    acc_2_fu_1056_p2                                                      | -   |        | acc_2         | add | fabric | 0       |
|    mul_32s_32s_52_2_1_U55                                                | 3   |        | mul_ln13_3    | mul | auto   | 1       |
|    acc_3_1_fu_1068_p2                                                    | -   |        | acc_3_1       | add | fabric | 0       |
|    add_ln93_fu_794_p2                                                    | -   |        | add_ln93      | add | fabric | 0       |
|    add_ln90_1_fu_580_p2                                                  | -   |        | add_ln90_1    | add | fabric | 0       |
|  + Conv2D_HW_Pipeline_VITIS_LOOP_109_15                                  | 0   |        |               |     |        |         |
|    add_ln109_fu_276_p2                                                   | -   |        | add_ln109     | add | fabric | 0       |
|    add_ln113_fu_324_p2                                                   | -   |        | add_ln113     | add | fabric | 0       |
|    add_ln113_1_fu_447_p2                                                 | -   |        | add_ln113_1   | add | fabric | 0       |
|    add_ln119_fu_368_p2                                                   | -   |        | add_ln119     | add | fabric | 0       |
|    add_ln119_1_fu_377_p2                                                 | -   |        | add_ln119_1   | add | fabric | 0       |
|    add_ln119_2_fu_393_p2                                                 | -   |        | add_ln119_2   | add | fabric | 0       |
+--------------------------------------------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------+------+------+--------+---------------+---------+------+---------+
| Name                      | BRAM | URAM | Pragma | Variable      | Storage | Impl | Latency |
+---------------------------+------+------+--------+---------------+---------+------+---------+
| + Conv2D_HW               | 96   | 0    |        |               |         |      |         |
|   coeff_cache_U           | 8    | -    |        | coeff_cache   | rom_np  | auto | 1       |
|   coeff_cache_1_U         | 8    | -    |        | coeff_cache_1 | rom_np  | auto | 1       |
|   mul_32s_32s_32_2_1_U110 | 8    | -    |        | coeff_cache_2 | rom_np  | auto | 1       |
|   row_buffer_U            | 8    | -    |        | row_buffer    | ram_1p  | auto | 1       |
|   row_buffer_1_U          | 8    | -    |        | row_buffer_1  | ram_1p  | auto | 1       |
|   row_buffer_2_U          | 8    | -    |        | row_buffer_2  | ram_1p  | auto | 1       |
+---------------------------+------+------+--------+---------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------------------+-------------------------------------------------------+
| Type            | Options                                     | Location                                              |
+-----------------+---------------------------------------------+-------------------------------------------------------+
| interface       | s_axilite port=return                       | HLS_Optimized/conv2d.cpp:25 in conv2d_hw, return      |
| interface       | s_axilite port=numChannels                  | HLS_Optimized/conv2d.cpp:26 in conv2d_hw, numChannels |
| interface       | s_axilite port=numFilters                   | HLS_Optimized/conv2d.cpp:27 in conv2d_hw, numFilters  |
| interface       | s_axilite port=inputWidth                   | HLS_Optimized/conv2d.cpp:28 in conv2d_hw, inputWidth  |
| interface       | s_axilite port=inputHeight                  | HLS_Optimized/conv2d.cpp:29 in conv2d_hw, inputHeight |
| interface       | s_axilite port=convWidth                    | HLS_Optimized/conv2d.cpp:30 in conv2d_hw, convWidth   |
| interface       | s_axilite port=convHeight                   | HLS_Optimized/conv2d.cpp:31 in conv2d_hw, convHeight  |
| interface       | m_axi depth=200000 port=input offset=slave  | HLS_Optimized/conv2d.cpp:32 in conv2d_hw, input       |
| interface       | m_axi depth=200000 port=output offset=slave | HLS_Optimized/conv2d.cpp:33 in conv2d_hw, output      |
| interface       | m_axi depth=200000 port=coeffs offset=slave | HLS_Optimized/conv2d.cpp:34 in conv2d_hw, coeffs      |
| interface       | m_axi depth=200000 port=biases offset=slave | HLS_Optimized/conv2d.cpp:35 in conv2d_hw, biases      |
| interface       | s_axilite port=apply_relu                   | HLS_Optimized/conv2d.cpp:37 in conv2d_hw, apply_relu  |
| array_partition | variable=coeff_cache complete dim=4         | HLS_Optimized/conv2d.cpp:42 in conv2d_hw, coeff_cache |
| array_partition | variable=row_buffer complete dim=1          | HLS_Optimized/conv2d.cpp:67 in conv2d_hw, row_buffer  |
| pipeline        | II=1                                        | HLS_Optimized/conv2d.cpp:76 in conv2d_hw              |
+-----------------+---------------------------------------------+-------------------------------------------------------+


