# Info: [9566]: Logging session transcript to file /nfs/home/s/sal_rahm/316/fpga_adv/lab4/precision.log
//  Precision RTL Synthesis  64-bit 2016.1.0.15 (Production Release) Wed Jun  8 09:35:56 PDT 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux sal_rahm@flying-dragon.encs.concordia.ca #1 SMP Thu Nov 14 10:04:03 CST 2019 3.10.0-1062.4.3.el7.x86_64 x86_64
//  
//  Start time Sat Nov 30 21:27:36 2019
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /nfs/home/s/sal_rahm/316/fpga_adv/lab4/precision.log
# COMMAND: new_project -name lab4 -folder /nfs/home/s/sal_rahm/316/fpga_adv/lab4 -createimpl_name lab4_impl_1
# Info: [9574]: Input directory: /nfs/home/s/sal_rahm/316/fpga_adv/lab4
# Info: [9569]: Moving session transcript to file /nfs/home/s/sal_rahm/316/fpga_adv/lab4/precision.log
# Info: [9555]: Created project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp in folder /nfs/home/s/sal_rahm/316/fpga_adv/lab4.
# Info: [9531]: Created directory: /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4_impl_1.
# Info: [9554]: Created implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
# Info: [9575]: The Results Directory has been set to: /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4_impl_1/
# Info: [9566]: Logging project transcript to file /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
new_project -name lab4 -folder /nfs/home/s/sal_rahm/316/fpga_adv/lab4 -createimpl_name lab4_impl_1
# COMMAND: add_input_file {../../32-bit-CPU/datapath.vhdl}
add_input_file {../../32-bit-CPU/datapath.vhdl}
# COMMAND: add_input_file {../../32-bit-CPU/32-bit-register.vhd ../../32-bit-CPU/alu.vhd ../../32-bit-CPU/d_cache.vhdl ../../32-bit-CPU/datapath.vhdl ../../32-bit-CPU/i_cache.vhdl ../../32-bit-CPU/mux.vhdl ../../32-bit-CPU/mux_5_bit.vhdl ../../32-bit-CPU/next_address.vhd ../../32-bit-CPU/pc_register.vhdl ../../32-bit-CPU/sign_extend.vhdl}
# Warning: [15238]: Input file /nfs/home/s/sal_rahm/316/32-bit-CPU/datapath.vhdl already exists in the list. Command options ignored.
add_input_file {../../32-bit-CPU/32-bit-register.vhd ../../32-bit-CPU/alu.vhd ../../32-bit-CPU/d_cache.vhdl ../../32-bit-CPU/datapath.vhdl ../../32-bit-CPU/i_cache.vhdl ../../32-bit-CPU/mux.vhdl ../../32-bit-CPU/mux_5_bit.vhdl ../../32-bit-CPU/next_address.vhd ../../32-bit-CPU/pc_register.vhdl ../../32-bit-CPU/sign_extend.vhdl}
# COMMAND: setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# Info: [15298]: Setting up the design to use synthesis library "xcv2p.syn"
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
# Info: [15324]: Setting Part to: "2VP30ff896".
# Info: [15325]: Setting Process to: "7".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# COMMAND: setup_design -frequency 100 -max_fanout=10000
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
setup_design -frequency 100 -max_fanout=10000
# COMMAND: compile
# Info: [3022]: Reading file: /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/xcv2p.syn.
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.7
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2016a.7
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab4/../../32-bit-CPU/datapath.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab4/../../32-bit-CPU/32-bit-register.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab4/../../32-bit-CPU/alu.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab4/../../32-bit-CPU/d_cache.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab4/../../32-bit-CPU/i_cache.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab4/../../32-bit-CPU/mux.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab4/../../32-bit-CPU/mux_5_bit.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab4/../../32-bit-CPU/next_address.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab4/../../32-bit-CPU/pc_register.vhdl" ...
# Info: [42502]: Analyzing input file "/nfs/home/s/sal_rahm/316/fpga_adv/lab4/../../32-bit-CPU/sign_extend.vhdl" ...
# Info: [659]: Top module of the design is set to: datapath.
# Info: [657]: Current working directory: /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:11:46
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:47:43
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.datapath(datapath_arch): Pre-processing...
# Info: [44506]: Module work.pc_register(pc_register_arch): Pre-processing...
# Info: [44506]: Module work.i_cache(i_cache_arch): Pre-processing...
# Info: [44506]: Module work.next_address(next_address_arch): Pre-processing...
# Info: [44506]: Module work.two_input_mux_5_bit(two_input_5_bit_mux_arch): Pre-processing...
# Info: [44506]: Module work.regfile(register_file_arch): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regfile.reg_arr depth = 32, width = 32'.
# Info: [44506]: Module work.sign_extend(sign_extend_arch): Pre-processing...
# Info: [44506]: Module work.two_input_mux(two_input_mux_arch): Pre-processing...
# Info: [44506]: Module work.alu(alu_architecture): Pre-processing...
# Info: [44506]: Module work.d_cache(d_cache_arch): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': d_cache.d_cache depth = 32, width = 32'.
# Info: [44508]: Module work.pc_register(pc_register_arch): Compiling...
# Info: [44508]: Module work.i_cache(i_cache_arch): Compiling...
# Info: [44508]: Module work.next_address(next_address_arch): Compiling...
# Info: [44508]: Module work.two_input_mux_5_bit(two_input_5_bit_mux_arch): Compiling...
# Info: [44508]: Module work.regfile(register_file_arch): Compiling...
# Info: [44508]: Module work.sign_extend(sign_extend_arch): Compiling...
# Info: [44508]: Module work.two_input_mux(two_input_mux_arch): Compiling...
# Info: [44508]: Module work.alu(alu_architecture): Compiling...
# Info: [44508]: Module work.d_cache(d_cache_arch): Compiling...
# Info: [44523]: Root Module work.datapath(datapath_arch): Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 779.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 7.0 secs.
# Info: [657]: Current working directory: /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4_impl_1.
# Info: [15330]: Doing rtl optimizations.
# Info: [660]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [657]: Current working directory: /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4_impl_1.
# Info: [4556]: 5 Instances are flattened in hierarchical block .work.datapath.datapath_arch.
# Info: [20013]: Precision will use 9 processor(s).
# Info: #  [15002]: Optimizing design view:.work.regfile.register_file_arch_unfold_2174
# Info: #  [15002]: Optimizing design view:.work.d_cache.d_cache_arch
# Info: #  [15002]: Optimizing design view:.work.next_address.next_address_arch_unfold_2623
# Info: #  [15002]: Optimizing design view:.work.alu.alu_architecture
# Info: #  [15002]: Optimizing design view:.work.datapath.datapath_arch
# Info: [12035]: -- Running timing characterization...
# Info: #  [15002]: Optimizing design view:.work.d_cache.d_cache_arch
# Info: #  [15002]: Optimizing design view:.work.next_address.next_address_arch_unfold_2623
# Info: #  [15002]: Optimizing design view:.work.alu.alu_architecture
# Info: #  [15002]: Optimizing design view:.work.datapath.datapath_arch
# Info: #  [15002]: Optimizing design view:.work.regfile.register_file_arch_unfold_2174
# Info: [8048]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4_impl_1/datapath.edf.
# Info: [3027]: Writing file: /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4_impl_1/datapath.ucf.
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12048]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [660]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 3.7 s secs.
# Info: [11020]: Overall running time for synthesis: 6.6 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
save_project
# COMMAND: save_project
# Info: [9562]: Saved implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
save_project
# COMMAND: save_project
# Info: [9562]: Saved implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
save_project
# COMMAND: save_project
# Info: [9562]: Saved implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
save_project
# COMMAND: save_project
# Info: [9562]: Saved implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
save_project
# COMMAND: save_project
# Info: [9562]: Saved implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
save_project
# COMMAND: save_project
# Info: [9562]: Saved implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
save_project
# COMMAND: save_project
# Info: [9562]: Saved implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
save_project
# COMMAND: save_project
# Info: [9562]: Saved implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
save_project
# COMMAND: save_project
# Info: [9562]: Saved implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
save_project
# COMMAND: save_project
# Info: [9562]: Saved implementation lab4_impl_1 in project /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
save_project
# COMMAND: exit -force
# Info: [9530]: Closed project: /nfs/home/s/sal_rahm/316/fpga_adv/lab4/lab4.psp.
close_project -discard
exit -force
