

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_120_9'
================================================================
* Date:           Thu May  2 22:09:46 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.458 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  48.000 ns|  48.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_9  |        4|        4|         3|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     77|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     157|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     157|    131|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_228_p2     |         +|   0|  0|  11|           3|           2|
    |filt_6_I_1_4_fu_239_p2  |         +|   0|  0|  25|          18|          18|
    |filt_6_Q_1_4_fu_255_p2  |         +|   0|  0|  25|          18|          18|
    |icmp_ln120_fu_194_p2    |      icmp|   0|  0|  11|           3|           3|
    |or_ln121_fu_206_p2      |        or|   0|  0|   3|           3|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  77|          46|          44|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |filt_6_I_1_fu_60         |   9|          2|   18|         36|
    |filt_6_Q_1_fu_72         |   9|          2|   18|         36|
    |i_8_fu_56                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |filt_6_I_1_1_fu_64                |  18|   0|   18|          0|
    |filt_6_I_1_2_fu_68                |  18|   0|   18|          0|
    |filt_6_I_1_4_reg_376              |  18|   0|   18|          0|
    |filt_6_I_1_fu_60                  |  18|   0|   18|          0|
    |filt_6_Q_1_1_fu_76                |  18|   0|   18|          0|
    |filt_6_Q_1_2_fu_80                |  18|   0|   18|          0|
    |filt_6_Q_1_4_reg_381              |  18|   0|   18|          0|
    |filt_6_Q_1_fu_72                  |  18|   0|   18|          0|
    |i_8_fu_56                         |   3|   0|    3|          0|
    |icmp_ln120_reg_348                |   1|   0|    1|          0|
    |trunc_ln4_reg_362                 |   2|   0|    2|          0|
    |trunc_ln4_reg_362_pp0_iter1_reg   |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 157|   0|  157|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_120_9|  return value|
|filt_5_Q_address0           |  out|    3|   ap_memory|                            filt_5_Q|         array|
|filt_5_Q_ce0                |  out|    1|   ap_memory|                            filt_5_Q|         array|
|filt_5_Q_q0                 |   in|   18|   ap_memory|                            filt_5_Q|         array|
|filt_5_Q_address1           |  out|    3|   ap_memory|                            filt_5_Q|         array|
|filt_5_Q_ce1                |  out|    1|   ap_memory|                            filt_5_Q|         array|
|filt_5_Q_q1                 |   in|   18|   ap_memory|                            filt_5_Q|         array|
|filt_5_I_address0           |  out|    3|   ap_memory|                            filt_5_I|         array|
|filt_5_I_ce0                |  out|    1|   ap_memory|                            filt_5_I|         array|
|filt_5_I_q0                 |   in|   18|   ap_memory|                            filt_5_I|         array|
|filt_5_I_address1           |  out|    3|   ap_memory|                            filt_5_I|         array|
|filt_5_I_ce1                |  out|    1|   ap_memory|                            filt_5_I|         array|
|filt_5_I_q1                 |   in|   18|   ap_memory|                            filt_5_I|         array|
|filt_6_Q_2_0119_out         |  out|   18|      ap_vld|                 filt_6_Q_2_0119_out|       pointer|
|filt_6_Q_2_0119_out_ap_vld  |  out|    1|      ap_vld|                 filt_6_Q_2_0119_out|       pointer|
|filt_6_Q_1_0118_out         |  out|   18|      ap_vld|                 filt_6_Q_1_0118_out|       pointer|
|filt_6_Q_1_0118_out_ap_vld  |  out|    1|      ap_vld|                 filt_6_Q_1_0118_out|       pointer|
|filt_6_Q_0_0_out            |  out|   18|      ap_vld|                    filt_6_Q_0_0_out|       pointer|
|filt_6_Q_0_0_out_ap_vld     |  out|    1|      ap_vld|                    filt_6_Q_0_0_out|       pointer|
|filt_6_I_2_0117_out         |  out|   18|      ap_vld|                 filt_6_I_2_0117_out|       pointer|
|filt_6_I_2_0117_out_ap_vld  |  out|    1|      ap_vld|                 filt_6_I_2_0117_out|       pointer|
|filt_6_I_1_0116_out         |  out|   18|      ap_vld|                 filt_6_I_1_0116_out|       pointer|
|filt_6_I_1_0116_out_ap_vld  |  out|    1|      ap_vld|                 filt_6_I_1_0116_out|       pointer|
|filt_6_I_0_0_out            |  out|   18|      ap_vld|                    filt_6_I_0_0_out|       pointer|
|filt_6_I_0_0_out_ap_vld     |  out|    1|      ap_vld|                    filt_6_I_0_0_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------+--------------+

