{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534751249702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534751249710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 20 13:17:29 2018 " "Processing started: Mon Aug 20 13:17:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534751249710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751249710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Main -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751249710 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1534751250171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcentral.v 1 1 " "Found 1 design units, including 1 entities, in source file uartcentral.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartCentral " "Found entity 1: UartCentral" {  } { { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 3 3 " "Found 3 design units, including 3 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxUart " "Found entity 1: TxUart" {  } { { "uart.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264658 ""} { "Info" "ISGN_ENTITY_NAME" "2 RxUart " "Found entity 2: RxUart" {  } { { "uart.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264658 ""} { "Info" "ISGN_ENTITY_NAME" "3 Metronome " "Found entity 3: Metronome" {  } { { "uart.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txuartmanager.v 1 1 " "Found 1 design units, including 1 entities, in source file txuartmanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxUartManager " "Found entity 1: TxUartManager" {  } { { "TxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmod.v 1 1 " "Found 1 design units, including 1 entities, in source file testmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPR_Sim " "Found entity 1: PPR_Sim" {  } { { "testmod.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/testmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigroute.v 3 3 " "Found 3 design units, including 3 entities, in source file sigroute.v" { { "Info" "ISGN_ENTITY_NAME" "1 SigRouter " "Found entity 1: SigRouter" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264666 ""} { "Info" "ISGN_ENTITY_NAME" "2 EncSigLatch " "Found entity 2: EncSigLatch" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264666 ""} { "Info" "ISGN_ENTITY_NAME" "3 sigLatch " "Found entity 3: sigLatch" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxuartmanager.v 1 1 " "Found 1 design units, including 1 entities, in source file rxuartmanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxUartManager " "Found entity 1: RxUartManager" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memmanage.v 1 1 " "Found 1 design units, including 1 entities, in source file memmanage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memManager " "Found entity 1: memManager" {  } { { "memManage.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/memManage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmem.v 1 1 " "Found 1 design units, including 1 entities, in source file sigmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SigMem " "Found entity 1: SigMem" {  } { { "SigMem.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigMem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacollector.v 1 1 " "Found 1 design units, including 1 entities, in source file datacollector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataCollector " "Found entity 1: DataCollector" {  } { { "DataCollector.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/DataCollector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iofilter.v 2 2 " "Found 2 design units, including 2 entities, in source file iofilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 inSieve " "Found entity 1: inSieve" {  } { { "IOFilter.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/IOFilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264680 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ranger " "Found entity 2: Ranger" {  } { { "IOFilter.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/IOFilter.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockacc.v 1 1 " "Found 1 design units, including 1 entities, in source file clockacc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockAcc " "Found entity 1: ClockAcc" {  } { { "ClockAcc.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/ClockAcc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.v 0 0 " "Found 0 design units, including 0 entities, in source file flags.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Stack.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rspace.v 0 0 " "Found 0 design units, including 0 entities, in source file rspace.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greset.v 1 1 " "Found 1 design units, including 1 entities, in source file greset.v" { { "Info" "ISGN_ENTITY_NAME" "1 greset " "Found entity 1: greset" {  } { { "greset.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/greset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadrature.v 1 1 " "Found 1 design units, including 1 entities, in source file quadrature.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quadrature " "Found entity 1: Quadrature" {  } { { "Quadrature.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Quadrature.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751264693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751264693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RBusy UartCentral.v(60) " "Verilog HDL Implicit Net warning at UartCentral.v(60): created implicit net for \"RBusy\"" {  } { { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751264694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AFlag Main.v(40) " "Verilog HDL Implicit Net warning at Main.v(40): created implicit net for \"AFlag\"" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751264694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BFlag Main.v(41) " "Verilog HDL Implicit Net warning at Main.v(41): created implicit net for \"BFlag\"" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751264694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZFlag Main.v(42) " "Verilog HDL Implicit Net warning at Main.v(42): created implicit net for \"ZFlag\"" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751264694 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Main.v(40) " "Verilog HDL Instantiation warning at Main.v(40): instance has no name" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1534751264701 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Main.v(41) " "Verilog HDL Instantiation warning at Main.v(41): instance has no name" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1534751264701 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Main.v(42) " "Verilog HDL Instantiation warning at Main.v(42): instance has no name" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1534751264702 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Main.v(91) " "Verilog HDL Instantiation warning at Main.v(91): instance has no name" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1534751264702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534751264804 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SupA 0 Main.v(30) " "Net \"SupA\" at Main.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1534751264807 "|Main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SupB 0 Main.v(30) " "Net \"SupB\" at Main.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1534751264807 "|Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TestOut0 Main.v(14) " "Output port \"TestOut0\" at Main.v(14) has no driver" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1534751264807 "|Main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TestOut1 Main.v(14) " "Output port \"TestOut1\" at Main.v(14) has no driver" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1534751264807 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockAcc ClockAcc:PLL0 " "Elaborating entity \"ClockAcc\" for hierarchy \"ClockAcc:PLL0\"" {  } { { "Main.v" "PLL0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751264936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ClockAcc:PLL0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ClockAcc:PLL0\|altpll:altpll_component\"" {  } { { "ClockAcc.v" "altpll_component" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/ClockAcc.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751265591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockAcc:PLL0\|altpll:altpll_component " "Elaborated megafunction instantiation \"ClockAcc:PLL0\|altpll:altpll_component\"" {  } { { "ClockAcc.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/ClockAcc.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751265630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockAcc:PLL0\|altpll:altpll_component " "Instantiated megafunction \"ClockAcc:PLL0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ClockAcc " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ClockAcc\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751265648 ""}  } { { "ClockAcc.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/ClockAcc.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534751265648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clockacc_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clockacc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockAcc_altpll " "Found entity 1: ClockAcc_altpll" {  } { { "db/clockacc_altpll.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/clockacc_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751265827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751265827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockAcc_altpll ClockAcc:PLL0\|altpll:altpll_component\|ClockAcc_altpll:auto_generated " "Elaborating entity \"ClockAcc_altpll\" for hierarchy \"ClockAcc:PLL0\|altpll:altpll_component\|ClockAcc_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751265827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quadrature Quadrature:Qualude0 " "Elaborating entity \"Quadrature\" for hierarchy \"Quadrature:Qualude0\"" {  } { { "Main.v" "Qualude0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inSieve inSieve:ASig " "Elaborating entity \"inSieve\" for hierarchy \"inSieve:ASig\"" {  } { { "Main.v" "ASig" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ranger Ranger:comb_3 " "Elaborating entity \"Ranger\" for hierarchy \"Ranger:comb_3\"" {  } { { "Main.v" "comb_3" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greset greset:rset0 " "Elaborating entity \"greset\" for hierarchy \"greset:rset0\"" {  } { { "Main.v" "rset0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartCentral UartCentral:UART0 " "Elaborating entity \"UartCentral\" for hierarchy \"UartCentral:UART0\"" {  } { { "Main.v" "UART0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZSend UartCentral.v(33) " "Verilog HDL or VHDL warning at UartCentral.v(33): object \"ZSend\" assigned a value but never read" {  } { { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534751266339 "|Main|UartCentral:UART0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 UartCentral.v(116) " "Verilog HDL assignment warning at UartCentral.v(116): truncated value with size 32 to match size of target (14)" {  } { { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266341 "|Main|UartCentral:UART0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 UartCentral.v(117) " "Verilog HDL assignment warning at UartCentral.v(117): truncated value with size 32 to match size of target (14)" {  } { { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266341 "|Main|UartCentral:UART0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 UartCentral.v(287) " "Verilog HDL assignment warning at UartCentral.v(287): truncated value with size 32 to match size of target (14)" {  } { { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266343 "|Main|UartCentral:UART0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UartCentral.v(334) " "Verilog HDL assignment warning at UartCentral.v(334): truncated value with size 32 to match size of target (3)" {  } { { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266344 "|Main|UartCentral:UART0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUartManager UartCentral:UART0\|TxUartManager:TxUM0 " "Elaborating entity \"TxUartManager\" for hierarchy \"UartCentral:UART0\|TxUartManager:TxUM0\"" {  } { { "UartCentral.v" "TxUM0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266429 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SigStatus TxUartManager.v(45) " "Verilog HDL warning at TxUartManager.v(45): object SigStatus used but never assigned" {  } { { "TxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 45 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1534751266430 "|Main|UartCentral:UART0|TxUartManager:TxUM0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SigReset TxUartManager.v(48) " "Verilog HDL warning at TxUartManager.v(48): object SigReset used but never assigned" {  } { { "TxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 48 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1534751266430 "|Main|UartCentral:UART0|TxUartManager:TxUM0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TxUartManager.v(156) " "Verilog HDL Case Statement information at TxUartManager.v(156): all case item expressions in this case statement are onehot" {  } { { "TxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 156 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1534751266432 "|Main|UartCentral:UART0|TxUartManager:TxUM0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sstate TxUartManager.v(930) " "Verilog HDL Always Construct warning at TxUartManager.v(930): variable \"sstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 930 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1534751266440 "|Main|UartCentral:UART0|TxUartManager:TxUM0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DoneSig TxUartManager.v(934) " "Verilog HDL Always Construct warning at TxUartManager.v(934): variable \"DoneSig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 934 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1534751266440 "|Main|UartCentral:UART0|TxUartManager:TxUM0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BytePinger TxUartManager.v(927) " "Verilog HDL Always Construct warning at TxUartManager.v(927): inferring latch(es) for variable \"BytePinger\", which holds its previous value in one or more paths through the always construct" {  } { { "TxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 927 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1534751266440 "|Main|UartCentral:UART0|TxUartManager:TxUM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SigStatus 0 TxUartManager.v(45) " "Net \"SigStatus\" at TxUartManager.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "TxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1534751266444 "|Main|UartCentral:UART0|TxUartManager:TxUM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SigReset 0 TxUartManager.v(48) " "Net \"SigReset\" at TxUartManager.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "TxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1534751266444 "|Main|UartCentral:UART0|TxUartManager:TxUM0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BytePinger TxUartManager.v(927) " "Inferred latch for \"BytePinger\" at TxUartManager.v(927)" {  } { { "TxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 927 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751266446 "|Main|UartCentral:UART0|TxUartManager:TxUM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUart UartCentral:UART0\|TxUartManager:TxUM0\|TxUart:Txer0 " "Elaborating entity \"TxUart\" for hierarchy \"UartCentral:UART0\|TxUartManager:TxUM0\|TxUart:Txer0\"" {  } { { "TxUartManager.v" "Txer0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266607 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart.v(133) " "Verilog HDL Case Statement information at uart.v(133): all case item expressions in this case statement are onehot" {  } { { "uart.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v" 133 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1534751266608 "|Main|UartCentral:UART0|TxUartManager:TxUM0|TxUart:Txer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Metronome UartCentral:UART0\|TxUartManager:TxUM0\|Metronome:TxMetr0 " "Elaborating entity \"Metronome\" for hierarchy \"UartCentral:UART0\|TxUartManager:TxUM0\|Metronome:TxMetr0\"" {  } { { "TxUartManager.v" "TxMetr0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/TxUartManager.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 uart.v(420) " "Verilog HDL assignment warning at uart.v(420): truncated value with size 32 to match size of target (15)" {  } { { "uart.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/uart.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266689 "|Main|UartCentral:UART0|TxUartManager:TxUM0|Metronome:TxMetr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUartManager UartCentral:UART0\|RxUartManager:RxUM0 " "Elaborating entity \"RxUartManager\" for hierarchy \"UartCentral:UART0\|RxUartManager:RxUM0\"" {  } { { "UartCentral.v" "RxUM0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxrBuff0 RxUartManager.v(190) " "Verilog HDL or VHDL warning at RxUartManager.v(190): object \"RxrBuff0\" assigned a value but never read" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534751266715 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxrBuff1 RxUartManager.v(191) " "Verilog HDL or VHDL warning at RxUartManager.v(191): object \"RxrBuff1\" assigned a value but never read" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534751266716 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxrBuff2 RxUartManager.v(192) " "Verilog HDL or VHDL warning at RxUartManager.v(192): object \"RxrBuff2\" assigned a value but never read" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534751266716 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxrBuff3 RxUartManager.v(193) " "Verilog HDL or VHDL warning at RxUartManager.v(193): object \"RxrBuff3\" assigned a value but never read" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534751266716 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxrBuff4 RxUartManager.v(194) " "Verilog HDL or VHDL warning at RxUartManager.v(194): object \"RxrBuff4\" assigned a value but never read" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534751266717 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxrBuff5 RxUartManager.v(195) " "Verilog HDL or VHDL warning at RxUartManager.v(195): object \"RxrBuff5\" assigned a value but never read" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534751266717 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxrBuff6 RxUartManager.v(196) " "Verilog HDL or VHDL warning at RxUartManager.v(196): object \"RxrBuff6\" assigned a value but never read" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534751266717 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxrBuff7 RxUartManager.v(197) " "Verilog HDL or VHDL warning at RxUartManager.v(197): object \"RxrBuff7\" assigned a value but never read" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534751266717 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxrBuff8 RxUartManager.v(198) " "Verilog HDL or VHDL warning at RxUartManager.v(198): object \"RxrBuff8\" assigned a value but never read" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534751266717 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RxrBuff9 RxUartManager.v(199) " "Verilog HDL or VHDL warning at RxUartManager.v(199): object \"RxrBuff9\" assigned a value but never read" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1534751266717 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RxUartManager.v(247) " "Verilog HDL assignment warning at RxUartManager.v(247): truncated value with size 32 to match size of target (4)" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266722 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RxUartManager.v(252) " "Verilog HDL assignment warning at RxUartManager.v(252): truncated value with size 32 to match size of target (4)" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266722 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RxUartManager.v(257) " "Verilog HDL assignment warning at RxUartManager.v(257): truncated value with size 32 to match size of target (4)" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266722 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RxUartManager.v(262) " "Verilog HDL assignment warning at RxUartManager.v(262): truncated value with size 32 to match size of target (4)" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266722 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RxUartManager.v(267) " "Verilog HDL assignment warning at RxUartManager.v(267): truncated value with size 32 to match size of target (4)" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266722 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RxUartManager.v(272) " "Verilog HDL assignment warning at RxUartManager.v(272): truncated value with size 32 to match size of target (4)" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266722 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RxUartManager.v(277) " "Verilog HDL assignment warning at RxUartManager.v(277): truncated value with size 32 to match size of target (4)" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266723 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RxUartManager.v(282) " "Verilog HDL assignment warning at RxUartManager.v(282): truncated value with size 32 to match size of target (4)" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266723 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RxUartManager.v(287) " "Verilog HDL assignment warning at RxUartManager.v(287): truncated value with size 32 to match size of target (4)" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266723 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RxUartManager.v(292) " "Verilog HDL assignment warning at RxUartManager.v(292): truncated value with size 32 to match size of target (4)" {  } { { "RxUartManager.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266723 "|Main|UartCentral:UART0|RxUartManager:RxUM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUart UartCentral:UART0\|RxUartManager:RxUM0\|RxUart:Rx0 " "Elaborating entity \"RxUart\" for hierarchy \"UartCentral:UART0\|RxUartManager:RxUM0\|RxUart:Rx0\"" {  } { { "RxUartManager.v" "Rx0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/RxUartManager.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SigRouter SigRouter:SigP " "Elaborating entity \"SigRouter\" for hierarchy \"SigRouter:SigP\"" {  } { { "Main.v" "SigP" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SigRoute.v(129) " "Verilog HDL assignment warning at SigRoute.v(129): truncated value with size 32 to match size of target (16)" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266775 "|Main|SigRouter:SigP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SigRoute.v(261) " "Verilog HDL assignment warning at SigRoute.v(261): truncated value with size 32 to match size of target (14)" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266777 "|Main|SigRouter:SigP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SigRoute.v(307) " "Verilog HDL assignment warning at SigRoute.v(307): truncated value with size 32 to match size of target (14)" {  } { { "SigRoute.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1534751266777 "|Main|SigRouter:SigP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncSigLatch SigRouter:SigP\|EncSigLatch:EncSig0 " "Elaborating entity \"EncSigLatch\" for hierarchy \"SigRouter:SigP\|EncSigLatch:EncSig0\"" {  } { { "SigRoute.v" "EncSig0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigLatch SigRouter:SigP\|EncSigLatch:EncSig0\|sigLatch:A0 " "Elaborating entity \"sigLatch\" for hierarchy \"SigRouter:SigP\|EncSigLatch:EncSig0\|sigLatch:A0\"" {  } { { "SigRoute.v" "A0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCollector SigRouter:SigP\|DataCollector:DataC0 " "Elaborating entity \"DataCollector\" for hierarchy \"SigRouter:SigP\|DataCollector:DataC0\"" {  } { { "SigRoute.v" "DataC0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigRoute.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SigMem SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0 " "Elaborating entity \"SigMem\" for hierarchy \"SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\"" {  } { { "DataCollector.v" "A0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/DataCollector.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751266842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component\"" {  } { { "SigMem.v" "altsyncram_component" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigMem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751267231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component\"" {  } { { "SigMem.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigMem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751267247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component " "Instantiated megafunction \"SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10005 " "Parameter \"numwords_a\" = \"10005\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751267247 ""}  } { { "SigMem.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/SigMem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534751267247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7g1 " "Found entity 1: altsyncram_r7g1" {  } { { "db/altsyncram_r7g1.tdf" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/altsyncram_r7g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751267338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751267338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7g1 SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component\|altsyncram_r7g1:auto_generated " "Elaborating entity \"altsyncram_r7g1\" for hierarchy \"SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component\|altsyncram_r7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751267339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751267547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751267547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component\|altsyncram_r7g1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component\|altsyncram_r7g1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_r7g1.tdf" "decode3" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/altsyncram_r7g1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751267547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751267600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751267600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component\|altsyncram_r7g1:auto_generated\|decode_2j9:rden_decode " "Elaborating entity \"decode_2j9\" for hierarchy \"SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component\|altsyncram_r7g1:auto_generated\|decode_2j9:rden_decode\"" {  } { { "db/altsyncram_r7g1.tdf" "rden_decode" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/altsyncram_r7g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751267601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751267674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751267674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component\|altsyncram_r7g1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"SigRouter:SigP\|DataCollector:DataC0\|SigMem:A0\|altsyncram:altsyncram_component\|altsyncram_r7g1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_r7g1.tdf" "mux2" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/altsyncram_r7g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751267675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memManager memManager:comb_12 " "Elaborating entity \"memManager\" for hierarchy \"memManager:comb_12\"" {  } { { "Main.v" "comb_12" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751267741 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "UartCentral:UART0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"UartCentral:UART0\|Mult0\"" {  } { { "UartCentral.v" "Mult0" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 117 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1534751270911 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1534751270911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UartCentral:UART0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UartCentral:UART0\|lpm_mult:Mult0\"" {  } { { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751271144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UartCentral:UART0\|lpm_mult:Mult0 " "Instantiated megafunction \"UartCentral:UART0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751271144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751271144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751271144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751271144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751271144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751271144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751271144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751271144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1534751271144 ""}  } { { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1534751271144 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UartCentral:UART0\|lpm_mult:Mult0\|multcore:mult_core UartCentral:UART0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UartCentral:UART0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"UartCentral:UART0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751271279 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UartCentral:UART0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder UartCentral:UART0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UartCentral:UART0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"UartCentral:UART0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751271338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UartCentral:UART0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] UartCentral:UART0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UartCentral:UART0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"UartCentral:UART0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera_lite/15.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751271434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534751271547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751271547 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UartCentral:UART0\|lpm_mult:Mult0\|altshift:external_latency_ffs UartCentral:UART0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"UartCentral:UART0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"UartCentral:UART0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "UartCentral.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/UartCentral.v" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751271599 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534751273267 "|Main|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534751273267 "|Main|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534751273267 "|Main|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534751273267 "|Main|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534751273267 "|Main|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534751273267 "|Main|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534751273267 "|Main|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TestOut0 GND " "Pin \"TestOut0\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534751273267 "|Main|TestOut0"} { "Warning" "WMLS_MLS_STUCK_PIN" "TestOut1 GND " "Pin \"TestOut1\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1534751273267 "|Main|TestOut1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1534751273267 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1534751273593 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "71 " "71 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534751275391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1534751276552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534751276552 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534751278020 "|Main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534751278020 "|Main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534751278020 "|Main|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534751278020 "|Main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TestIn0 " "No output dependent on input pin \"TestIn0\"" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534751278020 "|Main|TestIn0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TestIn1 " "No output dependent on input pin \"TestIn1\"" {  } { { "Main.v" "" { Text "C:/Users/ASUS/Documents/QuartusProjects/EncoderTest/1.2/Main.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1534751278020 "|Main|TestIn1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1534751278020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1628 " "Implemented 1628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1534751278034 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1534751278034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1348 " "Implemented 1348 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1534751278034 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1534751278034 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1534751278034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1534751278034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534751278068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 20 13:17:58 2018 " "Processing ended: Mon Aug 20 13:17:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534751278068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534751278068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534751278068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534751278068 ""}
