#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dff2634580 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001dff26b0280_0 .net "PC", 31 0, v000001dff26a9fb0_0;  1 drivers
v000001dff26af060_0 .var "clk", 0 0;
v000001dff26b03c0_0 .net "clkout", 0 0, L_000001dff266d050;  1 drivers
v000001dff26af1a0_0 .net "cycles_consumed", 31 0, v000001dff26b0d20_0;  1 drivers
v000001dff26af240_0 .var "rst", 0 0;
S_000001dff25d6580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001dff2634580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001dff2650740 .param/l "RType" 0 4 2, C4<000000>;
P_000001dff2650778 .param/l "add" 0 4 5, C4<100000>;
P_000001dff26507b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001dff26507e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001dff2650820 .param/l "and_" 0 4 5, C4<100100>;
P_000001dff2650858 .param/l "andi" 0 4 8, C4<001100>;
P_000001dff2650890 .param/l "beq" 0 4 10, C4<000100>;
P_000001dff26508c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001dff2650900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dff2650938 .param/l "j" 0 4 12, C4<000010>;
P_000001dff2650970 .param/l "jal" 0 4 12, C4<000011>;
P_000001dff26509a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001dff26509e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001dff2650a18 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dff2650a50 .param/l "or_" 0 4 5, C4<100101>;
P_000001dff2650a88 .param/l "ori" 0 4 8, C4<001101>;
P_000001dff2650ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dff2650af8 .param/l "sll" 0 4 6, C4<000000>;
P_000001dff2650b30 .param/l "slt" 0 4 5, C4<101010>;
P_000001dff2650b68 .param/l "slti" 0 4 8, C4<101010>;
P_000001dff2650ba0 .param/l "srl" 0 4 6, C4<000010>;
P_000001dff2650bd8 .param/l "sub" 0 4 5, C4<100010>;
P_000001dff2650c10 .param/l "subu" 0 4 5, C4<100011>;
P_000001dff2650c48 .param/l "sw" 0 4 8, C4<101011>;
P_000001dff2650c80 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dff2650cb8 .param/l "xori" 0 4 8, C4<001110>;
L_000001dff266d600 .functor NOT 1, v000001dff26af240_0, C4<0>, C4<0>, C4<0>;
L_000001dff266dad0 .functor NOT 1, v000001dff26af240_0, C4<0>, C4<0>, C4<0>;
L_000001dff266d130 .functor NOT 1, v000001dff26af240_0, C4<0>, C4<0>, C4<0>;
L_000001dff266d980 .functor NOT 1, v000001dff26af240_0, C4<0>, C4<0>, C4<0>;
L_000001dff266d520 .functor NOT 1, v000001dff26af240_0, C4<0>, C4<0>, C4<0>;
L_000001dff266d670 .functor NOT 1, v000001dff26af240_0, C4<0>, C4<0>, C4<0>;
L_000001dff266cfe0 .functor NOT 1, v000001dff26af240_0, C4<0>, C4<0>, C4<0>;
L_000001dff266dde0 .functor NOT 1, v000001dff26af240_0, C4<0>, C4<0>, C4<0>;
L_000001dff266d050 .functor OR 1, v000001dff26af060_0, v000001dff263aa00_0, C4<0>, C4<0>;
L_000001dff266d360 .functor OR 1, L_000001dff26f96c0, L_000001dff26fa200, C4<0>, C4<0>;
L_000001dff266da60 .functor AND 1, L_000001dff26fa020, L_000001dff26fa8e0, C4<1>, C4<1>;
L_000001dff266d9f0 .functor NOT 1, v000001dff26af240_0, C4<0>, C4<0>, C4<0>;
L_000001dff266dbb0 .functor OR 1, L_000001dff26f9300, L_000001dff26f9440, C4<0>, C4<0>;
L_000001dff266d590 .functor OR 1, L_000001dff266dbb0, L_000001dff26f9580, C4<0>, C4<0>;
L_000001dff266d830 .functor OR 1, L_000001dff26f9d00, L_000001dff2710730, C4<0>, C4<0>;
L_000001dff266d750 .functor AND 1, L_000001dff26f9c60, L_000001dff266d830, C4<1>, C4<1>;
L_000001dff266d910 .functor OR 1, L_000001dff270f150, L_000001dff2710a50, C4<0>, C4<0>;
L_000001dff266d3d0 .functor AND 1, L_000001dff2710c30, L_000001dff266d910, C4<1>, C4<1>;
L_000001dff266dc20 .functor NOT 1, L_000001dff266d050, C4<0>, C4<0>, C4<0>;
v000001dff26a9d30_0 .net "ALUOp", 3 0, v000001dff263abe0_0;  1 drivers
v000001dff26a9bf0_0 .net "ALUResult", 31 0, v000001dff26a9290_0;  1 drivers
v000001dff26a9e70_0 .net "ALUSrc", 0 0, v000001dff263a8c0_0;  1 drivers
v000001dff26ab220_0 .net "ALUin2", 31 0, L_000001dff270f8d0;  1 drivers
v000001dff26ab540_0 .net "MemReadEn", 0 0, v000001dff2639920_0;  1 drivers
v000001dff26ab680_0 .net "MemWriteEn", 0 0, v000001dff2639e20_0;  1 drivers
v000001dff26ac260_0 .net "MemtoReg", 0 0, v000001dff263a500_0;  1 drivers
v000001dff26abe00_0 .net "PC", 31 0, v000001dff26a9fb0_0;  alias, 1 drivers
v000001dff26aca80_0 .net "PCPlus1", 31 0, L_000001dff26f9ee0;  1 drivers
v000001dff26ac080_0 .net "PCsrc", 0 0, v000001dff26a8a70_0;  1 drivers
v000001dff26abcc0_0 .net "RegDst", 0 0, v000001dff263a640_0;  1 drivers
v000001dff26acc60_0 .net "RegWriteEn", 0 0, v000001dff26399c0_0;  1 drivers
v000001dff26ab4a0_0 .net "WriteRegister", 4 0, L_000001dff26f9260;  1 drivers
v000001dff26abfe0_0 .net *"_ivl_0", 0 0, L_000001dff266d600;  1 drivers
L_000001dff26b0fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dff26ab400_0 .net/2u *"_ivl_10", 4 0, L_000001dff26b0fd0;  1 drivers
L_000001dff26b13c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ab860_0 .net *"_ivl_101", 15 0, L_000001dff26b13c0;  1 drivers
v000001dff26ab0e0_0 .net *"_ivl_102", 31 0, L_000001dff26f9120;  1 drivers
L_000001dff26b1408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ab5e0_0 .net *"_ivl_105", 25 0, L_000001dff26b1408;  1 drivers
L_000001dff26b1450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ab2c0_0 .net/2u *"_ivl_106", 31 0, L_000001dff26b1450;  1 drivers
v000001dff26ac940_0 .net *"_ivl_108", 0 0, L_000001dff26fa020;  1 drivers
L_000001dff26b1498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001dff26ab720_0 .net/2u *"_ivl_110", 5 0, L_000001dff26b1498;  1 drivers
v000001dff26acd00_0 .net *"_ivl_112", 0 0, L_000001dff26fa8e0;  1 drivers
v000001dff26abd60_0 .net *"_ivl_115", 0 0, L_000001dff266da60;  1 drivers
v000001dff26acb20_0 .net *"_ivl_116", 47 0, L_000001dff26f91c0;  1 drivers
L_000001dff26b14e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ac4e0_0 .net *"_ivl_119", 15 0, L_000001dff26b14e0;  1 drivers
L_000001dff26b1018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dff26abea0_0 .net/2u *"_ivl_12", 5 0, L_000001dff26b1018;  1 drivers
v000001dff26ab9a0_0 .net *"_ivl_120", 47 0, L_000001dff26f9e40;  1 drivers
L_000001dff26b1528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26abf40_0 .net *"_ivl_123", 15 0, L_000001dff26b1528;  1 drivers
v000001dff26ab7c0_0 .net *"_ivl_125", 0 0, L_000001dff26fac00;  1 drivers
v000001dff26abae0_0 .net *"_ivl_126", 31 0, L_000001dff26fa0c0;  1 drivers
v000001dff26abb80_0 .net *"_ivl_128", 47 0, L_000001dff26faac0;  1 drivers
v000001dff26abc20_0 .net *"_ivl_130", 47 0, L_000001dff26fa480;  1 drivers
v000001dff26acda0_0 .net *"_ivl_132", 47 0, L_000001dff26f93a0;  1 drivers
v000001dff26ac6c0_0 .net *"_ivl_134", 47 0, L_000001dff26fa2a0;  1 drivers
v000001dff26ac120_0 .net *"_ivl_14", 0 0, L_000001dff26b05a0;  1 drivers
v000001dff26ace40_0 .net *"_ivl_140", 0 0, L_000001dff266d9f0;  1 drivers
L_000001dff26b15b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ac1c0_0 .net/2u *"_ivl_142", 31 0, L_000001dff26b15b8;  1 drivers
L_000001dff26b1690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001dff26ac300_0 .net/2u *"_ivl_146", 5 0, L_000001dff26b1690;  1 drivers
v000001dff26ab360_0 .net *"_ivl_148", 0 0, L_000001dff26f9300;  1 drivers
L_000001dff26b16d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001dff26ac3a0_0 .net/2u *"_ivl_150", 5 0, L_000001dff26b16d8;  1 drivers
v000001dff26ac440_0 .net *"_ivl_152", 0 0, L_000001dff26f9440;  1 drivers
v000001dff26ab180_0 .net *"_ivl_155", 0 0, L_000001dff266dbb0;  1 drivers
L_000001dff26b1720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001dff26ab900_0 .net/2u *"_ivl_156", 5 0, L_000001dff26b1720;  1 drivers
v000001dff26ac580_0 .net *"_ivl_158", 0 0, L_000001dff26f9580;  1 drivers
L_000001dff26b1060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001dff26ac620_0 .net/2u *"_ivl_16", 4 0, L_000001dff26b1060;  1 drivers
v000001dff26aba40_0 .net *"_ivl_161", 0 0, L_000001dff266d590;  1 drivers
L_000001dff26b1768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ac760_0 .net/2u *"_ivl_162", 15 0, L_000001dff26b1768;  1 drivers
v000001dff26ac800_0 .net *"_ivl_164", 31 0, L_000001dff26f9620;  1 drivers
v000001dff26acbc0_0 .net *"_ivl_167", 0 0, L_000001dff26f9760;  1 drivers
v000001dff26ac8a0_0 .net *"_ivl_168", 15 0, L_000001dff26fad40;  1 drivers
v000001dff26ac9e0_0 .net *"_ivl_170", 31 0, L_000001dff26f9800;  1 drivers
v000001dff26aafa0_0 .net *"_ivl_174", 31 0, L_000001dff26f9a80;  1 drivers
L_000001dff26b17b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ab040_0 .net *"_ivl_177", 25 0, L_000001dff26b17b0;  1 drivers
L_000001dff26b17f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ae270_0 .net/2u *"_ivl_178", 31 0, L_000001dff26b17f8;  1 drivers
v000001dff26ad2d0_0 .net *"_ivl_180", 0 0, L_000001dff26f9c60;  1 drivers
L_000001dff26b1840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ade10_0 .net/2u *"_ivl_182", 5 0, L_000001dff26b1840;  1 drivers
v000001dff26aebd0_0 .net *"_ivl_184", 0 0, L_000001dff26f9d00;  1 drivers
L_000001dff26b1888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dff26ae770_0 .net/2u *"_ivl_186", 5 0, L_000001dff26b1888;  1 drivers
v000001dff26ae4f0_0 .net *"_ivl_188", 0 0, L_000001dff2710730;  1 drivers
v000001dff26add70_0 .net *"_ivl_19", 4 0, L_000001dff26af6a0;  1 drivers
v000001dff26adeb0_0 .net *"_ivl_191", 0 0, L_000001dff266d830;  1 drivers
v000001dff26ad050_0 .net *"_ivl_193", 0 0, L_000001dff266d750;  1 drivers
L_000001dff26b18d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dff26ae310_0 .net/2u *"_ivl_194", 5 0, L_000001dff26b18d0;  1 drivers
v000001dff26adcd0_0 .net *"_ivl_196", 0 0, L_000001dff2710b90;  1 drivers
L_000001dff26b1918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dff26adaf0_0 .net/2u *"_ivl_198", 31 0, L_000001dff26b1918;  1 drivers
L_000001dff26b0f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dff26aeb30_0 .net/2u *"_ivl_2", 5 0, L_000001dff26b0f88;  1 drivers
v000001dff26adf50_0 .net *"_ivl_20", 4 0, L_000001dff26b0500;  1 drivers
v000001dff26aee50_0 .net *"_ivl_200", 31 0, L_000001dff270f330;  1 drivers
v000001dff26ae9f0_0 .net *"_ivl_204", 31 0, L_000001dff27104b0;  1 drivers
L_000001dff26b1960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ad370_0 .net *"_ivl_207", 25 0, L_000001dff26b1960;  1 drivers
L_000001dff26b19a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ae3b0_0 .net/2u *"_ivl_208", 31 0, L_000001dff26b19a8;  1 drivers
v000001dff26ad410_0 .net *"_ivl_210", 0 0, L_000001dff2710c30;  1 drivers
L_000001dff26b19f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ad4b0_0 .net/2u *"_ivl_212", 5 0, L_000001dff26b19f0;  1 drivers
v000001dff26ad550_0 .net *"_ivl_214", 0 0, L_000001dff270f150;  1 drivers
L_000001dff26b1a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dff26adff0_0 .net/2u *"_ivl_216", 5 0, L_000001dff26b1a38;  1 drivers
v000001dff26ad0f0_0 .net *"_ivl_218", 0 0, L_000001dff2710a50;  1 drivers
v000001dff26ae090_0 .net *"_ivl_221", 0 0, L_000001dff266d910;  1 drivers
v000001dff26ad190_0 .net *"_ivl_223", 0 0, L_000001dff266d3d0;  1 drivers
L_000001dff26b1a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dff26ad230_0 .net/2u *"_ivl_224", 5 0, L_000001dff26b1a80;  1 drivers
v000001dff26ad5f0_0 .net *"_ivl_226", 0 0, L_000001dff270fd30;  1 drivers
v000001dff26ae130_0 .net *"_ivl_228", 31 0, L_000001dff2710550;  1 drivers
v000001dff26ae1d0_0 .net *"_ivl_24", 0 0, L_000001dff266d130;  1 drivers
L_000001dff26b10a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dff26adb90_0 .net/2u *"_ivl_26", 4 0, L_000001dff26b10a8;  1 drivers
v000001dff26ad690_0 .net *"_ivl_29", 4 0, L_000001dff26b0640;  1 drivers
v000001dff26acfb0_0 .net *"_ivl_32", 0 0, L_000001dff266d980;  1 drivers
L_000001dff26b10f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dff26ae630_0 .net/2u *"_ivl_34", 4 0, L_000001dff26b10f0;  1 drivers
v000001dff26adc30_0 .net *"_ivl_37", 4 0, L_000001dff26afb00;  1 drivers
v000001dff26ad730_0 .net *"_ivl_40", 0 0, L_000001dff266d520;  1 drivers
L_000001dff26b1138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ad7d0_0 .net/2u *"_ivl_42", 15 0, L_000001dff26b1138;  1 drivers
v000001dff26ae450_0 .net *"_ivl_45", 15 0, L_000001dff26f8fe0;  1 drivers
v000001dff26ae590_0 .net *"_ivl_48", 0 0, L_000001dff266d670;  1 drivers
v000001dff26ae6d0_0 .net *"_ivl_5", 5 0, L_000001dff26b0960;  1 drivers
L_000001dff26b1180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ae810_0 .net/2u *"_ivl_50", 36 0, L_000001dff26b1180;  1 drivers
L_000001dff26b11c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ad870_0 .net/2u *"_ivl_52", 31 0, L_000001dff26b11c8;  1 drivers
v000001dff26ada50_0 .net *"_ivl_55", 4 0, L_000001dff26f98a0;  1 drivers
v000001dff26ad910_0 .net *"_ivl_56", 36 0, L_000001dff26f9bc0;  1 drivers
v000001dff26ae8b0_0 .net *"_ivl_58", 36 0, L_000001dff26fa840;  1 drivers
v000001dff26ae950_0 .net *"_ivl_62", 0 0, L_000001dff266cfe0;  1 drivers
L_000001dff26b1210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dff26ad9b0_0 .net/2u *"_ivl_64", 5 0, L_000001dff26b1210;  1 drivers
v000001dff26aea90_0 .net *"_ivl_67", 5 0, L_000001dff26fa520;  1 drivers
v000001dff26aec70_0 .net *"_ivl_70", 0 0, L_000001dff266dde0;  1 drivers
L_000001dff26b1258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26aed10_0 .net/2u *"_ivl_72", 57 0, L_000001dff26b1258;  1 drivers
L_000001dff26b12a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26aedb0_0 .net/2u *"_ivl_74", 31 0, L_000001dff26b12a0;  1 drivers
v000001dff26aefc0_0 .net *"_ivl_77", 25 0, L_000001dff26fa7a0;  1 drivers
v000001dff26b0a00_0 .net *"_ivl_78", 57 0, L_000001dff26faa20;  1 drivers
v000001dff26b0aa0_0 .net *"_ivl_8", 0 0, L_000001dff266dad0;  1 drivers
v000001dff26af100_0 .net *"_ivl_80", 57 0, L_000001dff26f9da0;  1 drivers
L_000001dff26b12e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dff26af4c0_0 .net/2u *"_ivl_84", 31 0, L_000001dff26b12e8;  1 drivers
L_000001dff26b1330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dff26af880_0 .net/2u *"_ivl_88", 5 0, L_000001dff26b1330;  1 drivers
v000001dff26b06e0_0 .net *"_ivl_90", 0 0, L_000001dff26f96c0;  1 drivers
L_000001dff26b1378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dff26b0b40_0 .net/2u *"_ivl_92", 5 0, L_000001dff26b1378;  1 drivers
v000001dff26afba0_0 .net *"_ivl_94", 0 0, L_000001dff26fa200;  1 drivers
v000001dff26b0780_0 .net *"_ivl_97", 0 0, L_000001dff266d360;  1 drivers
v000001dff26af2e0_0 .net *"_ivl_98", 47 0, L_000001dff26fae80;  1 drivers
v000001dff26b0be0_0 .net "adderResult", 31 0, L_000001dff26fa3e0;  1 drivers
v000001dff26b0c80_0 .net "address", 31 0, L_000001dff26fa160;  1 drivers
v000001dff26afec0_0 .net "clk", 0 0, L_000001dff266d050;  alias, 1 drivers
v000001dff26b0d20_0 .var "cycles_consumed", 31 0;
v000001dff26af380_0 .net "extImm", 31 0, L_000001dff26f9940;  1 drivers
v000001dff26af7e0_0 .net "funct", 5 0, L_000001dff26fa340;  1 drivers
v000001dff26b0dc0_0 .net "hlt", 0 0, v000001dff263aa00_0;  1 drivers
v000001dff26af560_0 .net "imm", 15 0, L_000001dff26f9f80;  1 drivers
v000001dff26b00a0_0 .net "immediate", 31 0, L_000001dff270f470;  1 drivers
v000001dff26af600_0 .net "input_clk", 0 0, v000001dff26af060_0;  1 drivers
v000001dff26afc40_0 .net "instruction", 31 0, L_000001dff26fab60;  1 drivers
v000001dff26afce0_0 .net "memoryReadData", 31 0, v000001dff26a93d0_0;  1 drivers
v000001dff26afd80_0 .net "nextPC", 31 0, L_000001dff26fa5c0;  1 drivers
v000001dff26b0e60_0 .net "opcode", 5 0, L_000001dff26b0460;  1 drivers
v000001dff26b0820_0 .net "rd", 4 0, L_000001dff26af920;  1 drivers
v000001dff26b01e0_0 .net "readData1", 31 0, L_000001dff266de50;  1 drivers
v000001dff26b08c0_0 .net "readData1_w", 31 0, L_000001dff270fdd0;  1 drivers
v000001dff26b0140_0 .net "readData2", 31 0, L_000001dff266d8a0;  1 drivers
v000001dff26afe20_0 .net "rs", 4 0, L_000001dff26af740;  1 drivers
v000001dff26af420_0 .net "rst", 0 0, v000001dff26af240_0;  1 drivers
v000001dff26b0320_0 .net "rt", 4 0, L_000001dff26fade0;  1 drivers
v000001dff26aff60_0 .net "shamt", 31 0, L_000001dff26f94e0;  1 drivers
v000001dff26af9c0_0 .net "wire_instruction", 31 0, L_000001dff266dc90;  1 drivers
v000001dff26afa60_0 .net "writeData", 31 0, L_000001dff27109b0;  1 drivers
v000001dff26b0000_0 .net "zero", 0 0, L_000001dff2710e10;  1 drivers
L_000001dff26b0960 .part L_000001dff26fab60, 26, 6;
L_000001dff26b0460 .functor MUXZ 6, L_000001dff26b0960, L_000001dff26b0f88, L_000001dff266d600, C4<>;
L_000001dff26b05a0 .cmp/eq 6, L_000001dff26b0460, L_000001dff26b1018;
L_000001dff26af6a0 .part L_000001dff26fab60, 11, 5;
L_000001dff26b0500 .functor MUXZ 5, L_000001dff26af6a0, L_000001dff26b1060, L_000001dff26b05a0, C4<>;
L_000001dff26af920 .functor MUXZ 5, L_000001dff26b0500, L_000001dff26b0fd0, L_000001dff266dad0, C4<>;
L_000001dff26b0640 .part L_000001dff26fab60, 21, 5;
L_000001dff26af740 .functor MUXZ 5, L_000001dff26b0640, L_000001dff26b10a8, L_000001dff266d130, C4<>;
L_000001dff26afb00 .part L_000001dff26fab60, 16, 5;
L_000001dff26fade0 .functor MUXZ 5, L_000001dff26afb00, L_000001dff26b10f0, L_000001dff266d980, C4<>;
L_000001dff26f8fe0 .part L_000001dff26fab60, 0, 16;
L_000001dff26f9f80 .functor MUXZ 16, L_000001dff26f8fe0, L_000001dff26b1138, L_000001dff266d520, C4<>;
L_000001dff26f98a0 .part L_000001dff26fab60, 6, 5;
L_000001dff26f9bc0 .concat [ 5 32 0 0], L_000001dff26f98a0, L_000001dff26b11c8;
L_000001dff26fa840 .functor MUXZ 37, L_000001dff26f9bc0, L_000001dff26b1180, L_000001dff266d670, C4<>;
L_000001dff26f94e0 .part L_000001dff26fa840, 0, 32;
L_000001dff26fa520 .part L_000001dff26fab60, 0, 6;
L_000001dff26fa340 .functor MUXZ 6, L_000001dff26fa520, L_000001dff26b1210, L_000001dff266cfe0, C4<>;
L_000001dff26fa7a0 .part L_000001dff26fab60, 0, 26;
L_000001dff26faa20 .concat [ 26 32 0 0], L_000001dff26fa7a0, L_000001dff26b12a0;
L_000001dff26f9da0 .functor MUXZ 58, L_000001dff26faa20, L_000001dff26b1258, L_000001dff266dde0, C4<>;
L_000001dff26fa160 .part L_000001dff26f9da0, 0, 32;
L_000001dff26f9ee0 .arith/sum 32, v000001dff26a9fb0_0, L_000001dff26b12e8;
L_000001dff26f96c0 .cmp/eq 6, L_000001dff26b0460, L_000001dff26b1330;
L_000001dff26fa200 .cmp/eq 6, L_000001dff26b0460, L_000001dff26b1378;
L_000001dff26fae80 .concat [ 32 16 0 0], L_000001dff26fa160, L_000001dff26b13c0;
L_000001dff26f9120 .concat [ 6 26 0 0], L_000001dff26b0460, L_000001dff26b1408;
L_000001dff26fa020 .cmp/eq 32, L_000001dff26f9120, L_000001dff26b1450;
L_000001dff26fa8e0 .cmp/eq 6, L_000001dff26fa340, L_000001dff26b1498;
L_000001dff26f91c0 .concat [ 32 16 0 0], L_000001dff266de50, L_000001dff26b14e0;
L_000001dff26f9e40 .concat [ 32 16 0 0], v000001dff26a9fb0_0, L_000001dff26b1528;
L_000001dff26fac00 .part L_000001dff26f9f80, 15, 1;
LS_000001dff26fa0c0_0_0 .concat [ 1 1 1 1], L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00;
LS_000001dff26fa0c0_0_4 .concat [ 1 1 1 1], L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00;
LS_000001dff26fa0c0_0_8 .concat [ 1 1 1 1], L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00;
LS_000001dff26fa0c0_0_12 .concat [ 1 1 1 1], L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00;
LS_000001dff26fa0c0_0_16 .concat [ 1 1 1 1], L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00;
LS_000001dff26fa0c0_0_20 .concat [ 1 1 1 1], L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00;
LS_000001dff26fa0c0_0_24 .concat [ 1 1 1 1], L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00;
LS_000001dff26fa0c0_0_28 .concat [ 1 1 1 1], L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00, L_000001dff26fac00;
LS_000001dff26fa0c0_1_0 .concat [ 4 4 4 4], LS_000001dff26fa0c0_0_0, LS_000001dff26fa0c0_0_4, LS_000001dff26fa0c0_0_8, LS_000001dff26fa0c0_0_12;
LS_000001dff26fa0c0_1_4 .concat [ 4 4 4 4], LS_000001dff26fa0c0_0_16, LS_000001dff26fa0c0_0_20, LS_000001dff26fa0c0_0_24, LS_000001dff26fa0c0_0_28;
L_000001dff26fa0c0 .concat [ 16 16 0 0], LS_000001dff26fa0c0_1_0, LS_000001dff26fa0c0_1_4;
L_000001dff26faac0 .concat [ 16 32 0 0], L_000001dff26f9f80, L_000001dff26fa0c0;
L_000001dff26fa480 .arith/sum 48, L_000001dff26f9e40, L_000001dff26faac0;
L_000001dff26f93a0 .functor MUXZ 48, L_000001dff26fa480, L_000001dff26f91c0, L_000001dff266da60, C4<>;
L_000001dff26fa2a0 .functor MUXZ 48, L_000001dff26f93a0, L_000001dff26fae80, L_000001dff266d360, C4<>;
L_000001dff26fa3e0 .part L_000001dff26fa2a0, 0, 32;
L_000001dff26fa5c0 .functor MUXZ 32, L_000001dff26f9ee0, L_000001dff26fa3e0, v000001dff26a8a70_0, C4<>;
L_000001dff26fab60 .functor MUXZ 32, L_000001dff266dc90, L_000001dff26b15b8, L_000001dff266d9f0, C4<>;
L_000001dff26f9300 .cmp/eq 6, L_000001dff26b0460, L_000001dff26b1690;
L_000001dff26f9440 .cmp/eq 6, L_000001dff26b0460, L_000001dff26b16d8;
L_000001dff26f9580 .cmp/eq 6, L_000001dff26b0460, L_000001dff26b1720;
L_000001dff26f9620 .concat [ 16 16 0 0], L_000001dff26f9f80, L_000001dff26b1768;
L_000001dff26f9760 .part L_000001dff26f9f80, 15, 1;
LS_000001dff26fad40_0_0 .concat [ 1 1 1 1], L_000001dff26f9760, L_000001dff26f9760, L_000001dff26f9760, L_000001dff26f9760;
LS_000001dff26fad40_0_4 .concat [ 1 1 1 1], L_000001dff26f9760, L_000001dff26f9760, L_000001dff26f9760, L_000001dff26f9760;
LS_000001dff26fad40_0_8 .concat [ 1 1 1 1], L_000001dff26f9760, L_000001dff26f9760, L_000001dff26f9760, L_000001dff26f9760;
LS_000001dff26fad40_0_12 .concat [ 1 1 1 1], L_000001dff26f9760, L_000001dff26f9760, L_000001dff26f9760, L_000001dff26f9760;
L_000001dff26fad40 .concat [ 4 4 4 4], LS_000001dff26fad40_0_0, LS_000001dff26fad40_0_4, LS_000001dff26fad40_0_8, LS_000001dff26fad40_0_12;
L_000001dff26f9800 .concat [ 16 16 0 0], L_000001dff26f9f80, L_000001dff26fad40;
L_000001dff26f9940 .functor MUXZ 32, L_000001dff26f9800, L_000001dff26f9620, L_000001dff266d590, C4<>;
L_000001dff26f9a80 .concat [ 6 26 0 0], L_000001dff26b0460, L_000001dff26b17b0;
L_000001dff26f9c60 .cmp/eq 32, L_000001dff26f9a80, L_000001dff26b17f8;
L_000001dff26f9d00 .cmp/eq 6, L_000001dff26fa340, L_000001dff26b1840;
L_000001dff2710730 .cmp/eq 6, L_000001dff26fa340, L_000001dff26b1888;
L_000001dff2710b90 .cmp/eq 6, L_000001dff26b0460, L_000001dff26b18d0;
L_000001dff270f330 .functor MUXZ 32, L_000001dff26f9940, L_000001dff26b1918, L_000001dff2710b90, C4<>;
L_000001dff270f470 .functor MUXZ 32, L_000001dff270f330, L_000001dff26f94e0, L_000001dff266d750, C4<>;
L_000001dff27104b0 .concat [ 6 26 0 0], L_000001dff26b0460, L_000001dff26b1960;
L_000001dff2710c30 .cmp/eq 32, L_000001dff27104b0, L_000001dff26b19a8;
L_000001dff270f150 .cmp/eq 6, L_000001dff26fa340, L_000001dff26b19f0;
L_000001dff2710a50 .cmp/eq 6, L_000001dff26fa340, L_000001dff26b1a38;
L_000001dff270fd30 .cmp/eq 6, L_000001dff26b0460, L_000001dff26b1a80;
L_000001dff2710550 .functor MUXZ 32, L_000001dff266de50, v000001dff26a9fb0_0, L_000001dff270fd30, C4<>;
L_000001dff270fdd0 .functor MUXZ 32, L_000001dff2710550, L_000001dff266d8a0, L_000001dff266d3d0, C4<>;
S_000001dff2650d00 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001dff25d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001dff2643720 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001dff266d6e0 .functor NOT 1, v000001dff263a8c0_0, C4<0>, C4<0>, C4<0>;
v000001dff263a1e0_0 .net *"_ivl_0", 0 0, L_000001dff266d6e0;  1 drivers
v000001dff263b180_0 .net "in1", 31 0, L_000001dff266d8a0;  alias, 1 drivers
v000001dff263b400_0 .net "in2", 31 0, L_000001dff270f470;  alias, 1 drivers
v000001dff263a6e0_0 .net "out", 31 0, L_000001dff270f8d0;  alias, 1 drivers
v000001dff263a820_0 .net "s", 0 0, v000001dff263a8c0_0;  alias, 1 drivers
L_000001dff270f8d0 .functor MUXZ 32, L_000001dff270f470, L_000001dff266d8a0, L_000001dff266d6e0, C4<>;
S_000001dff25d6710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001dff25d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001dff26a80a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001dff26a80d8 .param/l "add" 0 4 5, C4<100000>;
P_000001dff26a8110 .param/l "addi" 0 4 8, C4<001000>;
P_000001dff26a8148 .param/l "addu" 0 4 5, C4<100001>;
P_000001dff26a8180 .param/l "and_" 0 4 5, C4<100100>;
P_000001dff26a81b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001dff26a81f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001dff26a8228 .param/l "bne" 0 4 10, C4<000101>;
P_000001dff26a8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dff26a8298 .param/l "j" 0 4 12, C4<000010>;
P_000001dff26a82d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001dff26a8308 .param/l "jr" 0 4 6, C4<001000>;
P_000001dff26a8340 .param/l "lw" 0 4 8, C4<100011>;
P_000001dff26a8378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dff26a83b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001dff26a83e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001dff26a8420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dff26a8458 .param/l "sll" 0 4 6, C4<000000>;
P_000001dff26a8490 .param/l "slt" 0 4 5, C4<101010>;
P_000001dff26a84c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001dff26a8500 .param/l "srl" 0 4 6, C4<000010>;
P_000001dff26a8538 .param/l "sub" 0 4 5, C4<100010>;
P_000001dff26a8570 .param/l "subu" 0 4 5, C4<100011>;
P_000001dff26a85a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001dff26a85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dff26a8618 .param/l "xori" 0 4 8, C4<001110>;
v000001dff263abe0_0 .var "ALUOp", 3 0;
v000001dff263a8c0_0 .var "ALUSrc", 0 0;
v000001dff2639920_0 .var "MemReadEn", 0 0;
v000001dff2639e20_0 .var "MemWriteEn", 0 0;
v000001dff263a500_0 .var "MemtoReg", 0 0;
v000001dff263a640_0 .var "RegDst", 0 0;
v000001dff26399c0_0 .var "RegWriteEn", 0 0;
v000001dff263a960_0 .net "funct", 5 0, L_000001dff26fa340;  alias, 1 drivers
v000001dff263aa00_0 .var "hlt", 0 0;
v000001dff2639a60_0 .net "opcode", 5 0, L_000001dff26b0460;  alias, 1 drivers
v000001dff263b360_0 .net "rst", 0 0, v000001dff26af240_0;  alias, 1 drivers
E_000001dff26442a0 .event anyedge, v000001dff263b360_0, v000001dff2639a60_0, v000001dff263a960_0;
S_000001dff25669c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001dff25d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001dff2643760 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001dff266dc90 .functor BUFZ 32, L_000001dff26f9080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dff263aaa0_0 .net "Data_Out", 31 0, L_000001dff266dc90;  alias, 1 drivers
v000001dff263a000 .array "InstMem", 0 1023, 31 0;
v000001dff263ac80_0 .net *"_ivl_0", 31 0, L_000001dff26f9080;  1 drivers
v000001dff2639f60_0 .net *"_ivl_3", 9 0, L_000001dff26fa700;  1 drivers
v000001dff263a0a0_0 .net *"_ivl_4", 11 0, L_000001dff26fa660;  1 drivers
L_000001dff26b1570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dff263af00_0 .net *"_ivl_7", 1 0, L_000001dff26b1570;  1 drivers
v000001dff2639b00_0 .net "addr", 31 0, v000001dff26a9fb0_0;  alias, 1 drivers
v000001dff2639ba0_0 .var/i "i", 31 0;
L_000001dff26f9080 .array/port v000001dff263a000, L_000001dff26fa660;
L_000001dff26fa700 .part v000001dff26a9fb0_0, 0, 10;
L_000001dff26fa660 .concat [ 10 2 0 0], L_000001dff26fa700, L_000001dff26b1570;
S_000001dff2566b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001dff25d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001dff266de50 .functor BUFZ 32, L_000001dff26faca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dff266d8a0 .functor BUFZ 32, L_000001dff26f9b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dff2639ce0_0 .net *"_ivl_0", 31 0, L_000001dff26faca0;  1 drivers
v000001dff2639d80_0 .net *"_ivl_10", 6 0, L_000001dff26fa980;  1 drivers
L_000001dff26b1648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dff2617b60_0 .net *"_ivl_13", 1 0, L_000001dff26b1648;  1 drivers
v000001dff2617f20_0 .net *"_ivl_2", 6 0, L_000001dff26f99e0;  1 drivers
L_000001dff26b1600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dff26a8cf0_0 .net *"_ivl_5", 1 0, L_000001dff26b1600;  1 drivers
v000001dff26a9830_0 .net *"_ivl_8", 31 0, L_000001dff26f9b20;  1 drivers
v000001dff26a8ed0_0 .net "clk", 0 0, L_000001dff266d050;  alias, 1 drivers
v000001dff26aa230_0 .var/i "i", 31 0;
v000001dff26a9dd0_0 .net "readData1", 31 0, L_000001dff266de50;  alias, 1 drivers
v000001dff26a86b0_0 .net "readData2", 31 0, L_000001dff266d8a0;  alias, 1 drivers
v000001dff26a8f70_0 .net "readRegister1", 4 0, L_000001dff26af740;  alias, 1 drivers
v000001dff26aa370_0 .net "readRegister2", 4 0, L_000001dff26fade0;  alias, 1 drivers
v000001dff26a9330 .array "registers", 31 0, 31 0;
v000001dff26a8930_0 .net "rst", 0 0, v000001dff26af240_0;  alias, 1 drivers
v000001dff26aa410_0 .net "we", 0 0, v000001dff26399c0_0;  alias, 1 drivers
v000001dff26a9f10_0 .net "writeData", 31 0, L_000001dff27109b0;  alias, 1 drivers
v000001dff26a9c90_0 .net "writeRegister", 4 0, L_000001dff26f9260;  alias, 1 drivers
E_000001dff2643fa0/0 .event negedge, v000001dff263b360_0;
E_000001dff2643fa0/1 .event posedge, v000001dff26a8ed0_0;
E_000001dff2643fa0 .event/or E_000001dff2643fa0/0, E_000001dff2643fa0/1;
L_000001dff26faca0 .array/port v000001dff26a9330, L_000001dff26f99e0;
L_000001dff26f99e0 .concat [ 5 2 0 0], L_000001dff26af740, L_000001dff26b1600;
L_000001dff26f9b20 .array/port v000001dff26a9330, L_000001dff26fa980;
L_000001dff26fa980 .concat [ 5 2 0 0], L_000001dff26fade0, L_000001dff26b1648;
S_000001dff25d4c30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001dff2566b50;
 .timescale 0 0;
v000001dff263b220_0 .var/i "i", 31 0;
S_000001dff25d4dc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001dff25d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001dff26439e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001dff266db40 .functor NOT 1, v000001dff263a640_0, C4<0>, C4<0>, C4<0>;
v000001dff26a8750_0 .net *"_ivl_0", 0 0, L_000001dff266db40;  1 drivers
v000001dff26a8d90_0 .net "in1", 4 0, L_000001dff26fade0;  alias, 1 drivers
v000001dff26aa4b0_0 .net "in2", 4 0, L_000001dff26af920;  alias, 1 drivers
v000001dff26a8b10_0 .net "out", 4 0, L_000001dff26f9260;  alias, 1 drivers
v000001dff26a9510_0 .net "s", 0 0, v000001dff263a640_0;  alias, 1 drivers
L_000001dff26f9260 .functor MUXZ 5, L_000001dff26af920, L_000001dff26fade0, L_000001dff266db40, C4<>;
S_000001dff2604a70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001dff25d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001dff2644020 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001dff266d2f0 .functor NOT 1, v000001dff263a500_0, C4<0>, C4<0>, C4<0>;
v000001dff26a98d0_0 .net *"_ivl_0", 0 0, L_000001dff266d2f0;  1 drivers
v000001dff26a87f0_0 .net "in1", 31 0, v000001dff26a9290_0;  alias, 1 drivers
v000001dff26aa050_0 .net "in2", 31 0, v000001dff26a93d0_0;  alias, 1 drivers
v000001dff26a9010_0 .net "out", 31 0, L_000001dff27109b0;  alias, 1 drivers
v000001dff26a8890_0 .net "s", 0 0, v000001dff263a500_0;  alias, 1 drivers
L_000001dff27109b0 .functor MUXZ 32, v000001dff26a93d0_0, v000001dff26a9290_0, L_000001dff266d2f0, C4<>;
S_000001dff2604c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001dff25d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001dff25f0120 .param/l "ADD" 0 9 12, C4<0000>;
P_000001dff25f0158 .param/l "AND" 0 9 12, C4<0010>;
P_000001dff25f0190 .param/l "NOR" 0 9 12, C4<0101>;
P_000001dff25f01c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001dff25f0200 .param/l "SGT" 0 9 12, C4<0111>;
P_000001dff25f0238 .param/l "SLL" 0 9 12, C4<1000>;
P_000001dff25f0270 .param/l "SLT" 0 9 12, C4<0110>;
P_000001dff25f02a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001dff25f02e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001dff25f0318 .param/l "XOR" 0 9 12, C4<0100>;
P_000001dff25f0350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001dff25f0388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001dff26b1ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dff26a8e30_0 .net/2u *"_ivl_0", 31 0, L_000001dff26b1ac8;  1 drivers
v000001dff26aa0f0_0 .net "opSel", 3 0, v000001dff263abe0_0;  alias, 1 drivers
v000001dff26a90b0_0 .net "operand1", 31 0, L_000001dff270fdd0;  alias, 1 drivers
v000001dff26a9150_0 .net "operand2", 31 0, L_000001dff270f8d0;  alias, 1 drivers
v000001dff26a9290_0 .var "result", 31 0;
v000001dff26a8bb0_0 .net "zero", 0 0, L_000001dff2710e10;  alias, 1 drivers
E_000001dff26442e0 .event anyedge, v000001dff263abe0_0, v000001dff26a90b0_0, v000001dff263a6e0_0;
L_000001dff2710e10 .cmp/eq 32, v000001dff26a9290_0, L_000001dff26b1ac8;
S_000001dff25f03d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001dff25d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001dff26aa670 .param/l "RType" 0 4 2, C4<000000>;
P_000001dff26aa6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001dff26aa6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001dff26aa718 .param/l "addu" 0 4 5, C4<100001>;
P_000001dff26aa750 .param/l "and_" 0 4 5, C4<100100>;
P_000001dff26aa788 .param/l "andi" 0 4 8, C4<001100>;
P_000001dff26aa7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001dff26aa7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001dff26aa830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dff26aa868 .param/l "j" 0 4 12, C4<000010>;
P_000001dff26aa8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001dff26aa8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001dff26aa910 .param/l "lw" 0 4 8, C4<100011>;
P_000001dff26aa948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dff26aa980 .param/l "or_" 0 4 5, C4<100101>;
P_000001dff26aa9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001dff26aa9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dff26aaa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001dff26aaa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001dff26aaa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001dff26aaad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001dff26aab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001dff26aab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001dff26aab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001dff26aabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dff26aabe8 .param/l "xori" 0 4 8, C4<001110>;
v000001dff26a8a70_0 .var "PCsrc", 0 0;
v000001dff26aa190_0 .net "funct", 5 0, L_000001dff26fa340;  alias, 1 drivers
v000001dff26aa550_0 .net "opcode", 5 0, L_000001dff26b0460;  alias, 1 drivers
v000001dff26a9790_0 .net "operand1", 31 0, L_000001dff266de50;  alias, 1 drivers
v000001dff26a9970_0 .net "operand2", 31 0, L_000001dff270f8d0;  alias, 1 drivers
v000001dff26a9a10_0 .net "rst", 0 0, v000001dff26af240_0;  alias, 1 drivers
E_000001dff2643e60/0 .event anyedge, v000001dff263b360_0, v000001dff2639a60_0, v000001dff26a9dd0_0, v000001dff263a6e0_0;
E_000001dff2643e60/1 .event anyedge, v000001dff263a960_0;
E_000001dff2643e60 .event/or E_000001dff2643e60/0, E_000001dff2643e60/1;
S_000001dff26aac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001dff25d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001dff26aa2d0 .array "DataMem", 0 1023, 31 0;
v000001dff26a95b0_0 .net "address", 31 0, v000001dff26a9290_0;  alias, 1 drivers
v000001dff26a9b50_0 .net "clock", 0 0, L_000001dff266dc20;  1 drivers
v000001dff26a9470_0 .net "data", 31 0, L_000001dff266d8a0;  alias, 1 drivers
v000001dff26a89d0_0 .var/i "i", 31 0;
v000001dff26a93d0_0 .var "q", 31 0;
v000001dff26a8c50_0 .net "rden", 0 0, v000001dff2639920_0;  alias, 1 drivers
v000001dff26a9650_0 .net "wren", 0 0, v000001dff2639e20_0;  alias, 1 drivers
E_000001dff2643a60 .event posedge, v000001dff26a9b50_0;
S_000001dff26aadc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001dff25d6580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001dff26443e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001dff26a91f0_0 .net "PCin", 31 0, L_000001dff26fa5c0;  alias, 1 drivers
v000001dff26a9fb0_0 .var "PCout", 31 0;
v000001dff26a96f0_0 .net "clk", 0 0, L_000001dff266d050;  alias, 1 drivers
v000001dff26a9ab0_0 .net "rst", 0 0, v000001dff26af240_0;  alias, 1 drivers
    .scope S_000001dff25f03d0;
T_0 ;
    %wait E_000001dff2643e60;
    %load/vec4 v000001dff26a9a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dff26a8a70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dff26aa550_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001dff26a9790_0;
    %load/vec4 v000001dff26a9970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001dff26aa550_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001dff26a9790_0;
    %load/vec4 v000001dff26a9970_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001dff26aa550_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001dff26aa550_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001dff26aa550_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001dff26aa190_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001dff26a8a70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dff26aadc0;
T_1 ;
    %wait E_000001dff2643fa0;
    %load/vec4 v000001dff26a9ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dff26a9fb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dff26a91f0_0;
    %assign/vec4 v000001dff26a9fb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dff25669c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dff2639ba0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001dff2639ba0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dff2639ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %load/vec4 v000001dff2639ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dff2639ba0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff263a000, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001dff25d6710;
T_3 ;
    %wait E_000001dff26442a0;
    %load/vec4 v000001dff263b360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001dff263aa00_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dff263a8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dff26399c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dff2639e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dff263a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dff2639920_0, 0;
    %assign/vec4 v000001dff263a640_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001dff263aa00_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001dff263abe0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001dff263a8c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dff26399c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dff2639e20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dff263a500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dff2639920_0, 0, 1;
    %store/vec4 v000001dff263a640_0, 0, 1;
    %load/vec4 v000001dff2639a60_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263aa00_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff26399c0_0, 0;
    %load/vec4 v000001dff263a960_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a8c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a8c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff26399c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a8c0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff26399c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dff263a640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a8c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff26399c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a8c0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff26399c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a8c0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff26399c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a8c0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff26399c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a8c0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff2639920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff26399c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a500_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff2639e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dff263a8c0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dff263abe0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001dff2566b50;
T_4 ;
    %wait E_000001dff2643fa0;
    %fork t_1, S_000001dff25d4c30;
    %jmp t_0;
    .scope S_000001dff25d4c30;
t_1 ;
    %load/vec4 v000001dff26a8930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dff263b220_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001dff263b220_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dff263b220_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26a9330, 0, 4;
    %load/vec4 v000001dff263b220_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dff263b220_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dff26aa410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001dff26a9f10_0;
    %load/vec4 v000001dff26a9c90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26a9330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26a9330, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001dff2566b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dff2566b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dff26aa230_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001dff26aa230_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001dff26aa230_0;
    %ix/getv/s 4, v000001dff26aa230_0;
    %load/vec4a v000001dff26a9330, 4;
    %ix/getv/s 4, v000001dff26aa230_0;
    %load/vec4a v000001dff26a9330, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001dff26aa230_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dff26aa230_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001dff2604c00;
T_6 ;
    %wait E_000001dff26442e0;
    %load/vec4 v000001dff26aa0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dff26a9290_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001dff26a90b0_0;
    %load/vec4 v000001dff26a9150_0;
    %add;
    %assign/vec4 v000001dff26a9290_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001dff26a90b0_0;
    %load/vec4 v000001dff26a9150_0;
    %sub;
    %assign/vec4 v000001dff26a9290_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001dff26a90b0_0;
    %load/vec4 v000001dff26a9150_0;
    %and;
    %assign/vec4 v000001dff26a9290_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001dff26a90b0_0;
    %load/vec4 v000001dff26a9150_0;
    %or;
    %assign/vec4 v000001dff26a9290_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001dff26a90b0_0;
    %load/vec4 v000001dff26a9150_0;
    %xor;
    %assign/vec4 v000001dff26a9290_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001dff26a90b0_0;
    %load/vec4 v000001dff26a9150_0;
    %or;
    %inv;
    %assign/vec4 v000001dff26a9290_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001dff26a90b0_0;
    %load/vec4 v000001dff26a9150_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001dff26a9290_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001dff26a9150_0;
    %load/vec4 v000001dff26a90b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001dff26a9290_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001dff26a90b0_0;
    %ix/getv 4, v000001dff26a9150_0;
    %shiftl 4;
    %assign/vec4 v000001dff26a9290_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001dff26a90b0_0;
    %ix/getv 4, v000001dff26a9150_0;
    %shiftr 4;
    %assign/vec4 v000001dff26a9290_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001dff26aac30;
T_7 ;
    %wait E_000001dff2643a60;
    %load/vec4 v000001dff26a8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001dff26a95b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dff26aa2d0, 4;
    %assign/vec4 v000001dff26a93d0_0, 0;
T_7.0 ;
    %load/vec4 v000001dff26a9650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001dff26a9470_0;
    %ix/getv 3, v000001dff26a95b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001dff26aac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dff26a89d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001dff26a89d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dff26a89d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %load/vec4 v000001dff26a89d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dff26a89d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dff26aa2d0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001dff26aac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dff26a89d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001dff26a89d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001dff26a89d0_0;
    %load/vec4a v000001dff26aa2d0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001dff26a89d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dff26a89d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dff26a89d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001dff25d6580;
T_10 ;
    %wait E_000001dff2643fa0;
    %load/vec4 v000001dff26af420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dff26b0d20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001dff26b0d20_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dff26b0d20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001dff2634580;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dff26af060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dff26af240_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001dff2634580;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001dff26af060_0;
    %inv;
    %assign/vec4 v000001dff26af060_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dff2634580;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dff26af240_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dff26af240_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001dff26af1a0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
