#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* GLCD_SPIM_SCB_miso_m */
#define GLCD_SPIM_SCB_miso_m__0__DM__MASK 0x38000u
#define GLCD_SPIM_SCB_miso_m__0__DM__SHIFT 15
#define GLCD_SPIM_SCB_miso_m__0__DR CYREG_PRT0_DR
#define GLCD_SPIM_SCB_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define GLCD_SPIM_SCB_miso_m__0__HSIOM_MASK 0x00F00000u
#define GLCD_SPIM_SCB_miso_m__0__HSIOM_SHIFT 20u
#define GLCD_SPIM_SCB_miso_m__0__INTCFG CYREG_PRT0_INTCFG
#define GLCD_SPIM_SCB_miso_m__0__INTSTAT CYREG_PRT0_INTSTAT
#define GLCD_SPIM_SCB_miso_m__0__MASK 0x20u
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SPIM_SCB_miso_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SPIM_SCB_miso_m__0__PC CYREG_PRT0_PC
#define GLCD_SPIM_SCB_miso_m__0__PC2 CYREG_PRT0_PC2
#define GLCD_SPIM_SCB_miso_m__0__PORT 0u
#define GLCD_SPIM_SCB_miso_m__0__PS CYREG_PRT0_PS
#define GLCD_SPIM_SCB_miso_m__0__SHIFT 5
#define GLCD_SPIM_SCB_miso_m__DR CYREG_PRT0_DR
#define GLCD_SPIM_SCB_miso_m__INTCFG CYREG_PRT0_INTCFG
#define GLCD_SPIM_SCB_miso_m__INTSTAT CYREG_PRT0_INTSTAT
#define GLCD_SPIM_SCB_miso_m__MASK 0x20u
#define GLCD_SPIM_SCB_miso_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SPIM_SCB_miso_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SPIM_SCB_miso_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_SCB_miso_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SPIM_SCB_miso_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SPIM_SCB_miso_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SPIM_SCB_miso_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SPIM_SCB_miso_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SPIM_SCB_miso_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SPIM_SCB_miso_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SPIM_SCB_miso_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SPIM_SCB_miso_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SPIM_SCB_miso_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SPIM_SCB_miso_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SPIM_SCB_miso_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SPIM_SCB_miso_m__PC CYREG_PRT0_PC
#define GLCD_SPIM_SCB_miso_m__PC2 CYREG_PRT0_PC2
#define GLCD_SPIM_SCB_miso_m__PORT 0u
#define GLCD_SPIM_SCB_miso_m__PS CYREG_PRT0_PS
#define GLCD_SPIM_SCB_miso_m__SHIFT 5

/* GLCD_SPIM_SCB_mosi_m */
#define GLCD_SPIM_SCB_mosi_m__0__DM__MASK 0x07u
#define GLCD_SPIM_SCB_mosi_m__0__DM__SHIFT 0
#define GLCD_SPIM_SCB_mosi_m__0__DR CYREG_PRT3_DR
#define GLCD_SPIM_SCB_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GLCD_SPIM_SCB_mosi_m__0__HSIOM_MASK 0x0000000Fu
#define GLCD_SPIM_SCB_mosi_m__0__HSIOM_SHIFT 0u
#define GLCD_SPIM_SCB_mosi_m__0__INTCFG CYREG_PRT3_INTCFG
#define GLCD_SPIM_SCB_mosi_m__0__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_SPIM_SCB_mosi_m__0__MASK 0x01u
#define GLCD_SPIM_SCB_mosi_m__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_mosi_m__0__OUT_SEL_SHIFT 0u
#define GLCD_SPIM_SCB_mosi_m__0__OUT_SEL_VAL -1u
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_SPIM_SCB_mosi_m__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_SPIM_SCB_mosi_m__0__PC CYREG_PRT3_PC
#define GLCD_SPIM_SCB_mosi_m__0__PC2 CYREG_PRT3_PC2
#define GLCD_SPIM_SCB_mosi_m__0__PORT 3u
#define GLCD_SPIM_SCB_mosi_m__0__PS CYREG_PRT3_PS
#define GLCD_SPIM_SCB_mosi_m__0__SHIFT 0
#define GLCD_SPIM_SCB_mosi_m__DR CYREG_PRT3_DR
#define GLCD_SPIM_SCB_mosi_m__INTCFG CYREG_PRT3_INTCFG
#define GLCD_SPIM_SCB_mosi_m__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_SPIM_SCB_mosi_m__MASK 0x01u
#define GLCD_SPIM_SCB_mosi_m__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_SPIM_SCB_mosi_m__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_SPIM_SCB_mosi_m__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_mosi_m__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_SPIM_SCB_mosi_m__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_SPIM_SCB_mosi_m__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_SPIM_SCB_mosi_m__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_SPIM_SCB_mosi_m__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_SPIM_SCB_mosi_m__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_SPIM_SCB_mosi_m__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_SPIM_SCB_mosi_m__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_SPIM_SCB_mosi_m__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_SPIM_SCB_mosi_m__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_SPIM_SCB_mosi_m__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_SPIM_SCB_mosi_m__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_SPIM_SCB_mosi_m__PC CYREG_PRT3_PC
#define GLCD_SPIM_SCB_mosi_m__PC2 CYREG_PRT3_PC2
#define GLCD_SPIM_SCB_mosi_m__PORT 3u
#define GLCD_SPIM_SCB_mosi_m__PS CYREG_PRT3_PS
#define GLCD_SPIM_SCB_mosi_m__SHIFT 0

/* GLCD_SPIM_SCB_SCBCLK */
#define GLCD_SPIM_SCB_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define GLCD_SPIM_SCB_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define GLCD_SPIM_SCB_SCBCLK__ENABLE_MASK 0x80000000u
#define GLCD_SPIM_SCB_SCBCLK__MASK 0x80000000u
#define GLCD_SPIM_SCB_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* GLCD_SPIM_SCB_sclk_m */
#define GLCD_SPIM_SCB_sclk_m__0__DM__MASK 0x1C0000u
#define GLCD_SPIM_SCB_sclk_m__0__DM__SHIFT 18
#define GLCD_SPIM_SCB_sclk_m__0__DR CYREG_PRT0_DR
#define GLCD_SPIM_SCB_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define GLCD_SPIM_SCB_sclk_m__0__HSIOM_MASK 0x0F000000u
#define GLCD_SPIM_SCB_sclk_m__0__HSIOM_SHIFT 24u
#define GLCD_SPIM_SCB_sclk_m__0__INTCFG CYREG_PRT0_INTCFG
#define GLCD_SPIM_SCB_sclk_m__0__INTSTAT CYREG_PRT0_INTSTAT
#define GLCD_SPIM_SCB_sclk_m__0__MASK 0x40u
#define GLCD_SPIM_SCB_sclk_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_SCB_sclk_m__0__OUT_SEL_SHIFT 12u
#define GLCD_SPIM_SCB_sclk_m__0__OUT_SEL_VAL -1u
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SPIM_SCB_sclk_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SPIM_SCB_sclk_m__0__PC CYREG_PRT0_PC
#define GLCD_SPIM_SCB_sclk_m__0__PC2 CYREG_PRT0_PC2
#define GLCD_SPIM_SCB_sclk_m__0__PORT 0u
#define GLCD_SPIM_SCB_sclk_m__0__PS CYREG_PRT0_PS
#define GLCD_SPIM_SCB_sclk_m__0__SHIFT 6
#define GLCD_SPIM_SCB_sclk_m__DR CYREG_PRT0_DR
#define GLCD_SPIM_SCB_sclk_m__INTCFG CYREG_PRT0_INTCFG
#define GLCD_SPIM_SCB_sclk_m__INTSTAT CYREG_PRT0_INTSTAT
#define GLCD_SPIM_SCB_sclk_m__MASK 0x40u
#define GLCD_SPIM_SCB_sclk_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SPIM_SCB_sclk_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SPIM_SCB_sclk_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_SCB_sclk_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SPIM_SCB_sclk_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SPIM_SCB_sclk_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SPIM_SCB_sclk_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SPIM_SCB_sclk_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SPIM_SCB_sclk_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SPIM_SCB_sclk_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SPIM_SCB_sclk_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SPIM_SCB_sclk_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SPIM_SCB_sclk_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SPIM_SCB_sclk_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SPIM_SCB_sclk_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SPIM_SCB_sclk_m__PC CYREG_PRT0_PC
#define GLCD_SPIM_SCB_sclk_m__PC2 CYREG_PRT0_PC2
#define GLCD_SPIM_SCB_sclk_m__PORT 0u
#define GLCD_SPIM_SCB_sclk_m__PS CYREG_PRT0_PS
#define GLCD_SPIM_SCB_sclk_m__SHIFT 6

/* GLCD_SPIM_SCB_ss0_m */
#define GLCD_SPIM_SCB_ss0_m__0__DM__MASK 0xE00000u
#define GLCD_SPIM_SCB_ss0_m__0__DM__SHIFT 21
#define GLCD_SPIM_SCB_ss0_m__0__DR CYREG_PRT0_DR
#define GLCD_SPIM_SCB_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define GLCD_SPIM_SCB_ss0_m__0__HSIOM_MASK 0xF0000000u
#define GLCD_SPIM_SCB_ss0_m__0__HSIOM_SHIFT 28u
#define GLCD_SPIM_SCB_ss0_m__0__INTCFG CYREG_PRT0_INTCFG
#define GLCD_SPIM_SCB_ss0_m__0__INTSTAT CYREG_PRT0_INTSTAT
#define GLCD_SPIM_SCB_ss0_m__0__MASK 0x80u
#define GLCD_SPIM_SCB_ss0_m__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_SCB_ss0_m__0__OUT_SEL_SHIFT 14u
#define GLCD_SPIM_SCB_ss0_m__0__OUT_SEL_VAL -1u
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SPIM_SCB_ss0_m__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SPIM_SCB_ss0_m__0__PC CYREG_PRT0_PC
#define GLCD_SPIM_SCB_ss0_m__0__PC2 CYREG_PRT0_PC2
#define GLCD_SPIM_SCB_ss0_m__0__PORT 0u
#define GLCD_SPIM_SCB_ss0_m__0__PS CYREG_PRT0_PS
#define GLCD_SPIM_SCB_ss0_m__0__SHIFT 7
#define GLCD_SPIM_SCB_ss0_m__DR CYREG_PRT0_DR
#define GLCD_SPIM_SCB_ss0_m__INTCFG CYREG_PRT0_INTCFG
#define GLCD_SPIM_SCB_ss0_m__INTSTAT CYREG_PRT0_INTSTAT
#define GLCD_SPIM_SCB_ss0_m__MASK 0x80u
#define GLCD_SPIM_SCB_ss0_m__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SPIM_SCB_ss0_m__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SPIM_SCB_ss0_m__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SPIM_SCB_ss0_m__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SPIM_SCB_ss0_m__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SPIM_SCB_ss0_m__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SPIM_SCB_ss0_m__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SPIM_SCB_ss0_m__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SPIM_SCB_ss0_m__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SPIM_SCB_ss0_m__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SPIM_SCB_ss0_m__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SPIM_SCB_ss0_m__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SPIM_SCB_ss0_m__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SPIM_SCB_ss0_m__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SPIM_SCB_ss0_m__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SPIM_SCB_ss0_m__PC CYREG_PRT0_PC
#define GLCD_SPIM_SCB_ss0_m__PC2 CYREG_PRT0_PC2
#define GLCD_SPIM_SCB_ss0_m__PORT 0u
#define GLCD_SPIM_SCB_ss0_m__PS CYREG_PRT0_PS
#define GLCD_SPIM_SCB_ss0_m__SHIFT 7

/* GLCD_SPIM_SCB_ss1_m */
#define GLCD_SPIM_SCB_ss1_m__0__DM__MASK 0x7000u
#define GLCD_SPIM_SCB_ss1_m__0__DM__SHIFT 12
#define GLCD_SPIM_SCB_ss1_m__0__DR CYREG_PRT3_DR
#define GLCD_SPIM_SCB_ss1_m__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GLCD_SPIM_SCB_ss1_m__0__HSIOM_MASK 0x000F0000u
#define GLCD_SPIM_SCB_ss1_m__0__HSIOM_SHIFT 16u
#define GLCD_SPIM_SCB_ss1_m__0__INTCFG CYREG_PRT3_INTCFG
#define GLCD_SPIM_SCB_ss1_m__0__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_SPIM_SCB_ss1_m__0__MASK 0x10u
#define GLCD_SPIM_SCB_ss1_m__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_ss1_m__0__OUT_SEL_SHIFT 8u
#define GLCD_SPIM_SCB_ss1_m__0__OUT_SEL_VAL -1u
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_SPIM_SCB_ss1_m__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_SPIM_SCB_ss1_m__0__PC CYREG_PRT3_PC
#define GLCD_SPIM_SCB_ss1_m__0__PC2 CYREG_PRT3_PC2
#define GLCD_SPIM_SCB_ss1_m__0__PORT 3u
#define GLCD_SPIM_SCB_ss1_m__0__PS CYREG_PRT3_PS
#define GLCD_SPIM_SCB_ss1_m__0__SHIFT 4
#define GLCD_SPIM_SCB_ss1_m__DR CYREG_PRT3_DR
#define GLCD_SPIM_SCB_ss1_m__INTCFG CYREG_PRT3_INTCFG
#define GLCD_SPIM_SCB_ss1_m__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_SPIM_SCB_ss1_m__MASK 0x10u
#define GLCD_SPIM_SCB_ss1_m__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_SPIM_SCB_ss1_m__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_SPIM_SCB_ss1_m__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_ss1_m__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_SPIM_SCB_ss1_m__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_SPIM_SCB_ss1_m__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_SPIM_SCB_ss1_m__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_SPIM_SCB_ss1_m__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_SPIM_SCB_ss1_m__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_SPIM_SCB_ss1_m__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_SPIM_SCB_ss1_m__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_SPIM_SCB_ss1_m__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_SPIM_SCB_ss1_m__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_SPIM_SCB_ss1_m__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_SPIM_SCB_ss1_m__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_SPIM_SCB_ss1_m__PC CYREG_PRT3_PC
#define GLCD_SPIM_SCB_ss1_m__PC2 CYREG_PRT3_PC2
#define GLCD_SPIM_SCB_ss1_m__PORT 3u
#define GLCD_SPIM_SCB_ss1_m__PS CYREG_PRT3_PS
#define GLCD_SPIM_SCB_ss1_m__SHIFT 4

/* GLCD_SPIM_SCB_ss2_m */
#define GLCD_SPIM_SCB_ss2_m__0__DM__MASK 0x38000u
#define GLCD_SPIM_SCB_ss2_m__0__DM__SHIFT 15
#define GLCD_SPIM_SCB_ss2_m__0__DR CYREG_PRT3_DR
#define GLCD_SPIM_SCB_ss2_m__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GLCD_SPIM_SCB_ss2_m__0__HSIOM_MASK 0x00F00000u
#define GLCD_SPIM_SCB_ss2_m__0__HSIOM_SHIFT 20u
#define GLCD_SPIM_SCB_ss2_m__0__INTCFG CYREG_PRT3_INTCFG
#define GLCD_SPIM_SCB_ss2_m__0__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_SPIM_SCB_ss2_m__0__MASK 0x20u
#define GLCD_SPIM_SCB_ss2_m__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_ss2_m__0__OUT_SEL_SHIFT 10u
#define GLCD_SPIM_SCB_ss2_m__0__OUT_SEL_VAL -1u
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_SPIM_SCB_ss2_m__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_SPIM_SCB_ss2_m__0__PC CYREG_PRT3_PC
#define GLCD_SPIM_SCB_ss2_m__0__PC2 CYREG_PRT3_PC2
#define GLCD_SPIM_SCB_ss2_m__0__PORT 3u
#define GLCD_SPIM_SCB_ss2_m__0__PS CYREG_PRT3_PS
#define GLCD_SPIM_SCB_ss2_m__0__SHIFT 5
#define GLCD_SPIM_SCB_ss2_m__DR CYREG_PRT3_DR
#define GLCD_SPIM_SCB_ss2_m__INTCFG CYREG_PRT3_INTCFG
#define GLCD_SPIM_SCB_ss2_m__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_SPIM_SCB_ss2_m__MASK 0x20u
#define GLCD_SPIM_SCB_ss2_m__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_SPIM_SCB_ss2_m__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_SPIM_SCB_ss2_m__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_ss2_m__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_SPIM_SCB_ss2_m__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_SPIM_SCB_ss2_m__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_SPIM_SCB_ss2_m__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_SPIM_SCB_ss2_m__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_SPIM_SCB_ss2_m__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_SPIM_SCB_ss2_m__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_SPIM_SCB_ss2_m__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_SPIM_SCB_ss2_m__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_SPIM_SCB_ss2_m__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_SPIM_SCB_ss2_m__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_SPIM_SCB_ss2_m__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_SPIM_SCB_ss2_m__PC CYREG_PRT3_PC
#define GLCD_SPIM_SCB_ss2_m__PC2 CYREG_PRT3_PC2
#define GLCD_SPIM_SCB_ss2_m__PORT 3u
#define GLCD_SPIM_SCB_ss2_m__PS CYREG_PRT3_PS
#define GLCD_SPIM_SCB_ss2_m__SHIFT 5

/* GLCD_SPIM_SCB_ss3_m */
#define GLCD_SPIM_SCB_ss3_m__0__DM__MASK 0x1C0000u
#define GLCD_SPIM_SCB_ss3_m__0__DM__SHIFT 18
#define GLCD_SPIM_SCB_ss3_m__0__DR CYREG_PRT3_DR
#define GLCD_SPIM_SCB_ss3_m__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GLCD_SPIM_SCB_ss3_m__0__HSIOM_MASK 0x0F000000u
#define GLCD_SPIM_SCB_ss3_m__0__HSIOM_SHIFT 24u
#define GLCD_SPIM_SCB_ss3_m__0__INTCFG CYREG_PRT3_INTCFG
#define GLCD_SPIM_SCB_ss3_m__0__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_SPIM_SCB_ss3_m__0__MASK 0x40u
#define GLCD_SPIM_SCB_ss3_m__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_ss3_m__0__OUT_SEL_SHIFT 12u
#define GLCD_SPIM_SCB_ss3_m__0__OUT_SEL_VAL -1u
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_SPIM_SCB_ss3_m__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_SPIM_SCB_ss3_m__0__PC CYREG_PRT3_PC
#define GLCD_SPIM_SCB_ss3_m__0__PC2 CYREG_PRT3_PC2
#define GLCD_SPIM_SCB_ss3_m__0__PORT 3u
#define GLCD_SPIM_SCB_ss3_m__0__PS CYREG_PRT3_PS
#define GLCD_SPIM_SCB_ss3_m__0__SHIFT 6
#define GLCD_SPIM_SCB_ss3_m__DR CYREG_PRT3_DR
#define GLCD_SPIM_SCB_ss3_m__INTCFG CYREG_PRT3_INTCFG
#define GLCD_SPIM_SCB_ss3_m__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_SPIM_SCB_ss3_m__MASK 0x40u
#define GLCD_SPIM_SCB_ss3_m__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_SPIM_SCB_ss3_m__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_SPIM_SCB_ss3_m__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_SPIM_SCB_ss3_m__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_SPIM_SCB_ss3_m__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_SPIM_SCB_ss3_m__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_SPIM_SCB_ss3_m__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_SPIM_SCB_ss3_m__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_SPIM_SCB_ss3_m__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_SPIM_SCB_ss3_m__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_SPIM_SCB_ss3_m__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_SPIM_SCB_ss3_m__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_SPIM_SCB_ss3_m__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_SPIM_SCB_ss3_m__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_SPIM_SCB_ss3_m__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_SPIM_SCB_ss3_m__PC CYREG_PRT3_PC
#define GLCD_SPIM_SCB_ss3_m__PC2 CYREG_PRT3_PC2
#define GLCD_SPIM_SCB_ss3_m__PORT 3u
#define GLCD_SPIM_SCB_ss3_m__PS CYREG_PRT3_PS
#define GLCD_SPIM_SCB_ss3_m__SHIFT 6

/* Com_Block_IntClock */
#define Com_Block_IntClock__DIVIDER_MASK 0x0000FFFFu
#define Com_Block_IntClock__ENABLE CYREG_CLK_DIVIDER_B00
#define Com_Block_IntClock__ENABLE_MASK 0x80000000u
#define Com_Block_IntClock__MASK 0x80000000u
#define Com_Block_IntClock__REGISTER CYREG_CLK_DIVIDER_B00

/* GLCD_SPIM_SCB_SCB */
#define GLCD_SPIM_SCB_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define GLCD_SPIM_SCB_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define GLCD_SPIM_SCB_SCB__CTRL CYREG_SCB1_CTRL
#define GLCD_SPIM_SCB_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define GLCD_SPIM_SCB_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define GLCD_SPIM_SCB_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define GLCD_SPIM_SCB_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define GLCD_SPIM_SCB_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define GLCD_SPIM_SCB_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define GLCD_SPIM_SCB_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define GLCD_SPIM_SCB_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define GLCD_SPIM_SCB_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define GLCD_SPIM_SCB_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define GLCD_SPIM_SCB_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define GLCD_SPIM_SCB_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define GLCD_SPIM_SCB_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define GLCD_SPIM_SCB_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define GLCD_SPIM_SCB_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define GLCD_SPIM_SCB_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define GLCD_SPIM_SCB_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define GLCD_SPIM_SCB_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define GLCD_SPIM_SCB_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define GLCD_SPIM_SCB_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define GLCD_SPIM_SCB_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define GLCD_SPIM_SCB_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define GLCD_SPIM_SCB_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define GLCD_SPIM_SCB_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define GLCD_SPIM_SCB_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define GLCD_SPIM_SCB_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define GLCD_SPIM_SCB_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define GLCD_SPIM_SCB_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define GLCD_SPIM_SCB_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define GLCD_SPIM_SCB_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define GLCD_SPIM_SCB_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define GLCD_SPIM_SCB_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define GLCD_SPIM_SCB_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define GLCD_SPIM_SCB_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define GLCD_SPIM_SCB_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define GLCD_SPIM_SCB_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define GLCD_SPIM_SCB_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define GLCD_SPIM_SCB_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define GLCD_SPIM_SCB_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define GLCD_SPIM_SCB_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define GLCD_SPIM_SCB_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define GLCD_SPIM_SCB_SCB__INTR_M CYREG_SCB1_INTR_M
#define GLCD_SPIM_SCB_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define GLCD_SPIM_SCB_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define GLCD_SPIM_SCB_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define GLCD_SPIM_SCB_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define GLCD_SPIM_SCB_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define GLCD_SPIM_SCB_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define GLCD_SPIM_SCB_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define GLCD_SPIM_SCB_SCB__INTR_S CYREG_SCB1_INTR_S
#define GLCD_SPIM_SCB_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define GLCD_SPIM_SCB_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define GLCD_SPIM_SCB_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define GLCD_SPIM_SCB_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define GLCD_SPIM_SCB_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define GLCD_SPIM_SCB_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define GLCD_SPIM_SCB_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define GLCD_SPIM_SCB_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define GLCD_SPIM_SCB_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define GLCD_SPIM_SCB_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define GLCD_SPIM_SCB_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define GLCD_SPIM_SCB_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define GLCD_SPIM_SCB_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define GLCD_SPIM_SCB_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define GLCD_SPIM_SCB_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define GLCD_SPIM_SCB_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define GLCD_SPIM_SCB_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define GLCD_SPIM_SCB_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define GLCD_SPIM_SCB_SCB__STATUS CYREG_SCB1_STATUS
#define GLCD_SPIM_SCB_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define GLCD_SPIM_SCB_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define GLCD_SPIM_SCB_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define GLCD_SPIM_SCB_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define GLCD_SPIM_SCB_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define GLCD_SPIM_SCB_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define GLCD_SPIM_SCB_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define GLCD_SPIM_SCB_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* Com_Block_BSPIS */
#define Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__MASK_REG CYREG_UDB_W8_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_REG CYREG_UDB_W8_ST_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG CYREG_UDB_W8_CTL_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__COUNT_REG CYREG_UDB_W8_CTL_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG CYREG_UDB_W8_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__3__MASK 0x08u
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__3__POS 3
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__4__MASK 0x10u
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__4__POS 4
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__5__MASK 0x20u
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__5__POS 5
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__6__MASK 0x40u
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__6__POS 6
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__MASK 0x78u
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__MASK_REG CYREG_UDB_W8_MSK_01
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define Com_Block_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG CYREG_UDB_W8_ST_01
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__0__MASK 0x01u
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__0__POS 0
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__1__MASK 0x02u
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__1__POS 1
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__2__MASK 0x04u
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__2__POS 2
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__6__MASK 0x40u
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__6__POS 6
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__MASK 0x47u
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__MASK_REG CYREG_UDB_W8_MSK_03
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Com_Block_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG CYREG_UDB_W8_ST_03
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_REG CYREG_UDB_W8_A0_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__A1_REG CYREG_UDB_W8_A1_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_REG CYREG_UDB_W8_D0_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__D1_REG CYREG_UDB_W8_D1_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_REG CYREG_UDB_W8_F0_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__F1_REG CYREG_UDB_W8_F1_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_A1_REG CYREG_UDB_CAT16_A_03
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_REG CYREG_UDB_W8_A0_03
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__A1_REG CYREG_UDB_W8_A1_03
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_D1_REG CYREG_UDB_CAT16_D_03
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_REG CYREG_UDB_W8_D0_03
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__D1_REG CYREG_UDB_W8_D1_03
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_F1_REG CYREG_UDB_CAT16_F_03
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_REG CYREG_UDB_W8_F0_03
#define Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__F1_REG CYREG_UDB_W8_F1_03

/* Blast_Green */
#define Blast_Green__0__DM__MASK 0x1C0u
#define Blast_Green__0__DM__SHIFT 6
#define Blast_Green__0__DR CYREG_PRT0_DR
#define Blast_Green__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Blast_Green__0__HSIOM_MASK 0x00000F00u
#define Blast_Green__0__HSIOM_SHIFT 8u
#define Blast_Green__0__INTCFG CYREG_PRT0_INTCFG
#define Blast_Green__0__INTSTAT CYREG_PRT0_INTSTAT
#define Blast_Green__0__MASK 0x04u
#define Blast_Green__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Blast_Green__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Blast_Green__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Blast_Green__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Blast_Green__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Blast_Green__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Blast_Green__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Blast_Green__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Blast_Green__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Blast_Green__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Blast_Green__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Blast_Green__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Blast_Green__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Blast_Green__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Blast_Green__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Blast_Green__0__PC CYREG_PRT0_PC
#define Blast_Green__0__PC2 CYREG_PRT0_PC2
#define Blast_Green__0__PORT 0u
#define Blast_Green__0__PS CYREG_PRT0_PS
#define Blast_Green__0__SHIFT 2
#define Blast_Green__DR CYREG_PRT0_DR
#define Blast_Green__INTCFG CYREG_PRT0_INTCFG
#define Blast_Green__INTSTAT CYREG_PRT0_INTSTAT
#define Blast_Green__MASK 0x04u
#define Blast_Green__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Blast_Green__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Blast_Green__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Blast_Green__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Blast_Green__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Blast_Green__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Blast_Green__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Blast_Green__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Blast_Green__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Blast_Green__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Blast_Green__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Blast_Green__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Blast_Green__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Blast_Green__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Blast_Green__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Blast_Green__PC CYREG_PRT0_PC
#define Blast_Green__PC2 CYREG_PRT0_PC2
#define Blast_Green__PORT 0u
#define Blast_Green__PS CYREG_PRT0_PS
#define Blast_Green__SHIFT 2

/* Blast_Blue */
#define Blast_Blue__0__DM__MASK 0xE00u
#define Blast_Blue__0__DM__SHIFT 9
#define Blast_Blue__0__DR CYREG_PRT0_DR
#define Blast_Blue__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Blast_Blue__0__HSIOM_MASK 0x0000F000u
#define Blast_Blue__0__HSIOM_SHIFT 12u
#define Blast_Blue__0__INTCFG CYREG_PRT0_INTCFG
#define Blast_Blue__0__INTSTAT CYREG_PRT0_INTSTAT
#define Blast_Blue__0__MASK 0x08u
#define Blast_Blue__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Blast_Blue__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Blast_Blue__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Blast_Blue__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Blast_Blue__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Blast_Blue__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Blast_Blue__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Blast_Blue__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Blast_Blue__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Blast_Blue__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Blast_Blue__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Blast_Blue__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Blast_Blue__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Blast_Blue__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Blast_Blue__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Blast_Blue__0__PC CYREG_PRT0_PC
#define Blast_Blue__0__PC2 CYREG_PRT0_PC2
#define Blast_Blue__0__PORT 0u
#define Blast_Blue__0__PS CYREG_PRT0_PS
#define Blast_Blue__0__SHIFT 3
#define Blast_Blue__DR CYREG_PRT0_DR
#define Blast_Blue__INTCFG CYREG_PRT0_INTCFG
#define Blast_Blue__INTSTAT CYREG_PRT0_INTSTAT
#define Blast_Blue__MASK 0x08u
#define Blast_Blue__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Blast_Blue__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Blast_Blue__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Blast_Blue__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Blast_Blue__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Blast_Blue__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Blast_Blue__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Blast_Blue__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Blast_Blue__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Blast_Blue__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Blast_Blue__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Blast_Blue__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Blast_Blue__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Blast_Blue__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Blast_Blue__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Blast_Blue__PC CYREG_PRT0_PC
#define Blast_Blue__PC2 CYREG_PRT0_PC2
#define Blast_Blue__PORT 0u
#define Blast_Blue__PS CYREG_PRT0_PS
#define Blast_Blue__SHIFT 3

/* GLCD_Reset */
#define GLCD_Reset__0__DM__MASK 0x1C0000u
#define GLCD_Reset__0__DM__SHIFT 18
#define GLCD_Reset__0__DR CYREG_PRT2_DR
#define GLCD_Reset__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define GLCD_Reset__0__HSIOM_MASK 0x0F000000u
#define GLCD_Reset__0__HSIOM_SHIFT 24u
#define GLCD_Reset__0__INTCFG CYREG_PRT2_INTCFG
#define GLCD_Reset__0__INTSTAT CYREG_PRT2_INTSTAT
#define GLCD_Reset__0__MASK 0x40u
#define GLCD_Reset__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GLCD_Reset__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GLCD_Reset__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GLCD_Reset__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GLCD_Reset__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GLCD_Reset__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GLCD_Reset__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GLCD_Reset__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GLCD_Reset__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GLCD_Reset__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GLCD_Reset__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GLCD_Reset__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GLCD_Reset__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GLCD_Reset__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GLCD_Reset__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GLCD_Reset__0__PC CYREG_PRT2_PC
#define GLCD_Reset__0__PC2 CYREG_PRT2_PC2
#define GLCD_Reset__0__PORT 2u
#define GLCD_Reset__0__PS CYREG_PRT2_PS
#define GLCD_Reset__0__SHIFT 6
#define GLCD_Reset__DR CYREG_PRT2_DR
#define GLCD_Reset__INTCFG CYREG_PRT2_INTCFG
#define GLCD_Reset__INTSTAT CYREG_PRT2_INTSTAT
#define GLCD_Reset__MASK 0x40u
#define GLCD_Reset__PA__CFG0 CYREG_UDB_PA2_CFG0
#define GLCD_Reset__PA__CFG1 CYREG_UDB_PA2_CFG1
#define GLCD_Reset__PA__CFG10 CYREG_UDB_PA2_CFG10
#define GLCD_Reset__PA__CFG11 CYREG_UDB_PA2_CFG11
#define GLCD_Reset__PA__CFG12 CYREG_UDB_PA2_CFG12
#define GLCD_Reset__PA__CFG13 CYREG_UDB_PA2_CFG13
#define GLCD_Reset__PA__CFG14 CYREG_UDB_PA2_CFG14
#define GLCD_Reset__PA__CFG2 CYREG_UDB_PA2_CFG2
#define GLCD_Reset__PA__CFG3 CYREG_UDB_PA2_CFG3
#define GLCD_Reset__PA__CFG4 CYREG_UDB_PA2_CFG4
#define GLCD_Reset__PA__CFG5 CYREG_UDB_PA2_CFG5
#define GLCD_Reset__PA__CFG6 CYREG_UDB_PA2_CFG6
#define GLCD_Reset__PA__CFG7 CYREG_UDB_PA2_CFG7
#define GLCD_Reset__PA__CFG8 CYREG_UDB_PA2_CFG8
#define GLCD_Reset__PA__CFG9 CYREG_UDB_PA2_CFG9
#define GLCD_Reset__PC CYREG_PRT2_PC
#define GLCD_Reset__PC2 CYREG_PRT2_PC2
#define GLCD_Reset__PORT 2u
#define GLCD_Reset__PS CYREG_PRT2_PS
#define GLCD_Reset__SHIFT 6

/* Move_Right */
#define Move_Right__0__DM__MASK 0x1C0u
#define Move_Right__0__DM__SHIFT 6
#define Move_Right__0__DR CYREG_PRT2_DR
#define Move_Right__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Move_Right__0__HSIOM_MASK 0x00000F00u
#define Move_Right__0__HSIOM_SHIFT 8u
#define Move_Right__0__INTCFG CYREG_PRT2_INTCFG
#define Move_Right__0__INTSTAT CYREG_PRT2_INTSTAT
#define Move_Right__0__MASK 0x04u
#define Move_Right__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Move_Right__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Move_Right__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Move_Right__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Move_Right__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Move_Right__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Move_Right__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Move_Right__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Move_Right__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Move_Right__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Move_Right__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Move_Right__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Move_Right__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Move_Right__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Move_Right__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Move_Right__0__PC CYREG_PRT2_PC
#define Move_Right__0__PC2 CYREG_PRT2_PC2
#define Move_Right__0__PORT 2u
#define Move_Right__0__PS CYREG_PRT2_PS
#define Move_Right__0__SHIFT 2
#define Move_Right__DR CYREG_PRT2_DR
#define Move_Right__INTCFG CYREG_PRT2_INTCFG
#define Move_Right__INTSTAT CYREG_PRT2_INTSTAT
#define Move_Right__MASK 0x04u
#define Move_Right__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Move_Right__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Move_Right__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Move_Right__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Move_Right__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Move_Right__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Move_Right__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Move_Right__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Move_Right__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Move_Right__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Move_Right__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Move_Right__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Move_Right__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Move_Right__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Move_Right__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Move_Right__PC CYREG_PRT2_PC
#define Move_Right__PC2 CYREG_PRT2_PC2
#define Move_Right__PORT 2u
#define Move_Right__PS CYREG_PRT2_PS
#define Move_Right__SHIFT 2

/* Blast_Red */
#define Blast_Red__0__DM__MASK 0x1C0000u
#define Blast_Red__0__DM__SHIFT 18
#define Blast_Red__0__DR CYREG_PRT1_DR
#define Blast_Red__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Blast_Red__0__HSIOM_MASK 0x0F000000u
#define Blast_Red__0__HSIOM_SHIFT 24u
#define Blast_Red__0__INTCFG CYREG_PRT1_INTCFG
#define Blast_Red__0__INTSTAT CYREG_PRT1_INTSTAT
#define Blast_Red__0__MASK 0x40u
#define Blast_Red__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Blast_Red__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Blast_Red__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Blast_Red__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Blast_Red__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Blast_Red__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Blast_Red__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Blast_Red__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Blast_Red__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Blast_Red__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Blast_Red__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Blast_Red__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Blast_Red__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Blast_Red__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Blast_Red__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Blast_Red__0__PC CYREG_PRT1_PC
#define Blast_Red__0__PC2 CYREG_PRT1_PC2
#define Blast_Red__0__PORT 1u
#define Blast_Red__0__PS CYREG_PRT1_PS
#define Blast_Red__0__SHIFT 6
#define Blast_Red__DR CYREG_PRT1_DR
#define Blast_Red__INTCFG CYREG_PRT1_INTCFG
#define Blast_Red__INTSTAT CYREG_PRT1_INTSTAT
#define Blast_Red__MASK 0x40u
#define Blast_Red__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Blast_Red__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Blast_Red__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Blast_Red__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Blast_Red__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Blast_Red__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Blast_Red__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Blast_Red__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Blast_Red__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Blast_Red__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Blast_Red__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Blast_Red__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Blast_Red__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Blast_Red__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Blast_Red__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Blast_Red__PC CYREG_PRT1_PC
#define Blast_Red__PC2 CYREG_PRT1_PC2
#define Blast_Red__PORT 1u
#define Blast_Red__PS CYREG_PRT1_PS
#define Blast_Red__SHIFT 6

/* Move_Down */
#define Move_Down__0__DM__MASK 0x7000u
#define Move_Down__0__DM__SHIFT 12
#define Move_Down__0__DR CYREG_PRT2_DR
#define Move_Down__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Move_Down__0__HSIOM_MASK 0x000F0000u
#define Move_Down__0__HSIOM_SHIFT 16u
#define Move_Down__0__INTCFG CYREG_PRT2_INTCFG
#define Move_Down__0__INTSTAT CYREG_PRT2_INTSTAT
#define Move_Down__0__MASK 0x10u
#define Move_Down__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Move_Down__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Move_Down__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Move_Down__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Move_Down__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Move_Down__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Move_Down__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Move_Down__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Move_Down__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Move_Down__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Move_Down__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Move_Down__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Move_Down__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Move_Down__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Move_Down__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Move_Down__0__PC CYREG_PRT2_PC
#define Move_Down__0__PC2 CYREG_PRT2_PC2
#define Move_Down__0__PORT 2u
#define Move_Down__0__PS CYREG_PRT2_PS
#define Move_Down__0__SHIFT 4
#define Move_Down__DR CYREG_PRT2_DR
#define Move_Down__INTCFG CYREG_PRT2_INTCFG
#define Move_Down__INTSTAT CYREG_PRT2_INTSTAT
#define Move_Down__MASK 0x10u
#define Move_Down__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Move_Down__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Move_Down__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Move_Down__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Move_Down__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Move_Down__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Move_Down__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Move_Down__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Move_Down__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Move_Down__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Move_Down__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Move_Down__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Move_Down__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Move_Down__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Move_Down__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Move_Down__PC CYREG_PRT2_PC
#define Move_Down__PC2 CYREG_PRT2_PC2
#define Move_Down__PORT 2u
#define Move_Down__PS CYREG_PRT2_PS
#define Move_Down__SHIFT 4

/* Move_Left */
#define Move_Left__0__DM__MASK 0x07u
#define Move_Left__0__DM__SHIFT 0
#define Move_Left__0__DR CYREG_PRT2_DR
#define Move_Left__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Move_Left__0__HSIOM_MASK 0x0000000Fu
#define Move_Left__0__HSIOM_SHIFT 0u
#define Move_Left__0__INTCFG CYREG_PRT2_INTCFG
#define Move_Left__0__INTSTAT CYREG_PRT2_INTSTAT
#define Move_Left__0__MASK 0x01u
#define Move_Left__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Move_Left__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Move_Left__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Move_Left__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Move_Left__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Move_Left__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Move_Left__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Move_Left__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Move_Left__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Move_Left__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Move_Left__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Move_Left__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Move_Left__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Move_Left__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Move_Left__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Move_Left__0__PC CYREG_PRT2_PC
#define Move_Left__0__PC2 CYREG_PRT2_PC2
#define Move_Left__0__PORT 2u
#define Move_Left__0__PS CYREG_PRT2_PS
#define Move_Left__0__SHIFT 0
#define Move_Left__DR CYREG_PRT2_DR
#define Move_Left__INTCFG CYREG_PRT2_INTCFG
#define Move_Left__INTSTAT CYREG_PRT2_INTSTAT
#define Move_Left__MASK 0x01u
#define Move_Left__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Move_Left__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Move_Left__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Move_Left__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Move_Left__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Move_Left__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Move_Left__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Move_Left__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Move_Left__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Move_Left__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Move_Left__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Move_Left__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Move_Left__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Move_Left__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Move_Left__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Move_Left__PC CYREG_PRT2_PC
#define Move_Left__PC2 CYREG_PRT2_PC2
#define Move_Left__PORT 2u
#define Move_Left__PS CYREG_PRT2_PS
#define Move_Left__SHIFT 0

/* Move_Up */
#define Move_Up__0__DM__MASK 0x38u
#define Move_Up__0__DM__SHIFT 3
#define Move_Up__0__DR CYREG_PRT2_DR
#define Move_Up__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Move_Up__0__HSIOM_MASK 0x000000F0u
#define Move_Up__0__HSIOM_SHIFT 4u
#define Move_Up__0__INTCFG CYREG_PRT2_INTCFG
#define Move_Up__0__INTSTAT CYREG_PRT2_INTSTAT
#define Move_Up__0__MASK 0x02u
#define Move_Up__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Move_Up__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Move_Up__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Move_Up__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Move_Up__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Move_Up__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Move_Up__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Move_Up__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Move_Up__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Move_Up__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Move_Up__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Move_Up__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Move_Up__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Move_Up__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Move_Up__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Move_Up__0__PC CYREG_PRT2_PC
#define Move_Up__0__PC2 CYREG_PRT2_PC2
#define Move_Up__0__PORT 2u
#define Move_Up__0__PS CYREG_PRT2_PS
#define Move_Up__0__SHIFT 1
#define Move_Up__DR CYREG_PRT2_DR
#define Move_Up__INTCFG CYREG_PRT2_INTCFG
#define Move_Up__INTSTAT CYREG_PRT2_INTSTAT
#define Move_Up__MASK 0x02u
#define Move_Up__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Move_Up__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Move_Up__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Move_Up__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Move_Up__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Move_Up__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Move_Up__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Move_Up__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Move_Up__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Move_Up__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Move_Up__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Move_Up__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Move_Up__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Move_Up__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Move_Up__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Move_Up__PC CYREG_PRT2_PC
#define Move_Up__PC2 CYREG_PRT2_PC2
#define Move_Up__PORT 2u
#define Move_Up__PS CYREG_PRT2_PS
#define Move_Up__SHIFT 1

/* Blast */
#define Blast__0__DM__MASK 0xE00u
#define Blast__0__DM__SHIFT 9
#define Blast__0__DR CYREG_PRT2_DR
#define Blast__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Blast__0__HSIOM_MASK 0x0000F000u
#define Blast__0__HSIOM_SHIFT 12u
#define Blast__0__INTCFG CYREG_PRT2_INTCFG
#define Blast__0__INTSTAT CYREG_PRT2_INTSTAT
#define Blast__0__MASK 0x08u
#define Blast__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Blast__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Blast__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Blast__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Blast__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Blast__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Blast__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Blast__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Blast__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Blast__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Blast__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Blast__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Blast__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Blast__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Blast__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Blast__0__PC CYREG_PRT2_PC
#define Blast__0__PC2 CYREG_PRT2_PC2
#define Blast__0__PORT 2u
#define Blast__0__PS CYREG_PRT2_PS
#define Blast__0__SHIFT 3
#define Blast__DR CYREG_PRT2_DR
#define Blast__INTCFG CYREG_PRT2_INTCFG
#define Blast__INTSTAT CYREG_PRT2_INTSTAT
#define Blast__MASK 0x08u
#define Blast__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Blast__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Blast__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Blast__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Blast__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Blast__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Blast__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Blast__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Blast__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Blast__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Blast__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Blast__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Blast__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Blast__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Blast__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Blast__PC CYREG_PRT2_PC
#define Blast__PC2 CYREG_PRT2_PC2
#define Blast__PORT 2u
#define Blast__PS CYREG_PRT2_PS
#define Blast__SHIFT 3

/* MISO */
#define MISO__0__DM__MASK 0x07u
#define MISO__0__DM__SHIFT 0
#define MISO__0__DR CYREG_PRT1_DR
#define MISO__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MISO__0__HSIOM_MASK 0x0000000Fu
#define MISO__0__HSIOM_SHIFT 0u
#define MISO__0__INTCFG CYREG_PRT1_INTCFG
#define MISO__0__INTSTAT CYREG_PRT1_INTSTAT
#define MISO__0__MASK 0x01u
#define MISO__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define MISO__0__OUT_SEL_SHIFT 0u
#define MISO__0__OUT_SEL_VAL 0u
#define MISO__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MISO__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MISO__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MISO__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MISO__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MISO__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MISO__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MISO__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MISO__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MISO__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MISO__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MISO__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MISO__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MISO__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MISO__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MISO__0__PC CYREG_PRT1_PC
#define MISO__0__PC2 CYREG_PRT1_PC2
#define MISO__0__PORT 1u
#define MISO__0__PS CYREG_PRT1_PS
#define MISO__0__SHIFT 0
#define MISO__DR CYREG_PRT1_DR
#define MISO__INTCFG CYREG_PRT1_INTCFG
#define MISO__INTSTAT CYREG_PRT1_INTSTAT
#define MISO__MASK 0x01u
#define MISO__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MISO__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MISO__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MISO__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MISO__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MISO__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MISO__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MISO__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MISO__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MISO__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MISO__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MISO__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MISO__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MISO__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MISO__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MISO__PC CYREG_PRT1_PC
#define MISO__PC2 CYREG_PRT1_PC2
#define MISO__PORT 1u
#define MISO__PS CYREG_PRT1_PS
#define MISO__SHIFT 0

/* MOSI */
#define MOSI__0__DM__MASK 0x38u
#define MOSI__0__DM__SHIFT 3
#define MOSI__0__DR CYREG_PRT0_DR
#define MOSI__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define MOSI__0__HSIOM_MASK 0x000000F0u
#define MOSI__0__HSIOM_SHIFT 4u
#define MOSI__0__INTCFG CYREG_PRT0_INTCFG
#define MOSI__0__INTSTAT CYREG_PRT0_INTSTAT
#define MOSI__0__MASK 0x02u
#define MOSI__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MOSI__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MOSI__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MOSI__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MOSI__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MOSI__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MOSI__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MOSI__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MOSI__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MOSI__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MOSI__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MOSI__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MOSI__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MOSI__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MOSI__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MOSI__0__PC CYREG_PRT0_PC
#define MOSI__0__PC2 CYREG_PRT0_PC2
#define MOSI__0__PORT 0u
#define MOSI__0__PS CYREG_PRT0_PS
#define MOSI__0__SHIFT 1
#define MOSI__DR CYREG_PRT0_DR
#define MOSI__INTCFG CYREG_PRT0_INTCFG
#define MOSI__INTSTAT CYREG_PRT0_INTSTAT
#define MOSI__MASK 0x02u
#define MOSI__PA__CFG0 CYREG_UDB_PA0_CFG0
#define MOSI__PA__CFG1 CYREG_UDB_PA0_CFG1
#define MOSI__PA__CFG10 CYREG_UDB_PA0_CFG10
#define MOSI__PA__CFG11 CYREG_UDB_PA0_CFG11
#define MOSI__PA__CFG12 CYREG_UDB_PA0_CFG12
#define MOSI__PA__CFG13 CYREG_UDB_PA0_CFG13
#define MOSI__PA__CFG14 CYREG_UDB_PA0_CFG14
#define MOSI__PA__CFG2 CYREG_UDB_PA0_CFG2
#define MOSI__PA__CFG3 CYREG_UDB_PA0_CFG3
#define MOSI__PA__CFG4 CYREG_UDB_PA0_CFG4
#define MOSI__PA__CFG5 CYREG_UDB_PA0_CFG5
#define MOSI__PA__CFG6 CYREG_UDB_PA0_CFG6
#define MOSI__PA__CFG7 CYREG_UDB_PA0_CFG7
#define MOSI__PA__CFG8 CYREG_UDB_PA0_CFG8
#define MOSI__PA__CFG9 CYREG_UDB_PA0_CFG9
#define MOSI__PC CYREG_PRT0_PC
#define MOSI__PC2 CYREG_PRT0_PC2
#define MOSI__PORT 0u
#define MOSI__PS CYREG_PRT0_PS
#define MOSI__SHIFT 1

/* SCLK */
#define SCLK__0__DM__MASK 0x38u
#define SCLK__0__DM__SHIFT 3
#define SCLK__0__DR CYREG_PRT1_DR
#define SCLK__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SCLK__0__HSIOM_MASK 0x000000F0u
#define SCLK__0__HSIOM_SHIFT 4u
#define SCLK__0__INTCFG CYREG_PRT1_INTCFG
#define SCLK__0__INTSTAT CYREG_PRT1_INTSTAT
#define SCLK__0__MASK 0x02u
#define SCLK__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SCLK__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SCLK__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SCLK__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SCLK__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SCLK__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SCLK__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SCLK__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SCLK__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SCLK__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SCLK__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SCLK__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SCLK__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SCLK__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SCLK__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SCLK__0__PC CYREG_PRT1_PC
#define SCLK__0__PC2 CYREG_PRT1_PC2
#define SCLK__0__PORT 1u
#define SCLK__0__PS CYREG_PRT1_PS
#define SCLK__0__SHIFT 1
#define SCLK__DR CYREG_PRT1_DR
#define SCLK__INTCFG CYREG_PRT1_INTCFG
#define SCLK__INTSTAT CYREG_PRT1_INTSTAT
#define SCLK__MASK 0x02u
#define SCLK__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SCLK__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SCLK__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SCLK__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SCLK__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SCLK__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SCLK__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SCLK__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SCLK__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SCLK__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SCLK__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SCLK__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SCLK__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SCLK__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SCLK__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SCLK__PC CYREG_PRT1_PC
#define SCLK__PC2 CYREG_PRT1_PC2
#define SCLK__PORT 1u
#define SCLK__PS CYREG_PRT1_PS
#define SCLK__SHIFT 1

/* SS */
#define SS__0__DM__MASK 0x1C0u
#define SS__0__DM__SHIFT 6
#define SS__0__DR CYREG_PRT1_DR
#define SS__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SS__0__HSIOM_MASK 0x00000F00u
#define SS__0__HSIOM_SHIFT 8u
#define SS__0__INTCFG CYREG_PRT1_INTCFG
#define SS__0__INTSTAT CYREG_PRT1_INTSTAT
#define SS__0__MASK 0x04u
#define SS__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SS__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SS__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SS__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SS__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SS__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SS__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SS__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SS__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SS__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SS__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SS__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SS__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SS__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SS__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SS__0__PC CYREG_PRT1_PC
#define SS__0__PC2 CYREG_PRT1_PC2
#define SS__0__PORT 1u
#define SS__0__PS CYREG_PRT1_PS
#define SS__0__SHIFT 2
#define SS__DR CYREG_PRT1_DR
#define SS__INTCFG CYREG_PRT1_INTCFG
#define SS__INTSTAT CYREG_PRT1_INTSTAT
#define SS__MASK 0x04u
#define SS__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SS__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SS__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SS__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SS__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SS__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SS__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SS__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SS__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SS__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SS__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SS__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SS__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SS__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SS__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SS__PC CYREG_PRT1_PC
#define SS__PC2 CYREG_PRT1_PC2
#define SS__PORT 1u
#define SS__PS CYREG_PRT1_PS
#define SS__SHIFT 2

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC4A
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC4A_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
