/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_iohs_4.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_iohs_4_H_
#define __p10_scom_iohs_4_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace iohs
{
#endif


//>> [AXON_CLOCK_STAT_NSL]
static const uint64_t AXON_CLOCK_STAT_NSL = 0x18030009ull;

static const uint32_t AXON_CLOCK_STAT_NSL_PERV_NSL = 4;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT1_NSL = 5;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT2_NSL = 6;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT3_NSL = 7;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT4_NSL = 8;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT5_NSL = 9;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT6_NSL = 10;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT7_NSL = 11;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT8_NSL = 12;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT9_NSL = 13;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT10_NSL = 14;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT11_NSL = 15;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT12_NSL = 16;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT13_NSL = 17;
static const uint32_t AXON_CLOCK_STAT_NSL_UNIT14_NSL = 18;
//<< [AXON_CLOCK_STAT_NSL]
// iohs/reg00016.H

//>> [AXON_CPLT_CTRL3]
static const uint64_t AXON_CPLT_CTRL3_RW = 0x18000003ull;
static const uint64_t AXON_CPLT_CTRL3_WO_CLEAR = 0x18000023ull;
static const uint64_t AXON_CPLT_CTRL3_WO_OR = 0x18000013ull;

static const uint32_t AXON_CPLT_CTRL3_0_PSCOM_EN = 4;
static const uint32_t AXON_CPLT_CTRL3_1_PSCOM_EN = 5;
static const uint32_t AXON_CPLT_CTRL3_2_PSCOM_EN = 6;
static const uint32_t AXON_CPLT_CTRL3_3_PSCOM_EN = 7;
static const uint32_t AXON_CPLT_CTRL3_4_PSCOM_EN = 8;
static const uint32_t AXON_CPLT_CTRL3_5_PSCOM_EN = 9;
static const uint32_t AXON_CPLT_CTRL3_6_PSCOM_EN = 10;
static const uint32_t AXON_CPLT_CTRL3_7_PSCOM_EN = 11;
static const uint32_t AXON_CPLT_CTRL3_8_PSCOM_EN = 12;
static const uint32_t AXON_CPLT_CTRL3_9_PSCOM_EN = 13;
static const uint32_t AXON_CPLT_CTRL3_10_PSCOM_EN = 14;
static const uint32_t AXON_CPLT_CTRL3_11_PSCOM_EN = 15;
static const uint32_t AXON_CPLT_CTRL3_12_PSCOM_EN = 16;
static const uint32_t AXON_CPLT_CTRL3_13_PSCOM_EN = 17;
static const uint32_t AXON_CPLT_CTRL3_14_PSCOM_EN = 18;
//<< [AXON_CPLT_CTRL3]
// iohs/reg00016.H

//>> [AXON_EPS_THERM_WSUB_SKITTER_DATA0]
static const uint64_t AXON_EPS_THERM_WSUB_SKITTER_DATA0 = 0x18050019ull;
//<< [AXON_EPS_THERM_WSUB_SKITTER_DATA0]
// iohs/reg00016.H

//>> [DLP_PERF_COUNTERS_1]
static const uint64_t DLP_PERF_COUNTERS_1 = 0x1801101full;

static const uint32_t DLP_PERF_COUNTERS_1_4 = 0;
static const uint32_t DLP_PERF_COUNTERS_1_4_LEN = 16;
static const uint32_t DLP_PERF_COUNTERS_1_5 = 16;
static const uint32_t DLP_PERF_COUNTERS_1_5_LEN = 16;
static const uint32_t DLP_PERF_COUNTERS_1_6 = 32;
static const uint32_t DLP_PERF_COUNTERS_1_6_LEN = 16;
static const uint32_t DLP_PERF_COUNTERS_1_7 = 48;
static const uint32_t DLP_PERF_COUNTERS_1_7_LEN = 16;
//<< [DLP_PERF_COUNTERS_1]
// iohs/reg00016.H

//>> [IOO_RX0_RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL = 0x8003c80010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
//<< [IOO_RX0_RXCTL_DATASM_0_PLREGS_RX_CNTL2_PL]
// iohs/reg00016.H

//>> [IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_CNTL1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_CNTL1_PL = 0x8003c00e10012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
//<< [IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_CNTL1_PL]
// iohs/reg00016.H

//>> [IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_STAT1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_STAT1_PL = 0x8003e00e10012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
//<< [IOO_RX0_RXCTL_DATASM_14_PLREGS_RX_STAT1_PL]
// iohs/reg00016.H

//>> [IOO_RX0_RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL = 0x8003c81310012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL =
    52;
//<< [IOO_RX0_RXCTL_DATASM_19_PLREGS_RX_CNTL2_PL]
// iohs/reg00016.H

//>> [IOO_RX0_RXCTL_DATASM_2_PLREGS_RX_MODE1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_2_PLREGS_RX_MODE1_PL = 0x8003d00210012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_2_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_2_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_2_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_2_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_2_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
//<< [IOO_RX0_RXCTL_DATASM_2_PLREGS_RX_MODE1_PL]
// iohs/reg00016.H

//>> [IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_CNTL1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_CNTL1_PL = 0x8003c01610012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
//<< [IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_CNTL1_PL]
// iohs/reg00016.H

//>> [IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_STAT1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_STAT1_PL = 0x8003e01610012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
//<< [IOO_RX0_RXCTL_DATASM_22_PLREGS_RX_STAT1_PL]
// iohs/reg00016.H

//>> [IOO_RX0_RXCTL_DATASM_4_PLREGS_RX_CNTL3_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_4_PLREGS_RX_CNTL3_PL = 0x8003d80410012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_4_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_4_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
//<< [IOO_RX0_RXCTL_DATASM_4_PLREGS_RX_CNTL3_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_RX_BIT_REGS_MODE9_PL]
static const uint64_t IOO_RX0_0_RD_RX_BIT_REGS_MODE9_PL = 0x8003e80010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX = 48;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX_LEN = 4;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE = 52;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE_LEN = 4;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE9_PL_MARGIN = 57;
//<< [IOO_RX0_0_RD_RX_BIT_REGS_MODE9_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX27_PL = 0x8000d80010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX37_PL = 0x8001280010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX47_PL = 0x8001780010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX57_PL = 0x8001c80010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX80_PL = 0x8002800010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX90_PL = 0x8002d00010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL = 0x8000380010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL_EN_DC = 48;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL_PR_POS = 49;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL_PR_POS_LEN = 5;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL_PR_GRAY_ENCODE_DIS = 54;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL = 55;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL_LEN = 3;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC = 58;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC_LEN = 3;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC = 61;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC_LEN = 2;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_CNTL7_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL = 0x8003700110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_IORESET = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_IODOM_IORESET = 49;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_A = 50;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_B = 51;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_A = 52;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_B = 53;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_BERPL_PRBS_SEED_MODE = 54;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_EN = 55;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK = 57;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK_LEN = 4;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR = 61;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR_LEN = 3;
//<< [IOO_RX0_0_RD_1_RX_BIT_REGS_CNTL3_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_1_RX_BIT_REGS_MODE5_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE5_PL = 0x8003400110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE_LEN = 4;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE_LEN = 7;
//<< [IOO_RX0_0_RD_1_RX_BIT_REGS_MODE5_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_1_RX_BIT_REGS_STAT3_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_BIT_REGS_STAT3_PL = 0x8003a00110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL_LEN = 15;
//<< [IOO_RX0_0_RD_1_RX_BIT_REGS_STAT3_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX60_PL = 0x8001e00110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX70_PL = 0x8002300110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL2_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL2_PL = 0x8000100110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL2_PL_NS_DATA = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL2_PL_NS_DATA_LEN = 4;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL2_PL_EW_DATA = 52;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL2_PL_EW_DATA_LEN = 4;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL2_PL_NS_EDGE = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL2_PL_NS_EDGE_LEN = 4;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL2_PL_EW_EDGE = 60;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL2_PL_EW_EDGE_LEN = 4;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL2_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTLX9_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTLX9_PL = 0x8000480110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTLX9_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL4_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL4_PL = 0x8003780210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A = 49;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A_LEN = 7;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B = 57;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B_LEN = 7;
//<< [IOO_RX0_0_RD_2_RX_BIT_REGS_CNTL4_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL = 0x8003800210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL = 52;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL = 53;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 54;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 55;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 57;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL = 58;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL = 61;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL = 62;
//<< [IOO_RX0_0_RD_2_RX_BIT_REGS_CNTLX5_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_2_RX_BIT_REGS_MODE2_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE2_PL = 0x8003280210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_EN = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_DIR = 49;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE2_PL_COARSE_MODE_EN = 50;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE2_PL_COARSE_UNLOCK_EN = 51;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE2_PL_LOCK_INVALID_EN = 52;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE2_PL_LOCK_RATIO = 53;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE2_PL_LOCK_RATIO_LEN = 10;
//<< [IOO_RX0_0_RD_2_RX_BIT_REGS_MODE2_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_2_RX_BIT_REGS_STAT4_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_BIT_REGS_STAT4_PL = 0x8003a80210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL_LEN = 12;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_RO_SIGNAL = 60;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_B_RO_SIGNAL = 61;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_STAT4_PL_ERR_TRAPPED_RO_SIGNAL = 62;
//<< [IOO_RX0_0_RD_2_RX_BIT_REGS_STAT4_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8003180210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ_LEN = 3;
//<< [IOO_RX0_0_RD_2_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX22_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX22_PL = 0x8000b00210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX22_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX32_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX32_PL = 0x8001000210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX32_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX42_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX42_PL = 0x8001500210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX42_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX52_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX52_PL = 0x8001a00210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX52_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX85_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX85_PL = 0x8002a80210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX85_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX19_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX19_PL = 0x8000980310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX19_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX29_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX29_PL = 0x8000e80310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX29_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX39_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX39_PL = 0x8001380310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX39_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX49_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX49_PL = 0x8001880310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX49_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX25_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX25_PL = 0x8000c80310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX25_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX65_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX65_PL = 0x8002080310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX65_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX75_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX75_PL = 0x8002580310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX75_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL18_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL18_PL = 0x8000900310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL18_PL_DATA = 48;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL18_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL18_PL_EDGE = 54;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL18_PL_EDGE_LEN = 5;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL18_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL = 0x8000400310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT = 48;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT_LEN = 2;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL = 50;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL_LEN = 2;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL_OFF_DISABLE_DM_B = 52;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC = 53;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC_LEN = 3;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC_LEN = 2;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL8_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL = 0x8000000310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_0 = 48;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_1 = 49;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_2 = 50;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_3 = 51;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_4 = 52;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_5 = 53;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_6 = 54;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_7 = 55;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_4_RX_BIT_REGS_FIR_MASK_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_BIT_REGS_FIR_MASK_PL = 0x8003100410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK = 48;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK_LEN = 3;
//<< [IOO_RX0_0_RD_4_RX_BIT_REGS_FIR_MASK_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX36_PL = 0x8001200410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX46_PL = 0x8001700410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
// iohs/reg00016.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX56_PL = 0x8001c00410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
// iohs/reg00017.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX81_PL = 0x8002880410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
// iohs/reg00017.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL17_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL17_PL = 0x8000880410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL17_PL_DATA = 48;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL17_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL17_PL_EDGE = 54;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL17_PL_EDGE_LEN = 5;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL17_PL]
// iohs/reg00017.H

//>> [IOO_RX0_0_RD_5_RX_BIT_REGS_CNTL6_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTL6_PL = 0x8003880510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL = 48;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL_LEN = 2;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_A = 50;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_B = 51;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTL6_PL_R_PSAVE_VAL_ENA_A = 52;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_CNTL6_PL_R_PSAVE_VAL_ENA_B = 53;
//<< [IOO_RX0_0_RD_5_RX_BIT_REGS_CNTL6_PL]
// iohs/reg00017.H

//>> [IOO_RX0_0_RD_5_RX_BIT_REGS_STAT6_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT6_PL = 0x8003b80510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_5_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_0_RD_5_RX_BIT_REGS_STAT6_PL]
// iohs/reg00017.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX61_PL = 0x8001e80510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
// iohs/reg00017.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX71_PL = 0x8002380510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
// iohs/reg00017.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL11_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL11_PL = 0x8000580510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL11_PL_TERM_PD = 48;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST = 49;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST_LEN = 5;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL11_PL_OFF_CM = 54;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL11_PL_OFF_CM_LEN = 4;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL11_PL_OFF_DM = 58;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL11_PL_OFF_DM_LEN = 6;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL11_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL4_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL4_PL = 0x8003780610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_A_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A = 49;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_A_LEN = 7;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_B_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B = 57;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL4_PL_RX_PR_PHASE_FORCE_VAL_B_LEN = 7;
//<< [IOO_RX0_1_RD_0_RX_BIT_REGS_CNTL4_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_0_RX_BIT_REGS_MODE2_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE2_PL = 0x8003280610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_EN = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE2_PL_INVALID_LOCK_FILTER_DIR = 49;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE2_PL_COARSE_MODE_EN = 50;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE2_PL_COARSE_UNLOCK_EN = 51;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE2_PL_LOCK_INVALID_EN = 52;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE2_PL_LOCK_RATIO = 53;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE2_PL_LOCK_RATIO_LEN = 10;
//<< [IOO_RX0_1_RD_0_RX_BIT_REGS_MODE2_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_0_RX_BIT_REGS_STAT4_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_BIT_REGS_STAT4_PL = 0x8003a80610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_STAT4_PL_BERPL_COUNT_RO_SIGNAL_LEN = 12;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_RO_SIGNAL = 60;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_STAT4_PL_BERPL_PRBS_SEED_DONE_B_RO_SIGNAL = 61;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_STAT4_PL_ERR_TRAPPED_RO_SIGNAL = 62;
//<< [IOO_RX0_1_RD_0_RX_BIT_REGS_STAT4_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX67_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX67_PL = 0x8002180610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX67_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX77_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX77_PL = 0x8002680610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX77_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL = 0x8000380610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL_EN_DC = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL_PR_POS = 49;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL_PR_POS_LEN = 5;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL_PR_GRAY_ENCODE_DIS = 54;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL = 55;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL_LEN = 3;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC = 58;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC_LEN = 3;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC = 61;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC_LEN = 2;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL7_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_CNTLX9_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTLX9_PL = 0x8000480610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_CNTLX9_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_RX_BIT_REGS_SPARE_MODE_PL]
static const uint64_t IOO_RX0_1_RD_RX_BIT_REGS_SPARE_MODE_PL = 0x8003000710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_SPARE_MODE_PL_0 = 48;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_SPARE_MODE_PL_1 = 49;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_SPARE_MODE_PL_2 = 50;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_SPARE_MODE_PL_3 = 51;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_SPARE_MODE_PL_4 = 52;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_SPARE_MODE_PL_5 = 53;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_SPARE_MODE_PL_6 = 54;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_SPARE_MODE_PL_7 = 55;
//<< [IOO_RX0_1_RD_RX_BIT_REGS_SPARE_MODE_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL = 0x8000a00710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX20_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL = 0x8000f00710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX30_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL = 0x8001400710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX40_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL = 0x8001900710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_A_CNTLX50_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL = 0x8002b80710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX87_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_CNTL2_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL2_PL = 0x8000100710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL2_PL_NS_DATA = 48;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL2_PL_NS_DATA_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL2_PL_EW_DATA = 52;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL2_PL_EW_DATA_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL2_PL_NS_EDGE = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL2_PL_NS_EDGE_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL2_PL_EW_EDGE = 60;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL2_PL_EW_EDGE_LEN = 4;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_CNTL2_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_2_RX_BIT_REGS_MODE9_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE9_PL = 0x8003e80810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX = 48;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX_LEN = 4;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE = 52;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE_LEN = 4;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE9_PL_MARGIN = 57;
//<< [IOO_RX0_1_RD_2_RX_BIT_REGS_MODE9_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX62_PL = 0x8001f00810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX72_PL = 0x8002400810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX89_PL = 0x8002c80810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL18_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL18_PL = 0x8000900810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL18_PL_DATA = 48;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL18_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL18_PL_EDGE = 54;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL18_PL_EDGE_LEN = 5;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL18_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL = 0x8003701110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_IORESET = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_IODOM_IORESET = 49;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_A = 50;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_B = 51;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_A = 52;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_B = 53;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_BERPL_PRBS_SEED_MODE = 54;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_EN = 55;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK = 57;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK_LEN = 4;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR = 61;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR_LEN = 3;
//<< [IOO_RX0_1_RD_3_RX_BIT_REGS_CNTL3_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_BIT_REGS_MODE5_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE5_PL = 0x8003401110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE_LEN = 4;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE_LEN = 7;
//<< [IOO_RX0_1_RD_3_RX_BIT_REGS_MODE5_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_BIT_REGS_STAT3_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_BIT_REGS_STAT3_PL = 0x8003a01110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL_LEN = 15;
//<< [IOO_RX0_1_RD_3_RX_BIT_REGS_STAT3_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_BIT_REGS_FIR_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_BIT_REGS_FIR_PL = 0x8003081110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL_LEN = 3;
//<< [IOO_RX0_1_RD_3_RX_BIT_REGS_FIR_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL = 0x8001181110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL = 0x8001681110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL = 0x8001b81110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL = 0x8001d81110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL = 0x8002281110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL = 0x8002781110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL = 0x8002901110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL = 0x8000401110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT_LEN = 2;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL = 50;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL_LEN = 2;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL_OFF_DISABLE_DM_B = 52;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC = 53;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC_LEN = 3;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC_LEN = 2;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL8_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_4_RX_BIT_REGS_MODE7_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_BIT_REGS_MODE7_PL = 0x8003501010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL = 48;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL_LEN = 2;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO = 50;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO_LEN = 10;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_MODE7_PL_SAVE_EN_DL_CLK_CONTROL = 61;
//<< [IOO_RX0_1_RD_4_RX_BIT_REGS_MODE7_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL = 0x8003901010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_A_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_B_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL = 53;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PR_LOCKED_A_RO_SIGNAL = 54;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PR_LOCKED_B_RO_SIGNAL = 55;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_A_STICKY_RO_SIGNAL = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_B_STICKY_RO_SIGNAL = 57;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL = 58;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL = 59;
static const uint32_t IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL_SIGNAL_DETECT_OUT_RO = 60;
//<< [IOO_RX0_1_RD_4_RX_BIT_REGS_STAT1_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX26_PL = 0x8000d01010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX66_PL = 0x8002101010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX76_PL = 0x8002601010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL11_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL11_PL = 0x8000581010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL11_PL_TERM_PD = 48;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST = 49;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST_LEN = 5;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL11_PL_OFF_CM = 54;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL11_PL_OFF_CM_LEN = 4;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL11_PL_OFF_DM = 58;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL11_PL_OFF_DM_LEN = 6;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL11_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX21_PL = 0x8000a80f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX31_PL = 0x8000f80f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX41_PL = 0x8001480f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX51_PL = 0x8001980f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX86_PL = 0x8002b00f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
// iohs/reg00017.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL17_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL17_PL = 0x8000880f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL17_PL_DATA = 48;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL17_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL17_PL_EDGE = 54;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL17_PL_EDGE_LEN = 5;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL17_PL]
// iohs/reg00018.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL = 0x8000000f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_0 = 48;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_1 = 49;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_2 = 50;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_3 = 51;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_4 = 52;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_5 = 53;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_6 = 54;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_7 = 55;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL = 0x8003600e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_PIPE_FORMAT = 48;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_PIPE_DATA_SRC = 49;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL = 50;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL_LEN = 3;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A = 53;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A_LEN = 2;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B = 55;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B_LEN = 2;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_CAL_LANE_SEL = 57;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_BANK_SEL_A = 59;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_RLM_CLK_SEL_A = 60;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_DL_CLK_SEL_A = 61;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL_DL_CLK_EN = 62;
//<< [IOO_RX0_2_RD_0_RX_BIT_REGS_CNTLX1_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX60_PL = 0x8001e00e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX70_PL = 0x8002300e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL15_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL15_PL = 0x8000780e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL15_PL_A_FENCE_EN = 48;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL15_PL_B_FENCE_EN = 49;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL15_PL_MINI_PR_GRAY_ENCODE_DIS = 50;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL15_PL_TINY_PR_GRAY_ENCODE_DIS = 51;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL15_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_1_RX_BIT_REGS_CNTL6_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_BIT_REGS_CNTL6_PL = 0x8003880d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL = 48;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_CNTL6_PL_SAVE_FW_VAL_SEL_LEN = 2;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_A = 50;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_CNTL6_PL_R_PSAVE_PH_FORCE_B = 51;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_CNTL6_PL_R_PSAVE_VAL_ENA_A = 52;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_CNTL6_PL_R_PSAVE_VAL_ENA_B = 53;
//<< [IOO_RX0_2_RD_1_RX_BIT_REGS_CNTL6_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_1_RX_BIT_REGS_STAT6_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT6_PL = 0x8003b80d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_STAT6_PL_RX_ERROR_VEC_16_31_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_2_RD_1_RX_BIT_REGS_STAT6_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX27_PL = 0x8000d80d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX37_PL = 0x8001280d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX47_PL = 0x8001780d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX57_PL = 0x8001c80d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX80_PL = 0x8002800d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX90_PL = 0x8002d00d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL13_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL13_PL = 0x8000680d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL13_PL_GAIN = 48;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL13_PL_GAIN_LEN = 4;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL13_PL_PEAK1 = 52;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL13_PL_PEAK1_LEN = 4;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL13_PL_PEAK2 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL13_PL_PEAK2_LEN = 4;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL13_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_RX_BIT_REGS_MODE7_PL]
static const uint64_t IOO_RX0_2_RD_RX_BIT_REGS_MODE7_PL = 0x8003500c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL = 48;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_MODE7_PL_SAVE_CDRLOCK_MODE_SEL_LEN = 2;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO = 50;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_MODE7_PL_R_UNLOCK_RATIO_LEN = 10;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_MODE7_PL_SAVE_EN_DL_CLK_CONTROL = 61;
//<< [IOO_RX0_2_RD_RX_BIT_REGS_MODE7_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL]
static const uint64_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL = 0x8003900c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_A_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PR_BUMP_IN_PROGRESS_B_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_A_STICKY_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PR_IN_COARSE_MODE_B_STICKY_RO_SIGNAL = 53;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PR_LOCKED_A_RO_SIGNAL = 54;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PR_LOCKED_B_RO_SIGNAL = 55;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_A_STICKY_RO_SIGNAL = 56;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PR_UNLOCKED_B_STICKY_RO_SIGNAL = 57;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_RO_SIGNAL = 58;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_RO_SIGNAL = 59;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL_SIGNAL_DETECT_OUT_RO = 60;
//<< [IOO_RX0_2_RD_RX_BIT_REGS_STAT1_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX19_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX19_PL = 0x8000980c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX19_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX29_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX29_PL = 0x8000e80c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX29_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX39_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX39_PL = 0x8001380c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX39_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX49_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX49_PL = 0x8001880c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX49_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX25_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX25_PL = 0x8000c80c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX25_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX65_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX65_PL = 0x8002080c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX65_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX75_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX75_PL = 0x8002580c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX75_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_CNTL6_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL6_PL = 0x8000300c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL6_PL_GAIN = 48;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL6_PL_GAIN_LEN = 4;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL6_PL_PEAK1 = 52;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL6_PL_PEAK1_LEN = 4;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL6_PL_PEAK2 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL6_PL_PEAK2_LEN = 4;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_CNTL6_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX22_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX22_PL = 0x8000b00b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX22_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX32_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX32_PL = 0x8001000b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX32_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX42_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX42_PL = 0x8001500b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX42_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX52_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX52_PL = 0x8001a00b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX52_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX85_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX85_PL = 0x8002a80b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX85_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL14_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL14_PL = 0x8000700b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL14_PL_DATA = 48;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL14_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL14_PL_EDGE = 54;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL14_PL_EDGE_LEN = 5;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL14_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL3_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL3_PL = 0x8000180b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL3_PL_GAIN = 48;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL3_PL_GAIN_LEN = 3;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL3_PL_ZERO = 51;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL3_PL_ZERO_LEN = 3;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_CNTL3_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL = 0x8003800a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL = 52;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL = 53;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 54;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 55;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 57;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL = 58;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL = 61;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL = 62;
//<< [IOO_RX0_2_RD_4_RX_BIT_REGS_CNTLX5_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_4_RX_BIT_REGS_MODE9_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE9_PL = 0x8003e80a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX = 48;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE9_PL_STROBE_CNT_MAX_LEN = 4;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE = 52;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE9_PL_CAPTURE_CYCLE_LEN = 4;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE9_PL_MARGIN = 57;
//<< [IOO_RX0_2_RD_4_RX_BIT_REGS_MODE9_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX61_PL = 0x8001e80a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX71_PL = 0x8002380a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL = 0x8003700910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_IORESET = 48;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_IODOM_IORESET = 49;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_A = 50;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_PR_FW_RESET_B = 51;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_A = 52;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_PR_BIT_LOCK_DONE_B = 53;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_BERPL_PRBS_SEED_MODE = 54;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_EN = 55;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK = 57;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_ERR_TRAP_MASK_LEN = 4;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR = 61;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL_BIAS_COUNTER_AGING_FACTOR_LEN = 3;
//<< [IOO_RX0_2_RD_5_RX_BIT_REGS_CNTL3_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_5_RX_BIT_REGS_MODE5_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE5_PL = 0x8003400910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE = 48;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE5_PL_FW_INERTIA_AMT_COARSE_LEN = 4;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_MODE5_PL_PHASE_STEP_COARSE_LEN = 7;
//<< [IOO_RX0_2_RD_5_RX_BIT_REGS_MODE5_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_5_RX_BIT_REGS_STAT3_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_BIT_REGS_STAT3_PL = 0x8003a00910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_5_RX_BIT_REGS_STAT3_PL_RX_PR_FW_SNAPSHOT_B_RO_SIGNAL_LEN = 15;
//<< [IOO_RX0_2_RD_5_RX_BIT_REGS_STAT3_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX36_PL = 0x8001200910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX46_PL = 0x8001700910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX56_PL = 0x8001c00910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX81_PL = 0x8002880910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
// iohs/reg00018.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL5_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL5_PL = 0x8000280910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL5_PL_NS_DATA = 48;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL5_PL_NS_DATA_LEN = 4;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL5_PL_EW_DATA = 52;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL5_PL_EW_DATA_LEN = 4;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL5_PL_NS_EDGE = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL5_PL_NS_EDGE_LEN = 4;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL5_PL_EW_EDGE = 60;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL5_PL_EW_EDGE_LEN = 4;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL5_PL]
// iohs/reg00018.H

//>> [IOO_TX0_TXCTL_CTL_REGS_TX_CNTL7_PG]
static const uint64_t IOO_TX0_TXCTL_CTL_REGS_TX_CNTL7_PG = 0x800c740010012c3full;

static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_CNTL7_PG_TX_PATTERN_0_15 = 48;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_CNTL7_PG_TX_PATTERN_0_15_LEN = 16;
//<< [IOO_TX0_TXCTL_CTL_REGS_TX_CNTL7_PG]
// iohs/reg00018.H

//>> [IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG]
static const uint64_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG = 0x800c0c0010012c3full;

static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_CLKDIST_PDWN = 48;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_RCTRL = 49;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_16TO1 = 50;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_BIST_DCC_EN = 54;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_BIST_LS_EN = 55;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_BIST_HS_EN = 56;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_IREF_CLOCK_DAC = 57;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_IREF_CLOCK_DAC_LEN = 3;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_IREF_VSET_DAC = 60;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_IREF_VSET_DAC_LEN = 2;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_IREF_BYPASS = 62;
static const uint32_t IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG_IREF_PDWN_B = 63;
//<< [IOO_TX0_TXCTL_CTL_REGS_TX_MODE1_PG]
// iohs/reg00018.H

//>> [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL3_PG]
static const uint64_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL3_PG = 0x800cd40010012c3full;

static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL3_PG_TX_PSAVE_FENCE_STS_IO_DL_0_15 = 48;
static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL3_PG_TX_PSAVE_FENCE_STS_IO_DL_0_15_LEN = 16;
//<< [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL3_PG]
// iohs/reg00018.H

//>> [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_STAT3_PG]
static const uint64_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_STAT3_PG = 0x800d540010012c3full;

static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_STAT3_PG_TX_PSAVE_REQ_DL_16_23_STS_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_STAT3_PG_TX_PSAVE_REQ_DL_16_23_STS_RO_SIGNAL_LEN = 8;
//<< [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_STAT3_PG]
// iohs/reg00018.H

//>> [IOO_TX0_0_DD_TX_BIT_REGS_CNTL8_PL]
static const uint64_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL8_PL = 0x80046c0010012c3full;

static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN_LEN = 16;
//<< [IOO_TX0_0_DD_TX_BIT_REGS_CNTL8_PL]
// iohs/reg00018.H

//>> [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL16_PL]
static const uint64_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL16_PL = 0x8004ac0110012c3full;

static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL16_PL_I_TUNE = 48;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL16_PL_I_TUNE_LEN = 6;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL16_PL_Q_TUNE = 54;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL16_PL_Q_TUNE_LEN = 6;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL16_PL_PHASE_SEL = 60;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL16_PL_MAIN_SEL = 61;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL16_PL_PAD_SEL = 62;
//<< [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL16_PL]
// iohs/reg00018.H

//>> [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL26_PL]
static const uint64_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL26_PL = 0x8004fc0110012c3full;

static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL26_PL]
// iohs/reg00019.H

//>> [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL5_PL]
static const uint64_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL5_PL = 0x8004540110012c3full;

static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL5_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL5_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL5_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL5_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_1_TX_BIT_REGS_CNTL5_PL]
// iohs/reg00019.H

//>> [IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL]
static const uint64_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL = 0x80042c0110012c3full;

static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_D2_CTRL = 48;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_D2_CTRL_LEN = 2;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL = 50;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL_LEN = 2;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_BOOST_HS_EN = 52;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_BOOST_SAFE_EN = 53;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_SEG_TEST_LEAKAGE_CTRL = 54;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL = 55;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL_LEN = 3;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL = 58;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL_LEN = 3;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL = 61;
static const uint32_t IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL_LEN = 2;
//<< [IOO_TX0_0_DD_1_TX_BIT_REGS_MODE3_PL]
// iohs/reg00019.H

//>> [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL10_PL]
static const uint64_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL10_PL = 0x80047c0210012c3full;

static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN_LEN = 16;
//<< [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL10_PL]
// iohs/reg00019.H

//>> [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL20_PL]
static const uint64_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL20_PL = 0x8004cc0210012c3full;

static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL20_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL20_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL20_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL20_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL20_PL]
// iohs/reg00019.H

//>> [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL30_PL]
static const uint64_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL30_PL = 0x80051c0210012c3full;

static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL30_PL_TX_FORCE_HS_FFE = 48;
//<< [IOO_TX0_0_DD_2_TX_BIT_REGS_CNTL30_PL]
// iohs/reg00019.H

//>> [IOO_TX0_0_DD_2_TX_BIT_REGS_STAT1_PL]
static const uint64_t IOO_TX0_0_DD_2_TX_BIT_REGS_STAT1_PL = 0x8005240210012c3full;

static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ERR_DET_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ACTIVITY_DET_RO_SIGNAL = 49;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL = 50;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL_LEN = 2;
static const uint32_t IOO_TX0_0_DD_2_TX_BIT_REGS_STAT1_PL_TDR_CAPT_VAL_RO_SIGNAL = 63;
//<< [IOO_TX0_0_DD_2_TX_BIT_REGS_STAT1_PL]
// iohs/reg00019.H

//>> [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL17_PL]
static const uint64_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL17_PL = 0x8004b40410012c3full;

static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_EN = 48;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL = 49;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL_LEN = 3;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE = 52;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE_LEN = 5;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL17_PL_DCC_PAT = 57;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL17_PL_DCC_PAT_LEN = 4;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL17_PL_DCC_CMP_RUN = 61;
//<< [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL17_PL]
// iohs/reg00019.H

//>> [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL2_PL]
static const uint64_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL2_PL = 0x80043c0410012c3full;

static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL2_PL_RESET = 48;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL2_PL_DOM_IORESET = 49;
//<< [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL2_PL]
// iohs/reg00019.H

//>> [IOO_TX0_0_DD_4_TX_BIT_REGS_STAT2_PL]
static const uint64_t IOO_TX0_0_DD_4_TX_BIT_REGS_STAT2_PL = 0x80052c0410012c3full;

static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL_LEN = 8;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL = 56;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL_LEN = 8;
//<< [IOO_TX0_0_DD_4_TX_BIT_REGS_STAT2_PL]
// iohs/reg00019.H

//>> [IOO_TX0_0_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t IOO_TX0_0_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8004140510012c3full;

static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ = 48;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ_LEN = 2;
//<< [IOO_TX0_0_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
// iohs/reg00019.H

//>> [IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL6_PL]
static const uint64_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL6_PL = 0x80045c0610012c3full;

static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL6_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL6_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL6_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL6_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL6_PL]
// iohs/reg00019.H

//>> [IOO_TX0_1_DD_TX_BIT_REGS_CNTL17_PL]
static const uint64_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL17_PL = 0x8004b40710012c3full;

static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_EN = 48;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL = 49;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL_LEN = 3;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE = 52;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE_LEN = 5;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL17_PL_DCC_PAT = 57;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL17_PL_DCC_PAT_LEN = 4;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_CNTL17_PL_DCC_CMP_RUN = 61;
//<< [IOO_TX0_1_DD_TX_BIT_REGS_CNTL17_PL]
// iohs/reg00019.H

//>> [IOO_TX0_1_DD_TX_BIT_REGS_FIR_PL]
static const uint64_t IOO_TX0_1_DD_TX_BIT_REGS_FIR_PL = 0x8004040710012c3full;

static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_FIR_PL_TX_PL_FIR_ERRS_RO_SIGNAL_LEN = 2;
//<< [IOO_TX0_1_DD_TX_BIT_REGS_FIR_PL]
// iohs/reg00019.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL11_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL11_PL = 0x8004840810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN_LEN = 9;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL11_PL]
// iohs/reg00019.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL1G_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL1G_PL = 0x8004340810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL_LEN = 6;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL1G_PL_FIFO_INIT_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL1G_PL_SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL1G_PL_CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 61;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL1G_PL]
// iohs/reg00019.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL21_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL21_PL = 0x8004d40810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL21_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL21_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL21_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL21_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL21_PL]
// iohs/reg00019.H

//>> [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL2_PL]
static const uint64_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL2_PL = 0x80043c1110012c3full;

static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL2_PL_RESET = 48;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL2_PL_DOM_IORESET = 49;
//<< [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL2_PL]
// iohs/reg00019.H

//>> [IOO_TX0_1_DD_3_TX_BIT_REGS_STAT2_PL]
static const uint64_t IOO_TX0_1_DD_3_TX_BIT_REGS_STAT2_PL = 0x80052c1110012c3full;

static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL_LEN = 8;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL = 56;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL_LEN = 8;
//<< [IOO_TX0_1_DD_3_TX_BIT_REGS_STAT2_PL]
// iohs/reg00019.H

//>> [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL16_PL]
static const uint64_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL16_PL = 0x8004ac1010012c3full;

static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL16_PL_I_TUNE = 48;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL16_PL_I_TUNE_LEN = 6;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL16_PL_Q_TUNE = 54;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL16_PL_Q_TUNE_LEN = 6;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL16_PL_PHASE_SEL = 60;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL16_PL_MAIN_SEL = 61;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL16_PL_PAD_SEL = 62;
//<< [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL16_PL]
// iohs/reg00019.H

//>> [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL26_PL]
static const uint64_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL26_PL = 0x8004fc1010012c3full;

static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL26_PL]
// iohs/reg00019.H

//>> [IOO_TX0_1_DD_5_TX_BIT_REGS_STAT1_PL]
static const uint64_t IOO_TX0_1_DD_5_TX_BIT_REGS_STAT1_PL = 0x8005240f10012c3full;

static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ERR_DET_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ACTIVITY_DET_RO_SIGNAL = 49;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL = 50;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL_LEN = 2;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_STAT1_PL_TDR_CAPT_VAL_RO_SIGNAL = 63;
//<< [IOO_TX0_1_DD_5_TX_BIT_REGS_STAT1_PL]
// iohs/reg00019.H

//>> [IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL15_PL]
static const uint64_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL15_PL = 0x8004a40e10012c3full;

static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL = 48;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL_LEN = 4;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_DOUBLE_MODE = 52;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL15_PL_ISABLE_PL_SM = 53;
//<< [IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL15_PL]
// iohs/reg00019.H

//>> [IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL25_PL]
static const uint64_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL25_PL = 0x8004f40e10012c3full;

static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL25_PL]
// iohs/reg00019.H

//>> [IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL7_PL]
static const uint64_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL7_PL = 0x8004640e10012c3full;

static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL7_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL7_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL7_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL7_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_0_TX_BIT_REGS_CNTL7_PL]
// iohs/reg00019.H

//>> [IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL]
static const uint64_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL = 0x80041c0e10012c3full;

static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_LANE_INVERT = 48;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE = 49;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE_LEN = 2;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_MAIN_PKG_EN = 51;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_FFE_PKG_EN = 52;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_PSAVE_REQ_DIS = 53;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_ERR_INJ_A_ENABLE = 54;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_ERR_INJ_B_ENABLE = 55;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_0 = 60;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_1 = 61;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_2 = 62;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_3 = 63;
//<< [IOO_TX0_2_DD_0_TX_BIT_REGS_MODE1_PL]
// iohs/reg00019.H

//>> [IOO_TX0_2_DD_TX_BIT_REGS_CNTL19_PL]
static const uint64_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL19_PL = 0x8004c40c10012c3full;

static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL19_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL19_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL19_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL19_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_TX_BIT_REGS_CNTL19_PL]
// iohs/reg00019.H

//>> [IOO_TX0_2_DD_TX_BIT_REGS_CNTL29_PL]
static const uint64_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL29_PL = 0x8005140c10012c3full;

static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN_LEN = 16;
//<< [IOO_TX0_2_DD_TX_BIT_REGS_CNTL29_PL]
// iohs/reg00019.H

//>> [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL23_PL]
static const uint64_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL23_PL = 0x8004e40b10012c3full;

static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL23_PL]
// iohs/reg00019.H

//>> [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL3_PL]
static const uint64_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL3_PL = 0x8004440b10012c3full;

static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL3_PL_TDR_ENABLE = 48;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL3_PL_PATTERN_ENABLE = 49;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL3_PL_BIST_PRBS_ENABLE = 50;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL3_PL_BIST_PRBS_CLEAR = 51;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL3_PL_RXDET_ENABLE = 52;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL3_PL_RXDET_PULSE = 53;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL3_PL_EOL_MODE_DISABLE = 54;
//<< [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL3_PL]
// iohs/reg00019.H

//>> [IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL14_PL]
static const uint64_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL14_PL = 0x80049c0910012c3full;

static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS = 48;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS_LEN = 6;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL = 54;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL_LEN = 3;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE = 57;
//<< [IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL14_PL]
// iohs/reg00019.H

//>> [IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL24_PL]
static const uint64_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL24_PL = 0x8004ec0910012c3full;

static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [IOO_TX0_2_DD_5_TX_BIT_REGS_CNTL24_PL]
// iohs/reg00019.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "iohs/reg00016.H"
#include "iohs/reg00017.H"
#include "iohs/reg00018.H"
#include "iohs/reg00019.H"
#endif
#endif
