#include <phy_engine/phy_engine.h>
#include <phy_engine/verilog/digital/digital.h>
#include <phy_engine/verilog/digital/pe_synth.h>

#include <phy_engine/model/models/digital/logical/output.h>
#include <phy_engine/model/models/digital/logical/yes.h>
#include <phy_engine/netlist/operation.h>

#include <phy_engine/phy_lab_wrapper/pe_to_pl.h>
#include <phy_engine/phy_lab_wrapper/auto_layout/auto_layout.h>
#include <phy_engine/phy_lab_wrapper/physicslab.h>

#include <cstddef>
#include <algorithm>
#include <cmath>
#include <cstdio>
#include <cstdlib>
#include <filesystem>
#include <fstream>
#include <optional>
#include <stdexcept>
#include <string>
#include <string_view>
#include <unordered_map>
#include <unordered_set>
#include <utility>
#include <vector>
#include <limits>

namespace
{
using ::phy_engine::phy_lab_wrapper::position;
using u8sv = ::fast_io::u8string_view;

static int env_i32(char const* name, int def)
{
    auto const* s = std::getenv(name);
    if(s == nullptr || *s == '\0') { return def; }
    char* end{};
    long v = std::strtol(s, &end, 10);
    if(end == s) { return def; }
    if(v < std::numeric_limits<int>::min()) { return def; }
    if(v > std::numeric_limits<int>::max()) { return def; }
    return static_cast<int>(v);
}

std::string read_file_text(std::filesystem::path const& path)
{
    std::ifstream ifs(path, std::ios::binary);
    if(!ifs.is_open()) { throw std::runtime_error("failed to open: " + path.string()); }
    std::string s;
    ifs.seekg(0, std::ios::end);
    auto const n = static_cast<std::size_t>(ifs.tellg());
    ifs.seekg(0, std::ios::beg);
    s.resize(n);
    if(n != 0) { ifs.read(s.data(), static_cast<std::streamsize>(n)); }
    return s;
}

static std::string base_name(std::string_view port_name)
{
    auto pos = port_name.find('[');
    if(pos == std::string_view::npos) { return std::string(port_name); }
    return std::string(port_name.substr(0, pos));
}

static std::optional<std::size_t> parse_bit_index(std::string_view s, std::string_view base)
{
    if(!s.starts_with(base)) { return std::nullopt; }
    if(s.size() < base.size() + 3) { return std::nullopt; }  // "a[0]"
    if(s[base.size()] != '[') { return std::nullopt; }
    if(s.back() != ']') { return std::nullopt; }
    auto inner = s.substr(base.size() + 1, s.size() - (base.size() + 2));
    if(inner.empty()) { return std::nullopt; }
    std::size_t v{};
    for(char ch : inner)
    {
        if(ch < '0' || ch > '9') { return std::nullopt; }
        v = v * 10 + static_cast<std::size_t>(ch - '0');
    }
    return v;
}

struct group_layout
{
    std::unordered_map<std::string, std::size_t> row_by_base{};
    std::unordered_map<std::string, std::size_t> width_by_base{};
    std::vector<std::string> order{};
};

static group_layout make_groups(std::vector<std::string> const& names)
{
    group_layout gl{};
    for(auto const& pn : names)
    {
        auto const base = base_name(pn);
        if(gl.width_by_base.find(base) == gl.width_by_base.end())
        {
            gl.order.push_back(base);
            gl.width_by_base.emplace(base, 1);
        }
        if(auto idx = parse_bit_index(pn, base))
        {
            auto& w = gl.width_by_base[base];
            w = std::max(w, *idx + 1);
        }
    }
    gl.row_by_base.reserve(gl.order.size());
    for(std::size_t i{}; i < gl.order.size(); ++i) { gl.row_by_base.emplace(gl.order[i], i); }
    return gl;
}

static double row_center_y(std::size_t row, std::size_t nrows, double y_min, double y_max)
{
    if(nrows <= 1) { return 0.5 * (y_min + y_max); }
    // Use row-centers (avoid placing IO exactly on the boundary of the top/bottom third).
    double const t = (static_cast<double>(row) + 0.5) / static_cast<double>(nrows);
    return y_max - (y_max - y_min) * t;
}

static double x_for_bit_lsb_right(std::size_t bit, std::size_t width, double x_min, double x_max)
{
    if(width <= 1) { return 0.5 * (x_min + x_max); }
    auto const ridx = (width - 1) - bit;
    double const t = static_cast<double>(ridx) / static_cast<double>(width - 1);
    return x_min + (x_max - x_min) * t;
}

static bool is_logic_output_element(::phy_engine::phy_lab_wrapper::element const& e)
{
    return e.data().value("ModelID", "") == ::phy_engine::phy_lab_wrapper::pl_model_id::logic_output;
}

static bool is_named_pin_element(::phy_engine::phy_lab_wrapper::element const& e, std::unordered_set<std::string> const& pin_names)
{
    if(!is_logic_output_element(e)) { return false; }
    auto it_label = e.data().find("Label");
    if(it_label == e.data().end() || !it_label->is_string()) { return false; }
    return pin_names.find(it_label->get<std::string>()) != pin_names.end();
}

static void validate_exported_pin_labels(::phy_engine::phy_lab_wrapper::experiment const& ex,
                                        std::unordered_set<std::string> const& expected_pin_labels)
{
    std::unordered_map<std::string, int> seen{};
    seen.reserve(expected_pin_labels.size());

    for(auto const& e : ex.elements())
    {
        if(!is_logic_output_element(e)) { continue; }
        auto it_label = e.data().find("Label");
        if(it_label == e.data().end() || !it_label->is_string()) { continue; }
        auto const label = it_label->get<std::string>();
        if(expected_pin_labels.find(label) == expected_pin_labels.end()) { continue; }
        ++seen[label];
    }

    std::vector<std::string> missing{};
    std::vector<std::string> dup{};
    missing.reserve(expected_pin_labels.size());

    for(auto const& s : expected_pin_labels)
    {
        auto it = seen.find(s);
        if(it == seen.end()) { missing.push_back(s); }
        else if(it->second != 1) { dup.push_back(s + " x" + std::to_string(it->second)); }
    }

    if(!missing.empty() || !dup.empty())
    {
        std::string msg = "pin export validation failed:";
        if(!missing.empty())
        {
            msg += " missing=[";
            for(std::size_t i{}; i < missing.size(); ++i)
            {
                if(i) { msg += ","; }
                msg += missing[i];
            }
            msg += "]";
        }
        if(!dup.empty())
        {
            msg += " dup=[";
            for(std::size_t i{}; i < dup.size(); ++i)
            {
                if(i) { msg += ","; }
                msg += dup[i];
            }
            msg += "]";
        }
        throw std::runtime_error(msg);
    }
}

struct pl_xyz
{
    double x{};
    double z{};
    double y{};
};

static std::optional<double> parse_pl_double(std::string_view s)
{
    std::string tmp(s);
    char* end{};
    double v = std::strtod(tmp.c_str(), &end);
    if(end == tmp.c_str()) { return std::nullopt; }
    if(end != tmp.c_str() + tmp.size()) { return std::nullopt; }
    return v;
}

static std::optional<pl_xyz> parse_pl_position(std::string_view s)
{
    // PhysicsLab stores positions as "x,z,y".
    pl_xyz out{};
    double* fields[3]{&out.x, &out.z, &out.y};
    std::size_t field{};

    std::size_t i{};
    while(field < 3)
    {
        while(i < s.size() && (s[i] == ' ' || s[i] == '\t')) { ++i; }
        if(i >= s.size()) { return std::nullopt; }

        auto const start = i;
        while(i < s.size() && s[i] != ',') { ++i; }
        auto token = s.substr(start, i - start);
        while(!token.empty() && (token.back() == ' ' || token.back() == '\t')) { token.remove_suffix(1); }
        if(token.empty()) { return std::nullopt; }

        auto v = parse_pl_double(token);
        if(!v) { return std::nullopt; }
        *fields[field++] = *v;

        if(i < s.size() && s[i] == ',') { ++i; }
    }

    return out;
}

static bool is_output_pin_label(std::string const& label)
{
    // In this test, inputs are currently only clk/rst_n; everything else is treated as an output pin.
    // Keep this conservative so layout validation covers newly-added debug pins.
    return !(label == "clk" || label == "rst_n");
}

static void push_bus(std::vector<std::string>& out, std::string const& base, int width)
{
    for(int bit = 0; bit < width; ++bit) { out.push_back(base + "[" + std::to_string(bit) + "]"); }
}

static void bind_bus(std::unordered_map<std::string, ::phy_engine::model::node_t*>& node_by_pin,
                     std::string const& base,
                     std::vector<::phy_engine::model::node_t*> const& bus_msb_to_lsb)
{
    auto const width = static_cast<int>(bus_msb_to_lsb.size());
    for(int bit = 0; bit < width; ++bit)
    {
        node_by_pin[base + "[" + std::to_string(bit) + "]"] = bus_msb_to_lsb[static_cast<std::size_t>((width - 1) - bit)];
    }
}

static void validate_layout_basic_plsav_json(nlohmann::json const& root,
                                            std::unordered_set<std::string> const& pin_labels,
                                            double extent,
                                            double third,
                                            double z_step)
{
    // Goal: catch "everything at 0,0,0" / pins not placed / no Z layering.
    if(!root.contains("Experiment") || !root["Experiment"].is_object()) { throw std::runtime_error("plsav: missing Experiment"); }
    if(!root["Experiment"].contains("StatusSave") || !root["Experiment"]["StatusSave"].is_string())
    {
        throw std::runtime_error("plsav: missing Experiment.StatusSave");
    }

    auto status = nlohmann::json::parse(root["Experiment"]["StatusSave"].get<std::string>());
    if(!status.contains("Elements") || !status["Elements"].is_array()) { throw std::runtime_error("plsav: missing StatusSave.Elements"); }

    std::size_t pin_count{};
    std::size_t nonpin_count{};
    std::unordered_set<std::string> pos_unique{};
    pos_unique.reserve(status["Elements"].size());

    double z_max_nonpin{};

    for(auto const& e : status["Elements"])
    {
        if(!e.is_object()) { continue; }
        if(!e.contains("Position") || !e["Position"].is_string()) { continue; }
        auto const pos_s = e["Position"].get<std::string>();
        pos_unique.insert(pos_s);

        bool const is_logic_output = (e.contains("ModelID") && e["ModelID"].is_string() && e["ModelID"].get<std::string>() == "Logic Output");
        std::string label{};
        if(e.contains("Label") && e["Label"].is_string()) { label = e["Label"].get<std::string>(); }
        bool const is_pin = is_logic_output && !label.empty() && (pin_labels.find(label) != pin_labels.end());

        if(is_pin)
        {
            ++pin_count;

            auto parsed = parse_pl_position(pos_s);
            if(!parsed) { throw std::runtime_error("pin position parse failed: " + label + " pos=" + pos_s); }

            if(std::abs(parsed->z) > 1e-9) { throw std::runtime_error("pin z != 0: " + label + " pos=" + pos_s); }

            double const in_y_min = extent * third;
            double const in_y_max = extent;
            double const out_y_min = -extent;
            double const out_y_max = -extent * third;

            if(label == "clk" || label == "rst_n")
            {
                if(!(parsed->y >= in_y_min && parsed->y <= in_y_max))
                {
                    throw std::runtime_error("input pin y out of range: " + label + " pos=" + pos_s);
                }
            }
            else if(is_output_pin_label(label))
            {
                if(!(parsed->y >= out_y_min && parsed->y <= out_y_max))
                {
                    throw std::runtime_error("output pin y out of range: " + label + " pos=" + pos_s);
                }
            }
        }
        else
        {
            ++nonpin_count;
            auto parsed = parse_pl_position(pos_s);
            if(!parsed) { continue; }
            z_max_nonpin = std::max(z_max_nonpin, std::abs(parsed->z));
        }
    }

    if(pin_count != pin_labels.size())
    {
        throw std::runtime_error("layout validation: expected pin_count=" + std::to_string(pin_labels.size()) +
                                 " got=" + std::to_string(pin_count));
    }
    if(nonpin_count == 0) { throw std::runtime_error("layout validation: no non-pin elements"); }
    if(pos_unique.size() < 64) { throw std::runtime_error("layout validation: too few unique positions (possible collapse)"); }
    if(z_max_nonpin < 0.5 * z_step) { throw std::runtime_error("layout validation: non-pin elements not layered in Z"); }
}

static std::vector<::phy_engine::model::node_t*> make_bus(::phy_engine::netlist::netlist& nl, std::size_t width)
{
    std::vector<::phy_engine::model::node_t*> bus{};
    bus.reserve(width);
    for(std::size_t i{}; i < width; ++i) { bus.push_back(__builtin_addressof(::phy_engine::netlist::create_node(nl))); }
    return bus;
}

static std::vector<::phy_engine::model::model_base const*> snapshot_digital_models(::phy_engine::netlist::netlist const& nl)
{
    std::vector<::phy_engine::model::model_base const*> out{};
    for(auto const& blk : nl.models)
    {
        for(auto const* m = blk.begin; m != blk.curr; ++m)
        {
            if(m->type != ::phy_engine::model::model_type::normal) { continue; }
            if(m->ptr == nullptr) { continue; }
            if(m->ptr->get_device_type() != ::phy_engine::model::model_device_type::digital) { continue; }
            out.push_back(m);
        }
    }
    return out;
}

struct compiled_top
{
    ::phy_engine::verilog::digital::compiled_design design{};
    ::phy_engine::verilog::digital::instance_state top{};
};

static compiled_top compile_top(std::filesystem::path const& path, ::fast_io::u8string_view top_name)
{
    auto const s = read_file_text(path);
    auto const src = u8sv{reinterpret_cast<char8_t const*>(s.data()), s.size()};

    ::phy_engine::verilog::digital::compile_options copt{};
    auto cr = ::phy_engine::verilog::digital::compile(src, copt);
    if(!cr.errors.empty() || cr.modules.empty())
    {
        if(!cr.errors.empty())
        {
            auto const& e = cr.errors.front_unchecked();
            throw std::runtime_error("verilog compile error at line " + std::to_string(e.line) + ": " +
                                     std::string(reinterpret_cast<char const*>(e.message.data()), e.message.size()));
        }
        throw std::runtime_error("verilog compile failed: no modules");
    }

    auto design = ::phy_engine::verilog::digital::build_design(std::move(cr));
    auto const* mod = ::phy_engine::verilog::digital::find_module(design, top_name);
    if(mod == nullptr) { throw std::runtime_error("top module not found"); }
    auto top_inst = ::phy_engine::verilog::digital::elaborate(design, *mod);
    if(top_inst.mod == nullptr) { throw std::runtime_error("elaborate failed"); }

    return compiled_top{std::move(design), std::move(top_inst)};
}

static void synth_one(::phy_engine::netlist::netlist& nl,
                      ::phy_engine::verilog::digital::instance_state const& top,
                      std::vector<::phy_engine::model::node_t*> const& port_nodes)
{
    ::phy_engine::verilog::digital::pe_synth_error err{};
    ::phy_engine::verilog::digital::pe_synth_options opt{
        .allow_inout = false,
        .allow_multi_driver = false,
        .assume_binary_inputs = true,
        .optimize_wires = true,
        .optimize_mul2 = true,
        .optimize_adders = true,
    };

    if(!::phy_engine::verilog::digital::synthesize_to_pe_netlist(nl, top, port_nodes, &err, opt))
    {
        throw std::runtime_error("pe_synth failed: " + std::string(reinterpret_cast<char const*>(err.message.data()), err.message.size()));
    }
}

static void add_pin_outputs(::phy_engine::netlist::netlist& nl,
                            std::vector<std::string> const& pins,
                            std::unordered_map<std::string, ::phy_engine::model::node_t*>& node_by_pin)
{
    for(auto const& name : pins)
    {
        auto it = node_by_pin.find(name);
        if(it == node_by_pin.end() || it->second == nullptr) { throw std::runtime_error("missing node for pin: " + name); }

        auto [m, pos] = ::phy_engine::netlist::add_model(nl, ::phy_engine::model::OUTPUT{});
        (void)pos;
        if(m == nullptr || m->ptr == nullptr) { throw std::runtime_error("failed to add OUTPUT"); }
        m->name = ::fast_io::u8string{u8sv{reinterpret_cast<char8_t const*>(name.data()), name.size()}};
        if(!::phy_engine::netlist::add_to_node(nl, *m, 0, *it->second)) { throw std::runtime_error("add_to_node failed"); }
    }
}

static void add_yes_buffer(::phy_engine::netlist::netlist& nl, ::phy_engine::model::node_t& in, ::phy_engine::model::node_t& out)
{
    auto [m, pos] = ::phy_engine::netlist::add_model(nl, ::phy_engine::model::YES{});
    (void)pos;
    if(m == nullptr || m->ptr == nullptr) { throw std::runtime_error("failed to add YES"); }
    if(!::phy_engine::netlist::add_to_node(nl, *m, 0, in)) { throw std::runtime_error("add_to_node(YES.i) failed"); }
    if(!::phy_engine::netlist::add_to_node(nl, *m, 1, out)) { throw std::runtime_error("add_to_node(YES.o) failed"); }
}

static void add_yes_buffer_bus(::phy_engine::netlist::netlist& nl,
                               std::vector<::phy_engine::model::node_t*> const& in_msb_to_lsb,
                               std::vector<::phy_engine::model::node_t*> const& out_msb_to_lsb)
{
    if(in_msb_to_lsb.size() != out_msb_to_lsb.size()) { throw std::runtime_error("bus width mismatch"); }
    for(std::size_t i{}; i < in_msb_to_lsb.size(); ++i)
    {
        if(in_msb_to_lsb[i] == nullptr || out_msb_to_lsb[i] == nullptr) { throw std::runtime_error("null bus node"); }
        add_yes_buffer(nl, *in_msb_to_lsb[i], *out_msb_to_lsb[i]);
    }
}
}  // namespace

int main()
{
    // Layout/placement constraints (requested):
    // - internal region per layer: (-1, -1/3, z) .. (1, +1/3, z)
    // - z increases by 0.02 per layer
    // - IO: top 1/3 = inputs, bottom 1/3 = outputs
    // - IO bit order: right->left is low->high
    constexpr double extent = 1.0;
    constexpr double third = 1.0 / 3.0;
    constexpr double z_step = 0.02;
    constexpr double layout_step = 0.01;
    constexpr double layout_min_step = 0.001;
    // By default, export a "full" debug pin set for PhysicsLab.
    // Set PHY_ENGINE_TRACE_0026_EXPORT_MINIMAL=1 to keep only the minimal pins.
    bool const export_debug_pins = (std::getenv("PHY_ENGINE_TRACE_0026_EXPORT_MINIMAL") == nullptr);
    // Insert non-intrusive probe buffers around the PC->control->pc_next path to help debug PE vs PL differences.
    // When enabled, the design uses:
    //   pc -> (YES) -> pc_ctl -> control16 -> pc_next_ctl -> (YES) -> pc_next -> pc8.d
    // and exports the additional pins pc_ctl[*] and pc_next_ctl[*].
    bool const probe_pc_path = (std::getenv("PHY_ENGINE_TRACE_0026_EXPORT_PROBE_PC_NEXT") != nullptr);
    // Focused debug pin scope (recommended to localize issues near PC/IR first).
    // When set, exports only a small PC-adjacent set (and keeps them near the top of the output list).
    bool const export_focus_pc = (std::getenv("PHY_ENGINE_TRACE_0026_EXPORT_FOCUS_PC") != nullptr);
    enum class extern_mode
    {
        none,
        pc_only,
        full,
    };
    // Optional "extern" interfaces: add extra debug pins for link-boundary signals (module-to-module connections).
    // - _PC: only PC-adjacent module links (recommended first)
    // - (no suffix): broader set of links
    extern_mode export_extern_mode = extern_mode::none;
    if(std::getenv("PHY_ENGINE_TRACE_0026_EXPORT_EXTERN") != nullptr) { export_extern_mode = extern_mode::full; }
    else if(std::getenv("PHY_ENGINE_TRACE_0026_EXPORT_EXTERN_PC") != nullptr) { export_extern_mode = extern_mode::pc_only; }
    else if(export_focus_pc)
    {
        // When focusing on PC, always export pc-adjacent extern probes unless user asked for none explicitly.
        export_extern_mode = extern_mode::pc_only;
    }

    auto const dir = std::filesystem::path(__FILE__).parent_path();

    // PE circuit container.
    ::phy_engine::circult c{};
    c.set_analyze_type(::phy_engine::analyze_type::TR);
    c.get_analyze_setting().tr.t_step = 1e-9;
    c.get_analyze_setting().tr.t_stop = 1e-9;
    auto& nl = c.get_netlist();

    // Shared signals (vector buses stored MSB -> LSB to match port expansion order).
    auto& nclk = ::phy_engine::netlist::create_node(nl);
    auto& nrstn = ::phy_engine::netlist::create_node(nl);

    auto pc = make_bus(nl, 8);
    auto pc_next = make_bus(nl, 8);  // pc8.d side (post-probe when enabled)
    auto pc_ctl = pc;                // control16.pc side (post-probe when enabled)
    auto pc_next_ctl = pc_next;      // control16.pc_next side (pre-probe when enabled)
    if(probe_pc_path)
    {
        pc_ctl = make_bus(nl, 8);
        pc_next_ctl = make_bus(nl, 8);
    }
    auto rom_data = make_bus(nl, 16);
    auto ir = make_bus(nl, 16);
    auto opcode = make_bus(nl, 4);
    auto reg_dst = make_bus(nl, 2);
    auto reg_src = make_bus(nl, 2);
    auto imm8 = make_bus(nl, 8);
    auto imm16 = make_bus(nl, 16);
    auto rf_waddr = make_bus(nl, 2);
    auto rf_raddr_a = make_bus(nl, 2);
    auto rf_raddr_b = make_bus(nl, 2);
    auto rf_rdata_a = make_bus(nl, 16);
    auto rf_rdata_b = make_bus(nl, 16);
    auto alu_b = make_bus(nl, 16);
    auto alu_y = make_bus(nl, 16);
    auto alu_op = make_bus(nl, 3);

    // Split ALU into independent layers (ops + selector).
    auto alu_y_addsub = make_bus(nl, 16);
    auto alu_y_and = make_bus(nl, 16);
    auto alu_y_or = make_bus(nl, 16);
    auto alu_y_xor = make_bus(nl, 16);
    auto alu_y_mov = make_bus(nl, 16);
    auto alu_y_shl = make_bus(nl, 16);
    auto alu_y_shr = make_bus(nl, 16);
    auto& n_alu_sub = ::phy_engine::netlist::create_node(nl);
    auto& n_alu_cf_addsub = ::phy_engine::netlist::create_node(nl);
    auto& n_alu_cf_shl = ::phy_engine::netlist::create_node(nl);
    auto& n_alu_cf_shr = ::phy_engine::netlist::create_node(nl);

    auto& n_pc_we = ::phy_engine::netlist::create_node(nl);
    auto& n_reg_we = ::phy_engine::netlist::create_node(nl);
    auto& n_alu_b_sel = ::phy_engine::netlist::create_node(nl);
    auto& n_flags_we_z = ::phy_engine::netlist::create_node(nl);
    auto& n_flags_we_c = ::phy_engine::netlist::create_node(nl);
    auto& n_flags_we_s = ::phy_engine::netlist::create_node(nl);
    auto& n_halt = ::phy_engine::netlist::create_node(nl);
    auto& n_alu_zf = ::phy_engine::netlist::create_node(nl);
    auto& n_alu_cf = ::phy_engine::netlist::create_node(nl);
    auto& n_alu_sf = ::phy_engine::netlist::create_node(nl);
    auto& n_flag_z = ::phy_engine::netlist::create_node(nl);
    auto& n_flag_c = ::phy_engine::netlist::create_node(nl);
    auto& n_flag_s = ::phy_engine::netlist::create_node(nl);

    auto dbg_r0 = make_bus(nl, 16);
    auto dbg_r1 = make_bus(nl, 16);
    auto dbg_r2 = make_bus(nl, 16);
    auto dbg_r3 = make_bus(nl, 16);

    // Extern/link-boundary probe signals (non-intrusive):
    // these are *copies* of module-to-module connection signals, exported as pins for PhysicsLab debugging.
    std::vector<::phy_engine::model::node_t*> ext_rom_addr{};
    std::vector<::phy_engine::model::node_t*> ext_ir_d{};
    std::vector<::phy_engine::model::node_t*> ext_ctl_opcode{};
    std::vector<::phy_engine::model::node_t*> ext_ctl_pc{};
    std::vector<::phy_engine::model::node_t*> ext_ctl_pc_next{};
    std::vector<::phy_engine::model::node_t*> ext_pc8_d{};
    ::phy_engine::model::node_t* ext_pc8_we{};
    ::phy_engine::model::node_t* ext_rf_we{};
    std::vector<::phy_engine::model::node_t*> ext_rf_waddr{};
    std::vector<::phy_engine::model::node_t*> ext_rf_raddr_a{};
    std::vector<::phy_engine::model::node_t*> ext_rf_raddr_b{};

    if(export_extern_mode != extern_mode::none)
    {
        ext_rom_addr = make_bus(nl, 8);
        ext_ir_d = make_bus(nl, 16);
        ext_pc8_d = make_bus(nl, 8);
        ext_pc8_we = __builtin_addressof(::phy_engine::netlist::create_node(nl));

        // Drive extern probe nodes via explicit buffers to make link-boundary probing easier in PhysicsLab,
        // without changing the original circuit connectivity.
        add_yes_buffer_bus(nl, pc, ext_rom_addr);
        add_yes_buffer_bus(nl, rom_data, ext_ir_d);
        add_yes_buffer_bus(nl, pc_next, ext_pc8_d);
        add_yes_buffer(nl, n_pc_we, *ext_pc8_we);

        if(export_extern_mode == extern_mode::full)
        {
            ext_ctl_opcode = make_bus(nl, 4);
            ext_ctl_pc = make_bus(nl, 8);
            ext_ctl_pc_next = make_bus(nl, 8);
            ext_rf_we = __builtin_addressof(::phy_engine::netlist::create_node(nl));
            ext_rf_waddr = make_bus(nl, 2);
            ext_rf_raddr_a = make_bus(nl, 2);
            ext_rf_raddr_b = make_bus(nl, 2);

            add_yes_buffer_bus(nl, opcode, ext_ctl_opcode);
            add_yes_buffer_bus(nl, pc_ctl, ext_ctl_pc);
            add_yes_buffer_bus(nl, pc_next_ctl, ext_ctl_pc_next);
            add_yes_buffer(nl, n_reg_we, *ext_rf_we);
            add_yes_buffer_bus(nl, rf_waddr, ext_rf_waddr);
            add_yes_buffer_bus(nl, rf_raddr_a, ext_rf_raddr_a);
            add_yes_buffer_bus(nl, rf_raddr_b, ext_rf_raddr_b);
        }
    }

    if(probe_pc_path)
    {
        // Probe buffers for the PC/control boundary. These DO change connectivity (by design), but only via identity buffers.
        // They make cross-layer link behavior easier to inspect in PhysicsLab.
        add_yes_buffer_bus(nl, pc, pc_ctl);
        add_yes_buffer_bus(nl, pc_next_ctl, pc_next);
    }

    // Convert each Verilog module independently to PE primitives and link via shared nodes.
    struct layer
    {
        std::string name{};
        std::vector<::phy_engine::model::model_base const*> pe_models{};
    };
    std::vector<layer> layers{};
    layers.reserve(20);

    auto synth_layer = [&](char const* layer_name,
                           std::filesystem::path const& vpath,
                           ::fast_io::u8string_view top_name,
                           std::vector<::phy_engine::model::node_t*> const& port_nodes) {
        auto before = snapshot_digital_models(nl);
        std::unordered_set<::phy_engine::model::model_base const*> before_set(before.begin(), before.end());

        auto ct = compile_top(vpath, top_name);
        synth_one(nl, ct.top, port_nodes);

        auto after = snapshot_digital_models(nl);
        layer lay{};
        lay.name = layer_name;
        for(auto* m : after)
        {
            if(before_set.find(m) == before_set.end()) { lay.pe_models.push_back(m); }
        }
        layers.push_back(std::move(lay));
    };

    // pc8(clk,rst_n,we,d[7:0],q[7:0])
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(19);
        ports.push_back(&nclk);
        ports.push_back(&nrstn);
        ports.push_back(&n_pc_we);
        for(auto* n : pc_next) { ports.push_back(n); }
        for(auto* n : pc) { ports.push_back(n); }
        synth_layer("pc8", dir / "pc8.v", u8"pc8", ports);
    }

    // rom256x16(addr[7:0], data[15:0])
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(24);
        for(auto* n : pc) { ports.push_back(n); }
        for(auto* n : rom_data) { ports.push_back(n); }
        synth_layer("rom256x16", dir / "rom256x16.v", u8"rom256x16", ports);
    }

    // ir16(clk,rst_n,d[15:0],q[15:0])
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(34);
        ports.push_back(&nclk);
        ports.push_back(&nrstn);
        for(auto* n : rom_data) { ports.push_back(n); }
        for(auto* n : ir) { ports.push_back(n); }
        synth_layer("ir16", dir / "ir16.v", u8"ir16", ports);
    }

    // decode16(instr[15:0], opcode[3:0], reg_dst[1:0], reg_src[1:0], imm8[7:0])
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(32);
        for(auto* n : ir) { ports.push_back(n); }
        for(auto* n : opcode) { ports.push_back(n); }
        for(auto* n : reg_dst) { ports.push_back(n); }
        for(auto* n : reg_src) { ports.push_back(n); }
        for(auto* n : imm8) { ports.push_back(n); }
        synth_layer("decode16", dir / "decode16.v", u8"decode16", ports);
    }

    // control16(opcode, reg_dst, reg_src, imm8, pc, flag_z, flag_c, flag_s,
    //           pc_next, pc_we, reg_we, rf_waddr, rf_raddr_a, rf_raddr_b, alu_b_sel,
    //           flags_we_z, flags_we_c, flags_we_s, alu_op, halt)
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(51);
        for(auto* n : opcode) { ports.push_back(n); }
        for(auto* n : reg_dst) { ports.push_back(n); }
        for(auto* n : reg_src) { ports.push_back(n); }
        for(auto* n : imm8) { ports.push_back(n); }
        for(auto* n : pc_ctl) { ports.push_back(n); }
        ports.push_back(&n_flag_z);
        ports.push_back(&n_flag_c);
        ports.push_back(&n_flag_s);
        for(auto* n : pc_next_ctl) { ports.push_back(n); }
        ports.push_back(&n_pc_we);
        ports.push_back(&n_reg_we);
        for(auto* n : rf_waddr) { ports.push_back(n); }
        for(auto* n : rf_raddr_a) { ports.push_back(n); }
        for(auto* n : rf_raddr_b) { ports.push_back(n); }
        ports.push_back(&n_alu_b_sel);
        ports.push_back(&n_flags_we_z);
        ports.push_back(&n_flags_we_c);
        ports.push_back(&n_flags_we_s);
        for(auto* n : alu_op) { ports.push_back(n); }
        ports.push_back(&n_halt);
        synth_layer("control16", dir / "control16.v", u8"control16", ports);
    }

    // imm_ext8_to_16(imm8[7:0], imm16[15:0])
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(24);
        for(auto* n : imm8) { ports.push_back(n); }
        for(auto* n : imm16) { ports.push_back(n); }
        synth_layer("imm_ext8_to_16", dir / "imm_ext8_to_16.v", u8"imm_ext8_to_16", ports);
    }

    // regfile4x16(clk,rst_n,we,waddr[1:0],wdata[15:0],raddr_a[1:0],raddr_b[1:0],
    //            rdata_a[15:0],rdata_b[15:0],dbg_r0,dbg_r1,dbg_r2,dbg_r3)
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(121);
        ports.push_back(&nclk);
        ports.push_back(&nrstn);
        ports.push_back(&n_reg_we);
        for(auto* n : rf_waddr) { ports.push_back(n); }
        for(auto* n : alu_y) { ports.push_back(n); }
        for(auto* n : rf_raddr_a) { ports.push_back(n); }
        for(auto* n : rf_raddr_b) { ports.push_back(n); }
        for(auto* n : rf_rdata_a) { ports.push_back(n); }
        for(auto* n : rf_rdata_b) { ports.push_back(n); }
        for(auto* n : dbg_r0) { ports.push_back(n); }
        for(auto* n : dbg_r1) { ports.push_back(n); }
        for(auto* n : dbg_r2) { ports.push_back(n); }
        for(auto* n : dbg_r3) { ports.push_back(n); }
        synth_layer("regfile4x16", dir / "regfile4x16.v", u8"regfile4x16", ports);
    }

    // mux16(sel, a[15:0], b[15:0], y[15:0])
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(49);
        ports.push_back(&n_alu_b_sel);
        for(auto* n : imm16) { ports.push_back(n); }
        for(auto* n : rf_rdata_b) { ports.push_back(n); }
        for(auto* n : alu_b) { ports.push_back(n); }
        synth_layer("mux16", dir / "mux16.v", u8"mux16", ports);
    }

    // flag1(clk,rst_n,we,d,q)  (Z/C/S flags)
    {
        {
            std::vector<::phy_engine::model::node_t*> ports{};
            ports.reserve(5);
            ports.push_back(&nclk);
            ports.push_back(&nrstn);
            ports.push_back(&n_flags_we_z);
            ports.push_back(&n_alu_zf);
            ports.push_back(&n_flag_z);
            synth_layer("flag_z", dir / "flag1.v", u8"flag1", ports);
        }
        {
            std::vector<::phy_engine::model::node_t*> ports{};
            ports.reserve(5);
            ports.push_back(&nclk);
            ports.push_back(&nrstn);
            ports.push_back(&n_flags_we_c);
            ports.push_back(&n_alu_cf);
            ports.push_back(&n_flag_c);
            synth_layer("flag_c", dir / "flag1.v", u8"flag1", ports);
        }
        {
            std::vector<::phy_engine::model::node_t*> ports{};
            ports.reserve(5);
            ports.push_back(&nclk);
            ports.push_back(&nrstn);
            ports.push_back(&n_flags_we_s);
            ports.push_back(&n_alu_sf);
            ports.push_back(&n_flag_s);
            synth_layer("flag_s", dir / "flag1.v", u8"flag1", ports);
        }
    }

    // Split ALU: each op is its own layer, plus a selector layer.
    // alu16_sub_decode(op[2:0],sub)
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(4);
        for(auto* n : alu_op) { ports.push_back(n); }
        ports.push_back(&n_alu_sub);
        synth_layer("alu16_sub_decode", dir / "alu16_sub_decode.v", u8"alu16_sub_decode", ports);
    }
    // alu16_addsub(sub,a[15:0],b[15:0],y[15:0],cf)
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(50);
        ports.push_back(&n_alu_sub);
        for(auto* n : rf_rdata_a) { ports.push_back(n); }
        for(auto* n : alu_b) { ports.push_back(n); }
        for(auto* n : alu_y_addsub) { ports.push_back(n); }
        ports.push_back(&n_alu_cf_addsub);
        synth_layer("alu16_addsub", dir / "alu16_addsub.v", u8"alu16_addsub", ports);
    }
    // alu16_and(a[15:0],b[15:0],y[15:0])
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(48);
        for(auto* n : rf_rdata_a) { ports.push_back(n); }
        for(auto* n : alu_b) { ports.push_back(n); }
        for(auto* n : alu_y_and) { ports.push_back(n); }
        synth_layer("alu16_and", dir / "alu16_and.v", u8"alu16_and", ports);
    }
    // alu16_or(a[15:0],b[15:0],y[15:0])
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(48);
        for(auto* n : rf_rdata_a) { ports.push_back(n); }
        for(auto* n : alu_b) { ports.push_back(n); }
        for(auto* n : alu_y_or) { ports.push_back(n); }
        synth_layer("alu16_or", dir / "alu16_or.v", u8"alu16_or", ports);
    }
    // alu16_xor(a[15:0],b[15:0],y[15:0])
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(48);
        for(auto* n : rf_rdata_a) { ports.push_back(n); }
        for(auto* n : alu_b) { ports.push_back(n); }
        for(auto* n : alu_y_xor) { ports.push_back(n); }
        synth_layer("alu16_xor", dir / "alu16_xor.v", u8"alu16_xor", ports);
    }
    // alu16_mov(b[15:0],y[15:0])
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(32);
        for(auto* n : alu_b) { ports.push_back(n); }
        for(auto* n : alu_y_mov) { ports.push_back(n); }
        synth_layer("alu16_mov", dir / "alu16_mov.v", u8"alu16_mov", ports);
    }
    // alu16_shl(a[15:0],b[15:0],y[15:0],cf)
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(49);
        for(auto* n : rf_rdata_a) { ports.push_back(n); }
        for(auto* n : alu_b) { ports.push_back(n); }
        for(auto* n : alu_y_shl) { ports.push_back(n); }
        ports.push_back(&n_alu_cf_shl);
        synth_layer("alu16_shl", dir / "alu16_shl.v", u8"alu16_shl", ports);
    }
    // alu16_shr(a[15:0],b[15:0],y[15:0],cf)
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(49);
        for(auto* n : rf_rdata_a) { ports.push_back(n); }
        for(auto* n : alu_b) { ports.push_back(n); }
        for(auto* n : alu_y_shr) { ports.push_back(n); }
        ports.push_back(&n_alu_cf_shr);
        synth_layer("alu16_shr", dir / "alu16_shr.v", u8"alu16_shr", ports);
    }
    // alu16_select(op[2:0],y_addsub[15:0],cf_addsub,y_and[15:0],y_or[15:0],y_xor[15:0],y_mov[15:0],y_shl[15:0],cf_shl,y_shr[15:0],cf_shr,y[15:0],zf,cf,sf)
    {
        std::vector<::phy_engine::model::node_t*> ports{};
        ports.reserve(137);
        for(auto* n : alu_op) { ports.push_back(n); }
        for(auto* n : alu_y_addsub) { ports.push_back(n); }
        ports.push_back(&n_alu_cf_addsub);
        for(auto* n : alu_y_and) { ports.push_back(n); }
        for(auto* n : alu_y_or) { ports.push_back(n); }
        for(auto* n : alu_y_xor) { ports.push_back(n); }
        for(auto* n : alu_y_mov) { ports.push_back(n); }
        for(auto* n : alu_y_shl) { ports.push_back(n); }
        ports.push_back(&n_alu_cf_shl);
        for(auto* n : alu_y_shr) { ports.push_back(n); }
        ports.push_back(&n_alu_cf_shr);
        for(auto* n : alu_y) { ports.push_back(n); }
        ports.push_back(&n_alu_zf);
        ports.push_back(&n_alu_cf);
        ports.push_back(&n_alu_sf);
        synth_layer("alu16_select", dir / "alu16_select.v", u8"alu16_select", ports);
    }

    // Add chip-level pins as PE OUTPUT models (so PL uses "Logic Output" for both inputs and outputs).
    std::vector<std::string> input_pins{
        "clk",
        "rst_n",
    };
    std::vector<std::string> output_pins{
        "halt",
    };
    push_bus(output_pins, "pc", 8);
    push_bus(output_pins, "dbg_r0", 16);
    push_bus(output_pins, "dbg_r1", 16);
    push_bus(output_pins, "dbg_r2", 16);
    push_bus(output_pins, "dbg_r3", 16);

    if(export_focus_pc)
    {
        // Minimal-but-precise PC-adjacent debug outputs (ordered for quick localization).
        // This avoids drowning in far-away signals when only PC/IR appear to change in PhysicsLab.
        if(probe_pc_path)
        {
            push_bus(output_pins, "pc_ctl", 8);
            push_bus(output_pins, "pc_next_ctl", 8);
        }
        push_bus(output_pins, "pc_next", 8);
        output_pins.push_back("pc_we");
        push_bus(output_pins, "rom_data", 16);
        push_bus(output_pins, "ir", 16);
        push_bus(output_pins, "opcode", 4);
        push_bus(output_pins, "imm8", 8);

        // Note: export_extern_mode is already forced to pc_only above when export_focus_pc is set.
    }

    if(export_extern_mode == extern_mode::pc_only)
    {
        // PC-adjacent link probes (start here when PhysicsLab behavior diverges).
        push_bus(output_pins, "extern_rom_addr", 8);
        push_bus(output_pins, "extern_ir_d", 16);
        push_bus(output_pins, "extern_pc8_d", 8);
        output_pins.push_back("extern_pc8_we");
    }
    else if(export_extern_mode == extern_mode::full)
    {
        // 10 "extern" groups: link-boundary probes (module port-side signals).
        push_bus(output_pins, "extern_rom_addr", 8);
        push_bus(output_pins, "extern_ir_d", 16);
        push_bus(output_pins, "extern_ctl_opcode", 4);
        push_bus(output_pins, "extern_ctl_pc", 8);
        push_bus(output_pins, "extern_ctl_pc_next", 8);
        push_bus(output_pins, "extern_pc8_d", 8);
        output_pins.push_back("extern_pc8_we");
        output_pins.push_back("extern_rf_we");
        push_bus(output_pins, "extern_rf_waddr", 2);
        push_bus(output_pins, "extern_rf_raddr_a", 2);
        push_bus(output_pins, "extern_rf_raddr_b", 2);
    }
    if(export_debug_pins && !export_focus_pc)
    {
        // Keep groups meaningful (by module/layer), but feel free to add/remove as needed.
        if(probe_pc_path)
        {
            push_bus(output_pins, "pc_ctl", 8);
            push_bus(output_pins, "pc_next_ctl", 8);
        }
        push_bus(output_pins, "pc_next", 8);
        push_bus(output_pins, "rom_data", 16);
        push_bus(output_pins, "ir", 16);

        push_bus(output_pins, "opcode", 4);
        push_bus(output_pins, "reg_dst", 2);
        push_bus(output_pins, "reg_src", 2);
        push_bus(output_pins, "imm8", 8);
        push_bus(output_pins, "imm16", 16);

        output_pins.push_back("pc_we");
        output_pins.push_back("reg_we");
        output_pins.push_back("alu_b_sel");
        output_pins.push_back("flags_we_z");
        output_pins.push_back("flags_we_c");
        output_pins.push_back("flags_we_s");

        push_bus(output_pins, "rf_waddr", 2);
        push_bus(output_pins, "rf_raddr_a", 2);
        push_bus(output_pins, "rf_raddr_b", 2);
        push_bus(output_pins, "rf_rdata_a", 16);
        push_bus(output_pins, "rf_rdata_b", 16);

        push_bus(output_pins, "alu_op", 3);
        push_bus(output_pins, "alu_b", 16);
        push_bus(output_pins, "alu_y", 16);
        output_pins.push_back("alu_zf");
        output_pins.push_back("alu_cf");
        output_pins.push_back("alu_sf");
        output_pins.push_back("flag_z");
        output_pins.push_back("flag_c");
        output_pins.push_back("flag_s");
    }

    std::unordered_map<std::string, ::phy_engine::model::node_t*> node_by_pin{};
    node_by_pin["clk"] = &nclk;
    node_by_pin["rst_n"] = &nrstn;
    node_by_pin["halt"] = &n_halt;
    bind_bus(node_by_pin, "pc", pc);
    bind_bus(node_by_pin, "dbg_r0", dbg_r0);
    bind_bus(node_by_pin, "dbg_r1", dbg_r1);
    bind_bus(node_by_pin, "dbg_r2", dbg_r2);
    bind_bus(node_by_pin, "dbg_r3", dbg_r3);
    if(export_extern_mode == extern_mode::pc_only)
    {
        bind_bus(node_by_pin, "extern_rom_addr", ext_rom_addr);
        bind_bus(node_by_pin, "extern_ir_d", ext_ir_d);
        bind_bus(node_by_pin, "extern_pc8_d", ext_pc8_d);
        node_by_pin["extern_pc8_we"] = ext_pc8_we;
    }
    else if(export_extern_mode == extern_mode::full)
    {
        bind_bus(node_by_pin, "extern_rom_addr", ext_rom_addr);
        bind_bus(node_by_pin, "extern_ir_d", ext_ir_d);
        bind_bus(node_by_pin, "extern_ctl_opcode", ext_ctl_opcode);
        bind_bus(node_by_pin, "extern_ctl_pc", ext_ctl_pc);
        bind_bus(node_by_pin, "extern_ctl_pc_next", ext_ctl_pc_next);
        bind_bus(node_by_pin, "extern_pc8_d", ext_pc8_d);
        node_by_pin["extern_pc8_we"] = ext_pc8_we;
        node_by_pin["extern_rf_we"] = ext_rf_we;
        bind_bus(node_by_pin, "extern_rf_waddr", ext_rf_waddr);
        bind_bus(node_by_pin, "extern_rf_raddr_a", ext_rf_raddr_a);
        bind_bus(node_by_pin, "extern_rf_raddr_b", ext_rf_raddr_b);
    }
    if(export_debug_pins || export_focus_pc)
    {
        if(probe_pc_path)
        {
            bind_bus(node_by_pin, "pc_ctl", pc_ctl);
            bind_bus(node_by_pin, "pc_next_ctl", pc_next_ctl);
        }
        bind_bus(node_by_pin, "pc_next", pc_next);
        bind_bus(node_by_pin, "rom_data", rom_data);
        bind_bus(node_by_pin, "ir", ir);

        bind_bus(node_by_pin, "opcode", opcode);
        bind_bus(node_by_pin, "reg_dst", reg_dst);
        bind_bus(node_by_pin, "reg_src", reg_src);
        bind_bus(node_by_pin, "imm8", imm8);
        bind_bus(node_by_pin, "imm16", imm16);

        node_by_pin["pc_we"] = &n_pc_we;
        node_by_pin["reg_we"] = &n_reg_we;
        node_by_pin["alu_b_sel"] = &n_alu_b_sel;
        node_by_pin["flags_we_z"] = &n_flags_we_z;
        node_by_pin["flags_we_c"] = &n_flags_we_c;
        node_by_pin["flags_we_s"] = &n_flags_we_s;

        bind_bus(node_by_pin, "rf_waddr", rf_waddr);
        bind_bus(node_by_pin, "rf_raddr_a", rf_raddr_a);
        bind_bus(node_by_pin, "rf_raddr_b", rf_raddr_b);
        bind_bus(node_by_pin, "rf_rdata_a", rf_rdata_a);
        bind_bus(node_by_pin, "rf_rdata_b", rf_rdata_b);

        bind_bus(node_by_pin, "alu_op", alu_op);
        bind_bus(node_by_pin, "alu_b", alu_b);
        bind_bus(node_by_pin, "alu_y", alu_y);
        node_by_pin["alu_zf"] = &n_alu_zf;
        node_by_pin["alu_cf"] = &n_alu_cf;
        node_by_pin["alu_sf"] = &n_alu_sf;
        node_by_pin["flag_z"] = &n_flag_z;
        node_by_pin["flag_c"] = &n_flag_c;
        node_by_pin["flag_s"] = &n_flag_s;
    }

    bool const export_pins = (std::getenv("PHY_ENGINE_TRACE_0026_EXPORT_SKIP_PINS") == nullptr);
    if(export_pins)
    {
        add_pin_outputs(nl, input_pins, node_by_pin);
        add_pin_outputs(nl, output_pins, node_by_pin);
    }

    // Convert to PhysicsLab experiment with 3D coordinates + wires.
    ::phy_engine::phy_lab_wrapper::pe_to_pl::options popt{};
    popt.fixed_pos = {0.0, 0.0, 0.0};
    // Use native coordinates so IO spans the full [-1,1] range as requested; PhysicsLab stores positions as "x,z,y".
    popt.element_xyz_coords = false;
    popt.generate_wires = true;
    popt.keep_pl_macros = true;

    auto const input_groups = make_groups(input_pins);
    auto const output_groups = make_groups(output_pins);
    std::unordered_set<std::string> all_pins{};
    all_pins.reserve(input_pins.size() + output_pins.size());
    for(auto const& s : input_pins) { all_pins.insert(s); }
    for(auto const& s : output_pins) { all_pins.insert(s); }

    popt.element_placer = [&](::phy_engine::phy_lab_wrapper::pe_to_pl::options::placement_context const& ctx)
        -> std::optional<position> {
        // All pins are exported as "Logic Output". Place them by name membership.
        std::string_view const pn = ctx.pe_instance_name;
        if(pn.empty()) { return std::nullopt; }

        std::string s(pn);
        if(all_pins.find(s) == all_pins.end()) { return std::nullopt; }

        auto const base = base_name(s);
        std::size_t bit{};
        if(auto idx = parse_bit_index(s, base)) { bit = *idx; }

        // IO regions (z fixed at 0.0 for pins).
        double const in_y_min = extent * third;
        double const in_y_max = extent;
        double const out_y_min = -extent;
        double const out_y_max = -extent * third;

        if(input_groups.row_by_base.find(base) != input_groups.row_by_base.end())
        {
            auto const row = input_groups.row_by_base.at(base);
            auto const nrows = std::max<std::size_t>(1, input_groups.order.size());
            auto const y = row_center_y(row, nrows, in_y_min, in_y_max);
            auto const width = input_groups.width_by_base.at(base);
            auto const x = x_for_bit_lsb_right(bit, width, -extent, extent);
            return position{x, y, 0.0};
        }

        if(output_groups.row_by_base.find(base) != output_groups.row_by_base.end())
        {
            auto const row = output_groups.row_by_base.at(base);
            auto const nrows = std::max<std::size_t>(1, output_groups.order.size());
            // Arrange output groups in multiple columns to keep pins visible for debugging.
            // 1 = old behavior. Recommend 2..6 when exporting lots of debug pins.
            int ncols = env_i32("PHY_ENGINE_TRACE_0026_EXPORT_OUTPUT_COLS", 1);
            if(ncols < 1) { ncols = 1; }
            if(static_cast<std::size_t>(ncols) > nrows) { ncols = static_cast<int>(nrows); }

            auto const rows_per_col = (nrows + static_cast<std::size_t>(ncols) - 1) / static_cast<std::size_t>(ncols);
            auto const col = row / rows_per_col;
            auto const row_in_col = row - col * rows_per_col;

            auto const y = row_center_y(row_in_col, rows_per_col, out_y_min, out_y_max);
            auto const width = output_groups.width_by_base.at(base);

            double const gap = 0.06;  // between columns
            double const total = 2.0 * extent;
            double const avail = total - gap * static_cast<double>(ncols - 1);
            double const col_w = avail / static_cast<double>(ncols);
            double const x_min = -extent + static_cast<double>(col) * (col_w + gap);
            double const x_max = x_min + col_w;

            auto const x = x_for_bit_lsb_right(bit, width, x_min, x_max);
            return position{x, y, 0.0};
        }

        return std::nullopt;
    };

    auto r = ::phy_engine::phy_lab_wrapper::pe_to_pl::convert(nl, popt);
    if(!r.warnings.empty())
    {
        std::unordered_set<std::string> uniq{};
        for(auto const& w : r.warnings)
        {
            if(uniq.insert(w).second) { std::fprintf(stderr, "[pe_to_pl] %s\n", w.c_str()); }
        }
    }

    // Fix IO pins (do not participate in layout).
    for(auto const& e : r.ex.elements())
    {
        if(is_named_pin_element(e, all_pins))
        {
            r.ex.get_element(e.identifier()).set_participate_in_layout(false);
        }
    }

    if(std::getenv("PHY_ENGINE_TRACE_0026_EXPORT_VALIDATE_PINS") != nullptr)
    {
        validate_exported_pin_labels(r.ex, all_pins);
        std::fprintf(stderr, "[export] pin labels validated: %zu\n", all_pins.size());
    }

    if(std::getenv("PHY_ENGINE_TRACE_0026_EXPORT_LAYERS") != nullptr)
    {
        std::fprintf(stderr, "[export] layers=%zu\n", layers.size());
        for(std::size_t i{}; i < layers.size() && i < 10; ++i)
        {
            std::fprintf(stderr, "  [layer %02zu] %s models=%zu\n", i, layers[i].name.c_str(), layers[i].pe_models.size());
        }
        if(layers.size() > 10) { std::fprintf(stderr, "  ... (%zu more)\n", layers.size() - 10); }
    }

    // Per-module 3D layout: stack each synthesized module on its own Z plane.
    ::phy_engine::phy_lab_wrapper::auto_layout::options aopt{};
    aopt.layout_mode = ::phy_engine::phy_lab_wrapper::auto_layout::mode::hierarchical;
    aopt.respect_fixed_elements = false;  // do not treat other layers as obstacles
    aopt.small_element = {1, 1};
    aopt.big_element = {2, 2};
    aopt.margin_x = 1e-6;
    aopt.margin_y = 1e-6;
    aopt.step_x = layout_step;
    aopt.step_y = layout_step;

    // Collect element ids for each layer (PE-model set -> PL element ids).
    std::vector<std::vector<std::string>> layer_element_ids{};
    layer_element_ids.reserve(layers.size());
    for(auto const& lay : layers)
    {
        std::vector<std::string> ids{};
        ids.reserve(lay.pe_models.size());
        for(auto const* m : lay.pe_models)
        {
            auto it = r.element_by_pe_model.find(m);
            if(it != r.element_by_pe_model.end()) { ids.push_back(it->second); }
        }
        layer_element_ids.push_back(std::move(ids));
    }

    auto set_participation = [&](std::vector<std::string> const& allow_ids) {
        std::unordered_set<std::string> allow{};
        allow.reserve(allow_ids.size());
        for(auto const& id : allow_ids) { allow.insert(id); }
        for(auto const& e : r.ex.elements())
        {
            auto const id = e.identifier();
            if(is_named_pin_element(e, all_pins))
            {
                r.ex.get_element(id).set_participate_in_layout(false);
                continue;
            }
            r.ex.get_element(id).set_participate_in_layout(allow.find(id) != allow.end());
        }
    };

    for(std::size_t i{}; i < layer_element_ids.size(); ++i)
    {
        double const z = z_step * static_cast<double>(i + 1);  // start above IO plane
        set_participation(layer_element_ids[i]);
        // Run layout on this layer.
        ::phy_engine::phy_lab_wrapper::auto_layout::stats st{};
        for(int attempt = 0; attempt < 8; ++attempt)
        {
            st = ::phy_engine::phy_lab_wrapper::auto_layout::layout(r.ex,
                                                                    position{-extent, -extent * third, 0.0},
                                                                    position{extent, extent * third, 0.0},
                                                                    z,
                                                                    aopt);
            if(st.skipped == 0) { break; }
            aopt.step_x = std::max(aopt.step_x * 0.9, layout_min_step);
            aopt.step_y = std::max(aopt.step_y * 0.9, layout_min_step);
        }
    }

    if(std::getenv("PHY_ENGINE_TRACE_0026_EXPORT_VALIDATE_LAYOUT") != nullptr)
    {
        auto root = r.ex.to_plsav_json();
        validate_layout_basic_plsav_json(root, all_pins, extent, third, z_step);
        std::fprintf(stderr, "[export] layout validated\n");
    }

    // Save.
    // Keep numbers short to shrink .sav size (layout grid is at most 0.001 anyway).
    r.ex.set_xyz_precision(2);
    auto const out_path = std::filesystem::path("x86_16_multi_module_3d.sav");
    // Keep the .sav small for sharing/publishing.
    r.ex.save(out_path, -1);
    if(!std::filesystem::exists(out_path))
    {
        std::fprintf(stderr, "error: failed to write %s\n", out_path.string().c_str());
        return 2;
    }
    std::fprintf(stderr, "wrote %s\n", out_path.string().c_str());
    return 0;
}
