Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 11:23:42 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.556       -4.776                     32                 1080        0.024        0.000                      0                 1080        3.750        0.000                       0                   424  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.556       -4.776                     32                 1076        0.024        0.000                      0                 1076        3.750        0.000                       0                   424  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.991        0.000                      0                    4        1.007        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           32  Failing Endpoints,  Worst Slack       -0.556ns,  Total Violation       -4.776ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 2.646ns (26.567%)  route 7.314ns (73.433%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.456     5.596 r  sm/D_states_q_reg[7]/Q
                         net (fo=216, routed)         1.147     6.743    sm/Q[0]
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.867 r  sm/ram_reg_i_277/O
                         net (fo=2, routed)           0.884     7.752    sm/ram_reg_i_277_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.876 r  sm/ram_reg_i_207/O
                         net (fo=24, routed)          1.120     8.996    sm/ram_reg_i_207_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.120 f  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.942    10.062    sm/ram_reg_i_108_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.186 f  sm/ram_reg_i_37/O
                         net (fo=8, routed)           0.701    10.887    sm/M_alum_a[3]
    SLICE_X49Y51         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  sm/D_alu_buffer_q[0]_i_29/O
                         net (fo=2, routed)           0.971    11.982    sm/D_alu_buffer_q[0]_i_29_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.502 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.502    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.731 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.450    13.182    sm/alum/data6
    SLICE_X50Y54         LUT5 (Prop_lut5_I1_O)        0.310    13.492 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.492    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    13.706 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.497    14.203    sm/M_alum_out[0]
    SLICE_X50Y54         LUT5 (Prop_lut5_I1_O)        0.297    14.500 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.599    15.100    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.482    14.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.543    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -15.100    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 2.646ns (26.960%)  route 7.168ns (73.040%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.456     5.596 r  sm/D_states_q_reg[7]/Q
                         net (fo=216, routed)         1.147     6.743    sm/Q[0]
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.867 r  sm/ram_reg_i_277/O
                         net (fo=2, routed)           0.884     7.752    sm/ram_reg_i_277_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.876 r  sm/ram_reg_i_207/O
                         net (fo=24, routed)          1.120     8.996    sm/ram_reg_i_207_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.120 f  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.942    10.062    sm/ram_reg_i_108_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.186 f  sm/ram_reg_i_37/O
                         net (fo=8, routed)           0.701    10.887    sm/M_alum_a[3]
    SLICE_X49Y51         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  sm/D_alu_buffer_q[0]_i_29/O
                         net (fo=2, routed)           0.971    11.982    sm/D_alu_buffer_q[0]_i_29_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.502 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.502    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.731 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.450    13.182    sm/alum/data6
    SLICE_X50Y54         LUT5 (Prop_lut5_I1_O)        0.310    13.492 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.492    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    13.706 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.359    14.065    sm/M_alum_out[0]
    SLICE_X48Y54         LUT5 (Prop_lut5_I1_O)        0.297    14.362 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.592    14.954    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.482    14.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.123ns  (logic 2.646ns (26.138%)  route 7.477ns (73.862%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.456     5.596 r  sm/D_states_q_reg[7]/Q
                         net (fo=216, routed)         1.147     6.743    sm/Q[0]
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.867 r  sm/ram_reg_i_277/O
                         net (fo=2, routed)           0.884     7.752    sm/ram_reg_i_277_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.876 r  sm/ram_reg_i_207/O
                         net (fo=24, routed)          1.120     8.996    sm/ram_reg_i_207_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.120 f  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.942    10.062    sm/ram_reg_i_108_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.186 f  sm/ram_reg_i_37/O
                         net (fo=8, routed)           0.701    10.887    sm/M_alum_a[3]
    SLICE_X49Y51         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  sm/D_alu_buffer_q[0]_i_29/O
                         net (fo=2, routed)           0.971    11.982    sm/D_alu_buffer_q[0]_i_29_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.502 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.502    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.731 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.450    13.182    sm/alum/data6
    SLICE_X50Y54         LUT5 (Prop_lut5_I1_O)        0.310    13.492 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.492    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    13.706 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.501    14.207    sm/M_alum_out[0]
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.297    14.504 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.760    15.263    L_reg/D[0]
    SLICE_X49Y52         FDRE                                         r  L_reg/D_registers_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.442    14.846    L_reg/clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  L_reg/D_registers_q_reg[6][0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X49Y52         FDRE (Setup_fdre_C_D)       -0.071    14.998    L_reg/D_registers_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -15.263    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.983ns  (logic 1.805ns (18.081%)  route 8.178ns (81.919%))
  Logic Levels:           9  (LUT2=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=216, routed)         1.619     7.215    sm/Q[0]
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.339 f  sm/D_registers_q[7][12]_i_52/O
                         net (fo=4, routed)           0.969     8.308    sm/D_registers_q[7][12]_i_52_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.635     9.067    sm/ram_reg_i_163_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     9.191 r  sm/ram_reg_i_65/O
                         net (fo=46, routed)          0.796     9.987    sm/M_sm_ra1[2]
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    10.111 r  sm/ram_reg_i_42/O
                         net (fo=16, routed)          1.043    11.155    sm/M_alum_a[0]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.149    11.304 r  sm/D_states_q[5]_i_16/O
                         net (fo=5, routed)           0.486    11.789    L_reg/D_states_q[5]_i_4
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.332    12.121 f  L_reg/D_states_q[5]_i_9/O
                         net (fo=6, routed)           0.322    12.443    L_reg/D_states_q[5]_i_16
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.567 f  L_reg/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.431    12.998    sm/D_states_q_reg[0]_rep__1_3
    SLICE_X53Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.122 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.756    13.878    sm/D_states_q[7]_i_5_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  sm/D_states_q[7]_i_1/O
                         net (fo=25, routed)          1.121    15.123    sm/D_states_q[7]_i_1_n_0
    SLICE_X45Y52         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.439    14.843    sm/clk_IBUF_BUFG
    SLICE_X45Y52         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X45Y52         FDSE (Setup_fdse_C_CE)      -0.205    14.875    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.983ns  (logic 1.805ns (18.081%)  route 8.178ns (81.919%))
  Logic Levels:           9  (LUT2=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=216, routed)         1.619     7.215    sm/Q[0]
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.339 f  sm/D_registers_q[7][12]_i_52/O
                         net (fo=4, routed)           0.969     8.308    sm/D_registers_q[7][12]_i_52_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.635     9.067    sm/ram_reg_i_163_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     9.191 r  sm/ram_reg_i_65/O
                         net (fo=46, routed)          0.796     9.987    sm/M_sm_ra1[2]
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    10.111 r  sm/ram_reg_i_42/O
                         net (fo=16, routed)          1.043    11.155    sm/M_alum_a[0]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.149    11.304 r  sm/D_states_q[5]_i_16/O
                         net (fo=5, routed)           0.486    11.789    L_reg/D_states_q[5]_i_4
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.332    12.121 f  L_reg/D_states_q[5]_i_9/O
                         net (fo=6, routed)           0.322    12.443    L_reg/D_states_q[5]_i_16
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.567 f  L_reg/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.431    12.998    sm/D_states_q_reg[0]_rep__1_3
    SLICE_X53Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.122 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.756    13.878    sm/D_states_q[7]_i_5_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  sm/D_states_q[7]_i_1/O
                         net (fo=25, routed)          1.121    15.123    sm/D_states_q[7]_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.439    14.843    sm/clk_IBUF_BUFG
    SLICE_X45Y52         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X45Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.875    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.983ns  (logic 1.805ns (18.081%)  route 8.178ns (81.919%))
  Logic Levels:           9  (LUT2=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=216, routed)         1.619     7.215    sm/Q[0]
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.339 f  sm/D_registers_q[7][12]_i_52/O
                         net (fo=4, routed)           0.969     8.308    sm/D_registers_q[7][12]_i_52_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.635     9.067    sm/ram_reg_i_163_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     9.191 r  sm/ram_reg_i_65/O
                         net (fo=46, routed)          0.796     9.987    sm/M_sm_ra1[2]
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    10.111 r  sm/ram_reg_i_42/O
                         net (fo=16, routed)          1.043    11.155    sm/M_alum_a[0]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.149    11.304 r  sm/D_states_q[5]_i_16/O
                         net (fo=5, routed)           0.486    11.789    L_reg/D_states_q[5]_i_4
    SLICE_X51Y57         LUT2 (Prop_lut2_I1_O)        0.332    12.121 f  L_reg/D_states_q[5]_i_9/O
                         net (fo=6, routed)           0.322    12.443    L_reg/D_states_q[5]_i_16
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.567 f  L_reg/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.431    12.998    sm/D_states_q_reg[0]_rep__1_3
    SLICE_X53Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.122 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.756    13.878    sm/D_states_q[7]_i_5_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    14.002 r  sm/D_states_q[7]_i_1/O
                         net (fo=25, routed)          1.121    15.123    sm/D_states_q[7]_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.439    14.843    sm/clk_IBUF_BUFG
    SLICE_X45Y52         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X45Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.875    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 2.646ns (26.173%)  route 7.464ns (73.827%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.456     5.596 r  sm/D_states_q_reg[7]/Q
                         net (fo=216, routed)         1.147     6.743    sm/Q[0]
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.867 r  sm/ram_reg_i_277/O
                         net (fo=2, routed)           0.884     7.752    sm/ram_reg_i_277_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.876 r  sm/ram_reg_i_207/O
                         net (fo=24, routed)          1.120     8.996    sm/ram_reg_i_207_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.120 f  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.942    10.062    sm/ram_reg_i_108_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.186 f  sm/ram_reg_i_37/O
                         net (fo=8, routed)           0.701    10.887    sm/M_alum_a[3]
    SLICE_X49Y51         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  sm/D_alu_buffer_q[0]_i_29/O
                         net (fo=2, routed)           0.971    11.982    sm/D_alu_buffer_q[0]_i_29_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.502 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.502    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.731 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.450    13.182    sm/alum/data6
    SLICE_X50Y54         LUT5 (Prop_lut5_I1_O)        0.310    13.492 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.492    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    13.706 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.501    14.207    sm/M_alum_out[0]
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.297    14.504 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.746    15.250    L_reg/D[0]
    SLICE_X50Y53         FDRE                                         r  L_reg/D_registers_q_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.442    14.846    L_reg/clk_IBUF_BUFG
    SLICE_X50Y53         FDRE                                         r  L_reg/D_registers_q_reg[7][0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)       -0.058    15.011    L_reg/D_registers_q_reg[7][0]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -15.250    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 2.051ns (21.326%)  route 7.567ns (78.674%))
  Logic Levels:           9  (CARRY4=1 LUT2=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.456     5.596 f  sm/D_states_q_reg[7]/Q
                         net (fo=216, routed)         1.619     7.215    sm/Q[0]
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.124     7.339 f  sm/D_registers_q[7][12]_i_52/O
                         net (fo=4, routed)           0.969     8.308    sm/D_registers_q[7][12]_i_52_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.432 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.635     9.067    sm/ram_reg_i_163_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124     9.191 r  sm/ram_reg_i_65/O
                         net (fo=46, routed)          0.796     9.987    sm/M_sm_ra1[2]
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.124    10.111 r  sm/ram_reg_i_42/O
                         net (fo=16, routed)          0.889    11.000    sm/M_alum_a[0]
    SLICE_X47Y52         LUT2 (Prop_lut2_I0_O)        0.124    11.124 r  sm/ram_reg_i_222/O
                         net (fo=1, routed)           0.000    11.124    sm/ram_reg_i_222_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.548 r  sm/ram_reg_i_104/O[1]
                         net (fo=1, routed)           0.767    12.316    sm/alum/data1[1]
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.303    12.619 r  sm/ram_reg_i_115/O
                         net (fo=1, routed)           0.424    13.043    sm/ram_reg_i_115_n_0
    SLICE_X41Y54         LUT2 (Prop_lut2_I0_O)        0.124    13.167 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.599    13.766    sm/M_alum_out[1]
    SLICE_X40Y55         LUT5 (Prop_lut5_I1_O)        0.124    13.890 r  sm/ram_reg_i_12/O
                         net (fo=1, routed)           0.867    14.758    brams/bram1/ADDRARDADDR[1]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.482    14.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.758    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.187ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.048ns  (logic 2.646ns (26.334%)  route 7.402ns (73.666%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.456     5.596 r  sm/D_states_q_reg[7]/Q
                         net (fo=216, routed)         1.147     6.743    sm/Q[0]
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.867 r  sm/ram_reg_i_277/O
                         net (fo=2, routed)           0.884     7.752    sm/ram_reg_i_277_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.876 r  sm/ram_reg_i_207/O
                         net (fo=24, routed)          1.120     8.996    sm/ram_reg_i_207_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.120 f  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.942    10.062    sm/ram_reg_i_108_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.186 f  sm/ram_reg_i_37/O
                         net (fo=8, routed)           0.701    10.887    sm/M_alum_a[3]
    SLICE_X49Y51         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  sm/D_alu_buffer_q[0]_i_29/O
                         net (fo=2, routed)           0.971    11.982    sm/D_alu_buffer_q[0]_i_29_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.502 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.502    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.731 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.450    13.182    sm/alum/data6
    SLICE_X50Y54         LUT5 (Prop_lut5_I1_O)        0.310    13.492 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.492    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    13.706 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.501    14.207    sm/M_alum_out[0]
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.297    14.504 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.684    15.188    L_reg/D[0]
    SLICE_X48Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.441    14.845    L_reg/clk_IBUF_BUFG
    SLICE_X48Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][0]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)       -0.067    15.001    L_reg/D_registers_q_reg[3][0]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -15.188    
  -------------------------------------------------------------------
                         slack                                 -0.187    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 2.646ns (26.350%)  route 7.396ns (73.650%))
  Logic Levels:           10  (CARRY4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.456     5.596 r  sm/D_states_q_reg[7]/Q
                         net (fo=216, routed)         1.147     6.743    sm/Q[0]
    SLICE_X47Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.867 r  sm/ram_reg_i_277/O
                         net (fo=2, routed)           0.884     7.752    sm/ram_reg_i_277_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.876 r  sm/ram_reg_i_207/O
                         net (fo=24, routed)          1.120     8.996    sm/ram_reg_i_207_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.120 f  sm/ram_reg_i_108/O
                         net (fo=1, routed)           0.942    10.062    sm/ram_reg_i_108_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.186 f  sm/ram_reg_i_37/O
                         net (fo=8, routed)           0.701    10.887    sm/M_alum_a[3]
    SLICE_X49Y51         LUT6 (Prop_lut6_I4_O)        0.124    11.011 r  sm/D_alu_buffer_q[0]_i_29/O
                         net (fo=2, routed)           0.971    11.982    sm/D_alu_buffer_q[0]_i_29_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.502 r  sm/D_alu_buffer_q_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.502    sm/D_alu_buffer_q_reg[0]_i_11_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.731 r  sm/D_alu_buffer_q_reg[0]_i_7/CO[2]
                         net (fo=1, routed)           0.450    13.182    sm/alum/data6
    SLICE_X50Y54         LUT5 (Prop_lut5_I1_O)        0.310    13.492 r  sm/D_alu_buffer_q[0]_i_4/O
                         net (fo=1, routed)           0.000    13.492    sm/D_alu_buffer_q[0]_i_4_n_0
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    13.706 r  sm/D_alu_buffer_q_reg[0]_i_2/O
                         net (fo=4, routed)           0.501    14.207    sm/M_alum_out[0]
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.297    14.504 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.678    15.182    L_reg/D[0]
    SLICE_X49Y54         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.441    14.845    L_reg/clk_IBUF_BUFG
    SLICE_X49Y54         FDRE                                         r  L_reg/D_registers_q_reg[2][0]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y54         FDRE (Setup_fdre_C_D)       -0.067    15.001    L_reg/D_registers_q_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -15.182    
  -------------------------------------------------------------------
                         slack                                 -0.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.517    
    SLICE_X38Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.517    
    SLICE_X38Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.517    
    SLICE_X38Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.851    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y59         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.517    
    SLICE_X38Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.842    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.773    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.842    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y56         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.773    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y53   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y54   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y54   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y56   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y59   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.580ns (12.701%)  route 3.987ns (87.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=113, routed)         3.211     8.809    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.775     9.709    fifo_reset_cond/AS[0]
    SLICE_X38Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X38Y58         FDPE (Recov_fdpe_C_PRE)     -0.361    14.700    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.580ns (12.701%)  route 3.987ns (87.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=113, routed)         3.211     8.809    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.775     9.709    fifo_reset_cond/AS[0]
    SLICE_X38Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X38Y58         FDPE (Recov_fdpe_C_PRE)     -0.361    14.700    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.580ns (12.701%)  route 3.987ns (87.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=113, routed)         3.211     8.809    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.775     9.709    fifo_reset_cond/AS[0]
    SLICE_X38Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X38Y58         FDPE (Recov_fdpe_C_PRE)     -0.361    14.700    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 0.580ns (12.701%)  route 3.987ns (87.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=113, routed)         3.211     8.809    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.775     9.709    fifo_reset_cond/AS[0]
    SLICE_X38Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X38Y58         FDPE (Recov_fdpe_C_PRE)     -0.361    14.700    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  4.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.187%)  route 0.783ns (80.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.499     2.146    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.284     2.475    fifo_reset_cond/AS[0]
    SLICE_X38Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X38Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.468    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.187%)  route 0.783ns (80.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.499     2.146    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.284     2.475    fifo_reset_cond/AS[0]
    SLICE_X38Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X38Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.468    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.187%)  route 0.783ns (80.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.499     2.146    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.284     2.475    fifo_reset_cond/AS[0]
    SLICE_X38Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X38Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.468    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.186ns (19.187%)  route 0.783ns (80.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=113, routed)         0.499     2.146    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.045     2.191 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.284     2.475    fifo_reset_cond/AS[0]
    SLICE_X38Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.828     2.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X38Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X38Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.468    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  1.007    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.984ns  (logic 11.180ns (31.958%)  route 23.804ns (68.042%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.166     6.760    L_reg/D_registers_q_reg[3][9]_0[7]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.150     6.910 f  L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.017     7.927    L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.322     8.249 f  L_reg/L_247e2b82_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.999     9.248    L_reg/L_247e2b82_remainder0__0_carry_i_18__0_n_0
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.354     9.602 f  L_reg/L_247e2b82_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.863    10.466    L_reg/L_247e2b82_remainder0__0_carry_i_12__0_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.326    10.792 f  L_reg/L_247e2b82_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.948    11.740    L_reg/L_247e2b82_remainder0__0_carry_i_14__0_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.864 f  L_reg/L_247e2b82_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.828    12.692    L_reg/L_247e2b82_remainder0__0_carry_i_10__0_n_0
    SLICE_X49Y42         LUT2 (Prop_lut2_I1_O)        0.152    12.844 r  L_reg/L_247e2b82_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.342    13.186    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.950 f  bseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.951    14.900    L_reg/L_247e2b82_remainder0_1[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I1_O)        0.302    15.202 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.996    16.198    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.152    16.350 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.792    17.142    L_reg/i__carry_i_31__0_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.468 r  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.163    18.631    L_reg/i__carry_i_14__2_n_0
    SLICE_X46Y38         LUT2 (Prop_lut2_I0_O)        0.150    18.781 f  L_reg/i__carry_i_9__2/O
                         net (fo=4, routed)           0.875    19.656    L_reg/i__carry_i_9__2_n_0
    SLICE_X47Y38         LUT4 (Prop_lut4_I3_O)        0.328    19.984 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.529    20.514    bseg_driver/decimal_renderer/i__carry_i_10__0[2]
    SLICE_X44Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.899 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.899    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.013 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.013    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.252 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.400    22.651    L_reg/L_247e2b82_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y38         LUT5 (Prop_lut5_I1_O)        0.302    22.953 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          1.022    23.975    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.152    24.127 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.985    25.112    L_reg/i__carry_i_12__1_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.326    25.438 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.821    26.259    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124    26.383 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.669    27.052    L_reg/i__carry_i_9__1_n_0
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.124    27.176 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.520    27.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X41Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.081 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.508 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.134    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.306    29.440 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    29.719    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    29.843 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.885    30.728    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124    30.852 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.573    31.425    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.549 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.976    32.525    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124    32.649 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.150    33.799    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I2_O)        0.153    33.952 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.428    36.381    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    40.122 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.122    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.956ns  (logic 10.954ns (31.336%)  route 24.002ns (68.664%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=2 LUT4=4 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.166     6.760    L_reg/D_registers_q_reg[3][9]_0[7]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.150     6.910 f  L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.017     7.927    L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.322     8.249 f  L_reg/L_247e2b82_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.999     9.248    L_reg/L_247e2b82_remainder0__0_carry_i_18__0_n_0
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.354     9.602 f  L_reg/L_247e2b82_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.863    10.466    L_reg/L_247e2b82_remainder0__0_carry_i_12__0_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.326    10.792 f  L_reg/L_247e2b82_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.948    11.740    L_reg/L_247e2b82_remainder0__0_carry_i_14__0_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.864 f  L_reg/L_247e2b82_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.828    12.692    L_reg/L_247e2b82_remainder0__0_carry_i_10__0_n_0
    SLICE_X49Y42         LUT2 (Prop_lut2_I1_O)        0.152    12.844 r  L_reg/L_247e2b82_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.342    13.186    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.950 f  bseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.951    14.900    L_reg/L_247e2b82_remainder0_1[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I1_O)        0.302    15.202 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.996    16.198    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.152    16.350 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.792    17.142    L_reg/i__carry_i_31__0_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.468 r  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.163    18.631    L_reg/i__carry_i_14__2_n_0
    SLICE_X46Y38         LUT2 (Prop_lut2_I0_O)        0.150    18.781 f  L_reg/i__carry_i_9__2/O
                         net (fo=4, routed)           0.875    19.656    L_reg/i__carry_i_9__2_n_0
    SLICE_X47Y38         LUT4 (Prop_lut4_I3_O)        0.328    19.984 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.529    20.514    bseg_driver/decimal_renderer/i__carry_i_10__0[2]
    SLICE_X44Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.899 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.899    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.013 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.013    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.252 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.400    22.651    L_reg/L_247e2b82_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y38         LUT5 (Prop_lut5_I1_O)        0.302    22.953 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          1.022    23.975    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.152    24.127 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.985    25.112    L_reg/i__carry_i_12__1_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.326    25.438 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.821    26.259    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124    26.383 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.669    27.052    L_reg/i__carry_i_9__1_n_0
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.124    27.176 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.520    27.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X41Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.081 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.508 f  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.134    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.306    29.440 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    29.719    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    29.843 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.885    30.728    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124    30.852 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.573    31.425    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.549 f  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.976    32.525    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124    32.649 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.201    33.850    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y37         LUT3 (Prop_lut3_I1_O)        0.124    33.974 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.576    36.550    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.094 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.094    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.907ns  (logic 10.954ns (31.381%)  route 23.953ns (68.619%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.166     6.760    L_reg/D_registers_q_reg[3][9]_0[7]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.150     6.910 f  L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.017     7.927    L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.322     8.249 f  L_reg/L_247e2b82_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.999     9.248    L_reg/L_247e2b82_remainder0__0_carry_i_18__0_n_0
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.354     9.602 f  L_reg/L_247e2b82_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.863    10.466    L_reg/L_247e2b82_remainder0__0_carry_i_12__0_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.326    10.792 f  L_reg/L_247e2b82_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.948    11.740    L_reg/L_247e2b82_remainder0__0_carry_i_14__0_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.864 f  L_reg/L_247e2b82_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.828    12.692    L_reg/L_247e2b82_remainder0__0_carry_i_10__0_n_0
    SLICE_X49Y42         LUT2 (Prop_lut2_I1_O)        0.152    12.844 r  L_reg/L_247e2b82_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.342    13.186    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.950 f  bseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.951    14.900    L_reg/L_247e2b82_remainder0_1[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I1_O)        0.302    15.202 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.996    16.198    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.152    16.350 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.792    17.142    L_reg/i__carry_i_31__0_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.468 r  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.163    18.631    L_reg/i__carry_i_14__2_n_0
    SLICE_X46Y38         LUT2 (Prop_lut2_I0_O)        0.150    18.781 f  L_reg/i__carry_i_9__2/O
                         net (fo=4, routed)           0.875    19.656    L_reg/i__carry_i_9__2_n_0
    SLICE_X47Y38         LUT4 (Prop_lut4_I3_O)        0.328    19.984 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.529    20.514    bseg_driver/decimal_renderer/i__carry_i_10__0[2]
    SLICE_X44Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.899 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.899    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.013 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.013    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.252 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.400    22.651    L_reg/L_247e2b82_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y38         LUT5 (Prop_lut5_I1_O)        0.302    22.953 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          1.022    23.975    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.152    24.127 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.985    25.112    L_reg/i__carry_i_12__1_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.326    25.438 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.821    26.259    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124    26.383 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.669    27.052    L_reg/i__carry_i_9__1_n_0
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.124    27.176 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.520    27.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X41Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.081 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.508 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.134    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.306    29.440 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    29.719    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    29.843 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.885    30.728    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124    30.852 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.573    31.425    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.549 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.976    32.525    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124    32.649 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.150    33.799    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I1_O)        0.124    33.923 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.577    36.501    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    40.045 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.045    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.756ns  (logic 11.163ns (32.119%)  route 23.593ns (67.881%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.166     6.760    L_reg/D_registers_q_reg[3][9]_0[7]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.150     6.910 f  L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.017     7.927    L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.322     8.249 f  L_reg/L_247e2b82_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.999     9.248    L_reg/L_247e2b82_remainder0__0_carry_i_18__0_n_0
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.354     9.602 f  L_reg/L_247e2b82_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.863    10.466    L_reg/L_247e2b82_remainder0__0_carry_i_12__0_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.326    10.792 f  L_reg/L_247e2b82_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.948    11.740    L_reg/L_247e2b82_remainder0__0_carry_i_14__0_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.864 f  L_reg/L_247e2b82_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.828    12.692    L_reg/L_247e2b82_remainder0__0_carry_i_10__0_n_0
    SLICE_X49Y42         LUT2 (Prop_lut2_I1_O)        0.152    12.844 r  L_reg/L_247e2b82_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.342    13.186    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.950 f  bseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.951    14.900    L_reg/L_247e2b82_remainder0_1[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I1_O)        0.302    15.202 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.996    16.198    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.152    16.350 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.792    17.142    L_reg/i__carry_i_31__0_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.468 r  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.163    18.631    L_reg/i__carry_i_14__2_n_0
    SLICE_X46Y38         LUT2 (Prop_lut2_I0_O)        0.150    18.781 f  L_reg/i__carry_i_9__2/O
                         net (fo=4, routed)           0.875    19.656    L_reg/i__carry_i_9__2_n_0
    SLICE_X47Y38         LUT4 (Prop_lut4_I3_O)        0.328    19.984 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.529    20.514    bseg_driver/decimal_renderer/i__carry_i_10__0[2]
    SLICE_X44Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.899 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.899    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.013 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.013    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.252 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.400    22.651    L_reg/L_247e2b82_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y38         LUT5 (Prop_lut5_I1_O)        0.302    22.953 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          1.022    23.975    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.152    24.127 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.985    25.112    L_reg/i__carry_i_12__1_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.326    25.438 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.821    26.259    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124    26.383 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.669    27.052    L_reg/i__carry_i_9__1_n_0
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.124    27.176 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.520    27.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X41Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.081 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.508 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.134    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.306    29.440 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    29.719    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    29.843 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.885    30.728    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124    30.852 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.573    31.425    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.549 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.976    32.525    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124    32.649 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.798    33.447    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I2_O)        0.117    33.564 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.570    36.134    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    39.894 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.894    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.745ns  (logic 11.178ns (32.173%)  route 23.566ns (67.827%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.166     6.760    L_reg/D_registers_q_reg[3][9]_0[7]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.150     6.910 f  L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.017     7.927    L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.322     8.249 f  L_reg/L_247e2b82_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.999     9.248    L_reg/L_247e2b82_remainder0__0_carry_i_18__0_n_0
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.354     9.602 f  L_reg/L_247e2b82_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.863    10.466    L_reg/L_247e2b82_remainder0__0_carry_i_12__0_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.326    10.792 f  L_reg/L_247e2b82_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.948    11.740    L_reg/L_247e2b82_remainder0__0_carry_i_14__0_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.864 f  L_reg/L_247e2b82_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.828    12.692    L_reg/L_247e2b82_remainder0__0_carry_i_10__0_n_0
    SLICE_X49Y42         LUT2 (Prop_lut2_I1_O)        0.152    12.844 r  L_reg/L_247e2b82_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.342    13.186    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.950 f  bseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.951    14.900    L_reg/L_247e2b82_remainder0_1[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I1_O)        0.302    15.202 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.996    16.198    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.152    16.350 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.792    17.142    L_reg/i__carry_i_31__0_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.468 r  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.163    18.631    L_reg/i__carry_i_14__2_n_0
    SLICE_X46Y38         LUT2 (Prop_lut2_I0_O)        0.150    18.781 f  L_reg/i__carry_i_9__2/O
                         net (fo=4, routed)           0.875    19.656    L_reg/i__carry_i_9__2_n_0
    SLICE_X47Y38         LUT4 (Prop_lut4_I3_O)        0.328    19.984 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.529    20.514    bseg_driver/decimal_renderer/i__carry_i_10__0[2]
    SLICE_X44Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.899 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.899    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.013 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.013    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.252 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.400    22.651    L_reg/L_247e2b82_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y38         LUT5 (Prop_lut5_I1_O)        0.302    22.953 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          1.022    23.975    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.152    24.127 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.985    25.112    L_reg/i__carry_i_12__1_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.326    25.438 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.821    26.259    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124    26.383 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.669    27.052    L_reg/i__carry_i_9__1_n_0
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.124    27.176 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.520    27.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X41Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.081 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.508 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.134    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.306    29.440 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    29.719    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    29.843 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.885    30.728    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124    30.852 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.573    31.425    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.549 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.976    32.525    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124    32.649 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.751    33.401    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I2_O)        0.150    33.551 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.590    36.140    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.742    39.883 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.883    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.496ns  (logic 10.942ns (31.721%)  route 23.554ns (68.279%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.166     6.760    L_reg/D_registers_q_reg[3][9]_0[7]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.150     6.910 f  L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.017     7.927    L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.322     8.249 f  L_reg/L_247e2b82_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.999     9.248    L_reg/L_247e2b82_remainder0__0_carry_i_18__0_n_0
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.354     9.602 f  L_reg/L_247e2b82_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.863    10.466    L_reg/L_247e2b82_remainder0__0_carry_i_12__0_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.326    10.792 f  L_reg/L_247e2b82_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.948    11.740    L_reg/L_247e2b82_remainder0__0_carry_i_14__0_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.864 f  L_reg/L_247e2b82_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.828    12.692    L_reg/L_247e2b82_remainder0__0_carry_i_10__0_n_0
    SLICE_X49Y42         LUT2 (Prop_lut2_I1_O)        0.152    12.844 r  L_reg/L_247e2b82_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.342    13.186    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.950 f  bseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.951    14.900    L_reg/L_247e2b82_remainder0_1[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I1_O)        0.302    15.202 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.996    16.198    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.152    16.350 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.792    17.142    L_reg/i__carry_i_31__0_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.468 r  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.163    18.631    L_reg/i__carry_i_14__2_n_0
    SLICE_X46Y38         LUT2 (Prop_lut2_I0_O)        0.150    18.781 f  L_reg/i__carry_i_9__2/O
                         net (fo=4, routed)           0.875    19.656    L_reg/i__carry_i_9__2_n_0
    SLICE_X47Y38         LUT4 (Prop_lut4_I3_O)        0.328    19.984 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.529    20.514    bseg_driver/decimal_renderer/i__carry_i_10__0[2]
    SLICE_X44Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.899 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.899    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.013 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.013    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.252 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.400    22.651    L_reg/L_247e2b82_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y38         LUT5 (Prop_lut5_I1_O)        0.302    22.953 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          1.022    23.975    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.152    24.127 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.985    25.112    L_reg/i__carry_i_12__1_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.326    25.438 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.821    26.259    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124    26.383 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.669    27.052    L_reg/i__carry_i_9__1_n_0
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.124    27.176 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.520    27.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X41Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.081 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.508 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.134    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.306    29.440 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    29.719    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    29.843 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.885    30.728    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124    30.852 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.573    31.425    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.549 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.976    32.525    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124    32.649 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.751    33.401    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I3_O)        0.124    33.525 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.577    36.102    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    39.634 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.634    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.399ns  (logic 10.955ns (31.847%)  route 23.444ns (68.153%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=1 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          1.166     6.760    L_reg/D_registers_q_reg[3][9]_0[7]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.150     6.910 f  L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.017     7.927    L_reg/L_247e2b82_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X48Y43         LUT5 (Prop_lut5_I1_O)        0.322     8.249 f  L_reg/L_247e2b82_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.999     9.248    L_reg/L_247e2b82_remainder0__0_carry_i_18__0_n_0
    SLICE_X49Y42         LUT4 (Prop_lut4_I3_O)        0.354     9.602 f  L_reg/L_247e2b82_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.863    10.466    L_reg/L_247e2b82_remainder0__0_carry_i_12__0_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.326    10.792 f  L_reg/L_247e2b82_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.948    11.740    L_reg/L_247e2b82_remainder0__0_carry_i_14__0_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.864 f  L_reg/L_247e2b82_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.828    12.692    L_reg/L_247e2b82_remainder0__0_carry_i_10__0_n_0
    SLICE_X49Y42         LUT2 (Prop_lut2_I1_O)        0.152    12.844 r  L_reg/L_247e2b82_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.342    13.186    bseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X48Y42         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.950 f  bseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.951    14.900    L_reg/L_247e2b82_remainder0_1[10]
    SLICE_X45Y41         LUT5 (Prop_lut5_I1_O)        0.302    15.202 f  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           0.996    16.198    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.152    16.350 r  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.792    17.142    L_reg/i__carry_i_31__0_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.326    17.468 r  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           1.163    18.631    L_reg/i__carry_i_14__2_n_0
    SLICE_X46Y38         LUT2 (Prop_lut2_I0_O)        0.150    18.781 f  L_reg/i__carry_i_9__2/O
                         net (fo=4, routed)           0.875    19.656    L_reg/i__carry_i_9__2_n_0
    SLICE_X47Y38         LUT4 (Prop_lut4_I3_O)        0.328    19.984 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.529    20.514    bseg_driver/decimal_renderer/i__carry_i_10__0[2]
    SLICE_X44Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.899 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.899    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.013 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.013    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.252 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.400    22.651    L_reg/L_247e2b82_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y38         LUT5 (Prop_lut5_I1_O)        0.302    22.953 r  L_reg/i__carry_i_28__1/O
                         net (fo=10, routed)          1.022    23.975    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.152    24.127 f  bseg_driver/decimal_renderer/i__carry_i_29__1/O
                         net (fo=4, routed)           0.985    25.112    L_reg/i__carry_i_12__1_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I5_O)        0.326    25.438 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.821    26.259    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124    26.383 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.669    27.052    L_reg/i__carry_i_9__1_n_0
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.124    27.176 r  L_reg/i__carry_i_1__1/O
                         net (fo=1, routed)           0.520    27.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15[2]
    SLICE_X41Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.081 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.081    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.195 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.195    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.508 r  bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.134    bseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y38         LUT4 (Prop_lut4_I0_O)        0.306    29.440 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    29.719    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I4_O)        0.124    29.843 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.885    30.728    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124    30.852 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.573    31.425    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124    31.549 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.976    32.525    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124    32.649 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.798    33.447    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I2_O)        0.124    33.571 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.421    35.992    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.537 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.537    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.278ns  (logic 11.510ns (33.578%)  route 22.768ns (66.422%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.407     7.064    L_reg/Q[7]
    SLICE_X49Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.188 r  L_reg/L_247e2b82_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.178     8.366    L_reg/L_247e2b82_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X54Y46         LUT5 (Prop_lut5_I1_O)        0.148     8.514 r  L_reg/L_247e2b82_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.878     9.391    L_reg/L_247e2b82_remainder0__0_carry_i_18__1_n_0
    SLICE_X54Y46         LUT4 (Prop_lut4_I3_O)        0.354     9.745 r  L_reg/L_247e2b82_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.587    10.332    L_reg/L_247e2b82_remainder0__0_carry_i_12__1_n_0
    SLICE_X55Y46         LUT2 (Prop_lut2_I0_O)        0.348    10.680 r  L_reg/L_247e2b82_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.160    10.840    L_reg/L_247e2b82_remainder0__0_carry_i_14__1_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.964 r  L_reg/L_247e2b82_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.278    12.242    L_reg/L_247e2b82_remainder0__0_carry_i_10__1_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.366 r  L_reg/L_247e2b82_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.366    timerseg_driver/decimal_renderer/i__carry_i_28__4_0[1]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.916    timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.030    timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__0_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.364 f  timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.835    14.200    L_reg/L_247e2b82_remainder0_3[9]
    SLICE_X57Y45         LUT5 (Prop_lut5_I0_O)        0.303    14.503 f  L_reg/i__carry_i_20__4/O
                         net (fo=9, routed)           1.184    15.687    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y41         LUT4 (Prop_lut4_I0_O)        0.150    15.837 r  L_reg/i__carry_i_31__1/O
                         net (fo=2, routed)           0.731    16.568    L_reg/i__carry_i_31__1_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I4_O)        0.326    16.894 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           0.842    17.736    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.860 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           0.817    18.677    L_reg/i__carry_i_35__1_n_0
    SLICE_X57Y44         LUT2 (Prop_lut2_I1_O)        0.153    18.830 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.284    19.113    L_reg/i__carry_i_16__1_n_0
    SLICE_X57Y44         LUT4 (Prop_lut4_I3_O)        0.327    19.440 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.661    20.101    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.225 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    20.225    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.738 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.738    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.053 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.043    22.096    L_reg/L_247e2b82_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y46         LUT5 (Prop_lut5_I0_O)        0.307    22.403 r  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.476    22.879    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.150    23.029 f  timerseg_driver/decimal_renderer/i__carry_i_29__3/O
                         net (fo=4, routed)           0.981    24.010    L_reg/i__carry_i_12__3_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.328    24.338 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=5, routed)           0.804    25.142    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X64Y44         LUT5 (Prop_lut5_I3_O)        0.124    25.266 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.821    26.086    L_reg/i__carry_i_12__3_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I1_O)        0.124    26.210 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.644    26.854    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.361 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.361    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.475 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.475    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.788 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    28.447    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y46         LUT4 (Prop_lut4_I0_O)        0.306    28.753 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    29.035    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.159 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.637    29.796    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.124    29.920 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.795    30.715    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.839 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.817    31.656    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.780 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.670    32.450    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y45         LUT4 (Prop_lut4_I1_O)        0.124    32.574 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.299    35.873    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    39.417 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.417    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.197ns  (logic 11.513ns (33.666%)  route 22.684ns (66.334%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=2 LUT4=6 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.407     7.064    L_reg/Q[7]
    SLICE_X49Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.188 r  L_reg/L_247e2b82_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.178     8.366    L_reg/L_247e2b82_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X54Y46         LUT5 (Prop_lut5_I1_O)        0.148     8.514 r  L_reg/L_247e2b82_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.878     9.391    L_reg/L_247e2b82_remainder0__0_carry_i_18__1_n_0
    SLICE_X54Y46         LUT4 (Prop_lut4_I3_O)        0.354     9.745 r  L_reg/L_247e2b82_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.587    10.332    L_reg/L_247e2b82_remainder0__0_carry_i_12__1_n_0
    SLICE_X55Y46         LUT2 (Prop_lut2_I0_O)        0.348    10.680 r  L_reg/L_247e2b82_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.160    10.840    L_reg/L_247e2b82_remainder0__0_carry_i_14__1_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.964 r  L_reg/L_247e2b82_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.278    12.242    L_reg/L_247e2b82_remainder0__0_carry_i_10__1_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.366 r  L_reg/L_247e2b82_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.366    timerseg_driver/decimal_renderer/i__carry_i_28__4_0[1]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.916    timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.030    timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__0_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.364 f  timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.835    14.200    L_reg/L_247e2b82_remainder0_3[9]
    SLICE_X57Y45         LUT5 (Prop_lut5_I0_O)        0.303    14.503 f  L_reg/i__carry_i_20__4/O
                         net (fo=9, routed)           1.184    15.687    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y41         LUT4 (Prop_lut4_I0_O)        0.150    15.837 r  L_reg/i__carry_i_31__1/O
                         net (fo=2, routed)           0.731    16.568    L_reg/i__carry_i_31__1_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I4_O)        0.326    16.894 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           0.842    17.736    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.860 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           0.817    18.677    L_reg/i__carry_i_35__1_n_0
    SLICE_X57Y44         LUT2 (Prop_lut2_I1_O)        0.153    18.830 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.284    19.113    L_reg/i__carry_i_16__1_n_0
    SLICE_X57Y44         LUT4 (Prop_lut4_I3_O)        0.327    19.440 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.661    20.101    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.225 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    20.225    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.738 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.738    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.053 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.043    22.096    L_reg/L_247e2b82_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y46         LUT5 (Prop_lut5_I0_O)        0.307    22.403 r  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.476    22.879    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.150    23.029 f  timerseg_driver/decimal_renderer/i__carry_i_29__3/O
                         net (fo=4, routed)           0.981    24.010    L_reg/i__carry_i_12__3_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.328    24.338 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=5, routed)           0.804    25.142    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X64Y44         LUT5 (Prop_lut5_I3_O)        0.124    25.266 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.821    26.086    L_reg/i__carry_i_12__3_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I1_O)        0.124    26.210 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.644    26.854    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.361 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.361    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.475 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.475    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.788 f  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    28.447    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y46         LUT4 (Prop_lut4_I0_O)        0.306    28.753 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    29.035    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.159 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.637    29.796    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.124    29.920 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.795    30.715    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.839 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.817    31.656    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.780 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.603    32.383    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y45         LUT3 (Prop_lut3_I1_O)        0.124    32.507 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.282    35.789    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.336 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.336    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.655ns  (logic 11.741ns (34.887%)  route 21.914ns (65.113%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.407     7.064    L_reg/Q[7]
    SLICE_X49Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.188 r  L_reg/L_247e2b82_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           1.178     8.366    L_reg/L_247e2b82_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X54Y46         LUT5 (Prop_lut5_I1_O)        0.148     8.514 r  L_reg/L_247e2b82_remainder0__0_carry_i_18__1/O
                         net (fo=1, routed)           0.878     9.391    L_reg/L_247e2b82_remainder0__0_carry_i_18__1_n_0
    SLICE_X54Y46         LUT4 (Prop_lut4_I3_O)        0.354     9.745 r  L_reg/L_247e2b82_remainder0__0_carry_i_12__1/O
                         net (fo=7, routed)           0.587    10.332    L_reg/L_247e2b82_remainder0__0_carry_i_12__1_n_0
    SLICE_X55Y46         LUT2 (Prop_lut2_I0_O)        0.348    10.680 r  L_reg/L_247e2b82_remainder0__0_carry_i_14__1/O
                         net (fo=2, routed)           0.160    10.840    L_reg/L_247e2b82_remainder0__0_carry_i_14__1_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124    10.964 r  L_reg/L_247e2b82_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.278    12.242    L_reg/L_247e2b82_remainder0__0_carry_i_10__1_n_0
    SLICE_X55Y43         LUT4 (Prop_lut4_I0_O)        0.124    12.366 r  L_reg/L_247e2b82_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.366    timerseg_driver/decimal_renderer/i__carry_i_28__4_0[1]
    SLICE_X55Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.916 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.916    timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.030 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.030    timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__0_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.364 f  timerseg_driver/decimal_renderer/L_247e2b82_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.835    14.200    L_reg/L_247e2b82_remainder0_3[9]
    SLICE_X57Y45         LUT5 (Prop_lut5_I0_O)        0.303    14.503 f  L_reg/i__carry_i_20__4/O
                         net (fo=9, routed)           1.184    15.687    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y41         LUT4 (Prop_lut4_I0_O)        0.150    15.837 r  L_reg/i__carry_i_31__1/O
                         net (fo=2, routed)           0.731    16.568    L_reg/i__carry_i_31__1_n_0
    SLICE_X55Y42         LUT5 (Prop_lut5_I4_O)        0.326    16.894 f  L_reg/i__carry_i_13__4/O
                         net (fo=5, routed)           0.842    17.736    L_reg/i__carry_i_13__4_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.860 f  L_reg/i__carry_i_35__1/O
                         net (fo=2, routed)           0.817    18.677    L_reg/i__carry_i_35__1_n_0
    SLICE_X57Y44         LUT2 (Prop_lut2_I1_O)        0.153    18.830 f  L_reg/i__carry_i_16__1/O
                         net (fo=2, routed)           0.284    19.113    L_reg/i__carry_i_16__1_n_0
    SLICE_X57Y44         LUT4 (Prop_lut4_I3_O)        0.327    19.440 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.661    20.101    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    20.225 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    20.225    timerseg_driver/decimal_renderer/i__carry__0_i_10__3_0[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.738 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.738    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.053 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.043    22.096    L_reg/L_247e2b82_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X60Y46         LUT5 (Prop_lut5_I0_O)        0.307    22.403 r  L_reg/i__carry_i_28__3/O
                         net (fo=10, routed)          0.476    22.879    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.150    23.029 f  timerseg_driver/decimal_renderer/i__carry_i_29__3/O
                         net (fo=4, routed)           0.981    24.010    L_reg/i__carry_i_12__3_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I5_O)        0.328    24.338 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=5, routed)           0.804    25.142    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X64Y44         LUT5 (Prop_lut5_I3_O)        0.124    25.266 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.821    26.086    L_reg/i__carry_i_12__3_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I1_O)        0.124    26.210 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.644    26.854    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.361 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.361    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.475 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.475    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.788 r  timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    28.447    timerseg_driver/decimal_renderer/L_247e2b82_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y46         LUT4 (Prop_lut4_I0_O)        0.306    28.753 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.282    29.035    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124    29.159 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.637    29.796    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I5_O)        0.124    29.920 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.795    30.715    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.839 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.817    31.656    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.780 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.416    32.196    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y45         LUT4 (Prop_lut4_I2_O)        0.118    32.314 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.699    35.013    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.781    38.794 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.794    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.363ns (79.765%)  route 0.346ns (20.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346     2.022    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.244 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.414ns (79.779%)  route 0.358ns (20.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDPE (Prop_fdpe_C_Q)         0.128     1.664 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.358     2.022    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.308 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.308    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.409ns (79.082%)  route 0.373ns (20.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.373     2.035    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.316 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.316    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.367ns (75.696%)  route 0.439ns (24.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.439     2.115    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.340 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.340    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.404ns (77.222%)  route 0.414ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     2.077    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.353 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.353    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2020504709[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.415ns (69.601%)  route 0.618ns (30.399%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.592     1.536    forLoop_idx_0_2020504709[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  forLoop_idx_0_2020504709[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_2020504709[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.146     1.823    forLoop_idx_0_2020504709[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X61Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.868 r  forLoop_idx_0_2020504709[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           0.472     2.340    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.569 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.569    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.386ns (66.318%)  route 0.704ns (33.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.704     2.349    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.594 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.594    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.383ns (66.187%)  route 0.707ns (33.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.707     2.352    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.594 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.594    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.369ns (64.597%)  route 0.750ns (35.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.750     2.396    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.624 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.624    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2020504709[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.421ns (67.442%)  route 0.686ns (32.558%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.593     1.537    forLoop_idx_0_2020504709[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_2020504709[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_2020504709[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.167     1.845    forLoop_idx_0_2020504709[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.890 r  forLoop_idx_0_2020504709[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.518     2.409    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.643 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.643    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_876475952[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 1.619ns (31.872%)  route 3.460ns (68.128%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.847     4.342    forLoop_idx_0_876475952[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.466 r  forLoop_idx_0_876475952[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.613     5.079    forLoop_idx_0_876475952[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_876475952[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.520     4.925    forLoop_idx_0_876475952[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_876475952[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_876475952[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.389ns  (logic 1.617ns (36.854%)  route 2.771ns (63.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.431     3.924    forLoop_idx_0_876475952[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y59         LUT1 (Prop_lut1_I0_O)        0.124     4.048 r  forLoop_idx_0_876475952[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.340     4.389    forLoop_idx_0_876475952[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_876475952[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.507     4.911    forLoop_idx_0_876475952[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y59         SRLC32E                                      r  forLoop_idx_0_876475952[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.213ns  (logic 1.611ns (38.239%)  route 2.602ns (61.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.981     3.468    forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.592 r  forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.621     4.213    forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.520     4.925    forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.628ns (38.853%)  route 2.562ns (61.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.993     3.497    reset_cond/butt_reset_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.621 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.569     4.190    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.628ns (38.853%)  route 2.562ns (61.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.993     3.497    reset_cond/butt_reset_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.621 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.569     4.190    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.628ns (38.853%)  route 2.562ns (61.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.993     3.497    reset_cond/butt_reset_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.621 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.569     4.190    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.628ns (38.853%)  route 2.562ns (61.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.993     3.497    reset_cond/butt_reset_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.621 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.569     4.190    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.628ns (38.853%)  route 2.562ns (61.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.993     3.497    reset_cond/butt_reset_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.621 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.569     4.190    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_876475952[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.625ns (38.919%)  route 2.550ns (61.081%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.171     3.671    forLoop_idx_0_876475952[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.795 r  forLoop_idx_0_876475952[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.379     4.175    forLoop_idx_0_876475952[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_876475952[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.502     4.906    forLoop_idx_0_876475952[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_876475952[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_876475952[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.899ns  (logic 1.615ns (41.415%)  route 2.284ns (58.585%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.094     3.585    forLoop_idx_0_876475952[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.709 r  forLoop_idx_0_876475952[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.190     3.899    forLoop_idx_0_876475952[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_876475952[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.520     4.925    forLoop_idx_0_876475952[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_876475952[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.311ns (26.781%)  route 0.851ns (73.219%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.653     0.919    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.964 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.198     1.162    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y66         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.856     2.046    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y66         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_876475952[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.304ns (25.887%)  route 0.869ns (74.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.813     1.072    forLoop_idx_0_876475952[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.117 r  forLoop_idx_0_876475952[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.056     1.173    forLoop_idx_0_876475952[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_876475952[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.867     2.057    forLoop_idx_0_876475952[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_876475952[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2020504709[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.307ns (24.501%)  route 0.946ns (75.499%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.573     0.835    forLoop_idx_0_2020504709[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.045     0.880 r  forLoop_idx_0_2020504709[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.373     1.253    forLoop_idx_0_2020504709[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_2020504709[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.867     2.057    forLoop_idx_0_2020504709[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_2020504709[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.300ns (22.954%)  route 1.006ns (77.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.773     1.028    forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.073 r  forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.233     1.305    forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.867     2.057    forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y49         SRLC32E                                      r  forLoop_idx_0_2020504709[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_876475952[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.313ns (23.990%)  route 0.993ns (76.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.877     1.145    forLoop_idx_0_876475952[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     1.190 r  forLoop_idx_0_876475952[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.116     1.306    forLoop_idx_0_876475952[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_876475952[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.856     2.046    forLoop_idx_0_876475952[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y66         SRLC32E                                      r  forLoop_idx_0_876475952[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.316ns (24.094%)  route 0.997ns (75.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.078    reset_cond/butt_reset_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.123 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.190     1.313    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.316ns (24.094%)  route 0.997ns (75.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.078    reset_cond/butt_reset_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.123 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.190     1.313    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.316ns (24.094%)  route 0.997ns (75.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.078    reset_cond/butt_reset_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.123 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.190     1.313    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.316ns (24.094%)  route 0.997ns (75.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.078    reset_cond/butt_reset_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.123 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.190     1.313    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.316ns (24.094%)  route 0.997ns (75.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.078    reset_cond/butt_reset_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.123 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.190     1.313    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





