

================================================================
== Vivado HLS Report for 'dct_Loop_Xpose_Row_Outer_Loop_proc'
================================================================
* Date:           Mon Jun 13 12:21:55 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |  128|  128|         3|          2|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2365|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     31|
|Register         |        -|      -|     179|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     179|   2396|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |i_fu_190_p2                    |     +    |      0|  0|    4|           1|           4|
    |indvar_flatten_next_fu_120_p2  |     +    |      0|  0|    7|           7|           1|
    |j_fu_126_p2                    |     +    |      0|  0|    4|           1|           4|
    |tmp_s_fu_175_p2                |     +    |      0|  0|    8|           8|           8|
    |p_demorgan_fu_303_p2           |    and   |      0|  0|  188|         128|         128|
    |tmp_46_fu_315_p2               |    and   |      0|  0|  188|         128|         128|
    |tmp_47_fu_321_p2               |    and   |      0|  0|  188|         128|         128|
    |exitcond3_i2_fu_132_p2         |   icmp   |      0|  0|    2|           4|           5|
    |exitcond_flatten_fu_114_p2     |   icmp   |      0|  0|    3|           7|           8|
    |tmp_28_fu_209_p2               |   icmp   |      0|  0|    3|           7|           7|
    |tmp_44_fu_297_p2               |   lshr   |      0|  0|  403|           2|         128|
    |ap_sig_99                      |    or    |      0|  0|    1|           1|           1|
    |col_inbuf_d0                   |    or    |      0|  0|  188|         128|         128|
    |tmp_4_fu_203_p2                |    or    |      0|  0|    8|           7|           4|
    |i_1_i_mid2_fu_138_p3           |  select  |      0|  0|    4|           1|           1|
    |tmp_33_fu_250_p3               |  select  |      0|  0|    8|           1|           8|
    |tmp_34_fu_256_p3               |  select  |      0|  0|    8|           1|           8|
    |tmp_35_fu_229_p3               |  select  |      0|  0|    8|           1|           8|
    |tmp_42_fu_285_p3               |  select  |      0|  0|  128|           1|         128|
    |tmp_mid2_v_fu_146_p3           |  select  |      0|  0|    4|           1|           4|
    |tmp_40_fu_241_p2               |    shl   |      0|  0|  403|         128|         128|
    |tmp_43_fu_291_p2               |    shl   |      0|  0|  403|           2|         128|
    |tmp_32_fu_223_p2               |    xor   |      0|  0|    8|           8|           7|
    |tmp_36_fu_262_p2               |    xor   |      0|  0|    8|           8|           7|
    |tmp_45_fu_309_p2               |    xor   |      0|  0|  188|         128|           2|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0| 2365|         837|        1111|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          5|    1|          5|
    |i_1_i_phi_fu_107_p4          |   4|          2|    4|          8|
    |i_1_i_reg_103                |   4|          2|    4|          8|
    |indvar_flatten_phi_fu_85_p4  |   7|          2|    7|         14|
    |indvar_flatten_reg_81        |   7|          2|    7|         14|
    |j_0_i_phi_fu_96_p4           |   4|          2|    4|          8|
    |j_0_i_reg_92                 |   4|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  31|         17|   31|         65|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    4|   0|    4|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0        |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1        |    1|   0|    1|          0|
    |col_inbuf_addr_reg_353       |    3|   0|    3|          0|
    |exitcond_flatten_reg_334     |    1|   0|    1|          0|
    |i_1_i_reg_103                |    4|   0|    4|          0|
    |i_reg_363                    |    4|   0|    4|          0|
    |indvar_flatten_next_reg_338  |    7|   0|    7|          0|
    |indvar_flatten_reg_81        |    7|   0|    7|          0|
    |j_0_i_reg_92                 |    4|   0|    4|          0|
    |tmp_27_reg_358               |    3|   0|    3|          0|
    |tmp_28_reg_373               |    1|   0|    1|          0|
    |tmp_29_reg_380               |    3|   0|    8|          5|
    |tmp_40_reg_386               |  128|   0|  128|          0|
    |tmp_4_reg_368                |    3|   0|    7|          4|
    |tmp_mid2_v_reg_343           |    4|   0|    4|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  179|   0|  188|          9|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_done                | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dct_Loop_Xpose_Row_Outer_Loop_proc | return value |
|row_outbuf_i_address0  | out |    6|  ap_memory |            row_outbuf_i            |     array    |
|row_outbuf_i_ce0       | out |    1|  ap_memory |            row_outbuf_i            |     array    |
|row_outbuf_i_q0        |  in |   16|  ap_memory |            row_outbuf_i            |     array    |
|col_inbuf_address0     | out |    3|  ap_memory |              col_inbuf             |     array    |
|col_inbuf_ce0          | out |    1|  ap_memory |              col_inbuf             |     array    |
|col_inbuf_we0          | out |    1|  ap_memory |              col_inbuf             |     array    |
|col_inbuf_d0           | out |  128|  ap_memory |              col_inbuf             |     array    |
|col_inbuf_q0           |  in |  128|  ap_memory |              col_inbuf             |     array    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+

