
Robot3_F103RB_origin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003064  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08003170  08003170  00013170  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080031d4  080031d4  000131d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080031d8  080031d8  000131d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  080031dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000224  20000004  080031e0  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000228  080031e0  00020228  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_line   00007784  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0001af8d  00000000  00000000  000277b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000383c  00000000  00000000  0004273e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000b90  00000000  00000000  00045f80  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e30  00000000  00000000  00046b10  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000073d4  00000000  00000000  00047940  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000040db  00000000  00000000  0004ed14  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00052def  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000201c  00000000  00000000  00052e6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	08003158 	.word	0x08003158

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	08003158 	.word	0x08003158

0800014c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800014c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800014e:	e003      	b.n	8000158 <LoopCopyDataInit>

08000150 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000150:	4b0b      	ldr	r3, [pc, #44]	; (8000180 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000152:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000154:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000156:	3104      	adds	r1, #4

08000158 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000158:	480a      	ldr	r0, [pc, #40]	; (8000184 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800015a:	4b0b      	ldr	r3, [pc, #44]	; (8000188 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800015c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800015e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000160:	d3f6      	bcc.n	8000150 <CopyDataInit>
  ldr r2, =_sbss
 8000162:	4a0a      	ldr	r2, [pc, #40]	; (800018c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000164:	e002      	b.n	800016c <LoopFillZerobss>

08000166 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000166:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000168:	f842 3b04 	str.w	r3, [r2], #4

0800016c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800016c:	4b08      	ldr	r3, [pc, #32]	; (8000190 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800016e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000170:	d3f9      	bcc.n	8000166 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000172:	f001 f8ed 	bl	8001350 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000176:	f002 ffcb 	bl	8003110 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800017a:	f000 fda7 	bl	8000ccc <main>
  bx lr
 800017e:	4770      	bx	lr
  ldr r3, =_sidata
 8000180:	080031dc 	.word	0x080031dc
  ldr r0, =_sdata
 8000184:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000188:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 800018c:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 8000190:	20000228 	.word	0x20000228

08000194 <BusFault_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000194:	e7fe      	b.n	8000194 <BusFault_Handler>
	...

08000198 <MX_ADC1_Init>:
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8000198:	4838      	ldr	r0, [pc, #224]	; (800027c <MX_ADC1_Init+0xe4>)
 800019a:	4b39      	ldr	r3, [pc, #228]	; (8000280 <MX_ADC1_Init+0xe8>)
{
 800019c:	b500      	push	{lr}
  hadc1.Instance = ADC1;
 800019e:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80001a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80001a4:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80001a6:	2301      	movs	r3, #1
 80001a8:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80001aa:	2300      	movs	r3, #0
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80001ac:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80001b0:	6143      	str	r3, [r0, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80001b2:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 5;
 80001b4:	2305      	movs	r3, #5
{
 80001b6:	b08b      	sub	sp, #44	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80001b8:	61c2      	str	r2, [r0, #28]
  hadc1.Init.NbrOfConversion = 5;
 80001ba:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80001bc:	f001 fb70 	bl	80018a0 <HAL_ADC_Init>
 80001c0:	b118      	cbz	r0, 80001ca <MX_ADC1_Init+0x32>
  {
    _Error_Handler(__FILE__, __LINE__);
 80001c2:	2146      	movs	r1, #70	; 0x46
 80001c4:	482f      	ldr	r0, [pc, #188]	; (8000284 <MX_ADC1_Init+0xec>)
 80001c6:	f000 feab 	bl	8000f20 <_Error_Handler>
  }

    /**Configure Analog WatchDog 1 
    */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80001ca:	4b2f      	ldr	r3, [pc, #188]	; (8000288 <MX_ADC1_Init+0xf0>)
  AnalogWDGConfig.HighThreshold = 0;
  AnalogWDGConfig.LowThreshold = 0;
  AnalogWDGConfig.Channel = ADC_CHANNEL_15;
  AnalogWDGConfig.ITMode = ENABLE;
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80001cc:	a904      	add	r1, sp, #16
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80001ce:	9304      	str	r3, [sp, #16]
  AnalogWDGConfig.HighThreshold = 0;
 80001d0:	2300      	movs	r3, #0
 80001d2:	9307      	str	r3, [sp, #28]
  AnalogWDGConfig.LowThreshold = 0;
 80001d4:	9308      	str	r3, [sp, #32]
  AnalogWDGConfig.Channel = ADC_CHANNEL_15;
 80001d6:	230f      	movs	r3, #15
 80001d8:	9305      	str	r3, [sp, #20]
  AnalogWDGConfig.ITMode = ENABLE;
 80001da:	2301      	movs	r3, #1
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80001dc:	4827      	ldr	r0, [pc, #156]	; (800027c <MX_ADC1_Init+0xe4>)
  AnalogWDGConfig.ITMode = ENABLE;
 80001de:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80001e0:	f001 fa4e 	bl	8001680 <HAL_ADC_AnalogWDGConfig>
 80001e4:	b118      	cbz	r0, 80001ee <MX_ADC1_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 80001e6:	2152      	movs	r1, #82	; 0x52
 80001e8:	4826      	ldr	r0, [pc, #152]	; (8000284 <MX_ADC1_Init+0xec>)
 80001ea:	f000 fe99 	bl	8000f20 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_9;
 80001ee:	2309      	movs	r3, #9
 80001f0:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80001f2:	2301      	movs	r3, #1
 80001f4:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80001f6:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001f8:	a901      	add	r1, sp, #4
 80001fa:	4820      	ldr	r0, [pc, #128]	; (800027c <MX_ADC1_Init+0xe4>)
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80001fc:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001fe:	f001 f9bb 	bl	8001578 <HAL_ADC_ConfigChannel>
 8000202:	b118      	cbz	r0, 800020c <MX_ADC1_Init+0x74>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000204:	215c      	movs	r1, #92	; 0x5c
 8000206:	481f      	ldr	r0, [pc, #124]	; (8000284 <MX_ADC1_Init+0xec>)
 8000208:	f000 fe8a 	bl	8000f20 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_12;
 800020c:	230c      	movs	r3, #12
 800020e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000210:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000212:	a901      	add	r1, sp, #4
 8000214:	4819      	ldr	r0, [pc, #100]	; (800027c <MX_ADC1_Init+0xe4>)
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000216:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000218:	f001 f9ae 	bl	8001578 <HAL_ADC_ConfigChannel>
 800021c:	b118      	cbz	r0, 8000226 <MX_ADC1_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800021e:	2165      	movs	r1, #101	; 0x65
 8000220:	4818      	ldr	r0, [pc, #96]	; (8000284 <MX_ADC1_Init+0xec>)
 8000222:	f000 fe7d 	bl	8000f20 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_13;
 8000226:	230d      	movs	r3, #13
 8000228:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800022a:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800022c:	a901      	add	r1, sp, #4
 800022e:	4813      	ldr	r0, [pc, #76]	; (800027c <MX_ADC1_Init+0xe4>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000230:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000232:	f001 f9a1 	bl	8001578 <HAL_ADC_ConfigChannel>
 8000236:	b118      	cbz	r0, 8000240 <MX_ADC1_Init+0xa8>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000238:	216e      	movs	r1, #110	; 0x6e
 800023a:	4812      	ldr	r0, [pc, #72]	; (8000284 <MX_ADC1_Init+0xec>)
 800023c:	f000 fe70 	bl	8000f20 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_14;
 8000240:	230e      	movs	r3, #14
 8000242:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000244:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000246:	480d      	ldr	r0, [pc, #52]	; (800027c <MX_ADC1_Init+0xe4>)
 8000248:	eb0d 0103 	add.w	r1, sp, r3
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800024c:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800024e:	f001 f993 	bl	8001578 <HAL_ADC_ConfigChannel>
 8000252:	b118      	cbz	r0, 800025c <MX_ADC1_Init+0xc4>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000254:	2177      	movs	r1, #119	; 0x77
 8000256:	480b      	ldr	r0, [pc, #44]	; (8000284 <MX_ADC1_Init+0xec>)
 8000258:	f000 fe62 	bl	8000f20 <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_15;
 800025c:	230f      	movs	r3, #15
 800025e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000260:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000262:	a901      	add	r1, sp, #4
 8000264:	4805      	ldr	r0, [pc, #20]	; (800027c <MX_ADC1_Init+0xe4>)
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000266:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000268:	f001 f986 	bl	8001578 <HAL_ADC_ConfigChannel>
 800026c:	b118      	cbz	r0, 8000276 <MX_ADC1_Init+0xde>
  {
    _Error_Handler(__FILE__, __LINE__);
 800026e:	2180      	movs	r1, #128	; 0x80
 8000270:	4804      	ldr	r0, [pc, #16]	; (8000284 <MX_ADC1_Init+0xec>)
 8000272:	f000 fe55 	bl	8000f20 <_Error_Handler>
  }

}
 8000276:	b00b      	add	sp, #44	; 0x2c
 8000278:	f85d fb04 	ldr.w	pc, [sp], #4
 800027c:	20000058 	.word	0x20000058
 8000280:	40012400 	.word	0x40012400
 8000284:	08003180 	.word	0x08003180
 8000288:	00800200 	.word	0x00800200

0800028c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800028c:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 800028e:	6802      	ldr	r2, [r0, #0]
 8000290:	4b21      	ldr	r3, [pc, #132]	; (8000318 <HAL_ADC_MspInit+0x8c>)
{
 8000292:	b087      	sub	sp, #28
  if(adcHandle->Instance==ADC1)
 8000294:	429a      	cmp	r2, r3
{
 8000296:	4605      	mov	r5, r0
  if(adcHandle->Instance==ADC1)
 8000298:	d13c      	bne.n	8000314 <HAL_ADC_MspInit+0x88>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800029a:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 800029e:	699a      	ldr	r2, [r3, #24]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = IR1_in_Pin|IR2_in_Pin|IR4_in_Pin|U_Batt_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002a0:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80002a6:	619a      	str	r2, [r3, #24]
 80002a8:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002aa:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80002b0:	9301      	str	r3, [sp, #4]
 80002b2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = IR1_in_Pin|IR2_in_Pin|IR4_in_Pin|U_Batt_Pin;
 80002b4:	233c      	movs	r3, #60	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002b6:	4819      	ldr	r0, [pc, #100]	; (800031c <HAL_ADC_MspInit+0x90>)
    GPIO_InitStruct.Pin = IR1_in_Pin|IR2_in_Pin|IR4_in_Pin|U_Batt_Pin;
 80002b8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002ba:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002bc:	f001 fd76 	bl	8001dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR3_in_Pin;
 80002c0:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(IR3_in_GPIO_Port, &GPIO_InitStruct);
 80002c2:	4817      	ldr	r0, [pc, #92]	; (8000320 <HAL_ADC_MspInit+0x94>)
 80002c4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = IR3_in_Pin;
 80002c6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002c8:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(IR3_in_GPIO_Port, &GPIO_InitStruct);
 80002ca:	f001 fd6f 	bl	8001dac <HAL_GPIO_Init>
    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80002ce:	2280      	movs	r2, #128	; 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 80002d0:	4c14      	ldr	r4, [pc, #80]	; (8000324 <HAL_ADC_MspInit+0x98>)
 80002d2:	4b15      	ldr	r3, [pc, #84]	; (8000328 <HAL_ADC_MspInit+0x9c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80002d4:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80002d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80002da:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80002dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 80002e0:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80002e2:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80002e4:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80002e6:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80002e8:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80002ea:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80002ec:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80002ee:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80002f0:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80002f2:	f001 fbf7 	bl	8001ae4 <HAL_DMA_Init>
 80002f6:	b118      	cbz	r0, 8000300 <HAL_ADC_MspInit+0x74>
    {
      _Error_Handler(__FILE__, __LINE__);
 80002f8:	21ac      	movs	r1, #172	; 0xac
 80002fa:	480c      	ldr	r0, [pc, #48]	; (800032c <HAL_ADC_MspInit+0xa0>)
 80002fc:	f000 fe10 	bl	8000f20 <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000300:	2200      	movs	r2, #0
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000302:	622c      	str	r4, [r5, #32]
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000304:	2012      	movs	r0, #18
 8000306:	4611      	mov	r1, r2
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000308:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800030a:	f001 fb83 	bl	8001a14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800030e:	2012      	movs	r0, #18
 8000310:	f001 fbb4 	bl	8001a7c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000314:	b007      	add	sp, #28
 8000316:	bd30      	pop	{r4, r5, pc}
 8000318:	40012400 	.word	0x40012400
 800031c:	40011000 	.word	0x40011000
 8000320:	40010c00 	.word	0x40010c00
 8000324:	20000088 	.word	0x20000088
 8000328:	40020008 	.word	0x40020008
 800032c:	08003180 	.word	0x08003180

08000330 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000330:	4b0a      	ldr	r3, [pc, #40]	; (800035c <MX_DMA_Init+0x2c>)
{
 8000332:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000334:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000336:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000338:	f042 0201 	orr.w	r2, r2, #1
 800033c:	615a      	str	r2, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800033e:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000340:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000342:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000344:	f003 0301 	and.w	r3, r3, #1
 8000348:	9301      	str	r3, [sp, #4]
 800034a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800034c:	f001 fb62 	bl	8001a14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000350:	200b      	movs	r0, #11
 8000352:	f001 fb93 	bl	8001a7c <HAL_NVIC_EnableIRQ>

}
 8000356:	b003      	add	sp, #12
 8000358:	f85d fb04 	ldr.w	pc, [sp], #4
 800035c:	40021000 	.word	0x40021000

08000360 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000360:	4b4a      	ldr	r3, [pc, #296]	; (800048c <MX_GPIO_Init+0x12c>)
{
 8000362:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000366:	699a      	ldr	r2, [r3, #24]
{
 8000368:	b089      	sub	sp, #36	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800036a:	f042 0210 	orr.w	r2, r2, #16
 800036e:	619a      	str	r2, [r3, #24]
 8000370:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|IR3_out_Pin, GPIO_PIN_RESET);
 8000372:	4f47      	ldr	r7, [pc, #284]	; (8000490 <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000374:	f002 0210 	and.w	r2, r2, #16
 8000378:	9200      	str	r2, [sp, #0]
 800037a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800037c:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR2_Pin|IR1_out_Pin|IR4_out_Pin|IR2_out_Pin, GPIO_PIN_RESET);
 800037e:	f8df 9120 	ldr.w	r9, [pc, #288]	; 80004a0 <MX_GPIO_Init+0x140>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000382:	f042 0220 	orr.w	r2, r2, #32
 8000386:	619a      	str	r2, [r3, #24]
 8000388:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 800038a:	4e42      	ldr	r6, [pc, #264]	; (8000494 <MX_GPIO_Init+0x134>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800038c:	f002 0220 	and.w	r2, r2, #32
 8000390:	9201      	str	r2, [sp, #4]
 8000392:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000394:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|IR3_out_Pin, GPIO_PIN_RESET);
 8000396:	4638      	mov	r0, r7
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000398:	f042 0204 	orr.w	r2, r2, #4
 800039c:	619a      	str	r2, [r3, #24]
 800039e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|IR3_out_Pin, GPIO_PIN_RESET);
 80003a0:	f44f 5181 	mov.w	r1, #4128	; 0x1020
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a4:	f002 0204 	and.w	r2, r2, #4
 80003a8:	9202      	str	r2, [sp, #8]
 80003aa:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ac:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PC0 PC1 PC6 PC7 
                           PC9 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_9|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003ae:	2503      	movs	r5, #3
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003b0:	f042 0208 	orr.w	r2, r2, #8
 80003b4:	619a      	str	r2, [r3, #24]
 80003b6:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|IR3_out_Pin, GPIO_PIN_RESET);
 80003b8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ba:	f003 0308 	and.w	r3, r3, #8
 80003be:	9303      	str	r3, [sp, #12]
 80003c0:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|IR3_out_Pin, GPIO_PIN_RESET);
 80003c2:	f001 fdd3 	bl	8001f6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIR2_Pin|IR1_out_Pin|IR4_out_Pin|IR2_out_Pin, GPIO_PIN_RESET);
 80003c6:	4648      	mov	r0, r9
 80003c8:	2200      	movs	r2, #0
 80003ca:	f24d 0104 	movw	r1, #53252	; 0xd004
 80003ce:	f001 fdcd 	bl	8001f6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 80003d2:	2200      	movs	r2, #0
 80003d4:	4630      	mov	r0, r6
 80003d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003da:	f001 fdc7 	bl	8001f6c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 80003de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80003e2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003e4:	4b2c      	ldr	r3, [pc, #176]	; (8000498 <MX_GPIO_Init+0x138>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003e6:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003e8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ea:	2300      	movs	r3, #0
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003ec:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ee:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003f0:	f001 fcdc 	bl	8001dac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7 
 80003f4:	f241 23c3 	movw	r3, #4803	; 0x12c3
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003f8:	a904      	add	r1, sp, #16
 80003fa:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7 
 80003fc:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003fe:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000400:	f001 fcd4 	bl	8001dac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6 
                           PA7 PA8 PA9 PA10 
                           PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6 
 8000404:	f640 73d3 	movw	r3, #4051	; 0xfd3
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000408:	a904      	add	r1, sp, #16
 800040a:	4638      	mov	r0, r7

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800040c:	2402      	movs	r4, #2
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6 
 800040e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000410:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000412:	f001 fccb 	bl	8001dac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000416:	230c      	movs	r3, #12
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000418:	a904      	add	r1, sp, #16
 800041a:	4638      	mov	r0, r7

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|IR3_out_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800041c:	f04f 0801 	mov.w	r8, #1
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000420:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000422:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000424:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000426:	f001 fcc1 	bl	8001dac <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD2_Pin|IR3_out_Pin;
 800042a:	f44f 5381 	mov.w	r3, #4128	; 0x1020
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800042e:	a904      	add	r1, sp, #16
 8000430:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = LD2_Pin|IR3_out_Pin;
 8000432:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000434:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000438:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800043a:	f001 fcb7 	bl	8001dac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB13 PB8 
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_13|GPIO_PIN_8 
 800043e:	f242 7301 	movw	r3, #9985	; 0x2701
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000442:	a904      	add	r1, sp, #16
 8000444:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_13|GPIO_PIN_8 
 8000446:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000448:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800044a:	f001 fcaf 	bl	8001dac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DIR2_Pin|IR1_out_Pin|IR4_out_Pin|IR2_out_Pin;
 800044e:	f24d 0304 	movw	r3, #53252	; 0xd004
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000452:	a904      	add	r1, sp, #16
 8000454:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = DIR2_Pin|IR1_out_Pin|IR4_out_Pin|IR2_out_Pin;
 8000456:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000458:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800045e:	f001 fca5 	bl	8001dac <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR1_Pin;
 8000462:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DIR1_GPIO_Port, &GPIO_InitStruct);
 8000466:	a904      	add	r1, sp, #16
 8000468:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = DIR1_Pin;
 800046a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800046c:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000470:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(DIR1_GPIO_Port, &GPIO_InitStruct);
 8000472:	f001 fc9b 	bl	8001dac <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000476:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000478:	a904      	add	r1, sp, #16
 800047a:	4808      	ldr	r0, [pc, #32]	; (800049c <MX_GPIO_Init+0x13c>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800047c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800047e:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000480:	f001 fc94 	bl	8001dac <HAL_GPIO_Init>

}
 8000484:	b009      	add	sp, #36	; 0x24
 8000486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800048a:	bf00      	nop
 800048c:	40021000 	.word	0x40021000
 8000490:	40010800 	.word	0x40010800
 8000494:	40011000 	.word	0x40011000
 8000498:	10210000 	.word	0x10210000
 800049c:	40011400 	.word	0x40011400
 80004a0:	40010c00 	.word	0x40010c00

080004a4 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004a4:	2301      	movs	r3, #1
{
 80004a6:	b510      	push	{r4, lr}
 80004a8:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004aa:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80004ac:	2310      	movs	r3, #16
 80004ae:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80004b0:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004b2:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80004b4:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80004b6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004ba:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004bc:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004be:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80004c0:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004c2:	f001 fd75 	bl	8001fb0 <HAL_RCC_OscConfig>
 80004c6:	b100      	cbz	r0, 80004ca <SystemClock_Config+0x26>
 80004c8:	e7fe      	b.n	80004c8 <SystemClock_Config+0x24>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ca:	230f      	movs	r3, #15
 80004cc:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d2:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004d4:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004d6:	4621      	mov	r1, r4
 80004d8:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004da:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004dc:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004de:	f001 ff31 	bl	8002344 <HAL_RCC_ClockConfig>
 80004e2:	b100      	cbz	r0, 80004e6 <SystemClock_Config+0x42>
 80004e4:	e7fe      	b.n	80004e4 <SystemClock_Config+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80004e6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004ea:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80004ec:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80004ee:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004f0:	f001 fff2 	bl	80024d8 <HAL_RCCEx_PeriphCLKConfig>
 80004f4:	4604      	mov	r4, r0
 80004f6:	b100      	cbz	r0, 80004fa <SystemClock_Config+0x56>
 80004f8:	e7fe      	b.n	80004f8 <SystemClock_Config+0x54>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80004fa:	f001 ffc7 	bl	800248c <HAL_RCC_GetHCLKFreq>
 80004fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000502:	fbb0 f0f3 	udiv	r0, r0, r3
 8000506:	f001 fac5 	bl	8001a94 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800050a:	2004      	movs	r0, #4
 800050c:	f001 fad8 	bl	8001ac0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000510:	4622      	mov	r2, r4
 8000512:	4621      	mov	r1, r4
 8000514:	f04f 30ff 	mov.w	r0, #4294967295
 8000518:	f001 fa7c 	bl	8001a14 <HAL_NVIC_SetPriority>
}
 800051c:	b014      	add	sp, #80	; 0x50
 800051e:	bd10      	pop	{r4, pc}

08000520 <Gestion_Commandes>:
		GV2,
		GV3
	};
	static enum ETAT Etat = VEILLE;

if (New_CMDE) {
 8000520:	4aa6      	ldr	r2, [pc, #664]	; (80007bc <Gestion_Commandes+0x29c>)
 8000522:	7813      	ldrb	r3, [r2, #0]
 8000524:	2b00      	cmp	r3, #0
 8000526:	f000 80aa 	beq.w	800067e <Gestion_Commandes+0x15e>
		New_CMDE = 0;
 800052a:	2300      	movs	r3, #0
 800052c:	7013      	strb	r3, [r2, #0]
	switch (CMDE) {
 800052e:	4aa4      	ldr	r2, [pc, #656]	; (80007c0 <Gestion_Commandes+0x2a0>)
 8000530:	7812      	ldrb	r2, [r2, #0]
 8000532:	2a05      	cmp	r2, #5
 8000534:	f200 80a3 	bhi.w	800067e <Gestion_Commandes+0x15e>
 8000538:	e8df f012 	tbh	[pc, r2, lsl #1]
 800053c:	0006000f 	.word	0x0006000f
 8000540:	00510014 	.word	0x00510014
 8000544:	00eb00ba 	.word	0x00eb00ba
		case STOP: {
			_CVitD = _CVitG = 0;
 8000548:	4a9e      	ldr	r2, [pc, #632]	; (80007c4 <Gestion_Commandes+0x2a4>)
 800054a:	8013      	strh	r3, [r2, #0]
 800054c:	4a9e      	ldr	r2, [pc, #632]	; (80007c8 <Gestion_Commandes+0x2a8>)
 800054e:	8013      	strh	r3, [r2, #0]
			// Mise en sommeil: STOP mode , réveil via IT BP1
			Etat = VEILLE;
 8000550:	4a9e      	ldr	r2, [pc, #632]	; (80007cc <Gestion_Commandes+0x2ac>)
 8000552:	7013      	strb	r3, [r2, #0]
			Mode = SLEEP;
 8000554:	4a9e      	ldr	r2, [pc, #632]	; (80007d0 <Gestion_Commandes+0x2b0>)
 8000556:	7013      	strb	r3, [r2, #0]
 8000558:	4770      	bx	lr

			break;
		}
		case START: {
			// réveil sytème grace à l'IT BP1
			Etat = ARRET;
 800055a:	2201      	movs	r2, #1
 800055c:	4b9b      	ldr	r3, [pc, #620]	; (80007cc <Gestion_Commandes+0x2ac>)
 800055e:	701a      	strb	r2, [r3, #0]
		}
		case GAUCHE: {
			switch (Etat) {
			case VEILLE: {
				Etat = VEILLE;
				Mode = SLEEP;
 8000560:	2200      	movs	r2, #0
 8000562:	e08a      	b.n	800067a <Gestion_Commandes+0x15a>
			switch (Etat) {
 8000564:	4b99      	ldr	r3, [pc, #612]	; (80007cc <Gestion_Commandes+0x2ac>)
 8000566:	781a      	ldrb	r2, [r3, #0]
 8000568:	2a0d      	cmp	r2, #13
 800056a:	f200 8088 	bhi.w	800067e <Gestion_Commandes+0x15e>
 800056e:	a101      	add	r1, pc, #4	; (adr r1, 8000574 <Gestion_Commandes+0x54>)
 8000570:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8000574:	08000561 	.word	0x08000561
 8000578:	0800063b 	.word	0x0800063b
 800057c:	08000653 	.word	0x08000653
 8000580:	080005c5 	.word	0x080005c5
 8000584:	080005c5 	.word	0x080005c5
 8000588:	08000773 	.word	0x08000773
 800058c:	08000661 	.word	0x08000661
 8000590:	08000681 	.word	0x08000681
 8000594:	0800063b 	.word	0x0800063b
 8000598:	08000653 	.word	0x08000653
 800059c:	080005c5 	.word	0x080005c5
 80005a0:	080005ad 	.word	0x080005ad
 80005a4:	08000653 	.word	0x08000653
 80005a8:	080005c5 	.word	0x080005c5
				_DirG = AVANCE;
 80005ac:	2201      	movs	r2, #1
 80005ae:	4989      	ldr	r1, [pc, #548]	; (80007d4 <Gestion_Commandes+0x2b4>)
 80005b0:	800a      	strh	r2, [r1, #0]
				_DirD = AVANCE;
 80005b2:	4989      	ldr	r1, [pc, #548]	; (80007d8 <Gestion_Commandes+0x2b8>)
 80005b4:	800a      	strh	r2, [r1, #0]
				_CVitG = V1;
 80005b6:	2126      	movs	r1, #38	; 0x26
				_CVitG = V2;
 80005b8:	4882      	ldr	r0, [pc, #520]	; (80007c4 <Gestion_Commandes+0x2a4>)
 80005ba:	8001      	strh	r1, [r0, #0]
				_CVitD = V2;
 80005bc:	4882      	ldr	r0, [pc, #520]	; (80007c8 <Gestion_Commandes+0x2a8>)
 80005be:	8001      	strh	r1, [r0, #0]
				Etat = AV2;
 80005c0:	2103      	movs	r1, #3
 80005c2:	e00a      	b.n	80005da <Gestion_Commandes+0xba>
				_DirG = AVANCE;
 80005c4:	2201      	movs	r2, #1
 80005c6:	4983      	ldr	r1, [pc, #524]	; (80007d4 <Gestion_Commandes+0x2b4>)
				_CVitG = V3;
 80005c8:	487e      	ldr	r0, [pc, #504]	; (80007c4 <Gestion_Commandes+0x2a4>)
				_DirG = AVANCE;
 80005ca:	800a      	strh	r2, [r1, #0]
				_DirD = AVANCE;
 80005cc:	4982      	ldr	r1, [pc, #520]	; (80007d8 <Gestion_Commandes+0x2b8>)
 80005ce:	800a      	strh	r2, [r1, #0]
				_CVitG = V3;
 80005d0:	214c      	movs	r1, #76	; 0x4c
 80005d2:	8001      	strh	r1, [r0, #0]
				_CVitD = V3;
 80005d4:	487c      	ldr	r0, [pc, #496]	; (80007c8 <Gestion_Commandes+0x2a8>)
 80005d6:	8001      	strh	r1, [r0, #0]
				Etat = AV3;
 80005d8:	2104      	movs	r1, #4
			case GV3: {
				_DirG = RECULE;
				_DirD = AVANCE;
				_CVitG = V3;
				_CVitD = V3;
				Etat = GV3;
 80005da:	7019      	strb	r1, [r3, #0]
 80005dc:	e04d      	b.n	800067a <Gestion_Commandes+0x15a>
			switch (Etat) {
 80005de:	4b7b      	ldr	r3, [pc, #492]	; (80007cc <Gestion_Commandes+0x2ac>)
 80005e0:	781a      	ldrb	r2, [r3, #0]
 80005e2:	2a0d      	cmp	r2, #13
 80005e4:	d84b      	bhi.n	800067e <Gestion_Commandes+0x15e>
 80005e6:	a101      	add	r1, pc, #4	; (adr r1, 80005ec <Gestion_Commandes+0xcc>)
 80005e8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80005ec:	08000561 	.word	0x08000561
 80005f0:	08000661 	.word	0x08000661
 80005f4:	08000625 	.word	0x08000625
 80005f8:	0800063b 	.word	0x0800063b
 80005fc:	08000653 	.word	0x08000653
 8000600:	08000681 	.word	0x08000681
 8000604:	08000699 	.word	0x08000699
 8000608:	08000699 	.word	0x08000699
 800060c:	08000661 	.word	0x08000661
 8000610:	08000681 	.word	0x08000681
 8000614:	08000699 	.word	0x08000699
 8000618:	08000661 	.word	0x08000661
 800061c:	08000681 	.word	0x08000681
 8000620:	08000699 	.word	0x08000699
				_DirG = AVANCE;
 8000624:	2101      	movs	r1, #1
 8000626:	4a6b      	ldr	r2, [pc, #428]	; (80007d4 <Gestion_Commandes+0x2b4>)
				_CVitG = 0;
 8000628:	4866      	ldr	r0, [pc, #408]	; (80007c4 <Gestion_Commandes+0x2a4>)
				_DirG = AVANCE;
 800062a:	8011      	strh	r1, [r2, #0]
				_DirD = AVANCE;
 800062c:	4a6a      	ldr	r2, [pc, #424]	; (80007d8 <Gestion_Commandes+0x2b8>)
 800062e:	8011      	strh	r1, [r2, #0]
				_CVitG = 0;
 8000630:	2200      	movs	r2, #0
 8000632:	8002      	strh	r2, [r0, #0]
				_CVitD = 0;
 8000634:	4864      	ldr	r0, [pc, #400]	; (80007c8 <Gestion_Commandes+0x2a8>)
 8000636:	8002      	strh	r2, [r0, #0]
 8000638:	e7cf      	b.n	80005da <Gestion_Commandes+0xba>
				_DirG = AVANCE;
 800063a:	2201      	movs	r2, #1
 800063c:	4965      	ldr	r1, [pc, #404]	; (80007d4 <Gestion_Commandes+0x2b4>)
				_CVitG = V1;
 800063e:	4861      	ldr	r0, [pc, #388]	; (80007c4 <Gestion_Commandes+0x2a4>)
				_DirG = AVANCE;
 8000640:	800a      	strh	r2, [r1, #0]
				_DirD = AVANCE;
 8000642:	4965      	ldr	r1, [pc, #404]	; (80007d8 <Gestion_Commandes+0x2b8>)
 8000644:	800a      	strh	r2, [r1, #0]
				_CVitG = V1;
 8000646:	2126      	movs	r1, #38	; 0x26
 8000648:	8001      	strh	r1, [r0, #0]
				_CVitD = V1;
 800064a:	485f      	ldr	r0, [pc, #380]	; (80007c8 <Gestion_Commandes+0x2a8>)
 800064c:	8001      	strh	r1, [r0, #0]
				Etat = AV1;
 800064e:	2102      	movs	r1, #2
 8000650:	e7c3      	b.n	80005da <Gestion_Commandes+0xba>
				_DirG = AVANCE;
 8000652:	2201      	movs	r2, #1
 8000654:	495f      	ldr	r1, [pc, #380]	; (80007d4 <Gestion_Commandes+0x2b4>)
 8000656:	800a      	strh	r2, [r1, #0]
				_DirD = AVANCE;
 8000658:	495f      	ldr	r1, [pc, #380]	; (80007d8 <Gestion_Commandes+0x2b8>)
 800065a:	800a      	strh	r2, [r1, #0]
				_CVitG = V2;
 800065c:	2138      	movs	r1, #56	; 0x38
 800065e:	e7ab      	b.n	80005b8 <Gestion_Commandes+0x98>
				_DirG = RECULE;
 8000660:	2200      	movs	r2, #0
 8000662:	495c      	ldr	r1, [pc, #368]	; (80007d4 <Gestion_Commandes+0x2b4>)
 8000664:	800a      	strh	r2, [r1, #0]
				_DirD = RECULE;
 8000666:	495c      	ldr	r1, [pc, #368]	; (80007d8 <Gestion_Commandes+0x2b8>)
 8000668:	800a      	strh	r2, [r1, #0]
				_CVitG = V1;
 800066a:	2226      	movs	r2, #38	; 0x26
 800066c:	4955      	ldr	r1, [pc, #340]	; (80007c4 <Gestion_Commandes+0x2a4>)
 800066e:	800a      	strh	r2, [r1, #0]
				_CVitD = V1;
 8000670:	4955      	ldr	r1, [pc, #340]	; (80007c8 <Gestion_Commandes+0x2a8>)
 8000672:	800a      	strh	r2, [r1, #0]
				Etat = RV1;
 8000674:	2205      	movs	r2, #5
				Etat = RV3;
 8000676:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000678:	2201      	movs	r2, #1
				Mode = ACTIF;
 800067a:	4b55      	ldr	r3, [pc, #340]	; (80007d0 <Gestion_Commandes+0x2b0>)
 800067c:	701a      	strb	r2, [r3, #0]
 800067e:	4770      	bx	lr
				_DirG = RECULE;
 8000680:	2200      	movs	r2, #0
 8000682:	4954      	ldr	r1, [pc, #336]	; (80007d4 <Gestion_Commandes+0x2b4>)
 8000684:	800a      	strh	r2, [r1, #0]
				_DirD = RECULE;
 8000686:	4954      	ldr	r1, [pc, #336]	; (80007d8 <Gestion_Commandes+0x2b8>)
 8000688:	800a      	strh	r2, [r1, #0]
				_CVitG = V2;
 800068a:	2238      	movs	r2, #56	; 0x38
 800068c:	494d      	ldr	r1, [pc, #308]	; (80007c4 <Gestion_Commandes+0x2a4>)
 800068e:	800a      	strh	r2, [r1, #0]
				_CVitD = V2;
 8000690:	494d      	ldr	r1, [pc, #308]	; (80007c8 <Gestion_Commandes+0x2a8>)
 8000692:	800a      	strh	r2, [r1, #0]
				Etat = RV2;
 8000694:	2206      	movs	r2, #6
 8000696:	e7ee      	b.n	8000676 <Gestion_Commandes+0x156>
				_DirG = RECULE;
 8000698:	2200      	movs	r2, #0
 800069a:	494e      	ldr	r1, [pc, #312]	; (80007d4 <Gestion_Commandes+0x2b4>)
 800069c:	800a      	strh	r2, [r1, #0]
				_DirD = RECULE;
 800069e:	494e      	ldr	r1, [pc, #312]	; (80007d8 <Gestion_Commandes+0x2b8>)
 80006a0:	800a      	strh	r2, [r1, #0]
				_CVitG = V3;
 80006a2:	224c      	movs	r2, #76	; 0x4c
 80006a4:	4947      	ldr	r1, [pc, #284]	; (80007c4 <Gestion_Commandes+0x2a4>)
 80006a6:	800a      	strh	r2, [r1, #0]
				_CVitD = V3;
 80006a8:	4947      	ldr	r1, [pc, #284]	; (80007c8 <Gestion_Commandes+0x2a8>)
 80006aa:	800a      	strh	r2, [r1, #0]
				Etat = RV3;
 80006ac:	2207      	movs	r2, #7
 80006ae:	e7e2      	b.n	8000676 <Gestion_Commandes+0x156>
			switch (Etat) {
 80006b0:	4b46      	ldr	r3, [pc, #280]	; (80007cc <Gestion_Commandes+0x2ac>)
 80006b2:	781a      	ldrb	r2, [r3, #0]
 80006b4:	2a0d      	cmp	r2, #13
 80006b6:	d8e2      	bhi.n	800067e <Gestion_Commandes+0x15e>
 80006b8:	a101      	add	r1, pc, #4	; (adr r1, 80006c0 <Gestion_Commandes+0x1a0>)
 80006ba:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80006be:	bf00      	nop
 80006c0:	08000561 	.word	0x08000561
 80006c4:	08000789 	.word	0x08000789
 80006c8:	08000789 	.word	0x08000789
 80006cc:	080007a3 	.word	0x080007a3
 80006d0:	080006f9 	.word	0x080006f9
 80006d4:	08000789 	.word	0x08000789
 80006d8:	080007a3 	.word	0x080007a3
 80006dc:	080006f9 	.word	0x080006f9
 80006e0:	080007a3 	.word	0x080007a3
 80006e4:	080006f9 	.word	0x080006f9
 80006e8:	080006f9 	.word	0x080006f9
 80006ec:	08000773 	.word	0x08000773
 80006f0:	08000759 	.word	0x08000759
 80006f4:	080007dd 	.word	0x080007dd
				_DirG = AVANCE;
 80006f8:	2201      	movs	r2, #1
				_DirD = RECULE;
 80006fa:	2000      	movs	r0, #0
				_DirG = AVANCE;
 80006fc:	4935      	ldr	r1, [pc, #212]	; (80007d4 <Gestion_Commandes+0x2b4>)
 80006fe:	800a      	strh	r2, [r1, #0]
				_DirD = RECULE;
 8000700:	4935      	ldr	r1, [pc, #212]	; (80007d8 <Gestion_Commandes+0x2b8>)
 8000702:	8008      	strh	r0, [r1, #0]
				_CVitG = V3;
 8000704:	214c      	movs	r1, #76	; 0x4c
 8000706:	482f      	ldr	r0, [pc, #188]	; (80007c4 <Gestion_Commandes+0x2a4>)
 8000708:	8001      	strh	r1, [r0, #0]
				_CVitD = V3;
 800070a:	482f      	ldr	r0, [pc, #188]	; (80007c8 <Gestion_Commandes+0x2a8>)
 800070c:	8001      	strh	r1, [r0, #0]
				Etat = DV3;
 800070e:	210a      	movs	r1, #10
 8000710:	e763      	b.n	80005da <Gestion_Commandes+0xba>
			switch (Etat) {
 8000712:	4b2e      	ldr	r3, [pc, #184]	; (80007cc <Gestion_Commandes+0x2ac>)
 8000714:	781a      	ldrb	r2, [r3, #0]
 8000716:	2a0d      	cmp	r2, #13
 8000718:	d8b1      	bhi.n	800067e <Gestion_Commandes+0x15e>
 800071a:	a101      	add	r1, pc, #4	; (adr r1, 8000720 <Gestion_Commandes+0x200>)
 800071c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8000720:	08000561 	.word	0x08000561
 8000724:	08000759 	.word	0x08000759
 8000728:	08000759 	.word	0x08000759
 800072c:	080007dd 	.word	0x080007dd
 8000730:	080007f7 	.word	0x080007f7
 8000734:	08000759 	.word	0x08000759
 8000738:	080007dd 	.word	0x080007dd
 800073c:	080007f7 	.word	0x080007f7
 8000740:	08000773 	.word	0x08000773
 8000744:	08000789 	.word	0x08000789
 8000748:	080007a3 	.word	0x080007a3
 800074c:	080007dd 	.word	0x080007dd
 8000750:	080007f7 	.word	0x080007f7
 8000754:	080007f7 	.word	0x080007f7
				_DirG = RECULE;
 8000758:	2100      	movs	r1, #0
 800075a:	4a1e      	ldr	r2, [pc, #120]	; (80007d4 <Gestion_Commandes+0x2b4>)
				_CVitG = V1;
 800075c:	4819      	ldr	r0, [pc, #100]	; (80007c4 <Gestion_Commandes+0x2a4>)
				_DirG = RECULE;
 800075e:	8011      	strh	r1, [r2, #0]
				_DirD = AVANCE;
 8000760:	2201      	movs	r2, #1
 8000762:	491d      	ldr	r1, [pc, #116]	; (80007d8 <Gestion_Commandes+0x2b8>)
 8000764:	800a      	strh	r2, [r1, #0]
				_CVitG = V1;
 8000766:	2126      	movs	r1, #38	; 0x26
 8000768:	8001      	strh	r1, [r0, #0]
				_CVitD = V1;
 800076a:	4817      	ldr	r0, [pc, #92]	; (80007c8 <Gestion_Commandes+0x2a8>)
 800076c:	8001      	strh	r1, [r0, #0]
				Etat = GV1;
 800076e:	210b      	movs	r1, #11
 8000770:	e733      	b.n	80005da <Gestion_Commandes+0xba>
				_DirG = RECULE;
 8000772:	2200      	movs	r2, #0
 8000774:	4917      	ldr	r1, [pc, #92]	; (80007d4 <Gestion_Commandes+0x2b4>)
 8000776:	800a      	strh	r2, [r1, #0]
				_DirD = RECULE;
 8000778:	4917      	ldr	r1, [pc, #92]	; (80007d8 <Gestion_Commandes+0x2b8>)
 800077a:	800a      	strh	r2, [r1, #0]
				_CVitG = 0;
 800077c:	4911      	ldr	r1, [pc, #68]	; (80007c4 <Gestion_Commandes+0x2a4>)
 800077e:	800a      	strh	r2, [r1, #0]
				_CVitD = 0;
 8000780:	4911      	ldr	r1, [pc, #68]	; (80007c8 <Gestion_Commandes+0x2a8>)
 8000782:	800a      	strh	r2, [r1, #0]
				Etat = ARRET;
 8000784:	2101      	movs	r1, #1
 8000786:	e728      	b.n	80005da <Gestion_Commandes+0xba>
				_DirG = AVANCE;
 8000788:	2201      	movs	r2, #1
				_DirD = RECULE;
 800078a:	2000      	movs	r0, #0
				_DirG = AVANCE;
 800078c:	4911      	ldr	r1, [pc, #68]	; (80007d4 <Gestion_Commandes+0x2b4>)
 800078e:	800a      	strh	r2, [r1, #0]
				_DirD = RECULE;
 8000790:	4911      	ldr	r1, [pc, #68]	; (80007d8 <Gestion_Commandes+0x2b8>)
 8000792:	8008      	strh	r0, [r1, #0]
				_CVitG = V1;
 8000794:	2126      	movs	r1, #38	; 0x26
 8000796:	480b      	ldr	r0, [pc, #44]	; (80007c4 <Gestion_Commandes+0x2a4>)
 8000798:	8001      	strh	r1, [r0, #0]
				_CVitD = V1;
 800079a:	480b      	ldr	r0, [pc, #44]	; (80007c8 <Gestion_Commandes+0x2a8>)
 800079c:	8001      	strh	r1, [r0, #0]
				Etat = DV1;
 800079e:	2108      	movs	r1, #8
 80007a0:	e71b      	b.n	80005da <Gestion_Commandes+0xba>
				_DirG = AVANCE;
 80007a2:	2201      	movs	r2, #1
				_DirD = RECULE;
 80007a4:	2000      	movs	r0, #0
				_DirG = AVANCE;
 80007a6:	490b      	ldr	r1, [pc, #44]	; (80007d4 <Gestion_Commandes+0x2b4>)
 80007a8:	800a      	strh	r2, [r1, #0]
				_DirD = RECULE;
 80007aa:	490b      	ldr	r1, [pc, #44]	; (80007d8 <Gestion_Commandes+0x2b8>)
 80007ac:	8008      	strh	r0, [r1, #0]
				_CVitG = V2;
 80007ae:	2138      	movs	r1, #56	; 0x38
 80007b0:	4804      	ldr	r0, [pc, #16]	; (80007c4 <Gestion_Commandes+0x2a4>)
 80007b2:	8001      	strh	r1, [r0, #0]
				_CVitD = V2;
 80007b4:	4804      	ldr	r0, [pc, #16]	; (80007c8 <Gestion_Commandes+0x2a8>)
 80007b6:	8001      	strh	r1, [r0, #0]
				Etat = DV2;
 80007b8:	2109      	movs	r1, #9
 80007ba:	e70e      	b.n	80005da <Gestion_Commandes+0xba>
 80007bc:	2000003f 	.word	0x2000003f
 80007c0:	200000cc 	.word	0x200000cc
 80007c4:	20000052 	.word	0x20000052
 80007c8:	20000050 	.word	0x20000050
 80007cc:	2000003c 	.word	0x2000003c
 80007d0:	200000e0 	.word	0x200000e0
 80007d4:	200000f0 	.word	0x200000f0
 80007d8:	200000d4 	.word	0x200000d4
				_DirG = RECULE;
 80007dc:	2100      	movs	r1, #0
 80007de:	4a0c      	ldr	r2, [pc, #48]	; (8000810 <Gestion_Commandes+0x2f0>)
				_CVitG = V2;
 80007e0:	480c      	ldr	r0, [pc, #48]	; (8000814 <Gestion_Commandes+0x2f4>)
				_DirG = RECULE;
 80007e2:	8011      	strh	r1, [r2, #0]
				_DirD = AVANCE;
 80007e4:	2201      	movs	r2, #1
 80007e6:	490c      	ldr	r1, [pc, #48]	; (8000818 <Gestion_Commandes+0x2f8>)
 80007e8:	800a      	strh	r2, [r1, #0]
				_CVitG = V2;
 80007ea:	2138      	movs	r1, #56	; 0x38
 80007ec:	8001      	strh	r1, [r0, #0]
				_CVitD = V2;
 80007ee:	480b      	ldr	r0, [pc, #44]	; (800081c <Gestion_Commandes+0x2fc>)
 80007f0:	8001      	strh	r1, [r0, #0]
				Etat = GV2;
 80007f2:	210c      	movs	r1, #12
 80007f4:	e6f1      	b.n	80005da <Gestion_Commandes+0xba>
				_DirG = RECULE;
 80007f6:	2100      	movs	r1, #0
 80007f8:	4a05      	ldr	r2, [pc, #20]	; (8000810 <Gestion_Commandes+0x2f0>)
				_CVitG = V3;
 80007fa:	4806      	ldr	r0, [pc, #24]	; (8000814 <Gestion_Commandes+0x2f4>)
				_DirG = RECULE;
 80007fc:	8011      	strh	r1, [r2, #0]
				_DirD = AVANCE;
 80007fe:	2201      	movs	r2, #1
 8000800:	4905      	ldr	r1, [pc, #20]	; (8000818 <Gestion_Commandes+0x2f8>)
 8000802:	800a      	strh	r2, [r1, #0]
				_CVitG = V3;
 8000804:	214c      	movs	r1, #76	; 0x4c
 8000806:	8001      	strh	r1, [r0, #0]
				_CVitD = V3;
 8000808:	4804      	ldr	r0, [pc, #16]	; (800081c <Gestion_Commandes+0x2fc>)
 800080a:	8001      	strh	r1, [r0, #0]
				Etat = GV3;
 800080c:	210d      	movs	r1, #13
 800080e:	e6e4      	b.n	80005da <Gestion_Commandes+0xba>
 8000810:	200000f0 	.word	0x200000f0
 8000814:	20000052 	.word	0x20000052
 8000818:	200000d4 	.word	0x200000d4
 800081c:	20000050 	.word	0x20000050

08000820 <ACS>:
	static uint16_t Delta1 = 0;
	static uint16_t Delta2 = 0;
	static uint16_t Delta3 = 0;
	static uint16_t Delta4 = 0;

	switch (Etat) {
 8000820:	4a83      	ldr	r2, [pc, #524]	; (8000a30 <ACS+0x210>)
void ACS(void) {
 8000822:	b570      	push	{r4, r5, r6, lr}
	switch (Etat) {
 8000824:	7813      	ldrb	r3, [r2, #0]
 8000826:	b113      	cbz	r3, 800082e <ACS+0xe>
 8000828:	2b01      	cmp	r3, #1
 800082a:	d017      	beq.n	800085c <ACS+0x3c>
 800082c:	bd70      	pop	{r4, r5, r6, pc}
	case ARRET: {
		if (Mode == ACTIF )
 800082e:	4b81      	ldr	r3, [pc, #516]	; (8000a34 <ACS+0x214>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	b2db      	uxtb	r3, r3
 8000834:	2b01      	cmp	r3, #1
 8000836:	d101      	bne.n	800083c <ACS+0x1c>
			Etat = ACTIF;
 8000838:	7013      	strb	r3, [r2, #0]
 800083a:	bd70      	pop	{r4, r5, r6, pc}
		else {
			CVitD = _CVitD;
 800083c:	4b7e      	ldr	r3, [pc, #504]	; (8000a38 <ACS+0x218>)
 800083e:	881a      	ldrh	r2, [r3, #0]
 8000840:	4b7e      	ldr	r3, [pc, #504]	; (8000a3c <ACS+0x21c>)
 8000842:	801a      	strh	r2, [r3, #0]
			CVitG = _CVitG;
 8000844:	4b7e      	ldr	r3, [pc, #504]	; (8000a40 <ACS+0x220>)
 8000846:	881a      	ldrh	r2, [r3, #0]
 8000848:	4b7e      	ldr	r3, [pc, #504]	; (8000a44 <ACS+0x224>)
 800084a:	801a      	strh	r2, [r3, #0]
			DirD = _DirD;
 800084c:	4b7e      	ldr	r3, [pc, #504]	; (8000a48 <ACS+0x228>)
 800084e:	881a      	ldrh	r2, [r3, #0]
 8000850:	4b7e      	ldr	r3, [pc, #504]	; (8000a4c <ACS+0x22c>)
 8000852:	801a      	strh	r2, [r3, #0]
			DirG = _DirG;
 8000854:	4b7e      	ldr	r3, [pc, #504]	; (8000a50 <ACS+0x230>)
			}
		} else {
			CVitD = _CVitD;
			CVitG = _CVitG;
			DirD = _DirD;
			DirG = _DirG;
 8000856:	881a      	ldrh	r2, [r3, #0]
 8000858:	4b7e      	ldr	r3, [pc, #504]	; (8000a54 <ACS+0x234>)
 800085a:	e049      	b.n	80008f0 <ACS+0xd0>
		if (Mode == SLEEP)
 800085c:	4b75      	ldr	r3, [pc, #468]	; (8000a34 <ACS+0x214>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8000864:	b903      	cbnz	r3, 8000868 <ACS+0x48>
			Etat = ARRET;
 8000866:	7011      	strb	r1, [r2, #0]
		if (_DirD == AVANCE && _DirG == AVANCE) {
 8000868:	4b77      	ldr	r3, [pc, #476]	; (8000a48 <ACS+0x228>)
 800086a:	8819      	ldrh	r1, [r3, #0]
 800086c:	4b78      	ldr	r3, [pc, #480]	; (8000a50 <ACS+0x230>)
 800086e:	2901      	cmp	r1, #1
 8000870:	d16d      	bne.n	800094e <ACS+0x12e>
 8000872:	8818      	ldrh	r0, [r3, #0]
 8000874:	2801      	cmp	r0, #1
 8000876:	f040 80d0 	bne.w	8000a1a <ACS+0x1fa>
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 800087a:	4a77      	ldr	r2, [pc, #476]	; (8000a58 <ACS+0x238>)
 800087c:	4b77      	ldr	r3, [pc, #476]	; (8000a5c <ACS+0x23c>)
 800087e:	8811      	ldrh	r1, [r2, #0]
 8000880:	881c      	ldrh	r4, [r3, #0]
 8000882:	f5c1 61c8 	rsb	r1, r1, #1600	; 0x640
 8000886:	b2a4      	uxth	r4, r4
 8000888:	428c      	cmp	r4, r1
 800088a:	4614      	mov	r4, r2
 800088c:	da18      	bge.n	80008c0 <ACS+0xa0>
					&& (Dist_ACS_2 < Seuil_Dist_2 - Delta2)) {
 800088e:	4974      	ldr	r1, [pc, #464]	; (8000a60 <ACS+0x240>)
 8000890:	4e74      	ldr	r6, [pc, #464]	; (8000a64 <ACS+0x244>)
 8000892:	880d      	ldrh	r5, [r1, #0]
 8000894:	8831      	ldrh	r1, [r6, #0]
 8000896:	b2ad      	uxth	r5, r5
 8000898:	f5c1 61c8 	rsb	r1, r1, #1600	; 0x640
 800089c:	428d      	cmp	r5, r1
 800089e:	da0f      	bge.n	80008c0 <ACS+0xa0>
				CVitD = _CVitD;
 80008a0:	4b65      	ldr	r3, [pc, #404]	; (8000a38 <ACS+0x218>)
 80008a2:	8819      	ldrh	r1, [r3, #0]
 80008a4:	4b65      	ldr	r3, [pc, #404]	; (8000a3c <ACS+0x21c>)
 80008a6:	8019      	strh	r1, [r3, #0]
				CVitG = _CVitG;
 80008a8:	4b65      	ldr	r3, [pc, #404]	; (8000a40 <ACS+0x220>)
 80008aa:	8819      	ldrh	r1, [r3, #0]
 80008ac:	4b65      	ldr	r3, [pc, #404]	; (8000a44 <ACS+0x224>)
 80008ae:	8019      	strh	r1, [r3, #0]
				DirD = _DirD;
 80008b0:	4b66      	ldr	r3, [pc, #408]	; (8000a4c <ACS+0x22c>)
 80008b2:	8018      	strh	r0, [r3, #0]
				DirG = _DirG;
 80008b4:	4b67      	ldr	r3, [pc, #412]	; (8000a54 <ACS+0x234>)
 80008b6:	8018      	strh	r0, [r3, #0]
				Delta1 = Delta2 = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	8033      	strh	r3, [r6, #0]
				DirG = RECULE;
 80008bc:	8013      	strh	r3, [r2, #0]
 80008be:	bd70      	pop	{r4, r5, r6, pc}
			} else if ((Dist_ACS_1 < Seuil_Dist_1)
 80008c0:	881a      	ldrh	r2, [r3, #0]
 80008c2:	b292      	uxth	r2, r2
 80008c4:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
 80008c8:	d214      	bcs.n	80008f4 <ACS+0xd4>
					&& (Dist_ACS_2 > Seuil_Dist_2)) {
 80008ca:	4a65      	ldr	r2, [pc, #404]	; (8000a60 <ACS+0x240>)
 80008cc:	8812      	ldrh	r2, [r2, #0]
 80008ce:	b292      	uxth	r2, r2
 80008d0:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
 80008d4:	d90e      	bls.n	80008f4 <ACS+0xd4>
				CVitD = V1;
 80008d6:	2326      	movs	r3, #38	; 0x26
 80008d8:	4a58      	ldr	r2, [pc, #352]	; (8000a3c <ACS+0x21c>)
 80008da:	8013      	strh	r3, [r2, #0]
				CVitG = V1;
 80008dc:	4a59      	ldr	r2, [pc, #356]	; (8000a44 <ACS+0x224>)
 80008de:	8013      	strh	r3, [r2, #0]
				DirG = AVANCE;
 80008e0:	2201      	movs	r2, #1
 80008e2:	4b5c      	ldr	r3, [pc, #368]	; (8000a54 <ACS+0x234>)
 80008e4:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 80008e6:	2200      	movs	r2, #0
 80008e8:	4b58      	ldr	r3, [pc, #352]	; (8000a4c <ACS+0x22c>)
 80008ea:	801a      	strh	r2, [r3, #0]
				Delta2 = DELTA;
 80008ec:	2250      	movs	r2, #80	; 0x50
 80008ee:	4b5d      	ldr	r3, [pc, #372]	; (8000a64 <ACS+0x244>)
			DirG = _DirG;
 80008f0:	801a      	strh	r2, [r3, #0]
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
			} else if ((Dist_ACS_1 > Seuil_Dist_1)
 80008f4:	881a      	ldrh	r2, [r3, #0]
 80008f6:	b292      	uxth	r2, r2
 80008f8:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
 80008fc:	d913      	bls.n	8000926 <ACS+0x106>
					&& (Dist_ACS_2 < Seuil_Dist_2)) {
 80008fe:	4a58      	ldr	r2, [pc, #352]	; (8000a60 <ACS+0x240>)
 8000900:	8812      	ldrh	r2, [r2, #0]
 8000902:	b292      	uxth	r2, r2
 8000904:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
 8000908:	d20d      	bcs.n	8000926 <ACS+0x106>
				CVitD = V1;
 800090a:	2326      	movs	r3, #38	; 0x26
 800090c:	4a4b      	ldr	r2, [pc, #300]	; (8000a3c <ACS+0x21c>)
 800090e:	8013      	strh	r3, [r2, #0]
				CVitG = V1;
 8000910:	4a4c      	ldr	r2, [pc, #304]	; (8000a44 <ACS+0x224>)
 8000912:	8013      	strh	r3, [r2, #0]
				DirD = AVANCE;
 8000914:	2201      	movs	r2, #1
 8000916:	4b4d      	ldr	r3, [pc, #308]	; (8000a4c <ACS+0x22c>)
 8000918:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 800091a:	2200      	movs	r2, #0
 800091c:	4b4d      	ldr	r3, [pc, #308]	; (8000a54 <ACS+0x234>)
 800091e:	801a      	strh	r2, [r3, #0]
				Delta1 = DELTA;
 8000920:	2350      	movs	r3, #80	; 0x50
 8000922:	8023      	strh	r3, [r4, #0]
 8000924:	bd70      	pop	{r4, r5, r6, pc}
			} else if ((Dist_ACS_1 > Seuil_Dist_1)
 8000926:	881b      	ldrh	r3, [r3, #0]
 8000928:	b29b      	uxth	r3, r3
 800092a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800092e:	d9e0      	bls.n	80008f2 <ACS+0xd2>
					&& (Dist_ACS_2 > Seuil_Dist_2)) {
 8000930:	4b4b      	ldr	r3, [pc, #300]	; (8000a60 <ACS+0x240>)
 8000932:	881b      	ldrh	r3, [r3, #0]
 8000934:	b29b      	uxth	r3, r3
 8000936:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800093a:	d9da      	bls.n	80008f2 <ACS+0xd2>
				CVitD = 0;
 800093c:	2300      	movs	r3, #0
 800093e:	4a3f      	ldr	r2, [pc, #252]	; (8000a3c <ACS+0x21c>)
 8000940:	8013      	strh	r3, [r2, #0]
				CVitG = 0;
 8000942:	4a40      	ldr	r2, [pc, #256]	; (8000a44 <ACS+0x224>)
 8000944:	8013      	strh	r3, [r2, #0]
				DirD = RECULE;
 8000946:	4a41      	ldr	r2, [pc, #260]	; (8000a4c <ACS+0x22c>)
 8000948:	8013      	strh	r3, [r2, #0]
				DirG = RECULE;
 800094a:	4a42      	ldr	r2, [pc, #264]	; (8000a54 <ACS+0x234>)
 800094c:	e7b6      	b.n	80008bc <ACS+0x9c>
		} else if (_DirD == RECULE && _DirG == RECULE) {
 800094e:	2900      	cmp	r1, #0
 8000950:	d163      	bne.n	8000a1a <ACS+0x1fa>
 8000952:	881a      	ldrh	r2, [r3, #0]
 8000954:	2a00      	cmp	r2, #0
 8000956:	d160      	bne.n	8000a1a <ACS+0x1fa>
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 8000958:	4943      	ldr	r1, [pc, #268]	; (8000a68 <ACS+0x248>)
 800095a:	4b44      	ldr	r3, [pc, #272]	; (8000a6c <ACS+0x24c>)
 800095c:	8808      	ldrh	r0, [r1, #0]
 800095e:	881c      	ldrh	r4, [r3, #0]
 8000960:	f5c0 60c8 	rsb	r0, r0, #1600	; 0x640
 8000964:	b2a4      	uxth	r4, r4
 8000966:	4284      	cmp	r4, r0
 8000968:	460e      	mov	r6, r1
 800096a:	da17      	bge.n	800099c <ACS+0x17c>
					&& (Dist_ACS_4 < Seuil_Dist_4 - Delta4)) {
 800096c:	4840      	ldr	r0, [pc, #256]	; (8000a70 <ACS+0x250>)
 800096e:	4d41      	ldr	r5, [pc, #260]	; (8000a74 <ACS+0x254>)
 8000970:	8804      	ldrh	r4, [r0, #0]
 8000972:	8828      	ldrh	r0, [r5, #0]
 8000974:	b2a4      	uxth	r4, r4
 8000976:	f5c0 60c8 	rsb	r0, r0, #1600	; 0x640
 800097a:	4284      	cmp	r4, r0
 800097c:	da0e      	bge.n	800099c <ACS+0x17c>
				CVitD = _CVitD;
 800097e:	4b2e      	ldr	r3, [pc, #184]	; (8000a38 <ACS+0x218>)
				Delta3 = Delta4 = 0;
 8000980:	802a      	strh	r2, [r5, #0]
				CVitD = _CVitD;
 8000982:	8818      	ldrh	r0, [r3, #0]
 8000984:	4b2d      	ldr	r3, [pc, #180]	; (8000a3c <ACS+0x21c>)
				Delta3 = Delta4 = 0;
 8000986:	800a      	strh	r2, [r1, #0]
				CVitD = _CVitD;
 8000988:	8018      	strh	r0, [r3, #0]
				CVitG = _CVitG;
 800098a:	4b2d      	ldr	r3, [pc, #180]	; (8000a40 <ACS+0x220>)
 800098c:	8818      	ldrh	r0, [r3, #0]
 800098e:	4b2d      	ldr	r3, [pc, #180]	; (8000a44 <ACS+0x224>)
 8000990:	8018      	strh	r0, [r3, #0]
				DirD = _DirD;
 8000992:	4b2e      	ldr	r3, [pc, #184]	; (8000a4c <ACS+0x22c>)
 8000994:	801a      	strh	r2, [r3, #0]
				DirG = _DirG;
 8000996:	4b2f      	ldr	r3, [pc, #188]	; (8000a54 <ACS+0x234>)
 8000998:	801a      	strh	r2, [r3, #0]
 800099a:	bd70      	pop	{r4, r5, r6, pc}
			} else if ((Dist_ACS_3 > Seuil_Dist_3)
 800099c:	881a      	ldrh	r2, [r3, #0]
 800099e:	b292      	uxth	r2, r2
 80009a0:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
 80009a4:	d913      	bls.n	80009ce <ACS+0x1ae>
					&& (Dist_ACS_4 < Seuil_Dist_4)) {
 80009a6:	4a32      	ldr	r2, [pc, #200]	; (8000a70 <ACS+0x250>)
 80009a8:	8812      	ldrh	r2, [r2, #0]
 80009aa:	b292      	uxth	r2, r2
 80009ac:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
 80009b0:	d20d      	bcs.n	80009ce <ACS+0x1ae>
				CVitD = V1;
 80009b2:	2326      	movs	r3, #38	; 0x26
 80009b4:	4a21      	ldr	r2, [pc, #132]	; (8000a3c <ACS+0x21c>)
 80009b6:	8013      	strh	r3, [r2, #0]
				CVitG = V1;
 80009b8:	4a22      	ldr	r2, [pc, #136]	; (8000a44 <ACS+0x224>)
 80009ba:	8013      	strh	r3, [r2, #0]
				DirD = AVANCE;
 80009bc:	2201      	movs	r2, #1
 80009be:	4b23      	ldr	r3, [pc, #140]	; (8000a4c <ACS+0x22c>)
 80009c0:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 80009c2:	2200      	movs	r2, #0
 80009c4:	4b23      	ldr	r3, [pc, #140]	; (8000a54 <ACS+0x234>)
 80009c6:	801a      	strh	r2, [r3, #0]
				Delta3 = DELTA;
 80009c8:	2350      	movs	r3, #80	; 0x50
 80009ca:	8033      	strh	r3, [r6, #0]
 80009cc:	bd70      	pop	{r4, r5, r6, pc}
			} else if ((Dist_ACS_3 < Seuil_Dist_3)
 80009ce:	881a      	ldrh	r2, [r3, #0]
 80009d0:	b292      	uxth	r2, r2
 80009d2:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
 80009d6:	d213      	bcs.n	8000a00 <ACS+0x1e0>
					&& (Dist_ACS_4 > Seuil_Dist_4)) {
 80009d8:	4a25      	ldr	r2, [pc, #148]	; (8000a70 <ACS+0x250>)
 80009da:	8812      	ldrh	r2, [r2, #0]
 80009dc:	b292      	uxth	r2, r2
 80009de:	f5b2 6fc8 	cmp.w	r2, #1600	; 0x640
 80009e2:	d90d      	bls.n	8000a00 <ACS+0x1e0>
				CVitD = V1;
 80009e4:	2326      	movs	r3, #38	; 0x26
 80009e6:	4a15      	ldr	r2, [pc, #84]	; (8000a3c <ACS+0x21c>)
 80009e8:	8013      	strh	r3, [r2, #0]
				CVitG = V1;
 80009ea:	4a16      	ldr	r2, [pc, #88]	; (8000a44 <ACS+0x224>)
 80009ec:	8013      	strh	r3, [r2, #0]
				DirG = AVANCE;
 80009ee:	2201      	movs	r2, #1
 80009f0:	4b18      	ldr	r3, [pc, #96]	; (8000a54 <ACS+0x234>)
 80009f2:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 80009f4:	2200      	movs	r2, #0
 80009f6:	4b15      	ldr	r3, [pc, #84]	; (8000a4c <ACS+0x22c>)
 80009f8:	801a      	strh	r2, [r3, #0]
				Delta4 = DELTA;
 80009fa:	2250      	movs	r2, #80	; 0x50
 80009fc:	4b1d      	ldr	r3, [pc, #116]	; (8000a74 <ACS+0x254>)
 80009fe:	e777      	b.n	80008f0 <ACS+0xd0>
			} else if ((Dist_ACS_3 > Seuil_Dist_3)
 8000a00:	881b      	ldrh	r3, [r3, #0]
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8000a08:	f67f af73 	bls.w	80008f2 <ACS+0xd2>
					&& (Dist_ACS_4 > Seuil_Dist_4)) {
 8000a0c:	4b18      	ldr	r3, [pc, #96]	; (8000a70 <ACS+0x250>)
 8000a0e:	881b      	ldrh	r3, [r3, #0]
 8000a10:	b29b      	uxth	r3, r3
 8000a12:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8000a16:	d891      	bhi.n	800093c <ACS+0x11c>
 8000a18:	bd70      	pop	{r4, r5, r6, pc}
			CVitD = _CVitD;
 8000a1a:	4a07      	ldr	r2, [pc, #28]	; (8000a38 <ACS+0x218>)
 8000a1c:	8810      	ldrh	r0, [r2, #0]
 8000a1e:	4a07      	ldr	r2, [pc, #28]	; (8000a3c <ACS+0x21c>)
 8000a20:	8010      	strh	r0, [r2, #0]
			CVitG = _CVitG;
 8000a22:	4a07      	ldr	r2, [pc, #28]	; (8000a40 <ACS+0x220>)
 8000a24:	8810      	ldrh	r0, [r2, #0]
 8000a26:	4a07      	ldr	r2, [pc, #28]	; (8000a44 <ACS+0x224>)
 8000a28:	8010      	strh	r0, [r2, #0]
			DirD = _DirD;
 8000a2a:	4a08      	ldr	r2, [pc, #32]	; (8000a4c <ACS+0x22c>)
 8000a2c:	8011      	strh	r1, [r2, #0]
 8000a2e:	e712      	b.n	8000856 <ACS+0x36>
 8000a30:	2000003d 	.word	0x2000003d
 8000a34:	200000e0 	.word	0x200000e0
 8000a38:	20000050 	.word	0x20000050
 8000a3c:	20000118 	.word	0x20000118
 8000a40:	20000052 	.word	0x20000052
 8000a44:	200000d6 	.word	0x200000d6
 8000a48:	200000d4 	.word	0x200000d4
 8000a4c:	200000ce 	.word	0x200000ce
 8000a50:	200000f0 	.word	0x200000f0
 8000a54:	20000114 	.word	0x20000114
 8000a58:	20000028 	.word	0x20000028
 8000a5c:	20000120 	.word	0x20000120
 8000a60:	200000de 	.word	0x200000de
 8000a64:	2000002a 	.word	0x2000002a
 8000a68:	2000002c 	.word	0x2000002c
 8000a6c:	200000da 	.word	0x200000da
 8000a70:	2000011a 	.word	0x2000011a
 8000a74:	2000002e 	.word	0x2000002e

08000a78 <Calcul_Vit>:
	}
}

void Calcul_Vit(void) {

	DistD = __HAL_TIM_GET_COUNTER(&htim3);
 8000a78:	4b15      	ldr	r3, [pc, #84]	; (8000ad0 <Calcul_Vit+0x58>)
 8000a7a:	4a16      	ldr	r2, [pc, #88]	; (8000ad4 <Calcul_Vit+0x5c>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
void Calcul_Vit(void) {
 8000a7e:	b570      	push	{r4, r5, r6, lr}
	DistD = __HAL_TIM_GET_COUNTER(&htim3);
 8000a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	DistG = __HAL_TIM_GET_COUNTER(&htim4);
 8000a82:	4915      	ldr	r1, [pc, #84]	; (8000ad8 <Calcul_Vit+0x60>)
	DistD = __HAL_TIM_GET_COUNTER(&htim3);
 8000a84:	b29d      	uxth	r5, r3
 8000a86:	8015      	strh	r5, [r2, #0]
	DistG = __HAL_TIM_GET_COUNTER(&htim4);
 8000a88:	4a14      	ldr	r2, [pc, #80]	; (8000adc <Calcul_Vit+0x64>)
	VitD = abs(DistD - DistD_old);
 8000a8a:	4c15      	ldr	r4, [pc, #84]	; (8000ae0 <Calcul_Vit+0x68>)
	DistG = __HAL_TIM_GET_COUNTER(&htim4);
 8000a8c:	6812      	ldr	r2, [r2, #0]
 8000a8e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000a90:	b290      	uxth	r0, r2
 8000a92:	8008      	strh	r0, [r1, #0]
	VitD = abs(DistD - DistD_old);
 8000a94:	8821      	ldrh	r1, [r4, #0]
	VitG = abs(DistG - DistG_old);
	DistD_old = DistD;
 8000a96:	8025      	strh	r5, [r4, #0]
	VitD = abs(DistD - DistD_old);
 8000a98:	1a6b      	subs	r3, r5, r1
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	4911      	ldr	r1, [pc, #68]	; (8000ae4 <Calcul_Vit+0x6c>)
 8000a9e:	bfb8      	it	lt
 8000aa0:	425b      	neglt	r3, r3
 8000aa2:	800b      	strh	r3, [r1, #0]
	VitG = abs(DistG - DistG_old);
 8000aa4:	4910      	ldr	r1, [pc, #64]	; (8000ae8 <Calcul_Vit+0x70>)
 8000aa6:	880e      	ldrh	r6, [r1, #0]
	DistG_old = DistG;
 8000aa8:	8008      	strh	r0, [r1, #0]
	if (DirD == DirG) {
 8000aaa:	4910      	ldr	r1, [pc, #64]	; (8000aec <Calcul_Vit+0x74>)
	VitG = abs(DistG - DistG_old);
 8000aac:	1b82      	subs	r2, r0, r6
	if (DirD == DirG) {
 8000aae:	8808      	ldrh	r0, [r1, #0]
 8000ab0:	490f      	ldr	r1, [pc, #60]	; (8000af0 <Calcul_Vit+0x78>)
	VitG = abs(DistG - DistG_old);
 8000ab2:	2a00      	cmp	r2, #0
	if (DirD == DirG) {
 8000ab4:	8809      	ldrh	r1, [r1, #0]
	VitG = abs(DistG - DistG_old);
 8000ab6:	4e0f      	ldr	r6, [pc, #60]	; (8000af4 <Calcul_Vit+0x7c>)
 8000ab8:	bfb8      	it	lt
 8000aba:	4252      	neglt	r2, r2
	if (DirD == DirG) {
 8000abc:	4288      	cmp	r0, r1
	VitG = abs(DistG - DistG_old);
 8000abe:	8032      	strh	r2, [r6, #0]
	if (DirD == DirG) {
 8000ac0:	d105      	bne.n	8000ace <Calcul_Vit+0x56>
		Dist_parcours = Dist_parcours + ((VitD + VitG) >> 1);
 8000ac2:	490d      	ldr	r1, [pc, #52]	; (8000af8 <Calcul_Vit+0x80>)
 8000ac4:	4413      	add	r3, r2
 8000ac6:	680a      	ldr	r2, [r1, #0]
 8000ac8:	eb02 0363 	add.w	r3, r2, r3, asr #1
 8000acc:	600b      	str	r3, [r1, #0]
 8000ace:	bd70      	pop	{r4, r5, r6, pc}
 8000ad0:	20000164 	.word	0x20000164
 8000ad4:	200000e8 	.word	0x200000e8
 8000ad8:	200000dc 	.word	0x200000dc
 8000adc:	20000124 	.word	0x20000124
 8000ae0:	20000030 	.word	0x20000030
 8000ae4:	20000112 	.word	0x20000112
 8000ae8:	20000032 	.word	0x20000032
 8000aec:	200000ce 	.word	0x200000ce
 8000af0:	20000114 	.word	0x20000114
 8000af4:	200000d8 	.word	0x200000d8
 8000af8:	20000034 	.word	0x20000034

08000afc <regulateur>:
	static int16_t S_erreursD = 0;
	static int16_t S_erreursG = 0;
	static int16_t V_erreurD = 0;
	static int16_t V_erreurG = 0;

	switch (Etat) {
 8000afc:	4a57      	ldr	r2, [pc, #348]	; (8000c5c <regulateur+0x160>)
void regulateur(void) {
 8000afe:	b538      	push	{r3, r4, r5, lr}
	switch (Etat) {
 8000b00:	7814      	ldrb	r4, [r2, #0]
 8000b02:	4615      	mov	r5, r2
 8000b04:	b114      	cbz	r4, 8000b0c <regulateur+0x10>
 8000b06:	2c01      	cmp	r4, #1
 8000b08:	d03d      	beq.n	8000b86 <regulateur+0x8a>
 8000b0a:	bd38      	pop	{r3, r4, r5, pc}
	case ARRET: {
		if (Mode == ACTIF)
 8000b0c:	4b54      	ldr	r3, [pc, #336]	; (8000c60 <regulateur+0x164>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	2b01      	cmp	r3, #1
 8000b14:	d101      	bne.n	8000b1a <regulateur+0x1e>
			Etat = ACTIF;
 8000b16:	7013      	strb	r3, [r2, #0]
 8000b18:	bd38      	pop	{r3, r4, r5, pc}
		else {
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8000b1a:	4d52      	ldr	r5, [pc, #328]	; (8000c64 <regulateur+0x168>)
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8000b1c:	210c      	movs	r1, #12
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8000b1e:	682b      	ldr	r3, [r5, #0]
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8000b20:	4628      	mov	r0, r5
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8000b22:	641c      	str	r4, [r3, #64]	; 0x40
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8000b24:	635c      	str	r4, [r3, #52]	; 0x34
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8000b26:	f002 f8b7 	bl	8002c98 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8000b2a:	4621      	mov	r1, r4
 8000b2c:	4628      	mov	r0, r5
 8000b2e:	f002 f8b3 	bl	8002c98 <HAL_TIM_PWM_Stop>
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_RESET);
 8000b32:	4622      	mov	r2, r4
 8000b34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b38:	484b      	ldr	r0, [pc, #300]	; (8000c68 <regulateur+0x16c>)
 8000b3a:	f001 fa17 	bl	8001f6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_RESET);
 8000b3e:	4622      	mov	r2, r4
 8000b40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b44:	4849      	ldr	r0, [pc, #292]	; (8000c6c <regulateur+0x170>)
 8000b46:	f001 fa11 	bl	8001f6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_RESET);
 8000b4a:	4622      	mov	r2, r4
 8000b4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b50:	4846      	ldr	r0, [pc, #280]	; (8000c6c <regulateur+0x170>)
 8000b52:	f001 fa0b 	bl	8001f6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_RESET);
 8000b56:	4622      	mov	r2, r4
 8000b58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b5c:	4843      	ldr	r0, [pc, #268]	; (8000c6c <regulateur+0x170>)
 8000b5e:	f001 fa05 	bl	8001f6c <HAL_GPIO_WritePin>

			HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON,
 8000b62:	2101      	movs	r1, #1
 8000b64:	4608      	mov	r0, r1
 8000b66:	f001 fa13 	bl	8001f90 <HAL_PWR_EnterSLEEPMode>
					PWR_SLEEPENTRY_WFI);

			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8000b6a:	682b      	ldr	r3, [r5, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000b6c:	210c      	movs	r1, #12
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8000b6e:	641c      	str	r4, [r3, #64]	; 0x40
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000b70:	4628      	mov	r0, r5
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8000b72:	635c      	str	r4, [r3, #52]	; 0x34
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000b74:	f002 f87a 	bl	8002c6c <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000b78:	4621      	mov	r1, r4
 8000b7a:	4628      	mov	r0, r5
 8000b7c:	f002 f876 	bl	8002c6c <HAL_TIM_PWM_Start>
			Time = 0;
 8000b80:	4b3b      	ldr	r3, [pc, #236]	; (8000c70 <regulateur+0x174>)
 8000b82:	601c      	str	r4, [r3, #0]
 8000b84:	bd38      	pop	{r3, r4, r5, pc}
		}
		break;
	}
	case ACTIF: {
		if ((CVitD != 0) && (CVitG != 0))
 8000b86:	4b3b      	ldr	r3, [pc, #236]	; (8000c74 <regulateur+0x178>)
 8000b88:	881b      	ldrh	r3, [r3, #0]
 8000b8a:	b12b      	cbz	r3, 8000b98 <regulateur+0x9c>
 8000b8c:	4a3a      	ldr	r2, [pc, #232]	; (8000c78 <regulateur+0x17c>)
 8000b8e:	8812      	ldrh	r2, [r2, #0]
 8000b90:	b112      	cbz	r2, 8000b98 <regulateur+0x9c>
			Time = 0;
 8000b92:	2100      	movs	r1, #0
 8000b94:	4a36      	ldr	r2, [pc, #216]	; (8000c70 <regulateur+0x174>)
 8000b96:	6011      	str	r1, [r2, #0]
		if ((Mode == SLEEP) && (VitD == 0) && (VitG == 0) && Time > T_2_S)
 8000b98:	4a31      	ldr	r2, [pc, #196]	; (8000c60 <regulateur+0x164>)
 8000b9a:	4938      	ldr	r1, [pc, #224]	; (8000c7c <regulateur+0x180>)
 8000b9c:	7810      	ldrb	r0, [r2, #0]
 8000b9e:	4a38      	ldr	r2, [pc, #224]	; (8000c80 <regulateur+0x184>)
 8000ba0:	b950      	cbnz	r0, 8000bb8 <regulateur+0xbc>
 8000ba2:	8810      	ldrh	r0, [r2, #0]
 8000ba4:	b940      	cbnz	r0, 8000bb8 <regulateur+0xbc>
 8000ba6:	8808      	ldrh	r0, [r1, #0]
 8000ba8:	b930      	cbnz	r0, 8000bb8 <regulateur+0xbc>
 8000baa:	4c31      	ldr	r4, [pc, #196]	; (8000c70 <regulateur+0x174>)
 8000bac:	6824      	ldr	r4, [r4, #0]
 8000bae:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 8000bb2:	d901      	bls.n	8000bb8 <regulateur+0xbc>
			Etat = ARRET;
 8000bb4:	7028      	strb	r0, [r5, #0]
 8000bb6:	bd38      	pop	{r3, r4, r5, pc}
		else {
			ErreurD = CVitD - VitD;
			ErreurG = CVitG - VitG;
			S_erreursD += ErreurD;
 8000bb8:	4c32      	ldr	r4, [pc, #200]	; (8000c84 <regulateur+0x188>)
			ErreurD = CVitD - VitD;
 8000bba:	8812      	ldrh	r2, [r2, #0]
			S_erreursD += ErreurD;
 8000bbc:	8825      	ldrh	r5, [r4, #0]
			ErreurD = CVitD - VitD;
 8000bbe:	1a9b      	subs	r3, r3, r2
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	b218      	sxth	r0, r3
			ErreurG = CVitG - VitG;
 8000bc4:	4a2c      	ldr	r2, [pc, #176]	; (8000c78 <regulateur+0x17c>)
			S_erreursD += ErreurD;
 8000bc6:	442b      	add	r3, r5
 8000bc8:	b21b      	sxth	r3, r3
 8000bca:	8023      	strh	r3, [r4, #0]
			ErreurG = CVitG - VitG;
 8000bcc:	8809      	ldrh	r1, [r1, #0]
			S_erreursG += ErreurG;
 8000bce:	4c2e      	ldr	r4, [pc, #184]	; (8000c88 <regulateur+0x18c>)
			ErreurG = CVitG - VitG;
 8000bd0:	8812      	ldrh	r2, [r2, #0]
			S_erreursG += ErreurG;
 8000bd2:	8825      	ldrh	r5, [r4, #0]
			ErreurG = CVitG - VitG;
 8000bd4:	1a52      	subs	r2, r2, r1
 8000bd6:	b292      	uxth	r2, r2
 8000bd8:	b211      	sxth	r1, r2
			S_erreursG += ErreurG;
 8000bda:	442a      	add	r2, r5
 8000bdc:	b212      	sxth	r2, r2
 8000bde:	8022      	strh	r2, [r4, #0]
			V_erreurD = ErreurD - ErreurD_old;
			V_erreurG = ErreurG - ErreurG_old;
			ErreurD_old = ErreurD;
 8000be0:	4c2a      	ldr	r4, [pc, #168]	; (8000c8c <regulateur+0x190>)
			ErreurG_old = ErreurG;
			Cmde_VitD = (unsigned int) Kp_D * (int) (ErreurD)
 8000be2:	2564      	movs	r5, #100	; 0x64
			ErreurD_old = ErreurD;
 8000be4:	8020      	strh	r0, [r4, #0]
			ErreurG_old = ErreurG;
 8000be6:	4c2a      	ldr	r4, [pc, #168]	; (8000c90 <regulateur+0x194>)
 8000be8:	8021      	strh	r1, [r4, #0]
					+ (unsigned int) Ki_D * ((int) S_erreursD)
 8000bea:	2450      	movs	r4, #80	; 0x50
 8000bec:	4363      	muls	r3, r4
					+ (unsigned int) Kd_D * (int) V_erreurD;
			Cmde_VitG = (unsigned int) Kp_G * (int) (ErreurG)
					+ (unsigned int) Ki_G * ((int) S_erreursG)
 8000bee:	4362      	muls	r2, r4
					+ (unsigned int) Ki_D * ((int) S_erreursD)
 8000bf0:	fb05 3000 	mla	r0, r5, r0, r3
					+ (unsigned int) Ki_G * ((int) S_erreursG)
 8000bf4:	fb05 2201 	mla	r2, r5, r1, r2
			Cmde_VitD = (unsigned int) Kp_D * (int) (ErreurD)
 8000bf8:	4b26      	ldr	r3, [pc, #152]	; (8000c94 <regulateur+0x198>)
			Cmde_VitG = (unsigned int) Kp_G * (int) (ErreurG)
 8000bfa:	4927      	ldr	r1, [pc, #156]	; (8000c98 <regulateur+0x19c>)
			//Cmde_VitD = _CVitD*640;
			//Cmde_VitG = _CVitG*640;
			//	DirD = _DirD;
			//	DirG= _DirG;

			if (Cmde_VitD < 0)
 8000bfc:	2800      	cmp	r0, #0
			Cmde_VitD = (unsigned int) Kp_D * (int) (ErreurD)
 8000bfe:	6018      	str	r0, [r3, #0]
			Cmde_VitG = (unsigned int) Kp_G * (int) (ErreurG)
 8000c00:	600a      	str	r2, [r1, #0]
			if (Cmde_VitD < 0)
 8000c02:	da28      	bge.n	8000c56 <regulateur+0x15a>
				Cmde_VitD = 0;
 8000c04:	2000      	movs	r0, #0
			if (Cmde_VitG < 0)
 8000c06:	4282      	cmp	r2, r0
				Cmde_VitD = 0;
 8000c08:	6018      	str	r0, [r3, #0]
			if (Cmde_VitG < 0)
 8000c0a:	da08      	bge.n	8000c1e <regulateur+0x122>
				Cmde_VitG = 0;
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	600a      	str	r2, [r1, #0]
			if (Cmde_VitD > 100 * POURCENT)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	f5b2 4f7a 	cmp.w	r2, #64000	; 0xfa00
				Cmde_VitD = 100 * POURCENT;
 8000c16:	bfc4      	itt	gt
 8000c18:	f44f 427a 	movgt.w	r2, #64000	; 0xfa00
 8000c1c:	601a      	strgt	r2, [r3, #0]
			if (Cmde_VitG > 100 * POURCENT)
 8000c1e:	680a      	ldr	r2, [r1, #0]
				Cmde_VitG = 100 * POURCENT;
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (uint16_t ) Cmde_VitG);
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, (uint16_t ) Cmde_VitD);
 8000c20:	881b      	ldrh	r3, [r3, #0]
			if (Cmde_VitG > 100 * POURCENT)
 8000c22:	f5b2 4f7a 	cmp.w	r2, #64000	; 0xfa00
				Cmde_VitG = 100 * POURCENT;
 8000c26:	bfc4      	itt	gt
 8000c28:	f44f 427a 	movgt.w	r2, #64000	; 0xfa00
 8000c2c:	600a      	strgt	r2, [r1, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (uint16_t ) Cmde_VitG);
 8000c2e:	4a0d      	ldr	r2, [pc, #52]	; (8000c64 <regulateur+0x168>)
 8000c30:	8809      	ldrh	r1, [r1, #0]
 8000c32:	6812      	ldr	r2, [r2, #0]
			HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, (GPIO_PinState) DirD);
 8000c34:	4819      	ldr	r0, [pc, #100]	; (8000c9c <regulateur+0x1a0>)
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (uint16_t ) Cmde_VitG);
 8000c36:	6351      	str	r1, [r2, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, (uint16_t ) Cmde_VitD);
 8000c38:	6413      	str	r3, [r2, #64]	; 0x40
			HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, (GPIO_PinState) DirD);
 8000c3a:	4b19      	ldr	r3, [pc, #100]	; (8000ca0 <regulateur+0x1a4>)
 8000c3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c40:	781a      	ldrb	r2, [r3, #0]
 8000c42:	f001 f993 	bl	8001f6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, (GPIO_PinState) DirG);
 8000c46:	4b17      	ldr	r3, [pc, #92]	; (8000ca4 <regulateur+0x1a8>)
 8000c48:	2104      	movs	r1, #4
 8000c4a:	781a      	ldrb	r2, [r3, #0]
 8000c4c:	4807      	ldr	r0, [pc, #28]	; (8000c6c <regulateur+0x170>)

		}
		break;
	}
	}
}
 8000c4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, (GPIO_PinState) DirG);
 8000c52:	f001 b98b 	b.w	8001f6c <HAL_GPIO_WritePin>
			if (Cmde_VitG < 0)
 8000c56:	2a00      	cmp	r2, #0
 8000c58:	dada      	bge.n	8000c10 <regulateur+0x114>
 8000c5a:	e7d7      	b.n	8000c0c <regulateur+0x110>
 8000c5c:	2000003e 	.word	0x2000003e
 8000c60:	200000e0 	.word	0x200000e0
 8000c64:	200001a4 	.word	0x200001a4
 8000c68:	40010800 	.word	0x40010800
 8000c6c:	40010c00 	.word	0x40010c00
 8000c70:	2000004c 	.word	0x2000004c
 8000c74:	20000118 	.word	0x20000118
 8000c78:	200000d6 	.word	0x200000d6
 8000c7c:	200000d8 	.word	0x200000d8
 8000c80:	20000112 	.word	0x20000112
 8000c84:	20000040 	.word	0x20000040
 8000c88:	20000042 	.word	0x20000042
 8000c8c:	20000038 	.word	0x20000038
 8000c90:	2000003a 	.word	0x2000003a
 8000c94:	20000020 	.word	0x20000020
 8000c98:	20000024 	.word	0x20000024
 8000c9c:	40011000 	.word	0x40011000
 8000ca0:	200000ce 	.word	0x200000ce
 8000ca4:	20000114 	.word	0x20000114

08000ca8 <controle>:
void controle(void) {
 8000ca8:	b508      	push	{r3, lr}
	if (Tech >= T_200_MS) {
 8000caa:	4b07      	ldr	r3, [pc, #28]	; (8000cc8 <controle+0x20>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	2a63      	cmp	r2, #99	; 0x63
 8000cb0:	d909      	bls.n	8000cc6 <controle+0x1e>
		Tech = 0;
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
		ACS();
 8000cb6:	f7ff fdb3 	bl	8000820 <ACS>
		Calcul_Vit();
 8000cba:	f7ff fedd 	bl	8000a78 <Calcul_Vit>
}
 8000cbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		regulateur();
 8000cc2:	f7ff bf1b 	b.w	8000afc <regulateur>
 8000cc6:	bd08      	pop	{r3, pc}
 8000cc8:	20000048 	.word	0x20000048

08000ccc <main>:
  Dist_Obst = 0;
 8000ccc:	2400      	movs	r4, #0
{
 8000cce:	b508      	push	{r3, lr}
  HAL_Init();
 8000cd0:	f000 fb78 	bl	80013c4 <HAL_Init>
  Dist_Obst = 0;
 8000cd4:	4b22      	ldr	r3, [pc, #136]	; (8000d60 <main+0x94>)
 8000cd6:	601c      	str	r4, [r3, #0]
  SystemClock_Config();
 8000cd8:	f7ff fbe4 	bl	80004a4 <SystemClock_Config>
  MX_GPIO_Init();
 8000cdc:	f7ff fb40 	bl	8000360 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ce0:	f7ff fb26 	bl	8000330 <MX_DMA_Init>
  MX_ADC1_Init();
 8000ce4:	f7ff fa58 	bl	8000198 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000ce8:	f000 fa80 	bl	80011ec <MX_TIM2_Init>
  MX_TIM3_Init();
 8000cec:	f000 f986 	bl	8000ffc <MX_TIM3_Init>
  MX_TIM4_Init();
 8000cf0:	f000 f9ba 	bl	8001068 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 8000cf4:	f000 fad4 	bl	80012a0 <MX_USART3_UART_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000cf8:	4622      	mov	r2, r4
 8000cfa:	4621      	mov	r1, r4
 8000cfc:	2028      	movs	r0, #40	; 0x28
 8000cfe:	f000 fe89 	bl	8001a14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d02:	2028      	movs	r0, #40	; 0x28
 8000d04:	f000 feba 	bl	8001a7c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000d08:	4622      	mov	r2, r4
 8000d0a:	4621      	mov	r1, r4
 8000d0c:	2027      	movs	r0, #39	; 0x27
 8000d0e:	f000 fe81 	bl	8001a14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000d12:	2027      	movs	r0, #39	; 0x27
 8000d14:	f000 feb2 	bl	8001a7c <HAL_NVIC_EnableIRQ>
  	HAL_SuspendTick(); // suppresion des Tick interrupt pour le mode sleep.
 8000d18:	f000 fb74 	bl	8001404 <HAL_SuspendTick>
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);  // Start PWM motor
 8000d1c:	210c      	movs	r1, #12
 8000d1e:	4811      	ldr	r0, [pc, #68]	; (8000d64 <main+0x98>)
 8000d20:	f001 ffa4 	bl	8002c6c <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000d24:	4621      	mov	r1, r4
  	CMDE = STOP;
 8000d26:	2401      	movs	r4, #1
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000d28:	480e      	ldr	r0, [pc, #56]	; (8000d64 <main+0x98>)
 8000d2a:	f001 ff9f 	bl	8002c6c <HAL_TIM_PWM_Start>
  	CMDE = STOP;
 8000d2e:	4b0e      	ldr	r3, [pc, #56]	; (8000d68 <main+0x9c>)
  	HAL_TIM_Base_Start_IT(&htim2);  // Start IT sur font montant PWM
 8000d30:	480c      	ldr	r0, [pc, #48]	; (8000d64 <main+0x98>)
  	CMDE = STOP;
 8000d32:	701c      	strb	r4, [r3, #0]
  	New_CMDE = 1;
 8000d34:	4b0d      	ldr	r3, [pc, #52]	; (8000d6c <main+0xa0>)
 8000d36:	701c      	strb	r4, [r3, #0]
  	HAL_TIM_Base_Start_IT(&htim2);  // Start IT sur font montant PWM
 8000d38:	f001 fcba 	bl	80026b0 <HAL_TIM_Base_Start_IT>
  	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000d3c:	2118      	movs	r1, #24
 8000d3e:	480c      	ldr	r0, [pc, #48]	; (8000d70 <main+0xa4>)
 8000d40:	f001 fcc2 	bl	80026c8 <HAL_TIM_Encoder_Start>
  	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8000d44:	2118      	movs	r1, #24
 8000d46:	480b      	ldr	r0, [pc, #44]	; (8000d74 <main+0xa8>)
 8000d48:	f001 fcbe 	bl	80026c8 <HAL_TIM_Encoder_Start>
  	HAL_UART_Receive_IT(&huart3, &BLUE_RX, 1);
 8000d4c:	4622      	mov	r2, r4
 8000d4e:	490a      	ldr	r1, [pc, #40]	; (8000d78 <main+0xac>)
 8000d50:	480a      	ldr	r0, [pc, #40]	; (8000d7c <main+0xb0>)
 8000d52:	f002 f8cd 	bl	8002ef0 <HAL_UART_Receive_IT>
	  Gestion_Commandes();
 8000d56:	f7ff fbe3 	bl	8000520 <Gestion_Commandes>
	  controle();
 8000d5a:	f7ff ffa5 	bl	8000ca8 <controle>
 8000d5e:	e7fa      	b.n	8000d56 <main+0x8a>
 8000d60:	200000d0 	.word	0x200000d0
 8000d64:	200001a4 	.word	0x200001a4
 8000d68:	200000cc 	.word	0x200000cc
 8000d6c:	2000003f 	.word	0x2000003f
 8000d70:	20000164 	.word	0x20000164
 8000d74:	20000124 	.word	0x20000124
 8000d78:	20000116 	.word	0x20000116
 8000d7c:	200001e4 	.word	0x200001e4

08000d80 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
	if (huart->Instance == USART3) {
 8000d80:	6802      	ldr	r2, [r0, #0]
 8000d82:	4b11      	ldr	r3, [pc, #68]	; (8000dc8 <HAL_UART_RxCpltCallback+0x48>)
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d11d      	bne.n	8000dc4 <HAL_UART_RxCpltCallback+0x44>

		switch (BLUE_RX) {
 8000d88:	4b10      	ldr	r3, [pc, #64]	; (8000dcc <HAL_UART_RxCpltCallback+0x4c>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	2b46      	cmp	r3, #70	; 0x46
 8000d8e:	d00d      	beq.n	8000dac <HAL_UART_RxCpltCallback+0x2c>
 8000d90:	d806      	bhi.n	8000da0 <HAL_UART_RxCpltCallback+0x20>
 8000d92:	2b42      	cmp	r3, #66	; 0x42
 8000d94:	d012      	beq.n	8000dbc <HAL_UART_RxCpltCallback+0x3c>
 8000d96:	2b44      	cmp	r3, #68	; 0x44
 8000d98:	d00b      	beq.n	8000db2 <HAL_UART_RxCpltCallback+0x32>
		case 'D':{
			// disconnect bluetooth
			break;
		}
		default:
			New_CMDE = 1;
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	4b0c      	ldr	r3, [pc, #48]	; (8000dd0 <HAL_UART_RxCpltCallback+0x50>)
 8000d9e:	e007      	b.n	8000db0 <HAL_UART_RxCpltCallback+0x30>
		switch (BLUE_RX) {
 8000da0:	2b4c      	cmp	r3, #76	; 0x4c
 8000da2:	d00d      	beq.n	8000dc0 <HAL_UART_RxCpltCallback+0x40>
 8000da4:	2b52      	cmp	r3, #82	; 0x52
 8000da6:	d1f8      	bne.n	8000d9a <HAL_UART_RxCpltCallback+0x1a>
			CMDE = DROITE;
 8000da8:	2204      	movs	r2, #4
 8000daa:	e000      	b.n	8000dae <HAL_UART_RxCpltCallback+0x2e>
			CMDE = AVANT;
 8000dac:	2202      	movs	r2, #2
			CMDE = DROITE;
 8000dae:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <HAL_UART_RxCpltCallback+0x54>)
			New_CMDE = 1;
 8000db0:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, &BLUE_RX, 1);
 8000db2:	2201      	movs	r2, #1
 8000db4:	4905      	ldr	r1, [pc, #20]	; (8000dcc <HAL_UART_RxCpltCallback+0x4c>)
 8000db6:	4808      	ldr	r0, [pc, #32]	; (8000dd8 <HAL_UART_RxCpltCallback+0x58>)
 8000db8:	f002 b89a 	b.w	8002ef0 <HAL_UART_Receive_IT>
			CMDE = ARRIERE;
 8000dbc:	2203      	movs	r2, #3
 8000dbe:	e7f6      	b.n	8000dae <HAL_UART_RxCpltCallback+0x2e>
			CMDE = GAUCHE;
 8000dc0:	2205      	movs	r2, #5
 8000dc2:	e7f4      	b.n	8000dae <HAL_UART_RxCpltCallback+0x2e>
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	40004800 	.word	0x40004800
 8000dcc:	20000116 	.word	0x20000116
 8000dd0:	2000003f 	.word	0x2000003f
 8000dd4:	200000cc 	.word	0x200000cc
 8000dd8:	200001e4 	.word	0x200001e4

08000ddc <HAL_ADC_ConvCpltCallback>:
	}
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {

	Dist_ACS_3 = adc_buffer[0] - adc_buffer[4];
 8000ddc:	4b0d      	ldr	r3, [pc, #52]	; (8000e14 <HAL_ADC_ConvCpltCallback+0x38>)
 8000dde:	8919      	ldrh	r1, [r3, #8]
 8000de0:	881a      	ldrh	r2, [r3, #0]
 8000de2:	1a52      	subs	r2, r2, r1
 8000de4:	490c      	ldr	r1, [pc, #48]	; (8000e18 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000de6:	b292      	uxth	r2, r2
 8000de8:	800a      	strh	r2, [r1, #0]
	Dist_ACS_4 = adc_buffer[3] - adc_buffer[7];
 8000dea:	89d9      	ldrh	r1, [r3, #14]
 8000dec:	88da      	ldrh	r2, [r3, #6]
 8000dee:	1a52      	subs	r2, r2, r1
 8000df0:	490a      	ldr	r1, [pc, #40]	; (8000e1c <HAL_ADC_ConvCpltCallback+0x40>)
 8000df2:	b292      	uxth	r2, r2
 8000df4:	800a      	strh	r2, [r1, #0]
	Dist_ACS_1 = adc_buffer[1] - adc_buffer[5];
 8000df6:	8959      	ldrh	r1, [r3, #10]
 8000df8:	885a      	ldrh	r2, [r3, #2]
 8000dfa:	1a52      	subs	r2, r2, r1
 8000dfc:	4908      	ldr	r1, [pc, #32]	; (8000e20 <HAL_ADC_ConvCpltCallback+0x44>)
 8000dfe:	b292      	uxth	r2, r2
 8000e00:	800a      	strh	r2, [r1, #0]
	Dist_ACS_2 = adc_buffer[2] - adc_buffer[6];
 8000e02:	889a      	ldrh	r2, [r3, #4]
 8000e04:	899b      	ldrh	r3, [r3, #12]
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	4a06      	ldr	r2, [pc, #24]	; (8000e24 <HAL_ADC_ConvCpltCallback+0x48>)
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	8013      	strh	r3, [r2, #0]
	HAL_ADC_Stop_DMA(hadc);
 8000e0e:	f000 bdc7 	b.w	80019a0 <HAL_ADC_Stop_DMA>
 8000e12:	bf00      	nop
 8000e14:	20000102 	.word	0x20000102
 8000e18:	200000da 	.word	0x200000da
 8000e1c:	2000011a 	.word	0x2000011a
 8000e20:	20000120 	.word	0x20000120
 8000e24:	200000de 	.word	0x200000de

08000e28 <HAL_TIM_PeriodElapsedCallback>:
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 8000e28:	b508      	push	{r3, lr}
	static unsigned char cpt = 0;

	if ( htim->Instance == TIM2) {
 8000e2a:	6803      	ldr	r3, [r0, #0]
 8000e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e30:	d14a      	bne.n	8000ec8 <HAL_TIM_PeriodElapsedCallback+0xa0>
		cpt++;
		Time++;
 8000e32:	4826      	ldr	r0, [pc, #152]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0xa4>)
		cpt++;
 8000e34:	4a26      	ldr	r2, [pc, #152]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
		Time++;
 8000e36:	6801      	ldr	r1, [r0, #0]
		cpt++;
 8000e38:	7813      	ldrb	r3, [r2, #0]
		Time++;
 8000e3a:	3101      	adds	r1, #1
 8000e3c:	6001      	str	r1, [r0, #0]
		Tech++;
 8000e3e:	4825      	ldr	r0, [pc, #148]	; (8000ed4 <HAL_TIM_PeriodElapsedCallback+0xac>)
		cpt++;
 8000e40:	3301      	adds	r3, #1
		Tech++;
 8000e42:	6801      	ldr	r1, [r0, #0]
		cpt++;
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	7013      	strb	r3, [r2, #0]
		Tech++;
 8000e48:	3101      	adds	r1, #1

		switch (cpt) {
 8000e4a:	3b01      	subs	r3, #1
		Tech++;
 8000e4c:	6001      	str	r1, [r0, #0]
		switch (cpt) {
 8000e4e:	2b03      	cmp	r3, #3
 8000e50:	d838      	bhi.n	8000ec4 <HAL_TIM_PeriodElapsedCallback+0x9c>
 8000e52:	e8df f003 	tbb	[pc, r3]
 8000e56:	3002      	.short	0x3002
 8000e58:	301c      	.short	0x301c
		case 1: {
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_SET);
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e60:	481d      	ldr	r0, [pc, #116]	; (8000ed8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000e62:	f001 f883 	bl	8001f6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_SET);
 8000e66:	2201      	movs	r2, #1
 8000e68:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e6c:	481b      	ldr	r0, [pc, #108]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000e6e:	f001 f87d 	bl	8001f6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_SET);
 8000e72:	2201      	movs	r2, #1
 8000e74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e78:	4818      	ldr	r0, [pc, #96]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000e7a:	f001 f877 	bl	8001f6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_SET);
 8000e7e:	2201      	movs	r2, #1
		}
		default:
			cpt = 0;
		}
	}
}
 8000e80:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_RESET);
 8000e84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e88:	4814      	ldr	r0, [pc, #80]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000e8a:	f001 b86f 	b.w	8001f6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_RESET);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e94:	4810      	ldr	r0, [pc, #64]	; (8000ed8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000e96:	f001 f869 	bl	8001f6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_RESET);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ea0:	480e      	ldr	r0, [pc, #56]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000ea2:	f001 f863 	bl	8001f6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eac:	480b      	ldr	r0, [pc, #44]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000eae:	f001 f85d 	bl	8001f6c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_RESET);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	e7e4      	b.n	8000e80 <HAL_TIM_PeriodElapsedCallback+0x58>
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buffer, 8);
 8000eb6:	2208      	movs	r2, #8
}
 8000eb8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buffer, 8);
 8000ebc:	4908      	ldr	r1, [pc, #32]	; (8000ee0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000ebe:	4809      	ldr	r0, [pc, #36]	; (8000ee4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000ec0:	f000 bc3e 	b.w	8001740 <HAL_ADC_Start_DMA>
			cpt = 0;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	7013      	strb	r3, [r2, #0]
 8000ec8:	bd08      	pop	{r3, pc}
 8000eca:	bf00      	nop
 8000ecc:	2000004c 	.word	0x2000004c
 8000ed0:	20000054 	.word	0x20000054
 8000ed4:	20000048 	.word	0x20000048
 8000ed8:	40010800 	.word	0x40010800
 8000edc:	40010c00 	.word	0x40010c00
 8000ee0:	20000102 	.word	0x20000102
 8000ee4:	20000058 	.word	0x20000058

08000ee8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {

	static unsigned char TOGGLE = 0;

	if (TOGGLE)
 8000ee8:	4a06      	ldr	r2, [pc, #24]	; (8000f04 <HAL_GPIO_EXTI_Callback+0x1c>)
 8000eea:	4907      	ldr	r1, [pc, #28]	; (8000f08 <HAL_GPIO_EXTI_Callback+0x20>)
 8000eec:	7813      	ldrb	r3, [r2, #0]
 8000eee:	b13b      	cbz	r3, 8000f00 <HAL_GPIO_EXTI_Callback+0x18>
		CMDE = STOP;
 8000ef0:	2001      	movs	r0, #1
 8000ef2:	7008      	strb	r0, [r1, #0]
	else
		CMDE = START;
	TOGGLE = ~TOGGLE;
 8000ef4:	43db      	mvns	r3, r3
 8000ef6:	7013      	strb	r3, [r2, #0]
	New_CMDE = 1;
 8000ef8:	2201      	movs	r2, #1
 8000efa:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <HAL_GPIO_EXTI_Callback+0x24>)
 8000efc:	701a      	strb	r2, [r3, #0]
 8000efe:	4770      	bx	lr
		CMDE = START;
 8000f00:	700b      	strb	r3, [r1, #0]
 8000f02:	e7f7      	b.n	8000ef4 <HAL_GPIO_EXTI_Callback+0xc>
 8000f04:	20000044 	.word	0x20000044
 8000f08:	200000cc 	.word	0x200000cc
 8000f0c:	2000003f 	.word	0x2000003f

08000f10 <HAL_ADC_LevelOutOfWindowCallback>:
  * @retval None
  */
// __weak
void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
	HAL_GPIO_WritePin(GPIOA, LD2_Pin, GPIO_PIN_SET);
 8000f10:	2201      	movs	r2, #1
 8000f12:	2120      	movs	r1, #32
 8000f14:	4801      	ldr	r0, [pc, #4]	; (8000f1c <HAL_ADC_LevelOutOfWindowCallback+0xc>)
 8000f16:	f001 b829 	b.w	8001f6c <HAL_GPIO_WritePin>
 8000f1a:	bf00      	nop
 8000f1c:	40010800 	.word	0x40010800

08000f20 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8000f20:	e7fe      	b.n	8000f20 <_Error_Handler>
	...

08000f24 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f24:	4b21      	ldr	r3, [pc, #132]	; (8000fac <HAL_MspInit+0x88>)
{
 8000f26:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f28:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f2a:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f2c:	f042 0201 	orr.w	r2, r2, #1
 8000f30:	619a      	str	r2, [r3, #24]
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	f003 0301 	and.w	r3, r3, #1
 8000f38:	9301      	str	r3, [sp, #4]
 8000f3a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f3c:	f000 fd58 	bl	80019f0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000f40:	2200      	movs	r2, #0
 8000f42:	f06f 000b 	mvn.w	r0, #11
 8000f46:	4611      	mov	r1, r2
 8000f48:	f000 fd64 	bl	8001a14 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f06f 000a 	mvn.w	r0, #10
 8000f52:	4611      	mov	r1, r2
 8000f54:	f000 fd5e 	bl	8001a14 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f06f 0009 	mvn.w	r0, #9
 8000f5e:	4611      	mov	r1, r2
 8000f60:	f000 fd58 	bl	8001a14 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8000f64:	2200      	movs	r2, #0
 8000f66:	f06f 0004 	mvn.w	r0, #4
 8000f6a:	4611      	mov	r1, r2
 8000f6c:	f000 fd52 	bl	8001a14 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8000f70:	2200      	movs	r2, #0
 8000f72:	f06f 0003 	mvn.w	r0, #3
 8000f76:	4611      	mov	r1, r2
 8000f78:	f000 fd4c 	bl	8001a14 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f06f 0001 	mvn.w	r0, #1
 8000f82:	4611      	mov	r1, r2
 8000f84:	f000 fd46 	bl	8001a14 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	f04f 30ff 	mov.w	r0, #4294967295
 8000f8e:	4611      	mov	r1, r2
 8000f90:	f000 fd40 	bl	8001a14 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f94:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <HAL_MspInit+0x8c>)
 8000f96:	685a      	ldr	r2, [r3, #4]
 8000f98:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	685a      	ldr	r2, [r3, #4]
 8000fa0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000fa4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fa6:	b003      	add	sp, #12
 8000fa8:	f85d fb04 	ldr.w	pc, [sp], #4
 8000fac:	40021000 	.word	0x40021000
 8000fb0:	40010000 	.word	0x40010000

08000fb4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8000fb4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fb6:	f000 fa17 	bl	80013e8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8000fbe:	f000 bd8c 	b.w	8001ada <HAL_SYSTICK_IRQHandler>
	...

08000fc4 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000fc4:	4801      	ldr	r0, [pc, #4]	; (8000fcc <DMA1_Channel1_IRQHandler+0x8>)
 8000fc6:	f000 be5d 	b.w	8001c84 <HAL_DMA_IRQHandler>
 8000fca:	bf00      	nop
 8000fcc:	20000088 	.word	0x20000088

08000fd0 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000fd0:	4801      	ldr	r0, [pc, #4]	; (8000fd8 <ADC1_2_IRQHandler+0x8>)
 8000fd2:	f000 ba4c 	b.w	800146e <HAL_ADC_IRQHandler>
 8000fd6:	bf00      	nop
 8000fd8:	20000058 	.word	0x20000058

08000fdc <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fdc:	4801      	ldr	r0, [pc, #4]	; (8000fe4 <TIM2_IRQHandler+0x8>)
 8000fde:	f001 bc52 	b.w	8002886 <HAL_TIM_IRQHandler>
 8000fe2:	bf00      	nop
 8000fe4:	200001a4 	.word	0x200001a4

08000fe8 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000fe8:	4801      	ldr	r0, [pc, #4]	; (8000ff0 <USART3_IRQHandler+0x8>)
 8000fea:	f001 bfe9 	b.w	8002fc0 <HAL_UART_IRQHandler>
 8000fee:	bf00      	nop
 8000ff0:	200001e4 	.word	0x200001e4

08000ff4 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000ff4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000ff8:	f000 bfbe 	b.w	8001f78 <HAL_GPIO_EXTI_IRQHandler>

08000ffc <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim2);

}
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000ffc:	b510      	push	{r4, lr}
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 0;
 8000ffe:	2400      	movs	r4, #0
  htim3.Instance = TIM3;
 8001000:	4816      	ldr	r0, [pc, #88]	; (800105c <MX_TIM3_Init+0x60>)
  htim3.Init.Prescaler = 0;
 8001002:	4b17      	ldr	r3, [pc, #92]	; (8001060 <MX_TIM3_Init+0x64>)
{
 8001004:	b08c      	sub	sp, #48	; 0x30
  htim3.Init.Prescaler = 0;
 8001006:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 0xFFFF;
 800100a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800100e:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001010:	2380      	movs	r3, #128	; 0x80
 8001012:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001014:	2303      	movs	r3, #3
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001016:	2201      	movs	r2, #1
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001018:	9303      	str	r3, [sp, #12]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 8;
 800101a:	2308      	movs	r3, #8
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 8;
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800101c:	a903      	add	r1, sp, #12
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800101e:	6084      	str	r4, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001020:	6104      	str	r4, [r0, #16]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001022:	9404      	str	r4, [sp, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001024:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001026:	9406      	str	r4, [sp, #24]
  sConfig.IC1Filter = 8;
 8001028:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800102a:	9408      	str	r4, [sp, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800102c:	9209      	str	r2, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800102e:	940a      	str	r4, [sp, #40]	; 0x28
  sConfig.IC2Filter = 8;
 8001030:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001032:	f001 fd37 	bl	8002aa4 <HAL_TIM_Encoder_Init>
 8001036:	b118      	cbz	r0, 8001040 <MX_TIM3_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001038:	2181      	movs	r1, #129	; 0x81
 800103a:	480a      	ldr	r0, [pc, #40]	; (8001064 <MX_TIM3_Init+0x68>)
 800103c:	f7ff ff70 	bl	8000f20 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001040:	a901      	add	r1, sp, #4
 8001042:	4806      	ldr	r0, [pc, #24]	; (800105c <MX_TIM3_Init+0x60>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001044:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001046:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001048:	f001 fe54 	bl	8002cf4 <HAL_TIMEx_MasterConfigSynchronization>
 800104c:	b118      	cbz	r0, 8001056 <MX_TIM3_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800104e:	2188      	movs	r1, #136	; 0x88
 8001050:	4804      	ldr	r0, [pc, #16]	; (8001064 <MX_TIM3_Init+0x68>)
 8001052:	f7ff ff65 	bl	8000f20 <_Error_Handler>
  }

}
 8001056:	b00c      	add	sp, #48	; 0x30
 8001058:	bd10      	pop	{r4, pc}
 800105a:	bf00      	nop
 800105c:	20000164 	.word	0x20000164
 8001060:	40000400 	.word	0x40000400
 8001064:	08003193 	.word	0x08003193

08001068 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001068:	b510      	push	{r4, lr}
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 0;
 800106a:	2400      	movs	r4, #0
  htim4.Instance = TIM4;
 800106c:	4816      	ldr	r0, [pc, #88]	; (80010c8 <MX_TIM4_Init+0x60>)
  htim4.Init.Prescaler = 0;
 800106e:	4b17      	ldr	r3, [pc, #92]	; (80010cc <MX_TIM4_Init+0x64>)
{
 8001070:	b08c      	sub	sp, #48	; 0x30
  htim4.Init.Prescaler = 0;
 8001072:	e880 0018 	stmia.w	r0, {r3, r4}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 0xFFFF;
 8001076:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800107a:	60c3      	str	r3, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001080:	2303      	movs	r3, #3
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001082:	2201      	movs	r2, #1
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001084:	9303      	str	r3, [sp, #12]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 8;
 8001086:	2308      	movs	r3, #8
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 8;
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001088:	a903      	add	r1, sp, #12
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800108a:	6084      	str	r4, [r0, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108c:	6104      	str	r4, [r0, #16]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800108e:	9404      	str	r4, [sp, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001090:	9205      	str	r2, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001092:	9406      	str	r4, [sp, #24]
  sConfig.IC1Filter = 8;
 8001094:	9307      	str	r3, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001096:	9408      	str	r4, [sp, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001098:	9209      	str	r2, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800109a:	940a      	str	r4, [sp, #40]	; 0x28
  sConfig.IC2Filter = 8;
 800109c:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800109e:	f001 fd01 	bl	8002aa4 <HAL_TIM_Encoder_Init>
 80010a2:	b118      	cbz	r0, 80010ac <MX_TIM4_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
 80010a4:	21a3      	movs	r1, #163	; 0xa3
 80010a6:	480a      	ldr	r0, [pc, #40]	; (80010d0 <MX_TIM4_Init+0x68>)
 80010a8:	f7ff ff3a 	bl	8000f20 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80010ac:	a901      	add	r1, sp, #4
 80010ae:	4806      	ldr	r0, [pc, #24]	; (80010c8 <MX_TIM4_Init+0x60>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010b0:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010b2:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80010b4:	f001 fe1e 	bl	8002cf4 <HAL_TIMEx_MasterConfigSynchronization>
 80010b8:	b118      	cbz	r0, 80010c2 <MX_TIM4_Init+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80010ba:	21aa      	movs	r1, #170	; 0xaa
 80010bc:	4804      	ldr	r0, [pc, #16]	; (80010d0 <MX_TIM4_Init+0x68>)
 80010be:	f7ff ff2f 	bl	8000f20 <_Error_Handler>
  }

}
 80010c2:	b00c      	add	sp, #48	; 0x30
 80010c4:	bd10      	pop	{r4, pc}
 80010c6:	bf00      	nop
 80010c8:	20000124 	.word	0x20000124
 80010cc:	40000800 	.word	0x40000800
 80010d0:	08003193 	.word	0x08003193

080010d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 80010d4:	6803      	ldr	r3, [r0, #0]
{
 80010d6:	b507      	push	{r0, r1, r2, lr}
  if(tim_baseHandle->Instance==TIM2)
 80010d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010dc:	d112      	bne.n	8001104 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010de:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80010e2:	69da      	ldr	r2, [r3, #28]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010e4:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010e6:	f042 0201 	orr.w	r2, r2, #1
 80010ea:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010ec:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010ee:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010f0:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	9301      	str	r3, [sp, #4]
 80010f8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010fa:	f000 fc8b 	bl	8001a14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80010fe:	201c      	movs	r0, #28
 8001100:	f000 fcbc 	bl	8001a7c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001104:	b003      	add	sp, #12
 8001106:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800110c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800110c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_encoderHandle->Instance==TIM3)
 800110e:	6803      	ldr	r3, [r0, #0]
 8001110:	4a1c      	ldr	r2, [pc, #112]	; (8001184 <HAL_TIM_Encoder_MspInit+0x78>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d11e      	bne.n	8001154 <HAL_TIM_Encoder_MspInit+0x48>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001116:	4b1c      	ldr	r3, [pc, #112]	; (8001188 <HAL_TIM_Encoder_MspInit+0x7c>)
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = ENC1A_Pin|ENC1B_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001118:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM3_CLK_ENABLE();
 800111a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111c:	481b      	ldr	r0, [pc, #108]	; (800118c <HAL_TIM_Encoder_MspInit+0x80>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 800111e:	f042 0202 	orr.w	r2, r2, #2
 8001122:	61da      	str	r2, [r3, #28]
 8001124:	69db      	ldr	r3, [r3, #28]
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = ENC1A_Pin|ENC1B_Pin;
 800112e:	2330      	movs	r3, #48	; 0x30
 8001130:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001132:	2300      	movs	r3, #0
 8001134:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001138:	f000 fe38 	bl	8001dac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 800113c:	4b14      	ldr	r3, [pc, #80]	; (8001190 <HAL_TIM_Encoder_MspInit+0x84>)
 800113e:	685a      	ldr	r2, [r3, #4]
 8001140:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	685a      	ldr	r2, [r3, #4]
 8001148:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800114c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800114e:	b007      	add	sp, #28
 8001150:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_encoderHandle->Instance==TIM4)
 8001154:	4a0f      	ldr	r2, [pc, #60]	; (8001194 <HAL_TIM_Encoder_MspInit+0x88>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d1f9      	bne.n	800114e <HAL_TIM_Encoder_MspInit+0x42>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800115a:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <HAL_TIM_Encoder_MspInit+0x7c>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800115c:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 800115e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001160:	480a      	ldr	r0, [pc, #40]	; (800118c <HAL_TIM_Encoder_MspInit+0x80>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001162:	f042 0204 	orr.w	r2, r2, #4
 8001166:	61da      	str	r2, [r3, #28]
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	f003 0304 	and.w	r3, r3, #4
 800116e:	9301      	str	r3, [sp, #4]
 8001170:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ENC2A_Pin|ENC2B_Pin;
 8001172:	23c0      	movs	r3, #192	; 0xc0
 8001174:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001176:	2300      	movs	r3, #0
 8001178:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117c:	f000 fe16 	bl	8001dac <HAL_GPIO_Init>
}
 8001180:	e7e5      	b.n	800114e <HAL_TIM_Encoder_MspInit+0x42>
 8001182:	bf00      	nop
 8001184:	40000400 	.word	0x40000400
 8001188:	40021000 	.word	0x40021000
 800118c:	40010c00 	.word	0x40010c00
 8001190:	40010000 	.word	0x40010000
 8001194:	40000800 	.word	0x40000800

08001198 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001198:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 800119a:	6803      	ldr	r3, [r0, #0]
 800119c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011a0:	d11b      	bne.n	80011da <HAL_TIM_MspPostInit+0x42>
    /**TIM2 GPIO Configuration    
    PB11     ------> TIM2_CH4
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = PWMD_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a2:	2402      	movs	r4, #2
 80011a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(PWMD_GPIO_Port, &GPIO_InitStruct);
 80011a8:	4669      	mov	r1, sp
 80011aa:	480d      	ldr	r0, [pc, #52]	; (80011e0 <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ac:	e88d 0018 	stmia.w	sp, {r3, r4}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b0:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(PWMD_GPIO_Port, &GPIO_InitStruct);
 80011b2:	f000 fdfb 	bl	8001dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWMG_Pin;
 80011b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(PWMG_GPIO_Port, &GPIO_InitStruct);
 80011ba:	4669      	mov	r1, sp
 80011bc:	4809      	ldr	r0, [pc, #36]	; (80011e4 <HAL_TIM_MspPostInit+0x4c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	e88d 0018 	stmia.w	sp, {r3, r4}
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c2:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(PWMG_GPIO_Port, &GPIO_InitStruct);
 80011c4:	f000 fdf2 	bl	8001dac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_ENABLE();
 80011c8:	4b07      	ldr	r3, [pc, #28]	; (80011e8 <HAL_TIM_MspPostInit+0x50>)
 80011ca:	685a      	ldr	r2, [r3, #4]
 80011cc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	685a      	ldr	r2, [r3, #4]
 80011d4:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80011d8:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80011da:	b004      	add	sp, #16
 80011dc:	bd10      	pop	{r4, pc}
 80011de:	bf00      	nop
 80011e0:	40010c00 	.word	0x40010c00
 80011e4:	40010800 	.word	0x40010800
 80011e8:	40010000 	.word	0x40010000

080011ec <MX_TIM2_Init>:
  htim2.Init.Prescaler = 1;
 80011ec:	2301      	movs	r3, #1
 80011ee:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 80011f2:	4829      	ldr	r0, [pc, #164]	; (8001298 <MX_TIM2_Init+0xac>)
{
 80011f4:	b500      	push	{lr}
  htim2.Init.Period = 64000;
 80011f6:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
  htim2.Init.Prescaler = 1;
 80011fa:	e880 000a 	stmia.w	r0, {r1, r3}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011fe:	2300      	movs	r3, #0
{
 8001200:	b08f      	sub	sp, #60	; 0x3c
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001202:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 64000;
 8001204:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001206:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001208:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800120a:	f001 fc17 	bl	8002a3c <HAL_TIM_Base_Init>
 800120e:	b118      	cbz	r0, 8001218 <MX_TIM2_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 8001210:	2144      	movs	r1, #68	; 0x44
 8001212:	4822      	ldr	r0, [pc, #136]	; (800129c <MX_TIM2_Init+0xb0>)
 8001214:	f7ff fe84 	bl	8000f20 <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001218:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800121c:	a90e      	add	r1, sp, #56	; 0x38
 800121e:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001222:	481d      	ldr	r0, [pc, #116]	; (8001298 <MX_TIM2_Init+0xac>)
 8001224:	f001 fa72 	bl	800270c <HAL_TIM_ConfigClockSource>
 8001228:	b118      	cbz	r0, 8001232 <MX_TIM2_Init+0x46>
    _Error_Handler(__FILE__, __LINE__);
 800122a:	214a      	movs	r1, #74	; 0x4a
 800122c:	481b      	ldr	r0, [pc, #108]	; (800129c <MX_TIM2_Init+0xb0>)
 800122e:	f7ff fe77 	bl	8000f20 <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001232:	4819      	ldr	r0, [pc, #100]	; (8001298 <MX_TIM2_Init+0xac>)
 8001234:	f001 fc1c 	bl	8002a70 <HAL_TIM_PWM_Init>
 8001238:	b118      	cbz	r0, 8001242 <MX_TIM2_Init+0x56>
    _Error_Handler(__FILE__, __LINE__);
 800123a:	214f      	movs	r1, #79	; 0x4f
 800123c:	4817      	ldr	r0, [pc, #92]	; (800129c <MX_TIM2_Init+0xb0>)
 800123e:	f7ff fe6f 	bl	8000f20 <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001242:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001244:	a901      	add	r1, sp, #4
 8001246:	4814      	ldr	r0, [pc, #80]	; (8001298 <MX_TIM2_Init+0xac>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001248:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800124a:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800124c:	f001 fd52 	bl	8002cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001250:	b118      	cbz	r0, 800125a <MX_TIM2_Init+0x6e>
    _Error_Handler(__FILE__, __LINE__);
 8001252:	2156      	movs	r1, #86	; 0x56
 8001254:	4811      	ldr	r0, [pc, #68]	; (800129c <MX_TIM2_Init+0xb0>)
 8001256:	f7ff fe63 	bl	8000f20 <_Error_Handler>
  sConfigOC.Pulse = 0;
 800125a:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800125c:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800125e:	a907      	add	r1, sp, #28
 8001260:	480d      	ldr	r0, [pc, #52]	; (8001298 <MX_TIM2_Init+0xac>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001262:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8001264:	9208      	str	r2, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001266:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001268:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800126a:	f001 fc91 	bl	8002b90 <HAL_TIM_PWM_ConfigChannel>
 800126e:	b118      	cbz	r0, 8001278 <MX_TIM2_Init+0x8c>
    _Error_Handler(__FILE__, __LINE__);
 8001270:	215f      	movs	r1, #95	; 0x5f
 8001272:	480a      	ldr	r0, [pc, #40]	; (800129c <MX_TIM2_Init+0xb0>)
 8001274:	f7ff fe54 	bl	8000f20 <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001278:	220c      	movs	r2, #12
 800127a:	a907      	add	r1, sp, #28
 800127c:	4806      	ldr	r0, [pc, #24]	; (8001298 <MX_TIM2_Init+0xac>)
 800127e:	f001 fc87 	bl	8002b90 <HAL_TIM_PWM_ConfigChannel>
 8001282:	b118      	cbz	r0, 800128c <MX_TIM2_Init+0xa0>
    _Error_Handler(__FILE__, __LINE__);
 8001284:	2164      	movs	r1, #100	; 0x64
 8001286:	4805      	ldr	r0, [pc, #20]	; (800129c <MX_TIM2_Init+0xb0>)
 8001288:	f7ff fe4a 	bl	8000f20 <_Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 800128c:	4802      	ldr	r0, [pc, #8]	; (8001298 <MX_TIM2_Init+0xac>)
 800128e:	f7ff ff83 	bl	8001198 <HAL_TIM_MspPostInit>
}
 8001292:	b00f      	add	sp, #60	; 0x3c
 8001294:	f85d fb04 	ldr.w	pc, [sp], #4
 8001298:	200001a4 	.word	0x200001a4
 800129c:	08003193 	.word	0x08003193

080012a0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80012a0:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
  huart3.Init.BaudRate = 9600;
 80012a2:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
  huart3.Instance = USART3;
 80012a6:	480b      	ldr	r0, [pc, #44]	; (80012d4 <MX_USART3_UART_Init+0x34>)
  huart3.Init.BaudRate = 9600;
 80012a8:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <MX_USART3_UART_Init+0x38>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012aa:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 9600;
 80012ac:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012b0:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012b2:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012b4:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012b6:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012b8:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ba:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012bc:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012be:	f001 fde9 	bl	8002e94 <HAL_UART_Init>
 80012c2:	b128      	cbz	r0, 80012d0 <MX_USART3_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 80012c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80012c8:	2142      	movs	r1, #66	; 0x42
 80012ca:	4804      	ldr	r0, [pc, #16]	; (80012dc <MX_USART3_UART_Init+0x3c>)
 80012cc:	f7ff be28 	b.w	8000f20 <_Error_Handler>
 80012d0:	bd08      	pop	{r3, pc}
 80012d2:	bf00      	nop
 80012d4:	200001e4 	.word	0x200001e4
 80012d8:	40004800 	.word	0x40004800
 80012dc:	080031a6 	.word	0x080031a6

080012e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 80012e2:	6802      	ldr	r2, [r0, #0]
 80012e4:	4b17      	ldr	r3, [pc, #92]	; (8001344 <HAL_UART_MspInit+0x64>)
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d128      	bne.n	800133c <HAL_UART_MspInit+0x5c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012ea:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80012ee:	69da      	ldr	r2, [r3, #28]
    PC11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = BLE_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(BLE_RX_GPIO_Port, &GPIO_InitStruct);
 80012f0:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 80012f2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80012f6:	61da      	str	r2, [r3, #28]
 80012f8:	69db      	ldr	r3, [r3, #28]
    HAL_GPIO_Init(BLE_RX_GPIO_Port, &GPIO_InitStruct);
 80012fa:	4813      	ldr	r0, [pc, #76]	; (8001348 <HAL_UART_MspInit+0x68>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80012fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001300:	9301      	str	r3, [sp, #4]
 8001302:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = BLE_RX_Pin;
 8001304:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001308:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130a:	2302      	movs	r3, #2
 800130c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800130e:	2303      	movs	r3, #3
 8001310:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(BLE_RX_GPIO_Port, &GPIO_InitStruct);
 8001312:	f000 fd4b 	bl	8001dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BLE_TX_Pin;
 8001316:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800131a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800131c:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 800131e:	a902      	add	r1, sp, #8
 8001320:	4809      	ldr	r0, [pc, #36]	; (8001348 <HAL_UART_MspInit+0x68>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001322:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 8001326:	f000 fd41 	bl	8001dac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800132a:	4b08      	ldr	r3, [pc, #32]	; (800134c <HAL_UART_MspInit+0x6c>)
 800132c:	685a      	ldr	r2, [r3, #4]
 800132e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8001332:	605a      	str	r2, [r3, #4]
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	f042 0210 	orr.w	r2, r2, #16
 800133a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800133c:	b007      	add	sp, #28
 800133e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001342:	bf00      	nop
 8001344:	40004800 	.word	0x40004800
 8001348:	40011000 	.word	0x40011000
 800134c:	40010000 	.word	0x40010000

08001350 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001350:	4b0f      	ldr	r3, [pc, #60]	; (8001390 <SystemInit+0x40>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	f042 0201 	orr.w	r2, r2, #1
 8001358:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800135a:	6859      	ldr	r1, [r3, #4]
 800135c:	4a0d      	ldr	r2, [pc, #52]	; (8001394 <SystemInit+0x44>)
 800135e:	400a      	ands	r2, r1
 8001360:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001368:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800136c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001374:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001376:	685a      	ldr	r2, [r3, #4]
 8001378:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800137c:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800137e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001382:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001384:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001388:	4b03      	ldr	r3, [pc, #12]	; (8001398 <SystemInit+0x48>)
 800138a:	609a      	str	r2, [r3, #8]
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	40021000 	.word	0x40021000
 8001394:	f8ff0000 	.word	0xf8ff0000
 8001398:	e000ed00 	.word	0xe000ed00

0800139c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800139c:	4b08      	ldr	r3, [pc, #32]	; (80013c0 <HAL_InitTick+0x24>)
{
 800139e:	b510      	push	{r4, lr}
 80013a0:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80013a2:	6818      	ldr	r0, [r3, #0]
 80013a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a8:	fbb0 f0f3 	udiv	r0, r0, r3
 80013ac:	f000 fb72 	bl	8001a94 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80013b0:	2200      	movs	r2, #0
 80013b2:	4621      	mov	r1, r4
 80013b4:	f04f 30ff 	mov.w	r0, #4294967295
 80013b8:	f000 fb2c 	bl	8001a14 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80013bc:	2000      	movs	r0, #0
 80013be:	bd10      	pop	{r4, pc}
 80013c0:	20000000 	.word	0x20000000

080013c4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013c4:	4a07      	ldr	r2, [pc, #28]	; (80013e4 <HAL_Init+0x20>)
{
 80013c6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013c8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013ca:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013cc:	f043 0310 	orr.w	r3, r3, #16
 80013d0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013d2:	f000 fb0d 	bl	80019f0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80013d6:	2000      	movs	r0, #0
 80013d8:	f7ff ffe0 	bl	800139c <HAL_InitTick>
  HAL_MspInit();
 80013dc:	f7ff fda2 	bl	8000f24 <HAL_MspInit>
}
 80013e0:	2000      	movs	r0, #0
 80013e2:	bd08      	pop	{r3, pc}
 80013e4:	40022000 	.word	0x40022000

080013e8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80013e8:	4a02      	ldr	r2, [pc, #8]	; (80013f4 <HAL_IncTick+0xc>)
 80013ea:	6813      	ldr	r3, [r2, #0]
 80013ec:	3301      	adds	r3, #1
 80013ee:	6013      	str	r3, [r2, #0]
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	20000224 	.word	0x20000224

080013f8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80013f8:	4b01      	ldr	r3, [pc, #4]	; (8001400 <HAL_GetTick+0x8>)
 80013fa:	6818      	ldr	r0, [r3, #0]
}
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	20000224 	.word	0x20000224

08001404 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8001404:	4a02      	ldr	r2, [pc, #8]	; (8001410 <HAL_SuspendTick+0xc>)
 8001406:	6813      	ldr	r3, [r2, #0]
 8001408:	f023 0302 	bic.w	r3, r3, #2
 800140c:	6013      	str	r3, [r2, #0]
 800140e:	4770      	bx	lr
 8001410:	e000e010 	.word	0xe000e010

08001414 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001414:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001416:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001418:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800141a:	f012 0f50 	tst.w	r2, #80	; 0x50
 800141e:	d11b      	bne.n	8001458 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001420:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001422:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001426:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	6892      	ldr	r2, [r2, #8]
 800142c:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001430:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001434:	d10c      	bne.n	8001450 <ADC_DMAConvCplt+0x3c>
 8001436:	68da      	ldr	r2, [r3, #12]
 8001438:	b952      	cbnz	r2, 8001450 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800143a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800143c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001440:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001442:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001444:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001446:	bf5e      	ittt	pl
 8001448:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 800144a:	f042 0201 	orrpl.w	r2, r2, #1
 800144e:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fcc3 	bl	8000ddc <HAL_ADC_ConvCpltCallback>
 8001456:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001458:	6a1b      	ldr	r3, [r3, #32]
  }
}
 800145a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800145e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001460:	4718      	bx	r3

08001462 <HAL_ADC_ConvHalfCpltCallback>:
 8001462:	4770      	bx	lr

08001464 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001464:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001466:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001468:	f7ff fffb 	bl	8001462 <HAL_ADC_ConvHalfCpltCallback>
 800146c:	bd08      	pop	{r3, pc}

0800146e <HAL_ADC_IRQHandler>:
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 800146e:	6803      	ldr	r3, [r0, #0]
{
 8001470:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001472:	685a      	ldr	r2, [r3, #4]
{
 8001474:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8001476:	0690      	lsls	r0, r2, #26
 8001478:	d527      	bpl.n	80014ca <HAL_ADC_IRQHandler+0x5c>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	0791      	lsls	r1, r2, #30
 800147e:	d524      	bpl.n	80014ca <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001480:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001482:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001484:	bf5e      	ittt	pl
 8001486:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8001488:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 800148c:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800148e:	689a      	ldr	r2, [r3, #8]
 8001490:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001494:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001498:	d110      	bne.n	80014bc <HAL_ADC_IRQHandler+0x4e>
 800149a:	68e2      	ldr	r2, [r4, #12]
 800149c:	b972      	cbnz	r2, 80014bc <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800149e:	685a      	ldr	r2, [r3, #4]
 80014a0:	f022 0220 	bic.w	r2, r2, #32
 80014a4:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80014a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80014a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014ac:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80014b0:	04db      	lsls	r3, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014b2:	bf5e      	ittt	pl
 80014b4:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80014b6:	f043 0301 	orrpl.w	r3, r3, #1
 80014ba:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 80014bc:	4620      	mov	r0, r4
 80014be:	f7ff fc8d 	bl	8000ddc <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80014c2:	f06f 0212 	mvn.w	r2, #18
 80014c6:	6823      	ldr	r3, [r4, #0]
 80014c8:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80014ca:	6823      	ldr	r3, [r4, #0]
 80014cc:	685a      	ldr	r2, [r3, #4]
 80014ce:	0610      	lsls	r0, r2, #24
 80014d0:	d530      	bpl.n	8001534 <HAL_ADC_IRQHandler+0xc6>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	0751      	lsls	r1, r2, #29
 80014d6:	d52d      	bpl.n	8001534 <HAL_ADC_IRQHandler+0xc6>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80014d8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80014da:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80014dc:	bf5e      	ittt	pl
 80014de:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 80014e0:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80014e4:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 80014ec:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 80014f0:	d00a      	beq.n	8001508 <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80014f2:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80014f4:	0550      	lsls	r0, r2, #21
 80014f6:	d416      	bmi.n	8001526 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80014f8:	689a      	ldr	r2, [r3, #8]
 80014fa:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80014fe:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001502:	d110      	bne.n	8001526 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001504:	68e2      	ldr	r2, [r4, #12]
 8001506:	b972      	cbnz	r2, 8001526 <HAL_ADC_IRQHandler+0xb8>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001508:	685a      	ldr	r2, [r3, #4]
 800150a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800150e:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001510:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001512:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001516:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001518:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800151a:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800151c:	bf5e      	ittt	pl
 800151e:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8001520:	f043 0301 	orrpl.w	r3, r3, #1
 8001524:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001526:	4620      	mov	r0, r4
 8001528:	f000 fa60 	bl	80019ec <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800152c:	f06f 020c 	mvn.w	r2, #12
 8001530:	6823      	ldr	r3, [r4, #0]
 8001532:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001534:	6823      	ldr	r3, [r4, #0]
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	0652      	lsls	r2, r2, #25
 800153a:	d50d      	bpl.n	8001558 <HAL_ADC_IRQHandler+0xea>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	07db      	lsls	r3, r3, #31
 8001540:	d50a      	bpl.n	8001558 <HAL_ADC_IRQHandler+0xea>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001542:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001544:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001546:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800154a:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800154c:	f7ff fce0 	bl	8000f10 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001550:	f06f 0201 	mvn.w	r2, #1
 8001554:	6823      	ldr	r3, [r4, #0]
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	bd10      	pop	{r4, pc}

0800155a <HAL_ADC_ErrorCallback>:
{
 800155a:	4770      	bx	lr

0800155c <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800155c:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 800155e:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001560:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001562:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001566:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001568:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800156a:	f043 0304 	orr.w	r3, r3, #4
 800156e:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8001570:	f7ff fff3 	bl	800155a <HAL_ADC_ErrorCallback>
 8001574:	bd08      	pop	{r3, pc}
	...

08001578 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8001578:	2300      	movs	r3, #0
{ 
 800157a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 800157c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800157e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001582:	2b01      	cmp	r3, #1
 8001584:	d074      	beq.n	8001670 <HAL_ADC_ConfigChannel+0xf8>
 8001586:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8001588:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 800158a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800158e:	2d06      	cmp	r5, #6
 8001590:	6802      	ldr	r2, [r0, #0]
 8001592:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8001596:	680c      	ldr	r4, [r1, #0]
 8001598:	d825      	bhi.n	80015e6 <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800159a:	442b      	add	r3, r5
 800159c:	251f      	movs	r5, #31
 800159e:	6b56      	ldr	r6, [r2, #52]	; 0x34
 80015a0:	3b05      	subs	r3, #5
 80015a2:	409d      	lsls	r5, r3
 80015a4:	ea26 0505 	bic.w	r5, r6, r5
 80015a8:	fa04 f303 	lsl.w	r3, r4, r3
 80015ac:	432b      	orrs	r3, r5
 80015ae:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80015b0:	2c09      	cmp	r4, #9
 80015b2:	ea4f 0344 	mov.w	r3, r4, lsl #1
 80015b6:	688d      	ldr	r5, [r1, #8]
 80015b8:	d92f      	bls.n	800161a <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80015ba:	2607      	movs	r6, #7
 80015bc:	4423      	add	r3, r4
 80015be:	68d1      	ldr	r1, [r2, #12]
 80015c0:	3b1e      	subs	r3, #30
 80015c2:	409e      	lsls	r6, r3
 80015c4:	ea21 0106 	bic.w	r1, r1, r6
 80015c8:	fa05 f303 	lsl.w	r3, r5, r3
 80015cc:	430b      	orrs	r3, r1
 80015ce:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80015d0:	f1a4 0310 	sub.w	r3, r4, #16
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d92b      	bls.n	8001630 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015d8:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 80015da:	2200      	movs	r2, #0
 80015dc:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	b002      	add	sp, #8
 80015e4:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 80015e6:	2d0c      	cmp	r5, #12
 80015e8:	d80b      	bhi.n	8001602 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80015ea:	442b      	add	r3, r5
 80015ec:	251f      	movs	r5, #31
 80015ee:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80015f0:	3b23      	subs	r3, #35	; 0x23
 80015f2:	409d      	lsls	r5, r3
 80015f4:	ea26 0505 	bic.w	r5, r6, r5
 80015f8:	fa04 f303 	lsl.w	r3, r4, r3
 80015fc:	432b      	orrs	r3, r5
 80015fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001600:	e7d6      	b.n	80015b0 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001602:	442b      	add	r3, r5
 8001604:	251f      	movs	r5, #31
 8001606:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8001608:	3b41      	subs	r3, #65	; 0x41
 800160a:	409d      	lsls	r5, r3
 800160c:	ea26 0505 	bic.w	r5, r6, r5
 8001610:	fa04 f303 	lsl.w	r3, r4, r3
 8001614:	432b      	orrs	r3, r5
 8001616:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001618:	e7ca      	b.n	80015b0 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800161a:	2607      	movs	r6, #7
 800161c:	6911      	ldr	r1, [r2, #16]
 800161e:	4423      	add	r3, r4
 8001620:	409e      	lsls	r6, r3
 8001622:	ea21 0106 	bic.w	r1, r1, r6
 8001626:	fa05 f303 	lsl.w	r3, r5, r3
 800162a:	430b      	orrs	r3, r1
 800162c:	6113      	str	r3, [r2, #16]
 800162e:	e7cf      	b.n	80015d0 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8001630:	4b10      	ldr	r3, [pc, #64]	; (8001674 <HAL_ADC_ConfigChannel+0xfc>)
 8001632:	429a      	cmp	r2, r3
 8001634:	d116      	bne.n	8001664 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001636:	6893      	ldr	r3, [r2, #8]
 8001638:	021b      	lsls	r3, r3, #8
 800163a:	d4cd      	bmi.n	80015d8 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800163c:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800163e:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001640:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001644:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001646:	d1c7      	bne.n	80015d8 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001648:	4b0b      	ldr	r3, [pc, #44]	; (8001678 <HAL_ADC_ConfigChannel+0x100>)
 800164a:	4a0c      	ldr	r2, [pc, #48]	; (800167c <HAL_ADC_ConfigChannel+0x104>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	fbb3 f2f2 	udiv	r2, r3, r2
 8001652:	230a      	movs	r3, #10
 8001654:	4353      	muls	r3, r2
            wait_loop_index--;
 8001656:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001658:	9b01      	ldr	r3, [sp, #4]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d0bc      	beq.n	80015d8 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 800165e:	9b01      	ldr	r3, [sp, #4]
 8001660:	3b01      	subs	r3, #1
 8001662:	e7f8      	b.n	8001656 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001664:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001666:	f043 0320 	orr.w	r3, r3, #32
 800166a:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e7b4      	b.n	80015da <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8001670:	2302      	movs	r3, #2
 8001672:	e7b5      	b.n	80015e0 <HAL_ADC_ConfigChannel+0x68>
 8001674:	40012400 	.word	0x40012400
 8001678:	20000000 	.word	0x20000000
 800167c:	000f4240 	.word	0x000f4240

08001680 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8001680:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8001684:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hadc);
 8001686:	2b01      	cmp	r3, #1
 8001688:	d01d      	beq.n	80016c6 <HAL_ADC_AnalogWDGConfig+0x46>
 800168a:	2301      	movs	r3, #1
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 800168c:	680a      	ldr	r2, [r1, #0]
  __HAL_LOCK(hadc);
 800168e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if(AnalogWDGConfig->ITMode == ENABLE)
 8001692:	688b      	ldr	r3, [r1, #8]
 8001694:	2b01      	cmp	r3, #1
 8001696:	6803      	ldr	r3, [r0, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8001698:	685c      	ldr	r4, [r3, #4]
 800169a:	bf0c      	ite	eq
 800169c:	f044 0440 	orreq.w	r4, r4, #64	; 0x40
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 80016a0:	f024 0440 	bicne.w	r4, r4, #64	; 0x40
 80016a4:	605c      	str	r4, [r3, #4]
  MODIFY_REG(hadc->Instance->CR1            ,
 80016a6:	684c      	ldr	r4, [r1, #4]
 80016a8:	685d      	ldr	r5, [r3, #4]
 80016aa:	4322      	orrs	r2, r4
 80016ac:	4c07      	ldr	r4, [pc, #28]	; (80016cc <HAL_ADC_AnalogWDGConfig+0x4c>)
 80016ae:	402c      	ands	r4, r5
 80016b0:	4322      	orrs	r2, r4
 80016b2:	605a      	str	r2, [r3, #4]
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 80016b4:	68ca      	ldr	r2, [r1, #12]
 80016b6:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 80016b8:	690a      	ldr	r2, [r1, #16]
 80016ba:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_UNLOCK(hadc);
 80016bc:	2300      	movs	r3, #0
 80016be:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  return HAL_OK;
 80016c2:	4618      	mov	r0, r3
 80016c4:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 80016c6:	2002      	movs	r0, #2
}
 80016c8:	bd30      	pop	{r4, r5, pc}
 80016ca:	bf00      	nop
 80016cc:	ff3ffde0 	.word	0xff3ffde0

080016d0 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 80016d0:	2300      	movs	r3, #0
{
 80016d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80016d4:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016d6:	6803      	ldr	r3, [r0, #0]
{
 80016d8:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	07d2      	lsls	r2, r2, #31
 80016de:	d502      	bpl.n	80016e6 <ADC_Enable+0x16>
  return HAL_OK;
 80016e0:	2000      	movs	r0, #0
}
 80016e2:	b002      	add	sp, #8
 80016e4:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80016e6:	689a      	ldr	r2, [r3, #8]
 80016e8:	f042 0201 	orr.w	r2, r2, #1
 80016ec:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80016ee:	4b12      	ldr	r3, [pc, #72]	; (8001738 <ADC_Enable+0x68>)
 80016f0:	4a12      	ldr	r2, [pc, #72]	; (800173c <ADC_Enable+0x6c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80016f8:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80016fa:	9b01      	ldr	r3, [sp, #4]
 80016fc:	b9c3      	cbnz	r3, 8001730 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 80016fe:	f7ff fe7b 	bl	80013f8 <HAL_GetTick>
 8001702:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001704:	6823      	ldr	r3, [r4, #0]
 8001706:	689d      	ldr	r5, [r3, #8]
 8001708:	f015 0501 	ands.w	r5, r5, #1
 800170c:	d1e8      	bne.n	80016e0 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800170e:	f7ff fe73 	bl	80013f8 <HAL_GetTick>
 8001712:	1b80      	subs	r0, r0, r6
 8001714:	2802      	cmp	r0, #2
 8001716:	d9f5      	bls.n	8001704 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001718:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 800171a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800171e:	f043 0310 	orr.w	r3, r3, #16
 8001722:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001724:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8001726:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800172e:	e7d8      	b.n	80016e2 <ADC_Enable+0x12>
      wait_loop_index--;
 8001730:	9b01      	ldr	r3, [sp, #4]
 8001732:	3b01      	subs	r3, #1
 8001734:	e7e0      	b.n	80016f8 <ADC_Enable+0x28>
 8001736:	bf00      	nop
 8001738:	20000000 	.word	0x20000000
 800173c:	000f4240 	.word	0x000f4240

08001740 <HAL_ADC_Start_DMA>:
{
 8001740:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8001744:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001746:	4b40      	ldr	r3, [pc, #256]	; (8001848 <HAL_ADC_Start_DMA+0x108>)
 8001748:	6802      	ldr	r2, [r0, #0]
{
 800174a:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800174c:	429a      	cmp	r2, r3
{
 800174e:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001750:	d002      	beq.n	8001758 <HAL_ADC_Start_DMA+0x18>
 8001752:	493e      	ldr	r1, [pc, #248]	; (800184c <HAL_ADC_Start_DMA+0x10c>)
 8001754:	428a      	cmp	r2, r1
 8001756:	d103      	bne.n	8001760 <HAL_ADC_Start_DMA+0x20>
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800175e:	d16e      	bne.n	800183e <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8001760:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001764:	2b01      	cmp	r3, #1
 8001766:	d06c      	beq.n	8001842 <HAL_ADC_Start_DMA+0x102>
 8001768:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 800176a:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 800176c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8001770:	f7ff ffae 	bl	80016d0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001774:	4606      	mov	r6, r0
 8001776:	2800      	cmp	r0, #0
 8001778:	d15d      	bne.n	8001836 <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 800177a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800177c:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 800177e:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001782:	4b32      	ldr	r3, [pc, #200]	; (800184c <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8001784:	f020 0001 	bic.w	r0, r0, #1
 8001788:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800178c:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 800178e:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001790:	d104      	bne.n	800179c <HAL_ADC_Start_DMA+0x5c>
 8001792:	4a2d      	ldr	r2, [pc, #180]	; (8001848 <HAL_ADC_Start_DMA+0x108>)
 8001794:	6853      	ldr	r3, [r2, #4]
 8001796:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800179a:	d13e      	bne.n	800181a <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800179c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800179e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80017a2:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017a4:	684b      	ldr	r3, [r1, #4]
 80017a6:	055a      	lsls	r2, r3, #21
 80017a8:	d505      	bpl.n	80017b6 <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80017ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017b4:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80017b8:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017ba:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80017be:	bf18      	it	ne
 80017c0:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80017c2:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80017c4:	bf18      	it	ne
 80017c6:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80017ca:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 80017cc:	2300      	movs	r3, #0
 80017ce:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80017d2:	4b1f      	ldr	r3, [pc, #124]	; (8001850 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80017d4:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80017d6:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80017d8:	4b1e      	ldr	r3, [pc, #120]	; (8001854 <HAL_ADC_Start_DMA+0x114>)
 80017da:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80017dc:	4b1e      	ldr	r3, [pc, #120]	; (8001858 <HAL_ADC_Start_DMA+0x118>)
 80017de:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80017e0:	f06f 0302 	mvn.w	r3, #2
 80017e4:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80017e8:	f851 3c44 	ldr.w	r3, [r1, #-68]
 80017ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f0:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80017f4:	4643      	mov	r3, r8
 80017f6:	f000 f9a9 	bl	8001b4c <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80017fa:	6823      	ldr	r3, [r4, #0]
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001802:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001806:	689a      	ldr	r2, [r3, #8]
 8001808:	bf0c      	ite	eq
 800180a:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800180e:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8001812:	609a      	str	r2, [r3, #8]
}
 8001814:	4630      	mov	r0, r6
 8001816:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800181a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800181c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001820:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001822:	6853      	ldr	r3, [r2, #4]
 8001824:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001826:	bf41      	itttt	mi
 8001828:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 800182a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800182e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8001832:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8001834:	e7bf      	b.n	80017b6 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8001836:	2300      	movs	r3, #0
 8001838:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800183c:	e7ea      	b.n	8001814 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 800183e:	2601      	movs	r6, #1
 8001840:	e7e8      	b.n	8001814 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8001842:	2602      	movs	r6, #2
 8001844:	e7e6      	b.n	8001814 <HAL_ADC_Start_DMA+0xd4>
 8001846:	bf00      	nop
 8001848:	40012400 	.word	0x40012400
 800184c:	40012800 	.word	0x40012800
 8001850:	08001415 	.word	0x08001415
 8001854:	08001465 	.word	0x08001465
 8001858:	0800155d 	.word	0x0800155d

0800185c <ADC_ConversionStop_Disable>:
{
 800185c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 800185e:	6803      	ldr	r3, [r0, #0]
{
 8001860:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001862:	689a      	ldr	r2, [r3, #8]
 8001864:	07d2      	lsls	r2, r2, #31
 8001866:	d401      	bmi.n	800186c <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8001868:	2000      	movs	r0, #0
 800186a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 800186c:	689a      	ldr	r2, [r3, #8]
 800186e:	f022 0201 	bic.w	r2, r2, #1
 8001872:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001874:	f7ff fdc0 	bl	80013f8 <HAL_GetTick>
 8001878:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800187a:	6823      	ldr	r3, [r4, #0]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	07db      	lsls	r3, r3, #31
 8001880:	d5f2      	bpl.n	8001868 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001882:	f7ff fdb9 	bl	80013f8 <HAL_GetTick>
 8001886:	1b40      	subs	r0, r0, r5
 8001888:	2802      	cmp	r0, #2
 800188a:	d9f6      	bls.n	800187a <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800188c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800188e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001890:	f043 0310 	orr.w	r3, r3, #16
 8001894:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001896:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800189e:	bd38      	pop	{r3, r4, r5, pc}

080018a0 <HAL_ADC_Init>:
{
 80018a0:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80018a2:	4604      	mov	r4, r0
 80018a4:	2800      	cmp	r0, #0
 80018a6:	d071      	beq.n	800198c <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018a8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80018aa:	b923      	cbnz	r3, 80018b6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80018ac:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80018ae:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80018b2:	f7fe fceb 	bl	800028c <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80018b6:	4620      	mov	r0, r4
 80018b8:	f7ff ffd0 	bl	800185c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80018bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80018be:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80018c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80018c4:	d164      	bne.n	8001990 <HAL_ADC_Init+0xf0>
 80018c6:	2800      	cmp	r0, #0
 80018c8:	d162      	bne.n	8001990 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80018ca:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 80018cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80018d0:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80018d2:	f023 0302 	bic.w	r3, r3, #2
 80018d6:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80018da:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80018dc:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 80018de:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80018e0:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80018e2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80018e6:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80018ea:	d038      	beq.n	800195e <HAL_ADC_Init+0xbe>
 80018ec:	2901      	cmp	r1, #1
 80018ee:	bf14      	ite	ne
 80018f0:	4606      	movne	r6, r0
 80018f2:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018f6:	6965      	ldr	r5, [r4, #20]
 80018f8:	2d01      	cmp	r5, #1
 80018fa:	d107      	bne.n	800190c <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d130      	bne.n	8001962 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001900:	69a3      	ldr	r3, [r4, #24]
 8001902:	3b01      	subs	r3, #1
 8001904:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8001908:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 800190c:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800190e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8001912:	685d      	ldr	r5, [r3, #4]
 8001914:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8001918:	ea45 0506 	orr.w	r5, r5, r6
 800191c:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800191e:	689e      	ldr	r6, [r3, #8]
 8001920:	4d1d      	ldr	r5, [pc, #116]	; (8001998 <HAL_ADC_Init+0xf8>)
 8001922:	ea05 0506 	and.w	r5, r5, r6
 8001926:	ea45 0502 	orr.w	r5, r5, r2
 800192a:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800192c:	d001      	beq.n	8001932 <HAL_ADC_Init+0x92>
 800192e:	2901      	cmp	r1, #1
 8001930:	d120      	bne.n	8001974 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001932:	6921      	ldr	r1, [r4, #16]
 8001934:	3901      	subs	r1, #1
 8001936:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001938:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800193a:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800193e:	4329      	orrs	r1, r5
 8001940:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001942:	6899      	ldr	r1, [r3, #8]
 8001944:	4b15      	ldr	r3, [pc, #84]	; (800199c <HAL_ADC_Init+0xfc>)
 8001946:	400b      	ands	r3, r1
 8001948:	429a      	cmp	r2, r3
 800194a:	d115      	bne.n	8001978 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 800194c:	2300      	movs	r3, #0
 800194e:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001950:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001952:	f023 0303 	bic.w	r3, r3, #3
 8001956:	f043 0301 	orr.w	r3, r3, #1
 800195a:	62a3      	str	r3, [r4, #40]	; 0x28
 800195c:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800195e:	460e      	mov	r6, r1
 8001960:	e7c9      	b.n	80018f6 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001962:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001964:	f043 0320 	orr.w	r3, r3, #32
 8001968:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800196a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001972:	e7cb      	b.n	800190c <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8001974:	2100      	movs	r1, #0
 8001976:	e7df      	b.n	8001938 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8001978:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800197a:	f023 0312 	bic.w	r3, r3, #18
 800197e:	f043 0310 	orr.w	r3, r3, #16
 8001982:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001984:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001986:	f043 0301 	orr.w	r3, r3, #1
 800198a:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 800198c:	2001      	movs	r0, #1
}
 800198e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001990:	f043 0310 	orr.w	r3, r3, #16
 8001994:	62a3      	str	r3, [r4, #40]	; 0x28
 8001996:	e7f9      	b.n	800198c <HAL_ADC_Init+0xec>
 8001998:	ffe1f7fd 	.word	0xffe1f7fd
 800199c:	ff1f0efe 	.word	0xff1f0efe

080019a0 <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 80019a0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 80019a4:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80019a6:	2b01      	cmp	r3, #1
{
 80019a8:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80019aa:	d01d      	beq.n	80019e8 <HAL_ADC_Stop_DMA+0x48>
 80019ac:	2301      	movs	r3, #1
 80019ae:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80019b2:	f7ff ff53 	bl	800185c <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 80019b6:	b980      	cbnz	r0, 80019da <HAL_ADC_Stop_DMA+0x3a>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80019b8:	6822      	ldr	r2, [r4, #0]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80019ba:	6a20      	ldr	r0, [r4, #32]
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80019bc:	6893      	ldr	r3, [r2, #8]
 80019be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019c2:	6093      	str	r3, [r2, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80019c4:	f000 f8ff 	bl	8001bc6 <HAL_DMA_Abort>
      ADC_STATE_CLR_SET(hadc->State,
 80019c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (tmp_hal_status == HAL_OK)
 80019ca:	b950      	cbnz	r0, 80019e2 <HAL_ADC_Stop_DMA+0x42>
      ADC_STATE_CLR_SET(hadc->State,
 80019cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80019d0:	f023 0301 	bic.w	r3, r3, #1
 80019d4:	f043 0301 	orr.w	r3, r3, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80019d8:	62a3      	str	r3, [r4, #40]	; 0x28
  __HAL_UNLOCK(hadc);
 80019da:	2300      	movs	r3, #0
 80019dc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  return tmp_hal_status;
 80019e0:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80019e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019e6:	e7f7      	b.n	80019d8 <HAL_ADC_Stop_DMA+0x38>
  __HAL_LOCK(hadc);
 80019e8:	2002      	movs	r0, #2
}
 80019ea:	bd10      	pop	{r4, pc}

080019ec <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80019ec:	4770      	bx	lr
	...

080019f0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019f0:	4a07      	ldr	r2, [pc, #28]	; (8001a10 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80019f2:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019f4:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80019f6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019fa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80019fe:	041b      	lsls	r3, r3, #16
 8001a00:	0c1b      	lsrs	r3, r3, #16
 8001a02:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001a0a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001a0c:	60d3      	str	r3, [r2, #12]
 8001a0e:	4770      	bx	lr
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a14:	4b17      	ldr	r3, [pc, #92]	; (8001a74 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a16:	b530      	push	{r4, r5, lr}
 8001a18:	68dc      	ldr	r4, [r3, #12]
 8001a1a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a1e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a22:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a24:	2b04      	cmp	r3, #4
 8001a26:	bf28      	it	cs
 8001a28:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a2a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a2c:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a30:	bf98      	it	ls
 8001a32:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a34:	fa05 f303 	lsl.w	r3, r5, r3
 8001a38:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a3c:	bf88      	it	hi
 8001a3e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a40:	4019      	ands	r1, r3
 8001a42:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a44:	fa05 f404 	lsl.w	r4, r5, r4
 8001a48:	3c01      	subs	r4, #1
 8001a4a:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001a4c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a4e:	ea42 0201 	orr.w	r2, r2, r1
 8001a52:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a56:	bfaf      	iteee	ge
 8001a58:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a5c:	4b06      	ldrlt	r3, [pc, #24]	; (8001a78 <HAL_NVIC_SetPriority+0x64>)
 8001a5e:	f000 000f 	andlt.w	r0, r0, #15
 8001a62:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a64:	bfa5      	ittet	ge
 8001a66:	b2d2      	uxtbge	r2, r2
 8001a68:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a6c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a6e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001a72:	bd30      	pop	{r4, r5, pc}
 8001a74:	e000ed00 	.word	0xe000ed00
 8001a78:	e000ed14 	.word	0xe000ed14

08001a7c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	0942      	lsrs	r2, r0, #5
 8001a80:	f000 001f 	and.w	r0, r0, #31
 8001a84:	fa03 f000 	lsl.w	r0, r3, r0
 8001a88:	4b01      	ldr	r3, [pc, #4]	; (8001a90 <HAL_NVIC_EnableIRQ+0x14>)
 8001a8a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001a8e:	4770      	bx	lr
 8001a90:	e000e100 	.word	0xe000e100

08001a94 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a94:	3801      	subs	r0, #1
 8001a96:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001a9a:	d20a      	bcs.n	8001ab2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a9c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a9e:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa0:	4a06      	ldr	r2, [pc, #24]	; (8001abc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aa2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aa4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aa8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aaa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aac:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aae:	601a      	str	r2, [r3, #0]
 8001ab0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001ab2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	e000e010 	.word	0xe000e010
 8001abc:	e000ed00 	.word	0xe000ed00

08001ac0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001ac0:	4b04      	ldr	r3, [pc, #16]	; (8001ad4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001ac2:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	bf0c      	ite	eq
 8001ac8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001acc:	f022 0204 	bicne.w	r2, r2, #4
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	4770      	bx	lr
 8001ad4:	e000e010 	.word	0xe000e010

08001ad8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001ad8:	4770      	bx	lr

08001ada <HAL_SYSTICK_IRQHandler>:
{
 8001ada:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001adc:	f7ff fffc 	bl	8001ad8 <HAL_SYSTICK_Callback>
 8001ae0:	bd08      	pop	{r3, pc}
	...

08001ae4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ae4:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001ae6:	b350      	cbz	r0, 8001b3e <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001ae8:	2214      	movs	r2, #20
 8001aea:	6801      	ldr	r1, [r0, #0]
 8001aec:	4b15      	ldr	r3, [pc, #84]	; (8001b44 <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001aee:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001af0:	440b      	add	r3, r1
 8001af2:	fbb3 f3f2 	udiv	r3, r3, r2
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001afa:	4b13      	ldr	r3, [pc, #76]	; (8001b48 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 8001afc:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8001afe:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8001b00:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b02:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8001b06:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b08:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b0a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b0e:	4323      	orrs	r3, r4
 8001b10:	6904      	ldr	r4, [r0, #16]
 8001b12:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b14:	6944      	ldr	r4, [r0, #20]
 8001b16:	4323      	orrs	r3, r4
 8001b18:	6984      	ldr	r4, [r0, #24]
 8001b1a:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b1c:	69c4      	ldr	r4, [r0, #28]
 8001b1e:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001b20:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b22:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b24:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 8001b26:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001b28:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 8001b2c:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001b2e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001b30:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001b32:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b34:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b36:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001b3e:	2001      	movs	r0, #1
}
 8001b40:	bd10      	pop	{r4, pc}
 8001b42:	bf00      	nop
 8001b44:	bffdfff8 	.word	0xbffdfff8
 8001b48:	40020000 	.word	0x40020000

08001b4c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b4c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b4e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001b52:	2c01      	cmp	r4, #1
 8001b54:	d035      	beq.n	8001bc2 <HAL_DMA_Start_IT+0x76>
 8001b56:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b58:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8001b5c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b60:	42a5      	cmp	r5, r4
 8001b62:	f04f 0600 	mov.w	r6, #0
 8001b66:	f04f 0402 	mov.w	r4, #2
 8001b6a:	d128      	bne.n	8001bbe <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b6c:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001b70:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b72:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8001b74:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b76:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8001b78:	f026 0601 	bic.w	r6, r6, #1
 8001b7c:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b7e:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8001b80:	40bd      	lsls	r5, r7
 8001b82:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b84:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b86:	6843      	ldr	r3, [r0, #4]
 8001b88:	6805      	ldr	r5, [r0, #0]
 8001b8a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8001b8c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b8e:	bf0b      	itete	eq
 8001b90:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001b92:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001b94:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001b96:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8001b98:	b14b      	cbz	r3, 8001bae <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b9a:	6823      	ldr	r3, [r4, #0]
 8001b9c:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001ba0:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001ba2:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ba4:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001ba6:	f043 0301 	orr.w	r3, r3, #1
 8001baa:	602b      	str	r3, [r5, #0]
 8001bac:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001bae:	6823      	ldr	r3, [r4, #0]
 8001bb0:	f023 0304 	bic.w	r3, r3, #4
 8001bb4:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001bb6:	6823      	ldr	r3, [r4, #0]
 8001bb8:	f043 030a 	orr.w	r3, r3, #10
 8001bbc:	e7f0      	b.n	8001ba0 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8001bbe:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8001bc2:	2002      	movs	r0, #2
}
 8001bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001bc6 <HAL_DMA_Abort>:
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bc6:	6802      	ldr	r2, [r0, #0]
{
 8001bc8:	4603      	mov	r3, r0
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bca:	6811      	ldr	r1, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001bcc:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bce:	f021 010e 	bic.w	r1, r1, #14
 8001bd2:	6011      	str	r1, [r2, #0]
  __HAL_DMA_DISABLE(hdma);
 8001bd4:	6811      	ldr	r1, [r2, #0]
 8001bd6:	f021 0101 	bic.w	r1, r1, #1
 8001bda:	6011      	str	r1, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001bdc:	2101      	movs	r1, #1
 8001bde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001be0:	fa01 f202 	lsl.w	r2, r1, r2
 8001be4:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdma);      
 8001be6:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001be8:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 8001bec:	f883 0020 	strb.w	r0, [r3, #32]
}
 8001bf0:	4770      	bx	lr
	...

08001bf4 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001bf4:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8001bf8:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d003      	beq.n	8001c06 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bfe:	2304      	movs	r3, #4
 8001c00:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001c02:	2001      	movs	r0, #1
 8001c04:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c06:	6803      	ldr	r3, [r0, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	f022 020e 	bic.w	r2, r2, #14
 8001c0e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	f022 0201 	bic.w	r2, r2, #1
 8001c16:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001c18:	4a18      	ldr	r2, [pc, #96]	; (8001c7c <HAL_DMA_Abort_IT+0x88>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d01f      	beq.n	8001c5e <HAL_DMA_Abort_IT+0x6a>
 8001c1e:	3214      	adds	r2, #20
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d01e      	beq.n	8001c62 <HAL_DMA_Abort_IT+0x6e>
 8001c24:	3214      	adds	r2, #20
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d01d      	beq.n	8001c66 <HAL_DMA_Abort_IT+0x72>
 8001c2a:	3214      	adds	r2, #20
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d01d      	beq.n	8001c6c <HAL_DMA_Abort_IT+0x78>
 8001c30:	3214      	adds	r2, #20
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d01d      	beq.n	8001c72 <HAL_DMA_Abort_IT+0x7e>
 8001c36:	3214      	adds	r2, #20
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	bf0c      	ite	eq
 8001c3c:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001c40:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001c44:	4a0e      	ldr	r2, [pc, #56]	; (8001c80 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8001c46:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001c48:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 8001c50:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8001c52:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001c56:	b17b      	cbz	r3, 8001c78 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 8001c58:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001c5a:	4620      	mov	r0, r4
 8001c5c:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e7f0      	b.n	8001c44 <HAL_DMA_Abort_IT+0x50>
 8001c62:	2310      	movs	r3, #16
 8001c64:	e7ee      	b.n	8001c44 <HAL_DMA_Abort_IT+0x50>
 8001c66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c6a:	e7eb      	b.n	8001c44 <HAL_DMA_Abort_IT+0x50>
 8001c6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c70:	e7e8      	b.n	8001c44 <HAL_DMA_Abort_IT+0x50>
 8001c72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c76:	e7e5      	b.n	8001c44 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001c78:	4618      	mov	r0, r3
}
 8001c7a:	bd10      	pop	{r4, pc}
 8001c7c:	40020008 	.word	0x40020008
 8001c80:	40020000 	.word	0x40020000

08001c84 <HAL_DMA_IRQHandler>:
{
 8001c84:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c86:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c88:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c8a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c8c:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001c8e:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c90:	4095      	lsls	r5, r2
 8001c92:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8001c94:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c96:	d032      	beq.n	8001cfe <HAL_DMA_IRQHandler+0x7a>
 8001c98:	074d      	lsls	r5, r1, #29
 8001c9a:	d530      	bpl.n	8001cfe <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ca0:	bf5e      	ittt	pl
 8001ca2:	681a      	ldrpl	r2, [r3, #0]
 8001ca4:	f022 0204 	bicpl.w	r2, r2, #4
 8001ca8:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001caa:	4a3e      	ldr	r2, [pc, #248]	; (8001da4 <HAL_DMA_IRQHandler+0x120>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d019      	beq.n	8001ce4 <HAL_DMA_IRQHandler+0x60>
 8001cb0:	3214      	adds	r2, #20
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d018      	beq.n	8001ce8 <HAL_DMA_IRQHandler+0x64>
 8001cb6:	3214      	adds	r2, #20
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d017      	beq.n	8001cec <HAL_DMA_IRQHandler+0x68>
 8001cbc:	3214      	adds	r2, #20
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d017      	beq.n	8001cf2 <HAL_DMA_IRQHandler+0x6e>
 8001cc2:	3214      	adds	r2, #20
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d017      	beq.n	8001cf8 <HAL_DMA_IRQHandler+0x74>
 8001cc8:	3214      	adds	r2, #20
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	bf0c      	ite	eq
 8001cce:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8001cd2:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8001cd6:	4a34      	ldr	r2, [pc, #208]	; (8001da8 <HAL_DMA_IRQHandler+0x124>)
 8001cd8:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001cda:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d05e      	beq.n	8001d9e <HAL_DMA_IRQHandler+0x11a>
}
 8001ce0:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001ce2:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	e7f6      	b.n	8001cd6 <HAL_DMA_IRQHandler+0x52>
 8001ce8:	2340      	movs	r3, #64	; 0x40
 8001cea:	e7f4      	b.n	8001cd6 <HAL_DMA_IRQHandler+0x52>
 8001cec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cf0:	e7f1      	b.n	8001cd6 <HAL_DMA_IRQHandler+0x52>
 8001cf2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001cf6:	e7ee      	b.n	8001cd6 <HAL_DMA_IRQHandler+0x52>
 8001cf8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001cfc:	e7eb      	b.n	8001cd6 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001cfe:	2502      	movs	r5, #2
 8001d00:	4095      	lsls	r5, r2
 8001d02:	4225      	tst	r5, r4
 8001d04:	d035      	beq.n	8001d72 <HAL_DMA_IRQHandler+0xee>
 8001d06:	078d      	lsls	r5, r1, #30
 8001d08:	d533      	bpl.n	8001d72 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	0694      	lsls	r4, r2, #26
 8001d0e:	d406      	bmi.n	8001d1e <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	f022 020a 	bic.w	r2, r2, #10
 8001d16:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001d18:	2201      	movs	r2, #1
 8001d1a:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d1e:	4a21      	ldr	r2, [pc, #132]	; (8001da4 <HAL_DMA_IRQHandler+0x120>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d019      	beq.n	8001d58 <HAL_DMA_IRQHandler+0xd4>
 8001d24:	3214      	adds	r2, #20
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d018      	beq.n	8001d5c <HAL_DMA_IRQHandler+0xd8>
 8001d2a:	3214      	adds	r2, #20
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d017      	beq.n	8001d60 <HAL_DMA_IRQHandler+0xdc>
 8001d30:	3214      	adds	r2, #20
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d017      	beq.n	8001d66 <HAL_DMA_IRQHandler+0xe2>
 8001d36:	3214      	adds	r2, #20
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d017      	beq.n	8001d6c <HAL_DMA_IRQHandler+0xe8>
 8001d3c:	3214      	adds	r2, #20
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	bf0c      	ite	eq
 8001d42:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001d46:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001d4a:	4a17      	ldr	r2, [pc, #92]	; (8001da8 <HAL_DMA_IRQHandler+0x124>)
 8001d4c:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001d4e:	2300      	movs	r3, #0
 8001d50:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001d54:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001d56:	e7c1      	b.n	8001cdc <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d58:	2302      	movs	r3, #2
 8001d5a:	e7f6      	b.n	8001d4a <HAL_DMA_IRQHandler+0xc6>
 8001d5c:	2320      	movs	r3, #32
 8001d5e:	e7f4      	b.n	8001d4a <HAL_DMA_IRQHandler+0xc6>
 8001d60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d64:	e7f1      	b.n	8001d4a <HAL_DMA_IRQHandler+0xc6>
 8001d66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d6a:	e7ee      	b.n	8001d4a <HAL_DMA_IRQHandler+0xc6>
 8001d6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d70:	e7eb      	b.n	8001d4a <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d72:	2508      	movs	r5, #8
 8001d74:	4095      	lsls	r5, r2
 8001d76:	4225      	tst	r5, r4
 8001d78:	d011      	beq.n	8001d9e <HAL_DMA_IRQHandler+0x11a>
 8001d7a:	0709      	lsls	r1, r1, #28
 8001d7c:	d50f      	bpl.n	8001d9e <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d7e:	6819      	ldr	r1, [r3, #0]
 8001d80:	f021 010e 	bic.w	r1, r1, #14
 8001d84:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d86:	2301      	movs	r3, #1
 8001d88:	fa03 f202 	lsl.w	r2, r3, r2
 8001d8c:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d8e:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001d90:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001d94:	2300      	movs	r3, #0
 8001d96:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8001d9a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001d9c:	e79e      	b.n	8001cdc <HAL_DMA_IRQHandler+0x58>
}
 8001d9e:	bc70      	pop	{r4, r5, r6}
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	40020008 	.word	0x40020008
 8001da8:	40020000 	.word	0x40020000

08001dac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001db0:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001db2:	4616      	mov	r6, r2
 8001db4:	4b65      	ldr	r3, [pc, #404]	; (8001f4c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001db6:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8001f5c <HAL_GPIO_Init+0x1b0>
 8001dba:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001f60 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8001dbe:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dc2:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001dc4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dc8:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001dcc:	45a0      	cmp	r8, r4
 8001dce:	d17f      	bne.n	8001ed0 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001dd0:	684d      	ldr	r5, [r1, #4]
 8001dd2:	2d12      	cmp	r5, #18
 8001dd4:	f000 80af 	beq.w	8001f36 <HAL_GPIO_Init+0x18a>
 8001dd8:	f200 8088 	bhi.w	8001eec <HAL_GPIO_Init+0x140>
 8001ddc:	2d02      	cmp	r5, #2
 8001dde:	f000 80a7 	beq.w	8001f30 <HAL_GPIO_Init+0x184>
 8001de2:	d87c      	bhi.n	8001ede <HAL_GPIO_Init+0x132>
 8001de4:	2d00      	cmp	r5, #0
 8001de6:	f000 808e 	beq.w	8001f06 <HAL_GPIO_Init+0x15a>
 8001dea:	2d01      	cmp	r5, #1
 8001dec:	f000 809e 	beq.w	8001f2c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001df0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001df4:	2cff      	cmp	r4, #255	; 0xff
 8001df6:	bf93      	iteet	ls
 8001df8:	4682      	movls	sl, r0
 8001dfa:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8001dfe:	3d08      	subhi	r5, #8
 8001e00:	f8d0 b000 	ldrls.w	fp, [r0]
 8001e04:	bf92      	itee	ls
 8001e06:	00b5      	lslls	r5, r6, #2
 8001e08:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001e0c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001e0e:	fa09 f805 	lsl.w	r8, r9, r5
 8001e12:	ea2b 0808 	bic.w	r8, fp, r8
 8001e16:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e1a:	bf88      	it	hi
 8001e1c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001e20:	ea48 0505 	orr.w	r5, r8, r5
 8001e24:	f8ca 5000 	str.w	r5, [sl]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001e28:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001e2c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001e30:	d04e      	beq.n	8001ed0 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e32:	4d47      	ldr	r5, [pc, #284]	; (8001f50 <HAL_GPIO_Init+0x1a4>)
 8001e34:	4f46      	ldr	r7, [pc, #280]	; (8001f50 <HAL_GPIO_Init+0x1a4>)
 8001e36:	69ad      	ldr	r5, [r5, #24]
 8001e38:	f026 0803 	bic.w	r8, r6, #3
 8001e3c:	f045 0501 	orr.w	r5, r5, #1
 8001e40:	61bd      	str	r5, [r7, #24]
 8001e42:	69bd      	ldr	r5, [r7, #24]
 8001e44:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001e48:	f005 0501 	and.w	r5, r5, #1
 8001e4c:	9501      	str	r5, [sp, #4]
 8001e4e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001e52:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e56:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001e58:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8001e5c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001e60:	fa09 f90b 	lsl.w	r9, r9, fp
 8001e64:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e68:	4d3a      	ldr	r5, [pc, #232]	; (8001f54 <HAL_GPIO_Init+0x1a8>)
 8001e6a:	42a8      	cmp	r0, r5
 8001e6c:	d068      	beq.n	8001f40 <HAL_GPIO_Init+0x194>
 8001e6e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e72:	42a8      	cmp	r0, r5
 8001e74:	d066      	beq.n	8001f44 <HAL_GPIO_Init+0x198>
 8001e76:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e7a:	42a8      	cmp	r0, r5
 8001e7c:	d064      	beq.n	8001f48 <HAL_GPIO_Init+0x19c>
 8001e7e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001e82:	42a8      	cmp	r0, r5
 8001e84:	bf0c      	ite	eq
 8001e86:	2503      	moveq	r5, #3
 8001e88:	2504      	movne	r5, #4
 8001e8a:	fa05 f50b 	lsl.w	r5, r5, fp
 8001e8e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001e92:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001e96:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e98:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 8001e9c:	bf14      	ite	ne
 8001e9e:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001ea0:	43a5      	biceq	r5, r4
 8001ea2:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001ea4:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ea6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 8001eaa:	bf14      	ite	ne
 8001eac:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8001eae:	43a5      	biceq	r5, r4
 8001eb0:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001eb2:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001eb4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001eb8:	bf14      	ite	ne
 8001eba:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8001ebc:	43a5      	biceq	r5, r4
 8001ebe:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001ec0:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ec2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001ec6:	bf14      	ite	ne
 8001ec8:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8001eca:	ea25 0404 	biceq.w	r4, r5, r4
 8001ece:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001ed0:	3601      	adds	r6, #1
 8001ed2:	2e10      	cmp	r6, #16
 8001ed4:	f47f af73 	bne.w	8001dbe <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001ed8:	b003      	add	sp, #12
 8001eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8001ede:	2d03      	cmp	r5, #3
 8001ee0:	d022      	beq.n	8001f28 <HAL_GPIO_Init+0x17c>
 8001ee2:	2d11      	cmp	r5, #17
 8001ee4:	d184      	bne.n	8001df0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ee6:	68ca      	ldr	r2, [r1, #12]
 8001ee8:	3204      	adds	r2, #4
          break;
 8001eea:	e781      	b.n	8001df0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001eec:	4f1a      	ldr	r7, [pc, #104]	; (8001f58 <HAL_GPIO_Init+0x1ac>)
 8001eee:	42bd      	cmp	r5, r7
 8001ef0:	d009      	beq.n	8001f06 <HAL_GPIO_Init+0x15a>
 8001ef2:	d812      	bhi.n	8001f1a <HAL_GPIO_Init+0x16e>
 8001ef4:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001f64 <HAL_GPIO_Init+0x1b8>
 8001ef8:	454d      	cmp	r5, r9
 8001efa:	d004      	beq.n	8001f06 <HAL_GPIO_Init+0x15a>
 8001efc:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001f00:	454d      	cmp	r5, r9
 8001f02:	f47f af75 	bne.w	8001df0 <HAL_GPIO_Init+0x44>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8001f06:	688a      	ldr	r2, [r1, #8]
 8001f08:	b1c2      	cbz	r2, 8001f3c <HAL_GPIO_Init+0x190>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8001f0a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001f0c:	bf0c      	ite	eq
 8001f0e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001f12:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f16:	2208      	movs	r2, #8
 8001f18:	e76a      	b.n	8001df0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001f1a:	4575      	cmp	r5, lr
 8001f1c:	d0f3      	beq.n	8001f06 <HAL_GPIO_Init+0x15a>
 8001f1e:	4565      	cmp	r5, ip
 8001f20:	d0f1      	beq.n	8001f06 <HAL_GPIO_Init+0x15a>
 8001f22:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001f68 <HAL_GPIO_Init+0x1bc>
 8001f26:	e7eb      	b.n	8001f00 <HAL_GPIO_Init+0x154>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f28:	2200      	movs	r2, #0
 8001f2a:	e761      	b.n	8001df0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f2c:	68ca      	ldr	r2, [r1, #12]
          break;
 8001f2e:	e75f      	b.n	8001df0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f30:	68ca      	ldr	r2, [r1, #12]
 8001f32:	3208      	adds	r2, #8
          break;
 8001f34:	e75c      	b.n	8001df0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f36:	68ca      	ldr	r2, [r1, #12]
 8001f38:	320c      	adds	r2, #12
          break;
 8001f3a:	e759      	b.n	8001df0 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f3c:	2204      	movs	r2, #4
 8001f3e:	e757      	b.n	8001df0 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f40:	2500      	movs	r5, #0
 8001f42:	e7a2      	b.n	8001e8a <HAL_GPIO_Init+0xde>
 8001f44:	2501      	movs	r5, #1
 8001f46:	e7a0      	b.n	8001e8a <HAL_GPIO_Init+0xde>
 8001f48:	2502      	movs	r5, #2
 8001f4a:	e79e      	b.n	8001e8a <HAL_GPIO_Init+0xde>
 8001f4c:	40010400 	.word	0x40010400
 8001f50:	40021000 	.word	0x40021000
 8001f54:	40010800 	.word	0x40010800
 8001f58:	10210000 	.word	0x10210000
 8001f5c:	10310000 	.word	0x10310000
 8001f60:	10320000 	.word	0x10320000
 8001f64:	10110000 	.word	0x10110000
 8001f68:	10220000 	.word	0x10220000

08001f6c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f6c:	b10a      	cbz	r2, 8001f72 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f6e:	6101      	str	r1, [r0, #16]
 8001f70:	4770      	bx	lr
 8001f72:	0409      	lsls	r1, r1, #16
 8001f74:	e7fb      	b.n	8001f6e <HAL_GPIO_WritePin+0x2>
	...

08001f78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f78:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001f7a:	4b04      	ldr	r3, [pc, #16]	; (8001f8c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001f7c:	6959      	ldr	r1, [r3, #20]
 8001f7e:	4201      	tst	r1, r0
 8001f80:	d002      	beq.n	8001f88 <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f82:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f84:	f7fe ffb0 	bl	8000ee8 <HAL_GPIO_EXTI_Callback>
 8001f88:	bd08      	pop	{r3, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40010400 	.word	0x40010400

08001f90 <HAL_PWR_EnterSLEEPMode>:
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001f90:	4a06      	ldr	r2, [pc, #24]	; (8001fac <HAL_PWR_EnterSLEEPMode+0x1c>)

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001f92:	2901      	cmp	r1, #1
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001f94:	6913      	ldr	r3, [r2, #16]
 8001f96:	f023 0304 	bic.w	r3, r3, #4
 8001f9a:	6113      	str	r3, [r2, #16]
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001f9c:	d101      	bne.n	8001fa2 <HAL_PWR_EnterSLEEPMode+0x12>
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8001f9e:	bf30      	wfi
 8001fa0:	4770      	bx	lr
  \brief   Send Event
  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 */
__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
{
  __ASM volatile ("sev");
 8001fa2:	bf40      	sev
  __ASM volatile ("wfe");
 8001fa4:	bf20      	wfe
 8001fa6:	bf20      	wfe
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	e000ed00 	.word	0xe000ed00

08001fb0 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fb0:	6803      	ldr	r3, [r0, #0]
{
 8001fb2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fb6:	07db      	lsls	r3, r3, #31
{
 8001fb8:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fba:	d410      	bmi.n	8001fde <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fbc:	682b      	ldr	r3, [r5, #0]
 8001fbe:	079f      	lsls	r7, r3, #30
 8001fc0:	d45e      	bmi.n	8002080 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fc2:	682b      	ldr	r3, [r5, #0]
 8001fc4:	0719      	lsls	r1, r3, #28
 8001fc6:	f100 8095 	bmi.w	80020f4 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fca:	682b      	ldr	r3, [r5, #0]
 8001fcc:	075a      	lsls	r2, r3, #29
 8001fce:	f100 80bf 	bmi.w	8002150 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fd2:	69ea      	ldr	r2, [r5, #28]
 8001fd4:	2a00      	cmp	r2, #0
 8001fd6:	f040 812d 	bne.w	8002234 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001fda:	2000      	movs	r0, #0
 8001fdc:	e014      	b.n	8002008 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001fde:	4c90      	ldr	r4, [pc, #576]	; (8002220 <HAL_RCC_OscConfig+0x270>)
 8001fe0:	6863      	ldr	r3, [r4, #4]
 8001fe2:	f003 030c 	and.w	r3, r3, #12
 8001fe6:	2b04      	cmp	r3, #4
 8001fe8:	d007      	beq.n	8001ffa <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fea:	6863      	ldr	r3, [r4, #4]
 8001fec:	f003 030c 	and.w	r3, r3, #12
 8001ff0:	2b08      	cmp	r3, #8
 8001ff2:	d10c      	bne.n	800200e <HAL_RCC_OscConfig+0x5e>
 8001ff4:	6863      	ldr	r3, [r4, #4]
 8001ff6:	03de      	lsls	r6, r3, #15
 8001ff8:	d509      	bpl.n	800200e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ffa:	6823      	ldr	r3, [r4, #0]
 8001ffc:	039c      	lsls	r4, r3, #14
 8001ffe:	d5dd      	bpl.n	8001fbc <HAL_RCC_OscConfig+0xc>
 8002000:	686b      	ldr	r3, [r5, #4]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d1da      	bne.n	8001fbc <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8002006:	2001      	movs	r0, #1
}
 8002008:	b002      	add	sp, #8
 800200a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800200e:	686b      	ldr	r3, [r5, #4]
 8002010:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002014:	d110      	bne.n	8002038 <HAL_RCC_OscConfig+0x88>
 8002016:	6823      	ldr	r3, [r4, #0]
 8002018:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800201c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800201e:	f7ff f9eb 	bl	80013f8 <HAL_GetTick>
 8002022:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002024:	6823      	ldr	r3, [r4, #0]
 8002026:	0398      	lsls	r0, r3, #14
 8002028:	d4c8      	bmi.n	8001fbc <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800202a:	f7ff f9e5 	bl	80013f8 <HAL_GetTick>
 800202e:	1b80      	subs	r0, r0, r6
 8002030:	2864      	cmp	r0, #100	; 0x64
 8002032:	d9f7      	bls.n	8002024 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8002034:	2003      	movs	r0, #3
 8002036:	e7e7      	b.n	8002008 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002038:	b99b      	cbnz	r3, 8002062 <HAL_RCC_OscConfig+0xb2>
 800203a:	6823      	ldr	r3, [r4, #0]
 800203c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002040:	6023      	str	r3, [r4, #0]
 8002042:	6823      	ldr	r3, [r4, #0]
 8002044:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002048:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800204a:	f7ff f9d5 	bl	80013f8 <HAL_GetTick>
 800204e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002050:	6823      	ldr	r3, [r4, #0]
 8002052:	0399      	lsls	r1, r3, #14
 8002054:	d5b2      	bpl.n	8001fbc <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002056:	f7ff f9cf 	bl	80013f8 <HAL_GetTick>
 800205a:	1b80      	subs	r0, r0, r6
 800205c:	2864      	cmp	r0, #100	; 0x64
 800205e:	d9f7      	bls.n	8002050 <HAL_RCC_OscConfig+0xa0>
 8002060:	e7e8      	b.n	8002034 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002062:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002066:	6823      	ldr	r3, [r4, #0]
 8002068:	d103      	bne.n	8002072 <HAL_RCC_OscConfig+0xc2>
 800206a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800206e:	6023      	str	r3, [r4, #0]
 8002070:	e7d1      	b.n	8002016 <HAL_RCC_OscConfig+0x66>
 8002072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002076:	6023      	str	r3, [r4, #0]
 8002078:	6823      	ldr	r3, [r4, #0]
 800207a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800207e:	e7cd      	b.n	800201c <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002080:	4c67      	ldr	r4, [pc, #412]	; (8002220 <HAL_RCC_OscConfig+0x270>)
 8002082:	6863      	ldr	r3, [r4, #4]
 8002084:	f013 0f0c 	tst.w	r3, #12
 8002088:	d007      	beq.n	800209a <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800208a:	6863      	ldr	r3, [r4, #4]
 800208c:	f003 030c 	and.w	r3, r3, #12
 8002090:	2b08      	cmp	r3, #8
 8002092:	d110      	bne.n	80020b6 <HAL_RCC_OscConfig+0x106>
 8002094:	6863      	ldr	r3, [r4, #4]
 8002096:	03da      	lsls	r2, r3, #15
 8002098:	d40d      	bmi.n	80020b6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800209a:	6823      	ldr	r3, [r4, #0]
 800209c:	079b      	lsls	r3, r3, #30
 800209e:	d502      	bpl.n	80020a6 <HAL_RCC_OscConfig+0xf6>
 80020a0:	692b      	ldr	r3, [r5, #16]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d1af      	bne.n	8002006 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a6:	6823      	ldr	r3, [r4, #0]
 80020a8:	696a      	ldr	r2, [r5, #20]
 80020aa:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80020ae:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80020b2:	6023      	str	r3, [r4, #0]
 80020b4:	e785      	b.n	8001fc2 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020b6:	692a      	ldr	r2, [r5, #16]
 80020b8:	4b5a      	ldr	r3, [pc, #360]	; (8002224 <HAL_RCC_OscConfig+0x274>)
 80020ba:	b16a      	cbz	r2, 80020d8 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 80020bc:	2201      	movs	r2, #1
 80020be:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020c0:	f7ff f99a 	bl	80013f8 <HAL_GetTick>
 80020c4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c6:	6823      	ldr	r3, [r4, #0]
 80020c8:	079f      	lsls	r7, r3, #30
 80020ca:	d4ec      	bmi.n	80020a6 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020cc:	f7ff f994 	bl	80013f8 <HAL_GetTick>
 80020d0:	1b80      	subs	r0, r0, r6
 80020d2:	2802      	cmp	r0, #2
 80020d4:	d9f7      	bls.n	80020c6 <HAL_RCC_OscConfig+0x116>
 80020d6:	e7ad      	b.n	8002034 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80020d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020da:	f7ff f98d 	bl	80013f8 <HAL_GetTick>
 80020de:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020e0:	6823      	ldr	r3, [r4, #0]
 80020e2:	0798      	lsls	r0, r3, #30
 80020e4:	f57f af6d 	bpl.w	8001fc2 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020e8:	f7ff f986 	bl	80013f8 <HAL_GetTick>
 80020ec:	1b80      	subs	r0, r0, r6
 80020ee:	2802      	cmp	r0, #2
 80020f0:	d9f6      	bls.n	80020e0 <HAL_RCC_OscConfig+0x130>
 80020f2:	e79f      	b.n	8002034 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020f4:	69aa      	ldr	r2, [r5, #24]
 80020f6:	4c4a      	ldr	r4, [pc, #296]	; (8002220 <HAL_RCC_OscConfig+0x270>)
 80020f8:	4b4b      	ldr	r3, [pc, #300]	; (8002228 <HAL_RCC_OscConfig+0x278>)
 80020fa:	b1da      	cbz	r2, 8002134 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80020fc:	2201      	movs	r2, #1
 80020fe:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002100:	f7ff f97a 	bl	80013f8 <HAL_GetTick>
 8002104:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002106:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002108:	079b      	lsls	r3, r3, #30
 800210a:	d50d      	bpl.n	8002128 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800210c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002110:	4b46      	ldr	r3, [pc, #280]	; (800222c <HAL_RCC_OscConfig+0x27c>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	fbb3 f3f2 	udiv	r3, r3, r2
 8002118:	9301      	str	r3, [sp, #4]
  __ASM volatile ("nop");
 800211a:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800211c:	9b01      	ldr	r3, [sp, #4]
 800211e:	1e5a      	subs	r2, r3, #1
 8002120:	9201      	str	r2, [sp, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1f9      	bne.n	800211a <HAL_RCC_OscConfig+0x16a>
 8002126:	e750      	b.n	8001fca <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002128:	f7ff f966 	bl	80013f8 <HAL_GetTick>
 800212c:	1b80      	subs	r0, r0, r6
 800212e:	2802      	cmp	r0, #2
 8002130:	d9e9      	bls.n	8002106 <HAL_RCC_OscConfig+0x156>
 8002132:	e77f      	b.n	8002034 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8002134:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002136:	f7ff f95f 	bl	80013f8 <HAL_GetTick>
 800213a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800213c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800213e:	079f      	lsls	r7, r3, #30
 8002140:	f57f af43 	bpl.w	8001fca <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002144:	f7ff f958 	bl	80013f8 <HAL_GetTick>
 8002148:	1b80      	subs	r0, r0, r6
 800214a:	2802      	cmp	r0, #2
 800214c:	d9f6      	bls.n	800213c <HAL_RCC_OscConfig+0x18c>
 800214e:	e771      	b.n	8002034 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002150:	4c33      	ldr	r4, [pc, #204]	; (8002220 <HAL_RCC_OscConfig+0x270>)
 8002152:	69e3      	ldr	r3, [r4, #28]
 8002154:	00d8      	lsls	r0, r3, #3
 8002156:	d424      	bmi.n	80021a2 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8002158:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800215a:	69e3      	ldr	r3, [r4, #28]
 800215c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002160:	61e3      	str	r3, [r4, #28]
 8002162:	69e3      	ldr	r3, [r4, #28]
 8002164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800216c:	4e30      	ldr	r6, [pc, #192]	; (8002230 <HAL_RCC_OscConfig+0x280>)
 800216e:	6833      	ldr	r3, [r6, #0]
 8002170:	05d9      	lsls	r1, r3, #23
 8002172:	d518      	bpl.n	80021a6 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002174:	68eb      	ldr	r3, [r5, #12]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d126      	bne.n	80021c8 <HAL_RCC_OscConfig+0x218>
 800217a:	6a23      	ldr	r3, [r4, #32]
 800217c:	f043 0301 	orr.w	r3, r3, #1
 8002180:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002182:	f7ff f939 	bl	80013f8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002186:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800218a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800218c:	6a23      	ldr	r3, [r4, #32]
 800218e:	079b      	lsls	r3, r3, #30
 8002190:	d53f      	bpl.n	8002212 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8002192:	2f00      	cmp	r7, #0
 8002194:	f43f af1d 	beq.w	8001fd2 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002198:	69e3      	ldr	r3, [r4, #28]
 800219a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800219e:	61e3      	str	r3, [r4, #28]
 80021a0:	e717      	b.n	8001fd2 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 80021a2:	2700      	movs	r7, #0
 80021a4:	e7e2      	b.n	800216c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021a6:	6833      	ldr	r3, [r6, #0]
 80021a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ac:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80021ae:	f7ff f923 	bl	80013f8 <HAL_GetTick>
 80021b2:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b4:	6833      	ldr	r3, [r6, #0]
 80021b6:	05da      	lsls	r2, r3, #23
 80021b8:	d4dc      	bmi.n	8002174 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ba:	f7ff f91d 	bl	80013f8 <HAL_GetTick>
 80021be:	eba0 0008 	sub.w	r0, r0, r8
 80021c2:	2864      	cmp	r0, #100	; 0x64
 80021c4:	d9f6      	bls.n	80021b4 <HAL_RCC_OscConfig+0x204>
 80021c6:	e735      	b.n	8002034 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021c8:	b9ab      	cbnz	r3, 80021f6 <HAL_RCC_OscConfig+0x246>
 80021ca:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021cc:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d0:	f023 0301 	bic.w	r3, r3, #1
 80021d4:	6223      	str	r3, [r4, #32]
 80021d6:	6a23      	ldr	r3, [r4, #32]
 80021d8:	f023 0304 	bic.w	r3, r3, #4
 80021dc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80021de:	f7ff f90b 	bl	80013f8 <HAL_GetTick>
 80021e2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021e4:	6a23      	ldr	r3, [r4, #32]
 80021e6:	0798      	lsls	r0, r3, #30
 80021e8:	d5d3      	bpl.n	8002192 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021ea:	f7ff f905 	bl	80013f8 <HAL_GetTick>
 80021ee:	1b80      	subs	r0, r0, r6
 80021f0:	4540      	cmp	r0, r8
 80021f2:	d9f7      	bls.n	80021e4 <HAL_RCC_OscConfig+0x234>
 80021f4:	e71e      	b.n	8002034 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021f6:	2b05      	cmp	r3, #5
 80021f8:	6a23      	ldr	r3, [r4, #32]
 80021fa:	d103      	bne.n	8002204 <HAL_RCC_OscConfig+0x254>
 80021fc:	f043 0304 	orr.w	r3, r3, #4
 8002200:	6223      	str	r3, [r4, #32]
 8002202:	e7ba      	b.n	800217a <HAL_RCC_OscConfig+0x1ca>
 8002204:	f023 0301 	bic.w	r3, r3, #1
 8002208:	6223      	str	r3, [r4, #32]
 800220a:	6a23      	ldr	r3, [r4, #32]
 800220c:	f023 0304 	bic.w	r3, r3, #4
 8002210:	e7b6      	b.n	8002180 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002212:	f7ff f8f1 	bl	80013f8 <HAL_GetTick>
 8002216:	eba0 0008 	sub.w	r0, r0, r8
 800221a:	42b0      	cmp	r0, r6
 800221c:	d9b6      	bls.n	800218c <HAL_RCC_OscConfig+0x1dc>
 800221e:	e709      	b.n	8002034 <HAL_RCC_OscConfig+0x84>
 8002220:	40021000 	.word	0x40021000
 8002224:	42420000 	.word	0x42420000
 8002228:	42420480 	.word	0x42420480
 800222c:	20000000 	.word	0x20000000
 8002230:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002234:	4c22      	ldr	r4, [pc, #136]	; (80022c0 <HAL_RCC_OscConfig+0x310>)
 8002236:	6863      	ldr	r3, [r4, #4]
 8002238:	f003 030c 	and.w	r3, r3, #12
 800223c:	2b08      	cmp	r3, #8
 800223e:	f43f aee2 	beq.w	8002006 <HAL_RCC_OscConfig+0x56>
 8002242:	2300      	movs	r3, #0
 8002244:	4e1f      	ldr	r6, [pc, #124]	; (80022c4 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002246:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002248:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800224a:	d12b      	bne.n	80022a4 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 800224c:	f7ff f8d4 	bl	80013f8 <HAL_GetTick>
 8002250:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002252:	6823      	ldr	r3, [r4, #0]
 8002254:	0199      	lsls	r1, r3, #6
 8002256:	d41f      	bmi.n	8002298 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002258:	6a2b      	ldr	r3, [r5, #32]
 800225a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800225e:	d105      	bne.n	800226c <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002260:	6862      	ldr	r2, [r4, #4]
 8002262:	68a9      	ldr	r1, [r5, #8]
 8002264:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002268:	430a      	orrs	r2, r1
 800226a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800226c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800226e:	6862      	ldr	r2, [r4, #4]
 8002270:	430b      	orrs	r3, r1
 8002272:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002276:	4313      	orrs	r3, r2
 8002278:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800227a:	2301      	movs	r3, #1
 800227c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800227e:	f7ff f8bb 	bl	80013f8 <HAL_GetTick>
 8002282:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002284:	6823      	ldr	r3, [r4, #0]
 8002286:	019a      	lsls	r2, r3, #6
 8002288:	f53f aea7 	bmi.w	8001fda <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800228c:	f7ff f8b4 	bl	80013f8 <HAL_GetTick>
 8002290:	1b40      	subs	r0, r0, r5
 8002292:	2802      	cmp	r0, #2
 8002294:	d9f6      	bls.n	8002284 <HAL_RCC_OscConfig+0x2d4>
 8002296:	e6cd      	b.n	8002034 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002298:	f7ff f8ae 	bl	80013f8 <HAL_GetTick>
 800229c:	1bc0      	subs	r0, r0, r7
 800229e:	2802      	cmp	r0, #2
 80022a0:	d9d7      	bls.n	8002252 <HAL_RCC_OscConfig+0x2a2>
 80022a2:	e6c7      	b.n	8002034 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80022a4:	f7ff f8a8 	bl	80013f8 <HAL_GetTick>
 80022a8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022aa:	6823      	ldr	r3, [r4, #0]
 80022ac:	019b      	lsls	r3, r3, #6
 80022ae:	f57f ae94 	bpl.w	8001fda <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022b2:	f7ff f8a1 	bl	80013f8 <HAL_GetTick>
 80022b6:	1b40      	subs	r0, r0, r5
 80022b8:	2802      	cmp	r0, #2
 80022ba:	d9f6      	bls.n	80022aa <HAL_RCC_OscConfig+0x2fa>
 80022bc:	e6ba      	b.n	8002034 <HAL_RCC_OscConfig+0x84>
 80022be:	bf00      	nop
 80022c0:	40021000 	.word	0x40021000
 80022c4:	42420060 	.word	0x42420060

080022c8 <HAL_RCC_GetSysClockFreq>:
{
 80022c8:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80022ca:	4b1a      	ldr	r3, [pc, #104]	; (8002334 <HAL_RCC_GetSysClockFreq+0x6c>)
{
 80022cc:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80022ce:	ac02      	add	r4, sp, #8
 80022d0:	f103 0510 	add.w	r5, r3, #16
 80022d4:	4622      	mov	r2, r4
 80022d6:	6818      	ldr	r0, [r3, #0]
 80022d8:	6859      	ldr	r1, [r3, #4]
 80022da:	3308      	adds	r3, #8
 80022dc:	c203      	stmia	r2!, {r0, r1}
 80022de:	42ab      	cmp	r3, r5
 80022e0:	4614      	mov	r4, r2
 80022e2:	d1f7      	bne.n	80022d4 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80022e4:	2301      	movs	r3, #1
 80022e6:	f88d 3004 	strb.w	r3, [sp, #4]
 80022ea:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80022ec:	4912      	ldr	r1, [pc, #72]	; (8002338 <HAL_RCC_GetSysClockFreq+0x70>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80022ee:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80022f2:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80022f4:	f003 020c 	and.w	r2, r3, #12
 80022f8:	2a08      	cmp	r2, #8
 80022fa:	d118      	bne.n	800232e <HAL_RCC_GetSysClockFreq+0x66>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022fc:	f3c3 4283 	ubfx	r2, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002300:	03db      	lsls	r3, r3, #15
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002302:	bf48      	it	mi
 8002304:	684b      	ldrmi	r3, [r1, #4]
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002306:	a806      	add	r0, sp, #24
 8002308:	4402      	add	r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800230a:	bf48      	it	mi
 800230c:	f3c3 4340 	ubfxmi	r3, r3, #17, #1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002310:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002314:	bf41      	itttt	mi
 8002316:	aa06      	addmi	r2, sp, #24
 8002318:	189b      	addmi	r3, r3, r2
 800231a:	f813 2c14 	ldrbmi.w	r2, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 800231e:	4b07      	ldrmi	r3, [pc, #28]	; (800233c <HAL_RCC_GetSysClockFreq+0x74>)
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002320:	bf54      	ite	pl
 8002322:	4b07      	ldrpl	r3, [pc, #28]	; (8002340 <HAL_RCC_GetSysClockFreq+0x78>)
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8002324:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002328:	4358      	muls	r0, r3
}
 800232a:	b007      	add	sp, #28
 800232c:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 800232e:	4803      	ldr	r0, [pc, #12]	; (800233c <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8002330:	e7fb      	b.n	800232a <HAL_RCC_GetSysClockFreq+0x62>
 8002332:	bf00      	nop
 8002334:	08003170 	.word	0x08003170
 8002338:	40021000 	.word	0x40021000
 800233c:	007a1200 	.word	0x007a1200
 8002340:	003d0900 	.word	0x003d0900

08002344 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002344:	4a4d      	ldr	r2, [pc, #308]	; (800247c <HAL_RCC_ClockConfig+0x138>)
{
 8002346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800234a:	6813      	ldr	r3, [r2, #0]
{
 800234c:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	428b      	cmp	r3, r1
{
 8002354:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002356:	d328      	bcc.n	80023aa <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002358:	682a      	ldr	r2, [r5, #0]
 800235a:	0791      	lsls	r1, r2, #30
 800235c:	d432      	bmi.n	80023c4 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800235e:	07d2      	lsls	r2, r2, #31
 8002360:	d438      	bmi.n	80023d4 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002362:	4a46      	ldr	r2, [pc, #280]	; (800247c <HAL_RCC_ClockConfig+0x138>)
 8002364:	6813      	ldr	r3, [r2, #0]
 8002366:	f003 0307 	and.w	r3, r3, #7
 800236a:	429e      	cmp	r6, r3
 800236c:	d373      	bcc.n	8002456 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800236e:	682a      	ldr	r2, [r5, #0]
 8002370:	4c43      	ldr	r4, [pc, #268]	; (8002480 <HAL_RCC_ClockConfig+0x13c>)
 8002372:	f012 0f04 	tst.w	r2, #4
 8002376:	d179      	bne.n	800246c <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002378:	0713      	lsls	r3, r2, #28
 800237a:	d506      	bpl.n	800238a <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800237c:	6863      	ldr	r3, [r4, #4]
 800237e:	692a      	ldr	r2, [r5, #16]
 8002380:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002384:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002388:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800238a:	f7ff ff9d 	bl	80022c8 <HAL_RCC_GetSysClockFreq>
 800238e:	6863      	ldr	r3, [r4, #4]
 8002390:	4a3c      	ldr	r2, [pc, #240]	; (8002484 <HAL_RCC_ClockConfig+0x140>)
 8002392:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002396:	5cd3      	ldrb	r3, [r2, r3]
 8002398:	40d8      	lsrs	r0, r3
 800239a:	4b3b      	ldr	r3, [pc, #236]	; (8002488 <HAL_RCC_ClockConfig+0x144>)
 800239c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800239e:	2000      	movs	r0, #0
 80023a0:	f7fe fffc 	bl	800139c <HAL_InitTick>
  return HAL_OK;
 80023a4:	2000      	movs	r0, #0
}
 80023a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023aa:	6813      	ldr	r3, [r2, #0]
 80023ac:	f023 0307 	bic.w	r3, r3, #7
 80023b0:	430b      	orrs	r3, r1
 80023b2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80023b4:	6813      	ldr	r3, [r2, #0]
 80023b6:	f003 0307 	and.w	r3, r3, #7
 80023ba:	4299      	cmp	r1, r3
 80023bc:	d0cc      	beq.n	8002358 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80023be:	2001      	movs	r0, #1
 80023c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023c4:	492e      	ldr	r1, [pc, #184]	; (8002480 <HAL_RCC_ClockConfig+0x13c>)
 80023c6:	68a8      	ldr	r0, [r5, #8]
 80023c8:	684b      	ldr	r3, [r1, #4]
 80023ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023ce:	4303      	orrs	r3, r0
 80023d0:	604b      	str	r3, [r1, #4]
 80023d2:	e7c4      	b.n	800235e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023d4:	686a      	ldr	r2, [r5, #4]
 80023d6:	4c2a      	ldr	r4, [pc, #168]	; (8002480 <HAL_RCC_ClockConfig+0x13c>)
 80023d8:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023da:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023dc:	d11c      	bne.n	8002418 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023de:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e2:	d0ec      	beq.n	80023be <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023e4:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023e6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023ea:	f023 0303 	bic.w	r3, r3, #3
 80023ee:	4313      	orrs	r3, r2
 80023f0:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80023f2:	f7ff f801 	bl	80013f8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023f6:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80023f8:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d114      	bne.n	8002428 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80023fe:	6863      	ldr	r3, [r4, #4]
 8002400:	f003 030c 	and.w	r3, r3, #12
 8002404:	2b04      	cmp	r3, #4
 8002406:	d0ac      	beq.n	8002362 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002408:	f7fe fff6 	bl	80013f8 <HAL_GetTick>
 800240c:	1bc0      	subs	r0, r0, r7
 800240e:	4540      	cmp	r0, r8
 8002410:	d9f5      	bls.n	80023fe <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8002412:	2003      	movs	r0, #3
 8002414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002418:	2a02      	cmp	r2, #2
 800241a:	d102      	bne.n	8002422 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800241c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002420:	e7df      	b.n	80023e2 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002422:	f013 0f02 	tst.w	r3, #2
 8002426:	e7dc      	b.n	80023e2 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002428:	2b02      	cmp	r3, #2
 800242a:	d10f      	bne.n	800244c <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800242c:	6863      	ldr	r3, [r4, #4]
 800242e:	f003 030c 	and.w	r3, r3, #12
 8002432:	2b08      	cmp	r3, #8
 8002434:	d095      	beq.n	8002362 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002436:	f7fe ffdf 	bl	80013f8 <HAL_GetTick>
 800243a:	1bc0      	subs	r0, r0, r7
 800243c:	4540      	cmp	r0, r8
 800243e:	d9f5      	bls.n	800242c <HAL_RCC_ClockConfig+0xe8>
 8002440:	e7e7      	b.n	8002412 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002442:	f7fe ffd9 	bl	80013f8 <HAL_GetTick>
 8002446:	1bc0      	subs	r0, r0, r7
 8002448:	4540      	cmp	r0, r8
 800244a:	d8e2      	bhi.n	8002412 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800244c:	6863      	ldr	r3, [r4, #4]
 800244e:	f013 0f0c 	tst.w	r3, #12
 8002452:	d1f6      	bne.n	8002442 <HAL_RCC_ClockConfig+0xfe>
 8002454:	e785      	b.n	8002362 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002456:	6813      	ldr	r3, [r2, #0]
 8002458:	f023 0307 	bic.w	r3, r3, #7
 800245c:	4333      	orrs	r3, r6
 800245e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002460:	6813      	ldr	r3, [r2, #0]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	429e      	cmp	r6, r3
 8002468:	d1a9      	bne.n	80023be <HAL_RCC_ClockConfig+0x7a>
 800246a:	e780      	b.n	800236e <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800246c:	6863      	ldr	r3, [r4, #4]
 800246e:	68e9      	ldr	r1, [r5, #12]
 8002470:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002474:	430b      	orrs	r3, r1
 8002476:	6063      	str	r3, [r4, #4]
 8002478:	e77e      	b.n	8002378 <HAL_RCC_ClockConfig+0x34>
 800247a:	bf00      	nop
 800247c:	40022000 	.word	0x40022000
 8002480:	40021000 	.word	0x40021000
 8002484:	080031bb 	.word	0x080031bb
 8002488:	20000000 	.word	0x20000000

0800248c <HAL_RCC_GetHCLKFreq>:
}
 800248c:	4b01      	ldr	r3, [pc, #4]	; (8002494 <HAL_RCC_GetHCLKFreq+0x8>)
 800248e:	6818      	ldr	r0, [r3, #0]
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	20000000 	.word	0x20000000

08002498 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002498:	4b04      	ldr	r3, [pc, #16]	; (80024ac <HAL_RCC_GetPCLK1Freq+0x14>)
 800249a:	4a05      	ldr	r2, [pc, #20]	; (80024b0 <HAL_RCC_GetPCLK1Freq+0x18>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80024a2:	5cd3      	ldrb	r3, [r2, r3]
 80024a4:	4a03      	ldr	r2, [pc, #12]	; (80024b4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80024a6:	6810      	ldr	r0, [r2, #0]
}    
 80024a8:	40d8      	lsrs	r0, r3
 80024aa:	4770      	bx	lr
 80024ac:	40021000 	.word	0x40021000
 80024b0:	080031cb 	.word	0x080031cb
 80024b4:	20000000 	.word	0x20000000

080024b8 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024b8:	4b04      	ldr	r3, [pc, #16]	; (80024cc <HAL_RCC_GetPCLK2Freq+0x14>)
 80024ba:	4a05      	ldr	r2, [pc, #20]	; (80024d0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80024c2:	5cd3      	ldrb	r3, [r2, r3]
 80024c4:	4a03      	ldr	r2, [pc, #12]	; (80024d4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80024c6:	6810      	ldr	r0, [r2, #0]
} 
 80024c8:	40d8      	lsrs	r0, r3
 80024ca:	4770      	bx	lr
 80024cc:	40021000 	.word	0x40021000
 80024d0:	080031cb 	.word	0x080031cb
 80024d4:	20000000 	.word	0x20000000

080024d8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80024d8:	6803      	ldr	r3, [r0, #0]
{
 80024da:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80024de:	07d9      	lsls	r1, r3, #31
{
 80024e0:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80024e2:	d520      	bpl.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024e4:	4c35      	ldr	r4, [pc, #212]	; (80025bc <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80024e6:	69e3      	ldr	r3, [r4, #28]
 80024e8:	00da      	lsls	r2, r3, #3
 80024ea:	d432      	bmi.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80024ec:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80024ee:	69e3      	ldr	r3, [r4, #28]
 80024f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024f4:	61e3      	str	r3, [r4, #28]
 80024f6:	69e3      	ldr	r3, [r4, #28]
 80024f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024fc:	9301      	str	r3, [sp, #4]
 80024fe:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002500:	4e2f      	ldr	r6, [pc, #188]	; (80025c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002502:	6833      	ldr	r3, [r6, #0]
 8002504:	05db      	lsls	r3, r3, #23
 8002506:	d526      	bpl.n	8002556 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002508:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800250a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800250e:	d136      	bne.n	800257e <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002510:	6a23      	ldr	r3, [r4, #32]
 8002512:	686a      	ldr	r2, [r5, #4]
 8002514:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002518:	4313      	orrs	r3, r2
 800251a:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800251c:	b11f      	cbz	r7, 8002526 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800251e:	69e3      	ldr	r3, [r4, #28]
 8002520:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002524:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002526:	6828      	ldr	r0, [r5, #0]
 8002528:	0783      	lsls	r3, r0, #30
 800252a:	d506      	bpl.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800252c:	4a23      	ldr	r2, [pc, #140]	; (80025bc <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800252e:	68a9      	ldr	r1, [r5, #8]
 8002530:	6853      	ldr	r3, [r2, #4]
 8002532:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002536:	430b      	orrs	r3, r1
 8002538:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800253a:	f010 0010 	ands.w	r0, r0, #16
 800253e:	d01b      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002540:	4a1e      	ldr	r2, [pc, #120]	; (80025bc <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002542:	68e9      	ldr	r1, [r5, #12]
 8002544:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002546:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002548:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800254c:	430b      	orrs	r3, r1
 800254e:	6053      	str	r3, [r2, #4]
 8002550:	e012      	b.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8002552:	2700      	movs	r7, #0
 8002554:	e7d4      	b.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002556:	6833      	ldr	r3, [r6, #0]
 8002558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800255c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800255e:	f7fe ff4b 	bl	80013f8 <HAL_GetTick>
 8002562:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002564:	6833      	ldr	r3, [r6, #0]
 8002566:	05d8      	lsls	r0, r3, #23
 8002568:	d4ce      	bmi.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800256a:	f7fe ff45 	bl	80013f8 <HAL_GetTick>
 800256e:	eba0 0008 	sub.w	r0, r0, r8
 8002572:	2864      	cmp	r0, #100	; 0x64
 8002574:	d9f6      	bls.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8002576:	2003      	movs	r0, #3
}
 8002578:	b002      	add	sp, #8
 800257a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800257e:	686a      	ldr	r2, [r5, #4]
 8002580:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002584:	4293      	cmp	r3, r2
 8002586:	d0c3      	beq.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002588:	2001      	movs	r0, #1
 800258a:	4a0e      	ldr	r2, [pc, #56]	; (80025c4 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800258c:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800258e:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002590:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002592:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002596:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8002598:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800259a:	07d9      	lsls	r1, r3, #31
 800259c:	d5b8      	bpl.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800259e:	f7fe ff2b 	bl	80013f8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025a2:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80025a6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a8:	6a23      	ldr	r3, [r4, #32]
 80025aa:	079a      	lsls	r2, r3, #30
 80025ac:	d4b0      	bmi.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ae:	f7fe ff23 	bl	80013f8 <HAL_GetTick>
 80025b2:	1b80      	subs	r0, r0, r6
 80025b4:	4540      	cmp	r0, r8
 80025b6:	d9f7      	bls.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80025b8:	e7dd      	b.n	8002576 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80025ba:	bf00      	nop
 80025bc:	40021000 	.word	0x40021000
 80025c0:	40007000 	.word	0x40007000
 80025c4:	42420440 	.word	0x42420440

080025c8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025c8:	6a03      	ldr	r3, [r0, #32]
{
 80025ca:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025cc:	f023 0301 	bic.w	r3, r3, #1
 80025d0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025d2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025d4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025d6:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025d8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80025da:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80025de:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80025e0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80025e2:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80025e6:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80025e8:	4d0a      	ldr	r5, [pc, #40]	; (8002614 <TIM_OC1_SetConfig+0x4c>)
 80025ea:	42a8      	cmp	r0, r5
 80025ec:	d10b      	bne.n	8002606 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80025ee:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80025f0:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80025f4:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80025f6:	698e      	ldr	r6, [r1, #24]
 80025f8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80025fa:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80025fe:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8002600:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002604:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002606:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002608:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800260a:	684a      	ldr	r2, [r1, #4]
 800260c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800260e:	6203      	str	r3, [r0, #32]
 8002610:	bd70      	pop	{r4, r5, r6, pc}
 8002612:	bf00      	nop
 8002614:	40012c00 	.word	0x40012c00

08002618 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002618:	6a03      	ldr	r3, [r0, #32]
{
 800261a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800261c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002620:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002622:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002624:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002626:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002628:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800262a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800262e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002630:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8002632:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002636:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800263a:	4d0b      	ldr	r5, [pc, #44]	; (8002668 <TIM_OC3_SetConfig+0x50>)
 800263c:	42a8      	cmp	r0, r5
 800263e:	d10d      	bne.n	800265c <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002640:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002642:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002646:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800264a:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800264c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800264e:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002652:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8002654:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002658:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800265c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800265e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002660:	684a      	ldr	r2, [r1, #4]
 8002662:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002664:	6203      	str	r3, [r0, #32]
 8002666:	bd70      	pop	{r4, r5, r6, pc}
 8002668:	40012c00 	.word	0x40012c00

0800266c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800266c:	6a03      	ldr	r3, [r0, #32]
{
 800266e:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002670:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002674:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002676:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002678:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800267a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800267c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800267e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002682:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002686:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002688:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800268c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002690:	4d06      	ldr	r5, [pc, #24]	; (80026ac <TIM_OC4_SetConfig+0x40>)
 8002692:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002694:	bf02      	ittt	eq
 8002696:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002698:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800269c:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026a0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80026a2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80026a4:	684a      	ldr	r2, [r1, #4]
 80026a6:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026a8:	6203      	str	r3, [r0, #32]
 80026aa:	bd30      	pop	{r4, r5, pc}
 80026ac:	40012c00 	.word	0x40012c00

080026b0 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026b0:	6803      	ldr	r3, [r0, #0]
}
 80026b2:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	f042 0201 	orr.w	r2, r2, #1
 80026ba:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	f042 0201 	orr.w	r2, r2, #1
 80026c2:	601a      	str	r2, [r3, #0]
}
 80026c4:	4770      	bx	lr

080026c6 <HAL_TIM_PWM_MspInit>:
 80026c6:	4770      	bx	lr

080026c8 <HAL_TIM_Encoder_Start>:
{
 80026c8:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 80026ca:	b189      	cbz	r1, 80026f0 <HAL_TIM_Encoder_Start+0x28>
 80026cc:	2904      	cmp	r1, #4
 80026ce:	d007      	beq.n	80026e0 <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80026d0:	6a1a      	ldr	r2, [r3, #32]
 80026d2:	f022 0201 	bic.w	r2, r2, #1
 80026d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80026d8:	6a1a      	ldr	r2, [r3, #32]
 80026da:	f042 0201 	orr.w	r2, r2, #1
 80026de:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 80026e0:	6a1a      	ldr	r2, [r3, #32]
 80026e2:	f022 0210 	bic.w	r2, r2, #16
 80026e6:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80026e8:	6a1a      	ldr	r2, [r3, #32]
 80026ea:	f042 0210 	orr.w	r2, r2, #16
 80026ee:	e006      	b.n	80026fe <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 80026f0:	6a1a      	ldr	r2, [r3, #32]
 80026f2:	f022 0201 	bic.w	r2, r2, #1
 80026f6:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80026f8:	6a1a      	ldr	r2, [r3, #32]
 80026fa:	f042 0201 	orr.w	r2, r2, #1
 80026fe:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8002700:	681a      	ldr	r2, [r3, #0]
}
 8002702:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8002704:	f042 0201 	orr.w	r2, r2, #1
 8002708:	601a      	str	r2, [r3, #0]
}
 800270a:	4770      	bx	lr

0800270c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800270c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002710:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002712:	2b01      	cmp	r3, #1
 8002714:	f04f 0302 	mov.w	r3, #2
 8002718:	d01c      	beq.n	8002754 <HAL_TIM_ConfigClockSource+0x48>
 800271a:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800271c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002720:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002722:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002726:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002728:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800272c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002730:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8002732:	680a      	ldr	r2, [r1, #0]
 8002734:	2a40      	cmp	r2, #64	; 0x40
 8002736:	d079      	beq.n	800282c <HAL_TIM_ConfigClockSource+0x120>
 8002738:	d819      	bhi.n	800276e <HAL_TIM_ConfigClockSource+0x62>
 800273a:	2a10      	cmp	r2, #16
 800273c:	f000 8093 	beq.w	8002866 <HAL_TIM_ConfigClockSource+0x15a>
 8002740:	d80a      	bhi.n	8002758 <HAL_TIM_ConfigClockSource+0x4c>
 8002742:	2a00      	cmp	r2, #0
 8002744:	f000 8089 	beq.w	800285a <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8002748:	2301      	movs	r3, #1
 800274a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800274e:	2300      	movs	r3, #0
 8002750:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002754:	4618      	mov	r0, r3
}
 8002756:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002758:	2a20      	cmp	r2, #32
 800275a:	f000 808a 	beq.w	8002872 <HAL_TIM_ConfigClockSource+0x166>
 800275e:	2a30      	cmp	r2, #48	; 0x30
 8002760:	d1f2      	bne.n	8002748 <HAL_TIM_ConfigClockSource+0x3c>
   tmpsmcr = TIMx->SMCR;
 8002762:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002764:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002768:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800276c:	e036      	b.n	80027dc <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800276e:	2a70      	cmp	r2, #112	; 0x70
 8002770:	d036      	beq.n	80027e0 <HAL_TIM_ConfigClockSource+0xd4>
 8002772:	d81b      	bhi.n	80027ac <HAL_TIM_ConfigClockSource+0xa0>
 8002774:	2a50      	cmp	r2, #80	; 0x50
 8002776:	d042      	beq.n	80027fe <HAL_TIM_ConfigClockSource+0xf2>
 8002778:	2a60      	cmp	r2, #96	; 0x60
 800277a:	d1e5      	bne.n	8002748 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800277c:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800277e:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002780:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002784:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002786:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002788:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800278a:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800278c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002790:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002794:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002798:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800279c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800279e:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80027a0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80027a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80027a6:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80027aa:	e017      	b.n	80027dc <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80027ac:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80027b0:	d011      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0xca>
 80027b2:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80027b6:	d1c7      	bne.n	8002748 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027b8:	688a      	ldr	r2, [r1, #8]
 80027ba:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80027bc:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027be:	68c9      	ldr	r1, [r1, #12]
 80027c0:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027c2:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027c6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80027ca:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80027cc:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80027d4:	e002      	b.n	80027dc <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 80027dc:	609a      	str	r2, [r3, #8]
 80027de:	e7b3      	b.n	8002748 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027e0:	688a      	ldr	r2, [r1, #8]
 80027e2:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80027e4:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027e6:	68c9      	ldr	r1, [r1, #12]
 80027e8:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027ea:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80027f2:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 80027f4:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 80027f6:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80027f8:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 80027fc:	e7ee      	b.n	80027dc <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027fe:	684c      	ldr	r4, [r1, #4]
 8002800:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002802:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002804:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002806:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800280a:	f025 0501 	bic.w	r5, r5, #1
 800280e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002810:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002812:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002814:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002818:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800281c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800281e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002820:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002822:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002826:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800282a:	e7d7      	b.n	80027dc <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800282c:	684c      	ldr	r4, [r1, #4]
 800282e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002830:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002832:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002834:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002838:	f025 0501 	bic.w	r5, r5, #1
 800283c:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800283e:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002840:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002842:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002846:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800284a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800284c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800284e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002850:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002854:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002858:	e7c0      	b.n	80027dc <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 800285a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800285c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002860:	f042 0207 	orr.w	r2, r2, #7
 8002864:	e7ba      	b.n	80027dc <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002866:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002868:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800286c:	f042 0217 	orr.w	r2, r2, #23
 8002870:	e7b4      	b.n	80027dc <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002872:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002874:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002878:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 800287c:	e7ae      	b.n	80027dc <HAL_TIM_ConfigClockSource+0xd0>

0800287e <HAL_TIM_OC_DelayElapsedCallback>:
 800287e:	4770      	bx	lr

08002880 <HAL_TIM_IC_CaptureCallback>:
 8002880:	4770      	bx	lr

08002882 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002882:	4770      	bx	lr

08002884 <HAL_TIM_TriggerCallback>:
 8002884:	4770      	bx	lr

08002886 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002886:	6803      	ldr	r3, [r0, #0]
{
 8002888:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800288a:	691a      	ldr	r2, [r3, #16]
{
 800288c:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800288e:	0791      	lsls	r1, r2, #30
 8002890:	d50e      	bpl.n	80028b0 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002892:	68da      	ldr	r2, [r3, #12]
 8002894:	0792      	lsls	r2, r2, #30
 8002896:	d50b      	bpl.n	80028b0 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002898:	f06f 0202 	mvn.w	r2, #2
 800289c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800289e:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028a0:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028a2:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028a4:	079b      	lsls	r3, r3, #30
 80028a6:	d077      	beq.n	8002998 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 80028a8:	f7ff ffea 	bl	8002880 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ac:	2300      	movs	r3, #0
 80028ae:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80028b0:	6823      	ldr	r3, [r4, #0]
 80028b2:	691a      	ldr	r2, [r3, #16]
 80028b4:	0750      	lsls	r0, r2, #29
 80028b6:	d510      	bpl.n	80028da <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80028b8:	68da      	ldr	r2, [r3, #12]
 80028ba:	0751      	lsls	r1, r2, #29
 80028bc:	d50d      	bpl.n	80028da <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80028be:	f06f 0204 	mvn.w	r2, #4
 80028c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028c4:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028c6:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028c8:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028ca:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80028ce:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028d0:	d068      	beq.n	80029a4 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 80028d2:	f7ff ffd5 	bl	8002880 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028d6:	2300      	movs	r3, #0
 80028d8:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80028da:	6823      	ldr	r3, [r4, #0]
 80028dc:	691a      	ldr	r2, [r3, #16]
 80028de:	0712      	lsls	r2, r2, #28
 80028e0:	d50f      	bpl.n	8002902 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80028e2:	68da      	ldr	r2, [r3, #12]
 80028e4:	0710      	lsls	r0, r2, #28
 80028e6:	d50c      	bpl.n	8002902 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80028e8:	f06f 0208 	mvn.w	r2, #8
 80028ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028ee:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028f0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028f2:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028f4:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80028f6:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028f8:	d05a      	beq.n	80029b0 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80028fa:	f7ff ffc1 	bl	8002880 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028fe:	2300      	movs	r3, #0
 8002900:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002902:	6823      	ldr	r3, [r4, #0]
 8002904:	691a      	ldr	r2, [r3, #16]
 8002906:	06d2      	lsls	r2, r2, #27
 8002908:	d510      	bpl.n	800292c <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	06d0      	lsls	r0, r2, #27
 800290e:	d50d      	bpl.n	800292c <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002910:	f06f 0210 	mvn.w	r2, #16
 8002914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002916:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002918:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800291a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800291c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002920:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002922:	d04b      	beq.n	80029bc <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002924:	f7ff ffac 	bl	8002880 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002928:	2300      	movs	r3, #0
 800292a:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800292c:	6823      	ldr	r3, [r4, #0]
 800292e:	691a      	ldr	r2, [r3, #16]
 8002930:	07d1      	lsls	r1, r2, #31
 8002932:	d508      	bpl.n	8002946 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002934:	68da      	ldr	r2, [r3, #12]
 8002936:	07d2      	lsls	r2, r2, #31
 8002938:	d505      	bpl.n	8002946 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800293a:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800293e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002940:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002942:	f7fe fa71 	bl	8000e28 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002946:	6823      	ldr	r3, [r4, #0]
 8002948:	691a      	ldr	r2, [r3, #16]
 800294a:	0610      	lsls	r0, r2, #24
 800294c:	d508      	bpl.n	8002960 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800294e:	68da      	ldr	r2, [r3, #12]
 8002950:	0611      	lsls	r1, r2, #24
 8002952:	d505      	bpl.n	8002960 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002954:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002958:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800295a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800295c:	f000 f9ed 	bl	8002d3a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002960:	6823      	ldr	r3, [r4, #0]
 8002962:	691a      	ldr	r2, [r3, #16]
 8002964:	0652      	lsls	r2, r2, #25
 8002966:	d508      	bpl.n	800297a <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002968:	68da      	ldr	r2, [r3, #12]
 800296a:	0650      	lsls	r0, r2, #25
 800296c:	d505      	bpl.n	800297a <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800296e:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8002972:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002974:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002976:	f7ff ff85 	bl	8002884 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800297a:	6823      	ldr	r3, [r4, #0]
 800297c:	691a      	ldr	r2, [r3, #16]
 800297e:	0691      	lsls	r1, r2, #26
 8002980:	d522      	bpl.n	80029c8 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002982:	68da      	ldr	r2, [r3, #12]
 8002984:	0692      	lsls	r2, r2, #26
 8002986:	d51f      	bpl.n	80029c8 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002988:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800298c:	4620      	mov	r0, r4
}
 800298e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002992:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002994:	f000 b9d0 	b.w	8002d38 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002998:	f7ff ff71 	bl	800287e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800299c:	4620      	mov	r0, r4
 800299e:	f7ff ff70 	bl	8002882 <HAL_TIM_PWM_PulseFinishedCallback>
 80029a2:	e783      	b.n	80028ac <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029a4:	f7ff ff6b 	bl	800287e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a8:	4620      	mov	r0, r4
 80029aa:	f7ff ff6a 	bl	8002882 <HAL_TIM_PWM_PulseFinishedCallback>
 80029ae:	e792      	b.n	80028d6 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029b0:	f7ff ff65 	bl	800287e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029b4:	4620      	mov	r0, r4
 80029b6:	f7ff ff64 	bl	8002882 <HAL_TIM_PWM_PulseFinishedCallback>
 80029ba:	e7a0      	b.n	80028fe <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029bc:	f7ff ff5f 	bl	800287e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029c0:	4620      	mov	r0, r4
 80029c2:	f7ff ff5e 	bl	8002882 <HAL_TIM_PWM_PulseFinishedCallback>
 80029c6:	e7af      	b.n	8002928 <HAL_TIM_IRQHandler+0xa2>
 80029c8:	bd10      	pop	{r4, pc}
	...

080029cc <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029cc:	4a1a      	ldr	r2, [pc, #104]	; (8002a38 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80029ce:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029d0:	4290      	cmp	r0, r2
 80029d2:	d00a      	beq.n	80029ea <TIM_Base_SetConfig+0x1e>
 80029d4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80029d8:	d007      	beq.n	80029ea <TIM_Base_SetConfig+0x1e>
 80029da:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80029de:	4290      	cmp	r0, r2
 80029e0:	d003      	beq.n	80029ea <TIM_Base_SetConfig+0x1e>
 80029e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029e6:	4290      	cmp	r0, r2
 80029e8:	d115      	bne.n	8002a16 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80029ea:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80029f0:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029f2:	4a11      	ldr	r2, [pc, #68]	; (8002a38 <TIM_Base_SetConfig+0x6c>)
 80029f4:	4290      	cmp	r0, r2
 80029f6:	d00a      	beq.n	8002a0e <TIM_Base_SetConfig+0x42>
 80029f8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80029fc:	d007      	beq.n	8002a0e <TIM_Base_SetConfig+0x42>
 80029fe:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002a02:	4290      	cmp	r0, r2
 8002a04:	d003      	beq.n	8002a0e <TIM_Base_SetConfig+0x42>
 8002a06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002a0a:	4290      	cmp	r0, r2
 8002a0c:	d103      	bne.n	8002a16 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a0e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a14:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002a16:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8002a18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002a1c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002a1e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a20:	688b      	ldr	r3, [r1, #8]
 8002a22:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002a24:	680b      	ldr	r3, [r1, #0]
 8002a26:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a28:	4b03      	ldr	r3, [pc, #12]	; (8002a38 <TIM_Base_SetConfig+0x6c>)
 8002a2a:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8002a2c:	bf04      	itt	eq
 8002a2e:	690b      	ldreq	r3, [r1, #16]
 8002a30:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002a32:	2301      	movs	r3, #1
 8002a34:	6143      	str	r3, [r0, #20]
 8002a36:	4770      	bx	lr
 8002a38:	40012c00 	.word	0x40012c00

08002a3c <HAL_TIM_Base_Init>:
{
 8002a3c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002a3e:	4604      	mov	r4, r0
 8002a40:	b1a0      	cbz	r0, 8002a6c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002a42:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002a46:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002a4a:	b91b      	cbnz	r3, 8002a54 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002a4c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002a50:	f7fe fb40 	bl	80010d4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002a54:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a56:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002a58:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a5c:	1d21      	adds	r1, r4, #4
 8002a5e:	f7ff ffb5 	bl	80029cc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002a62:	2301      	movs	r3, #1
  return HAL_OK;
 8002a64:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002a66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002a6a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002a6c:	2001      	movs	r0, #1
}
 8002a6e:	bd10      	pop	{r4, pc}

08002a70 <HAL_TIM_PWM_Init>:
{
 8002a70:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002a72:	4604      	mov	r4, r0
 8002a74:	b1a0      	cbz	r0, 8002aa0 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002a76:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002a7a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002a7e:	b91b      	cbnz	r3, 8002a88 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002a80:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002a84:	f7ff fe1f 	bl	80026c6 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002a88:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a8a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002a8c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a90:	1d21      	adds	r1, r4, #4
 8002a92:	f7ff ff9b 	bl	80029cc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002a96:	2301      	movs	r3, #1
  return HAL_OK;
 8002a98:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002a9a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002a9e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002aa0:	2001      	movs	r0, #1
}
 8002aa2:	bd10      	pop	{r4, pc}

08002aa4 <HAL_TIM_Encoder_Init>:
{
 8002aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aa6:	460c      	mov	r4, r1
  if(htim == NULL)
 8002aa8:	4605      	mov	r5, r0
 8002aaa:	2800      	cmp	r0, #0
 8002aac:	d041      	beq.n	8002b32 <HAL_TIM_Encoder_Init+0x8e>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002aae:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002ab2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002ab6:	b91b      	cbnz	r3, 8002ac0 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8002ab8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8002abc:	f7fe fb26 	bl	800110c <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002ac0:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;
 8002ac2:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002ac4:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;
 8002ac8:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002acc:	6883      	ldr	r3, [r0, #8]
 8002ace:	f023 0307 	bic.w	r3, r3, #7
 8002ad2:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ad4:	f7ff ff7a 	bl	80029cc <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8002ad8:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8002ada:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8002adc:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8002ade:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002ae0:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= sConfig->EncoderMode;
 8002ae2:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002ae4:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002ae6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002aea:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002aee:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8002af2:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002af4:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002af8:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002afa:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002afc:	011b      	lsls	r3, r3, #4
 8002afe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002b02:	68e1      	ldr	r1, [r4, #12]
  tmpccer = htim->Instance->CCER;
 8002b04:	6a07      	ldr	r7, [r0, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002b06:	430b      	orrs	r3, r1
 8002b08:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002b0a:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002b0e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8002b12:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002b14:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002b16:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002b1a:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8002b1c:	6086      	str	r6, [r0, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8002b1e:	6183      	str	r3, [r0, #24]
  htim->State= HAL_TIM_STATE_READY;
 8002b20:	2301      	movs	r3, #1
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002b22:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
 8002b26:	4317      	orrs	r7, r2
  htim->Instance->CCER = tmpccer;
 8002b28:	6207      	str	r7, [r0, #32]
  htim->State= HAL_TIM_STATE_READY;
 8002b2a:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 8002b2e:	2000      	movs	r0, #0
 8002b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002b32:	2001      	movs	r0, #1
}
 8002b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002b38 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b38:	6a03      	ldr	r3, [r0, #32]
{
 8002b3a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b3c:	f023 0310 	bic.w	r3, r3, #16
 8002b40:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002b42:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002b44:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002b46:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b48:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b4a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b4e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b52:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002b54:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b58:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b5c:	4d0b      	ldr	r5, [pc, #44]	; (8002b8c <TIM_OC2_SetConfig+0x54>)
 8002b5e:	42a8      	cmp	r0, r5
 8002b60:	d10d      	bne.n	8002b7e <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b62:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b68:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002b6c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002b6e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b70:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002b74:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002b7a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002b7e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002b80:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002b82:	684a      	ldr	r2, [r1, #4]
 8002b84:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002b86:	6203      	str	r3, [r0, #32]
 8002b88:	bd70      	pop	{r4, r5, r6, pc}
 8002b8a:	bf00      	nop
 8002b8c:	40012c00 	.word	0x40012c00

08002b90 <HAL_TIM_PWM_ConfigChannel>:
{
 8002b90:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002b92:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002b96:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	f04f 0002 	mov.w	r0, #2
 8002b9e:	d025      	beq.n	8002bec <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002ba0:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002ba2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002ba6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8002baa:	2a0c      	cmp	r2, #12
 8002bac:	d818      	bhi.n	8002be0 <HAL_TIM_PWM_ConfigChannel+0x50>
 8002bae:	e8df f002 	tbb	[pc, r2]
 8002bb2:	1707      	.short	0x1707
 8002bb4:	171e1717 	.word	0x171e1717
 8002bb8:	172f1717 	.word	0x172f1717
 8002bbc:	1717      	.short	0x1717
 8002bbe:	40          	.byte	0x40
 8002bbf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002bc0:	6820      	ldr	r0, [r4, #0]
 8002bc2:	f7ff fd01 	bl	80025c8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002bc6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bc8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002bca:	699a      	ldr	r2, [r3, #24]
 8002bcc:	f042 0208 	orr.w	r2, r2, #8
 8002bd0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002bd2:	699a      	ldr	r2, [r3, #24]
 8002bd4:	f022 0204 	bic.w	r2, r2, #4
 8002bd8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bda:	699a      	ldr	r2, [r3, #24]
 8002bdc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002bde:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002be0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002be2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002be4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002be8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002bec:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002bee:	6820      	ldr	r0, [r4, #0]
 8002bf0:	f7ff ffa2 	bl	8002b38 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002bf4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002bf6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002bf8:	699a      	ldr	r2, [r3, #24]
 8002bfa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c00:	699a      	ldr	r2, [r3, #24]
 8002c02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002c08:	699a      	ldr	r2, [r3, #24]
 8002c0a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c0e:	e7e6      	b.n	8002bde <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c10:	6820      	ldr	r0, [r4, #0]
 8002c12:	f7ff fd01 	bl	8002618 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c16:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c18:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c1a:	69da      	ldr	r2, [r3, #28]
 8002c1c:	f042 0208 	orr.w	r2, r2, #8
 8002c20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c22:	69da      	ldr	r2, [r3, #28]
 8002c24:	f022 0204 	bic.w	r2, r2, #4
 8002c28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c2a:	69da      	ldr	r2, [r3, #28]
 8002c2c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002c2e:	61da      	str	r2, [r3, #28]
    break;
 8002c30:	e7d6      	b.n	8002be0 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c32:	6820      	ldr	r0, [r4, #0]
 8002c34:	f7ff fd1a 	bl	800266c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c38:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002c3a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c3c:	69da      	ldr	r2, [r3, #28]
 8002c3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c42:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c44:	69da      	ldr	r2, [r3, #28]
 8002c46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c4a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002c4c:	69da      	ldr	r2, [r3, #28]
 8002c4e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c52:	e7ec      	b.n	8002c2e <HAL_TIM_PWM_ConfigChannel+0x9e>

08002c54 <TIM_CCxChannelCmd>:
{
 8002c54:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8002c56:	2401      	movs	r4, #1
  TIMx->CCER &= ~tmp;
 8002c58:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8002c5a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002c5c:	ea23 0304 	bic.w	r3, r3, r4
 8002c60:	6203      	str	r3, [r0, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002c62:	6a03      	ldr	r3, [r0, #32]
 8002c64:	408a      	lsls	r2, r1
 8002c66:	431a      	orrs	r2, r3
 8002c68:	6202      	str	r2, [r0, #32]
 8002c6a:	bd10      	pop	{r4, pc}

08002c6c <HAL_TIM_PWM_Start>:
{
 8002c6c:	b510      	push	{r4, lr}
 8002c6e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c70:	2201      	movs	r2, #1
 8002c72:	6800      	ldr	r0, [r0, #0]
 8002c74:	f7ff ffee 	bl	8002c54 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c78:	6823      	ldr	r3, [r4, #0]
 8002c7a:	4a06      	ldr	r2, [pc, #24]	; (8002c94 <HAL_TIM_PWM_Start+0x28>)
}
 8002c7c:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c7e:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8002c80:	bf02      	ittt	eq
 8002c82:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8002c84:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8002c88:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	f042 0201 	orr.w	r2, r2, #1
 8002c90:	601a      	str	r2, [r3, #0]
}
 8002c92:	bd10      	pop	{r4, pc}
 8002c94:	40012c00 	.word	0x40012c00

08002c98 <HAL_TIM_PWM_Stop>:
{
 8002c98:	b510      	push	{r4, lr}
 8002c9a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	6800      	ldr	r0, [r0, #0]
 8002ca0:	f7ff ffd8 	bl	8002c54 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ca4:	6823      	ldr	r3, [r4, #0]
 8002ca6:	4a12      	ldr	r2, [pc, #72]	; (8002cf0 <HAL_TIM_PWM_Stop+0x58>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d10d      	bne.n	8002cc8 <HAL_TIM_PWM_Stop+0x30>
    __HAL_TIM_MOE_DISABLE(htim);
 8002cac:	f241 1211 	movw	r2, #4369	; 0x1111
 8002cb0:	6a19      	ldr	r1, [r3, #32]
 8002cb2:	4211      	tst	r1, r2
 8002cb4:	d108      	bne.n	8002cc8 <HAL_TIM_PWM_Stop+0x30>
 8002cb6:	f240 4244 	movw	r2, #1092	; 0x444
 8002cba:	6a19      	ldr	r1, [r3, #32]
 8002cbc:	4211      	tst	r1, r2
 8002cbe:	bf02      	ittt	eq
 8002cc0:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8002cc2:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8002cc6:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8002cc8:	f241 1211 	movw	r2, #4369	; 0x1111
 8002ccc:	6a19      	ldr	r1, [r3, #32]
 8002cce:	4211      	tst	r1, r2
 8002cd0:	d108      	bne.n	8002ce4 <HAL_TIM_PWM_Stop+0x4c>
 8002cd2:	f240 4244 	movw	r2, #1092	; 0x444
 8002cd6:	6a19      	ldr	r1, [r3, #32]
 8002cd8:	4211      	tst	r1, r2
 8002cda:	bf02      	ittt	eq
 8002cdc:	681a      	ldreq	r2, [r3, #0]
 8002cde:	f022 0201 	biceq.w	r2, r2, #1
 8002ce2:	601a      	streq	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002ce4:	2301      	movs	r3, #1
}
 8002ce6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002ce8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8002cec:	bd10      	pop	{r4, pc}
 8002cee:	bf00      	nop
 8002cf0:	40012c00 	.word	0x40012c00

08002cf4 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002cf4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002cf8:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	f04f 0302 	mov.w	r3, #2
 8002d00:	d018      	beq.n	8002d34 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002d02:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002d06:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002d08:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002d0a:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002d0c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002d0e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002d12:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002d14:	685a      	ldr	r2, [r3, #4]
 8002d16:	4322      	orrs	r2, r4
 8002d18:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002d1a:	689a      	ldr	r2, [r3, #8]
 8002d1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d20:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002d22:	689a      	ldr	r2, [r3, #8]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d2e:	2300      	movs	r3, #0
 8002d30:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002d34:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002d36:	bd10      	pop	{r4, pc}

08002d38 <HAL_TIMEx_CommutationCallback>:
 8002d38:	4770      	bx	lr

08002d3a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d3a:	4770      	bx	lr

08002d3c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d3c:	6803      	ldr	r3, [r0, #0]
 8002d3e:	68da      	ldr	r2, [r3, #12]
 8002d40:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002d44:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d46:	695a      	ldr	r2, [r3, #20]
 8002d48:	f022 0201 	bic.w	r2, r2, #1
 8002d4c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d4e:	2320      	movs	r3, #32
 8002d50:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002d54:	4770      	bx	lr
	...

08002d58 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d5c:	6805      	ldr	r5, [r0, #0]
 8002d5e:	68c2      	ldr	r2, [r0, #12]
 8002d60:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002d62:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d64:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002d6c:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 8002d6e:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002d70:	430b      	orrs	r3, r1
 8002d72:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002d74:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002d78:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002d7c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d82:	696b      	ldr	r3, [r5, #20]
 8002d84:	6982      	ldr	r2, [r0, #24]
 8002d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002d8e:	4b40      	ldr	r3, [pc, #256]	; (8002e90 <UART_SetConfig+0x138>)
{
 8002d90:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8002d92:	429d      	cmp	r5, r3
 8002d94:	f04f 0419 	mov.w	r4, #25
 8002d98:	d146      	bne.n	8002e28 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002d9a:	f7ff fb8d 	bl	80024b8 <HAL_RCC_GetPCLK2Freq>
 8002d9e:	fb04 f300 	mul.w	r3, r4, r0
 8002da2:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002da6:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002daa:	00b6      	lsls	r6, r6, #2
 8002dac:	fbb3 f3f6 	udiv	r3, r3, r6
 8002db0:	fbb3 f3f8 	udiv	r3, r3, r8
 8002db4:	011e      	lsls	r6, r3, #4
 8002db6:	f7ff fb7f 	bl	80024b8 <HAL_RCC_GetPCLK2Freq>
 8002dba:	4360      	muls	r0, r4
 8002dbc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	fbb0 f7f3 	udiv	r7, r0, r3
 8002dc6:	f7ff fb77 	bl	80024b8 <HAL_RCC_GetPCLK2Freq>
 8002dca:	4360      	muls	r0, r4
 8002dcc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dd6:	fbb3 f3f8 	udiv	r3, r3, r8
 8002dda:	fb08 7313 	mls	r3, r8, r3, r7
 8002dde:	011b      	lsls	r3, r3, #4
 8002de0:	3332      	adds	r3, #50	; 0x32
 8002de2:	fbb3 f3f8 	udiv	r3, r3, r8
 8002de6:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002dea:	f7ff fb65 	bl	80024b8 <HAL_RCC_GetPCLK2Freq>
 8002dee:	4360      	muls	r0, r4
 8002df0:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002df4:	0092      	lsls	r2, r2, #2
 8002df6:	fbb0 faf2 	udiv	sl, r0, r2
 8002dfa:	f7ff fb5d 	bl	80024b8 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002dfe:	4360      	muls	r0, r4
 8002e00:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e0a:	fbb3 f3f8 	udiv	r3, r3, r8
 8002e0e:	fb08 a313 	mls	r3, r8, r3, sl
 8002e12:	011b      	lsls	r3, r3, #4
 8002e14:	3332      	adds	r3, #50	; 0x32
 8002e16:	fbb3 f3f8 	udiv	r3, r3, r8
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	433b      	orrs	r3, r7
 8002e20:	4433      	add	r3, r6
 8002e22:	60ab      	str	r3, [r5, #8]
 8002e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e28:	f7ff fb36 	bl	8002498 <HAL_RCC_GetPCLK1Freq>
 8002e2c:	fb04 f300 	mul.w	r3, r4, r0
 8002e30:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002e34:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002e38:	00b6      	lsls	r6, r6, #2
 8002e3a:	fbb3 f3f6 	udiv	r3, r3, r6
 8002e3e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002e42:	011e      	lsls	r6, r3, #4
 8002e44:	f7ff fb28 	bl	8002498 <HAL_RCC_GetPCLK1Freq>
 8002e48:	4360      	muls	r0, r4
 8002e4a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	fbb0 f7f3 	udiv	r7, r0, r3
 8002e54:	f7ff fb20 	bl	8002498 <HAL_RCC_GetPCLK1Freq>
 8002e58:	4360      	muls	r0, r4
 8002e5a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e64:	fbb3 f3f8 	udiv	r3, r3, r8
 8002e68:	fb08 7313 	mls	r3, r8, r3, r7
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	3332      	adds	r3, #50	; 0x32
 8002e70:	fbb3 f3f8 	udiv	r3, r3, r8
 8002e74:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002e78:	f7ff fb0e 	bl	8002498 <HAL_RCC_GetPCLK1Freq>
 8002e7c:	4360      	muls	r0, r4
 8002e7e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002e82:	0092      	lsls	r2, r2, #2
 8002e84:	fbb0 faf2 	udiv	sl, r0, r2
 8002e88:	f7ff fb06 	bl	8002498 <HAL_RCC_GetPCLK1Freq>
 8002e8c:	e7b7      	b.n	8002dfe <UART_SetConfig+0xa6>
 8002e8e:	bf00      	nop
 8002e90:	40013800 	.word	0x40013800

08002e94 <HAL_UART_Init>:
{
 8002e94:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002e96:	4604      	mov	r4, r0
 8002e98:	b340      	cbz	r0, 8002eec <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002e9a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002e9e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002ea2:	b91b      	cbnz	r3, 8002eac <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002ea4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002ea8:	f7fe fa1a 	bl	80012e0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002eac:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002eae:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002eb0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002eb4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002eb6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002eb8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ebc:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002ebe:	f7ff ff4b 	bl	8002d58 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ec2:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ec4:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ec6:	691a      	ldr	r2, [r3, #16]
 8002ec8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ecc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ece:	695a      	ldr	r2, [r3, #20]
 8002ed0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ed4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002ed6:	68da      	ldr	r2, [r3, #12]
 8002ed8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002edc:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8002ede:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ee0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002ee2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002ee6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002eea:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002eec:	2001      	movs	r0, #1
}
 8002eee:	bd10      	pop	{r4, pc}

08002ef0 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8002ef0:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002ef4:	2b20      	cmp	r3, #32
 8002ef6:	d120      	bne.n	8002f3a <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 8002ef8:	b1e9      	cbz	r1, 8002f36 <HAL_UART_Receive_IT+0x46>
 8002efa:	b1e2      	cbz	r2, 8002f36 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8002efc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d01a      	beq.n	8002f3a <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8002f04:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002f06:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f08:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f0a:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f0c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f0e:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002f12:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8002f14:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002f16:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8002f18:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002f1c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002f20:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002f22:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8002f24:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002f26:	f041 0101 	orr.w	r1, r1, #1
 8002f2a:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002f2c:	68d1      	ldr	r1, [r2, #12]
 8002f2e:	f041 0120 	orr.w	r1, r1, #32
 8002f32:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8002f34:	4770      	bx	lr
      return HAL_ERROR;
 8002f36:	2001      	movs	r0, #1
 8002f38:	4770      	bx	lr
    return HAL_BUSY;
 8002f3a:	2002      	movs	r0, #2
}
 8002f3c:	4770      	bx	lr

08002f3e <HAL_UART_TxCpltCallback>:
 8002f3e:	4770      	bx	lr

08002f40 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002f40:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8002f44:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002f46:	2b22      	cmp	r3, #34	; 0x22
 8002f48:	d136      	bne.n	8002fb8 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002f4a:	6883      	ldr	r3, [r0, #8]
 8002f4c:	6901      	ldr	r1, [r0, #16]
 8002f4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f52:	6802      	ldr	r2, [r0, #0]
 8002f54:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002f56:	d123      	bne.n	8002fa0 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f58:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002f5a:	b9e9      	cbnz	r1, 8002f98 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f60:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002f64:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002f66:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002f68:	3c01      	subs	r4, #1
 8002f6a:	b2a4      	uxth	r4, r4
 8002f6c:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002f6e:	b98c      	cbnz	r4, 8002f94 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002f70:	6803      	ldr	r3, [r0, #0]
 8002f72:	68da      	ldr	r2, [r3, #12]
 8002f74:	f022 0220 	bic.w	r2, r2, #32
 8002f78:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002f7a:	68da      	ldr	r2, [r3, #12]
 8002f7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f80:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002f82:	695a      	ldr	r2, [r3, #20]
 8002f84:	f022 0201 	bic.w	r2, r2, #1
 8002f88:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002f8a:	2320      	movs	r3, #32
 8002f8c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002f90:	f7fd fef6 	bl	8000d80 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002f94:	2000      	movs	r0, #0
}
 8002f96:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002f98:	b2d2      	uxtb	r2, r2
 8002f9a:	f823 2b01 	strh.w	r2, [r3], #1
 8002f9e:	e7e1      	b.n	8002f64 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002fa0:	b921      	cbnz	r1, 8002fac <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002fa2:	1c59      	adds	r1, r3, #1
 8002fa4:	6852      	ldr	r2, [r2, #4]
 8002fa6:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002fa8:	701a      	strb	r2, [r3, #0]
 8002faa:	e7dc      	b.n	8002f66 <UART_Receive_IT+0x26>
 8002fac:	6852      	ldr	r2, [r2, #4]
 8002fae:	1c59      	adds	r1, r3, #1
 8002fb0:	6281      	str	r1, [r0, #40]	; 0x28
 8002fb2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002fb6:	e7f7      	b.n	8002fa8 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002fb8:	2002      	movs	r0, #2
 8002fba:	bd10      	pop	{r4, pc}

08002fbc <HAL_UART_ErrorCallback>:
 8002fbc:	4770      	bx	lr
	...

08002fc0 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002fc0:	6803      	ldr	r3, [r0, #0]
{
 8002fc2:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002fc4:	681a      	ldr	r2, [r3, #0]
{
 8002fc6:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8002fc8:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002fca:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002fcc:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002fce:	d107      	bne.n	8002fe0 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002fd0:	0696      	lsls	r6, r2, #26
 8002fd2:	d55a      	bpl.n	800308a <HAL_UART_IRQHandler+0xca>
 8002fd4:	068d      	lsls	r5, r1, #26
 8002fd6:	d558      	bpl.n	800308a <HAL_UART_IRQHandler+0xca>
}
 8002fd8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002fdc:	f7ff bfb0 	b.w	8002f40 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002fe0:	f015 0501 	ands.w	r5, r5, #1
 8002fe4:	d102      	bne.n	8002fec <HAL_UART_IRQHandler+0x2c>
 8002fe6:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002fea:	d04e      	beq.n	800308a <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002fec:	07d3      	lsls	r3, r2, #31
 8002fee:	d505      	bpl.n	8002ffc <HAL_UART_IRQHandler+0x3c>
 8002ff0:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ff2:	bf42      	ittt	mi
 8002ff4:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002ff6:	f043 0301 	orrmi.w	r3, r3, #1
 8002ffa:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ffc:	0750      	lsls	r0, r2, #29
 8002ffe:	d504      	bpl.n	800300a <HAL_UART_IRQHandler+0x4a>
 8003000:	b11d      	cbz	r5, 800300a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003002:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003004:	f043 0302 	orr.w	r3, r3, #2
 8003008:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800300a:	0793      	lsls	r3, r2, #30
 800300c:	d504      	bpl.n	8003018 <HAL_UART_IRQHandler+0x58>
 800300e:	b11d      	cbz	r5, 8003018 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003010:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003012:	f043 0304 	orr.w	r3, r3, #4
 8003016:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003018:	0716      	lsls	r6, r2, #28
 800301a:	d504      	bpl.n	8003026 <HAL_UART_IRQHandler+0x66>
 800301c:	b11d      	cbz	r5, 8003026 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800301e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003020:	f043 0308 	orr.w	r3, r3, #8
 8003024:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003026:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003028:	2b00      	cmp	r3, #0
 800302a:	d066      	beq.n	80030fa <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800302c:	0695      	lsls	r5, r2, #26
 800302e:	d504      	bpl.n	800303a <HAL_UART_IRQHandler+0x7a>
 8003030:	0688      	lsls	r0, r1, #26
 8003032:	d502      	bpl.n	800303a <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8003034:	4620      	mov	r0, r4
 8003036:	f7ff ff83 	bl	8002f40 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800303a:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 800303c:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800303e:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003040:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003042:	0711      	lsls	r1, r2, #28
 8003044:	d402      	bmi.n	800304c <HAL_UART_IRQHandler+0x8c>
 8003046:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800304a:	d01a      	beq.n	8003082 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 800304c:	f7ff fe76 	bl	8002d3c <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003050:	6823      	ldr	r3, [r4, #0]
 8003052:	695a      	ldr	r2, [r3, #20]
 8003054:	0652      	lsls	r2, r2, #25
 8003056:	d510      	bpl.n	800307a <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003058:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800305a:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800305c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003060:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8003062:	b150      	cbz	r0, 800307a <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003064:	4b25      	ldr	r3, [pc, #148]	; (80030fc <HAL_UART_IRQHandler+0x13c>)
 8003066:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003068:	f7fe fdc4 	bl	8001bf4 <HAL_DMA_Abort_IT>
 800306c:	2800      	cmp	r0, #0
 800306e:	d044      	beq.n	80030fa <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003070:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8003072:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003076:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003078:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800307a:	4620      	mov	r0, r4
 800307c:	f7ff ff9e 	bl	8002fbc <HAL_UART_ErrorCallback>
 8003080:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8003082:	f7ff ff9b 	bl	8002fbc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003086:	63e5      	str	r5, [r4, #60]	; 0x3c
 8003088:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800308a:	0616      	lsls	r6, r2, #24
 800308c:	d527      	bpl.n	80030de <HAL_UART_IRQHandler+0x11e>
 800308e:	060d      	lsls	r5, r1, #24
 8003090:	d525      	bpl.n	80030de <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8003092:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8003096:	2a21      	cmp	r2, #33	; 0x21
 8003098:	d12f      	bne.n	80030fa <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800309a:	68a2      	ldr	r2, [r4, #8]
 800309c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80030a0:	6a22      	ldr	r2, [r4, #32]
 80030a2:	d117      	bne.n	80030d4 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80030a4:	8811      	ldrh	r1, [r2, #0]
 80030a6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80030aa:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80030ac:	6921      	ldr	r1, [r4, #16]
 80030ae:	b979      	cbnz	r1, 80030d0 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80030b0:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80030b2:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80030b4:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80030b6:	3a01      	subs	r2, #1
 80030b8:	b292      	uxth	r2, r2
 80030ba:	84e2      	strh	r2, [r4, #38]	; 0x26
 80030bc:	b9ea      	cbnz	r2, 80030fa <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80030be:	68da      	ldr	r2, [r3, #12]
 80030c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030c4:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80030c6:	68da      	ldr	r2, [r3, #12]
 80030c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030cc:	60da      	str	r2, [r3, #12]
 80030ce:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80030d0:	3201      	adds	r2, #1
 80030d2:	e7ee      	b.n	80030b2 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80030d4:	1c51      	adds	r1, r2, #1
 80030d6:	6221      	str	r1, [r4, #32]
 80030d8:	7812      	ldrb	r2, [r2, #0]
 80030da:	605a      	str	r2, [r3, #4]
 80030dc:	e7ea      	b.n	80030b4 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80030de:	0650      	lsls	r0, r2, #25
 80030e0:	d50b      	bpl.n	80030fa <HAL_UART_IRQHandler+0x13a>
 80030e2:	064a      	lsls	r2, r1, #25
 80030e4:	d509      	bpl.n	80030fa <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80030e6:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80030e8:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80030ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030ee:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80030f0:	2320      	movs	r3, #32
 80030f2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80030f6:	f7ff ff22 	bl	8002f3e <HAL_UART_TxCpltCallback>
 80030fa:	bd70      	pop	{r4, r5, r6, pc}
 80030fc:	08003101 	.word	0x08003101

08003100 <UART_DMAAbortOnError>:
{
 8003100:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8003102:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003104:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003106:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003108:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800310a:	f7ff ff57 	bl	8002fbc <HAL_UART_ErrorCallback>
 800310e:	bd08      	pop	{r3, pc}

08003110 <__libc_init_array>:
 8003110:	b570      	push	{r4, r5, r6, lr}
 8003112:	2500      	movs	r5, #0
 8003114:	4e0c      	ldr	r6, [pc, #48]	; (8003148 <__libc_init_array+0x38>)
 8003116:	4c0d      	ldr	r4, [pc, #52]	; (800314c <__libc_init_array+0x3c>)
 8003118:	1ba4      	subs	r4, r4, r6
 800311a:	10a4      	asrs	r4, r4, #2
 800311c:	42a5      	cmp	r5, r4
 800311e:	d109      	bne.n	8003134 <__libc_init_array+0x24>
 8003120:	f000 f81a 	bl	8003158 <_init>
 8003124:	2500      	movs	r5, #0
 8003126:	4e0a      	ldr	r6, [pc, #40]	; (8003150 <__libc_init_array+0x40>)
 8003128:	4c0a      	ldr	r4, [pc, #40]	; (8003154 <__libc_init_array+0x44>)
 800312a:	1ba4      	subs	r4, r4, r6
 800312c:	10a4      	asrs	r4, r4, #2
 800312e:	42a5      	cmp	r5, r4
 8003130:	d105      	bne.n	800313e <__libc_init_array+0x2e>
 8003132:	bd70      	pop	{r4, r5, r6, pc}
 8003134:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003138:	4798      	blx	r3
 800313a:	3501      	adds	r5, #1
 800313c:	e7ee      	b.n	800311c <__libc_init_array+0xc>
 800313e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003142:	4798      	blx	r3
 8003144:	3501      	adds	r5, #1
 8003146:	e7f2      	b.n	800312e <__libc_init_array+0x1e>
 8003148:	080031d4 	.word	0x080031d4
 800314c:	080031d4 	.word	0x080031d4
 8003150:	080031d4 	.word	0x080031d4
 8003154:	080031d8 	.word	0x080031d8

08003158 <_init>:
 8003158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800315a:	bf00      	nop
 800315c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800315e:	bc08      	pop	{r3}
 8003160:	469e      	mov	lr, r3
 8003162:	4770      	bx	lr

08003164 <_fini>:
 8003164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003166:	bf00      	nop
 8003168:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800316a:	bc08      	pop	{r3}
 800316c:	469e      	mov	lr, r3
 800316e:	4770      	bx	lr
