// Seed: 4215423883
module module_0 (
    input  tri  id_0,
    input  wire id_1,
    output wand id_2
);
  assign id_2 = id_0;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    output uwire id_2,
    output wor   id_3,
    input  tri0  id_4,
    input  wand  id_5,
    output wire  id_6
);
  uwire id_8;
  wire  id_9;
  module_0(
      id_4, id_1, id_6
  );
  initial begin
    $display(1 != id_8, 1'b0 ~^ id_9);
    id_0 <= 1;
    id_8 = id_8;
  end
endmodule
