<module id="timing" description="sample clock domain control" fwinfo="endpoint">
	<register id="csr" address="0x0" description="ctrl/status register" fwinfo="endpoint;width=2">
		<word id="ctrl" address="0x0">
			<mask id="rst" mask="0x1"/>
			<mask id="ctr_rst" mask="0x2"/>
			<mask id="ctr_cap" mask="0x4"/>
			<mask id="inc" mask="0x8"/>
			<mask id="buf_rst" mask="0x10"/>
			<mask id="trig" mask="0x20"/>
			<mask id="sync_out" mask="0x40"/>
		</word>
		<word id="chan_ctrl" address="0x1">
			<mask id="sync_en" mask="0x1"/>
			<mask id="phase" mask="0x2"/>
			<mask id="src_sel" mask="0x4"/>
			<mask id="invert" mask="0x8"/>
			<mask id="shift" mask="0x70"/>
		</word>
		<word id="stat" address="0x2"/>
	</register>
	<register id="counter" address="0x4" description="local sample counter" fwinfo="endpoint;width=1">
		<word id="bottom" address="0x0"/>
		<word id="top" address="0x1"/>
	</register>
</module>
