Warning: Unsupported TensorFlow Lite semantics for QUANTIZE 'tfl.quantize'. Placing on CPU instead
 - Input(s), Output and Weight tensors must have quantization parameters
   Op has tensors with missing quantization parameters: serving_default_input:0
Warning: Unsupported TensorFlow Lite semantics for PADV2 'model_4/tf.compat.v1.pad_1/PadV2'. Placing on CPU instead
 - Scalar Input tensors are only valid for op type: ADD, EXPAND_DIMS, MAXIMUM, MEAN, MINIMUM, MUL, QUANTIZE, SPLIT, SPLIT_V, SUB
   Op has scalar input tensor(s): model_4/tf.compat.v1.pad_1/PadV2/constant_values
Warning: Unsupported TensorFlow Lite semantics for DEQUANTIZE 'PartitionedCall:0'. Placing on CPU instead
 - Input(s), Output and Weight tensors must have quantization parameters
   Op has tensors with missing quantization parameters: PartitionedCall:0
Info: SUM 'model_4/tf.math.reduce_sum/Sum' is a CPU only op
Info: SUM 'model_4/tf.math.reduce_sum_1/Sum' is a CPU only op
Warning: ConcatTFLite operation is unknown or unsupported, placing on CPU
Warning: Sum operation is unknown or unsupported, placing on CPU
Warning: Sum operation is unknown or unsupported, placing on CPU
Warning: PadV2 operation is unknown or unsupported, placing on CPU
Warning: Quantize operation is unknown or unsupported, placing on CPU

Network summary for l2cs_net_1x3x448x448_integer_quant_81ms
Accelerator configuration               Ethos_U65_256
System configuration                 internal-default
Memory mode                          internal-default
Accelerator clock                                1000 MHz
Design peak SRAM bandwidth                      16.00 GB/s
Design peak DRAM bandwidth                       3.75 GB/s

Total SRAM used                                383.39 KiB
Total DRAM used                              23832.05 KiB

CPU operators = 6 (4.1%)
NPU operators = 141 (95.9%)

Average SRAM bandwidth                           1.85 GB/s
Input   SRAM bandwidth                         125.04 MB/batch
Weight  SRAM bandwidth                         119.09 MB/batch
Output  SRAM bandwidth                           0.00 MB/batch
Total   SRAM bandwidth                         244.26 MB/batch
Total   SRAM bandwidth            per input    244.26 MB/inference (batch size 1)

Average DRAM bandwidth                           2.36 GB/s
Input   DRAM bandwidth                         164.33 MB/batch
Weight  DRAM bandwidth                          79.66 MB/batch
Output  DRAM bandwidth                          67.34 MB/batch
Total   DRAM bandwidth                         311.49 MB/batch
Total   DRAM bandwidth            per input    311.49 MB/inference (batch size 1)

Neural network macs                       16356540776 MACs/batch
Network Tops/s                                   0.25 Tops/s

NPU cycles                                   97654289 cycles/batch
SRAM Access cycles                            8805874 cycles/batch
DRAM Access cycles                          109475880 cycles/batch
On-chip Flash Access cycles                         0 cycles/batch
Off-chip Flash Access cycles                        0 cycles/batch
Total cycles                                132189290 cycles/batch

Batch Inference time               132.19 ms,    7.56 inferences/s (batch size 1)

