0.6
2019.1
May 24 2019
15:06:07
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question5/Question5.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question5/Question5.srcs/sources_1/new/DECODER_2to4.v,1669212459,verilog,,D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question5/Question5.srcs/sources_1/new/MUX4to1_decoder_tb.v,,DECODER_2to4;MUX4to1_decoder,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question5/Question5.srcs/sources_1/new/MUX4to1_decoder_tb.v,1669212559,verilog,,,,MUX4to1_decoder_tb,,,,,,,,
