#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 06 21:33:31 2024
# Process ID: 33016
# Current directory: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48356 C:\WorkSpace\Homework_Digital_Logic\Digital_Logic_BigHW\DL_BigHW\DL_BigHW.xpr
# Log file: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/vivado.log
# Journal file: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.xpr
INFO: [Project 1-313] Project file moved from 'C:/学业/本科/学习/课内学习/大二上/数字逻辑实验/数字逻辑大作业/DL_BigHW' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/WorkSpace/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 947.047 ; gain = 167.727
update_compile_order -fileset sources_1
launch_simulation -install_path C:/WorkSpace/ModelSim/win32pe -noclean_dir
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/WorkSpace/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/WorkSpace/xilinx_sim_lib/modelsim.ini' copied to run dir:'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'tmp_init_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Reading C:/WorkSpace/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {tmp_init_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: (vlib-34) Library already exists at "msim".
# 
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:34:06 on Dec 06,2024
# vlog -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../DL_BigHW.srcs/sources_1/new/sel_display7.v ../../../DL_BigHW.srcs/sources_1/new/tmp_init.v ../../../DL_BigHW.srcs/sim_1/new/tmp_init_tb.v 
# -- Compiling module display7
# -- Skipping module combine_display7
# -- Skipping module display7_divider
# -- Skipping module sel_display7
# -- Compiling module temperature_control
# -- Compiling module tmp_init_tb
# 
# Top level modules:
# 	combine_display7
# 	tmp_init_tb
# End time: 21:34:06 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:34:06 on Dec 06,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:34:06 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Program launched (PID=20844)
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 947.047 ; gain = 0.000
launch_simulation -install_path C:/WorkSpace/ModelSim/win32pe -noclean_dir
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/WorkSpace/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/WorkSpace/xilinx_sim_lib/modelsim.ini' copied to run dir:'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'tmp_init_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Reading C:/WorkSpace/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {tmp_init_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: (vlib-34) Library already exists at "msim".
# 
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:35:50 on Dec 06,2024
# vlog -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../DL_BigHW.srcs/sources_1/new/sel_display7.v ../../../DL_BigHW.srcs/sources_1/new/tmp_init.v ../../../DL_BigHW.srcs/sim_1/new/tmp_init_tb.v 
# -- Skipping module display7
# -- Skipping module combine_display7
# -- Skipping module display7_divider
# -- Skipping module sel_display7
# -- Skipping module temperature_control
# -- Compiling module tmp_init_tb
# 
# Top level modules:
# 	combine_display7
# 	tmp_init_tb
# End time: 21:35:50 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:35:50 on Dec 06,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:35:50 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Program launched (PID=36964)
launch_simulation -install_path C:/WorkSpace/ModelSim/win32pe -noclean_dir
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/WorkSpace/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/WorkSpace/xilinx_sim_lib/modelsim.ini' copied to run dir:'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'tmp_init_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Reading C:/WorkSpace/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {tmp_init_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: (vlib-34) Library already exists at "msim".
# 
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:37:38 on Dec 06,2024
# vlog -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../DL_BigHW.srcs/sources_1/new/sel_display7.v ../../../DL_BigHW.srcs/sources_1/new/tmp_init.v ../../../DL_BigHW.srcs/sim_1/new/tmp_init_tb.v 
# -- Skipping module display7
# -- Skipping module combine_display7
# -- Skipping module display7_divider
# -- Skipping module sel_display7
# -- Skipping module temperature_control
# -- Compiling module tmp_init_tb
# 
# Top level modules:
# 	combine_display7
# 	tmp_init_tb
# End time: 21:37:38 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:37:39 on Dec 06,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:37:39 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Program launched (PID=44624)
launch_simulation -install_path C:/WorkSpace/ModelSim/win32pe -noclean_dir
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/WorkSpace/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/WorkSpace/xilinx_sim_lib/modelsim.ini' copied to run dir:'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'tmp_init_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Reading C:/WorkSpace/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {tmp_init_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: (vlib-34) Library already exists at "msim".
# 
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:41:21 on Dec 06,2024
# vlog -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../DL_BigHW.srcs/sources_1/new/sel_display7.v ../../../DL_BigHW.srcs/sources_1/new/tmp_init.v ../../../DL_BigHW.srcs/sim_1/new/tmp_init_tb.v 
# -- Skipping module display7
# -- Skipping module combine_display7
# -- Skipping module display7_divider
# -- Skipping module sel_display7
# -- Skipping module temperature_control
# -- Compiling module tmp_init_tb
# 
# Top level modules:
# 	combine_display7
# 	tmp_init_tb
# End time: 21:41:21 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:41:21 on Dec 06,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:41:21 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Program launched (PID=3284)
launch_simulation -install_path C:/WorkSpace/ModelSim/win32pe -noclean_dir
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/WorkSpace/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/WorkSpace/xilinx_sim_lib/modelsim.ini' copied to run dir:'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'tmp_init_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Reading C:/WorkSpace/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {tmp_init_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: (vlib-34) Library already exists at "msim".
# 
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:43:26 on Dec 06,2024
# vlog -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../DL_BigHW.srcs/sources_1/new/sel_display7.v ../../../DL_BigHW.srcs/sources_1/new/tmp_init.v ../../../DL_BigHW.srcs/sim_1/new/tmp_init_tb.v 
# -- Skipping module display7
# -- Skipping module combine_display7
# -- Skipping module display7_divider
# -- Skipping module sel_display7
# -- Skipping module temperature_control
# -- Compiling module tmp_init_tb
# 
# Top level modules:
# 	combine_display7
# 	tmp_init_tb
# End time: 21:43:26 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:43:26 on Dec 06,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:43:26 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Program launched (PID=54316)
launch_simulation -install_path C:/WorkSpace/ModelSim/win32pe -noclean_dir
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/WorkSpace/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/WorkSpace/xilinx_sim_lib/modelsim.ini' copied to run dir:'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'tmp_init_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Reading C:/WorkSpace/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {tmp_init_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: (vlib-34) Library already exists at "msim".
# 
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:46:14 on Dec 06,2024
# vlog -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../DL_BigHW.srcs/sources_1/new/sel_display7.v ../../../DL_BigHW.srcs/sources_1/new/tmp_init.v ../../../DL_BigHW.srcs/sim_1/new/tmp_init_tb.v 
# -- Skipping module display7
# -- Skipping module combine_display7
# -- Skipping module display7_divider
# -- Skipping module sel_display7
# -- Skipping module temperature_control
# -- Compiling module tmp_init_tb
# 
# Top level modules:
# 	combine_display7
# 	tmp_init_tb
# End time: 21:46:14 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 21:46:14 on Dec 06,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 21:46:14 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Program launched (PID=48808)
set_property is_enabled false [get_files  C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/display7.xdc]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/7_segment_display.v" into library work [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/7_segment_display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/sel_display7.v" into library work [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/sel_display7.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v" into library work [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v:1]
[Fri Dec 06 21:48:02 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1416.500 ; gain = 379.066
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1707.168 ; gain = 289.344
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v" into library work [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v:1]
[Fri Dec 06 21:49:30 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS18 [get_ports [list {ideal_temp[8]} {ideal_temp[7]} {ideal_temp[6]} {ideal_temp[5]} {ideal_temp[4]} {ideal_temp[3]} {ideal_temp[2]} {ideal_temp[1]} {ideal_temp[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {ideal_temp[8]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {oData[7]} {oData[6]} {oData[5]} {oData[4]} {oData[3]} {oData[2]} {oData[1]} {oData[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {oData[7]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {temp_offset[5]} {temp_offset[4]} {temp_offset[3]} {temp_offset[2]} {temp_offset[1]} {temp_offset[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list btn_dec]]
set_property IOSTANDARD LVCMOS18 [get_ports [list btn_inc]]
set_property IOSTANDARD LVCMOS18 [get_ports [list btn_left]]
set_property IOSTANDARD LVCMOS18 [get_ports [list btn_right]]
set_property IOSTANDARD LVCMOS18 [get_ports [list btn_save]]
set_property IOSTANDARD LVCMOS18 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS18 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS18 [get_ports [list set_done]]
place_ports btn_dec P18
place_ports btn_inc M18
place_ports btn_left P17
place_ports btn_right M17
place_ports btn_save N17
place_ports clk E3
place_ports rst V10
place_ports set_done V11
place_ports {oData[7]} H15
place_ports {oData[6]} L18
place_ports {oData[5]} T11
place_ports {oData[4]} A8
place_ports {oData[4]} P15
place_ports {oData[3]} K13
place_ports {oData[2]} K16
place_ports {oData[1]} R10
place_ports {oData[0]} T10
place_ports {temp_offset[5]} R18
set_property is_loc_fixed false [get_ports [list  {temp_offset[4]}]]
place_ports {temp_offset[4]} N14
place_ports {temp_offset[3]} J13
place_ports {temp_offset[2]} K15
place_ports {temp_offset[1]} H17
place_ports {ideal_temp[0]} V17
place_ports {ideal_temp[1]} U17
place_ports {ideal_temp[2]} U16
place_ports {ideal_temp[3]} V16
place_ports {ideal_temp[4]} T15
place_ports {ideal_temp[5]} U14
place_ports {ideal_temp[6]} T16
place_ports {ideal_temp[7]} V15
place_ports {ideal_temp[8]} V14
startgroup
set_property package_pin "" [get_ports [list  {temp_offset[1]}]]
place_ports {temp_offset[0]} H17
endgroup
startgroup
set_property package_pin "" [get_ports [list  {temp_offset[2]}]]
place_ports {temp_offset[1]} K15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {temp_offset[3]}]]
place_ports {temp_offset[2]} J13
endgroup
startgroup
set_property package_pin "" [get_ports [list  {temp_offset[4]}]]
place_ports {temp_offset[3]} N14
endgroup
startgroup
set_property package_pin "" [get_ports [list  {temp_offset[5]}]]
place_ports {temp_offset[4]} R18
endgroup
startgroup
set_property package_pin "" [get_ports [list  {oData[0]}]]
place_ports {temp_offset[5]} T10
endgroup
startgroup
set_property package_pin "" [get_ports [list  {oData[1]}]]
place_ports {oData[0]} R10
endgroup
startgroup
set_property package_pin "" [get_ports [list  {oData[2]}]]
place_ports {oData[1]} K16
endgroup
place_ports {oData[2]} K1
place_ports {oData[2]} A8
place_ports {oData[2]} A9
startgroup
set_property package_pin "" [get_ports [list  {oData[4]}]]
place_ports {oData[3]} P15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {oData[5]}]]
place_ports {oData[4]} T11
endgroup
startgroup
set_property package_pin "" [get_ports [list  {oData[6]}]]
place_ports {oData[5]} L18
endgroup
startgroup
set_property package_pin "" [get_ports [list  {oData[7]}]]
place_ports {oData[6]} H15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {ideal_temp[0]}]]
place_ports {oData[7]} V17
endgroup
startgroup
set_property package_pin "" [get_ports [list  {oData[6]}]]
place_ports {oData[7]} H15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {oData[5]}]]
place_ports {oData[6]} L18
endgroup
startgroup
set_property package_pin "" [get_ports [list  {oData[4]}]]
place_ports {oData[5]} T11
endgroup
startgroup
set_property package_pin "" [get_ports [list  {oData[3]}]]
place_ports {oData[4]} P15
endgroup
place_ports {oData[3]} K13
startgroup
set_property package_pin "" [get_ports [list  {oData[1]}]]
place_ports {oData[2]} K16
endgroup
startgroup
set_property package_pin "" [get_ports [list  {oData[0]}]]
place_ports {oData[1]} R10
endgroup
startgroup
set_property package_pin "" [get_ports [list  {temp_offset[5]}]]
place_ports {oData[0]} T10
endgroup
place_ports {temp_offset[5]} V17
startgroup
set_property package_pin "" [get_ports [list  {ideal_temp[1]}]]
place_ports {ideal_temp[0]} U17
endgroup
startgroup
set_property package_pin "" [get_ports [list  {ideal_temp[2]}]]
place_ports {ideal_temp[1]} U16
endgroup
startgroup
set_property package_pin "" [get_ports [list  {ideal_temp[3]}]]
place_ports {ideal_temp[2]} V16
endgroup
startgroup
set_property package_pin "" [get_ports [list  {ideal_temp[4]}]]
place_ports {ideal_temp[3]} T15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {ideal_temp[5]}]]
place_ports {ideal_temp[4]} U14
endgroup
startgroup
set_property package_pin "" [get_ports [list  {ideal_temp[6]}]]
place_ports {ideal_temp[5]} T16
endgroup
startgroup
set_property package_pin "" [get_ports [list  {ideal_temp[7]}]]
place_ports {ideal_temp[6]} V15
endgroup
startgroup
set_property package_pin "" [get_ports [list  {ideal_temp[8]}]]
place_ports {ideal_temp[7]} V14
endgroup
place_ports {ideal_temp[8]} V12
close [ open C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc w ]
add_files -fileset constrs_1 C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc
set_property target_constrs_file C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v" into library work [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v:1]
[Fri Dec 06 21:58:18 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 06 21:59:00 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 06 22:00:12 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696586A
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 06 22:13:19 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
[Fri Dec 06 22:13:19 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696586A
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc]
Finished Parsing XDC File [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
close_hw
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v" into library work [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/sources_1/new/tmp_init.v:1]
[Fri Dec 06 22:23:17 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc]
Finished Parsing XDC File [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS18 [get_ports [list {set[7]} {set[6]} {set[5]} {set[4]} {set[3]} {set[2]} {set[1]} {set[0]}]]
place_ports {set[7]} U13
place_ports {set[6]} K2
place_ports {set[5]} T14
place_ports {set[4]} P14
place_ports {set[3]} J14
place_ports {set[2]} T9
place_ports {set[1]} J18
place_ports {set[0]} J17
save_constraints
launch_runs impl_1 -to_step write_bitstream
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2008.141 ; gain = 0.000
[Fri Dec 06 22:25:14 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696586A
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 06 22:30:20 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
[Fri Dec 06 22:30:20 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 06 22:32:01 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
[Fri Dec 06 22:32:01 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292696586A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696586A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 06 23:08:50 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
[Fri Dec 06 23:08:50 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
close_design
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 06 23:11:29 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
[Fri Dec 06 23:11:29 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696586A
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
set_property top sel_display7 [current_fileset]
update_compile_order -fileset sources_1
set_property top sel_display7_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -install_path C:/WorkSpace/ModelSim/win32pe -noclean_dir
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/WorkSpace/ModelSim/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/WorkSpace/xilinx_sim_lib/modelsim.ini' copied to run dir:'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'sel_display7_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Reading C:/WorkSpace/ModelSim/tcl/vsim/pref.tcl

# 10.4c

# do {sel_display7_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# ** Warning: (vlib-34) Library already exists at "msim".
# 
# ** Warning: (vlib-34) Library already exists at "msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 23:16:31 on Dec 06,2024
# vlog -64 -incr -work xil_defaultlib ../../../DL_BigHW.srcs/sources_1/new/7_segment_display.v ../../../DL_BigHW.srcs/sources_1/new/sel_display7.v ../../../DL_BigHW.srcs/sim_1/new/sel_display7_tb.v 
# -- Skipping module display7
# -- Compiling module combine_display7
# -- Compiling module display7_divider
# -- Compiling module sel_display7
# -- Skipping module sel_display7_tb
# 
# Top level modules:
# 	combine_display7
# 	sel_display7_tb
# End time: 23:16:31 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 23:16:31 on Dec 06,2024
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 23:16:31 on Dec 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.sim/sim_1/behav'
Program launched (PID=17536)
set_property top temperature_control [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 06 23:19:09 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
[Fri Dec 06 23:19:09 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 06 23:21:20 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
[Fri Dec 06 23:21:20 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292696586A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc]
Finished Parsing XDC File [C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.srcs/constrs_1/new/init_tmp_tb.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 06 23:36:34 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
[Fri Dec 06 23:36:34 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 06 23:45:49 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
[Fri Dec 06 23:45:49 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 06 23:50:06 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
[Fri Dec 06 23:50:06 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 06 23:57:21 2024] Launched synth_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/synth_1/runme.log
[Fri Dec 06 23:57:21 2024] Launched impl_1...
Run output will be captured here: C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/WorkSpace/Homework_Digital_Logic/Digital_Logic_BigHW/DL_BigHW/DL_BigHW.runs/impl_1/temperature_control.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
