Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Nov 10 06:24:51 2025
| Host         : LAPTOP-6I567M9C running 64-bit major release  (build 9200)
| Command      : report_methodology -file Block_Diagram_LCD_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_LCD_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_LCD_wrapper_methodology_drc_routed.rpx
| Design       : Block_Diagram_LCD_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 52
+-----------+----------+-------------------------------------------------+--------+
| Rule      | Severity | Description                                     | Checks |
+-----------+----------+-------------------------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 4      |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 12     |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1      |
| TIMING-18 | Warning  | Missing input or output delay                   | 18     |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 1      |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF               | 16     |
+-----------+----------+-------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Block_Diagram_LCD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Block_Diagram_LCD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Block_Diagram_LCD_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Block_Diagram_LCD_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Block_Diagram_LCD_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Block_Diagram_LCD_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[0]/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[10]/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[11]/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[1]/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[2]/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[3]/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[4]/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[5]/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[6]/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[7]/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[8]/PRE,
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r_reg[9]/PRE
 (the first 15 of 31 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X29Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X29Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X30Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X32Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X33Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X29Y123 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X33Y120 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X31Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X31Y124 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X32Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X31Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X33Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on DISPLAY_MISO relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PB_1[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on PB_2[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on PB_3[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on RST[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW_0[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW_1 relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on UART_RX relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on DDR3_0_reset_n relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on DDR_READY relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on DISPLAY_CSn[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on DISPLAY_MOSI relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on DISPLAY_SCLK relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on UART_TX relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on gpio2_io_o_0[0] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on gpio2_io_o_0[1] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on gpio2_io_o_0[2] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on gpio2_io_o_0[3] relative to the rising and/or falling clock edge(s) of CLK_IN.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '11' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_LCD/Acquire_LCD.gen/sources_1/bd/Block_Diagram_LCD/ip/Block_Diagram_LCD_mig_7series_0_0/Block_Diagram_LCD_mig_7series_0_0/user_design/constraints/Block_Diagram_LCD_mig_7series_0_0.xdc (Line: 356)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
Block_Diagram_LCD_i/mig_7series_0/u_Block_Diagram_LCD_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


