               ramulator.active_cycles_0           358736895                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0           358736895                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0          1565803376                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            4.326691                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0           358736895                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0           359972255                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0          1565803376                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            4.326691                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0           164054278                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0           164054278                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0           195807676                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.541064                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0            43760871                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0            43760871                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0            49214915                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.135993                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1            43521449                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1            43521449                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1            48893880                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.135106                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2            43487703                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2            43487703                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2            48825199                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.134916                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3            43498580                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3            43498580                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3            48873682                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.135050                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1           163646491                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1           163646491                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1           195380568                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.539883                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0            43358113                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0            43358113                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0            48775002                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.134777                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1            43392736                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1            43392736                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1            48713140                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.134606                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2            43605971                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2            43605971                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2            49004787                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.135412                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3            43537365                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3            43537365                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3            48887713                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.135088                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2           163854560                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2           163854560                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2           195595142                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.540476                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0            43514213                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0            43514213                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0            48839468                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.134955                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1            43409252                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1            43409252                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1            48835398                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.134944                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2            43468604                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2            43468604                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2            48853190                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.134993                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3            43679337                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3            43679337                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3            49067086                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.135584                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3           163870437                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3           163870437                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3           195720951                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.540824                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0            43519352                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0            43519352                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0            48903717                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.135133                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1            43494104                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1            43494104                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1            48856869                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.135003                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2            43673669                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2            43673669                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2            49053544                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.135547                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3            43520238                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3            43520238                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3            48906821                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.135141                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
           ramulator.active_cycles_0_0_4           164018956                                      # Total active cycles for level _0_0_4
             ramulator.busy_cycles_0_0_4           164018956                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4
        ramulator.serving_requests_0_0_4           195979438                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
ramulator.average_serving_requests_0_0_4            0.541538                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4
         ramulator.active_cycles_0_0_4_0            43570515                                      # Total active cycles for level _0_0_4_0
           ramulator.busy_cycles_0_0_4_0            43570515                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_0
      ramulator.serving_requests_0_0_4_0            48957538                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_0
ramulator.average_serving_requests_0_0_4_0            0.135281                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_0
         ramulator.active_cycles_0_0_4_1            43366758                                      # Total active cycles for level _0_0_4_1
           ramulator.busy_cycles_0_0_4_1            43366758                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_1
      ramulator.serving_requests_0_0_4_1            48781683                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_1
ramulator.average_serving_requests_0_0_4_1            0.134796                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_1
         ramulator.active_cycles_0_0_4_2            43643522                                      # Total active cycles for level _0_0_4_2
           ramulator.busy_cycles_0_0_4_2            43643522                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_2
      ramulator.serving_requests_0_0_4_2            49098414                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_2
ramulator.average_serving_requests_0_0_4_2            0.135671                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_2
         ramulator.active_cycles_0_0_4_3            43766536                                      # Total active cycles for level _0_0_4_3
           ramulator.busy_cycles_0_0_4_3            43766536                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_4_3
      ramulator.serving_requests_0_0_4_3            49141755                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_3
ramulator.average_serving_requests_0_0_4_3            0.135790                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_4_3
           ramulator.active_cycles_0_0_5           163910579                                      # Total active cycles for level _0_0_5
             ramulator.busy_cycles_0_0_5           163910579                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5
        ramulator.serving_requests_0_0_5           195756956                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
ramulator.average_serving_requests_0_0_5            0.540923                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5
         ramulator.active_cycles_0_0_5_0            43430629                                      # Total active cycles for level _0_0_5_0
           ramulator.busy_cycles_0_0_5_0            43430629                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_0
      ramulator.serving_requests_0_0_5_0            48779199                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_0
ramulator.average_serving_requests_0_0_5_0            0.134789                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_0
         ramulator.active_cycles_0_0_5_1            43669305                                      # Total active cycles for level _0_0_5_1
           ramulator.busy_cycles_0_0_5_1            43669305                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_1
      ramulator.serving_requests_0_0_5_1            49114149                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_1
ramulator.average_serving_requests_0_0_5_1            0.135714                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_1
         ramulator.active_cycles_0_0_5_2            43610704                                      # Total active cycles for level _0_0_5_2
           ramulator.busy_cycles_0_0_5_2            43610704                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_2
      ramulator.serving_requests_0_0_5_2            49028864                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_2
ramulator.average_serving_requests_0_0_5_2            0.135479                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_2
         ramulator.active_cycles_0_0_5_3            43436026                                      # Total active cycles for level _0_0_5_3
           ramulator.busy_cycles_0_0_5_3            43436026                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_5_3
      ramulator.serving_requests_0_0_5_3            48834744                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_3
ramulator.average_serving_requests_0_0_5_3            0.134942                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_5_3
           ramulator.active_cycles_0_0_6           164026990                                      # Total active cycles for level _0_0_6
             ramulator.busy_cycles_0_0_6           164026990                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6
        ramulator.serving_requests_0_0_6           195866525                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
ramulator.average_serving_requests_0_0_6            0.541226                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6
         ramulator.active_cycles_0_0_6_0            43550970                                      # Total active cycles for level _0_0_6_0
           ramulator.busy_cycles_0_0_6_0            43550970                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_0
      ramulator.serving_requests_0_0_6_0            48984803                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_0
ramulator.average_serving_requests_0_0_6_0            0.135357                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_0
         ramulator.active_cycles_0_0_6_1            43379848                                      # Total active cycles for level _0_0_6_1
           ramulator.busy_cycles_0_0_6_1            43379848                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_1
      ramulator.serving_requests_0_0_6_1            48711729                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_1
ramulator.average_serving_requests_0_0_6_1            0.134602                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_1
         ramulator.active_cycles_0_0_6_2            43700581                                      # Total active cycles for level _0_0_6_2
           ramulator.busy_cycles_0_0_6_2            43700581                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_2
      ramulator.serving_requests_0_0_6_2            49086180                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_2
ramulator.average_serving_requests_0_0_6_2            0.135637                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_2
         ramulator.active_cycles_0_0_6_3            43684848                                      # Total active cycles for level _0_0_6_3
           ramulator.busy_cycles_0_0_6_3            43684848                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_6_3
      ramulator.serving_requests_0_0_6_3            49083813                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_3
ramulator.average_serving_requests_0_0_6_3            0.135630                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_6_3
           ramulator.active_cycles_0_0_7           163791867                                      # Total active cycles for level _0_0_7
             ramulator.busy_cycles_0_0_7           163791867                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7
        ramulator.serving_requests_0_0_7           195696192                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
ramulator.average_serving_requests_0_0_7            0.540756                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7
         ramulator.active_cycles_0_0_7_0            43503174                                      # Total active cycles for level _0_0_7_0
           ramulator.busy_cycles_0_0_7_0            43503174                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_0
      ramulator.serving_requests_0_0_7_0            48910795                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_0
ramulator.average_serving_requests_0_0_7_0            0.135152                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_0
         ramulator.active_cycles_0_0_7_1            43622171                                      # Total active cycles for level _0_0_7_1
           ramulator.busy_cycles_0_0_7_1            43622171                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_1
      ramulator.serving_requests_0_0_7_1            49026792                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_1
ramulator.average_serving_requests_0_0_7_1            0.135473                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_1
         ramulator.active_cycles_0_0_7_2            43532149                                      # Total active cycles for level _0_0_7_2
           ramulator.busy_cycles_0_0_7_2            43532149                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_2
      ramulator.serving_requests_0_0_7_2            48880428                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_2
ramulator.average_serving_requests_0_0_7_2            0.135068                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_2
         ramulator.active_cycles_0_0_7_3            43478966                                      # Total active cycles for level _0_0_7_3
           ramulator.busy_cycles_0_0_7_3            43478966                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_7_3
      ramulator.serving_requests_0_0_7_3            48878177                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_3
ramulator.average_serving_requests_0_0_7_3            0.135062                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_7_3
      ramulator.read_transaction_bytes_0           284700928                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0           283380352                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core              388963                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core              292460                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             8194847                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core              144346                                      # Number of row hits for read requests per channel per core
                                     [0]            144346.0                                      # 
ramulator.read_row_misses_channel_0_core              253009                                      # Number of row misses for read requests per channel per core
                                     [0]            253009.0                                      # 
ramulator.read_row_conflicts_channel_0_core             4051097                                      # Number of row conflicts for read requests per channel per core
                                     [0]           4051097.0                                      # 
 ramulator.write_row_hits_channel_0_core              244617                                      # Number of row hits for write requests per channel per core
                                     [0]            244617.0                                      # 
ramulator.write_row_misses_channel_0_core               39451                                      # Number of row misses for write requests per channel per core
                                     [0]             39451.0                                      # 
ramulator.write_row_conflicts_channel_0_core             4143750                                      # Number of row conflicts for write requests per channel per core
                                     [0]           4143750.0                                      # 
      ramulator.useless_activates_0_core             1084913                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0          213.958064                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           951782176                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            5.826091                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0          2108427465                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            1.603308                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           580227626                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            4.222783                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0          1528199839                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits            144346.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]            144346.0                                      # 
            ramulator.record_read_misses            253009.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]            253009.0                                      # 
         ramulator.record_read_conflicts           4051097.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           4051097.0                                      # 
             ramulator.record_write_hits            244617.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]            244617.0                                      # 
           ramulator.record_write_misses             39451.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]             39451.0                                      # 
        ramulator.record_write_conflicts           4143750.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]           4143750.0                                      # 
                 ramulator.dram_capacity         17179869184                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles           361893987                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests             8876266                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             4448452                                      # Number of incoming read requests to DRAM per core
                                     [0]           4448452.0                                      # 
                ramulator.write_requests             4427814                                      # Number of incoming write requests to DRAM per core
                                     [0]           4427814.0                                      # 
       ramulator.ramulator_active_cycles           358736898                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel           8876266.0                                      # Number of incoming requests to each DRAM channel
                                     [0]           8876266.0                                      # 
ramulator.incoming_read_reqs_per_channel           4448452.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           4448452.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum          2108427465                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           580227626                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum          1528199839                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            5.826091                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            1.603308                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            4.222783                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           4448452.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           4448452.0                                      # 
         ramulator.record_write_requests           4427814.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]           4427814.0                                      # 
            ramulator.L3_cache_read_miss             4445092                                      # cache read miss count
           ramulator.L3_cache_write_miss               69864                                      # cache write miss count
           ramulator.L3_cache_total_miss             4514956                                      # cache total miss count
             ramulator.L3_cache_eviction             4448452                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access             5078234                                      # cache read access count
         ramulator.L3_cache_write_access             5102564                                      # cache write access count
         ramulator.L3_cache_total_access            10180798                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable               66504                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           965050632                                      # cpu cycle number
            ramulator.record_cycs_core_0           965050632                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0           353940878                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000001                                      # cpu instruction number
