$comment
	File created using the following command:
		vcd file Instrucao_I.msim.vcd -direction
$end
$date
	Thu Oct 31 11:00:28 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module extensor_de_sinal_vhd_vec_tst $end
$var wire 1 ! entrada [15] $end
$var wire 1 " entrada [14] $end
$var wire 1 # entrada [13] $end
$var wire 1 $ entrada [12] $end
$var wire 1 % entrada [11] $end
$var wire 1 & entrada [10] $end
$var wire 1 ' entrada [9] $end
$var wire 1 ( entrada [8] $end
$var wire 1 ) entrada [7] $end
$var wire 1 * entrada [6] $end
$var wire 1 + entrada [5] $end
$var wire 1 , entrada [4] $end
$var wire 1 - entrada [3] $end
$var wire 1 . entrada [2] $end
$var wire 1 / entrada [1] $end
$var wire 1 0 entrada [0] $end
$var wire 1 1 saida [31] $end
$var wire 1 2 saida [30] $end
$var wire 1 3 saida [29] $end
$var wire 1 4 saida [28] $end
$var wire 1 5 saida [27] $end
$var wire 1 6 saida [26] $end
$var wire 1 7 saida [25] $end
$var wire 1 8 saida [24] $end
$var wire 1 9 saida [23] $end
$var wire 1 : saida [22] $end
$var wire 1 ; saida [21] $end
$var wire 1 < saida [20] $end
$var wire 1 = saida [19] $end
$var wire 1 > saida [18] $end
$var wire 1 ? saida [17] $end
$var wire 1 @ saida [16] $end
$var wire 1 A saida [15] $end
$var wire 1 B saida [14] $end
$var wire 1 C saida [13] $end
$var wire 1 D saida [12] $end
$var wire 1 E saida [11] $end
$var wire 1 F saida [10] $end
$var wire 1 G saida [9] $end
$var wire 1 H saida [8] $end
$var wire 1 I saida [7] $end
$var wire 1 J saida [6] $end
$var wire 1 K saida [5] $end
$var wire 1 L saida [4] $end
$var wire 1 M saida [3] $end
$var wire 1 N saida [2] $end
$var wire 1 O saida [1] $end
$var wire 1 P saida [0] $end

$scope module i1 $end
$var wire 1 Q gnd $end
$var wire 1 R vcc $end
$var wire 1 S unknown $end
$var wire 1 T devoe $end
$var wire 1 U devclrn $end
$var wire 1 V devpor $end
$var wire 1 W ww_devoe $end
$var wire 1 X ww_devclrn $end
$var wire 1 Y ww_devpor $end
$var wire 1 Z ww_entrada [15] $end
$var wire 1 [ ww_entrada [14] $end
$var wire 1 \ ww_entrada [13] $end
$var wire 1 ] ww_entrada [12] $end
$var wire 1 ^ ww_entrada [11] $end
$var wire 1 _ ww_entrada [10] $end
$var wire 1 ` ww_entrada [9] $end
$var wire 1 a ww_entrada [8] $end
$var wire 1 b ww_entrada [7] $end
$var wire 1 c ww_entrada [6] $end
$var wire 1 d ww_entrada [5] $end
$var wire 1 e ww_entrada [4] $end
$var wire 1 f ww_entrada [3] $end
$var wire 1 g ww_entrada [2] $end
$var wire 1 h ww_entrada [1] $end
$var wire 1 i ww_entrada [0] $end
$var wire 1 j ww_saida [31] $end
$var wire 1 k ww_saida [30] $end
$var wire 1 l ww_saida [29] $end
$var wire 1 m ww_saida [28] $end
$var wire 1 n ww_saida [27] $end
$var wire 1 o ww_saida [26] $end
$var wire 1 p ww_saida [25] $end
$var wire 1 q ww_saida [24] $end
$var wire 1 r ww_saida [23] $end
$var wire 1 s ww_saida [22] $end
$var wire 1 t ww_saida [21] $end
$var wire 1 u ww_saida [20] $end
$var wire 1 v ww_saida [19] $end
$var wire 1 w ww_saida [18] $end
$var wire 1 x ww_saida [17] $end
$var wire 1 y ww_saida [16] $end
$var wire 1 z ww_saida [15] $end
$var wire 1 { ww_saida [14] $end
$var wire 1 | ww_saida [13] $end
$var wire 1 } ww_saida [12] $end
$var wire 1 ~ ww_saida [11] $end
$var wire 1 !! ww_saida [10] $end
$var wire 1 "! ww_saida [9] $end
$var wire 1 #! ww_saida [8] $end
$var wire 1 $! ww_saida [7] $end
$var wire 1 %! ww_saida [6] $end
$var wire 1 &! ww_saida [5] $end
$var wire 1 '! ww_saida [4] $end
$var wire 1 (! ww_saida [3] $end
$var wire 1 )! ww_saida [2] $end
$var wire 1 *! ww_saida [1] $end
$var wire 1 +! ww_saida [0] $end
$var wire 1 ,! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 -! \entrada[0]~input_o\ $end
$var wire 1 .! \entrada[1]~input_o\ $end
$var wire 1 /! \entrada[2]~input_o\ $end
$var wire 1 0! \entrada[3]~input_o\ $end
$var wire 1 1! \entrada[4]~input_o\ $end
$var wire 1 2! \entrada[5]~input_o\ $end
$var wire 1 3! \entrada[6]~input_o\ $end
$var wire 1 4! \entrada[7]~input_o\ $end
$var wire 1 5! \entrada[8]~input_o\ $end
$var wire 1 6! \entrada[9]~input_o\ $end
$var wire 1 7! \entrada[10]~input_o\ $end
$var wire 1 8! \entrada[11]~input_o\ $end
$var wire 1 9! \entrada[12]~input_o\ $end
$var wire 1 :! \entrada[13]~input_o\ $end
$var wire 1 ;! \entrada[14]~input_o\ $end
$var wire 1 <! \entrada[15]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0Q
1R
xS
1T
1U
1V
1W
1X
1Y
x,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
15!
16!
07!
08!
09!
0:!
0;!
1<!
1!
0"
0#
0$
0%
0&
1'
1(
0)
0*
0+
0,
1-
0.
0/
00
1Z
0[
0\
0]
0^
0_
1`
1a
0b
0c
0d
0e
1f
0g
0h
0i
1j
1k
1l
1m
1n
1o
1p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
0{
0|
0}
0~
0!!
1"!
1#!
0$!
0%!
0&!
0'!
1(!
0)!
0*!
0+!
11
12
13
14
15
16
17
18
19
1:
1;
1<
1=
1>
1?
1@
1A
0B
0C
0D
0E
0F
1G
1H
0I
0J
0K
0L
1M
0N
0O
0P
$end
#1000000
