{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 22:56:39 2009 " "Info: Processing started: Tue Dec 01 22:56:39 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst3\|dffe8bit:diff32Part2\|inst4 register PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5 68.98 MHz 14.498 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 68.98 MHz between source register \"PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst3\|dffe8bit:diff32Part2\|inst4\" and destination register \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5\" (period= 14.498 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.048 ns + Longest register register " "Info: + Longest register to register delay is 7.048 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst3\|dffe8bit:diff32Part2\|inst4 1 REG LCFF_X51_Y41_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y41_N21; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst3\|dffe8bit:diff32Part2\|inst4'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 744 808 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.285 ns) 0.948 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w23_n0_mux_dataout~2 2 COMB LCCOMB_X50_Y43_N8 1 " "Info: 2: + IC(0.663 ns) + CELL(0.285 ns) = 0.948 ns; Loc. = LCCOMB_X50_Y43_N8; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w23_n0_mux_dataout~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 1004 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.285 ns) 1.480 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w23_n0_mux_dataout~6 3 COMB LCCOMB_X50_Y43_N2 1 " "Info: 3: + IC(0.247 ns) + CELL(0.285 ns) = 1.480 ns; Loc. = LCCOMB_X50_Y43_N2; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w23_n0_mux_dataout~6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~2 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~6 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 1004 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.161 ns) 2.278 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w23_n0_mux_dataout~11 4 COMB LCCOMB_X50_Y45_N26 1 " "Info: 4: + IC(0.637 ns) + CELL(0.161 ns) = 2.278 ns; Loc. = LCCOMB_X50_Y45_N26; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|lpm_mux:54\|mux_2rc:auto_generated\|l5_w23_n0_mux_dataout~11'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~6 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~11 } "NODE_NAME" } } { "db/mux_2rc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_2rc.tdf" 1004 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.055 ns) 2.538 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[23\]~311 5 COMB LCCOMB_X50_Y45_N10 1 " "Info: 5: + IC(0.205 ns) + CELL(0.055 ns) = 2.538 ns; Loc. = LCCOMB_X50_Y45_N10; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[23\]~311'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~311 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.055 ns) 2.811 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[23\]~313 6 COMB LCCOMB_X50_Y45_N16 1 " "Info: 6: + IC(0.218 ns) + CELL(0.055 ns) = 2.811 ns; Loc. = LCCOMB_X50_Y45_N16; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[23\]~313'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~311 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~313 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.055 ns) 3.358 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[23\] 7 COMB LCCOMB_X46_Y45_N30 2 " "Info: 7: + IC(0.492 ns) + CELL(0.055 ns) = 3.358 ns; Loc. = LCCOMB_X46_Y45_N30; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst7\|Y\[23\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~313 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.285 ns) 3.914 ns PipelineUniProcessor:IntelInside\|IsZero~2 8 COMB LCCOMB_X46_Y45_N6 1 " "Info: 8: + IC(0.271 ns) + CELL(0.285 ns) = 3.914 ns; Loc. = LCCOMB_X46_Y45_N6; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23] PipelineUniProcessor:IntelInside|IsZero~2 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.055 ns) 4.467 ns PipelineUniProcessor:IntelInside\|IsZero~3 9 COMB LCCOMB_X43_Y45_N18 1 " "Info: 9: + IC(0.498 ns) + CELL(0.055 ns) = 4.467 ns; Loc. = LCCOMB_X43_Y45_N18; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { PipelineUniProcessor:IntelInside|IsZero~2 PipelineUniProcessor:IntelInside|IsZero~3 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.236 ns) 4.922 ns PipelineUniProcessor:IntelInside\|IsZero~4 10 COMB LCCOMB_X43_Y45_N14 2 " "Info: 10: + IC(0.219 ns) + CELL(0.236 ns) = 4.922 ns; Loc. = LCCOMB_X43_Y45_N14; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~4'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { PipelineUniProcessor:IntelInside|IsZero~3 PipelineUniProcessor:IntelInside|IsZero~4 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.285 ns) 5.461 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 11 COMB LCCOMB_X43_Y45_N4 10 " "Info: 11: + IC(0.254 ns) + CELL(0.285 ns) = 5.461 ns; Loc. = LCCOMB_X43_Y45_N4; Fanout = 10; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { PipelineUniProcessor:IntelInside|IsZero~4 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.364 ns) 6.395 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst1\|mux2x1bit:inst9\|inst3 12 COMB LCCOMB_X39_Y45_N4 2 " "Info: 12: + IC(0.570 ns) + CELL(0.364 ns) = 6.395 ns; Loc. = LCCOMB_X39_Y45_N4; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst1\|mux2x1bit:inst9\|inst3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.324 ns) 7.048 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5 13 REG LCFF_X39_Y45_N1 5 " "Info: 13: + IC(0.329 ns) + CELL(0.324 ns) = 7.048 ns; Loc. = LCFF_X39_Y45_N1; Fanout = 5; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.445 ns ( 34.69 % ) " "Info: Total cell delay = 2.445 ns ( 34.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.603 ns ( 65.31 % ) " "Info: Total interconnect delay = 4.603 ns ( 65.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.048 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~2 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~6 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~311 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~313 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23] PipelineUniProcessor:IntelInside|IsZero~2 PipelineUniProcessor:IntelInside|IsZero~3 PipelineUniProcessor:IntelInside|IsZero~4 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.048 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~2 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~6 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~11 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~311 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~313 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23] {} PipelineUniProcessor:IntelInside|IsZero~2 {} PipelineUniProcessor:IntelInside|IsZero~3 {} PipelineUniProcessor:IntelInside|IsZero~4 {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 {} } { 0.000ns 0.663ns 0.247ns 0.637ns 0.205ns 0.218ns 0.492ns 0.271ns 0.498ns 0.219ns 0.254ns 0.570ns 0.329ns } { 0.000ns 0.285ns 0.285ns 0.161ns 0.055ns 0.055ns 0.055ns 0.285ns 0.055ns 0.236ns 0.285ns 0.364ns 0.324ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.453 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7648 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 7648; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.649 ns) 3.453 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5 3 REG LCFF_X39_Y45_N1 5 " "Info: 3: + IC(1.550 ns) + CELL(0.649 ns) = 3.453 ns; Loc. = LCFF_X39_Y45_N1; Fanout = 5; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part2\|inst5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.69 % ) " "Info: Total cell delay = 1.543 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 55.31 % ) " "Info: Total interconnect delay = 1.910 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.453 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 {} } { 0.000ns 0.000ns 0.360ns 1.550ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.460 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7648 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 7648; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.649 ns) 3.460 ns PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst3\|dffe8bit:diff32Part2\|inst4 3 REG LCFF_X51_Y41_N21 2 " "Info: 3: + IC(1.557 ns) + CELL(0.649 ns) = 3.460 ns; Loc. = LCFF_X51_Y41_N21; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|RegFile32x32:Regs\|dffe32bit:inst3\|dffe8bit:diff32Part2\|inst4'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.206 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 744 808 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.60 % ) " "Info: Total cell delay = 1.543 ns ( 44.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 55.40 % ) " "Info: Total interconnect delay = 1.917 ns ( 55.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.460 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.460 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 {} } { 0.000ns 0.000ns 0.360ns 1.557ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.453 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 {} } { 0.000ns 0.000ns 0.360ns 1.550ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.460 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.460 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 {} } { 0.000ns 0.000ns 0.360ns 1.557ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns + " "Info: + Micro clock to output delay of source is 0.099 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 744 808 264 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 744 808 264 "inst4" "" } } } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.048 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~2 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~6 PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~11 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~311 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~313 PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23] PipelineUniProcessor:IntelInside|IsZero~2 PipelineUniProcessor:IntelInside|IsZero~3 PipelineUniProcessor:IntelInside|IsZero~4 PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.048 ns" { PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~2 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~6 {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|lpm_mux:54|mux_2rc:auto_generated|l5_w23_n0_mux_dataout~11 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~311 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23]~313 {} PipelineUniProcessor:IntelInside|mux4x32bit:inst7|Y[23] {} PipelineUniProcessor:IntelInside|IsZero~2 {} PipelineUniProcessor:IntelInside|IsZero~3 {} PipelineUniProcessor:IntelInside|IsZero~4 {} PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst1|mux2x1bit:inst9|inst3 {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 {} } { 0.000ns 0.663ns 0.247ns 0.637ns 0.205ns 0.218ns 0.492ns 0.271ns 0.498ns 0.219ns 0.254ns 0.570ns 0.329ns } { 0.000ns 0.285ns 0.285ns 0.161ns 0.055ns 0.055ns 0.055ns 0.285ns 0.055ns 0.236ns 0.285ns 0.364ns 0.324ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.453 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part2|inst5 {} } { 0.000ns 0.000ns 0.360ns 1.550ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.460 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.460 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|RegFile32x32:Regs|dffe32bit:inst3|dffe8bit:diff32Part2|inst4 {} } { 0.000ns 0.000ns 0.360ns 1.557ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5 INT CLK 4.309 ns register " "Info: tsu for register \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5\" (data pin = \"INT\", clock pin = \"CLK\") is 4.309 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.670 ns + Longest pin register " "Info: + Longest pin to register delay is 7.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns INT 1 PIN PIN_T29 33 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_T29; Fanout = 33; PIN Node = 'INT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.889 ns) + CELL(0.236 ns) 6.019 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|combiner 2 COMB LCCOMB_X43_Y45_N12 32 " "Info: 2: + IC(4.889 ns) + CELL(0.236 ns) = 6.019 ns; Loc. = LCCOMB_X43_Y45_N12; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|combiner'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.125 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner } "NODE_NAME" } } { "PC-BUFFER.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/PC-BUFFER.bdf" { { 232 232 296 280 "combiner" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.783 ns) 7.670 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5 3 REG LCFF_X42_Y47_N1 21 " "Info: 3: + IC(0.868 ns) + CELL(0.783 ns) = 7.670 ns; Loc. = LCFF_X42_Y47_N1; Fanout = 21; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.913 ns ( 24.94 % ) " "Info: Total cell delay = 1.913 ns ( 24.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.757 ns ( 75.06 % ) " "Info: Total interconnect delay = 5.757 ns ( 75.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.670 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.670 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 {} } { 0.000ns 0.000ns 4.889ns 0.868ns } { 0.000ns 0.894ns 0.236ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.456 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7648 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 7648; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.649 ns) 3.456 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5 3 REG LCFF_X42_Y47_N1 21 " "Info: 3: + IC(1.553 ns) + CELL(0.649 ns) = 3.456 ns; Loc. = LCFF_X42_Y47_N1; Fanout = 21; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part3\|inst5'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 560 624 264 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.65 % ) " "Info: Total cell delay = 1.543 ns ( 44.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.913 ns ( 55.35 % ) " "Info: Total interconnect delay = 1.913 ns ( 55.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 {} } { 0.000ns 0.000ns 0.360ns 1.553ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.670 ns" { INT PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.670 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|combiner {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 {} } { 0.000ns 0.000ns 4.889ns 0.868ns } { 0.000ns 0.894ns 0.236ns 0.783ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.456 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part3|inst5 {} } { 0.000ns 0.000ns 0.360ns 1.553ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK INST\[16\] InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a176~porta_address_reg0 13.497 ns memory " "Info: tco from clock \"CLK\" to destination pin \"INST\[16\]\" through memory \"InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a176~porta_address_reg0\" is 13.497 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.272 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 3.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7648 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 7648; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.505 ns) 3.272 ns InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a176~porta_address_reg0 3 MEM M4K_X35_Y36 1 " "Info: 3: + IC(1.513 ns) + CELL(0.505 ns) = 3.272 ns; Loc. = M4K_X35_Y36; Fanout = 1; MEM Node = 'InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a176~porta_address_reg0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { CLK~clkctrl InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_b881.tdf" 3385 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 42.76 % ) " "Info: Total cell delay = 1.399 ns ( 42.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.873 ns ( 57.24 % ) " "Info: Total interconnect delay = 1.873 ns ( 57.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.272 ns" { CLK CLK~clkctrl InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176~porta_address_reg0 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.272 ns" { CLK {} CLK~combout {} CLK~clkctrl {} InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176~porta_address_reg0 {} } { 0.000ns 0.000ns 0.360ns 1.513ns } { 0.000ns 0.894ns 0.000ns 0.505ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.142 ns + " "Info: + Micro clock to output delay of source is 0.142 ns" {  } { { "db/altsyncram_b881.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_b881.tdf" 3385 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.083 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a176~porta_address_reg0 1 MEM M4K_X35_Y36 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X35_Y36; Fanout = 1; MEM Node = 'InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a176~porta_address_reg0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_b881.tdf" 3385 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.942 ns) 1.942 ns InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a176 2 MEM M4K_X35_Y36 1 " "Info: 2: + IC(0.000 ns) + CELL(1.942 ns) = 1.942 ns; Loc. = M4K_X35_Y36; Fanout = 1; MEM Node = 'InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|ram_block1a176'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176~porta_address_reg0 InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176 } "NODE_NAME" } } { "db/altsyncram_b881.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/altsyncram_b881.tdf" 3385 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.374 ns) 4.306 ns InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|mux_omb:mux2\|l4_w16_n0_mux_dataout~4 3 COMB LCCOMB_X67_Y36_N28 1 " "Info: 3: + IC(1.990 ns) + CELL(0.374 ns) = 4.306 ns; Loc. = LCCOMB_X67_Y36_N28; Fanout = 1; COMB Node = 'InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|mux_omb:mux2\|l4_w16_n0_mux_dataout~4'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176 InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_omb.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_omb.tdf" 484 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.285 ns) 4.838 ns InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|mux_omb:mux2\|l4_w16_n0_mux_dataout~6 4 COMB LCCOMB_X67_Y36_N14 2 " "Info: 4: + IC(0.247 ns) + CELL(0.285 ns) = 4.838 ns; Loc. = LCCOMB_X67_Y36_N14; Fanout = 2; COMB Node = 'InstROM1:InstROM1\|altsyncram:altsyncram_component\|altsyncram_b881:auto_generated\|mux_omb:mux2\|l4_w16_n0_mux_dataout~6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~4 InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~6 } "NODE_NAME" } } { "db/mux_omb.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/PipelineUniProcessor/db/mux_omb.tdf" 484 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.179 ns) + CELL(2.066 ns) 10.083 ns INST\[16\] 5 PIN PIN_AB15 0 " "Info: 5: + IC(3.179 ns) + CELL(2.066 ns) = 10.083 ns; Loc. = PIN_AB15; Fanout = 0; PIN Node = 'INST\[16\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.245 ns" { InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~6 INST[16] } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 488 664 88 "INST\[31..0\]" "" } { 280 120 224 296 "INST\[31..0\]" "" } { 400 1416 1474 416 "INST\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.667 ns ( 46.29 % ) " "Info: Total cell delay = 4.667 ns ( 46.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.416 ns ( 53.71 % ) " "Info: Total interconnect delay = 5.416 ns ( 53.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.083 ns" { InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176~porta_address_reg0 InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176 InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~4 InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~6 INST[16] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.083 ns" { InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176~porta_address_reg0 {} InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176 {} InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~4 {} InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~6 {} INST[16] {} } { 0.000ns 0.000ns 1.990ns 0.247ns 3.179ns } { 0.000ns 1.942ns 0.374ns 0.285ns 2.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.272 ns" { CLK CLK~clkctrl InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176~porta_address_reg0 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.272 ns" { CLK {} CLK~combout {} CLK~clkctrl {} InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176~porta_address_reg0 {} } { 0.000ns 0.000ns 0.360ns 1.513ns } { 0.000ns 0.894ns 0.000ns 0.505ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.083 ns" { InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176~porta_address_reg0 InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176 InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~4 InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~6 INST[16] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.083 ns" { InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176~porta_address_reg0 {} InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|ram_block1a176 {} InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~4 {} InstROM1:InstROM1|altsyncram:altsyncram_component|altsyncram_b881:auto_generated|mux_omb:mux2|l4_w16_n0_mux_dataout~6 {} INST[16] {} } { 0.000ns 0.000ns 1.990ns 0.247ns 3.179ns } { 0.000ns 1.942ns 0.374ns 0.285ns 2.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst4 INT CLK -2.646 ns register " "Info: th for register \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst4\" (data pin = \"INT\", clock pin = \"CLK\") is -2.646 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.464 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_U30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.254 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7648 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.254 ns; Loc. = CLKCTRL_G3; Fanout = 7648; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 280 1128 1256 296 "CLK" "" } { 408 1016 1144 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.649 ns) 3.464 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst4 3 REG LCFF_X43_Y45_N25 2 " "Info: 3: + IC(1.561 ns) + CELL(0.649 ns) = 3.464 ns; Loc. = LCFF_X43_Y45_N25; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst4'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst4 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 744 808 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.543 ns ( 44.54 % ) " "Info: Total cell delay = 1.543 ns ( 44.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.921 ns ( 55.46 % ) " "Info: Total interconnect delay = 1.921 ns ( 55.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.464 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst4 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst4 {} } { 0.000ns 0.000ns 0.360ns 1.561ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 744 808 264 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.267 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns INT 1 PIN PIN_T29 33 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_T29; Fanout = 33; PIN Node = 'INT'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.926 ns) + CELL(0.285 ns) 6.105 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst6\|inst3 2 COMB LCCOMB_X43_Y45_N24 2 " "Info: 2: + IC(4.926 ns) + CELL(0.285 ns) = 6.105 ns; Loc. = LCCOMB_X43_Y45_N24; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst6\|inst3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.211 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.162 ns) 6.267 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst4 3 REG LCFF_X43_Y45_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.162 ns) = 6.267 ns; Loc. = LCFF_X43_Y45_N25; Fanout = 2; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst4'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.162 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst4 } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Computer Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 184 744 808 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 21.40 % ) " "Info: Total cell delay = 1.341 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.926 ns ( 78.60 % ) " "Info: Total interconnect delay = 4.926 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.267 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst4 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.267 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst4 {} } { 0.000ns 0.000ns 4.926ns 0.000ns } { 0.000ns 0.894ns 0.285ns 0.162ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.464 ns" { CLK CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst4 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.464 ns" { CLK {} CLK~combout {} CLK~clkctrl {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst4 {} } { 0.000ns 0.000ns 0.360ns 1.561ns } { 0.000ns 0.894ns 0.000ns 0.649ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.267 ns" { INT PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst4 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.267 ns" { INT {} INT~combout {} PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst6|inst3 {} PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst4 {} } { 0.000ns 0.000ns 4.926ns 0.000ns } { 0.000ns 0.894ns 0.285ns 0.162ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 22:56:45 2009 " "Info: Processing ended: Tue Dec 01 22:56:45 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
