✔ [2/94] Built LeanRV64D.Sail.IntRange
✔ [3/94] Built LeanRV64D.Sail.BitVec
⚠ [4/94] Built LeanRV64D.Sail.Sail
warning: /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/Sail/Sail.lean:195:49: `Vector.mkVector` has been deprecated: use `Vector.replicate` instead
warning: /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/Sail/Sail.lean:409:10: `Vector.mkVector` has been deprecated: use `Vector.replicate` instead
✔ [5/94] Built LeanRV64D.Defs
✔ [6/94] Built LeanRV64D.Specialization
✔ [7/94] Built LeanRV64D.RiscvExtras
✔ [8/94] Built LeanRV64D.Option
✔ [9/94] Built LeanRV64D.Flow
✔ [10/94] Built LeanRV64D.Arith
✔ [11/94] Built LeanRV64D.String
✔ [12/94] Built LeanRV64D.Mapping
✔ [13/94] Built LeanRV64D.Vector
✔ [14/94] Built LeanRV64D.HexBits
✔ [15/94] Built LeanRV64D.HexBitsSigned
✔ [16/94] Built LeanRV64D.DecBits
✔ [17/94] Built LeanRV64D.Prelude
✔ [18/94] Built LeanRV64D.RiscvErrors
✔ [19/94] Built LeanRV64D.RiscvXlen
✔ [20/94] Built LeanRV64D.RiscvFlen
✔ [21/94] Built LeanRV64D.RiscvVlen
✔ [22/94] Built LeanRV64D.PreludeMemAddrtype
✔ [23/94] Built LeanRV64D.PreludeMemMetadata
✔ [24/94] Built LeanRV64D.Result
✔ [25/94] Built LeanRV64D.Common
✔ [26/94] Built LeanRV64D.ReadWrite
✔ [27/94] Built LeanRV64D.PreludeMem
✔ [28/94] Built LeanRV64D.Arithmetic
✔ [29/94] Built LeanRV64D.RiscvExtensions
✔ [30/94] Built LeanRV64D.RiscvTypesExt
✔ [31/94] Built LeanRV64D.RiscvTypes
✔ [32/94] Built LeanRV64D.RiscvVmemTypes
✔ [33/94] Built LeanRV64D.RiscvRegType
✔ [34/94] Built LeanRV64D.RiscvFregType
✔ [35/94] Built LeanRV64D.RiscvRegs
✔ [36/94] Built LeanRV64D.RiscvPcAccess
✔ [37/94] Built LeanRV64D.RiscvSysRegs
✔ [38/94] Built LeanRV64D.RiscvPmpRegs
✔ [39/94] Built LeanRV64D.RiscvPmpControl
✔ [40/94] Built LeanRV64D.RiscvExtRegs
✔ [41/94] Built LeanRV64D.RiscvAddrChecks
✔ [42/94] Built LeanRV64D.RiscvVregType
✔ [43/94] Built LeanRV64D.RiscvVextRegs
✔ [44/94] Built LeanRV64D.RiscvVextControl
✔ [45/94] Built LeanRV64D.RiscvSysExceptions
✔ [46/94] Built LeanRV64D.RiscvZihpm
✔ [47/94] Built LeanRV64D.RiscvSscofpmf
✔ [48/94] Built LeanRV64D.RiscvZkrControl
✔ [49/94] Built LeanRV64D.RiscvSoftfloatInterface
✔ [50/94] Built LeanRV64D.RiscvFdextRegs
✔ [51/94] Built LeanRV64D.RiscvSmcntrpmf
✔ [52/94] Built LeanRV64D.RiscvSysControl
✔ [53/94] Built LeanRV64D.RiscvPlatform
✔ [54/94] Built LeanRV64D.RiscvMem
✔ [55/94] Built LeanRV64D.RiscvVmemPte
✔ [56/94] Built LeanRV64D.RiscvVmemPtw
✔ [57/94] Built LeanRV64D.RiscvVmemTlb
✔ [58/94] Built LeanRV64D.RiscvVmem
✔ [59/94] Built LeanRV64D.RiscvTypesKext
✔ [60/94] Built LeanRV64D.RiscvInstsBase
✔ [61/94] Built LeanRV64D.RiscvInstsAext
✔ [62/94] Built LeanRV64D.RiscvInstsMext
✔ [63/94] Built LeanRV64D.RiscvInstsZicsr
✔ [64/94] Built LeanRV64D.RiscvInstsFext
✔ [65/94] Built LeanRV64D.RiscvInstsDext
✔ [66/94] Built LeanRV64D.RiscvInstsZba
✔ [67/94] Built LeanRV64D.RiscvInstsZbb
✔ [68/94] Built LeanRV64D.RiscvInstsZbs
✔ [69/94] Built LeanRV64D.RiscvInstsZfh
✔ [70/94] Built LeanRV64D.RiscvInstsZfa
✔ [71/94] Built LeanRV64D.RiscvInstsZbkb
✔ [72/94] Built LeanRV64D.RiscvInstsZicond
✔ [73/94] Built LeanRV64D.RiscvInstsVextUtils
✔ [74/94] Built LeanRV64D.RiscvInstsVextFpUtils
✔ [75/94] Built LeanRV64D.RiscvInstsVextVset
✔ [76/94] Built LeanRV64D.RiscvInstsVextArith
✔ [77/94] Built LeanRV64D.RiscvInstsVextFp
✔ [78/94] Built LeanRV64D.RiscvInstsVextMem
✔ [79/94] Built LeanRV64D.RiscvInstsVextMask
✔ [80/94] Built LeanRV64D.RiscvInstsVextVm
✔ [81/94] Built LeanRV64D.RiscvInstsVextFpVm
✔ [82/94] Built LeanRV64D.RiscvInstsVextRed
✔ [83/94] Built LeanRV64D.RiscvInstsVextFpRed
✔ [84/94] Built LeanRV64D.RiscvInstsZicbom
✔ [85/94] Built LeanRV64D.RiscvInstsZicboz
✔ [86/94] Built LeanRV64D.RiscvInstsEnd
✔ [87/94] Built LeanRV64D.RiscvCsrEnd
✔ [88/94] Built LeanRV64D.RiscvStepExt
✔ [89/94] Built LeanRV64D.RiscvDecodeExt
✔ [90/94] Built LeanRV64D.RiscvFetch
✔ [91/94] Built LeanRV64D.RiscvStep
✔ [92/94] Built LeanRV64D.Main
✔ [93/94] Built LeanRV64D
Build completed successfully.
