Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov  6 17:48:36 2024
| Host         : DESKTOP-J1LPDNN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: clk1m_mod/flex_clk_reg/Q (HIGH)

 There are 183 register/latch pins with no clock driven by root clock pin: clk25m_mod/flex_clk_reg/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: clk50_mod/flex_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_mod/flex_clk_reg/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: master_mod/nolabel_line67/flex_clk_reg/Q (HIGH)

 There are 1316 register/latch pins with no clock driven by root clock pin: master_mod/nolabel_line69/flex_clk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: master_mod/nolabel_line71/flex_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mousectl/left_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: slave_mod/nolabel_line282/flex_clk_reg/Q (HIGH)

 There are 179 register/latch pins with no clock driven by root clock pin: slave_mod/nolabel_line51/flex_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: slave_mod/nolabel_line53/flex_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.229        0.000                      0                 1187        0.175        0.000                      0                 1187        4.500        0.000                       0                   813  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.229        0.000                      0                 1187        0.175        0.000                      0                 1187        4.500        0.000                       0                   813  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 mousectl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.573ns (44.832%)  route 3.166ns (55.168%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.614     5.135    mousectl/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  mousectl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  mousectl/x_overflow_reg/Q
                         net (fo=19, routed)          1.245     6.836    mousectl/x_overflow_reg_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  mousectl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     6.960    mousectl/x_pos[7]_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  mousectl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    mousectl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.823 f  mousectl/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.915     8.739    mousectl/plusOp6[11]
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.306     9.045 r  mousectl/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.045    mousectl/gtOp_carry__0_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.537 f  mousectl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          1.006    10.542    mousectl/gtOp
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.332    10.874 r  mousectl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.874    mousectl/x_pos[0]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  mousectl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.496    14.837    mousectl/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  mousectl/x_pos_reg[0]/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)        0.031    15.104    mousectl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 mousectl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 2.573ns (45.526%)  route 3.079ns (54.474%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.614     5.135    mousectl/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  mousectl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  mousectl/x_overflow_reg/Q
                         net (fo=19, routed)          1.245     6.836    mousectl/x_overflow_reg_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  mousectl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     6.960    mousectl/x_pos[7]_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  mousectl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    mousectl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.823 f  mousectl/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.915     8.739    mousectl/plusOp6[11]
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.306     9.045 r  mousectl/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.045    mousectl/gtOp_carry__0_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.537 f  mousectl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.918    10.455    mousectl/gtOp
    SLICE_X5Y80          LUT5 (Prop_lut5_I4_O)        0.332    10.787 r  mousectl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.787    mousectl/x_pos[3]_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  mousectl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.496    14.837    mousectl/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  mousectl/x_pos_reg[3]/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)        0.029    15.102    mousectl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 mousectl/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/y_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 2.704ns (48.869%)  route 2.829ns (51.131%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.614     5.135    mousectl/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  mousectl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.419     5.554 r  mousectl/y_overflow_reg/Q
                         net (fo=18, routed)          1.344     6.898    mousectl/y_overflow_reg_n_0
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.296     7.194 r  mousectl/y_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     7.194    mousectl/y_pos[7]_i_5_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  mousectl/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.744    mousectl/y_pos_reg[7]_i_2_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.057 f  mousectl/y_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.676     8.733    mousectl/plusOp10[11]
    SLICE_X1Y81          LUT2 (Prop_lut2_I1_O)        0.306     9.039 r  mousectl/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     9.039    mousectl/i__carry__0_i_3__1_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.530 f  mousectl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.809    10.339    mousectl/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.329    10.668 r  mousectl/y_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.668    mousectl/y_pos[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  mousectl/y_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.497    14.838    mousectl/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  mousectl/y_pos_reg[0]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.029    15.090    mousectl/y_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 mousectl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.573ns (47.042%)  route 2.897ns (52.958%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.614     5.135    mousectl/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  mousectl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  mousectl/x_overflow_reg/Q
                         net (fo=19, routed)          1.245     6.836    mousectl/x_overflow_reg_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  mousectl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     6.960    mousectl/x_pos[7]_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  mousectl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    mousectl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.823 f  mousectl/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.915     8.739    mousectl/plusOp6[11]
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.306     9.045 r  mousectl/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.045    mousectl/gtOp_carry__0_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.537 f  mousectl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.736    10.272    mousectl/gtOp
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.332    10.604 r  mousectl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.604    mousectl/x_pos[1]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  mousectl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.496    14.837    mousectl/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  mousectl/x_pos_reg[1]/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.029    15.102    mousectl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 mousectl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.573ns (47.068%)  route 2.894ns (52.932%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.614     5.135    mousectl/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  mousectl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  mousectl/x_overflow_reg/Q
                         net (fo=19, routed)          1.245     6.836    mousectl/x_overflow_reg_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  mousectl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     6.960    mousectl/x_pos[7]_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  mousectl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    mousectl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.823 f  mousectl/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.915     8.739    mousectl/plusOp6[11]
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.306     9.045 r  mousectl/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.045    mousectl/gtOp_carry__0_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.537 f  mousectl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.733    10.269    mousectl/gtOp
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.332    10.601 r  mousectl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.601    mousectl/x_pos[2]_i_1_n_0
    SLICE_X4Y80          FDRE                                         r  mousectl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.496    14.837    mousectl/clk_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  mousectl/x_pos_reg[2]/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.031    15.104    mousectl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 mousectl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.573ns (47.335%)  route 2.863ns (52.665%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.614     5.135    mousectl/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  mousectl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  mousectl/x_overflow_reg/Q
                         net (fo=19, routed)          1.245     6.836    mousectl/x_overflow_reg_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  mousectl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     6.960    mousectl/x_pos[7]_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  mousectl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    mousectl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.823 f  mousectl/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.915     8.739    mousectl/plusOp6[11]
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.306     9.045 r  mousectl/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.045    mousectl/gtOp_carry__0_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.537 f  mousectl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.702    10.239    mousectl/gtOp
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.332    10.571 r  mousectl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.571    mousectl/x_pos[10]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  mousectl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.500    14.841    mousectl/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  mousectl/x_pos_reg[10]/C
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.029    15.106    mousectl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 mousectl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.573ns (47.402%)  route 2.855ns (52.598%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.614     5.135    mousectl/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  mousectl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  mousectl/x_overflow_reg/Q
                         net (fo=19, routed)          1.245     6.836    mousectl/x_overflow_reg_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  mousectl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     6.960    mousectl/x_pos[7]_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  mousectl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    mousectl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.823 f  mousectl/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.915     8.739    mousectl/plusOp6[11]
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.306     9.045 r  mousectl/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.045    mousectl/gtOp_carry__0_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.537 r  mousectl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.694    10.231    mousectl/gtOp
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.332    10.563 r  mousectl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.563    mousectl/x_pos[6]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  mousectl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.497    14.838    mousectl/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  mousectl/x_pos_reg[6]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.031    15.105    mousectl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 mousectl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 2.573ns (47.411%)  route 2.854ns (52.589%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.614     5.135    mousectl/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  mousectl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  mousectl/x_overflow_reg/Q
                         net (fo=19, routed)          1.245     6.836    mousectl/x_overflow_reg_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  mousectl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     6.960    mousectl/x_pos[7]_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  mousectl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    mousectl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.823 f  mousectl/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.915     8.739    mousectl/plusOp6[11]
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.306     9.045 r  mousectl/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.045    mousectl/gtOp_carry__0_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.537 r  mousectl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.693    10.230    mousectl/gtOp
    SLICE_X5Y81          LUT5 (Prop_lut5_I3_O)        0.332    10.562 r  mousectl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.562    mousectl/x_pos[7]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  mousectl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.497    14.838    mousectl/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  mousectl/x_pos_reg[7]/C
                         clock pessimism              0.271    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.032    15.106    mousectl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 mousectl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 2.573ns (47.502%)  route 2.844ns (52.498%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.614     5.135    mousectl/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  mousectl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  mousectl/x_overflow_reg/Q
                         net (fo=19, routed)          1.245     6.836    mousectl/x_overflow_reg_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  mousectl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     6.960    mousectl/x_pos[7]_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  mousectl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    mousectl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.823 f  mousectl/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.915     8.739    mousectl/plusOp6[11]
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.306     9.045 r  mousectl/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.045    mousectl/gtOp_carry__0_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.537 r  mousectl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.683    10.219    mousectl/gtOp
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.332    10.551 r  mousectl/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.551    mousectl/x_pos[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  mousectl/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.500    14.841    mousectl/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  mousectl/x_pos_reg[9]/C
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.031    15.108    mousectl/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 mousectl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 2.573ns (47.511%)  route 2.843ns (52.489%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.614     5.135    mousectl/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  mousectl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.591 r  mousectl/x_overflow_reg/Q
                         net (fo=19, routed)          1.245     6.836    mousectl/x_overflow_reg_n_0
    SLICE_X7Y81          LUT3 (Prop_lut3_I1_O)        0.124     6.960 r  mousectl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     6.960    mousectl/x_pos[7]_i_5_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  mousectl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.510    mousectl/x_pos_reg[7]_i_2_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.823 f  mousectl/x_pos_reg[11]_i_2/O[3]
                         net (fo=3, routed)           0.915     8.739    mousectl/plusOp6[11]
    SLICE_X8Y81          LUT2 (Prop_lut2_I1_O)        0.306     9.045 r  mousectl/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.045    mousectl/gtOp_carry__0_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.537 f  mousectl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.682    10.218    mousectl/gtOp
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.332    10.550 r  mousectl/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.550    mousectl/x_pos[11]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  mousectl/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         1.500    14.841    mousectl/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  mousectl/x_pos_reg[11]/C
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.032    15.109    mousectl/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mousectl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.742%)  route 0.093ns (33.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.593     1.476    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  mousectl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mousectl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.093     1.710    mousectl/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X0Y93          LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  mousectl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.755    mousectl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X0Y93          FDRE                                         r  mousectl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.863     1.991    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  mousectl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.091     1.580    mousectl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 master_mod/lfsr_mod/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/lfsr_mod/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.002%)  route 0.125ns (46.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.564     1.447    master_mod/lfsr_mod/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  master_mod/lfsr_mod/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  master_mod/lfsr_mod/Q_reg[4]/Q
                         net (fo=2, routed)           0.125     1.713    master_mod/lfsr_mod/D[4]
    SLICE_X29Y0          FDRE                                         r  master_mod/lfsr_mod/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.834     1.961    master_mod/lfsr_mod/clk_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  master_mod/lfsr_mod/Q_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X29Y0          FDRE (Hold_fdre_C_D)         0.075     1.535    master_mod/lfsr_mod/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mousectl/Inst_Ps2Interface/frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/Inst_Ps2Interface/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.588     1.471    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  mousectl/Inst_Ps2Interface/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  mousectl/Inst_Ps2Interface/frame_reg[7]/Q
                         net (fo=3, routed)           0.133     1.745    mousectl/Inst_Ps2Interface/CONV_INTEGER[6]
    SLICE_X5Y88          FDRE                                         r  mousectl/Inst_Ps2Interface/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.860     1.987    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  mousectl/Inst_Ps2Interface/rx_data_reg[6]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.070     1.558    mousectl/Inst_Ps2Interface/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mousectl/Inst_Ps2Interface/delay_100us_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.459%)  route 0.162ns (46.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.590     1.473    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  mousectl/Inst_Ps2Interface/delay_100us_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  mousectl/Inst_Ps2Interface/delay_100us_done_reg/Q
                         net (fo=2, routed)           0.162     1.776    mousectl/Inst_Ps2Interface/delay_100us_done
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.045     1.821 r  mousectl/Inst_Ps2Interface/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.821    mousectl/Inst_Ps2Interface/FSM_onehot_state[7]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  mousectl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.863     1.991    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  mousectl/Inst_Ps2Interface/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120     1.633    mousectl/Inst_Ps2Interface/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mousectl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.674     1.558    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  mousectl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  mousectl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.124     1.823    mousectl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X1Y107         FDRE                                         r  mousectl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.949     2.077    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  mousectl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.519     1.558    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.075     1.633    mousectl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mousectl/Inst_Ps2Interface/frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.588     1.471    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  mousectl/Inst_Ps2Interface/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  mousectl/Inst_Ps2Interface/frame_reg[3]/Q
                         net (fo=3, routed)           0.109     1.721    mousectl/Inst_Ps2Interface/CONV_INTEGER[2]
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.766 r  mousectl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.766    mousectl/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  mousectl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.858     1.985    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  mousectl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism             -0.501     1.484    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.091     1.575    mousectl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 master_mod/lfsr_mod/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/lfsr_mod/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.215%)  route 0.124ns (46.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.564     1.447    master_mod/lfsr_mod/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  master_mod/lfsr_mod/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  master_mod/lfsr_mod/Q_reg[2]/Q
                         net (fo=2, routed)           0.124     1.712    master_mod/lfsr_mod/D[2]
    SLICE_X28Y0          FDRE                                         r  master_mod/lfsr_mod/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.834     1.961    master_mod/lfsr_mod/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  master_mod/lfsr_mod/Q_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X28Y0          FDRE (Hold_fdre_C_D)         0.070     1.517    master_mod/lfsr_mod/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mousectl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.833%)  route 0.124ns (37.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.593     1.476    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  mousectl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  mousectl/Inst_Ps2Interface/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.124     1.764    mousectl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[8]
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  mousectl/Inst_Ps2Interface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.809    mousectl/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  mousectl/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.862     1.990    mousectl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  mousectl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.121     1.612    mousectl/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mousectl/y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/ypos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.158%)  route 0.140ns (49.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.586     1.469    mousectl/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  mousectl/y_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  mousectl/y_pos_reg[5]/Q
                         net (fo=5, routed)           0.140     1.750    mousectl/y_pos[5]
    SLICE_X3Y80          FDRE                                         r  mousectl/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.853     1.981    mousectl/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  mousectl/ypos_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.066     1.548    mousectl/ypos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mousectl/FSM_onehot_state_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mousectl/FSM_onehot_state_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.586     1.469    mousectl/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  mousectl/FSM_onehot_state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  mousectl/FSM_onehot_state_reg[30]/Q
                         net (fo=14, routed)          0.121     1.731    mousectl/Inst_Ps2Interface/out[30]
    SLICE_X5Y83          LUT5 (Prop_lut5_I0_O)        0.045     1.776 r  mousectl/Inst_Ps2Interface/FSM_onehot_state[31]_i_1/O
                         net (fo=1, routed)           0.000     1.776    mousectl/Inst_Ps2Interface_n_10
    SLICE_X5Y83          FDRE                                         r  mousectl/FSM_onehot_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=812, routed)         0.855     1.982    mousectl/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  mousectl/FSM_onehot_state_reg[31]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091     1.573    mousectl/FSM_onehot_state_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y69   clk1p0_mod/COUNT_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y69   clk1p0_mod/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y69   clk1p0_mod/flex_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y32   master_mod/nolabel_line69/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y32   master_mod/nolabel_line69/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   master_mod/nolabel_line69/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   master_mod/nolabel_line69/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   master_mod/nolabel_line69/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y33   master_mod/nolabel_line69/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y42   clk25m_mod/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   clk25m_mod/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y44   clk25m_mod/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   clk25m_mod/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   clk25m_mod/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   clk25m_mod/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   clk25m_mod/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   clk25m_mod/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   clk25m_mod/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   clk25m_mod/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   clk1p0_mod/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   clk1p0_mod/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y69   clk1p0_mod/flex_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   master_mod/nolabel_line69/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y32   master_mod/nolabel_line69/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   master_mod/nolabel_line69/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   master_mod/nolabel_line69/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   master_mod/nolabel_line69/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   master_mod/nolabel_line69/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y34   master_mod/nolabel_line69/COUNT_reg[16]/C



