
AVRASM ver. 2.1.30  C:\Users\hongd\OneDrive\Desktop\BTL_KTVXL\Atmega32\Count0\Debug\List\Count0.asm Thu Jun 04 20:41:48 2020

C:\Users\hongd\OneDrive\Desktop\BTL_KTVXL\Atmega32\Count0\Debug\List\Count0.asm(1090): warning: Register r4 already defined by the .DEF directive
C:\Users\hongd\OneDrive\Desktop\BTL_KTVXL\Atmega32\Count0\Debug\List\Count0.asm(1091): warning: Register r3 already defined by the .DEF directive
C:\Users\hongd\OneDrive\Desktop\BTL_KTVXL\Atmega32\Count0\Debug\List\Count0.asm(1092): warning: Register r6 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega328P
                 ;Program type           : Application
                 ;Clock frequency        : 16.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega328P
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x08FF
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R4
                 	.DEF __lcd_y=R3
                 	.DEF __lcd_maxx=R6
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0048 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
000034 2710
000035 03e8
000036 0064
000037 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000038 0001      	.DB  0x1,0x0
                 _tbl16_G101:
000039 1000
00003a 0100
00003b 0010
00003c 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x0:
00003d 4354
00003e 544e
00003f 2030
000040 203d      	.DB  0x54,0x43,0x4E,0x54,0x30,0x20,0x3D,0x20
000041 6425
C:\Users\hongd\OneDrive\Desktop\BTL_KTVXL\Atmega32\Count0\Debug\List\Count0.asm(1139): warning: .cseg .db misalignment - padding zero byte
000042 0000      	.DB  0x25,0x64,0x0
                 _0x2000003:
000043 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000044 0002      	.DW  0x02
000045 0310      	.DW  __base_y_G100
000046 0086      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000047 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000048 94f8      	CLI
000049 27ee      	CLR  R30
00004a bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00004b e0f1      	LDI  R31,1
00004c bff5      	OUT  MCUCR,R31
00004d bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00004e e08d      	LDI  R24,(14-2)+1
00004f e0a2      	LDI  R26,2
000050 27bb      	CLR  R27
                 __CLEAR_REG:
000051 93ed      	ST   X+,R30
000052 958a      	DEC  R24
000053 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000054 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000055 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000056 e0a0      	LDI  R26,LOW(__SRAM_START)
000057 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000058 93ed      	ST   X+,R30
000059 9701      	SBIW R24,1
00005a f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00005b e8e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00005c e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00005d 9185      	LPM  R24,Z+
00005e 9195      	LPM  R25,Z+
00005f 9700      	SBIW R24,0
000060 f061      	BREQ __GLOBAL_INI_END
000061 91a5      	LPM  R26,Z+
000062 91b5      	LPM  R27,Z+
000063 9005      	LPM  R0,Z+
000064 9015      	LPM  R1,Z+
000065 01bf      	MOVW R22,R30
000066 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000067 9005      	LPM  R0,Z+
000068 920d      	ST   X+,R0
000069 9701      	SBIW R24,1
00006a f7e1      	BRNE __GLOBAL_INI_LOOP
00006b 01fb      	MOVW R30,R22
00006c cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0 INITIALIZATION
00006d e0e0      	LDI  R30,__GPIOR0_INIT
00006e bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00006f efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000070 bfed      	OUT  SPL,R30
000071 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000072 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000073 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000074 e0d3      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000075 940c 0077 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x300
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 6/4/2020
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega328P
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega328p.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;// Declare your global variables here
                 ;    char buffer[16];
                 ;void main(void)
                 ; 0000 0021 {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 0022 
                 ; 0000 0023 // Declare your local variables here
                 ; 0000 0024 
                 ; 0000 0025 // Crystal Oscillator division factor: 1
                 ; 0000 0026 #pragma optsize-
                 ; 0000 0027 CLKPR=(1<<CLKPCE);
000077 e8e0      	LDI  R30,LOW(128)
000078 93e0 0061 	STS  97,R30
                 ; 0000 0028 CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
00007a e0e0      	LDI  R30,LOW(0)
00007b 93e0 0061 	STS  97,R30
                 ; 0000 0029 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 002A #pragma optsize+
                 ; 0000 002B #endif
                 ; 0000 002C 
                 ; 0000 002D // Input/Output Ports initialization
                 ; 0000 002E // Port B initialization
                 ; 0000 002F // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0030 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
00007d b9e4      	OUT  0x4,R30
                 ; 0000 0031 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0032 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00007e b9e5      	OUT  0x5,R30
                 ; 0000 0033 
                 ; 0000 0034 // Port C initialization
                 ; 0000 0035 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0036 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00007f b9e7      	OUT  0x7,R30
                 ; 0000 0037 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0038 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000080 b9e8      	OUT  0x8,R30
                 ; 0000 0039 
                 ; 0000 003A // Port D initialization
                 ; 0000 003B // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003C DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000081 b9ea      	OUT  0xA,R30
                 ; 0000 003D // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003E PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000082 b9eb      	OUT  0xB,R30
                 ; 0000 003F 
                 ; 0000 0040 // Timer/Counter 0 initialization
                 ; 0000 0041 // Clock source: T0 pin Falling Edge
                 ; 0000 0042 // Mode: Normal top=0xFF
                 ; 0000 0043 // OC0A output: Disconnected
                 ; 0000 0044 // OC0B output: Disconnected
                 ; 0000 0045 TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
000083 bde4      	OUT  0x24,R30
                 ; 0000 0046 TCCR0B=(0<<WGM02) | (1<<CS02) | (1<<CS01) | (0<<CS00);
000084 e0e6      	LDI  R30,LOW(6)
000085 bde5      	OUT  0x25,R30
                 ; 0000 0047 TCNT0=0x00;
000086 e0e0      	LDI  R30,LOW(0)
000087 bde6      	OUT  0x26,R30
                 ; 0000 0048 OCR0A=0x00;
000088 bde7      	OUT  0x27,R30
                 ; 0000 0049 OCR0B=0x00;
000089 bde8      	OUT  0x28,R30
                 ; 0000 004A 
                 ; 0000 004B // Timer/Counter 1 initialization
                 ; 0000 004C // Clock source: System Clock
                 ; 0000 004D // Clock value: Timer1 Stopped
                 ; 0000 004E // Mode: Normal top=0xFFFF
                 ; 0000 004F // OC1A output: Disconnected
                 ; 0000 0050 // OC1B output: Disconnected
                 ; 0000 0051 // Noise Canceler: Off
                 ; 0000 0052 // Input Capture on Falling Edge
                 ; 0000 0053 // Timer1 Overflow Interrupt: Off
                 ; 0000 0054 // Input Capture Interrupt: Off
                 ; 0000 0055 // Compare A Match Interrupt: Off
                 ; 0000 0056 // Compare B Match Interrupt: Off
                 ; 0000 0057 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00008a 93e0 0080 	STS  128,R30
                 ; 0000 0058 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00008c 93e0 0081 	STS  129,R30
                 ; 0000 0059 TCNT1H=0x00;
00008e 93e0 0085 	STS  133,R30
                 ; 0000 005A TCNT1L=0x00;
000090 93e0 0084 	STS  132,R30
                 ; 0000 005B ICR1H=0x00;
000092 93e0 0087 	STS  135,R30
                 ; 0000 005C ICR1L=0x00;
000094 93e0 0086 	STS  134,R30
                 ; 0000 005D OCR1AH=0x00;
000096 93e0 0089 	STS  137,R30
                 ; 0000 005E OCR1AL=0x00;
000098 93e0 0088 	STS  136,R30
                 ; 0000 005F OCR1BH=0x00;
00009a 93e0 008b 	STS  139,R30
                 ; 0000 0060 OCR1BL=0x00;
00009c 93e0 008a 	STS  138,R30
                 ; 0000 0061 
                 ; 0000 0062 // Timer/Counter 2 initialization
                 ; 0000 0063 // Clock source: System Clock
                 ; 0000 0064 // Clock value: Timer2 Stopped
                 ; 0000 0065 // Mode: Normal top=0xFF
                 ; 0000 0066 // OC2A output: Disconnected
                 ; 0000 0067 // OC2B output: Disconnected
                 ; 0000 0068 TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (1<<WGM01) | (0<<WGM00);
00009e e0e2      	LDI  R30,LOW(2)
00009f bde4      	OUT  0x24,R30
                 ; 0000 0069 TCCR0B=(0<<WGM02) | (1<<CS02) | (1<<CS01) | (0<<CS00);
0000a0 e0e6      	LDI  R30,LOW(6)
0000a1 bde5      	OUT  0x25,R30
                 ; 0000 006A TCNT0=0x00;
0000a2 e0e0      	LDI  R30,LOW(0)
0000a3 bde6      	OUT  0x26,R30
                 ; 0000 006B OCR0A=20;
0000a4 e1e4      	LDI  R30,LOW(20)
0000a5 bde7      	OUT  0x27,R30
                 ; 0000 006C OCR0B=0x00;
0000a6 e0e0      	LDI  R30,LOW(0)
0000a7 bde8      	OUT  0x28,R30
                 ; 0000 006D 
                 ; 0000 006E 
                 ; 0000 006F // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0070 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (0<<TOIE0);
0000a8 93e0 006e 	STS  110,R30
                 ; 0000 0071 
                 ; 0000 0072 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 0073 TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (0<<TOIE1);
0000aa 93e0 006f 	STS  111,R30
                 ; 0000 0074 
                 ; 0000 0075 // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 0076 TIMSK2=(0<<OCIE2B) | (0<<OCIE2A) | (0<<TOIE2);
0000ac 93e0 0070 	STS  112,R30
                 ; 0000 0077 
                 ; 0000 0078 // External Interrupt(s) initialization
                 ; 0000 0079 // INT0: Off
                 ; 0000 007A // INT1: Off
                 ; 0000 007B // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 007C // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 007D // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 007E EICRA=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000ae 93e0 0069 	STS  105,R30
                 ; 0000 007F EIMSK=(0<<INT1) | (0<<INT0);
0000b0 bbed      	OUT  0x1D,R30
                 ; 0000 0080 PCICR=(0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);
0000b1 93e0 0068 	STS  104,R30
                 ; 0000 0081 
                 ; 0000 0082 // USART initialization
                 ; 0000 0083 // USART disabled
                 ; 0000 0084 UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (0<<RXEN0) | (0<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
0000b3 93e0 00c1 	STS  193,R30
                 ; 0000 0085 
                 ; 0000 0086 // Analog Comparator initialization
                 ; 0000 0087 // Analog Comparator: Off
                 ; 0000 0088 // The Analog Comparator's positive input is
                 ; 0000 0089 // connected to the AIN0 pin
                 ; 0000 008A // The Analog Comparator's negative input is
                 ; 0000 008B // connected to the AIN1 pin
                 ; 0000 008C ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000b5 e8e0      	LDI  R30,LOW(128)
0000b6 bfe0      	OUT  0x30,R30
                 ; 0000 008D ADCSRB=(0<<ACME);
0000b7 e0e0      	LDI  R30,LOW(0)
0000b8 93e0 007b 	STS  123,R30
                 ; 0000 008E // Digital input buffer on AIN0: On
                 ; 0000 008F // Digital input buffer on AIN1: On
                 ; 0000 0090 DIDR1=(0<<AIN0D) | (0<<AIN1D);
0000ba 93e0 007f 	STS  127,R30
                 ; 0000 0091 
                 ; 0000 0092 // ADC initialization
                 ; 0000 0093 // ADC disabled
                 ; 0000 0094 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000bc 93e0 007a 	STS  122,R30
                 ; 0000 0095 
                 ; 0000 0096 // SPI initialization
                 ; 0000 0097 // SPI disabled
                 ; 0000 0098 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000be bdec      	OUT  0x2C,R30
                 ; 0000 0099 
                 ; 0000 009A // TWI initialization
                 ; 0000 009B // TWI disabled
                 ; 0000 009C TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000bf 93e0 00bc 	STS  188,R30
                 ; 0000 009D 
                 ; 0000 009E // Alphanumeric LCD initialization
                 ; 0000 009F // Connections are specified in the
                 ; 0000 00A0 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00A1 // RS - PORTB Bit 0
                 ; 0000 00A2 // RD - PORTB Bit 1
                 ; 0000 00A3 // EN - PORTB Bit 2
                 ; 0000 00A4 // D4 - PORTB Bit 3
                 ; 0000 00A5 // D5 - PORTB Bit 4
                 ; 0000 00A6 // D6 - PORTB Bit 5
                 ; 0000 00A7 // D7 - PORTC Bit 0
                 ; 0000 00A8 // Characters/line: 16
                 ; 0000 00A9 lcd_init(16);
0000c1 e1a0      	LDI  R26,LOW(16)
0000c2 d08d      	RCALL _lcd_init
                 ; 0000 00AA 
                 ; 0000 00AB while (1)
                 _0x3:
                 ; 0000 00AC       {
                 ; 0000 00AD       // Place your code here
                 ; 0000 00AE         lcd_clear();
0000c3 d05a      	RCALL _lcd_clear
                 ; 0000 00AF         sprintf(buffer, "TCNT0 = %d", TCNT0);
0000c4 e0e0      	LDI  R30,LOW(_buffer)
0000c5 e0f3      	LDI  R31,HIGH(_buffer)
0000c6 93fa      	ST   -Y,R31
0000c7 93ea      	ST   -Y,R30
                +
0000c8 e7ea     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
0000c9 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
0000ca 93fa      	ST   -Y,R31
0000cb 93ea      	ST   -Y,R30
0000cc b5e6      	IN   R30,0x26
0000cd 27ff      	CLR  R31
0000ce 2766      	CLR  R22
0000cf 2777      	CLR  R23
0000d0 940e 0394 	CALL __PUTPARD1
0000d2 e084      	LDI  R24,4
0000d3 940e 02f3 	CALL _sprintf
0000d5 9628      	ADIW R28,8
                 ; 0000 00B0         lcd_puts(buffer);
0000d6 e0a0      	LDI  R26,LOW(_buffer)
0000d7 e0b3      	LDI  R27,HIGH(_buffer)
0000d8 d066      	RCALL _lcd_puts
                 ; 0000 00B1         delay_ms(500);
0000d9 efa4      	LDI  R26,LOW(500)
0000da e0b1      	LDI  R27,HIGH(500)
0000db 940e 037a 	CALL _delay_ms
                 ; 0000 00B2       }
0000dd cfe5      	RJMP _0x3
                 ; 0000 00B3 }
                 _0x6:
0000de cfff      	RJMP _0x6
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000df 93aa      	ST   -Y,R26
0000e0 81e8      	LD   R30,Y
0000e1 71e0      	ANDI R30,LOW(0x10)
0000e2 f011      	BREQ _0x2000004
0000e3 9a2b      	SBI  0x5,3
0000e4 c001      	RJMP _0x2000005
                 _0x2000004:
0000e5 982b      	CBI  0x5,3
                 _0x2000005:
0000e6 81e8      	LD   R30,Y
0000e7 72e0      	ANDI R30,LOW(0x20)
0000e8 f011      	BREQ _0x2000006
0000e9 9a2c      	SBI  0x5,4
0000ea c001      	RJMP _0x2000007
                 _0x2000006:
0000eb 982c      	CBI  0x5,4
                 _0x2000007:
0000ec 81e8      	LD   R30,Y
0000ed 74e0      	ANDI R30,LOW(0x40)
0000ee f011      	BREQ _0x2000008
0000ef 9a2d      	SBI  0x5,5
0000f0 c001      	RJMP _0x2000009
                 _0x2000008:
0000f1 982d      	CBI  0x5,5
                 _0x2000009:
0000f2 81e8      	LD   R30,Y
0000f3 78e0      	ANDI R30,LOW(0x80)
0000f4 f011      	BREQ _0x200000A
0000f5 9a40      	SBI  0x8,0
0000f6 c001      	RJMP _0x200000B
                 _0x200000A:
0000f7 9840      	CBI  0x8,0
                 _0x200000B:
                +
0000f8 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000f9 958a     +DEC R24
0000fa f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
0000fb 9a2a      	SBI  0x5,2
                +
0000fc e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000fd 958a     +DEC R24
0000fe f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
0000ff 982a      	CBI  0x5,2
                +
000100 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000101 958a     +DEC R24
000102 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
000103 c079      	RJMP _0x2080002
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000104 93aa      	ST   -Y,R26
000105 81a8      	LD   R26,Y
000106 dfd8      	RCALL __lcd_write_nibble_G100
000107 81e8          ld    r30,y
000108 95e2          swap  r30
000109 83e8          st    y,r30
00010a 81a8      	LD   R26,Y
00010b dfd3      	RCALL __lcd_write_nibble_G100
                +
00010c ec88     +LDI R24 , LOW ( 200 )
00010d e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00010e 9701     +SBIW R24 , 1
00010f f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000110 c06c      	RJMP _0x2080002
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
000111 93aa      	ST   -Y,R26
000112 81e8      	LD   R30,Y
000113 e0f0      	LDI  R31,0
000114 5fe0      	SUBI R30,LOW(-__base_y_G100)
000115 4ffc      	SBCI R31,HIGH(-__base_y_G100)
000116 81e0      	LD   R30,Z
000117 81a9      	LDD  R26,Y+1
000118 0fae      	ADD  R26,R30
000119 dfea      	RCALL __lcd_write_data
00011a 8049      	LDD  R4,Y+1
00011b 8038      	LDD  R3,Y+0
00011c 9622      	ADIW R28,2
00011d 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
00011e e0a2      	LDI  R26,LOW(2)
00011f 940e 0340 	CALL SUBOPT_0x0
000121 e0ac      	LDI  R26,LOW(12)
000122 dfe1      	RCALL __lcd_write_data
000123 e0a1      	LDI  R26,LOW(1)
000124 940e 0340 	CALL SUBOPT_0x0
000126 e0e0      	LDI  R30,LOW(0)
000127 2e3e      	MOV  R3,R30
000128 2e4e      	MOV  R4,R30
000129 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
00012a 93aa      	ST   -Y,R26
00012b 81a8      	LD   R26,Y
00012c 30aa      	CPI  R26,LOW(0xA)
00012d f011      	BREQ _0x2000011
00012e 1446      	CP   R4,R6
00012f f048      	BRLO _0x2000010
                 _0x2000011:
000130 e0e0      	LDI  R30,LOW(0)
000131 93ea      	ST   -Y,R30
000132 9433      	INC  R3
000133 2da3      	MOV  R26,R3
000134 dfdc      	RCALL _lcd_gotoxy
000135 81a8      	LD   R26,Y
000136 30aa      	CPI  R26,LOW(0xA)
000137 f409      	BRNE _0x2000013
000138 c044      	RJMP _0x2080002
                 _0x2000013:
                 _0x2000010:
000139 9443      	INC  R4
00013a 9a28      	SBI  0x5,0
00013b 81a8      	LD   R26,Y
00013c dfc7      	RCALL __lcd_write_data
00013d 9828      	CBI  0x5,0
00013e c03e      	RJMP _0x2080002
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
00013f 93ba      	ST   -Y,R27
000140 93aa      	ST   -Y,R26
000141 931a      	ST   -Y,R17
                 _0x2000014:
000142 81a9      	LDD  R26,Y+1
000143 81ba      	LDD  R27,Y+1+1
000144 91ed      	LD   R30,X+
000145 83a9      	STD  Y+1,R26
000146 83ba      	STD  Y+1+1,R27
000147 2f1e      	MOV  R17,R30
000148 30e0      	CPI  R30,0
000149 f019      	BREQ _0x2000016
00014a 2fa1      	MOV  R26,R17
00014b dfde      	RCALL _lcd_putchar
00014c cff5      	RJMP _0x2000014
                 _0x2000016:
00014d 8118      	LDD  R17,Y+0
00014e 9623      	ADIW R28,3
00014f 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000150 93aa      	ST   -Y,R26
000151 9a23      	SBI  0x4,3
000152 9a24      	SBI  0x4,4
000153 9a25      	SBI  0x4,5
000154 9a38      	SBI  0x7,0
000155 9a22      	SBI  0x4,2
000156 9a20      	SBI  0x4,0
000157 9a21      	SBI  0x4,1
000158 982a      	CBI  0x5,2
000159 9828      	CBI  0x5,0
00015a 9829      	CBI  0x5,1
00015b 8068      	LDD  R6,Y+0
00015c 81e8      	LD   R30,Y
00015d 58e0      	SUBI R30,-LOW(128)
                +
00015e 93e0 0312+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000160 81e8      	LD   R30,Y
000161 54e0      	SUBI R30,-LOW(192)
                +
000162 93e0 0313+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000164 e1a4      	LDI  R26,LOW(20)
000165 e0b0      	LDI  R27,0
000166 940e 037a 	CALL _delay_ms
000168 940e 0346 	CALL SUBOPT_0x1
00016a 940e 0346 	CALL SUBOPT_0x1
00016c 940e 0346 	CALL SUBOPT_0x1
00016e e2a0      	LDI  R26,LOW(32)
00016f df6f      	RCALL __lcd_write_nibble_G100
                +
000170 e980     +LDI R24 , LOW ( 400 )
000171 e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
000172 9701     +SBIW R24 , 1
000173 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
000174 e2a8      	LDI  R26,LOW(40)
000175 df8e      	RCALL __lcd_write_data
000176 e0a4      	LDI  R26,LOW(4)
000177 df8c      	RCALL __lcd_write_data
000178 e8a5      	LDI  R26,LOW(133)
000179 df8a      	RCALL __lcd_write_data
00017a e0a6      	LDI  R26,LOW(6)
00017b df88      	RCALL __lcd_write_data
00017c dfa1      	RCALL _lcd_clear
                 _0x2080002:
00017d 9621      	ADIW R28,1
00017e 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G101:
                 ; .FSTART _put_buff_G101
00017f 93ba      	ST   -Y,R27
000180 93aa      	ST   -Y,R26
000181 931a      	ST   -Y,R17
000182 930a      	ST   -Y,R16
000183 81aa      	LDD  R26,Y+2
000184 81bb      	LDD  R27,Y+2+1
000185 9612      	ADIW R26,2
000186 940e 038c 	CALL __GETW1P
000188 9730      	SBIW R30,0
000189 f159      	BREQ _0x2020016
00018a 81aa      	LDD  R26,Y+2
00018b 81bb      	LDD  R27,Y+2+1
00018c 9614      	ADIW R26,4
00018d 940e 038c 	CALL __GETW1P
00018f 018f      	MOVW R16,R30
000190 9730      	SBIW R30,0
000191 f061      	BREQ _0x2020018
                +
000192 3002     +CPI R16 , LOW ( 2 )
000193 e0e0     +LDI R30 , HIGH ( 2 )
000194 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
000195 f098      	BRLO _0x2020019
000196 01f8      	MOVW R30,R16
000197 9731      	SBIW R30,1
000198 018f      	MOVW R16,R30
                +
000199 81aa     +LDD R26 , Y + 2
00019a 81bb     +LDD R27 , Y + 2 + 1
00019b 9614     +ADIW R26 , 4
00019c 93ed     +ST X + , R30
00019d 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2020018:
00019e 81aa      	LDD  R26,Y+2
00019f 81bb      	LDD  R27,Y+2+1
0001a0 9612      	ADIW R26,2
0001a1 91ed      	LD   R30,X+
0001a2 91fd      	LD   R31,X+
0001a3 9631      	ADIW R30,1
0001a4 93fe      	ST   -X,R31
0001a5 93ee      	ST   -X,R30
0001a6 9731      	SBIW R30,1
0001a7 81ac      	LDD  R26,Y+4
0001a8 83a0      	STD  Z+0,R26
                 _0x2020019:
0001a9 81aa      	LDD  R26,Y+2
0001aa 81bb      	LDD  R27,Y+2+1
0001ab 940e 038c 	CALL __GETW1P
0001ad 23ff      	TST  R31
0001ae f02a      	BRMI _0x202001A
0001af 91ed      	LD   R30,X+
0001b0 91fd      	LD   R31,X+
0001b1 9631      	ADIW R30,1
0001b2 93fe      	ST   -X,R31
0001b3 93ee      	ST   -X,R30
                 _0x202001A:
0001b4 c006      	RJMP _0x202001B
                 _0x2020016:
0001b5 81aa      	LDD  R26,Y+2
0001b6 81bb      	LDD  R27,Y+2+1
0001b7 efef      	LDI  R30,LOW(65535)
0001b8 efff      	LDI  R31,HIGH(65535)
0001b9 93ed      	ST   X+,R30
0001ba 93fc      	ST   X,R31
                 _0x202001B:
0001bb 8119      	LDD  R17,Y+1
0001bc 8108      	LDD  R16,Y+0
0001bd 9625      	ADIW R28,5
0001be 9508      	RET
                 ; .FEND
                 __print_G101:
                 ; .FSTART __print_G101
0001bf 93ba      	ST   -Y,R27
0001c0 93aa      	ST   -Y,R26
0001c1 9726      	SBIW R28,6
0001c2 940e 0399 	CALL __SAVELOCR6
0001c4 e010      	LDI  R17,0
0001c5 85ac      	LDD  R26,Y+12
0001c6 85bd      	LDD  R27,Y+12+1
0001c7 e0e0      	LDI  R30,LOW(0)
0001c8 e0f0      	LDI  R31,HIGH(0)
0001c9 93ed      	ST   X+,R30
0001ca 93fc      	ST   X,R31
                 _0x202001C:
0001cb 89ea      	LDD  R30,Y+18
0001cc 89fb      	LDD  R31,Y+18+1
0001cd 9631      	ADIW R30,1
0001ce 8bea      	STD  Y+18,R30
0001cf 8bfb      	STD  Y+18+1,R31
0001d0 9731      	SBIW R30,1
0001d1 91e4      	LPM  R30,Z
0001d2 2f2e      	MOV  R18,R30
0001d3 30e0      	CPI  R30,0
0001d4 f409      	BRNE PC+2
0001d5 c115      	RJMP _0x202001E
0001d6 2fe1      	MOV  R30,R17
0001d7 30e0      	CPI  R30,0
0001d8 f439      	BRNE _0x2020022
0001d9 3225      	CPI  R18,37
0001da f411      	BRNE _0x2020023
0001db e011      	LDI  R17,LOW(1)
0001dc c002      	RJMP _0x2020024
                 _0x2020023:
0001dd 940e 034e 	CALL SUBOPT_0x2
                 _0x2020024:
0001df c10a      	RJMP _0x2020021
                 _0x2020022:
0001e0 30e1      	CPI  R30,LOW(0x1)
0001e1 f4a9      	BRNE _0x2020025
0001e2 3225      	CPI  R18,37
0001e3 f419      	BRNE _0x2020026
0001e4 940e 034e 	CALL SUBOPT_0x2
0001e6 c102      	RJMP _0x20200D2
                 _0x2020026:
0001e7 e012      	LDI  R17,LOW(2)
0001e8 e040      	LDI  R20,LOW(0)
0001e9 e000      	LDI  R16,LOW(0)
0001ea 322d      	CPI  R18,45
0001eb f411      	BRNE _0x2020027
0001ec e001      	LDI  R16,LOW(1)
0001ed c0fc      	RJMP _0x2020021
                 _0x2020027:
0001ee 322b      	CPI  R18,43
0001ef f411      	BRNE _0x2020028
0001f0 e24b      	LDI  R20,LOW(43)
0001f1 c0f8      	RJMP _0x2020021
                 _0x2020028:
0001f2 3220      	CPI  R18,32
0001f3 f411      	BRNE _0x2020029
0001f4 e240      	LDI  R20,LOW(32)
0001f5 c0f4      	RJMP _0x2020021
                 _0x2020029:
0001f6 c002      	RJMP _0x202002A
                 _0x2020025:
0001f7 30e2      	CPI  R30,LOW(0x2)
0001f8 f439      	BRNE _0x202002B
                 _0x202002A:
0001f9 e050      	LDI  R21,LOW(0)
0001fa e013      	LDI  R17,LOW(3)
0001fb 3320      	CPI  R18,48
0001fc f411      	BRNE _0x202002C
0001fd 6800      	ORI  R16,LOW(128)
0001fe c0eb      	RJMP _0x2020021
                 _0x202002C:
0001ff c003      	RJMP _0x202002D
                 _0x202002B:
000200 30e3      	CPI  R30,LOW(0x3)
000201 f009      	BREQ PC+2
000202 c0e7      	RJMP _0x2020021
                 _0x202002D:
000203 3320      	CPI  R18,48
000204 f010      	BRLO _0x2020030
000205 332a      	CPI  R18,58
000206 f008      	BRLO _0x2020031
                 _0x2020030:
000207 c007      	RJMP _0x202002F
                 _0x2020031:
000208 e0aa      	LDI  R26,LOW(10)
000209 9f5a      	MUL  R21,R26
00020a 2d50      	MOV  R21,R0
00020b 2fe2      	MOV  R30,R18
00020c 53e0      	SUBI R30,LOW(48)
00020d 0f5e      	ADD  R21,R30
00020e c0db      	RJMP _0x2020021
                 _0x202002F:
00020f 2fe2      	MOV  R30,R18
000210 36e3      	CPI  R30,LOW(0x63)
000211 f449      	BRNE _0x2020035
000212 940e 0355 	CALL SUBOPT_0x3
000214 89e8      	LDD  R30,Y+16
000215 89f9      	LDD  R31,Y+16+1
000216 81a4      	LDD  R26,Z+4
000217 93aa      	ST   -Y,R26
000218 940e 035b 	CALL SUBOPT_0x4
00021a c0ce      	RJMP _0x2020036
                 _0x2020035:
00021b 37e3      	CPI  R30,LOW(0x73)
00021c f441      	BRNE _0x2020038
00021d 940e 0355 	CALL SUBOPT_0x3
00021f 940e 0361 	CALL SUBOPT_0x5
000221 940e 0327 	CALL _strlen
000223 2f1e      	MOV  R17,R30
000224 c00a      	RJMP _0x2020039
                 _0x2020038:
000225 37e0      	CPI  R30,LOW(0x70)
000226 f461      	BRNE _0x202003B
000227 940e 0355 	CALL SUBOPT_0x3
000229 940e 0361 	CALL SUBOPT_0x5
00022b 940e 0333 	CALL _strlenf
00022d 2f1e      	MOV  R17,R30
00022e 6008      	ORI  R16,LOW(8)
                 _0x2020039:
00022f 6002      	ORI  R16,LOW(2)
000230 770f      	ANDI R16,LOW(127)
000231 e030      	LDI  R19,LOW(0)
000232 c034      	RJMP _0x202003C
                 _0x202003B:
000233 36e4      	CPI  R30,LOW(0x64)
000234 f011      	BREQ _0x202003F
000235 36e9      	CPI  R30,LOW(0x69)
000236 f411      	BRNE _0x2020040
                 _0x202003F:
000237 6004      	ORI  R16,LOW(4)
000238 c002      	RJMP _0x2020041
                 _0x2020040:
000239 37e5      	CPI  R30,LOW(0x75)
00023a f431      	BRNE _0x2020042
                 _0x2020041:
00023b e6e8      	LDI  R30,LOW(_tbl10_G101*2)
00023c e0f0      	LDI  R31,HIGH(_tbl10_G101*2)
00023d 83ee      	STD  Y+6,R30
00023e 83ff      	STD  Y+6+1,R31
00023f e015      	LDI  R17,LOW(5)
000240 c00c      	RJMP _0x2020043
                 _0x2020042:
000241 35e8      	CPI  R30,LOW(0x58)
000242 f411      	BRNE _0x2020045
000243 6008      	ORI  R16,LOW(8)
000244 c003      	RJMP _0x2020046
                 _0x2020045:
000245 37e8      	CPI  R30,LOW(0x78)
000246 f009      	BREQ PC+2
000247 c0a1      	RJMP _0x2020077
                 _0x2020046:
000248 e7e2      	LDI  R30,LOW(_tbl16_G101*2)
000249 e0f0      	LDI  R31,HIGH(_tbl16_G101*2)
00024a 83ee      	STD  Y+6,R30
00024b 83ff      	STD  Y+6+1,R31
00024c e014      	LDI  R17,LOW(4)
                 _0x2020043:
00024d ff02      	SBRS R16,2
00024e c014      	RJMP _0x2020048
00024f 940e 0355 	CALL SUBOPT_0x3
000251 940e 036b 	CALL SUBOPT_0x6
000253 85ab      	LDD  R26,Y+11
000254 23aa      	TST  R26
000255 f43a      	BRPL _0x2020049
000256 85ea      	LDD  R30,Y+10
000257 85fb      	LDD  R31,Y+10+1
000258 940e 0388 	CALL __ANEGW1
00025a 87ea      	STD  Y+10,R30
00025b 87fb      	STD  Y+10+1,R31
00025c e24d      	LDI  R20,LOW(45)
                 _0x2020049:
00025d 3040      	CPI  R20,0
00025e f011      	BREQ _0x202004A
00025f 5f1f      	SUBI R17,-LOW(1)
000260 c001      	RJMP _0x202004B
                 _0x202004A:
000261 7f0b      	ANDI R16,LOW(251)
                 _0x202004B:
000262 c004      	RJMP _0x202004C
                 _0x2020048:
000263 940e 0355 	CALL SUBOPT_0x3
000265 940e 036b 	CALL SUBOPT_0x6
                 _0x202004C:
                 _0x202003C:
000267 fd00      	SBRC R16,0
000268 c011      	RJMP _0x202004D
                 _0x202004E:
000269 1715      	CP   R17,R21
00026a f478      	BRSH _0x2020050
00026b ff07      	SBRS R16,7
00026c c008      	RJMP _0x2020051
00026d ff02      	SBRS R16,2
00026e c004      	RJMP _0x2020052
00026f 7f0b      	ANDI R16,LOW(251)
000270 2f24      	MOV  R18,R20
000271 5011      	SUBI R17,LOW(1)
000272 c001      	RJMP _0x2020053
                 _0x2020052:
000273 e320      	LDI  R18,LOW(48)
                 _0x2020053:
000274 c001      	RJMP _0x2020054
                 _0x2020051:
000275 e220      	LDI  R18,LOW(32)
                 _0x2020054:
000276 940e 034e 	CALL SUBOPT_0x2
000278 5051      	SUBI R21,LOW(1)
000279 cfef      	RJMP _0x202004E
                 _0x2020050:
                 _0x202004D:
00027a 2f31      	MOV  R19,R17
00027b ff01      	SBRS R16,1
00027c c017      	RJMP _0x2020055
                 _0x2020056:
00027d 3030      	CPI  R19,0
00027e f0a1      	BREQ _0x2020058
00027f ff03      	SBRS R16,3
000280 c006      	RJMP _0x2020059
000281 81ee      	LDD  R30,Y+6
000282 81ff      	LDD  R31,Y+6+1
000283 9125      	LPM  R18,Z+
000284 83ee      	STD  Y+6,R30
000285 83ff      	STD  Y+6+1,R31
000286 c005      	RJMP _0x202005A
                 _0x2020059:
000287 81ae      	LDD  R26,Y+6
000288 81bf      	LDD  R27,Y+6+1
000289 912d      	LD   R18,X+
00028a 83ae      	STD  Y+6,R26
00028b 83bf      	STD  Y+6+1,R27
                 _0x202005A:
00028c 940e 034e 	CALL SUBOPT_0x2
00028e 3050      	CPI  R21,0
00028f f009      	BREQ _0x202005B
000290 5051      	SUBI R21,LOW(1)
                 _0x202005B:
000291 5031      	SUBI R19,LOW(1)
000292 cfea      	RJMP _0x2020056
                 _0x2020058:
000293 c04b      	RJMP _0x202005C
                 _0x2020055:
                 _0x202005E:
000294 e320      	LDI  R18,LOW(48)
000295 81ee      	LDD  R30,Y+6
000296 81ff      	LDD  R31,Y+6+1
000297 940e 0390 	CALL __GETW1PF
000299 87e8      	STD  Y+8,R30
00029a 87f9      	STD  Y+8+1,R31
00029b 81ee      	LDD  R30,Y+6
00029c 81ff      	LDD  R31,Y+6+1
00029d 9632      	ADIW R30,2
00029e 83ee      	STD  Y+6,R30
00029f 83ff      	STD  Y+6+1,R31
                 _0x2020060:
0002a0 85e8      	LDD  R30,Y+8
0002a1 85f9      	LDD  R31,Y+8+1
0002a2 85aa      	LDD  R26,Y+10
0002a3 85bb      	LDD  R27,Y+10+1
0002a4 17ae      	CP   R26,R30
0002a5 07bf      	CPC  R27,R31
0002a6 f050      	BRLO _0x2020062
0002a7 5f2f      	SUBI R18,-LOW(1)
0002a8 85a8      	LDD  R26,Y+8
0002a9 85b9      	LDD  R27,Y+8+1
0002aa 85ea      	LDD  R30,Y+10
0002ab 85fb      	LDD  R31,Y+10+1
0002ac 1bea      	SUB  R30,R26
0002ad 0bfb      	SBC  R31,R27
0002ae 87ea      	STD  Y+10,R30
0002af 87fb      	STD  Y+10+1,R31
0002b0 cfef      	RJMP _0x2020060
                 _0x2020062:
0002b1 332a      	CPI  R18,58
0002b2 f028      	BRLO _0x2020063
0002b3 ff03      	SBRS R16,3
0002b4 c002      	RJMP _0x2020064
0002b5 5f29      	SUBI R18,-LOW(7)
0002b6 c001      	RJMP _0x2020065
                 _0x2020064:
0002b7 5d29      	SUBI R18,-LOW(39)
                 _0x2020065:
                 _0x2020063:
0002b8 fd04      	SBRC R16,4
0002b9 c01a      	RJMP _0x2020067
0002ba 3321      	CPI  R18,49
0002bb f420      	BRSH _0x2020069
0002bc 85a8      	LDD  R26,Y+8
0002bd 85b9      	LDD  R27,Y+8+1
0002be 9711      	SBIW R26,1
0002bf f409      	BRNE _0x2020068
                 _0x2020069:
0002c0 c009      	RJMP _0x20200D3
                 _0x2020068:
0002c1 1753      	CP   R21,R19
0002c2 f010      	BRLO _0x202006D
0002c3 ff00      	SBRS R16,0
0002c4 c001      	RJMP _0x202006E
                 _0x202006D:
0002c5 c013      	RJMP _0x202006C
                 _0x202006E:
0002c6 e220      	LDI  R18,LOW(32)
0002c7 ff07      	SBRS R16,7
0002c8 c00b      	RJMP _0x202006F
0002c9 e320      	LDI  R18,LOW(48)
                 _0x20200D3:
0002ca 6100      	ORI  R16,LOW(16)
0002cb ff02      	SBRS R16,2
0002cc c007      	RJMP _0x2020070
0002cd 7f0b      	ANDI R16,LOW(251)
0002ce 934a      	ST   -Y,R20
0002cf 940e 035b 	CALL SUBOPT_0x4
0002d1 3050      	CPI  R21,0
0002d2 f009      	BREQ _0x2020071
0002d3 5051      	SUBI R21,LOW(1)
                 _0x2020071:
                 _0x2020070:
                 _0x202006F:
                 _0x2020067:
0002d4 940e 034e 	CALL SUBOPT_0x2
0002d6 3050      	CPI  R21,0
0002d7 f009      	BREQ _0x2020072
0002d8 5051      	SUBI R21,LOW(1)
                 _0x2020072:
                 _0x202006C:
0002d9 5031      	SUBI R19,LOW(1)
0002da 85a8      	LDD  R26,Y+8
0002db 85b9      	LDD  R27,Y+8+1
0002dc 9712      	SBIW R26,2
0002dd f008      	BRLO _0x202005F
0002de cfb5      	RJMP _0x202005E
                 _0x202005F:
                 _0x202005C:
0002df ff00      	SBRS R16,0
0002e0 c008      	RJMP _0x2020073
                 _0x2020074:
0002e1 3050      	CPI  R21,0
0002e2 f031      	BREQ _0x2020076
0002e3 5051      	SUBI R21,LOW(1)
0002e4 e2e0      	LDI  R30,LOW(32)
0002e5 93ea      	ST   -Y,R30
0002e6 940e 035b 	CALL SUBOPT_0x4
0002e8 cff8      	RJMP _0x2020074
                 _0x2020076:
                 _0x2020073:
                 _0x2020077:
                 _0x2020036:
                 _0x20200D2:
0002e9 e010      	LDI  R17,LOW(0)
                 _0x2020021:
0002ea cee0      	RJMP _0x202001C
                 _0x202001E:
0002eb 85ac      	LDD  R26,Y+12
0002ec 85bd      	LDD  R27,Y+12+1
0002ed 940e 038c 	CALL __GETW1P
0002ef 940e 03a0 	CALL __LOADLOCR6
0002f1 9664      	ADIW R28,20
0002f2 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
0002f3 92ff      	PUSH R15
0002f4 2ef8      	MOV  R15,R24
0002f5 9726      	SBIW R28,6
0002f6 940e 039b 	CALL __SAVELOCR4
0002f8 940e 0373 	CALL SUBOPT_0x7
0002fa 9730      	SBIW R30,0
0002fb f419      	BRNE _0x2020078
0002fc efef      	LDI  R30,LOW(65535)
0002fd efff      	LDI  R31,HIGH(65535)
0002fe c023      	RJMP _0x2080001
                 _0x2020078:
0002ff 01de      	MOVW R26,R28
000300 9616      	ADIW R26,6
000301 940e 0384 	CALL __ADDW2R15
000303 018d      	MOVW R16,R26
000304 940e 0373 	CALL SUBOPT_0x7
000306 83ee      	STD  Y+6,R30
000307 83ff      	STD  Y+6+1,R31
000308 e0e0      	LDI  R30,LOW(0)
000309 87e8      	STD  Y+8,R30
00030a 87e9      	STD  Y+8+1,R30
00030b 01de      	MOVW R26,R28
00030c 961a      	ADIW R26,10
00030d 940e 0384 	CALL __ADDW2R15
00030f 940e 038c 	CALL __GETW1P
000311 93fa      	ST   -Y,R31
000312 93ea      	ST   -Y,R30
000313 931a      	ST   -Y,R17
000314 930a      	ST   -Y,R16
000315 e7ef      	LDI  R30,LOW(_put_buff_G101)
000316 e0f1      	LDI  R31,HIGH(_put_buff_G101)
000317 93fa      	ST   -Y,R31
000318 93ea      	ST   -Y,R30
000319 01de      	MOVW R26,R28
00031a 961a      	ADIW R26,10
00031b dea3      	RCALL __print_G101
00031c 019f      	MOVW R18,R30
00031d 81ae      	LDD  R26,Y+6
00031e 81bf      	LDD  R27,Y+6+1
00031f e0e0      	LDI  R30,LOW(0)
000320 93ec      	ST   X,R30
000321 01f9      	MOVW R30,R18
                 _0x2080001:
000322 940e 03a2 	CALL __LOADLOCR4
000324 962a      	ADIW R28,10
000325 90ff      	POP  R15
000326 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
000327 93ba      	ST   -Y,R27
000328 93aa      	ST   -Y,R26
000329 91a9          ld   r26,y+
00032a 91b9          ld   r27,y+
00032b 27ee          clr  r30
00032c 27ff          clr  r31
                 strlen0:
00032d 916d          ld   r22,x+
00032e 2366          tst  r22
00032f f011          breq strlen1
000330 9631          adiw r30,1
000331 cffb          rjmp strlen0
                 strlen1:
000332 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
000333 93ba      	ST   -Y,R27
000334 93aa      	ST   -Y,R26
000335 27aa          clr  r26
000336 27bb          clr  r27
000337 91e9          ld   r30,y+
000338 91f9          ld   r31,y+
                 strlenf0:
000339 9005      	lpm  r0,z+
00033a 2000          tst  r0
00033b f011          breq strlenf1
00033c 9611          adiw r26,1
00033d cffb          rjmp strlenf0
                 strlenf1:
00033e 01fd          movw r30,r26
00033f 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _buffer:
000300           	.BYTE 0x10
                 __base_y_G100:
000310           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000340 940e 0104 	CALL __lcd_write_data
000342 e0a3      	LDI  R26,LOW(3)
000343 e0b0      	LDI  R27,0
000344 940c 037a 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
000346 e3a0      	LDI  R26,LOW(48)
000347 940e 00df 	CALL __lcd_write_nibble_G100
                +
000349 e980     +LDI R24 , LOW ( 400 )
00034a e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
00034b 9701     +SBIW R24 , 1
00034c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
00034d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x2:
00034e 932a      	ST   -Y,R18
00034f 85ad      	LDD  R26,Y+13
000350 85be      	LDD  R27,Y+13+1
000351 85ef      	LDD  R30,Y+15
000352 89f8      	LDD  R31,Y+15+1
000353 9509      	ICALL
000354 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x3:
000355 89e8      	LDD  R30,Y+16
000356 89f9      	LDD  R31,Y+16+1
000357 9734      	SBIW R30,4
000358 8be8      	STD  Y+16,R30
000359 8bf9      	STD  Y+16+1,R31
00035a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x4:
00035b 85ad      	LDD  R26,Y+13
00035c 85be      	LDD  R27,Y+13+1
00035d 85ef      	LDD  R30,Y+15
00035e 89f8      	LDD  R31,Y+15+1
00035f 9509      	ICALL
000360 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x5:
000361 89a8      	LDD  R26,Y+16
000362 89b9      	LDD  R27,Y+16+1
000363 9614      	ADIW R26,4
000364 940e 038c 	CALL __GETW1P
000366 83ee      	STD  Y+6,R30
000367 83ff      	STD  Y+6+1,R31
000368 81ae      	LDD  R26,Y+6
000369 81bf      	LDD  R27,Y+6+1
00036a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x6:
00036b 89a8      	LDD  R26,Y+16
00036c 89b9      	LDD  R27,Y+16+1
00036d 9614      	ADIW R26,4
00036e 940e 038c 	CALL __GETW1P
000370 87ea      	STD  Y+10,R30
000371 87fb      	STD  Y+10+1,R31
000372 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x7:
000373 01de      	MOVW R26,R28
000374 961c      	ADIW R26,12
000375 940e 0384 	CALL __ADDW2R15
000377 940e 038c 	CALL __GETW1P
000379 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00037a 9610      	adiw r26,0
00037b f039      	breq __delay_ms1
                 __delay_ms0:
                +
00037c ea80     +LDI R24 , LOW ( 0xFA0 )
00037d e09f     +LDI R25 , HIGH ( 0xFA0 )
                +__DELAY_USW_LOOP :
00037e 9701     +SBIW R24 , 1
00037f f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA0
000380 95a8      	wdr
000381 9711      	sbiw r26,1
000382 f7c9      	brne __delay_ms0
                 __delay_ms1:
000383 9508      	ret
                 
                 __ADDW2R15:
000384 2400      	CLR  R0
000385 0daf      	ADD  R26,R15
000386 1db0      	ADC  R27,R0
000387 9508      	RET
                 
                 __ANEGW1:
000388 95f1      	NEG  R31
000389 95e1      	NEG  R30
00038a 40f0      	SBCI R31,0
00038b 9508      	RET
                 
                 __GETW1P:
00038c 91ed      	LD   R30,X+
00038d 91fc      	LD   R31,X
00038e 9711      	SBIW R26,1
00038f 9508      	RET
                 
                 __GETW1PF:
000390 9005      	LPM  R0,Z+
000391 91f4      	LPM  R31,Z
000392 2de0      	MOV  R30,R0
000393 9508      	RET
                 
                 __PUTPARD1:
000394 937a      	ST   -Y,R23
000395 936a      	ST   -Y,R22
000396 93fa      	ST   -Y,R31
000397 93ea      	ST   -Y,R30
000398 9508      	RET
                 
                 __SAVELOCR6:
000399 935a      	ST   -Y,R21
                 __SAVELOCR5:
00039a 934a      	ST   -Y,R20
                 __SAVELOCR4:
00039b 933a      	ST   -Y,R19
                 __SAVELOCR3:
00039c 932a      	ST   -Y,R18
                 __SAVELOCR2:
00039d 931a      	ST   -Y,R17
00039e 930a      	ST   -Y,R16
00039f 9508      	RET
                 
                 __LOADLOCR6:
0003a0 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0003a1 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0003a2 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0003a3 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0003a4 8119      	LDD  R17,Y+1
0003a5 8108      	LD   R16,Y
0003a6 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega328P register use summary:
r0 :  11 r1 :   1 r2 :   0 r3 :   4 r4 :   4 r5 :   0 r6 :   2 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  34 r17:  24 r18:  29 r19:   8 r20:   9 r21:  17 r22:   6 r23:   2 
r24:  23 r25:   6 r26:  95 r27:  39 r28:  14 r29:   1 r30: 196 r31:  58 
x  :  23 y  : 168 z  :  15 
Registers used: 25 out of 35 (71.4%)

ATmega328P instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   3 
adiw  :  24 and   :   0 andi  :   8 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  21 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   0 brmi  :   1 brne  :  30 brpl  :   1 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  49 
cbi   :   9 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  10 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   4 cpc   :   2 cpi   :  33 cpse  :   0 dec   :   4 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   1 inc   :   2 jmp   :  28 ld    :  28 ldd   :  77 ldi   :  99 
lds   :   0 lpm   :  14 lsl   :   0 lsr   :   0 mov   :  16 movw  :  14 
mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   0 
ori   :   6 out   :  25 pop   :   1 push  :   1 rcall :  17 ret   :  24 
reti  :   0 rjmp  :  63 rol   :   0 ror   :   0 sbc   :   1 sbci  :   2 
sbi   :  13 sbic  :   0 sbis  :   0 sbiw  :  20 sbr   :   0 sbrc  :   2 
sbrs  :  10 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  58 std   :  31 sts   :  24 sub   :   1 subi  :  16 swap  :   1 
tst   :   4 wdr   :   1 
Instructions used: 51 out of 116 (44.0%)

ATmega328P memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00074e   1830     40   1870   32768   5.7%
[.dseg] 0x000100 0x000314      0     20     20    2048   1.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 4 warnings
