INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:54:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.525ns period=5.050ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.525ns period=5.050ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.050ns  (clk rise@5.050ns - clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.166ns (23.499%)  route 3.796ns (76.501%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.533 - 5.050 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2026, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X20Y201        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y201        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[4]/Q
                         net (fo=9, routed)           0.634     1.396    lsq2/handshake_lsq_lsq2_core/stq_addr_7_q[4]
    SLICE_X19Y205        LUT4 (Prop_lut4_I3_O)        0.043     1.439 f  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_190/O
                         net (fo=1, routed)           0.278     1.717    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_190_n_0
    SLICE_X18Y203        LUT6 (Prop_lut6_I1_O)        0.043     1.760 r  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_129/O
                         net (fo=4, routed)           0.350     2.110    lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_129_n_0
    SLICE_X14Y200        LUT4 (Prop_lut4_I1_O)        0.043     2.153 r  lsq2/handshake_lsq_lsq2_core/B_loadEn_INST_0_i_68/O
                         net (fo=6, routed)           0.438     2.592    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_5_7
    SLICE_X12Y198        LUT4 (Prop_lut4_I0_O)        0.043     2.635 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[30]_i_20/O
                         net (fo=1, routed)           0.000     2.635    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[30]_i_20_n_0
    SLICE_X12Y198        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.873 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.873    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_8_n_0
    SLICE_X12Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.923 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.001     2.923    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_13_n_0
    SLICE_X12Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.973 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.973    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[30]_i_7_n_0
    SLICE_X12Y201        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     3.125 f  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[31]_i_12/O[1]
                         net (fo=1, routed)           0.405     3.530    lsq2/handshake_lsq_lsq2_core/TEMP_49_double_out1[13]
    SLICE_X13Y199        LUT3 (Prop_lut3_I1_O)        0.121     3.651 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_5/O
                         net (fo=33, routed)          0.763     4.414    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[31]_i_5_n_0
    SLICE_X8Y175         LUT4 (Prop_lut4_I0_O)        0.043     4.457 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[13]_i_4/O
                         net (fo=1, routed)           0.436     4.893    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[13]_i_4_n_0
    SLICE_X5Y173         LUT5 (Prop_lut5_I4_O)        0.043     4.936 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[13]_i_3/O
                         net (fo=1, routed)           0.491     5.427    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[13]_i_3_n_0
    SLICE_X11Y179        LUT6 (Prop_lut6_I1_O)        0.043     5.470 r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q[13]_i_1/O
                         net (fo=1, routed)           0.000     5.470    lsq2/handshake_lsq_lsq2_core/ldq_data_5_d[13]
    SLICE_X11Y179        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.050     5.050 r  
                                                      0.000     5.050 r  clk (IN)
                         net (fo=2026, unset)         0.483     5.533    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X11Y179        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[13]/C
                         clock pessimism              0.000     5.533    
                         clock uncertainty           -0.035     5.497    
    SLICE_X11Y179        FDRE (Setup_fdre_C_D)        0.033     5.530    lsq2/handshake_lsq_lsq2_core/ldq_data_5_q_reg[13]
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                  0.060    




