#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 25 16:41:42 2020
# Process ID: 11608
# Current directory: C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_IP_MATRIX_0_0_synth_1
# Command line: vivado.exe -log design_1_IP_MATRIX_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_IP_MATRIX_0_0.tcl
# Log file: C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_IP_MATRIX_0_0_synth_1/design_1_IP_MATRIX_0_0.vds
# Journal file: C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_IP_MATRIX_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_IP_MATRIX_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 382.203 ; gain = 82.008
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/OPDRACHT_2/2'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/eFPGA/OPDRACHT_2/2' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_IP_MATRIX_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_IP_MATRIX_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 922.727 ; gain = 234.891
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_IP_MATRIX_0_0' [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ip/design_1_IP_MATRIX_0_0/synth/design_1_IP_MATRIX_0_0.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'IP_MATRIX_v1_0' declared at 'c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_v1_0.vhd:5' bound to instance 'U0' of component 'IP_MATRIX_v1_0' [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ip/design_1_IP_MATRIX_0_0/synth/design_1_IP_MATRIX_0_0.vhd:160]
INFO: [Synth 8-638] synthesizing module 'IP_MATRIX_v1_0' [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'IP_MATRIX_v1_0_S00_AXI' declared at 'c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_v1_0_S00_AXI.vhd:5' bound to instance 'IP_MATRIX_v1_0_S00_AXI_inst' of component 'IP_MATRIX_v1_0_S00_AXI' [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_v1_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'IP_MATRIX_v1_0_S00_AXI' [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_v1_0_S00_AXI.vhd:238]
INFO: [Synth 8-226] default block is never used [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_v1_0_S00_AXI.vhd:368]
INFO: [Synth 8-3491] module 'IP_MATRIX_VHDL' declared at 'c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_VHDL.vhd:26' bound to instance 'Core1' of component 'IP_MATRIX_VHDL' [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_v1_0_S00_AXI.vhd:402]
INFO: [Synth 8-638] synthesizing module 'IP_MATRIX_VHDL' [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_VHDL.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'IP_MATRIX_VHDL' (1#1) [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_VHDL.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_v1_0_S00_AXI.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'IP_MATRIX_v1_0_S00_AXI' (2#1) [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'IP_MATRIX_v1_0' (3#1) [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ipshared/9022/hdl/IP_MATRIX_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'design_1_IP_MATRIX_0_0' (4#1) [c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/ip/design_1_IP_MATRIX_0_0/synth/design_1_IP_MATRIX_0_0.vhd:87]
WARNING: [Synth 8-3331] design IP_MATRIX_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design IP_MATRIX_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design IP_MATRIX_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design IP_MATRIX_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design IP_MATRIX_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design IP_MATRIX_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 999.016 ; gain = 311.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 999.016 ; gain = 311.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 999.016 ; gain = 311.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 999.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1082.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1083.453 ; gain = 0.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1083.453 ; gain = 395.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1083.453 ; gain = 395.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1083.453 ; gain = 395.617
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'IP_MATRIX_VHDL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state |                              000 |                              110
         load_data_state |                              001 |                              000
      enable_clock_state |                              010 |                              001
     enable_output_state |                              011 |                              011
     disable_clock_state |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'IP_MATRIX_VHDL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 1083.453 ; gain = 395.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IP_MATRIX_VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 11    
Module IP_MATRIX_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_IP_MATRIX_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_IP_MATRIX_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_IP_MATRIX_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_IP_MATRIX_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_IP_MATRIX_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_IP_MATRIX_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/IP_MATRIX_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1083.453 ; gain = 395.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 1083.453 ; gain = 395.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 1083.453 ; gain = 395.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 1099.688 ; gain = 411.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1105.480 ; gain = 417.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1105.480 ; gain = 417.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1105.480 ; gain = 417.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1105.480 ; gain = 417.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1105.480 ; gain = 417.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1105.480 ; gain = 417.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     2|
|3     |LUT2   |    82|
|4     |LUT3   |    34|
|5     |LUT4   |    30|
|6     |LUT5   |    13|
|7     |LUT6   |    54|
|8     |FDRE   |   241|
|9     |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   483|
|2     |  U0                            |IP_MATRIX_v1_0         |   483|
|3     |    IP_MATRIX_v1_0_S00_AXI_inst |IP_MATRIX_v1_0_S00_AXI |   483|
|4     |      Core1                     |IP_MATRIX_VHDL         |   252|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1105.480 ; gain = 417.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:23 . Memory (MB): peak = 1105.480 ; gain = 333.207
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 1105.480 ; gain = 417.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1105.480 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1110.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 1110.027 ; gain = 697.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1110.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_IP_MATRIX_0_0_synth_1/design_1_IP_MATRIX_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_IP_MATRIX_0_0, cache-ID = 76134522f1d98c0c
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1110.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.runs/design_1_IP_MATRIX_0_0_synth_1/design_1_IP_MATRIX_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_IP_MATRIX_0_0_utilization_synth.rpt -pb design_1_IP_MATRIX_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 25 16:43:58 2020...
