/// Auto-generated register definitions for MCAN0
/// Family: samv71
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samv71::mcan0 {

// ============================================================================
// MCAN0 - Controller Area Network
// Base Address: 0x40030000
// ============================================================================

/// MCAN0 Register Structure
struct MCAN0_Registers {
    /// Core Release Register
    /// Offset: 0x0000
    /// Access: read-only
    volatile uint32_t CREL;

    /// Endian Register
    /// Offset: 0x0004
    /// Access: read-only
    volatile uint32_t ENDN;

    /// Customer Register
    /// Offset: 0x0008
    volatile uint32_t CUST;

    /// Data Bit Timing and Prescaler Register
    /// Offset: 0x000C
    volatile uint32_t DBTP;

    /// Test Register
    /// Offset: 0x0010
    volatile uint32_t TEST;

    /// RAM Watchdog Register
    /// Offset: 0x0014
    volatile uint32_t RWD;

    /// CC Control Register
    /// Offset: 0x0018
    volatile uint32_t CCCR;

    /// Nominal Bit Timing and Prescaler Register
    /// Offset: 0x001C
    volatile uint32_t NBTP;

    /// Timestamp Counter Configuration Register
    /// Offset: 0x0020
    volatile uint32_t TSCC;

    /// Timestamp Counter Value Register
    /// Offset: 0x0024
    volatile uint32_t TSCV;

    /// Timeout Counter Configuration Register
    /// Offset: 0x0028
    volatile uint32_t TOCC;

    /// Timeout Counter Value Register
    /// Offset: 0x002C
    volatile uint32_t TOCV;
    uint8_t RESERVED_0030[16];  ///< Reserved

    /// Error Counter Register
    /// Offset: 0x0040
    /// Access: read-only
    volatile uint32_t ECR;

    /// Protocol Status Register
    /// Offset: 0x0044
    /// Access: read-only
    volatile uint32_t PSR;

    /// Transmit Delay Compensation Register
    /// Offset: 0x0048
    volatile uint32_t TDCR;
    uint8_t RESERVED_004C[4];  ///< Reserved

    /// Interrupt Register
    /// Offset: 0x0050
    volatile uint32_t IR;

    /// Interrupt Enable Register
    /// Offset: 0x0054
    volatile uint32_t IE;

    /// Interrupt Line Select Register
    /// Offset: 0x0058
    volatile uint32_t ILS;

    /// Interrupt Line Enable Register
    /// Offset: 0x005C
    volatile uint32_t ILE;
    uint8_t RESERVED_0060[32];  ///< Reserved

    /// Global Filter Configuration Register
    /// Offset: 0x0080
    volatile uint32_t GFC;

    /// Standard ID Filter Configuration Register
    /// Offset: 0x0084
    volatile uint32_t SIDFC;

    /// Extended ID Filter Configuration Register
    /// Offset: 0x0088
    volatile uint32_t XIDFC;
    uint8_t RESERVED_008C[4];  ///< Reserved

    /// Extended ID AND Mask Register
    /// Offset: 0x0090
    volatile uint32_t XIDAM;

    /// High Priority Message Status Register
    /// Offset: 0x0094
    /// Access: read-only
    volatile uint32_t HPMS;

    /// New Data 1 Register
    /// Offset: 0x0098
    volatile uint32_t NDAT1;

    /// New Data 2 Register
    /// Offset: 0x009C
    volatile uint32_t NDAT2;

    /// Receive FIFO 0 Configuration Register
    /// Offset: 0x00A0
    volatile uint32_t RXF0C;

    /// Receive FIFO 0 Status Register
    /// Offset: 0x00A4
    /// Access: read-only
    volatile uint32_t RXF0S;

    /// Receive FIFO 0 Acknowledge Register
    /// Offset: 0x00A8
    volatile uint32_t RXF0A;

    /// Receive Rx Buffer Configuration Register
    /// Offset: 0x00AC
    volatile uint32_t RXBC;

    /// Receive FIFO 1 Configuration Register
    /// Offset: 0x00B0
    volatile uint32_t RXF1C;

    /// Receive FIFO 1 Status Register
    /// Offset: 0x00B4
    /// Access: read-only
    volatile uint32_t RXF1S;

    /// Receive FIFO 1 Acknowledge Register
    /// Offset: 0x00B8
    volatile uint32_t RXF1A;

    /// Receive Buffer / FIFO Element Size Configuration Register
    /// Offset: 0x00BC
    volatile uint32_t RXESC;

    /// Transmit Buffer Configuration Register
    /// Offset: 0x00C0
    volatile uint32_t TXBC;

    /// Transmit FIFO/Queue Status Register
    /// Offset: 0x00C4
    /// Access: read-only
    volatile uint32_t TXFQS;

    /// Transmit Buffer Element Size Configuration Register
    /// Offset: 0x00C8
    volatile uint32_t TXESC;

    /// Transmit Buffer Request Pending Register
    /// Offset: 0x00CC
    /// Access: read-only
    volatile uint32_t TXBRP;

    /// Transmit Buffer Add Request Register
    /// Offset: 0x00D0
    volatile uint32_t TXBAR;

    /// Transmit Buffer Cancellation Request Register
    /// Offset: 0x00D4
    volatile uint32_t TXBCR;

    /// Transmit Buffer Transmission Occurred Register
    /// Offset: 0x00D8
    /// Access: read-only
    volatile uint32_t TXBTO;

    /// Transmit Buffer Cancellation Finished Register
    /// Offset: 0x00DC
    /// Access: read-only
    volatile uint32_t TXBCF;

    /// Transmit Buffer Transmission Interrupt Enable Register
    /// Offset: 0x00E0
    volatile uint32_t TXBTIE;

    /// Transmit Buffer Cancellation Finished Interrupt Enable Register
    /// Offset: 0x00E4
    volatile uint32_t TXBCIE;
    uint8_t RESERVED_00E8[8];  ///< Reserved

    /// Transmit Event FIFO Configuration Register
    /// Offset: 0x00F0
    volatile uint32_t TXEFC;

    /// Transmit Event FIFO Status Register
    /// Offset: 0x00F4
    /// Access: read-only
    volatile uint32_t TXEFS;

    /// Transmit Event FIFO Acknowledge Register
    /// Offset: 0x00F8
    volatile uint32_t TXEFA;
};

static_assert(sizeof(MCAN0_Registers) >= 252, "MCAN0_Registers size mismatch");

/// MCAN0 peripheral instance
inline MCAN0_Registers* MCAN0() {
    return reinterpret_cast<MCAN0_Registers*>(0x40030000);
}

}  // namespace alloy::hal::atmel::samv71::mcan0
