-DesignTarget: RAM

-OptimizationTarget: Area
//-OptimizationTarget: WriteEDP
//-OptimizationTarget: full

-ProcessNode: 56

-Capacity (MB): 2048
-WordWidth (bit): 64
-MemCellLevel: MLC

-FlashPageSize (Byte): 4096
-FlashBlockSize (KB): 1024

-DeviceRoadmap: LOP

-Routing: H-tree

-InternalSensing: true


-MemoryCellInputFile: config/sample_MLCNAND2.cell

-Temperature (K): 380

-BufferDesignOptimization: latency

-ForceBank (Total AxB, Active CxD): 1x2, 1x1
-ForceMat (Total AxB, Active CxD): 1x1, 1x1

-StackedDieCount: 1
