{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676324127854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676324127866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 13:35:27 2023 " "Processing started: Mon Feb 13 13:35:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676324127866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324127866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDMath -c BCDMath " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDMath -c BCDMath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324127866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676324129267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676324129267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdmath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcdmath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCDMath " "Found entity 1: BCDMath" {  } { { "BCDMath.bdf" "" { Schematic "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/BCDMath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676324143745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324143745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaybcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaybcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayBCD-a " "Found design unit 1: displayBCD-a" {  } { { "displayBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/displayBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676324144492 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayBCD " "Found entity 1: displayBCD" {  } { { "displayBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/displayBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676324144492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file loadbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loadBCD-a " "Found design unit 1: loadBCD-a" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676324144498 ""} { "Info" "ISGN_ENTITY_NAME" "1 loadBCD " "Found entity 1: loadBCD" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676324144498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/math.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/math.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math-a " "Found design unit 1: math-a" {  } { { "output_files/math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/output_files/math.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676324144507 ""} { "Info" "ISGN_ENTITY_NAME" "1 math " "Found entity 1: math" {  } { { "output_files/math.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/output_files/math.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676324144507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDMath " "Elaborating entity \"BCDMath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676324144561 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "displayBCD inst5 " "Block or symbol \"displayBCD\" of instance \"inst5\" overlaps another block or symbol" {  } { { "BCDMath.bdf" "" { Schematic "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/BCDMath.bdf" { { 168 680 864 248 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1676324144569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "math math:inst7 " "Elaborating entity \"math\" for hierarchy \"math:inst7\"" {  } { { "BCDMath.bdf" "inst7" { Schematic "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/BCDMath.bdf" { { 352 720 896 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676324144579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadBCD loadBCD:inst2 " "Elaborating entity \"loadBCD\" for hierarchy \"loadBCD:inst2\"" {  } { { "BCDMath.bdf" "inst2" { Schematic "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/BCDMath.bdf" { { 16 344 576 128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676324144584 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numOneDigOne loadBCD.vhd(25) " "VHDL Process Statement warning at loadBCD.vhd(25): inferring latch(es) for signal or variable \"numOneDigOne\", which holds its previous value in one or more paths through the process" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676324144591 "|BCDMath|loadBCD:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numOneDigTwo loadBCD.vhd(25) " "VHDL Process Statement warning at loadBCD.vhd(25): inferring latch(es) for signal or variable \"numOneDigTwo\", which holds its previous value in one or more paths through the process" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numTwoDigOne loadBCD.vhd(34) " "VHDL Process Statement warning at loadBCD.vhd(34): inferring latch(es) for signal or variable \"numTwoDigOne\", which holds its previous value in one or more paths through the process" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "numTwoDigTwo loadBCD.vhd(34) " "VHDL Process Statement warning at loadBCD.vhd(34): inferring latch(es) for signal or variable \"numTwoDigTwo\", which holds its previous value in one or more paths through the process" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwoDigTwo\[0\] loadBCD.vhd(34) " "Inferred latch for \"numTwoDigTwo\[0\]\" at loadBCD.vhd(34)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwoDigTwo\[1\] loadBCD.vhd(34) " "Inferred latch for \"numTwoDigTwo\[1\]\" at loadBCD.vhd(34)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwoDigTwo\[2\] loadBCD.vhd(34) " "Inferred latch for \"numTwoDigTwo\[2\]\" at loadBCD.vhd(34)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwoDigTwo\[3\] loadBCD.vhd(34) " "Inferred latch for \"numTwoDigTwo\[3\]\" at loadBCD.vhd(34)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwoDigOne\[0\] loadBCD.vhd(34) " "Inferred latch for \"numTwoDigOne\[0\]\" at loadBCD.vhd(34)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwoDigOne\[1\] loadBCD.vhd(34) " "Inferred latch for \"numTwoDigOne\[1\]\" at loadBCD.vhd(34)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwoDigOne\[2\] loadBCD.vhd(34) " "Inferred latch for \"numTwoDigOne\[2\]\" at loadBCD.vhd(34)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numTwoDigOne\[3\] loadBCD.vhd(34) " "Inferred latch for \"numTwoDigOne\[3\]\" at loadBCD.vhd(34)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOneDigTwo\[0\] loadBCD.vhd(25) " "Inferred latch for \"numOneDigTwo\[0\]\" at loadBCD.vhd(25)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOneDigTwo\[1\] loadBCD.vhd(25) " "Inferred latch for \"numOneDigTwo\[1\]\" at loadBCD.vhd(25)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOneDigTwo\[2\] loadBCD.vhd(25) " "Inferred latch for \"numOneDigTwo\[2\]\" at loadBCD.vhd(25)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOneDigTwo\[3\] loadBCD.vhd(25) " "Inferred latch for \"numOneDigTwo\[3\]\" at loadBCD.vhd(25)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOneDigOne\[0\] loadBCD.vhd(25) " "Inferred latch for \"numOneDigOne\[0\]\" at loadBCD.vhd(25)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOneDigOne\[1\] loadBCD.vhd(25) " "Inferred latch for \"numOneDigOne\[1\]\" at loadBCD.vhd(25)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOneDigOne\[2\] loadBCD.vhd(25) " "Inferred latch for \"numOneDigOne\[2\]\" at loadBCD.vhd(25)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numOneDigOne\[3\] loadBCD.vhd(25) " "Inferred latch for \"numOneDigOne\[3\]\" at loadBCD.vhd(25)" {  } { { "loadBCD.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/loadBCD.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324144592 "|BCDMath|loadBCD:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayBCD displayBCD:inst " "Elaborating entity \"displayBCD\" for hierarchy \"displayBCD:inst\"" {  } { { "BCDMath.bdf" "inst" { Schematic "C:/Users/mmwil/Desktop/CPEN 312/Lab 2/BCDMath/BCDMath.bdf" { { -72 680 864 8 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676324144594 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676324145187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676324145598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676324145598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676324145752 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676324145752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676324145752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676324145752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676324145780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 13:35:45 2023 " "Processing ended: Mon Feb 13 13:35:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676324145780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676324145780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676324145780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676324145780 ""}
