[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PrimTermExpr/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 119
LIB: work
FILE: ${SURELOG_DIR}/tests/PrimTermExpr/dut.sv
n<> u<118> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<118> s<117> l<1:1>
  n<> u<117> t<Source_text> p<118> c<116> l<1:1> el<8:10>
    n<> u<116> t<Description> p<117> c<115> l<1:1> el<8:10>
      n<> u<115> t<Module_declaration> p<116> c<36> l<1:1> el<8:10>
        n<> u<36> t<Module_nonansi_header> p<115> c<2> s<46> l<1:1> el<1:43>
          n<module> u<2> t<Module_keyword> p<36> s<3> l<1:1> el<1:7>
          n<encoder_4to2_gates> u<3> t<STRING_CONST> p<36> s<4> l<1:8> el<1:26>
          n<> u<4> t<Package_import_declaration_list> p<36> s<35> l<1:27> el<1:27>
          n<> u<35> t<Port_list> p<36> c<10> l<1:27> el<1:42>
            n<> u<10> t<Port> p<35> c<9> s<16> l<1:28> el<1:30>
              n<> u<9> t<Port_expression> p<10> c<8> l<1:28> el<1:30>
                n<> u<8> t<Port_reference> p<9> c<5> l<1:28> el<1:30>
                  n<i0> u<5> t<STRING_CONST> p<8> s<7> l<1:28> el<1:30>
                  n<> u<7> t<Constant_select> p<8> c<6> l<1:30> el<1:30>
                    n<> u<6> t<Constant_bit_select> p<7> l<1:30> el<1:30>
            n<> u<16> t<Port> p<35> c<15> s<22> l<1:31> el<1:33>
              n<> u<15> t<Port_expression> p<16> c<14> l<1:31> el<1:33>
                n<> u<14> t<Port_reference> p<15> c<11> l<1:31> el<1:33>
                  n<i1> u<11> t<STRING_CONST> p<14> s<13> l<1:31> el<1:33>
                  n<> u<13> t<Constant_select> p<14> c<12> l<1:33> el<1:33>
                    n<> u<12> t<Constant_bit_select> p<13> l<1:33> el<1:33>
            n<> u<22> t<Port> p<35> c<21> s<28> l<1:34> el<1:36>
              n<> u<21> t<Port_expression> p<22> c<20> l<1:34> el<1:36>
                n<> u<20> t<Port_reference> p<21> c<17> l<1:34> el<1:36>
                  n<i2> u<17> t<STRING_CONST> p<20> s<19> l<1:34> el<1:36>
                  n<> u<19> t<Constant_select> p<20> c<18> l<1:36> el<1:36>
                    n<> u<18> t<Constant_bit_select> p<19> l<1:36> el<1:36>
            n<> u<28> t<Port> p<35> c<27> s<34> l<1:37> el<1:39>
              n<> u<27> t<Port_expression> p<28> c<26> l<1:37> el<1:39>
                n<> u<26> t<Port_reference> p<27> c<23> l<1:37> el<1:39>
                  n<i3> u<23> t<STRING_CONST> p<26> s<25> l<1:37> el<1:39>
                  n<> u<25> t<Constant_select> p<26> c<24> l<1:39> el<1:39>
                    n<> u<24> t<Constant_bit_select> p<25> l<1:39> el<1:39>
            n<> u<34> t<Port> p<35> c<33> l<1:40> el<1:41>
              n<> u<33> t<Port_expression> p<34> c<32> l<1:40> el<1:41>
                n<> u<32> t<Port_reference> p<33> c<29> l<1:40> el<1:41>
                  n<y> u<29> t<STRING_CONST> p<32> s<31> l<1:40> el<1:41>
                  n<> u<31> t<Constant_select> p<32> c<30> l<1:41> el<1:41>
                    n<> u<30> t<Constant_bit_select> p<31> l<1:41> el<1:41>
        n<> u<46> t<Module_item> p<115> c<45> s<63> l<2:1> el<2:19>
          n<> u<45> t<Port_declaration> p<46> c<44> l<2:1> el<2:18>
            n<> u<44> t<Input_declaration> p<45> c<38> l<2:1> el<2:18>
              n<> u<38> t<Net_port_type> p<44> c<37> s<43> l<2:7> el<2:7>
                n<> u<37> t<Data_type_or_implicit> p<38> l<2:7> el<2:7>
              n<> u<43> t<Port_identifier_list> p<44> c<39> l<2:7> el<2:18>
                n<i0> u<39> t<STRING_CONST> p<43> s<40> l<2:7> el<2:9>
                n<i1> u<40> t<STRING_CONST> p<43> s<41> l<2:10> el<2:12>
                n<i2> u<41> t<STRING_CONST> p<43> s<42> l<2:13> el<2:15>
                n<i3> u<42> t<STRING_CONST> p<43> l<2:16> el<2:18>
        n<> u<63> t<Module_item> p<115> c<62> s<88> l<3:1> el<3:16>
          n<> u<62> t<Port_declaration> p<63> c<61> l<3:1> el<3:15>
            n<> u<61> t<Output_declaration> p<62> c<58> l<3:1> el<3:15>
              n<> u<58> t<Net_port_type> p<61> c<57> s<60> l<3:8> el<3:13>
                n<> u<57> t<Data_type_or_implicit> p<58> c<56> l<3:8> el<3:13>
                  n<> u<56> t<Packed_dimension> p<57> c<55> l<3:8> el<3:13>
                    n<> u<55> t<Constant_range> p<56> c<50> l<3:9> el<3:12>
                      n<> u<50> t<Constant_expression> p<55> c<49> s<54> l<3:9> el<3:10>
                        n<> u<49> t<Constant_primary> p<50> c<48> l<3:9> el<3:10>
                          n<> u<48> t<Primary_literal> p<49> c<47> l<3:9> el<3:10>
                            n<1> u<47> t<INT_CONST> p<48> l<3:9> el<3:10>
                      n<> u<54> t<Constant_expression> p<55> c<53> l<3:11> el<3:12>
                        n<> u<53> t<Constant_primary> p<54> c<52> l<3:11> el<3:12>
                          n<> u<52> t<Primary_literal> p<53> c<51> l<3:11> el<3:12>
                            n<0> u<51> t<INT_CONST> p<52> l<3:11> el<3:12>
              n<> u<60> t<Port_identifier_list> p<61> c<59> l<3:14> el<3:15>
                n<y> u<59> t<STRING_CONST> p<60> l<3:14> el<3:15>
        n<> u<88> t<Module_item> p<115> c<87> s<113> l<5:1> el<5:20>
          n<> u<87> t<Non_port_module_item> p<88> c<86> l<5:1> el<5:20>
            n<> u<86> t<Module_or_generate_item> p<87> c<85> l<5:1> el<5:20>
              n<> u<85> t<Gate_instantiation> p<86> c<64> l<5:1> el<5:20>
                n<> u<64> t<NInpGate_Or> p<85> s<84> l<5:1> el<5:3>
                n<> u<84> t<N_input_gate_instance> p<85> c<66> l<5:4> el<5:19>
                  n<> u<66> t<Name_of_instance> p<84> c<65> s<75> l<5:4> el<5:6>
                    n<o1> u<65> t<STRING_CONST> p<66> l<5:4> el<5:6>
                  n<> u<75> t<Net_lvalue> p<84> c<68> s<79> l<5:8> el<5:12>
                    n<> u<68> t<Ps_or_hierarchical_identifier> p<75> c<67> s<74> l<5:8> el<5:9>
                      n<y> u<67> t<STRING_CONST> p<68> l<5:8> el<5:9>
                    n<> u<74> t<Constant_select> p<75> c<73> l<5:9> el<5:12>
                      n<> u<73> t<Constant_bit_select> p<74> c<72> l<5:9> el<5:12>
                        n<> u<72> t<Constant_expression> p<73> c<71> l<5:10> el<5:11>
                          n<> u<71> t<Constant_primary> p<72> c<70> l<5:10> el<5:11>
                            n<> u<70> t<Primary_literal> p<71> c<69> l<5:10> el<5:11>
                              n<0> u<69> t<INT_CONST> p<70> l<5:10> el<5:11>
                  n<> u<79> t<Expression> p<84> c<78> s<83> l<5:13> el<5:15>
                    n<> u<78> t<Primary> p<79> c<77> l<5:13> el<5:15>
                      n<> u<77> t<Primary_literal> p<78> c<76> l<5:13> el<5:15>
                        n<i1> u<76> t<STRING_CONST> p<77> l<5:13> el<5:15>
                  n<> u<83> t<Expression> p<84> c<82> l<5:16> el<5:18>
                    n<> u<82> t<Primary> p<83> c<81> l<5:16> el<5:18>
                      n<> u<81> t<Primary_literal> p<82> c<80> l<5:16> el<5:18>
                        n<i3> u<80> t<STRING_CONST> p<81> l<5:16> el<5:18>
        n<> u<113> t<Module_item> p<115> c<112> s<114> l<6:1> el<6:20>
          n<> u<112> t<Non_port_module_item> p<113> c<111> l<6:1> el<6:20>
            n<> u<111> t<Module_or_generate_item> p<112> c<110> l<6:1> el<6:20>
              n<> u<110> t<Gate_instantiation> p<111> c<89> l<6:1> el<6:20>
                n<> u<89> t<NInpGate_Or> p<110> s<109> l<6:1> el<6:3>
                n<> u<109> t<N_input_gate_instance> p<110> c<91> l<6:4> el<6:19>
                  n<> u<91> t<Name_of_instance> p<109> c<90> s<100> l<6:4> el<6:6>
                    n<o2> u<90> t<STRING_CONST> p<91> l<6:4> el<6:6>
                  n<> u<100> t<Net_lvalue> p<109> c<93> s<104> l<6:8> el<6:12>
                    n<> u<93> t<Ps_or_hierarchical_identifier> p<100> c<92> s<99> l<6:8> el<6:9>
                      n<y> u<92> t<STRING_CONST> p<93> l<6:8> el<6:9>
                    n<> u<99> t<Constant_select> p<100> c<98> l<6:9> el<6:12>
                      n<> u<98> t<Constant_bit_select> p<99> c<97> l<6:9> el<6:12>
                        n<> u<97> t<Constant_expression> p<98> c<96> l<6:10> el<6:11>
                          n<> u<96> t<Constant_primary> p<97> c<95> l<6:10> el<6:11>
                            n<> u<95> t<Primary_literal> p<96> c<94> l<6:10> el<6:11>
                              n<1> u<94> t<INT_CONST> p<95> l<6:10> el<6:11>
                  n<> u<104> t<Expression> p<109> c<103> s<108> l<6:13> el<6:15>
                    n<> u<103> t<Primary> p<104> c<102> l<6:13> el<6:15>
                      n<> u<102> t<Primary_literal> p<103> c<101> l<6:13> el<6:15>
                        n<i2> u<101> t<STRING_CONST> p<102> l<6:13> el<6:15>
                  n<> u<108> t<Expression> p<109> c<107> l<6:16> el<6:18>
                    n<> u<107> t<Primary> p<108> c<106> l<6:16> el<6:18>
                      n<> u<106> t<Primary_literal> p<107> c<105> l<6:16> el<6:18>
                        n<i3> u<105> t<STRING_CONST> p<106> l<6:16> el<6:18>
        n<> u<114> t<ENDMODULE> p<115> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PrimTermExpr/dut.sv:1:1: No timescale set for "encoder_4to2_gates".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PrimTermExpr/dut.sv:1:1: Compile module "work@encoder_4to2_gates".
[NTE:CP0309] ${SURELOG_DIR}/tests/PrimTermExpr/dut.sv:1:40: Implicit port type (wire) for "y".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              2
Constant                                               6
Design                                                 1
Gate                                                   2
LogicNet                                               5
LogicTypespec                                          2
Module                                                 1
Port                                                   5
PrimTerm                                               6
Range                                                  2
RefObj                                                 4
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PrimTermExpr/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@encoder_4to2_gates
  |vpiTypedef:
  \_LogicTypespec: , line:3:8, endln:3:13
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:3:8, endln:3:13
      |vpiParent:
      \_LogicTypespec: , line:3:8, endln:3:13
      |vpiLeftRange:
      \_Constant: , line:3:9, endln:3:10
        |vpiParent:
        \_Range: , line:3:8, endln:3:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:8, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:3:8, endln:3:13
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:3:8, endln:3:13
      |vpiParent:
      \_LogicTypespec: , line:3:8, endln:3:13
      |vpiLeftRange:
      \_Constant: , line:3:9, endln:3:10
        |vpiParent:
        \_Range: , line:3:8, endln:3:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:8, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicNet: (work@encoder_4to2_gates.i0), line:1:28, endln:1:30
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiName:i0
    |vpiFullName:work@encoder_4to2_gates.i0
  |vpiImportTypespec:
  \_LogicNet: (work@encoder_4to2_gates.i1), line:1:31, endln:1:33
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiName:i1
    |vpiFullName:work@encoder_4to2_gates.i1
  |vpiImportTypespec:
  \_LogicNet: (work@encoder_4to2_gates.i2), line:1:34, endln:1:36
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiName:i2
    |vpiFullName:work@encoder_4to2_gates.i2
  |vpiImportTypespec:
  \_LogicNet: (work@encoder_4to2_gates.i3), line:1:37, endln:1:39
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiName:i3
    |vpiFullName:work@encoder_4to2_gates.i3
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:8, endln:3:13
  |vpiImportTypespec:
  \_LogicNet: (work@encoder_4to2_gates.y), line:1:40, endln:1:41
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@encoder_4to2_gates.y), line:3:8, endln:3:13
      |vpiParent:
      \_LogicNet: (work@encoder_4to2_gates.y), line:1:40, endln:1:41
      |vpiFullName:work@encoder_4to2_gates.y
      |vpiActual:
      \_LogicTypespec: , line:3:8, endln:3:13
    |vpiName:y
    |vpiFullName:work@encoder_4to2_gates.y
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:8, endln:3:13
  |vpiDefName:work@encoder_4to2_gates
  |vpiNet:
  \_LogicNet: (work@encoder_4to2_gates.i0), line:1:28, endln:1:30
  |vpiNet:
  \_LogicNet: (work@encoder_4to2_gates.i1), line:1:31, endln:1:33
  |vpiNet:
  \_LogicNet: (work@encoder_4to2_gates.i2), line:1:34, endln:1:36
  |vpiNet:
  \_LogicNet: (work@encoder_4to2_gates.i3), line:1:37, endln:1:39
  |vpiNet:
  \_LogicNet: (work@encoder_4to2_gates.y), line:1:40, endln:1:41
  |vpiPort:
  \_Port: (i0), line:1:28, endln:1:30
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiName:i0
    |vpiDirection:1
  |vpiPort:
  \_Port: (i1), line:1:31, endln:1:33
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiName:i1
    |vpiDirection:1
  |vpiPort:
  \_Port: (i2), line:1:34, endln:1:36
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiName:i2
    |vpiDirection:1
  |vpiPort:
  \_Port: (i3), line:1:37, endln:1:39
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiName:i3
    |vpiDirection:1
  |vpiPort:
  \_Port: (y), line:1:40, endln:1:41
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiName:y
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@encoder_4to2_gates.y), line:3:8, endln:3:13
      |vpiParent:
      \_Port: (y), line:1:40, endln:1:41
      |vpiFullName:work@encoder_4to2_gates.y
      |vpiActual:
      \_LogicTypespec: , line:3:8, endln:3:13
  |vpiPrimitive:
  \_Gate: work@or (work@encoder_4to2_gates.o1), line:5:4, endln:5:19
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiDefName:work@or
    |vpiName:o1
    |vpiFullName:work@encoder_4to2_gates.o1
    |vpiPrimType:4
    |vpiPrimTerm:
    \_PrimTerm: , line:5:8, endln:5:12
      |vpiParent:
      \_Gate: work@or (work@encoder_4to2_gates.o1), line:5:4, endln:5:19
      |vpiDirection:2
      |vpiExpr:
      \_BitSelect: (work@encoder_4to2_gates.o1.y), line:5:9, endln:5:12
        |vpiParent:
        \_PrimTerm: , line:5:8, endln:5:12
        |vpiName:y
        |vpiFullName:work@encoder_4to2_gates.o1.y
        |vpiActual:
        \_LogicNet: (work@encoder_4to2_gates.y), line:1:40, endln:1:41
        |vpiIndex:
        \_Constant: , line:5:10, endln:5:11
          |vpiParent:
          \_BitSelect: (work@encoder_4to2_gates.o1.y), line:5:9, endln:5:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPrimTerm:
    \_PrimTerm: , line:5:13, endln:5:15
      |vpiParent:
      \_Gate: work@or (work@encoder_4to2_gates.o1), line:5:4, endln:5:19
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@encoder_4to2_gates.o1.i1), line:5:13, endln:5:15
        |vpiParent:
        \_PrimTerm: , line:5:13, endln:5:15
        |vpiName:i1
        |vpiFullName:work@encoder_4to2_gates.o1.i1
        |vpiActual:
        \_LogicNet: (work@encoder_4to2_gates.i1), line:1:31, endln:1:33
    |vpiPrimTerm:
    \_PrimTerm: , line:5:16, endln:5:18
      |vpiParent:
      \_Gate: work@or (work@encoder_4to2_gates.o1), line:5:4, endln:5:19
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@encoder_4to2_gates.o1.i3), line:5:16, endln:5:18
        |vpiParent:
        \_PrimTerm: , line:5:16, endln:5:18
        |vpiName:i3
        |vpiFullName:work@encoder_4to2_gates.o1.i3
        |vpiActual:
        \_LogicNet: (work@encoder_4to2_gates.i3), line:1:37, endln:1:39
  |vpiPrimitive:
  \_Gate: work@or (work@encoder_4to2_gates.o2), line:6:4, endln:6:19
    |vpiParent:
    \_Module: work@encoder_4to2_gates (work@encoder_4to2_gates), file:${SURELOG_DIR}/tests/PrimTermExpr/dut.sv, line:1:1, endln:8:10
    |vpiDefName:work@or
    |vpiName:o2
    |vpiFullName:work@encoder_4to2_gates.o2
    |vpiPrimType:4
    |vpiPrimTerm:
    \_PrimTerm: , line:6:8, endln:6:12
      |vpiParent:
      \_Gate: work@or (work@encoder_4to2_gates.o2), line:6:4, endln:6:19
      |vpiDirection:2
      |vpiExpr:
      \_BitSelect: (work@encoder_4to2_gates.o2.y), line:6:9, endln:6:12
        |vpiParent:
        \_PrimTerm: , line:6:8, endln:6:12
        |vpiName:y
        |vpiFullName:work@encoder_4to2_gates.o2.y
        |vpiActual:
        \_LogicNet: (work@encoder_4to2_gates.y), line:1:40, endln:1:41
        |vpiIndex:
        \_Constant: , line:6:10, endln:6:11
          |vpiParent:
          \_BitSelect: (work@encoder_4to2_gates.o2.y), line:6:9, endln:6:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiPrimTerm:
    \_PrimTerm: , line:6:13, endln:6:15
      |vpiParent:
      \_Gate: work@or (work@encoder_4to2_gates.o2), line:6:4, endln:6:19
      |vpiDirection:1
      |vpiTermIndex:1
      |vpiExpr:
      \_RefObj: (work@encoder_4to2_gates.o2.i2), line:6:13, endln:6:15
        |vpiParent:
        \_PrimTerm: , line:6:13, endln:6:15
        |vpiName:i2
        |vpiFullName:work@encoder_4to2_gates.o2.i2
        |vpiActual:
        \_LogicNet: (work@encoder_4to2_gates.i2), line:1:34, endln:1:36
    |vpiPrimTerm:
    \_PrimTerm: , line:6:16, endln:6:18
      |vpiParent:
      \_Gate: work@or (work@encoder_4to2_gates.o2), line:6:4, endln:6:19
      |vpiDirection:1
      |vpiTermIndex:2
      |vpiExpr:
      \_RefObj: (work@encoder_4to2_gates.o2.i3), line:6:16, endln:6:18
        |vpiParent:
        \_PrimTerm: , line:6:16, endln:6:18
        |vpiName:i3
        |vpiFullName:work@encoder_4to2_gates.o2.i3
        |vpiActual:
        \_LogicNet: (work@encoder_4to2_gates.i3), line:1:37, endln:1:39
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1
