INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eleni/Desktop/project_1/Seminario 2/Seminario 2.sim/sim_1/impl/timing/top_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_Frec
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module contador_4bits
INFO: [VRFC 10-311] analyzing module glbl
