(pcb "D:\DCS\DCSUFCA10\A-10CV1.2\A-10C-CautionPanel\A-10C-CautionPanel.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.4)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  179070 -130810  49530 -130810  49530 -45720  179070 -45720
            179070 -130810)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-18_W7.62mm_Socket"
      (place U2 151130 -53340 back 90 (PN ULN2803A))
      (place U4 168910 -93980 back 0 (PN ULN2803A))
      (place U6 171450 -127000 back 270 (PN ULN2803A))
    )
    (component "Package_DIP:DIP-18_W7.62mm_Socket::1"
      (place U5 153670 -93980 back 0 (PN ULN2803A))
      (place U7 153670 -69850 back 0 (PN ULN2803A))
      (place U3 168910 -69850 back 0 (PN ULN2803A))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (place C1 81737.2 -59512.2 back 0 (PN 0.22uF))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm::1
      (place C2 73025 -59512.2 back 180 (PN 0.1uF))
    )
    (component "Connector_BarrelJack:BarrelJack_CUI_PJ-102AH_Horizontal"
      (place J1 61696.6 -55168.8 back 270 (PN Barrel_Jack))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place U1 80187.8 -53111.4 back 0 (PN LM7805_TO220))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x18_P2.54mm_Vertical
      (place J2 138430 -69850 back 0 (PN "36 Pin Connector of Mega"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (place J3 90170 -119380 back 90 (PN "A0-A7 Connector"))
      (place J5 109220 -69850 back 90 (PN "Comm 8 Pin"))
      (place J12 66040 -119380 back 90 (PN Conn_01x08))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical::1
      (place J7 114300 -119380 back 90 (PN "A8-A15 Connector"))
      (place J6 85090 -69850 back 90 (PN "PWM 2-7 TX RX"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x24_P2.54mm_Vertical
      (place J8 175260 -59690 front 0 (PN Conn_01x24))
      (place J11 90170 -64770 front 90 (PN Conn_01x24))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x24_P2.54mm_Vertical::1
      (place J10 90170 -49530 front 90 (PN Conn_01x24))
      (place J9 53340 -125730 front 180 (PN Conn_01x24))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place Q1 97790 -57150 back 0 (PN BC338))
      (place Q2 143510 -57150 back 0 (PN BC338))
      (place Q4 128270 -57150 back 0 (PN BC338))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline::1"
      (place Q3 113030 -57150 back 0 (PN BC338))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x10_P2.54mm_Vertical
      (place J4 57150 -69850 back 90 (PN Conn_01x10))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place J13 111760 -124460 back 90 (PN Conn_01x03))
    )
  )
  (library
    (image "Package_DIP:DIP-18_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -21900  9150 1600))
      (outline (path signal 50  -1550 -21900  9150 -21900))
      (outline (path signal 50  -1550 1600  -1550 -21900))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -21710  8950 1390))
      (outline (path signal 120  -1330 -21710  8950 -21710))
      (outline (path signal 120  -1330 1390  -1330 -21710))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -21650  6460 1330))
      (outline (path signal 120  1160 -21650  6460 -21650))
      (outline (path signal 120  1160 1330  1160 -21650))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -21650  8890 1330))
      (outline (path signal 100  -1270 -21650  8890 -21650))
      (outline (path signal 100  -1270 1330  -1270 -21650))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -21590  635 270))
      (outline (path signal 100  6985 -21590  635 -21590))
      (outline (path signal 100  6985 1270  6985 -21590))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 18 7620 0)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -20320)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-18_W7.62mm_Socket::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -21590))
      (outline (path signal 100  6985 -21590  635 -21590))
      (outline (path signal 100  635 -21590  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -21650))
      (outline (path signal 100  -1270 -21650  8890 -21650))
      (outline (path signal 100  8890 -21650  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -21650))
      (outline (path signal 120  1160 -21650  6460 -21650))
      (outline (path signal 120  6460 -21650  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -21710))
      (outline (path signal 120  -1330 -21710  8950 -21710))
      (outline (path signal 120  8950 -21710  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -21900))
      (outline (path signal 50  -1550 -21900  9150 -21900))
      (outline (path signal 50  9150 -21900  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (outline (path signal 100  -250 1000  -250 -1000))
      (outline (path signal 100  -250 -1000  2750 -1000))
      (outline (path signal 100  2750 -1000  2750 1000))
      (outline (path signal 100  2750 1000  -250 1000))
      (outline (path signal 120  -370 1120  2870 1120))
      (outline (path signal 120  -370 -1120  2870 -1120))
      (outline (path signal 120  -370 1120  -370 1055))
      (outline (path signal 120  -370 -1055  -370 -1120))
      (outline (path signal 120  2870 1120  2870 1055))
      (outline (path signal 120  2870 -1055  2870 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  3550 -1250))
      (outline (path signal 50  3550 -1250  3550 1250))
      (outline (path signal 50  3550 1250  -1050 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm::1
      (outline (path signal 50  3550 1250  -1050 1250))
      (outline (path signal 50  3550 -1250  3550 1250))
      (outline (path signal 50  -1050 -1250  3550 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2870 -1055  2870 -1120))
      (outline (path signal 120  2870 1120  2870 1055))
      (outline (path signal 120  -370 -1055  -370 -1120))
      (outline (path signal 120  -370 1120  -370 1055))
      (outline (path signal 120  -370 -1120  2870 -1120))
      (outline (path signal 120  -370 1120  2870 1120))
      (outline (path signal 100  2750 1000  -250 1000))
      (outline (path signal 100  2750 -1000  2750 1000))
      (outline (path signal 100  -250 -1000  2750 -1000))
      (outline (path signal 100  -250 1000  -250 -1000))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Connector_BarrelJack:BarrelJack_CUI_PJ-102AH_Horizontal"
      (outline (path signal 50  1800 1800  1800 1200))
      (outline (path signal 50  1800 1200  5000 1200))
      (outline (path signal 50  5000 1200  5000 -1200))
      (outline (path signal 50  5000 -1200  6500 -1200))
      (outline (path signal 50  6500 -1200  6500 -4800))
      (outline (path signal 50  6500 -4800  5000 -4800))
      (outline (path signal 50  5000 -4800  5000 -14200))
      (outline (path signal 50  5000 -14200  -5000 -14200))
      (outline (path signal 50  -5000 -14200  -5000 1200))
      (outline (path signal 50  -5000 1200  -1800 1200))
      (outline (path signal 50  -1800 1200  -1800 1800))
      (outline (path signal 50  -1800 1800  1800 1800))
      (outline (path signal 120  4600 -4800  4600 -13800))
      (outline (path signal 120  4600 -13800  -4600 -13800))
      (outline (path signal 120  -4600 -13800  -4600 800))
      (outline (path signal 120  -4600 800  -1800 800))
      (outline (path signal 120  1800 800  4600 800))
      (outline (path signal 120  4600 800  4600 -1200))
      (outline (path signal 120  -4840 -700  -4840 1040))
      (outline (path signal 120  -4840 1040  -3100 1040))
      (outline (path signal 100  4500 700  4500 -13700))
      (outline (path signal 100  4500 -13700  -4500 -13700))
      (outline (path signal 100  -4500 -13700  -4500 -300))
      (outline (path signal 100  -4500 -300  -3500 700))
      (outline (path signal 100  -3500 700  4500 700))
      (outline (path signal 100  -4500 -10200  4500 -10200))
      (pin Rect[A]Pad_2600x2600_um 1 0 0)
      (pin Round[A]Pad_2600_um 2 0 -6000)
      (pin Round[A]Pad_2600_um 3 4700 -3000)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  7790 3400  -2710 3400))
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x18_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -44450))
      (outline (path signal 100  3810 -44450  -1270 -44450))
      (outline (path signal 100  -1270 -44450  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -44510  3870 -44510))
      (outline (path signal 120  -1330 -1270  -1330 -44510))
      (outline (path signal 120  3870 1330  3870 -44510))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -44950))
      (outline (path signal 50  -1800 -44950  4350 -44950))
      (outline (path signal 50  4350 -44950  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Vertical::1
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x24_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -60200  1800 1800))
      (outline (path signal 50  -1800 -60200  1800 -60200))
      (outline (path signal 50  -1800 1800  -1800 -60200))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -59750))
      (outline (path signal 120  -1330 -1270  -1330 -59750))
      (outline (path signal 120  -1330 -59750  1330 -59750))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -59690  -1270 635))
      (outline (path signal 100  1270 -59690  -1270 -59690))
      (outline (path signal 100  1270 1270  1270 -59690))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 24 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 23 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 22 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 21 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x24_P2.54mm_Vertical::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -59690))
      (outline (path signal 100  1270 -59690  -1270 -59690))
      (outline (path signal 100  -1270 -59690  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -59750  1330 -59750))
      (outline (path signal 120  -1330 -1270  -1330 -59750))
      (outline (path signal 120  1330 -1270  1330 -59750))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -60200))
      (outline (path signal 50  -1800 -60200  1800 -60200))
      (outline (path signal 50  1800 -60200  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 21 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 22 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 23 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 24 0 -58420)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline::1"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x10_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -24130))
      (outline (path signal 100  1270 -24130  -1270 -24130))
      (outline (path signal 100  -1270 -24130  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -24190  1330 -24190))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  1330 -1270  1330 -24190))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -24650))
      (outline (path signal 50  -1800 -24650  1800 -24650))
      (outline (path signal 50  1800 -24650  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2600_um
      (shape (circle F.Cu 2600))
      (shape (circle B.Cu 2600))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack Rect[A]Pad_2600x2600_um
      (shape (rect F.Cu -1300 -1300 1300 1300))
      (shape (rect B.Cu -1300 -1300 1300 1300))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U2-9 U5-9 U7-9 U3-9 U4-9 U6-9 C1-2 C2-2 J1-2 U1-2 J12-6 J12-7 J13-3)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10)
    )
    (net "Net-(U3-Pad10)"
      (pins U3-10)
    )
    (net "Net-(U4-Pad10)"
      (pins U4-10)
    )
    (net "Net-(U5-Pad10)"
      (pins U5-10)
    )
    (net "Net-(U6-Pad10)"
      (pins U6-10)
    )
    (net "Net-(U7-Pad10)"
      (pins U7-10)
    )
    (net /5V
      (pins C2-1 U1-3 Q1-1 Q3-1 Q2-1 Q4-1)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2)
    )
    (net /AI1
      (pins U2-1 J2-4)
    )
    (net /CI1
      (pins U4-1 J2-3)
    )
    (net /AI2
      (pins U2-2 J2-6)
    )
    (net /CI2
      (pins U4-2 J2-5)
    )
    (net /AI3
      (pins U2-3 J2-8)
    )
    (net /CI3
      (pins U4-3 J2-7)
    )
    (net /AI4
      (pins U2-4 J2-10)
    )
    (net /CI4
      (pins U4-4 J2-9)
    )
    (net /AI5
      (pins U2-5 J2-12)
    )
    (net /CI5
      (pins U4-5 J2-11)
    )
    (net /AI6
      (pins U2-6 J2-14)
    )
    (net /CI6
      (pins U4-6 J2-13)
    )
    (net /AI7
      (pins U2-7 J2-16)
    )
    (net /CI7
      (pins U4-7 J2-15)
    )
    (net /AI8
      (pins U2-8 J2-18)
    )
    (net /CI8
      (pins U4-8 J2-17)
    )
    (net /BI1
      (pins U3-1 J2-20)
    )
    (net /DI1
      (pins U5-1 J2-19)
    )
    (net /BI2
      (pins U3-2 J2-22)
    )
    (net /DI2
      (pins U5-2 J2-21)
    )
    (net /BI3
      (pins U3-3 J2-24)
    )
    (net /DI3
      (pins U5-3 J2-23)
    )
    (net /BI4
      (pins U3-4 J2-26)
    )
    (net /DI4
      (pins U5-4 J2-25)
    )
    (net /BI5
      (pins U3-5 J2-28)
    )
    (net /DI5
      (pins U5-5 J2-27)
    )
    (net /BI6
      (pins U3-6 J2-30)
    )
    (net /DI6
      (pins U5-6 J2-29)
    )
    (net /BI7
      (pins U3-7 J2-32)
    )
    (net /DI7
      (pins U5-7 J2-31)
    )
    (net /BI8
      (pins U3-8 J2-34)
    )
    (net /DI8
      (pins U5-8 J2-33)
    )
    (net "Net-(J2-Pad35)"
      (pins J2-35)
    )
    (net "Net-(J2-Pad36)"
      (pins J2-36)
    )
    (net /EI1
      (pins U6-1 J3-1)
    )
    (net /EI2
      (pins U6-2 J3-2)
    )
    (net /EI3
      (pins U6-3 J3-3)
    )
    (net /EI4
      (pins U6-4 J3-4)
    )
    (net /EI5
      (pins U6-5 J3-5)
    )
    (net /EI6
      (pins U6-6 J3-6)
    )
    (net /EI7
      (pins U6-7 J3-7)
    )
    (net /EI8
      (pins U6-8 J3-8)
    )
    (net /FI8
      (pins U7-8 J5-8)
    )
    (net /FI7
      (pins U7-7 J5-7)
    )
    (net /FI6
      (pins U7-6 J5-6)
    )
    (net /FI5
      (pins U7-5 J5-5)
    )
    (net /FI4
      (pins U7-4 J5-4)
    )
    (net /FI3
      (pins U7-3 J5-3)
    )
    (net /FI2
      (pins U7-2 J5-2)
    )
    (net /FI1
      (pins U7-1 J5-1)
    )
    (net /AO8
      (pins U2-11 J8-8)
    )
    (net /AO7
      (pins U2-12 J8-7)
    )
    (net /AO6
      (pins U2-13 J8-6)
    )
    (net /AO5
      (pins U2-14 J8-5)
    )
    (net /AO4
      (pins U2-15 J8-4)
    )
    (net /AO3
      (pins U2-16 J8-3)
    )
    (net /AO2
      (pins U2-17 J8-2)
    )
    (net /AO1
      (pins U2-18 J8-1)
    )
    (net /BO1
      (pins U3-18 J8-9)
    )
    (net /BO2
      (pins U3-17 J8-10)
    )
    (net /BO3
      (pins U3-16 J8-11)
    )
    (net /BO4
      (pins U3-15 J8-12)
    )
    (net /BO5
      (pins U3-14 J8-13)
    )
    (net /BO6
      (pins U3-13 J8-14)
    )
    (net /BO7
      (pins U3-12 J8-15)
    )
    (net /BO8
      (pins U3-11 J8-16)
    )
    (net /CO8
      (pins U4-11 J8-24)
    )
    (net /CO7
      (pins U4-12 J8-23)
    )
    (net /CO6
      (pins U4-13 J8-22)
    )
    (net /CO5
      (pins U4-14 J8-21)
    )
    (net /CO4
      (pins U4-15 J8-20)
    )
    (net /CO3
      (pins U4-16 J8-19)
    )
    (net /CO2
      (pins U4-17 J8-18)
    )
    (net /CO1
      (pins U4-18 J8-17)
    )
    (net /EO8
      (pins U6-11 J9-16)
    )
    (net /EO7
      (pins U6-12 J9-15)
    )
    (net /EO6
      (pins U6-13 J9-14)
    )
    (net /EO5
      (pins U6-14 J9-13)
    )
    (net /EO4
      (pins U6-15 J9-12)
    )
    (net /EO3
      (pins U6-16 J9-11)
    )
    (net /EO2
      (pins U6-17 J9-10)
    )
    (net /EO1
      (pins U6-18 J9-9)
    )
    (net "Net-(J6-Pad8)"
      (pins J6-8)
    )
    (net "Net-(J6-Pad7)"
      (pins J6-7)
    )
    (net "Net-(J6-Pad5)"
      (pins J6-5)
    )
    (net "Net-(J6-Pad4)"
      (pins J6-4)
    )
    (net "Net-(J6-Pad3)"
      (pins J6-3)
    )
    (net "Net-(J6-Pad2)"
      (pins J6-2)
    )
    (net "Net-(J6-Pad1)"
      (pins J6-1)
    )
    (net /DO1
      (pins U5-18 J9-1)
    )
    (net /DO2
      (pins U5-17 J9-2)
    )
    (net /DO3
      (pins U5-16 J9-3)
    )
    (net /DO4
      (pins U5-15 J9-4)
    )
    (net /DO5
      (pins U5-14 J9-5)
    )
    (net /DO6
      (pins U5-13 J9-6)
    )
    (net /DO7
      (pins U5-12 J9-7)
    )
    (net /DO8
      (pins U5-11 J9-8)
    )
    (net /FO1
      (pins U7-18 J9-17)
    )
    (net /FO2
      (pins U7-17 J9-18)
    )
    (net /FO3
      (pins U7-16 J9-19)
    )
    (net /FO4
      (pins U7-15 J9-20)
    )
    (net /FO5
      (pins U7-14 J9-21)
    )
    (net /FO6
      (pins U7-13 J9-22)
    )
    (net /FO7
      (pins U7-12 J9-23)
    )
    (net /FO8
      (pins U7-11 J9-24)
    )
    (net "Net-(J4-Pad1)"
      (pins J4-1)
    )
    (net "Net-(J4-Pad2)"
      (pins J4-2)
    )
    (net "Net-(J4-Pad4)"
      (pins J4-4)
    )
    (net "Net-(J4-Pad5)"
      (pins J4-5)
    )
    (net "Net-(J4-Pad6)"
      (pins J4-6)
    )
    (net "Net-(J4-Pad7)"
      (pins J4-7)
    )
    (net "Net-(J4-Pad8)"
      (pins J4-8)
    )
    (net "Net-(J4-Pad9)"
      (pins J4-9)
    )
    (net "Net-(J4-Pad10)"
      (pins J4-10)
    )
    (net "Net-(J7-Pad8)"
      (pins J7-8)
    )
    (net "Net-(J7-Pad7)"
      (pins J7-7)
    )
    (net "Net-(J7-Pad6)"
      (pins J7-6)
    )
    (net "Net-(J7-Pad5)"
      (pins J7-5)
    )
    (net "Net-(J7-Pad4)"
      (pins J7-4)
    )
    (net "Net-(J7-Pad3)"
      (pins J7-3)
    )
    (net "Net-(J7-Pad2)"
      (pins J7-2)
    )
    (net /P1
      (pins J10-1 J10-2 J10-3 J10-4 J10-5 J10-6 J10-7 J10-8 J10-9 J10-10 J10-11 J10-12
        Q1-3)
    )
    (net /P25
      (pins J11-12 J11-11 J11-10 J11-9 J11-8 J11-7 J11-6 J11-5 J11-4 J11-3 J11-2 J11-1
        Q3-3)
    )
    (net /9V
      (pins C1-1 J1-1 U1-1 J12-8)
    )
    (net "Net-(J12-Pad4)"
      (pins J12-4)
    )
    (net "Net-(J12-Pad5)"
      (pins J12-5)
    )
    (net "Net-(J12-Pad1)"
      (pins J12-1)
    )
    (net "Net-(J12-Pad2)"
      (pins J12-2)
    )
    (net "Net-(J12-Pad3)"
      (pins J12-3)
    )
    (net /AREF
      (pins J4-3 J13-1)
    )
    (net /A8
      (pins J7-1 J13-2)
    )
    (net /PWM_Brightness
      (pins J6-6 Q1-2 Q3-2 Q2-2 Q4-2)
    )
    (net /P13
      (pins J10-13 J10-14 J10-15 J10-16 J10-17 J10-18 J10-19 J10-20 J10-21 J10-22
        J10-23 J10-24 Q2-3)
    )
    (net /P37
      (pins J11-24 J11-23 J11-22 J11-21 J11-20 J11-19 J11-18 J11-17 J11-16 J11-15
        J11-14 J11-13 Q4-3)
    )
    (class kicad_default "" /A8 /AI1 /AI2 /AI3 /AI4 /AI5 /AI6 /AI7 /AI8 /AO1
      /AO2 /AO3 /AO4 /AO5 /AO6 /AO7 /AO8 /AREF /BI1 /BI2 /BI3 /BI4 /BI5 /BI6
      /BI7 /BI8 /BO1 /BO2 /BO3 /BO4 /BO5 /BO6 /BO7 /BO8 /CI1 /CI2 /CI3 /CI4
      /CI5 /CI6 /CI7 /CI8 /CO1 /CO2 /CO3 /CO4 /CO5 /CO6 /CO7 /CO8 /DI1 /DI2
      /DI3 /DI4 /DI5 /DI6 /DI7 /DI8 /DO1 /DO2 /DO3 /DO4 /DO5 /DO6 /DO7 /DO8
      /EI1 /EI2 /EI3 /EI4 /EI5 /EI6 /EI7 /EI8 /EO1 /EO2 /EO3 /EO4 /EO5 /EO6
      /EO7 /EO8 /FI1 /FI2 /FI3 /FI4 /FI5 /FI6 /FI7 /FI8 /FO1 /FO2 /FO3 /FO4
      /FO5 /FO6 /FO7 /FO8 /P1 /P13 /P17 /P25 /P37 /PWM_BriPhtness /PWM_Brightness
      "Net-(J12-Pad1)" "Net-(J12-Pad2)" "Net-(J12-Pad3)" "Net-(J12-Pad4)"
      "Net-(J12-Pad5)" "Net-(J2-Pad1)" "Net-(J2-Pad2)" "Net-(J2-Pad35)" "Net-(J2-Pad36)"
      "Net-(J4-Pad1)" "Net-(J4-Pad10)" "Net-(J4-Pad2)" "Net-(J4-Pad4)" "Net-(J4-Pad5)"
      "Net-(J4-Pad6)" "Net-(J4-Pad7)" "Net-(J4-Pad8)" "Net-(J4-Pad9)" "Net-(J6-Pad1)"
      "Net-(J6-Pad2)" "Net-(J6-Pad3)" "Net-(J6-Pad4)" "Net-(J6-Pad5)" "Net-(J6-Pad7)"
      "Net-(J6-Pad8)" "Net-(J7-Pad2)" "Net-(J7-Pad3)" "Net-(J7-Pad4)" "Net-(J7-Pad5)"
      "Net-(J7-Pad6)" "Net-(J7-Pad7)" "Net-(J7-Pad8)" "Net-(U2-Pad10)" "Net-(U3-Pad10)"
      "Net-(U4-Pad10)" "Net-(U5-Pad10)" "Net-(U6-Pad10)" "Net-(U7-Pad10)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class 9V /9V
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 530)
        (clearance 200.1)
      )
    )
    (class GND GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 530)
        (clearance 200.1)
      )
    )
    (class IDrain
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class VCC /5V
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 530)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
