/dts-v1/;

/ {
  #address-cells = <0x2>;
  #size-cells = <0x2>;

  compatible = "riscv-meowv64";
  model = "riscv-meowv64,meowv64";

  uart@10000000 {
    interrupts = <0x1>;
    interrupt-parent = < &PLIC >;
    clock-frequency = <9600>;
    reg = <0x0 0x10000000 0x00000000 0x00000100>;
    reg-shift = <2>;
    reg-offset = <0x1000>;
    compatible = "ns16550";
  };

  memory@80000000 {
    device_type = "memory";
    reg = <0x0 0x80000000 0x0 0x800000>;
  };

  soc {
    #address-cells = <0x2>;
    #size-cells = <0x2>;

    PLIC: interrupt-controller@c000000 {
      #interrupt-cells = <0x00000001>;
      reg = <0x00000000 0x0c000000 0x00000000 0x04000000>;
      interrupt-controller;
      compatible = "riscv,plic0";
    };

    clint@2000000 {
      reg = <0x0 0x02000000 0x0 0x00010000>;
      compatible = "riscv;clint0";
    };
  };
};
