# ALU Control

## TestBench result
```
# ld (desired: add): 
#    ALU control input: 0010
# sd (desired: add): 
#    ALU control input: 0010
# beq (desired: subtract): 
#    ALU control input: 0110
# add: 
#    ALU control input: 0010
# sub: 
#    ALU control input: 0110
# and: 
#    ALU control input: 0000
# or: 
#    ALU control input: 0001
```