Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 10 21:46:17 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.093       -0.152                      2                   17        0.208        0.000                      0                   17        1.250        0.000                       0                    21  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.750}        3.500           285.714         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.093       -0.152                      2                   17        0.208        0.000                      0                   17        1.250        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.093ns,  Total Violation       -0.152ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.958ns (27.023%)  route 2.587ns (72.977%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 7.531 - 3.500 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.433     4.801 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.511     5.312    Xn_reg_n_0_[5][0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I3_O)        0.105     5.417 r  Y[2]_i_17/O
                         net (fo=3, routed)           0.687     6.104    Y[2]_i_17_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.105     6.209 r  Y[2]_i_7/O
                         net (fo=2, routed)           0.530     6.739    Y[2]_i_7_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.105     6.844 r  Y[2]_i_2/O
                         net (fo=3, routed)           0.388     7.232    Y[2]_i_2_n_0
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.105     7.337 r  Y[4]_i_5/O
                         net (fo=2, routed)           0.471     7.809    Y[4]_i_5_n_0
    SLICE_X5Y107         LUT5 (Prop_lut5_I2_O)        0.105     7.914 r  Y[3]_i_1/O
                         net (fo=1, routed)           0.000     7.914    Y0[3]
    SLICE_X5Y107         FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    L22                                               0.000     3.500 r  CLK (IN)
                         net (fo=0)                   0.000     3.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     5.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.458     7.531    CLK_IBUF_BUFG
    SLICE_X5Y107         FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.294     7.824    
                         clock uncertainty           -0.035     7.789    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)        0.032     7.821    Y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 0.958ns (27.144%)  route 2.571ns (72.856%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 7.533 - 3.500 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.433     4.801 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.511     5.312    Xn_reg_n_0_[5][0]
    SLICE_X5Y106         LUT6 (Prop_lut6_I3_O)        0.105     5.417 r  Y[2]_i_17/O
                         net (fo=3, routed)           0.687     6.104    Y[2]_i_17_n_0
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.105     6.209 r  Y[2]_i_7/O
                         net (fo=2, routed)           0.530     6.739    Y[2]_i_7_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.105     6.844 r  Y[2]_i_2/O
                         net (fo=3, routed)           0.388     7.232    Y[2]_i_2_n_0
    SLICE_X0Y106         LUT3 (Prop_lut3_I2_O)        0.105     7.337 r  Y[4]_i_5/O
                         net (fo=2, routed)           0.456     7.793    Y[4]_i_5_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I2_O)        0.105     7.898 r  Y[4]_i_2/O
                         net (fo=1, routed)           0.000     7.898    Y0[4]
    SLICE_X0Y108         FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    L22                                               0.000     3.500 r  CLK (IN)
                         net (fo=0)                   0.000     3.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     5.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460     7.533    CLK_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.308     7.840    
                         clock uncertainty           -0.035     7.805    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)        0.033     7.838    Y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.876ns (27.747%)  route 2.281ns (72.253%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.534 - 3.500 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.433     4.801 f  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.443     5.245    Xn_reg_n_0_[5][0]
    SLICE_X2Y106         LUT4 (Prop_lut4_I0_O)        0.105     5.350 r  Y[2]_i_18/O
                         net (fo=5, routed)           0.683     6.033    Y[2]_i_18_n_0
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.105     6.138 r  Y[2]_i_9/O
                         net (fo=6, routed)           0.500     6.638    Y[2]_i_9_n_0
    SLICE_X1Y107         LUT5 (Prop_lut5_I0_O)        0.105     6.743 r  Y[2]_i_3/O
                         net (fo=3, routed)           0.654     7.398    Y[2]_i_3_n_0
    SLICE_X0Y107         LUT5 (Prop_lut5_I1_O)        0.128     7.526 r  Y[2]_i_1/O
                         net (fo=1, routed)           0.000     7.526    Y0[2]
    SLICE_X0Y107         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    L22                                               0.000     3.500 r  CLK (IN)
                         net (fo=0)                   0.000     3.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     5.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.534    CLK_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.308     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)        0.069     7.875    Y_reg[2]
  -------------------------------------------------------------------
                         required time                          7.875    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 0.853ns (30.009%)  route 1.989ns (69.991%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 7.531 - 3.500 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.433     4.801 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.395     5.196    Xn_reg_n_0_[5][0]
    SLICE_X1Y106         LUT6 (Prop_lut6_I5_O)        0.105     5.301 r  Y[1]_i_5/O
                         net (fo=6, routed)           0.284     5.584    Y[1]_i_5_n_0
    SLICE_X2Y107         LUT3 (Prop_lut3_I0_O)        0.105     5.689 r  Y[2]_i_10/O
                         net (fo=4, routed)           0.850     6.539    Y[2]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.105     6.644 r  Y[1]_i_2/O
                         net (fo=1, routed)           0.462     7.106    Y[1]_i_2_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.105     7.211 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     7.211    Y0[1]
    SLICE_X5Y106         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    L22                                               0.000     3.500 r  CLK (IN)
                         net (fo=0)                   0.000     3.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     5.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.458     7.531    CLK_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.294     7.824    
                         clock uncertainty           -0.035     7.789    
    SLICE_X5Y106         FDRE (Setup_fdre_C_D)        0.033     7.822    Y_reg[1]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.929ns (41.044%)  route 1.334ns (58.956%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 7.533 - 3.500 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.433     4.801 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.395     5.196    Xn_reg_n_0_[5][0]
    SLICE_X1Y106         LUT6 (Prop_lut6_I5_O)        0.105     5.301 r  Y[1]_i_5/O
                         net (fo=6, routed)           0.704     6.005    Y[1]_i_5_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.124     6.129 r  Y[0]_i_2/O
                         net (fo=1, routed)           0.236     6.365    Y[0]_i_2_n_0
    SLICE_X0Y109         LUT3 (Prop_lut3_I0_O)        0.267     6.632 r  Y[0]_i_1/O
                         net (fo=1, routed)           0.000     6.632    Y0[0]
    SLICE_X0Y109         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    L22                                               0.000     3.500 r  CLK (IN)
                         net (fo=0)                   0.000     3.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     5.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.460     7.533    CLK_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.308     7.840    
                         clock uncertainty           -0.035     7.805    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.030     7.835    Y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.835    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.379ns (32.234%)  route 0.797ns (67.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.534 - 3.500 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[2][1]/Q
                         net (fo=5, routed)           0.797     5.544    Xn_reg[2]__0[1]
    SLICE_X1Y107         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    L22                                               0.000     3.500 r  CLK (IN)
                         net (fo=0)                   0.000     3.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     5.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.534    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism              0.308     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.059     7.747    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                          7.747    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.433ns (39.766%)  route 0.656ns (60.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.534 - 3.500 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.433     4.801 r  Xn_reg[2][0]/Q
                         net (fo=8, routed)           0.656     5.457    Xn_reg[2]__0[0]
    SLICE_X3Y107         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    L22                                               0.000     3.500 r  CLK (IN)
                         net (fo=0)                   0.000     3.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     5.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.534    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism              0.308     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)       -0.042     7.764    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                          7.764    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.379ns (35.924%)  route 0.676ns (64.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.534 - 3.500 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     4.367    CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.379     4.746 r  Xn_reg[1][2]/Q
                         net (fo=4, routed)           0.676     5.422    Xn_reg[1]__0[2]
    SLICE_X1Y106         FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    L22                                               0.000     3.500 r  CLK (IN)
                         net (fo=0)                   0.000     3.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     5.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.534    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism              0.308     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)       -0.059     7.747    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                          7.747    
                         arrival time                          -5.422    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.379ns (35.446%)  route 0.690ns (64.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.534 - 3.500 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.690     5.438    Xn_reg[4]__0[0]
    SLICE_X2Y106         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    L22                                               0.000     3.500 r  CLK (IN)
                         net (fo=0)                   0.000     3.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     5.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.534    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism              0.308     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X2Y106         FDRE (Setup_fdre_C_D)       -0.012     7.794    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                          7.794    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk rise@3.500ns - clk rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.379ns (44.324%)  route 0.476ns (55.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 7.534 - 3.500 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.568     4.368    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.379     4.747 r  Xn_reg[3][0]/Q
                         net (fo=11, routed)          0.476     5.223    Xn_reg[3]__0[0]
    SLICE_X1Y106         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.500     3.500 r  
    L22                                               0.000     3.500 r  CLK (IN)
                         net (fo=0)                   0.000     3.500    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     4.262 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734     5.996    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.461     7.534    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism              0.308     7.841    
                         clock uncertainty           -0.035     7.806    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)       -0.039     7.767    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  2.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.448%)  route 0.150ns (51.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[4][2]/Q
                         net (fo=5, routed)           0.150     1.850    Xn_reg[4]__0[2]
    SLICE_X3Y106         FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.066     1.642    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.300%)  route 0.133ns (44.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.133     1.856    Xn_reg[1]__0[1]
    SLICE_X1Y106         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.070     1.646    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Xn_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.658%)  route 0.136ns (45.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Xn_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  Xn_reg[3][2]/Q
                         net (fo=4, routed)           0.136     1.859    Xn_reg[3]__0[2]
    SLICE_X3Y107         FDRE                                         r  Xn_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[4][2]/C
                         clock pessimism             -0.512     1.572    
    SLICE_X3Y107         FDRE (Hold_fdre_C_D)         0.066     1.638    Xn_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  Xn_reg[1][1]/Q
                         net (fo=6, routed)           0.174     1.897    Xn_reg[1]__0[1]
    SLICE_X5Y106         LUT6 (Prop_lut6_I2_O)        0.045     1.942 r  Y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.942    Y0[1]
    SLICE_X5Y106         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  Y_reg[1]/C
                         clock pessimism             -0.485     1.599    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.092     1.691    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.336%)  route 0.192ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.655     1.560    CLK_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  Xn_reg[4][1]/Q
                         net (fo=6, routed)           0.192     1.893    Xn_reg[4]__0[1]
    SLICE_X2Y105         FDRE                                         r  Xn_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  Xn_reg[5][1]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.063     1.639    Xn_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.209%)  route 0.210ns (59.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X1Y107         FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[3][1]/Q
                         net (fo=7, routed)           0.210     1.910    Xn_reg[3]__0[1]
    SLICE_X0Y105         FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.072     1.648    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.702%)  route 0.214ns (60.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[1][0]/Q
                         net (fo=8, routed)           0.214     1.915    Xn_reg[1]__0[0]
    SLICE_X2Y106         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.063     1.639    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.622%)  route 0.224ns (61.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.654     1.559    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  Xn_reg[3][0]/Q
                         net (fo=11, routed)          0.224     1.924    Xn_reg[3]__0[0]
    SLICE_X1Y106         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.072     1.648    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.082%)  route 0.229ns (61.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.655     1.560    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  Xn_reg[2][2]/Q
                         net (fo=4, routed)           0.229     1.931    Xn_reg[2]__0[2]
    SLICE_X2Y107         FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.928     2.085    CLK_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.509     1.575    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.063     1.638    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.750ns period=3.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.733%)  route 0.333ns (70.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.655     1.560    CLK_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  Xn_reg[4][0]/Q
                         net (fo=7, routed)           0.333     2.035    Xn_reg[4]__0[0]
    SLICE_X2Y106         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.929     2.086    CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism             -0.509     1.576    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.063     1.639    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.750 }
Period(ns):         3.500
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         3.500       1.908      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X3Y107   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X2Y107   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X3Y108   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X2Y106   Xn_reg[2][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X1Y106   Xn_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X1Y106   Xn_reg[2][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X3Y107   Xn_reg[3][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X1Y107   Xn_reg[3][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X2Y107   Xn_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X3Y107   Xn_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X2Y107   Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X2Y106   Xn_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X1Y106   Xn_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X1Y106   Xn_reg[2][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X3Y107   Xn_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X1Y107   Xn_reg[3][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X2Y107   Xn_reg[3][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X1Y106   Xn_reg[4][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X3Y107   Xn_reg[4][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X3Y107   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X2Y107   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X3Y108   Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X2Y106   Xn_reg[2][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X1Y106   Xn_reg[2][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X1Y106   Xn_reg[2][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X3Y107   Xn_reg[3][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X1Y107   Xn_reg[3][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X2Y107   Xn_reg[3][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.750       1.250      SLICE_X1Y106   Xn_reg[4][0]/C



