
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: _46_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.007894    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000000    0.000000    0.000000 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.015788    0.063374    0.185385    0.185385 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.063374    0.000000    0.185385 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.003436    0.045673    0.192179    0.377564 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.045673    0.000000    0.377564 ^ _46_/CLK (sky130_fd_sc_hd__dfxtp_1)
     7    0.019019    0.297442    0.783699    1.161263 ^ _46_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net4 (net)
                      0.297442    0.000000    1.161263 ^ output4/A (sky130_fd_sc_hd__buf_1)
     1    0.000000    0.030360    0.193581    1.354844 ^ output4/X (sky130_fd_sc_hd__buf_1)
                                                         counter[0] (net)
                      0.030360    0.000000    1.354844 ^ counter[0] (out)
                                              1.354844   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                  0.000000   10.000000   clock reconvergence pessimism
                                 -2.000000    8.000000   output external delay
                                              8.000000   data required time
---------------------------------------------------------------------------------------------
                                              8.000000   data required time
                                             -1.354844   data arrival time
---------------------------------------------------------------------------------------------
                                              6.645156   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 41 unannotated drivers.
 clk
 enable
 reset
 up_down
 _23_/Y
 _24_/Y
 _25_/Y
 _26_/Y
 _27_/Y
 _28_/Y
 _29_/X
 _30_/X
 _31_/Y
 _32_/Y
 _33_/X
 _34_/X
 _35_/X
 _36_/Y
 _37_/Y
 _38_/Y
 _39_/Y
 _40_/Y
 _41_/Y
 _42_/Y
 _43_/X
 _44_/Y
 _45_/X
 _46_/Q
 _47_/Q
 _48_/Q
 _49_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 input1/X
 input2/X
 input3/X
 output4/X
 output5/X
 output6/X
 output7/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
