#if !defined(SI_CI_VI_MERGED_TYPEDEF_HEADER)
#define SI_CI_VI_MERGED_TYPEDEF_HEADER


// *
// *
// *	 (c) 2014 AMD Inc.  (unpublished)
// *
// *	 All rights reserved.  This notice is intended as a precaution against
// *	 inadvertent publication and does not imply publication or any waiver
// *	 of confidentiality.  The year included in the foregoing notice is the
// *	 year of creation of the work.
//
//

#include "si_ci_vi_merged_registers.h"

typedef union ABM_DEBUG_01__SI regABM_DEBUG_01__SI;
typedef union ABM_DEBUG_02__SI regABM_DEBUG_02__SI;
typedef union ABM_DEBUG_03__SI regABM_DEBUG_03__SI;
typedef union ABM_DEBUG_04__SI regABM_DEBUG_04__SI;
typedef union ABM_DEBUG_05__SI regABM_DEBUG_05__SI;
typedef union ABM_DEBUG_06__SI regABM_DEBUG_06__SI;
typedef union ABM_DEBUG_07__SI regABM_DEBUG_07__SI;
typedef union ABM_DEBUG_08__SI regABM_DEBUG_08__SI;
typedef union ABM_DEBUG_09__SI regABM_DEBUG_09__SI;
typedef union ABM_DEBUG_10__SI regABM_DEBUG_10__SI;
typedef union ABM_DEBUG_11__SI regABM_DEBUG_11__SI;
typedef union ABM_DEBUG_12__SI regABM_DEBUG_12__SI;
typedef union ABM_DEBUG_ID__SI regABM_DEBUG_ID__SI;
typedef union ABM_RBBMIF_RDWR_TIMEOUT__SI regABM_RBBMIF_RDWR_TIMEOUT__SI;
typedef union ABM_TEST_DEBUG_DATA__SI regABM_TEST_DEBUG_DATA__SI;
typedef union ABM_TEST_DEBUG_INDEX__SI regABM_TEST_DEBUG_INDEX__SI;
typedef union ACP_CONFIG__CI regACP_CONFIG__CI;
typedef union ACTIVITY_MONITOR__SI regACTIVITY_MONITOR__SI;
typedef union ACTIVITY_THRESHOLDS__SI regACTIVITY_THRESHOLDS__SI;
typedef union ADAPTER_ID regADAPTER_ID;
typedef union ADAPTER_ID_W regADAPTER_ID_W;
typedef union ADC_INT_CTRL__CI__VI regADC_INT_CTRL__CI__VI;
typedef union ADC_RANGE__CI__VI regADC_RANGE__CI__VI;
typedef union AFMT_60958_0__SI regAFMT_60958_0__SI;
typedef union AFMT_60958_1__SI regAFMT_60958_1__SI;
typedef union AFMT_60958_2__SI regAFMT_60958_2__SI;
typedef union AFMT_ACP__SI regAFMT_ACP__SI;
typedef union AFMT_AUDIO_CRC_CONTROL__SI regAFMT_AUDIO_CRC_CONTROL__SI;
typedef union AFMT_AUDIO_CRC_RESULT__SI regAFMT_AUDIO_CRC_RESULT__SI;
typedef union AFMT_AUDIO_INFO0__SI regAFMT_AUDIO_INFO0__SI;
typedef union AFMT_AUDIO_INFO1__SI regAFMT_AUDIO_INFO1__SI;
typedef union AFMT_AUDIO_PACKET_CONTROL2__SI regAFMT_AUDIO_PACKET_CONTROL2__SI;
typedef union AFMT_AUDIO_PACKET_CONTROL__SI regAFMT_AUDIO_PACKET_CONTROL__SI;
typedef union AFMT_AVI_INFO0__SI regAFMT_AVI_INFO0__SI;
typedef union AFMT_AVI_INFO1__SI regAFMT_AVI_INFO1__SI;
typedef union AFMT_AVI_INFO2__SI regAFMT_AVI_INFO2__SI;
typedef union AFMT_AVI_INFO3__SI regAFMT_AVI_INFO3__SI;
typedef union AFMT_GENERIC0_0__SI regAFMT_GENERIC0_0__SI;
typedef union AFMT_GENERIC0_1__SI regAFMT_GENERIC0_1__SI;
typedef union AFMT_GENERIC0_2__SI regAFMT_GENERIC0_2__SI;
typedef union AFMT_GENERIC0_3__SI regAFMT_GENERIC0_3__SI;
typedef union AFMT_GENERIC0_4__SI regAFMT_GENERIC0_4__SI;
typedef union AFMT_GENERIC0_5__SI regAFMT_GENERIC0_5__SI;
typedef union AFMT_GENERIC0_6__SI regAFMT_GENERIC0_6__SI;
typedef union AFMT_GENERIC0_7__SI regAFMT_GENERIC0_7__SI;
typedef union AFMT_GENERIC0_HDR__SI regAFMT_GENERIC0_HDR__SI;
typedef union AFMT_GENERIC1_0__SI regAFMT_GENERIC1_0__SI;
typedef union AFMT_GENERIC1_1__SI regAFMT_GENERIC1_1__SI;
typedef union AFMT_GENERIC1_2__SI regAFMT_GENERIC1_2__SI;
typedef union AFMT_GENERIC1_3__SI regAFMT_GENERIC1_3__SI;
typedef union AFMT_GENERIC1_4__SI regAFMT_GENERIC1_4__SI;
typedef union AFMT_GENERIC1_5__SI regAFMT_GENERIC1_5__SI;
typedef union AFMT_GENERIC1_6__SI regAFMT_GENERIC1_6__SI;
typedef union AFMT_GENERIC1_HDR__SI regAFMT_GENERIC1_HDR__SI;
typedef union AFMT_INFOFRAME_CONTROL0__SI regAFMT_INFOFRAME_CONTROL0__SI;
typedef union AFMT_INTERRUPT_STATUS__SI regAFMT_INTERRUPT_STATUS__SI;
typedef union AFMT_ISRC1_0__SI regAFMT_ISRC1_0__SI;
typedef union AFMT_ISRC1_1__SI regAFMT_ISRC1_1__SI;
typedef union AFMT_ISRC1_2__SI regAFMT_ISRC1_2__SI;
typedef union AFMT_ISRC1_3__SI regAFMT_ISRC1_3__SI;
typedef union AFMT_ISRC1_4__SI regAFMT_ISRC1_4__SI;
typedef union AFMT_ISRC2_0__SI regAFMT_ISRC2_0__SI;
typedef union AFMT_ISRC2_1__SI regAFMT_ISRC2_1__SI;
typedef union AFMT_ISRC2_2__SI regAFMT_ISRC2_2__SI;
typedef union AFMT_ISRC2_3__SI regAFMT_ISRC2_3__SI;
typedef union AFMT_MPEG_INFO0__SI regAFMT_MPEG_INFO0__SI;
typedef union AFMT_MPEG_INFO1__SI regAFMT_MPEG_INFO1__SI;
typedef union AFMT_RAMP_CONTROL0__SI regAFMT_RAMP_CONTROL0__SI;
typedef union AFMT_RAMP_CONTROL1__SI regAFMT_RAMP_CONTROL1__SI;
typedef union AFMT_RAMP_CONTROL2__SI regAFMT_RAMP_CONTROL2__SI;
typedef union AFMT_RAMP_CONTROL3__SI regAFMT_RAMP_CONTROL3__SI;
typedef union AFMT_STATUS__SI regAFMT_STATUS__SI;
typedef union AFMT_VBI_PACKET_CONTROL__SI regAFMT_VBI_PACKET_CONTROL__SI;
typedef union ALU_ADDER_INPUTS__SI regALU_ADDER_INPUTS__SI;
typedef union ALU_DISP_PARAM1__SI regALU_DISP_PARAM1__SI;
typedef union ALU_DISP_PARAM2__SI regALU_DISP_PARAM2__SI;
typedef union ALU_DISP_PARAM3__SI regALU_DISP_PARAM3__SI;
typedef union ALU_DISP_PARAM4_AND_STATE__SI regALU_DISP_PARAM4_AND_STATE__SI;
typedef union ALU_DISP_PARAM5__SI regALU_DISP_PARAM5__SI;
typedef union ATC_ATS_CNTL__CI__VI regATC_ATS_CNTL__CI__VI;
typedef union ATC_ATS_DEBUG__CI__VI regATC_ATS_DEBUG__CI__VI;
typedef union ATC_ATS_DEFAULT_PAGE_CNTL__CI__VI regATC_ATS_DEFAULT_PAGE_CNTL__CI__VI;
typedef union ATC_ATS_DEFAULT_PAGE_LOW__CI regATC_ATS_DEFAULT_PAGE_LOW__CI;
typedef union ATC_ATS_DEFAULT_PAGE_LOW__VI regATC_ATS_DEFAULT_PAGE_LOW__VI;
typedef union ATC_ATS_FAULT_CNTL__CI__VI regATC_ATS_FAULT_CNTL__CI__VI;
typedef union ATC_ATS_FAULT_DEBUG__CI__VI regATC_ATS_FAULT_DEBUG__CI__VI;
typedef union ATC_ATS_FAULT_STATUS_ADDR__CI__VI regATC_ATS_FAULT_STATUS_ADDR__CI__VI;
typedef union ATC_ATS_FAULT_STATUS_INFO__CI__VI regATC_ATS_FAULT_STATUS_INFO__CI__VI;
typedef union ATC_ATS_STATUS__CI__VI regATC_ATS_STATUS__CI__VI;
typedef union ATC_L1RD_DEBUG_TLB__CI__VI regATC_L1RD_DEBUG_TLB__CI__VI;
typedef union ATC_L1RD_STATUS__CI__VI regATC_L1RD_STATUS__CI__VI;
typedef union ATC_L1WR_DEBUG_TLB__CI__VI regATC_L1WR_DEBUG_TLB__CI__VI;
typedef union ATC_L1WR_STATUS__CI__VI regATC_L1WR_STATUS__CI__VI;
typedef union ATC_L1_ADDRESS_OFFSET__CI__VI regATC_L1_ADDRESS_OFFSET__CI__VI;
typedef union ATC_L1_CNTL__CI__VI regATC_L1_CNTL__CI__VI;
typedef union ATC_L2_CNTL2__CI__VI regATC_L2_CNTL2__CI__VI;
typedef union ATC_L2_CNTL__CI__VI regATC_L2_CNTL__CI__VI;
typedef union ATC_L2_DEBUG2__CI regATC_L2_DEBUG2__CI;
typedef union ATC_L2_DEBUG2__VI regATC_L2_DEBUG2__VI;
typedef union ATC_L2_DEBUG__CI__VI regATC_L2_DEBUG__CI__VI;
typedef union ATC_MISC_CG__CI__VI regATC_MISC_CG__CI__VI;
typedef union ATC_PERFCOUNTER0_CFG__CI__VI regATC_PERFCOUNTER0_CFG__CI__VI;
typedef union ATC_PERFCOUNTER1_CFG__CI__VI regATC_PERFCOUNTER1_CFG__CI__VI;
typedef union ATC_PERFCOUNTER2_CFG__CI__VI regATC_PERFCOUNTER2_CFG__CI__VI;
typedef union ATC_PERFCOUNTER3_CFG__CI__VI regATC_PERFCOUNTER3_CFG__CI__VI;
typedef union ATC_PERFCOUNTER_HI__CI__VI regATC_PERFCOUNTER_HI__CI__VI;
typedef union ATC_PERFCOUNTER_LO__CI__VI regATC_PERFCOUNTER_LO__CI__VI;
typedef union ATC_PERFCOUNTER_RSLT_CNTL__CI__VI regATC_PERFCOUNTER_RSLT_CNTL__CI__VI;
typedef union ATC_VMID0_PASID_MAPPING__CI__VI regATC_VMID0_PASID_MAPPING__CI__VI;
typedef union ATC_VMID10_PASID_MAPPING__CI__VI regATC_VMID10_PASID_MAPPING__CI__VI;
typedef union ATC_VMID11_PASID_MAPPING__CI__VI regATC_VMID11_PASID_MAPPING__CI__VI;
typedef union ATC_VMID12_PASID_MAPPING__CI__VI regATC_VMID12_PASID_MAPPING__CI__VI;
typedef union ATC_VMID13_PASID_MAPPING__CI__VI regATC_VMID13_PASID_MAPPING__CI__VI;
typedef union ATC_VMID14_PASID_MAPPING__CI__VI regATC_VMID14_PASID_MAPPING__CI__VI;
typedef union ATC_VMID15_PASID_MAPPING__CI__VI regATC_VMID15_PASID_MAPPING__CI__VI;
typedef union ATC_VMID1_PASID_MAPPING__CI__VI regATC_VMID1_PASID_MAPPING__CI__VI;
typedef union ATC_VMID2_PASID_MAPPING__CI__VI regATC_VMID2_PASID_MAPPING__CI__VI;
typedef union ATC_VMID3_PASID_MAPPING__CI__VI regATC_VMID3_PASID_MAPPING__CI__VI;
typedef union ATC_VMID4_PASID_MAPPING__CI__VI regATC_VMID4_PASID_MAPPING__CI__VI;
typedef union ATC_VMID5_PASID_MAPPING__CI__VI regATC_VMID5_PASID_MAPPING__CI__VI;
typedef union ATC_VMID6_PASID_MAPPING__CI__VI regATC_VMID6_PASID_MAPPING__CI__VI;
typedef union ATC_VMID7_PASID_MAPPING__CI__VI regATC_VMID7_PASID_MAPPING__CI__VI;
typedef union ATC_VMID8_PASID_MAPPING__CI__VI regATC_VMID8_PASID_MAPPING__CI__VI;
typedef union ATC_VMID9_PASID_MAPPING__CI__VI regATC_VMID9_PASID_MAPPING__CI__VI;
typedef union ATC_VMID_PASID_MAPPING_UPDATE_STATUS__CI__VI
    regATC_VMID_PASID_MAPPING_UPDATE_STATUS__CI__VI;
typedef union ATC_VM_APERTURE0_CNTL2__CI__VI regATC_VM_APERTURE0_CNTL2__CI__VI;
typedef union ATC_VM_APERTURE0_CNTL__CI__VI regATC_VM_APERTURE0_CNTL__CI__VI;
typedef union ATC_VM_APERTURE0_HIGH_ADDR__CI__VI regATC_VM_APERTURE0_HIGH_ADDR__CI__VI;
typedef union ATC_VM_APERTURE0_LOW_ADDR__CI__VI regATC_VM_APERTURE0_LOW_ADDR__CI__VI;
typedef union ATC_VM_APERTURE1_CNTL2__CI__VI regATC_VM_APERTURE1_CNTL2__CI__VI;
typedef union ATC_VM_APERTURE1_CNTL__CI__VI regATC_VM_APERTURE1_CNTL__CI__VI;
typedef union ATC_VM_APERTURE1_HIGH_ADDR__CI__VI regATC_VM_APERTURE1_HIGH_ADDR__CI__VI;
typedef union ATC_VM_APERTURE1_LOW_ADDR__CI__VI regATC_VM_APERTURE1_LOW_ADDR__CI__VI;
typedef union ATTR00__SI regATTR00__SI;
typedef union ATTR01__SI regATTR01__SI;
typedef union ATTR02__SI regATTR02__SI;
typedef union ATTR03__SI regATTR03__SI;
typedef union ATTR04__SI regATTR04__SI;
typedef union ATTR05__SI regATTR05__SI;
typedef union ATTR06__SI regATTR06__SI;
typedef union ATTR07__SI regATTR07__SI;
typedef union ATTR08__SI regATTR08__SI;
typedef union ATTR09__SI regATTR09__SI;
typedef union ATTR0A__SI regATTR0A__SI;
typedef union ATTR0B__SI regATTR0B__SI;
typedef union ATTR0C__SI regATTR0C__SI;
typedef union ATTR0D__SI regATTR0D__SI;
typedef union ATTR0E__SI regATTR0E__SI;
typedef union ATTR0F__SI regATTR0F__SI;
typedef union ATTR10__SI regATTR10__SI;
typedef union ATTR11__SI regATTR11__SI;
typedef union ATTR12__SI regATTR12__SI;
typedef union ATTR13__SI regATTR13__SI;
typedef union ATTR14__SI regATTR14__SI;
typedef union ATTRDR__SI regATTRDR__SI;
typedef union ATTRDW__SI regATTRDW__SI;
typedef union ATTRX__SI regATTRX__SI;
typedef union AUDIO_DESCRIPTOR0__SI regAUDIO_DESCRIPTOR0__SI;
typedef union AUDIO_DESCRIPTOR10__SI regAUDIO_DESCRIPTOR10__SI;
typedef union AUDIO_DESCRIPTOR11__SI regAUDIO_DESCRIPTOR11__SI;
typedef union AUDIO_DESCRIPTOR12__SI regAUDIO_DESCRIPTOR12__SI;
typedef union AUDIO_DESCRIPTOR13__SI regAUDIO_DESCRIPTOR13__SI;
typedef union AUDIO_DESCRIPTOR1__SI regAUDIO_DESCRIPTOR1__SI;
typedef union AUDIO_DESCRIPTOR2__SI regAUDIO_DESCRIPTOR2__SI;
typedef union AUDIO_DESCRIPTOR3__SI regAUDIO_DESCRIPTOR3__SI;
typedef union AUDIO_DESCRIPTOR4__SI regAUDIO_DESCRIPTOR4__SI;
typedef union AUDIO_DESCRIPTOR5__SI regAUDIO_DESCRIPTOR5__SI;
typedef union AUDIO_DESCRIPTOR6__SI regAUDIO_DESCRIPTOR6__SI;
typedef union AUDIO_DESCRIPTOR7__SI regAUDIO_DESCRIPTOR7__SI;
typedef union AUDIO_DESCRIPTOR8__SI regAUDIO_DESCRIPTOR8__SI;
typedef union AUDIO_DESCRIPTOR9__SI regAUDIO_DESCRIPTOR9__SI;
typedef union AUTH_STATE regAUTH_STATE;
typedef union AUXN_IMPCAL__SI regAUXN_IMPCAL__SI;
typedef union AUXP_IMPCAL__SI regAUXP_IMPCAL__SI;
typedef union AUX_ARB_CONTROL__SI regAUX_ARB_CONTROL__SI;
typedef union AUX_CONTROL__SI regAUX_CONTROL__SI;
typedef union AUX_DPHY_RX_CONTROL0__SI regAUX_DPHY_RX_CONTROL0__SI;
typedef union AUX_DPHY_RX_CONTROL1__SI regAUX_DPHY_RX_CONTROL1__SI;
typedef union AUX_DPHY_RX_STATUS__SI regAUX_DPHY_RX_STATUS__SI;
typedef union AUX_DPHY_TX_CONTROL__SI regAUX_DPHY_TX_CONTROL__SI;
typedef union AUX_DPHY_TX_REF_CONTROL__SI regAUX_DPHY_TX_REF_CONTROL__SI;
typedef union AUX_DPHY_TX_STATUS__SI regAUX_DPHY_TX_STATUS__SI;
typedef union AUX_INTERRUPT_CONTROL__SI regAUX_INTERRUPT_CONTROL__SI;
typedef union AUX_LS_DATA__SI regAUX_LS_DATA__SI;
typedef union AUX_LS_STATUS__SI regAUX_LS_STATUS__SI;
typedef union AUX_SW_CONTROL__SI regAUX_SW_CONTROL__SI;
typedef union AUX_SW_DATA__SI regAUX_SW_DATA__SI;
typedef union AUX_SW_STATUS__SI regAUX_SW_STATUS__SI;
typedef union AVP_BCKN_OVL__SI regAVP_BCKN_OVL__SI;
typedef union AVP_CONFIG__SI regAVP_CONFIG__SI;
typedef union AVP_RLC_CONTROL__SI regAVP_RLC_CONTROL__SI;
typedef union AZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER__SI
    regAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER__SI;
typedef union AZALIA_AUDIO_DTO_CONTROL__SI regAZALIA_AUDIO_DTO_CONTROL__SI;
typedef union AZALIA_AUDIO_DTO__SI regAZALIA_AUDIO_DTO__SI;
typedef union AZALIA_BDL_DMA_CONTROL__SI regAZALIA_BDL_DMA_CONTROL__SI;
typedef union AZALIA_CHANNEL_COUNT_CONTROL__SI regAZALIA_CHANNEL_COUNT_CONTROL__SI;
typedef union AZALIA_CODEC_CONTROL__SI regAZALIA_CODEC_CONTROL__SI;
typedef union AZALIA_CORB_DMA_CONTROL__SI regAZALIA_CORB_DMA_CONTROL__SI;
typedef union AZALIA_CUMULATIVE_LATENCY_COUNT__SI regAZALIA_CUMULATIVE_LATENCY_COUNT__SI;
typedef union AZALIA_CUMULATIVE_REQUEST_COUNT__SI regAZALIA_CUMULATIVE_REQUEST_COUNT__SI;
typedef union AZALIA_CYCLIC_BUFFER_SYNC__SI regAZALIA_CYCLIC_BUFFER_SYNC__SI;
typedef union AZALIA_DATA_DMA_CONTROL__SI regAZALIA_DATA_DMA_CONTROL__SI;
typedef union AZALIA_DEBUG_A__SI regAZALIA_DEBUG_A__SI;
typedef union AZALIA_DEBUG_B__SI regAZALIA_DEBUG_B__SI;
typedef union AZALIA_DEBUG_C__SI regAZALIA_DEBUG_C__SI;
typedef union AZALIA_DEBUG_D__SI regAZALIA_DEBUG_D__SI;
typedef union AZALIA_DEBUG_E__SI regAZALIA_DEBUG_E__SI;
typedef union AZALIA_DEBUG_F__SI regAZALIA_DEBUG_F__SI;
typedef union AZALIA_DEBUG_G__SI regAZALIA_DEBUG_G__SI;
typedef union AZALIA_DEBUG_H__SI regAZALIA_DEBUG_H__SI;
typedef union AZALIA_DEBUG_ID__SI regAZALIA_DEBUG_ID__SI;
typedef union AZALIA_DEBUG_I__SI regAZALIA_DEBUG_I__SI;
typedef union AZALIA_DEBUG_J__SI regAZALIA_DEBUG_J__SI;
typedef union AZALIA_DEBUG_K__SI regAZALIA_DEBUG_K__SI;
typedef union AZALIA_DEBUG_L__SI regAZALIA_DEBUG_L__SI;
typedef union AZALIA_DEBUG_M__SI regAZALIA_DEBUG_M__SI;
typedef union AZALIA_DEBUG_N__SI regAZALIA_DEBUG_N__SI;
typedef union AZALIA_DEBUG_O__SI regAZALIA_DEBUG_O__SI;
typedef union AZALIA_DEBUG_P__SI regAZALIA_DEBUG_P__SI;
typedef union AZALIA_DEBUG_Q__SI regAZALIA_DEBUG_Q__SI;
typedef union AZALIA_DEBUG_R__SI regAZALIA_DEBUG_R__SI;
typedef union AZALIA_DEBUG_S__SI regAZALIA_DEBUG_S__SI;
typedef union AZALIA_DEBUG__SI regAZALIA_DEBUG__SI;
typedef union AZALIA_DRM_COMMAND__SI regAZALIA_DRM_COMMAND__SI;
typedef union AZALIA_DRM_MASK_FIFO_STATUS__SI regAZALIA_DRM_MASK_FIFO_STATUS__SI;
typedef union AZALIA_DRM_PAYLOAD0__SI regAZALIA_DRM_PAYLOAD0__SI;
typedef union AZALIA_DRM_PAYLOAD1__SI regAZALIA_DRM_PAYLOAD1__SI;
typedef union AZALIA_DRM_PAYLOAD2__SI regAZALIA_DRM_PAYLOAD2__SI;
typedef union AZALIA_DRM_PAYLOAD3__SI regAZALIA_DRM_PAYLOAD3__SI;
typedef union AZALIA_F0_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__SI
    regAZALIA_F0_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__SI;
typedef union AZALIA_F0_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__SI
    regAZALIA_F0_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__SI;
typedef union AZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F0_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F0_CODEC_CONVERTER0_PARAMETER_STREAM_FORMATS__SI
    regAZALIA_F0_CODEC_CONVERTER0_PARAMETER_STREAM_FORMATS__SI;
typedef union AZALIA_F0_CODEC_CONVERTER0_PARAMETER_SUPPORTED_SIZE_RATES__SI
    regAZALIA_F0_CODEC_CONVERTER0_PARAMETER_SUPPORTED_SIZE_RATES__SI;
typedef union AZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F0_CODEC_CONVERTER123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F0_CODEC_CONVERTER123_PARAMETER_STREAM_FORMATS__SI
    regAZALIA_F0_CODEC_CONVERTER123_PARAMETER_STREAM_FORMATS__SI;
typedef union AZALIA_F0_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__SI
    regAZALIA_F0_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__SI;
typedef union AZALIA_F0_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__SI
    regAZALIA_F0_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__SI;
typedef union AZALIA_F0_CODEC_CONVERTER1_PARAMETER_SUPPORTED_SIZE_RATES__SI
    regAZALIA_F0_CODEC_CONVERTER1_PARAMETER_SUPPORTED_SIZE_RATES__SI;
typedef union AZALIA_F0_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__SI
    regAZALIA_F0_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__SI;
typedef union AZALIA_F0_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__SI
    regAZALIA_F0_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__SI;
typedef union AZALIA_F0_CODEC_CONVERTER2_PARAMETER_SUPPORTED_SIZE_RATES__SI
    regAZALIA_F0_CODEC_CONVERTER2_PARAMETER_SUPPORTED_SIZE_RATES__SI;
typedef union AZALIA_F0_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__SI
    regAZALIA_F0_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__SI;
typedef union AZALIA_F0_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__SI
    regAZALIA_F0_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__SI;
typedef union AZALIA_F0_CODEC_CONVERTER3_PARAMETER_SUPPORTED_SIZE_RATES__SI
    regAZALIA_F0_CODEC_CONVERTER3_PARAMETER_SUPPORTED_SIZE_RATES__SI;
typedef union AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__SI
    regAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__SI;
typedef union AZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__SI
    regAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__SI;
typedef union AZALIA_F0_CODEC_FUNCTION_CONTROL_RESET__SI
    regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET__SI;
typedef union AZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SI
    regAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SI;
typedef union AZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__SI
    regAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__SI;
typedef union AZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__SI
    regAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__SI;
typedef union AZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__SI
    regAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__SI;
typedef union AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT__SI
    regAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT__SI;
typedef union AZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__SI
    regAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_ACP_DATA__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_ACP_DATA__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_CHANNEL_SPEAKER__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_DRM__SI regAZALIA_F0_CODEC_PIN0_CONTROL_DRM__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_HDCP_CONTROL__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_HDCP_CONTROL__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_MULTICHANNEL_ENABLE__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_MULTICHANNEL_ENABLE__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION0__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION0__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION1__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_ASSOCIATION1__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_NUMBER__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_AV_NUMBER__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_HBR__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_HBR__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_LIPSYNC__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_LIPSYNC__SI;
typedef union AZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_PIN_SENSE__SI
    regAZALIA_F0_CODEC_PIN0_CONTROL_RESPONSE_PIN_SENSE__SI;
typedef union AZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F0_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__SI
    regAZALIA_F0_CODEC_PIN0_PARAMETER_CAPABILITIES__SI;
typedef union AZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F0_CODEC_PIN123_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__SI
    regAZALIA_F0_CODEC_PIN123_PARAMETER_CAPABILITIES__SI;
typedef union AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI
    regAZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI;
typedef union AZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_PIN_SENSE__SI
    regAZALIA_F0_CODEC_PIN1_CONTROL_RESPONSE_PIN_SENSE__SI;
typedef union AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI
    regAZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI;
typedef union AZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_PIN_SENSE__SI
    regAZALIA_F0_CODEC_PIN2_CONTROL_RESPONSE_PIN_SENSE__SI;
typedef union AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI
    regAZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI;
typedef union AZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_PIN_SENSE__SI
    regAZALIA_F0_CODEC_PIN3_CONTROL_RESPONSE_PIN_SENSE__SI;
typedef union AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__SI
    regAZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__SI;
typedef union AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__SI
    regAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__SI;
typedef union AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL__SI
    regAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL__SI;
typedef union AZALIA_F0_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH__SI
    regAZALIA_F0_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH__SI;
typedef union AZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID__SI
    regAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID__SI;
typedef union AZALIA_F0_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT__SI
    regAZALIA_F0_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT__SI;
typedef union AZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__SI
    regAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__SI;
typedef union AZALIA_F2_CODEC_CONVERTER0_CONTROL_CHANNEL_STREAM_ID__SI
    regAZALIA_F2_CODEC_CONVERTER0_CONTROL_CHANNEL_STREAM_ID__SI;
typedef union AZALIA_F2_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__SI
    regAZALIA_F2_CODEC_CONVERTER0_CONTROL_CONVERTER_FORMAT__SI;
typedef union AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER_2__SI
    regAZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER_2__SI;
typedef union AZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__SI
    regAZALIA_F2_CODEC_CONVERTER0_CONTROL_DIGITAL_CONVERTER__SI;
typedef union AZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F2_CODEC_CONVERTER0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_CONVERTER0_PARAMETER_STREAM_FORMATS__SI
    regAZALIA_F2_CODEC_CONVERTER0_PARAMETER_STREAM_FORMATS__SI;
typedef union AZALIA_F2_CODEC_CONVERTER0_PARAMETER_SUPPORTED_SIZE_RATES__SI
    regAZALIA_F2_CODEC_CONVERTER0_PARAMETER_SUPPORTED_SIZE_RATES__SI;
typedef union AZALIA_F2_CODEC_CONVERTER1_CONTROL_CHANNEL_STREAM_ID__SI
    regAZALIA_F2_CODEC_CONVERTER1_CONTROL_CHANNEL_STREAM_ID__SI;
typedef union AZALIA_F2_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__SI
    regAZALIA_F2_CODEC_CONVERTER1_CONTROL_CONVERTER_FORMAT__SI;
typedef union AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER_2__SI
    regAZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER_2__SI;
typedef union AZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__SI
    regAZALIA_F2_CODEC_CONVERTER1_CONTROL_DIGITAL_CONVERTER__SI;
typedef union AZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F2_CODEC_CONVERTER1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_CONVERTER1_PARAMETER_STREAM_FORMATS__SI
    regAZALIA_F2_CODEC_CONVERTER1_PARAMETER_STREAM_FORMATS__SI;
typedef union AZALIA_F2_CODEC_CONVERTER1_PARAMETER_SUPPORTED_SIZE_RATES__SI
    regAZALIA_F2_CODEC_CONVERTER1_PARAMETER_SUPPORTED_SIZE_RATES__SI;
typedef union AZALIA_F2_CODEC_CONVERTER2_CONTROL_CHANNEL_STREAM_ID__SI
    regAZALIA_F2_CODEC_CONVERTER2_CONTROL_CHANNEL_STREAM_ID__SI;
typedef union AZALIA_F2_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__SI
    regAZALIA_F2_CODEC_CONVERTER2_CONTROL_CONVERTER_FORMAT__SI;
typedef union AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER_2__SI
    regAZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER_2__SI;
typedef union AZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__SI
    regAZALIA_F2_CODEC_CONVERTER2_CONTROL_DIGITAL_CONVERTER__SI;
typedef union AZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F2_CODEC_CONVERTER2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_CONVERTER2_PARAMETER_STREAM_FORMATS__SI
    regAZALIA_F2_CODEC_CONVERTER2_PARAMETER_STREAM_FORMATS__SI;
typedef union AZALIA_F2_CODEC_CONVERTER2_PARAMETER_SUPPORTED_SIZE_RATES__SI
    regAZALIA_F2_CODEC_CONVERTER2_PARAMETER_SUPPORTED_SIZE_RATES__SI;
typedef union AZALIA_F2_CODEC_CONVERTER3_CONTROL_CHANNEL_STREAM_ID__SI
    regAZALIA_F2_CODEC_CONVERTER3_CONTROL_CHANNEL_STREAM_ID__SI;
typedef union AZALIA_F2_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__SI
    regAZALIA_F2_CODEC_CONVERTER3_CONTROL_CONVERTER_FORMAT__SI;
typedef union AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER_2__SI
    regAZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER_2__SI;
typedef union AZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__SI
    regAZALIA_F2_CODEC_CONVERTER3_CONTROL_DIGITAL_CONVERTER__SI;
typedef union AZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F2_CODEC_CONVERTER3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_CONVERTER3_PARAMETER_STREAM_FORMATS__SI
    regAZALIA_F2_CODEC_CONVERTER3_PARAMETER_STREAM_FORMATS__SI;
typedef union AZALIA_F2_CODEC_CONVERTER3_PARAMETER_SUPPORTED_SIZE_RATES__SI
    regAZALIA_F2_CODEC_CONVERTER3_PARAMETER_SUPPORTED_SIZE_RATES__SI;
typedef union AZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__SI
    regAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE__SI;
typedef union AZALIA_F2_CODEC_FUNCTION_CONTROL_RESET__SI
    regAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET__SI;
typedef union AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2__SI
    regAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2__SI;
typedef union AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3__SI
    regAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3__SI;
typedef union AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4__SI
    regAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4__SI;
typedef union AZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SI
    regAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SI;
typedef union AZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__SI
    regAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__SI;
typedef union AZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES__SI
    regAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES__SI;
typedef union AZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__SI
    regAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__SI;
typedef union AZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT__SI
    regAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT__SI;
typedef union AZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__SI
    regAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_ACP_DATA__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_ACP_DATA__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_ACP_INDEX__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_ACP_INDEX__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR_DATA__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR_DATA__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_CHANNEL_ALLOCATION__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_CHANNEL_ALLOCATION__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_DOWN_MIX_INFO__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_DOWN_MIX_INFO__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_DRM__SI regAZALIA_F2_CODEC_PIN0_CONTROL_DRM__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_HBR__SI regAZALIA_F2_CODEC_PIN0_CONTROL_HBR__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_HDCP_CONTROL__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_HDCP_CONTROL__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_LIPSYNC__SI regAZALIA_F2_CODEC_PIN0_CONTROL_LIPSYNC__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL01_ENABLE__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL01_ENABLE__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL23_ENABLE__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL23_ENABLE__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL45_ENABLE__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL45_ENABLE__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL67_ENABLE__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_MULTICHANNEL67_ENABLE__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_PIN_SENSE__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_PIN_SENSE__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_SPEAKER_ALLOCATION__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_RESPONSE_SPEAKER_ALLOCATION__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_UNSOLICITED_RESPONSE__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_UNSOLICITED_RESPONSE__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_VIDEO_ID_DATA__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_VIDEO_ID_DATA__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_VIDEO_ID_INDEX__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_VIDEO_ID_INDEX__SI;
typedef union AZALIA_F2_CODEC_PIN0_CONTROL_WIDGET_CONTROL__SI
    regAZALIA_F2_CODEC_PIN0_CONTROL_WIDGET_CONTROL__SI;
typedef union AZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F2_CODEC_PIN0_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__SI
    regAZALIA_F2_CODEC_PIN0_PARAMETER_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_PIN0_PARAMETER_CONNECTION_LIST_LENGTH__SI
    regAZALIA_F2_CODEC_PIN0_PARAMETER_CONNECTION_LIST_LENGTH__SI;
typedef union AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__SI
    regAZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__SI;
typedef union AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__SI
    regAZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__SI;
typedef union AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__SI
    regAZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__SI;
typedef union AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI
    regAZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI;
typedef union AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__SI
    regAZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__SI;
typedef union AZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_PIN_SENSE__SI
    regAZALIA_F2_CODEC_PIN1_CONTROL_RESPONSE_PIN_SENSE__SI;
typedef union AZALIA_F2_CODEC_PIN1_CONTROL_UNSOLICITED_RESPONSE__SI
    regAZALIA_F2_CODEC_PIN1_CONTROL_UNSOLICITED_RESPONSE__SI;
typedef union AZALIA_F2_CODEC_PIN1_CONTROL_WIDGET_CONTROL__SI
    regAZALIA_F2_CODEC_PIN1_CONTROL_WIDGET_CONTROL__SI;
typedef union AZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F2_CODEC_PIN1_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__SI
    regAZALIA_F2_CODEC_PIN1_PARAMETER_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_PIN1_PARAMETER_CONNECTION_LIST_LENGTH__SI
    regAZALIA_F2_CODEC_PIN1_PARAMETER_CONNECTION_LIST_LENGTH__SI;
typedef union AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__SI
    regAZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__SI;
typedef union AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__SI
    regAZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__SI;
typedef union AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__SI
    regAZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__SI;
typedef union AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI
    regAZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI;
typedef union AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__SI
    regAZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__SI;
typedef union AZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_PIN_SENSE__SI
    regAZALIA_F2_CODEC_PIN2_CONTROL_RESPONSE_PIN_SENSE__SI;
typedef union AZALIA_F2_CODEC_PIN2_CONTROL_UNSOLICITED_RESPONSE__SI
    regAZALIA_F2_CODEC_PIN2_CONTROL_UNSOLICITED_RESPONSE__SI;
typedef union AZALIA_F2_CODEC_PIN2_CONTROL_WIDGET_CONTROL__SI
    regAZALIA_F2_CODEC_PIN2_CONTROL_WIDGET_CONTROL__SI;
typedef union AZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F2_CODEC_PIN2_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__SI
    regAZALIA_F2_CODEC_PIN2_PARAMETER_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_PIN2_PARAMETER_CONNECTION_LIST_LENGTH__SI
    regAZALIA_F2_CODEC_PIN2_PARAMETER_CONNECTION_LIST_LENGTH__SI;
typedef union AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__SI
    regAZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2__SI;
typedef union AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__SI
    regAZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3__SI;
typedef union AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__SI
    regAZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4__SI;
typedef union AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI
    regAZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONFIGURATION_DEFAULT__SI;
typedef union AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__SI
    regAZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY__SI;
typedef union AZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_PIN_SENSE__SI
    regAZALIA_F2_CODEC_PIN3_CONTROL_RESPONSE_PIN_SENSE__SI;
typedef union AZALIA_F2_CODEC_PIN3_CONTROL_UNSOLICITED_RESPONSE__SI
    regAZALIA_F2_CODEC_PIN3_CONTROL_UNSOLICITED_RESPONSE__SI;
typedef union AZALIA_F2_CODEC_PIN3_CONTROL_WIDGET_CONTROL__SI
    regAZALIA_F2_CODEC_PIN3_CONTROL_WIDGET_CONTROL__SI;
typedef union AZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI
    regAZALIA_F2_CODEC_PIN3_PARAMETER_AUDIO_WIDGET_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__SI
    regAZALIA_F2_CODEC_PIN3_PARAMETER_CAPABILITIES__SI;
typedef union AZALIA_F2_CODEC_PIN3_PARAMETER_CONNECTION_LIST_LENGTH__SI
    regAZALIA_F2_CODEC_PIN3_PARAMETER_CONNECTION_LIST_LENGTH__SI;
typedef union AZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID__SI
    regAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID__SI;
typedef union AZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT__SI
    regAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT__SI;
typedef union AZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__SI
    regAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__SI;
typedef union AZALIA_HDCP_REQUIRED__SI regAZALIA_HDCP_REQUIRED__SI;
typedef union AZALIA_HOT_PLUG_CONTROL__SI regAZALIA_HOT_PLUG_CONTROL__SI;
typedef union AZALIA_LATENCY_COUNTER_CONTROL__SI regAZALIA_LATENCY_COUNTER_CONTROL__SI;
typedef union AZALIA_POWER_MANAGEMENT_CONTROL__SI regAZALIA_POWER_MANAGEMENT_CONTROL__SI;
typedef union AZALIA_RIRB_AND_DP_CONTROL__SI regAZALIA_RIRB_AND_DP_CONTROL__SI;
typedef union AZALIA_RIRB_INTERRUPT_CONTROL__SI regAZALIA_RIRB_INTERRUPT_CONTROL__SI;
typedef union AZALIA_UNDERFLOW_FILLER_SAMPLE__SI regAZALIA_UNDERFLOW_FILLER_SAMPLE__SI;
typedef union AZALIA_UNSOLICITED_RESPONSE__SI regAZALIA_UNSOLICITED_RESPONSE__SI;
typedef union AZALIA_WALL_CLOCK_LOAD__SI regAZALIA_WALL_CLOCK_LOAD__SI;
typedef union AZALIA_WORSTCASE_LATENCY_COUNT__SI regAZALIA_WORSTCASE_LATENCY_COUNT__SI;
typedef union AZ_TEST_DEBUG_DATA__SI regAZ_TEST_DEBUG_DATA__SI;
typedef union AZ_TEST_DEBUG_INDEX__SI regAZ_TEST_DEBUG_INDEX__SI;
typedef union BACO_CNTL_MISC__CI__VI regBACO_CNTL_MISC__CI__VI;
typedef union BACO_CNTL__CI__VI regBACO_CNTL__CI__VI;
typedef union BASE_ADDR_1 regBASE_ADDR_1;
typedef union BASE_ADDR_2 regBASE_ADDR_2;
typedef union BASE_ADDR_3 regBASE_ADDR_3;
typedef union BASE_ADDR_4 regBASE_ADDR_4;
typedef union BASE_ADDR_5 regBASE_ADDR_5;
typedef union BASE_ADDR_6 regBASE_ADDR_6;
typedef union BASE_CLASS regBASE_CLASS;
typedef union BCI_DEBUG_READ regBCI_DEBUG_READ;
typedef union BIF_AVP_FB_FLUSH__SI regBIF_AVP_FB_FLUSH__SI;
typedef union BIF_BACO_DEBUG_LATCH__CI__VI regBIF_BACO_DEBUG_LATCH__CI__VI;
typedef union BIF_BACO_DEBUG__CI__VI regBIF_BACO_DEBUG__CI__VI;
typedef union BIF_BACO_MSIC__CI regBIF_BACO_MSIC__CI;
typedef union BIF_BUSNUM_CNTL1 regBIF_BUSNUM_CNTL1;
typedef union BIF_BUSNUM_CNTL2 regBIF_BUSNUM_CNTL2;
typedef union BIF_BUSNUM_LIST0 regBIF_BUSNUM_LIST0;
typedef union BIF_BUSNUM_LIST1 regBIF_BUSNUM_LIST1;
typedef union BIF_BUSY_DELAY_CNTR regBIF_BUSY_DELAY_CNTR;
typedef union BIF_CC_RFE_IMP_OVERRIDECNTL__CI__VI regBIF_CC_RFE_IMP_OVERRIDECNTL__CI__VI;
typedef union BIF_CLK_PDWN_DELAY_TIMER__SI__CI regBIF_CLK_PDWN_DELAY_TIMER__SI__CI;
typedef union BIF_CLOCK_CNTL__SI regBIF_CLOCK_CNTL__SI;
typedef union BIF_CP_FB_FLUSH__SI regBIF_CP_FB_FLUSH__SI;
typedef union BIF_DCT_FB_FLUSH__SI regBIF_DCT_FB_FLUSH__SI;
typedef union BIF_DEBUG_CNTL regBIF_DEBUG_CNTL;
typedef union BIF_DEBUG_MUX regBIF_DEBUG_MUX;
typedef union BIF_DEBUG_OUT regBIF_DEBUG_OUT;
typedef union BIF_DEVFUNCNUM_LIST0__CI__VI regBIF_DEVFUNCNUM_LIST0__CI__VI;
typedef union BIF_DEVFUNCNUM_LIST1__CI__VI regBIF_DEVFUNCNUM_LIST1__CI__VI;
typedef union BIF_DOORBELL_CNTL__CI__VI regBIF_DOORBELL_CNTL__CI__VI;
typedef union BIF_FB_EN regBIF_FB_EN;
typedef union BIF_FEATURES_CONTROL_MISC__CI__VI regBIF_FEATURES_CONTROL_MISC__CI__VI;
typedef union BIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD__CI__VI
    regBIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD__CI__VI;
typedef union BIF_IMPCTL_RXCNTL__CI__VI regBIF_IMPCTL_RXCNTL__CI__VI;
typedef union BIF_IMPCTL_SMPLCNTL__CI__VI regBIF_IMPCTL_SMPLCNTL__CI__VI;
typedef union BIF_IMPCTL_TXCNTL_pd__CI__VI regBIF_IMPCTL_TXCNTL_pd__CI__VI;
typedef union BIF_IMPCTL_TXCNTL_pu__CI__VI regBIF_IMPCTL_TXCNTL_pu__CI__VI;
typedef union BIF_LNCNT_RESET__CI regBIF_LNCNT_RESET__CI;
typedef union BIF_PERFCOUNTER0_RESULT__CI__VI regBIF_PERFCOUNTER0_RESULT__CI__VI;
typedef union BIF_PERFCOUNTER1_RESULT__CI__VI regBIF_PERFCOUNTER1_RESULT__CI__VI;
typedef union BIF_PERFMON_CNTL__CI__VI regBIF_PERFMON_CNTL__CI__VI;
typedef union BIF_PIF_TXCLK_SWITCH_TIMER__CI regBIF_PIF_TXCLK_SWITCH_TIMER__CI;
typedef union BIF_PINSTRAP0__SI regBIF_PINSTRAP0__SI;
typedef union BIF_PWDN_COMMAND__CI regBIF_PWDN_COMMAND__CI;
typedef union BIF_PWDN_COMMAND__VI regBIF_PWDN_COMMAND__VI;
typedef union BIF_PWDN_STATUS__CI regBIF_PWDN_STATUS__CI;
typedef union BIF_PWDN_STATUS__VI regBIF_PWDN_STATUS__VI;
typedef union BIF_RESET_CNTL__CI regBIF_RESET_CNTL__CI;
typedef union BIF_RESET_EN__SI__CI regBIF_RESET_EN__SI__CI;
typedef union BIF_RFE_CLIENT_SOFTRST_TRIGGER__CI__VI regBIF_RFE_CLIENT_SOFTRST_TRIGGER__CI__VI;
typedef union BIF_RFE_IMPRST_CNTL__CI__VI regBIF_RFE_IMPRST_CNTL__CI__VI;
typedef union BIF_RFE_MASTER_SOFTRST_TRIGGER__CI regBIF_RFE_MASTER_SOFTRST_TRIGGER__CI;
typedef union BIF_RFE_MASTER_SOFTRST_TRIGGER__VI regBIF_RFE_MASTER_SOFTRST_TRIGGER__VI;
typedef union BIF_RFE_MMCFG_CNTL__CI__VI regBIF_RFE_MMCFG_CNTL__CI__VI;
typedef union BIF_RFE_MST_BU_CMDSTATUS__CI__VI regBIF_RFE_MST_BU_CMDSTATUS__CI__VI;
typedef union BIF_RFE_MST_BX_CMDSTATUS__CI__VI regBIF_RFE_MST_BX_CMDSTATUS__CI__VI;
typedef union BIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__CI__VI
    regBIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__CI__VI;
typedef union BIF_RFE_MST_TMOUT_STATUS__CI__VI regBIF_RFE_MST_TMOUT_STATUS__CI__VI;
typedef union BIF_RFE_SNOOP_REG__CI__VI regBIF_RFE_SNOOP_REG__CI__VI;
typedef union BIF_RFE_SOFTRST_CNTL__CI regBIF_RFE_SOFTRST_CNTL__CI;
typedef union BIF_RFE_SOFTRST_CNTL__VI regBIF_RFE_SOFTRST_CNTL__VI;
typedef union BIF_SCRATCH0 regBIF_SCRATCH0;
typedef union BIF_SCRATCH1 regBIF_SCRATCH1;
typedef union BIF_SLAVE_PERF_COUNTER0__SI regBIF_SLAVE_PERF_COUNTER0__SI;
typedef union BIF_SLAVE_PERF_COUNTER1__SI regBIF_SLAVE_PERF_COUNTER1__SI;
typedef union BIF_SLAVE_PERF_COUNTER_CNTL__SI regBIF_SLAVE_PERF_COUNTER_CNTL__SI;
typedef union BIF_SLVARB_MODE__CI__VI regBIF_SLVARB_MODE__CI__VI;
typedef union BIF_SSA_DISP_LOWER__CI regBIF_SSA_DISP_LOWER__CI;
typedef union BIF_SSA_DISP_UPPER__CI regBIF_SSA_DISP_UPPER__CI;
typedef union BIF_SSA_GFX0_LOWER__CI regBIF_SSA_GFX0_LOWER__CI;
typedef union BIF_SSA_GFX0_UPPER__CI regBIF_SSA_GFX0_UPPER__CI;
typedef union BIF_SSA_GFX1_LOWER__CI regBIF_SSA_GFX1_LOWER__CI;
typedef union BIF_SSA_GFX1_UPPER__CI regBIF_SSA_GFX1_UPPER__CI;
typedef union BIF_SSA_GFX2_LOWER__CI regBIF_SSA_GFX2_LOWER__CI;
typedef union BIF_SSA_GFX2_UPPER__CI regBIF_SSA_GFX2_UPPER__CI;
typedef union BIF_SSA_GFX3_LOWER__CI regBIF_SSA_GFX3_LOWER__CI;
typedef union BIF_SSA_GFX3_UPPER__CI regBIF_SSA_GFX3_UPPER__CI;
typedef union BIF_SSA_MC_LOWER__CI regBIF_SSA_MC_LOWER__CI;
typedef union BIF_SSA_MC_UPPER__CI regBIF_SSA_MC_UPPER__CI;
typedef union BIF_SSA_PWR_STATUS__CI regBIF_SSA_PWR_STATUS__CI;
typedef union BIF_XDMA_HI__CI__VI regBIF_XDMA_HI__CI__VI;
typedef union BIF_XDMA_LO__CI__VI regBIF_XDMA_LO__CI__VI;
typedef union BIOS_SCRATCH_0 regBIOS_SCRATCH_0;
typedef union BIOS_SCRATCH_1 regBIOS_SCRATCH_1;
typedef union BIOS_SCRATCH_10 regBIOS_SCRATCH_10;
typedef union BIOS_SCRATCH_11 regBIOS_SCRATCH_11;
typedef union BIOS_SCRATCH_12 regBIOS_SCRATCH_12;
typedef union BIOS_SCRATCH_13 regBIOS_SCRATCH_13;
typedef union BIOS_SCRATCH_14 regBIOS_SCRATCH_14;
typedef union BIOS_SCRATCH_15 regBIOS_SCRATCH_15;
typedef union BIOS_SCRATCH_2 regBIOS_SCRATCH_2;
typedef union BIOS_SCRATCH_3 regBIOS_SCRATCH_3;
typedef union BIOS_SCRATCH_4 regBIOS_SCRATCH_4;
typedef union BIOS_SCRATCH_5 regBIOS_SCRATCH_5;
typedef union BIOS_SCRATCH_6 regBIOS_SCRATCH_6;
typedef union BIOS_SCRATCH_7 regBIOS_SCRATCH_7;
typedef union BIOS_SCRATCH_8 regBIOS_SCRATCH_8;
typedef union BIOS_SCRATCH_9 regBIOS_SCRATCH_9;
typedef union BIST regBIST;
typedef union BL1_PWM_ABM_CNTL__SI regBL1_PWM_ABM_CNTL__SI;
typedef union BL1_PWM_AMBIENT_LIGHT_LEVEL__SI regBL1_PWM_AMBIENT_LIGHT_LEVEL__SI;
typedef union BL1_PWM_BL_UPDATE_SAMPLE_RATE__SI regBL1_PWM_BL_UPDATE_SAMPLE_RATE__SI;
typedef union BL1_PWM_CURRENT_ABM_LEVEL__SI regBL1_PWM_CURRENT_ABM_LEVEL__SI;
typedef union BL1_PWM_FINAL_DUTY_CYCLE__SI regBL1_PWM_FINAL_DUTY_CYCLE__SI;
typedef union BL1_PWM_GRP2_REG_LOCK__SI regBL1_PWM_GRP2_REG_LOCK__SI;
typedef union BL1_PWM_MINIMUM_DUTY_CYCLE__SI regBL1_PWM_MINIMUM_DUTY_CYCLE__SI;
typedef union BL1_PWM_TARGET_ABM_LEVEL__SI regBL1_PWM_TARGET_ABM_LEVEL__SI;
typedef union BL1_PWM_USER_LEVEL__SI regBL1_PWM_USER_LEVEL__SI;
typedef union BL_PWM_CNTL2__SI regBL_PWM_CNTL2__SI;
typedef union BL_PWM_CNTL__SI regBL_PWM_CNTL__SI;
typedef union BL_PWM_GRP1_REG_LOCK__SI regBL_PWM_GRP1_REG_LOCK__SI;
typedef union BL_PWM_PERIOD_CNTL__SI regBL_PWM_PERIOD_CNTL__SI;
typedef union BUS_CNTL regBUS_CNTL;
typedef union BWD_CHROMA_BOT_ADDR__SI regBWD_CHROMA_BOT_ADDR__SI;
typedef union BWD_CHROMA_TOP_ADDR__SI regBWD_CHROMA_TOP_ADDR__SI;
typedef union BWD_LUMA_BOT_ADDR__SI regBWD_LUMA_BOT_ADDR__SI;
typedef union BWD_LUMA_TOP_ADDR__SI regBWD_LUMA_TOP_ADDR__SI;
typedef union BX_RESET_EN__CI__VI regBX_RESET_EN__CI__VI;
typedef union CACHE_LINE regCACHE_LINE;
typedef union CAC_ACC_ACP0__CI regCAC_ACC_ACP0__CI;
typedef union CAC_ACC_BCI0__CI regCAC_ACC_BCI0__CI;
typedef union CAC_ACC_BCI1__CI regCAC_ACC_BCI1__CI;
typedef union CAC_ACC_BIF0__CI regCAC_ACC_BIF0__CI;
typedef union CAC_ACC_CB0__CI regCAC_ACC_CB0__CI;
typedef union CAC_ACC_CB1__CI regCAC_ACC_CB1__CI;
typedef union CAC_ACC_CB2__CI regCAC_ACC_CB2__CI;
typedef union CAC_ACC_CB3__CI regCAC_ACC_CB3__CI;
typedef union CAC_ACC_CP0__CI regCAC_ACC_CP0__CI;
typedef union CAC_ACC_CP1__CI regCAC_ACC_CP1__CI;
typedef union CAC_ACC_CP2__CI regCAC_ACC_CP2__CI;
typedef union CAC_ACC_DB0__CI regCAC_ACC_DB0__CI;
typedef union CAC_ACC_DB1__CI regCAC_ACC_DB1__CI;
typedef union CAC_ACC_DB2__CI regCAC_ACC_DB2__CI;
typedef union CAC_ACC_DB3__CI regCAC_ACC_DB3__CI;
typedef union CAC_ACC_DC0__CI regCAC_ACC_DC0__CI;
typedef union CAC_ACC_DC1__CI regCAC_ACC_DC1__CI;
typedef union CAC_ACC_DC2__CI regCAC_ACC_DC2__CI;
typedef union CAC_ACC_DC3__CI regCAC_ACC_DC3__CI;
typedef union CAC_ACC_GDS0__CI regCAC_ACC_GDS0__CI;
typedef union CAC_ACC_GDS1__CI regCAC_ACC_GDS1__CI;
typedef union CAC_ACC_GDS2__CI regCAC_ACC_GDS2__CI;
typedef union CAC_ACC_GDS3__CI regCAC_ACC_GDS3__CI;
typedef union CAC_ACC_IA0__CI regCAC_ACC_IA0__CI;
typedef union CAC_ACC_IDLE_PWR0__CI regCAC_ACC_IDLE_PWR0__CI;
typedef union CAC_ACC_LDS0__CI regCAC_ACC_LDS0__CI;
typedef union CAC_ACC_LDS1__CI regCAC_ACC_LDS1__CI;
typedef union CAC_ACC_LDS2__CI regCAC_ACC_LDS2__CI;
typedef union CAC_ACC_LDS3__CI regCAC_ACC_LDS3__CI;
typedef union CAC_ACC_LOWER_CMON__SI regCAC_ACC_LOWER_CMON__SI;
typedef union CAC_ACC_LOWER_REGION_0__SI regCAC_ACC_LOWER_REGION_0__SI;
typedef union CAC_ACC_LOWER_REGION_10__SI regCAC_ACC_LOWER_REGION_10__SI;
typedef union CAC_ACC_LOWER_REGION_11__SI regCAC_ACC_LOWER_REGION_11__SI;
typedef union CAC_ACC_LOWER_REGION_12__SI regCAC_ACC_LOWER_REGION_12__SI;
typedef union CAC_ACC_LOWER_REGION_13__SI regCAC_ACC_LOWER_REGION_13__SI;
typedef union CAC_ACC_LOWER_REGION_14__SI regCAC_ACC_LOWER_REGION_14__SI;
typedef union CAC_ACC_LOWER_REGION_15__SI regCAC_ACC_LOWER_REGION_15__SI;
typedef union CAC_ACC_LOWER_REGION_1__SI regCAC_ACC_LOWER_REGION_1__SI;
typedef union CAC_ACC_LOWER_REGION_2__SI regCAC_ACC_LOWER_REGION_2__SI;
typedef union CAC_ACC_LOWER_REGION_3__SI regCAC_ACC_LOWER_REGION_3__SI;
typedef union CAC_ACC_LOWER_REGION_4__SI regCAC_ACC_LOWER_REGION_4__SI;
typedef union CAC_ACC_LOWER_REGION_5__SI regCAC_ACC_LOWER_REGION_5__SI;
typedef union CAC_ACC_LOWER_REGION_6__SI regCAC_ACC_LOWER_REGION_6__SI;
typedef union CAC_ACC_LOWER_REGION_7__SI regCAC_ACC_LOWER_REGION_7__SI;
typedef union CAC_ACC_LOWER_REGION_8__SI regCAC_ACC_LOWER_REGION_8__SI;
typedef union CAC_ACC_LOWER_REGION_9__SI regCAC_ACC_LOWER_REGION_9__SI;
typedef union CAC_ACC_MCD0__CI regCAC_ACC_MCD0__CI;
typedef union CAC_ACC_MCD1__CI regCAC_ACC_MCD1__CI;
typedef union CAC_ACC_MCD2__CI regCAC_ACC_MCD2__CI;
typedef union CAC_ACC_MCD3__CI regCAC_ACC_MCD3__CI;
typedef union CAC_ACC_NW_ACP0__CI regCAC_ACC_NW_ACP0__CI;
typedef union CAC_ACC_NW_BCI0__CI regCAC_ACC_NW_BCI0__CI;
typedef union CAC_ACC_NW_BCI1__CI regCAC_ACC_NW_BCI1__CI;
typedef union CAC_ACC_NW_BIF0__CI regCAC_ACC_NW_BIF0__CI;
typedef union CAC_ACC_NW_CB0__CI regCAC_ACC_NW_CB0__CI;
typedef union CAC_ACC_NW_CB1__CI regCAC_ACC_NW_CB1__CI;
typedef union CAC_ACC_NW_CB2__CI regCAC_ACC_NW_CB2__CI;
typedef union CAC_ACC_NW_CB3__CI regCAC_ACC_NW_CB3__CI;
typedef union CAC_ACC_NW_CP0__CI regCAC_ACC_NW_CP0__CI;
typedef union CAC_ACC_NW_CP1__CI regCAC_ACC_NW_CP1__CI;
typedef union CAC_ACC_NW_CP2__CI regCAC_ACC_NW_CP2__CI;
typedef union CAC_ACC_NW_DB0__CI regCAC_ACC_NW_DB0__CI;
typedef union CAC_ACC_NW_DB1__CI regCAC_ACC_NW_DB1__CI;
typedef union CAC_ACC_NW_DB2__CI regCAC_ACC_NW_DB2__CI;
typedef union CAC_ACC_NW_DB3__CI regCAC_ACC_NW_DB3__CI;
typedef union CAC_ACC_NW_DC0__CI regCAC_ACC_NW_DC0__CI;
typedef union CAC_ACC_NW_DC1__CI regCAC_ACC_NW_DC1__CI;
typedef union CAC_ACC_NW_DC2__CI regCAC_ACC_NW_DC2__CI;
typedef union CAC_ACC_NW_DC3__CI regCAC_ACC_NW_DC3__CI;
typedef union CAC_ACC_NW_GDS0__CI regCAC_ACC_NW_GDS0__CI;
typedef union CAC_ACC_NW_GDS1__CI regCAC_ACC_NW_GDS1__CI;
typedef union CAC_ACC_NW_GDS2__CI regCAC_ACC_NW_GDS2__CI;
typedef union CAC_ACC_NW_GDS3__CI regCAC_ACC_NW_GDS3__CI;
typedef union CAC_ACC_NW_IA0__CI regCAC_ACC_NW_IA0__CI;
typedef union CAC_ACC_NW_IDLE_PWR0__CI regCAC_ACC_NW_IDLE_PWR0__CI;
typedef union CAC_ACC_NW_LDS0__CI regCAC_ACC_NW_LDS0__CI;
typedef union CAC_ACC_NW_LDS1__CI regCAC_ACC_NW_LDS1__CI;
typedef union CAC_ACC_NW_LDS2__CI regCAC_ACC_NW_LDS2__CI;
typedef union CAC_ACC_NW_LDS3__CI regCAC_ACC_NW_LDS3__CI;
typedef union CAC_ACC_NW_MCD0__CI regCAC_ACC_NW_MCD0__CI;
typedef union CAC_ACC_NW_MCD1__CI regCAC_ACC_NW_MCD1__CI;
typedef union CAC_ACC_NW_MCD2__CI regCAC_ACC_NW_MCD2__CI;
typedef union CAC_ACC_NW_MCD3__CI regCAC_ACC_NW_MCD3__CI;
typedef union CAC_ACC_NW_PA0__CI regCAC_ACC_NW_PA0__CI;
typedef union CAC_ACC_NW_PA1__CI regCAC_ACC_NW_PA1__CI;
typedef union CAC_ACC_NW_SC0__CI regCAC_ACC_NW_SC0__CI;
typedef union CAC_ACC_NW_SPI0__CI regCAC_ACC_NW_SPI0__CI;
typedef union CAC_ACC_NW_SPI1__CI regCAC_ACC_NW_SPI1__CI;
typedef union CAC_ACC_NW_SPI2__CI regCAC_ACC_NW_SPI2__CI;
typedef union CAC_ACC_NW_SPI3__CI regCAC_ACC_NW_SPI3__CI;
typedef union CAC_ACC_NW_SPI4__CI regCAC_ACC_NW_SPI4__CI;
typedef union CAC_ACC_NW_SPI5__CI regCAC_ACC_NW_SPI5__CI;
typedef union CAC_ACC_NW_SPIM0__CI regCAC_ACC_NW_SPIM0__CI;
typedef union CAC_ACC_NW_SPIM1__CI regCAC_ACC_NW_SPIM1__CI;
typedef union CAC_ACC_NW_SPIM2__CI regCAC_ACC_NW_SPIM2__CI;
typedef union CAC_ACC_NW_SPIM3__CI regCAC_ACC_NW_SPIM3__CI;
typedef union CAC_ACC_NW_SPIM4__CI regCAC_ACC_NW_SPIM4__CI;
typedef union CAC_ACC_NW_SPIM5__CI regCAC_ACC_NW_SPIM5__CI;
typedef union CAC_ACC_NW_SPIM6__CI regCAC_ACC_NW_SPIM6__CI;
typedef union CAC_ACC_NW_SPIM7__CI regCAC_ACC_NW_SPIM7__CI;
typedef union CAC_ACC_NW_SQ0__CI regCAC_ACC_NW_SQ0__CI;
typedef union CAC_ACC_NW_SQ1__CI regCAC_ACC_NW_SQ1__CI;
typedef union CAC_ACC_NW_SQ2__CI regCAC_ACC_NW_SQ2__CI;
typedef union CAC_ACC_NW_SQ3__CI regCAC_ACC_NW_SQ3__CI;
typedef union CAC_ACC_NW_SQ4__CI regCAC_ACC_NW_SQ4__CI;
typedef union CAC_ACC_NW_SQ5__CI regCAC_ACC_NW_SQ5__CI;
typedef union CAC_ACC_NW_SQ6__CI regCAC_ACC_NW_SQ6__CI;
typedef union CAC_ACC_NW_SQ7__CI regCAC_ACC_NW_SQ7__CI;
typedef union CAC_ACC_NW_SQ8__CI regCAC_ACC_NW_SQ8__CI;
typedef union CAC_ACC_NW_SX0__CI regCAC_ACC_NW_SX0__CI;
typedef union CAC_ACC_NW_SX1__CI regCAC_ACC_NW_SX1__CI;
typedef union CAC_ACC_NW_SX2__CI regCAC_ACC_NW_SX2__CI;
typedef union CAC_ACC_NW_TA0__CI regCAC_ACC_NW_TA0__CI;
typedef union CAC_ACC_NW_TCC0__CI regCAC_ACC_NW_TCC0__CI;
typedef union CAC_ACC_NW_TCC1__CI regCAC_ACC_NW_TCC1__CI;
typedef union CAC_ACC_NW_TCC2__CI regCAC_ACC_NW_TCC2__CI;
typedef union CAC_ACC_NW_TCC3__CI regCAC_ACC_NW_TCC3__CI;
typedef union CAC_ACC_NW_TCC4__CI regCAC_ACC_NW_TCC4__CI;
typedef union CAC_ACC_NW_TCP0__CI regCAC_ACC_NW_TCP0__CI;
typedef union CAC_ACC_NW_TCP1__CI regCAC_ACC_NW_TCP1__CI;
typedef union CAC_ACC_NW_TCP2__CI regCAC_ACC_NW_TCP2__CI;
typedef union CAC_ACC_NW_TCP3__CI regCAC_ACC_NW_TCP3__CI;
typedef union CAC_ACC_NW_TCP4__CI regCAC_ACC_NW_TCP4__CI;
typedef union CAC_ACC_NW_TD0__CI regCAC_ACC_NW_TD0__CI;
typedef union CAC_ACC_NW_TD1__CI regCAC_ACC_NW_TD1__CI;
typedef union CAC_ACC_NW_TD2__CI regCAC_ACC_NW_TD2__CI;
typedef union CAC_ACC_NW_TD3__CI regCAC_ACC_NW_TD3__CI;
typedef union CAC_ACC_NW_TD4__CI regCAC_ACC_NW_TD4__CI;
typedef union CAC_ACC_NW_TD5__CI regCAC_ACC_NW_TD5__CI;
typedef union CAC_ACC_NW_UVD0__CI regCAC_ACC_NW_UVD0__CI;
typedef union CAC_ACC_NW_UVD1__CI regCAC_ACC_NW_UVD1__CI;
typedef union CAC_ACC_NW_UVD2__CI regCAC_ACC_NW_UVD2__CI;
typedef union CAC_ACC_NW_UVD3__CI regCAC_ACC_NW_UVD3__CI;
typedef union CAC_ACC_NW_UVD4__CI regCAC_ACC_NW_UVD4__CI;
typedef union CAC_ACC_NW_UVD5__CI regCAC_ACC_NW_UVD5__CI;
typedef union CAC_ACC_NW_UVD6__CI regCAC_ACC_NW_UVD6__CI;
typedef union CAC_ACC_NW_UVD7__CI regCAC_ACC_NW_UVD7__CI;
typedef union CAC_ACC_NW_VCE0__CI regCAC_ACC_NW_VCE0__CI;
typedef union CAC_ACC_NW_VCE1__CI regCAC_ACC_NW_VCE1__CI;
typedef union CAC_ACC_NW_VCE2__CI regCAC_ACC_NW_VCE2__CI;
typedef union CAC_ACC_NW_VCE3__CI regCAC_ACC_NW_VCE3__CI;
typedef union CAC_ACC_NW_VCE4__CI regCAC_ACC_NW_VCE4__CI;
typedef union CAC_ACC_NW_VGT0__CI regCAC_ACC_NW_VGT0__CI;
typedef union CAC_ACC_NW_VGT1__CI regCAC_ACC_NW_VGT1__CI;
typedef union CAC_ACC_NW_VGT2__CI regCAC_ACC_NW_VGT2__CI;
typedef union CAC_ACC_NW_WD0__CI regCAC_ACC_NW_WD0__CI;
typedef union CAC_ACC_NW_XDMA0__CI regCAC_ACC_NW_XDMA0__CI;
typedef union CAC_ACC_NW_XDMA1__CI regCAC_ACC_NW_XDMA1__CI;
typedef union CAC_ACC_NW_XDMA2__CI regCAC_ACC_NW_XDMA2__CI;
typedef union CAC_ACC_NW_XDMA3__CI regCAC_ACC_NW_XDMA3__CI;
typedef union CAC_ACC_NW_XDMA4__CI regCAC_ACC_NW_XDMA4__CI;
typedef union CAC_ACC_NW_XDMA5__CI regCAC_ACC_NW_XDMA5__CI;
typedef union CAC_ACC_PA0__CI regCAC_ACC_PA0__CI;
typedef union CAC_ACC_PA1__CI regCAC_ACC_PA1__CI;
typedef union CAC_ACC_SC0__CI regCAC_ACC_SC0__CI;
typedef union CAC_ACC_SPI0__CI regCAC_ACC_SPI0__CI;
typedef union CAC_ACC_SPI1__CI regCAC_ACC_SPI1__CI;
typedef union CAC_ACC_SPI2__CI regCAC_ACC_SPI2__CI;
typedef union CAC_ACC_SPI3__CI regCAC_ACC_SPI3__CI;
typedef union CAC_ACC_SPI4__CI regCAC_ACC_SPI4__CI;
typedef union CAC_ACC_SPI5__CI regCAC_ACC_SPI5__CI;
typedef union CAC_ACC_SPIM0__CI regCAC_ACC_SPIM0__CI;
typedef union CAC_ACC_SPIM1__CI regCAC_ACC_SPIM1__CI;
typedef union CAC_ACC_SPIM2__CI regCAC_ACC_SPIM2__CI;
typedef union CAC_ACC_SPIM3__CI regCAC_ACC_SPIM3__CI;
typedef union CAC_ACC_SPIM4__CI regCAC_ACC_SPIM4__CI;
typedef union CAC_ACC_SPIM5__CI regCAC_ACC_SPIM5__CI;
typedef union CAC_ACC_SPIM6__CI regCAC_ACC_SPIM6__CI;
typedef union CAC_ACC_SPIM7__CI regCAC_ACC_SPIM7__CI;
typedef union CAC_ACC_SQ0_LOWER__CI regCAC_ACC_SQ0_LOWER__CI;
typedef union CAC_ACC_SQ0_UPPER__CI regCAC_ACC_SQ0_UPPER__CI;
typedef union CAC_ACC_SQ1_LOWER__CI regCAC_ACC_SQ1_LOWER__CI;
typedef union CAC_ACC_SQ1_UPPER__CI regCAC_ACC_SQ1_UPPER__CI;
typedef union CAC_ACC_SQ2_LOWER__CI regCAC_ACC_SQ2_LOWER__CI;
typedef union CAC_ACC_SQ2_UPPER__CI regCAC_ACC_SQ2_UPPER__CI;
typedef union CAC_ACC_SQ3_LOWER__CI regCAC_ACC_SQ3_LOWER__CI;
typedef union CAC_ACC_SQ3_UPPER__CI regCAC_ACC_SQ3_UPPER__CI;
typedef union CAC_ACC_SQ4_LOWER__CI regCAC_ACC_SQ4_LOWER__CI;
typedef union CAC_ACC_SQ4_UPPER__CI regCAC_ACC_SQ4_UPPER__CI;
typedef union CAC_ACC_SQ5_LOWER__CI regCAC_ACC_SQ5_LOWER__CI;
typedef union CAC_ACC_SQ5_UPPER__CI regCAC_ACC_SQ5_UPPER__CI;
typedef union CAC_ACC_SQ6_LOWER__CI regCAC_ACC_SQ6_LOWER__CI;
typedef union CAC_ACC_SQ6_UPPER__CI regCAC_ACC_SQ6_UPPER__CI;
typedef union CAC_ACC_SQ7_LOWER__CI regCAC_ACC_SQ7_LOWER__CI;
typedef union CAC_ACC_SQ7_UPPER__CI regCAC_ACC_SQ7_UPPER__CI;
typedef union CAC_ACC_SQ8_LOWER__CI regCAC_ACC_SQ8_LOWER__CI;
typedef union CAC_ACC_SQ8_UPPER__CI regCAC_ACC_SQ8_UPPER__CI;
typedef union CAC_ACC_SX0__CI regCAC_ACC_SX0__CI;
typedef union CAC_ACC_SX1__CI regCAC_ACC_SX1__CI;
typedef union CAC_ACC_SX2__CI regCAC_ACC_SX2__CI;
typedef union CAC_ACC_TA0__CI regCAC_ACC_TA0__CI;
typedef union CAC_ACC_TCC0__CI regCAC_ACC_TCC0__CI;
typedef union CAC_ACC_TCC1__CI regCAC_ACC_TCC1__CI;
typedef union CAC_ACC_TCC2__CI regCAC_ACC_TCC2__CI;
typedef union CAC_ACC_TCC3__CI regCAC_ACC_TCC3__CI;
typedef union CAC_ACC_TCC4__CI regCAC_ACC_TCC4__CI;
typedef union CAC_ACC_TCP0__CI regCAC_ACC_TCP0__CI;
typedef union CAC_ACC_TCP1__CI regCAC_ACC_TCP1__CI;
typedef union CAC_ACC_TCP2__CI regCAC_ACC_TCP2__CI;
typedef union CAC_ACC_TCP3__CI regCAC_ACC_TCP3__CI;
typedef union CAC_ACC_TCP4__CI regCAC_ACC_TCP4__CI;
typedef union CAC_ACC_TD0__CI regCAC_ACC_TD0__CI;
typedef union CAC_ACC_TD1__CI regCAC_ACC_TD1__CI;
typedef union CAC_ACC_TD2__CI regCAC_ACC_TD2__CI;
typedef union CAC_ACC_TD3__CI regCAC_ACC_TD3__CI;
typedef union CAC_ACC_TD4__CI regCAC_ACC_TD4__CI;
typedef union CAC_ACC_TD5__CI regCAC_ACC_TD5__CI;
typedef union CAC_ACC_UPPER_CMON__SI regCAC_ACC_UPPER_CMON__SI;
typedef union CAC_ACC_UPPER_REGION_0__SI regCAC_ACC_UPPER_REGION_0__SI;
typedef union CAC_ACC_UPPER_REGION_10__SI regCAC_ACC_UPPER_REGION_10__SI;
typedef union CAC_ACC_UPPER_REGION_11__SI regCAC_ACC_UPPER_REGION_11__SI;
typedef union CAC_ACC_UPPER_REGION_12__SI regCAC_ACC_UPPER_REGION_12__SI;
typedef union CAC_ACC_UPPER_REGION_13__SI regCAC_ACC_UPPER_REGION_13__SI;
typedef union CAC_ACC_UPPER_REGION_14__SI regCAC_ACC_UPPER_REGION_14__SI;
typedef union CAC_ACC_UPPER_REGION_15__SI regCAC_ACC_UPPER_REGION_15__SI;
typedef union CAC_ACC_UPPER_REGION_1__SI regCAC_ACC_UPPER_REGION_1__SI;
typedef union CAC_ACC_UPPER_REGION_2__SI regCAC_ACC_UPPER_REGION_2__SI;
typedef union CAC_ACC_UPPER_REGION_3__SI regCAC_ACC_UPPER_REGION_3__SI;
typedef union CAC_ACC_UPPER_REGION_4__SI regCAC_ACC_UPPER_REGION_4__SI;
typedef union CAC_ACC_UPPER_REGION_5__SI regCAC_ACC_UPPER_REGION_5__SI;
typedef union CAC_ACC_UPPER_REGION_6__SI regCAC_ACC_UPPER_REGION_6__SI;
typedef union CAC_ACC_UPPER_REGION_7__SI regCAC_ACC_UPPER_REGION_7__SI;
typedef union CAC_ACC_UPPER_REGION_8__SI regCAC_ACC_UPPER_REGION_8__SI;
typedef union CAC_ACC_UPPER_REGION_9__SI regCAC_ACC_UPPER_REGION_9__SI;
typedef union CAC_ACC_UVD0__CI regCAC_ACC_UVD0__CI;
typedef union CAC_ACC_UVD1__CI regCAC_ACC_UVD1__CI;
typedef union CAC_ACC_UVD2__CI regCAC_ACC_UVD2__CI;
typedef union CAC_ACC_UVD3__CI regCAC_ACC_UVD3__CI;
typedef union CAC_ACC_UVD4__CI regCAC_ACC_UVD4__CI;
typedef union CAC_ACC_UVD5__CI regCAC_ACC_UVD5__CI;
typedef union CAC_ACC_UVD6__CI regCAC_ACC_UVD6__CI;
typedef union CAC_ACC_UVD7__CI regCAC_ACC_UVD7__CI;
typedef union CAC_ACC_VCE0__CI regCAC_ACC_VCE0__CI;
typedef union CAC_ACC_VCE1__CI regCAC_ACC_VCE1__CI;
typedef union CAC_ACC_VCE2__CI regCAC_ACC_VCE2__CI;
typedef union CAC_ACC_VCE3__CI regCAC_ACC_VCE3__CI;
typedef union CAC_ACC_VCE4__CI regCAC_ACC_VCE4__CI;
typedef union CAC_ACC_VGT0__CI regCAC_ACC_VGT0__CI;
typedef union CAC_ACC_VGT1__CI regCAC_ACC_VGT1__CI;
typedef union CAC_ACC_VGT2__CI regCAC_ACC_VGT2__CI;
typedef union CAC_ACC_WD0__CI regCAC_ACC_WD0__CI;
typedef union CAC_ACC_XDMA0__CI regCAC_ACC_XDMA0__CI;
typedef union CAC_ACC_XDMA1__CI regCAC_ACC_XDMA1__CI;
typedef union CAC_ACC_XDMA2__CI regCAC_ACC_XDMA2__CI;
typedef union CAC_ACC_XDMA3__CI regCAC_ACC_XDMA3__CI;
typedef union CAC_ACC_XDMA4__CI regCAC_ACC_XDMA4__CI;
typedef union CAC_ACC_XDMA5__CI regCAC_ACC_XDMA5__CI;
typedef union CAC_AGGR_LOWER__SI__CI regCAC_AGGR_LOWER__SI__CI;
typedef union CAC_AGGR_UPPER__SI__CI regCAC_AGGR_UPPER__SI__CI;
typedef union CAC_OVRRD_ACP__CI regCAC_OVRRD_ACP__CI;
typedef union CAC_OVRRD_BCI__CI regCAC_OVRRD_BCI__CI;
typedef union CAC_OVRRD_BIF__CI regCAC_OVRRD_BIF__CI;
typedef union CAC_OVRRD_BIF__SI regCAC_OVRRD_BIF__SI;
typedef union CAC_OVRRD_CB__CI regCAC_OVRRD_CB__CI;
typedef union CAC_OVRRD_CB__SI regCAC_OVRRD_CB__SI;
typedef union CAC_OVRRD_CP__CI regCAC_OVRRD_CP__CI;
typedef union CAC_OVRRD_CP__SI regCAC_OVRRD_CP__SI;
typedef union CAC_OVRRD_DB__CI regCAC_OVRRD_DB__CI;
typedef union CAC_OVRRD_DB__SI regCAC_OVRRD_DB__SI;
typedef union CAC_OVRRD_DC__CI regCAC_OVRRD_DC__CI;
typedef union CAC_OVRRD_DC__SI regCAC_OVRRD_DC__SI;
typedef union CAC_OVRRD_GDS__CI regCAC_OVRRD_GDS__CI;
typedef union CAC_OVRRD_IA__CI regCAC_OVRRD_IA__CI;
typedef union CAC_OVRRD_IA__SI regCAC_OVRRD_IA__SI;
typedef union CAC_OVRRD_IDLE_PWR__CI regCAC_OVRRD_IDLE_PWR__CI;
typedef union CAC_OVRRD_LDS__CI regCAC_OVRRD_LDS__CI;
typedef union CAC_OVRRD_LDS__SI regCAC_OVRRD_LDS__SI;
typedef union CAC_OVRRD_MCD__CI regCAC_OVRRD_MCD__CI;
typedef union CAC_OVRRD_MC__SI regCAC_OVRRD_MC__SI;
typedef union CAC_OVRRD_PA__CI regCAC_OVRRD_PA__CI;
typedef union CAC_OVRRD_PA__SI regCAC_OVRRD_PA__SI;
typedef union CAC_OVRRD_SC__CI regCAC_OVRRD_SC__CI;
typedef union CAC_OVRRD_SC__SI regCAC_OVRRD_SC__SI;
typedef union CAC_OVRRD_SPIM__CI regCAC_OVRRD_SPIM__CI;
typedef union CAC_OVRRD_SPI__CI regCAC_OVRRD_SPI__CI;
typedef union CAC_OVRRD_SPI__SI regCAC_OVRRD_SPI__SI;
typedef union CAC_OVRRD_SQ__CI regCAC_OVRRD_SQ__CI;
typedef union CAC_OVRRD_SQ__SI regCAC_OVRRD_SQ__SI;
typedef union CAC_OVRRD_SX__CI regCAC_OVRRD_SX__CI;
typedef union CAC_OVRRD_SX__SI regCAC_OVRRD_SX__SI;
typedef union CAC_OVRRD_TA__CI regCAC_OVRRD_TA__CI;
typedef union CAC_OVRRD_TA__SI regCAC_OVRRD_TA__SI;
typedef union CAC_OVRRD_TCC__CI regCAC_OVRRD_TCC__CI;
typedef union CAC_OVRRD_TCC__SI regCAC_OVRRD_TCC__SI;
typedef union CAC_OVRRD_TCP__CI regCAC_OVRRD_TCP__CI;
typedef union CAC_OVRRD_TCP__SI regCAC_OVRRD_TCP__SI;
typedef union CAC_OVRRD_TD__CI regCAC_OVRRD_TD__CI;
typedef union CAC_OVRRD_UVD__CI regCAC_OVRRD_UVD__CI;
typedef union CAC_OVRRD_UVD__SI regCAC_OVRRD_UVD__SI;
typedef union CAC_OVRRD_VCE__CI regCAC_OVRRD_VCE__CI;
typedef union CAC_OVRRD_VCE__SI regCAC_OVRRD_VCE__SI;
typedef union CAC_OVRRD_VGT__CI regCAC_OVRRD_VGT__CI;
typedef union CAC_OVRRD_VGT__SI regCAC_OVRRD_VGT__SI;
typedef union CAC_OVRRD_WD__CI regCAC_OVRRD_WD__CI;
typedef union CAC_OVRRD_XDMA__CI regCAC_OVRRD_XDMA__CI;
typedef union CAC_PCIE_LNCNT_0_ACC_SUM__CI regCAC_PCIE_LNCNT_0_ACC_SUM__CI;
typedef union CAC_PCIE_LNCNT_0_TIME_STAMP__CI regCAC_PCIE_LNCNT_0_TIME_STAMP__CI;
typedef union CAC_PCIE_LNCNT_1_ACC_SUM__CI regCAC_PCIE_LNCNT_1_ACC_SUM__CI;
typedef union CAC_PCIE_LNCNT_1_TIME_STAMP__CI regCAC_PCIE_LNCNT_1_TIME_STAMP__CI;
typedef union CAC_PCIE_LNCNT_2_ACC_SUM__CI regCAC_PCIE_LNCNT_2_ACC_SUM__CI;
typedef union CAC_PCIE_LNCNT_2_TIME_STAMP__CI regCAC_PCIE_LNCNT_2_TIME_STAMP__CI;
typedef union CAC_PCIE_LNCNT_3_ACC_SUM__CI regCAC_PCIE_LNCNT_3_ACC_SUM__CI;
typedef union CAC_PCIE_LNCNT_3_TIME_STAMP__CI regCAC_PCIE_LNCNT_3_TIME_STAMP__CI;
typedef union CAC_PCIE_LNCNT_CNTL__CI regCAC_PCIE_LNCNT_CNTL__CI;
typedef union CAC_SMC_IND_DATA__CI regCAC_SMC_IND_DATA__CI;
typedef union CAC_SMC_IND_INDEX__CI regCAC_SMC_IND_INDEX__CI;
typedef union CAC_THERMAL_STATUS__SI__CI regCAC_THERMAL_STATUS__SI__CI;
typedef union CAC_THRESHOLD_LOWER__SI__CI regCAC_THRESHOLD_LOWER__SI__CI;
typedef union CAC_THRESHOLD_UPPER__SI__CI regCAC_THRESHOLD_UPPER__SI__CI;
typedef union CAC_WEIGHT_ACP_0__CI regCAC_WEIGHT_ACP_0__CI;
typedef union CAC_WEIGHT_BCI_0__CI regCAC_WEIGHT_BCI_0__CI;
typedef union CAC_WEIGHT_BIF_0__SI__CI regCAC_WEIGHT_BIF_0__SI__CI;
typedef union CAC_WEIGHT_CB_0__SI__CI regCAC_WEIGHT_CB_0__SI__CI;
typedef union CAC_WEIGHT_CB_1__SI__CI regCAC_WEIGHT_CB_1__SI__CI;
typedef union CAC_WEIGHT_CP_0__SI__CI regCAC_WEIGHT_CP_0__SI__CI;
typedef union CAC_WEIGHT_CP_1__CI regCAC_WEIGHT_CP_1__CI;
typedef union CAC_WEIGHT_DB_0__SI__CI regCAC_WEIGHT_DB_0__SI__CI;
typedef union CAC_WEIGHT_DB_1__SI__CI regCAC_WEIGHT_DB_1__SI__CI;
typedef union CAC_WEIGHT_DC_0__SI__CI regCAC_WEIGHT_DC_0__SI__CI;
typedef union CAC_WEIGHT_DC_1__SI__CI regCAC_WEIGHT_DC_1__SI__CI;
typedef union CAC_WEIGHT_GDS_0__CI regCAC_WEIGHT_GDS_0__CI;
typedef union CAC_WEIGHT_GDS_1__CI regCAC_WEIGHT_GDS_1__CI;
typedef union CAC_WEIGHT_IA_0__SI__CI regCAC_WEIGHT_IA_0__SI__CI;
typedef union CAC_WEIGHT_IDLE_PWR_0__CI regCAC_WEIGHT_IDLE_PWR_0__CI;
typedef union CAC_WEIGHT_LDS_0__SI__CI regCAC_WEIGHT_LDS_0__SI__CI;
typedef union CAC_WEIGHT_LDS_1__CI regCAC_WEIGHT_LDS_1__CI;
typedef union CAC_WEIGHT_MCD_0__CI regCAC_WEIGHT_MCD_0__CI;
typedef union CAC_WEIGHT_MCD_1__CI regCAC_WEIGHT_MCD_1__CI;
typedef union CAC_WEIGHT_MC_0__SI regCAC_WEIGHT_MC_0__SI;
typedef union CAC_WEIGHT_PA_0__SI__CI regCAC_WEIGHT_PA_0__SI__CI;
typedef union CAC_WEIGHT_SC_0__SI__CI regCAC_WEIGHT_SC_0__SI__CI;
typedef union CAC_WEIGHT_SPIM_0__CI regCAC_WEIGHT_SPIM_0__CI;
typedef union CAC_WEIGHT_SPIM_1__CI regCAC_WEIGHT_SPIM_1__CI;
typedef union CAC_WEIGHT_SPIM_2__CI regCAC_WEIGHT_SPIM_2__CI;
typedef union CAC_WEIGHT_SPIM_3__CI regCAC_WEIGHT_SPIM_3__CI;
typedef union CAC_WEIGHT_SPI_0__SI__CI regCAC_WEIGHT_SPI_0__SI__CI;
typedef union CAC_WEIGHT_SPI_1__SI__CI regCAC_WEIGHT_SPI_1__SI__CI;
typedef union CAC_WEIGHT_SPI_2__SI__CI regCAC_WEIGHT_SPI_2__SI__CI;
typedef union CAC_WEIGHT_SQ_0__SI__CI regCAC_WEIGHT_SQ_0__SI__CI;
typedef union CAC_WEIGHT_SQ_1__SI__CI regCAC_WEIGHT_SQ_1__SI__CI;
typedef union CAC_WEIGHT_SQ_2__CI regCAC_WEIGHT_SQ_2__CI;
typedef union CAC_WEIGHT_SQ_3__CI regCAC_WEIGHT_SQ_3__CI;
typedef union CAC_WEIGHT_SQ_4__CI regCAC_WEIGHT_SQ_4__CI;
typedef union CAC_WEIGHT_SX_0__SI__CI regCAC_WEIGHT_SX_0__SI__CI;
typedef union CAC_WEIGHT_SX_1__SI__CI regCAC_WEIGHT_SX_1__SI__CI;
typedef union CAC_WEIGHT_TA_0__SI__CI regCAC_WEIGHT_TA_0__SI__CI;
typedef union CAC_WEIGHT_TCC_0__SI__CI regCAC_WEIGHT_TCC_0__SI__CI;
typedef union CAC_WEIGHT_TCC_1__SI__CI regCAC_WEIGHT_TCC_1__SI__CI;
typedef union CAC_WEIGHT_TCC_2__SI__CI regCAC_WEIGHT_TCC_2__SI__CI;
typedef union CAC_WEIGHT_TCP_0__SI__CI regCAC_WEIGHT_TCP_0__SI__CI;
typedef union CAC_WEIGHT_TCP_1__CI regCAC_WEIGHT_TCP_1__CI;
typedef union CAC_WEIGHT_TCP_2__CI regCAC_WEIGHT_TCP_2__CI;
typedef union CAC_WEIGHT_TD_0__CI regCAC_WEIGHT_TD_0__CI;
typedef union CAC_WEIGHT_TD_1__CI regCAC_WEIGHT_TD_1__CI;
typedef union CAC_WEIGHT_TD_2__CI regCAC_WEIGHT_TD_2__CI;
typedef union CAC_WEIGHT_UVD_0__SI__CI regCAC_WEIGHT_UVD_0__SI__CI;
typedef union CAC_WEIGHT_UVD_1__SI__CI regCAC_WEIGHT_UVD_1__SI__CI;
typedef union CAC_WEIGHT_UVD_2__SI__CI regCAC_WEIGHT_UVD_2__SI__CI;
typedef union CAC_WEIGHT_UVD_3__SI__CI regCAC_WEIGHT_UVD_3__SI__CI;
typedef union CAC_WEIGHT_VCE_0__SI__CI regCAC_WEIGHT_VCE_0__SI__CI;
typedef union CAC_WEIGHT_VCE_1__SI__CI regCAC_WEIGHT_VCE_1__SI__CI;
typedef union CAC_WEIGHT_VCE_2__SI__CI regCAC_WEIGHT_VCE_2__SI__CI;
typedef union CAC_WEIGHT_VGT_0__SI__CI regCAC_WEIGHT_VGT_0__SI__CI;
typedef union CAC_WEIGHT_VGT_1__SI__CI regCAC_WEIGHT_VGT_1__SI__CI;
typedef union CAC_WEIGHT_WD_0__CI regCAC_WEIGHT_WD_0__CI;
typedef union CAC_WEIGHT_XDMA_0__CI regCAC_WEIGHT_XDMA_0__CI;
typedef union CAC_WEIGHT_XDMA_1__CI regCAC_WEIGHT_XDMA_1__CI;
typedef union CAC_WEIGHT_XDMA_2__CI regCAC_WEIGHT_XDMA_2__CI;
typedef union CAP0_ANC0_OFFSET_HIGH__SI regCAP0_ANC0_OFFSET_HIGH__SI;
typedef union CAP0_ANC0_OFFSET__SI regCAP0_ANC0_OFFSET__SI;
typedef union CAP0_ANC1_OFFSET_HIGH__SI regCAP0_ANC1_OFFSET_HIGH__SI;
typedef union CAP0_ANC1_OFFSET__SI regCAP0_ANC1_OFFSET__SI;
typedef union CAP0_ANC2_OFFSET_HIGH__SI regCAP0_ANC2_OFFSET_HIGH__SI;
typedef union CAP0_ANC2_OFFSET__SI regCAP0_ANC2_OFFSET__SI;
typedef union CAP0_ANC3_OFFSET_HIGH__SI regCAP0_ANC3_OFFSET_HIGH__SI;
typedef union CAP0_ANC3_OFFSET__SI regCAP0_ANC3_OFFSET__SI;
typedef union CAP0_ANC_BUF01_BLOCK_CNT__SI regCAP0_ANC_BUF01_BLOCK_CNT__SI;
typedef union CAP0_ANC_BUF23_BLOCK_CNT__SI regCAP0_ANC_BUF23_BLOCK_CNT__SI;
typedef union CAP0_ANC_H_WINDOW__SI regCAP0_ANC_H_WINDOW__SI;
typedef union CAP0_BUF0_EVEN_OFFSET_HIGH__SI regCAP0_BUF0_EVEN_OFFSET_HIGH__SI;
typedef union CAP0_BUF0_EVEN_OFFSET__SI regCAP0_BUF0_EVEN_OFFSET__SI;
typedef union CAP0_BUF0_OFFSET_HIGH__SI regCAP0_BUF0_OFFSET_HIGH__SI;
typedef union CAP0_BUF0_OFFSET__SI regCAP0_BUF0_OFFSET__SI;
typedef union CAP0_BUF1_EVEN_OFFSET_HIGH__SI regCAP0_BUF1_EVEN_OFFSET_HIGH__SI;
typedef union CAP0_BUF1_EVEN_OFFSET__SI regCAP0_BUF1_EVEN_OFFSET__SI;
typedef union CAP0_BUF1_OFFSET_HIGH__SI regCAP0_BUF1_OFFSET_HIGH__SI;
typedef union CAP0_BUF1_OFFSET__SI regCAP0_BUF1_OFFSET__SI;
typedef union CAP0_BUF_PITCH__SI regCAP0_BUF_PITCH__SI;
typedef union CAP0_BUF_STATUS__SI regCAP0_BUF_STATUS__SI;
typedef union CAP0_CONFIG__SI regCAP0_CONFIG__SI;
typedef union CAP0_DEBUG__SI regCAP0_DEBUG__SI;
typedef union CAP0_H_WINDOW__SI regCAP0_H_WINDOW__SI;
typedef union CAP0_ONESHOT_BUF_OFFSET_HIGH__SI regCAP0_ONESHOT_BUF_OFFSET_HIGH__SI;
typedef union CAP0_ONESHOT_BUF_OFFSET__SI regCAP0_ONESHOT_BUF_OFFSET__SI;
typedef union CAP0_PORT_MODE_CNTL__SI regCAP0_PORT_MODE_CNTL__SI;
typedef union CAP0_TRIG_CNTL__SI regCAP0_TRIG_CNTL__SI;
typedef union CAP0_VBI0_OFFSET_HIGH__SI regCAP0_VBI0_OFFSET_HIGH__SI;
typedef union CAP0_VBI0_OFFSET__SI regCAP0_VBI0_OFFSET__SI;
typedef union CAP0_VBI1_OFFSET_HIGH__SI regCAP0_VBI1_OFFSET_HIGH__SI;
typedef union CAP0_VBI1_OFFSET__SI regCAP0_VBI1_OFFSET__SI;
typedef union CAP0_VBI2_OFFSET_HIGH__SI regCAP0_VBI2_OFFSET_HIGH__SI;
typedef union CAP0_VBI2_OFFSET__SI regCAP0_VBI2_OFFSET__SI;
typedef union CAP0_VBI3_OFFSET_HIGH__SI regCAP0_VBI3_OFFSET_HIGH__SI;
typedef union CAP0_VBI3_OFFSET__SI regCAP0_VBI3_OFFSET__SI;
typedef union CAP0_VBI_H_WINDOW__SI regCAP0_VBI_H_WINDOW__SI;
typedef union CAP0_VBI_V_WINDOW__SI regCAP0_VBI_V_WINDOW__SI;
typedef union CAP0_VIDEO_SYNC_TEST__SI regCAP0_VIDEO_SYNC_TEST__SI;
typedef union CAP0_V_WINDOW__SI regCAP0_V_WINDOW__SI;
typedef union CAP0_WR_BUFFER_STAT__SI regCAP0_WR_BUFFER_STAT__SI;
typedef union CAPTURE_HOST_BUSNUM regCAPTURE_HOST_BUSNUM;
typedef union CAPTURE_START_STATUS__SI regCAPTURE_START_STATUS__SI;
typedef union CAP_DEBUG__SI regCAP_DEBUG__SI;
typedef union CAP_INT_CNTL__SI regCAP_INT_CNTL__SI;
typedef union CAP_INT_STATUS__SI regCAP_INT_STATUS__SI;
typedef union CAP_PTR regCAP_PTR;
typedef union CB_BLEND0_CONTROL regCB_BLEND0_CONTROL;
typedef union CB_BLEND1_CONTROL regCB_BLEND1_CONTROL;
typedef union CB_BLEND2_CONTROL regCB_BLEND2_CONTROL;
typedef union CB_BLEND3_CONTROL regCB_BLEND3_CONTROL;
typedef union CB_BLEND4_CONTROL regCB_BLEND4_CONTROL;
typedef union CB_BLEND5_CONTROL regCB_BLEND5_CONTROL;
typedef union CB_BLEND6_CONTROL regCB_BLEND6_CONTROL;
typedef union CB_BLEND7_CONTROL regCB_BLEND7_CONTROL;
typedef union CB_BLEND_ALPHA regCB_BLEND_ALPHA;
typedef union CB_BLEND_BLUE regCB_BLEND_BLUE;
typedef union CB_BLEND_GREEN regCB_BLEND_GREEN;
typedef union CB_BLEND_RED regCB_BLEND_RED;
typedef union CB_CGTT_SCLK_CTRL regCB_CGTT_SCLK_CTRL;
typedef union CB_COLOR0_ATTRIB regCB_COLOR0_ATTRIB;
typedef union CB_COLOR0_BASE regCB_COLOR0_BASE;
typedef union CB_COLOR0_CLEAR_WORD0 regCB_COLOR0_CLEAR_WORD0;
typedef union CB_COLOR0_CLEAR_WORD1 regCB_COLOR0_CLEAR_WORD1;
typedef union CB_COLOR0_CMASK regCB_COLOR0_CMASK;
typedef union CB_COLOR0_CMASK_SLICE regCB_COLOR0_CMASK_SLICE;
typedef union CB_COLOR0_FMASK regCB_COLOR0_FMASK;
typedef union CB_COLOR0_FMASK_SLICE regCB_COLOR0_FMASK_SLICE;
typedef union CB_COLOR0_INFO regCB_COLOR0_INFO;
typedef union CB_COLOR0_PITCH regCB_COLOR0_PITCH;
typedef union CB_COLOR0_SLICE regCB_COLOR0_SLICE;
typedef union CB_COLOR0_VIEW regCB_COLOR0_VIEW;
typedef union CB_COLOR1_ATTRIB regCB_COLOR1_ATTRIB;
typedef union CB_COLOR1_BASE regCB_COLOR1_BASE;
typedef union CB_COLOR1_CLEAR_WORD0 regCB_COLOR1_CLEAR_WORD0;
typedef union CB_COLOR1_CLEAR_WORD1 regCB_COLOR1_CLEAR_WORD1;
typedef union CB_COLOR1_CMASK regCB_COLOR1_CMASK;
typedef union CB_COLOR1_CMASK_SLICE regCB_COLOR1_CMASK_SLICE;
typedef union CB_COLOR1_FMASK regCB_COLOR1_FMASK;
typedef union CB_COLOR1_FMASK_SLICE regCB_COLOR1_FMASK_SLICE;
typedef union CB_COLOR1_INFO regCB_COLOR1_INFO;
typedef union CB_COLOR1_PITCH regCB_COLOR1_PITCH;
typedef union CB_COLOR1_SLICE regCB_COLOR1_SLICE;
typedef union CB_COLOR1_VIEW regCB_COLOR1_VIEW;
typedef union CB_COLOR2_ATTRIB regCB_COLOR2_ATTRIB;
typedef union CB_COLOR2_BASE regCB_COLOR2_BASE;
typedef union CB_COLOR2_CLEAR_WORD0 regCB_COLOR2_CLEAR_WORD0;
typedef union CB_COLOR2_CLEAR_WORD1 regCB_COLOR2_CLEAR_WORD1;
typedef union CB_COLOR2_CMASK regCB_COLOR2_CMASK;
typedef union CB_COLOR2_CMASK_SLICE regCB_COLOR2_CMASK_SLICE;
typedef union CB_COLOR2_FMASK regCB_COLOR2_FMASK;
typedef union CB_COLOR2_FMASK_SLICE regCB_COLOR2_FMASK_SLICE;
typedef union CB_COLOR2_INFO regCB_COLOR2_INFO;
typedef union CB_COLOR2_PITCH regCB_COLOR2_PITCH;
typedef union CB_COLOR2_SLICE regCB_COLOR2_SLICE;
typedef union CB_COLOR2_VIEW regCB_COLOR2_VIEW;
typedef union CB_COLOR3_ATTRIB regCB_COLOR3_ATTRIB;
typedef union CB_COLOR3_BASE regCB_COLOR3_BASE;
typedef union CB_COLOR3_CLEAR_WORD0 regCB_COLOR3_CLEAR_WORD0;
typedef union CB_COLOR3_CLEAR_WORD1 regCB_COLOR3_CLEAR_WORD1;
typedef union CB_COLOR3_CMASK regCB_COLOR3_CMASK;
typedef union CB_COLOR3_CMASK_SLICE regCB_COLOR3_CMASK_SLICE;
typedef union CB_COLOR3_FMASK regCB_COLOR3_FMASK;
typedef union CB_COLOR3_FMASK_SLICE regCB_COLOR3_FMASK_SLICE;
typedef union CB_COLOR3_INFO regCB_COLOR3_INFO;
typedef union CB_COLOR3_PITCH regCB_COLOR3_PITCH;
typedef union CB_COLOR3_SLICE regCB_COLOR3_SLICE;
typedef union CB_COLOR3_VIEW regCB_COLOR3_VIEW;
typedef union CB_COLOR4_ATTRIB regCB_COLOR4_ATTRIB;
typedef union CB_COLOR4_BASE regCB_COLOR4_BASE;
typedef union CB_COLOR4_CLEAR_WORD0 regCB_COLOR4_CLEAR_WORD0;
typedef union CB_COLOR4_CLEAR_WORD1 regCB_COLOR4_CLEAR_WORD1;
typedef union CB_COLOR4_CMASK regCB_COLOR4_CMASK;
typedef union CB_COLOR4_CMASK_SLICE regCB_COLOR4_CMASK_SLICE;
typedef union CB_COLOR4_FMASK regCB_COLOR4_FMASK;
typedef union CB_COLOR4_FMASK_SLICE regCB_COLOR4_FMASK_SLICE;
typedef union CB_COLOR4_INFO regCB_COLOR4_INFO;
typedef union CB_COLOR4_PITCH regCB_COLOR4_PITCH;
typedef union CB_COLOR4_SLICE regCB_COLOR4_SLICE;
typedef union CB_COLOR4_VIEW regCB_COLOR4_VIEW;
typedef union CB_COLOR5_ATTRIB regCB_COLOR5_ATTRIB;
typedef union CB_COLOR5_BASE regCB_COLOR5_BASE;
typedef union CB_COLOR5_CLEAR_WORD0 regCB_COLOR5_CLEAR_WORD0;
typedef union CB_COLOR5_CLEAR_WORD1 regCB_COLOR5_CLEAR_WORD1;
typedef union CB_COLOR5_CMASK regCB_COLOR5_CMASK;
typedef union CB_COLOR5_CMASK_SLICE regCB_COLOR5_CMASK_SLICE;
typedef union CB_COLOR5_FMASK regCB_COLOR5_FMASK;
typedef union CB_COLOR5_FMASK_SLICE regCB_COLOR5_FMASK_SLICE;
typedef union CB_COLOR5_INFO regCB_COLOR5_INFO;
typedef union CB_COLOR5_PITCH regCB_COLOR5_PITCH;
typedef union CB_COLOR5_SLICE regCB_COLOR5_SLICE;
typedef union CB_COLOR5_VIEW regCB_COLOR5_VIEW;
typedef union CB_COLOR6_ATTRIB regCB_COLOR6_ATTRIB;
typedef union CB_COLOR6_BASE regCB_COLOR6_BASE;
typedef union CB_COLOR6_CLEAR_WORD0 regCB_COLOR6_CLEAR_WORD0;
typedef union CB_COLOR6_CLEAR_WORD1 regCB_COLOR6_CLEAR_WORD1;
typedef union CB_COLOR6_CMASK regCB_COLOR6_CMASK;
typedef union CB_COLOR6_CMASK_SLICE regCB_COLOR6_CMASK_SLICE;
typedef union CB_COLOR6_FMASK regCB_COLOR6_FMASK;
typedef union CB_COLOR6_FMASK_SLICE regCB_COLOR6_FMASK_SLICE;
typedef union CB_COLOR6_INFO regCB_COLOR6_INFO;
typedef union CB_COLOR6_PITCH regCB_COLOR6_PITCH;
typedef union CB_COLOR6_SLICE regCB_COLOR6_SLICE;
typedef union CB_COLOR6_VIEW regCB_COLOR6_VIEW;
typedef union CB_COLOR7_ATTRIB regCB_COLOR7_ATTRIB;
typedef union CB_COLOR7_BASE regCB_COLOR7_BASE;
typedef union CB_COLOR7_CLEAR_WORD0 regCB_COLOR7_CLEAR_WORD0;
typedef union CB_COLOR7_CLEAR_WORD1 regCB_COLOR7_CLEAR_WORD1;
typedef union CB_COLOR7_CMASK regCB_COLOR7_CMASK;
typedef union CB_COLOR7_CMASK_SLICE regCB_COLOR7_CMASK_SLICE;
typedef union CB_COLOR7_FMASK regCB_COLOR7_FMASK;
typedef union CB_COLOR7_FMASK_SLICE regCB_COLOR7_FMASK_SLICE;
typedef union CB_COLOR7_INFO regCB_COLOR7_INFO;
typedef union CB_COLOR7_PITCH regCB_COLOR7_PITCH;
typedef union CB_COLOR7_SLICE regCB_COLOR7_SLICE;
typedef union CB_COLOR7_VIEW regCB_COLOR7_VIEW;
typedef union CB_COLOR_CONTROL regCB_COLOR_CONTROL;
typedef union CB_DEBUG_BUS_1 regCB_DEBUG_BUS_1;
typedef union CB_DEBUG_BUS_10 regCB_DEBUG_BUS_10;
typedef union CB_DEBUG_BUS_11 regCB_DEBUG_BUS_11;
typedef union CB_DEBUG_BUS_12 regCB_DEBUG_BUS_12;
typedef union CB_DEBUG_BUS_13__SI__CI regCB_DEBUG_BUS_13__SI__CI;
typedef union CB_DEBUG_BUS_13__VI regCB_DEBUG_BUS_13__VI;
typedef union CB_DEBUG_BUS_14__SI__CI regCB_DEBUG_BUS_14__SI__CI;
typedef union CB_DEBUG_BUS_14__VI regCB_DEBUG_BUS_14__VI;
typedef union CB_DEBUG_BUS_15__SI__CI regCB_DEBUG_BUS_15__SI__CI;
typedef union CB_DEBUG_BUS_15__VI regCB_DEBUG_BUS_15__VI;
typedef union CB_DEBUG_BUS_16__SI__CI regCB_DEBUG_BUS_16__SI__CI;
typedef union CB_DEBUG_BUS_16__VI regCB_DEBUG_BUS_16__VI;
typedef union CB_DEBUG_BUS_17__SI__CI regCB_DEBUG_BUS_17__SI__CI;
typedef union CB_DEBUG_BUS_17__VI regCB_DEBUG_BUS_17__VI;
typedef union CB_DEBUG_BUS_18__SI__CI regCB_DEBUG_BUS_18__SI__CI;
typedef union CB_DEBUG_BUS_18__VI regCB_DEBUG_BUS_18__VI;
typedef union CB_DEBUG_BUS_2 regCB_DEBUG_BUS_2;
typedef union CB_DEBUG_BUS_3 regCB_DEBUG_BUS_3;
typedef union CB_DEBUG_BUS_4 regCB_DEBUG_BUS_4;
typedef union CB_DEBUG_BUS_5 regCB_DEBUG_BUS_5;
typedef union CB_DEBUG_BUS_6 regCB_DEBUG_BUS_6;
typedef union CB_DEBUG_BUS_7 regCB_DEBUG_BUS_7;
typedef union CB_DEBUG_BUS_8 regCB_DEBUG_BUS_8;
typedef union CB_DEBUG_BUS_9 regCB_DEBUG_BUS_9;
typedef union CB_HW_CONTROL regCB_HW_CONTROL;
typedef union CB_HW_CONTROL_1 regCB_HW_CONTROL_1;
typedef union CB_HW_CONTROL_2__CI regCB_HW_CONTROL_2__CI;
typedef union CB_HW_CONTROL_2__VI regCB_HW_CONTROL_2__VI;
typedef union CB_HW_CONTROL_2__SI regCB_HW_CONTROL_2__SI;
typedef union CB_HW_CONTROL_3__CI__VI regCB_HW_CONTROL_3__CI__VI;
typedef union CB_PERFCOUNTER0_HI regCB_PERFCOUNTER0_HI;
typedef union CB_PERFCOUNTER0_LO regCB_PERFCOUNTER0_LO;
typedef union CB_PERFCOUNTER0_SELECT0__SI regCB_PERFCOUNTER0_SELECT0__SI;
typedef union CB_PERFCOUNTER0_SELECT1__CI__VI regCB_PERFCOUNTER0_SELECT1__CI__VI;
typedef union CB_PERFCOUNTER0_SELECT1__SI regCB_PERFCOUNTER0_SELECT1__SI;
typedef union CB_PERFCOUNTER0_SELECT__CI__VI regCB_PERFCOUNTER0_SELECT__CI__VI;
typedef union CB_PERFCOUNTER1_HI regCB_PERFCOUNTER1_HI;
typedef union CB_PERFCOUNTER1_LO regCB_PERFCOUNTER1_LO;
typedef union CB_PERFCOUNTER1_SELECT0__SI regCB_PERFCOUNTER1_SELECT0__SI;
typedef union CB_PERFCOUNTER1_SELECT1__SI regCB_PERFCOUNTER1_SELECT1__SI;
typedef union CB_PERFCOUNTER1_SELECT__CI__VI regCB_PERFCOUNTER1_SELECT__CI__VI;
typedef union CB_PERFCOUNTER2_HI regCB_PERFCOUNTER2_HI;
typedef union CB_PERFCOUNTER2_LO regCB_PERFCOUNTER2_LO;
typedef union CB_PERFCOUNTER2_SELECT0__SI regCB_PERFCOUNTER2_SELECT0__SI;
typedef union CB_PERFCOUNTER2_SELECT1__SI regCB_PERFCOUNTER2_SELECT1__SI;
typedef union CB_PERFCOUNTER2_SELECT__CI__VI regCB_PERFCOUNTER2_SELECT__CI__VI;
typedef union CB_PERFCOUNTER3_HI regCB_PERFCOUNTER3_HI;
typedef union CB_PERFCOUNTER3_LO regCB_PERFCOUNTER3_LO;
typedef union CB_PERFCOUNTER3_SELECT0__SI regCB_PERFCOUNTER3_SELECT0__SI;
typedef union CB_PERFCOUNTER3_SELECT1__SI regCB_PERFCOUNTER3_SELECT1__SI;
typedef union CB_PERFCOUNTER3_SELECT__CI__VI regCB_PERFCOUNTER3_SELECT__CI__VI;
typedef union CB_PERFCOUNTER_FILTER__CI__VI regCB_PERFCOUNTER_FILTER__CI__VI;
typedef union CB_SHADER_MASK regCB_SHADER_MASK;
typedef union CB_TARGET_MASK regCB_TARGET_MASK;
typedef union CCIPHER_A_IK0 regCCIPHER_A_IK0;
typedef union CCIPHER_A_IK1 regCCIPHER_A_IK1;
typedef union CCIPHER_A_IK2 regCCIPHER_A_IK2;
typedef union CCIPHER_A_IK3 regCCIPHER_A_IK3;
typedef union CCIPHER_A_S0 regCCIPHER_A_S0;
typedef union CCIPHER_A_S1 regCCIPHER_A_S1;
typedef union CCIPHER_A_S10 regCCIPHER_A_S10;
typedef union CCIPHER_A_S11 regCCIPHER_A_S11;
typedef union CCIPHER_A_S12 regCCIPHER_A_S12;
typedef union CCIPHER_A_S13 regCCIPHER_A_S13;
typedef union CCIPHER_A_S14 regCCIPHER_A_S14;
typedef union CCIPHER_A_S15 regCCIPHER_A_S15;
typedef union CCIPHER_A_S16 regCCIPHER_A_S16;
typedef union CCIPHER_A_S17 regCCIPHER_A_S17;
typedef union CCIPHER_A_S18 regCCIPHER_A_S18;
typedef union CCIPHER_A_S19 regCCIPHER_A_S19;
typedef union CCIPHER_A_S2 regCCIPHER_A_S2;
typedef union CCIPHER_A_S20 regCCIPHER_A_S20;
typedef union CCIPHER_A_S21 regCCIPHER_A_S21;
typedef union CCIPHER_A_S22 regCCIPHER_A_S22;
typedef union CCIPHER_A_S23 regCCIPHER_A_S23;
typedef union CCIPHER_A_S24 regCCIPHER_A_S24;
typedef union CCIPHER_A_S25 regCCIPHER_A_S25;
typedef union CCIPHER_A_S26 regCCIPHER_A_S26;
typedef union CCIPHER_A_S27 regCCIPHER_A_S27;
typedef union CCIPHER_A_S28 regCCIPHER_A_S28;
typedef union CCIPHER_A_S29 regCCIPHER_A_S29;
typedef union CCIPHER_A_S3 regCCIPHER_A_S3;
typedef union CCIPHER_A_S30 regCCIPHER_A_S30;
typedef union CCIPHER_A_S31 regCCIPHER_A_S31;
typedef union CCIPHER_A_S4 regCCIPHER_A_S4;
typedef union CCIPHER_A_S5 regCCIPHER_A_S5;
typedef union CCIPHER_A_S6 regCCIPHER_A_S6;
typedef union CCIPHER_A_S7 regCCIPHER_A_S7;
typedef union CCIPHER_A_S8 regCCIPHER_A_S8;
typedef union CCIPHER_A_S9 regCCIPHER_A_S9;
typedef union CCIPHER_B_IK0 regCCIPHER_B_IK0;
typedef union CCIPHER_B_IK1 regCCIPHER_B_IK1;
typedef union CCIPHER_B_IK2 regCCIPHER_B_IK2;
typedef union CCIPHER_B_IK3 regCCIPHER_B_IK3;
typedef union CCIPHER_B_S0 regCCIPHER_B_S0;
typedef union CCIPHER_B_S1 regCCIPHER_B_S1;
typedef union CCIPHER_B_S10 regCCIPHER_B_S10;
typedef union CCIPHER_B_S11 regCCIPHER_B_S11;
typedef union CCIPHER_B_S12 regCCIPHER_B_S12;
typedef union CCIPHER_B_S13 regCCIPHER_B_S13;
typedef union CCIPHER_B_S14 regCCIPHER_B_S14;
typedef union CCIPHER_B_S15 regCCIPHER_B_S15;
typedef union CCIPHER_B_S16 regCCIPHER_B_S16;
typedef union CCIPHER_B_S17 regCCIPHER_B_S17;
typedef union CCIPHER_B_S18 regCCIPHER_B_S18;
typedef union CCIPHER_B_S19 regCCIPHER_B_S19;
typedef union CCIPHER_B_S2 regCCIPHER_B_S2;
typedef union CCIPHER_B_S20 regCCIPHER_B_S20;
typedef union CCIPHER_B_S21 regCCIPHER_B_S21;
typedef union CCIPHER_B_S22 regCCIPHER_B_S22;
typedef union CCIPHER_B_S23 regCCIPHER_B_S23;
typedef union CCIPHER_B_S24 regCCIPHER_B_S24;
typedef union CCIPHER_B_S25 regCCIPHER_B_S25;
typedef union CCIPHER_B_S26 regCCIPHER_B_S26;
typedef union CCIPHER_B_S27 regCCIPHER_B_S27;
typedef union CCIPHER_B_S28 regCCIPHER_B_S28;
typedef union CCIPHER_B_S29 regCCIPHER_B_S29;
typedef union CCIPHER_B_S3 regCCIPHER_B_S3;
typedef union CCIPHER_B_S30 regCCIPHER_B_S30;
typedef union CCIPHER_B_S31 regCCIPHER_B_S31;
typedef union CCIPHER_B_S4 regCCIPHER_B_S4;
typedef union CCIPHER_B_S5 regCCIPHER_B_S5;
typedef union CCIPHER_B_S6 regCCIPHER_B_S6;
typedef union CCIPHER_B_S7 regCCIPHER_B_S7;
typedef union CCIPHER_B_S8 regCCIPHER_B_S8;
typedef union CCIPHER_B_S9 regCCIPHER_B_S9;
typedef union CC_BIF_AZALIA_ID__CI regCC_BIF_AZALIA_ID__CI;
typedef union CC_BIF_AZALIA_ID__SI regCC_BIF_AZALIA_ID__SI;
typedef union CC_BIF_BU_PINSTRAP0__CI regCC_BIF_BU_PINSTRAP0__CI;
typedef union CC_BIF_BU_PINSTRAP0__VI regCC_BIF_BU_PINSTRAP0__VI;
typedef union CC_BIF_BX_FUSESTRAP0__CI__VI regCC_BIF_BX_FUSESTRAP0__CI__VI;
typedef union CC_BIF_BX_PINSTRAP0__CI regCC_BIF_BX_PINSTRAP0__CI;
typedef union CC_BIF_BX_PINSTRAP0__VI regCC_BIF_BX_PINSTRAP0__VI;
typedef union CC_BIF_BX_STRAP0__CI regCC_BIF_BX_STRAP0__CI;
typedef union CC_BIF_BX_STRAP0__VI regCC_BIF_BX_STRAP0__VI;
typedef union CC_BIF_BX_STRAP1__CI regCC_BIF_BX_STRAP1__CI;
typedef union CC_BIF_BX_STRAP1__VI regCC_BIF_BX_STRAP1__VI;
typedef union CC_BIF_EFUSE0__SI regCC_BIF_EFUSE0__SI;
typedef union CC_BIF_EFUSE1__SI regCC_BIF_EFUSE1__SI;
typedef union CC_BIF_EFUSE2__SI regCC_BIF_EFUSE2__SI;
typedef union CC_BIF_ID_STRAPS__CI regCC_BIF_ID_STRAPS__CI;
typedef union CC_BIF_ID_STRAPS__SI regCC_BIF_ID_STRAPS__SI;
typedef union CC_BIF_ROMSTRAP0__SI regCC_BIF_ROMSTRAP0__SI;
typedef union CC_BIF_ROMSTRAP1__SI regCC_BIF_ROMSTRAP1__SI;
typedef union CC_BIF_ROMSTRAP2__SI regCC_BIF_ROMSTRAP2__SI;
typedef union CC_BIF_ROMSTRAP3__SI regCC_BIF_ROMSTRAP3__SI;
typedef union CC_BIF_ROMSTRAP4__SI regCC_BIF_ROMSTRAP4__SI;
typedef union CC_BIF_ROMSTRAP5__SI regCC_BIF_ROMSTRAP5__SI;
typedef union CC_BIF_SECURE_CNTL__CI__VI regCC_BIF_SECURE_CNTL__CI__VI;
typedef union CC_BIF_STRAP0__CI regCC_BIF_STRAP0__CI;
typedef union CC_BIF_STRAP0__VI regCC_BIF_STRAP0__VI;
typedef union CC_BIF_STRAP1__CI regCC_BIF_STRAP1__CI;
typedef union CC_BIF_STRAP1__VI regCC_BIF_STRAP1__VI;
typedef union CC_BIF_STRAP2__CI regCC_BIF_STRAP2__CI;
typedef union CC_BIF_STRAP2__VI regCC_BIF_STRAP2__VI;
typedef union CC_BIF_STRAP3__CI regCC_BIF_STRAP3__CI;
typedef union CC_BIF_STRAP3__VI regCC_BIF_STRAP3__VI;
typedef union CC_BIF_STRAP4__CI regCC_BIF_STRAP4__CI;
typedef union CC_BIF_STRAP4__VI regCC_BIF_STRAP4__VI;
typedef union CC_BIF_STRAP5__CI regCC_BIF_STRAP5__CI;
typedef union CC_BIF_STRAP5__VI regCC_BIF_STRAP5__VI;
typedef union CC_BIF_STRAP6__CI regCC_BIF_STRAP6__CI;
typedef union CC_BIF_STRAP6__VI regCC_BIF_STRAP6__VI;
typedef union CC_BIF_STRAP7__CI regCC_BIF_STRAP7__CI;
typedef union CC_BIF_STRAP7__VI regCC_BIF_STRAP7__VI;
typedef union CC_BIF_STRAP8__CI regCC_BIF_STRAP8__CI;
typedef union CC_BIF_STRAP8__VI regCC_BIF_STRAP8__VI;
typedef union CC_BIF_STRAP9__CI regCC_BIF_STRAP9__CI;
typedef union CC_BIF_STRAP_FUSE0__CI regCC_BIF_STRAP_FUSE0__CI;
typedef union CC_CAC_CMON__CI regCC_CAC_CMON__CI;
typedef union CC_DC_MISC_STRAPS__SI regCC_DC_MISC_STRAPS__SI;
typedef union CC_DRM_ID_STRAPS regCC_DRM_ID_STRAPS;
typedef union CC_GC_EDC_CONFIG__CI__VI regCC_GC_EDC_CONFIG__CI__VI;
typedef union CC_GC_PRIM_CONFIG__CI__VI regCC_GC_PRIM_CONFIG__CI__VI;
typedef union CC_GC_SHADER_ARRAY_CONFIG__CI__VI regCC_GC_SHADER_ARRAY_CONFIG__CI__VI;
typedef union CC_GC_SHADER_ARRAY_CONFIG__SI regCC_GC_SHADER_ARRAY_CONFIG__SI;
typedef union CC_GIO_IOCCFG_FUSES__CI__VI regCC_GIO_IOCCFG_FUSES__CI__VI;
typedef union CC_GIO_IOC_FUSES__CI__VI regCC_GIO_IOC_FUSES__CI__VI;
typedef union CC_GNB_SECURE_SPARE__CI__VI regCC_GNB_SECURE_SPARE__CI__VI;
typedef union CC_MC_MAX_CHANNEL regCC_MC_MAX_CHANNEL;
typedef union CC_PWR_DYN_GF_RM__CI__VI regCC_PWR_DYN_GF_RM__CI__VI;
typedef union CC_PWR_DYN_RM1__CI__VI regCC_PWR_DYN_RM1__CI__VI;
typedef union CC_PWR_DYN_RM__CI__VI regCC_PWR_DYN_RM__CI__VI;
typedef union CC_PWR_GF_RM__CI__VI regCC_PWR_GF_RM__CI__VI;
typedef union CC_PWR_RM0__CI__VI regCC_PWR_RM0__CI__VI;
typedef union CC_PWR_RM1__CI__VI regCC_PWR_RM1__CI__VI;
typedef union CC_RB_BACKEND_DISABLE regCC_RB_BACKEND_DISABLE;
typedef union CC_RB_DAISY_CHAIN regCC_RB_DAISY_CHAIN;
typedef union CC_RB_REDUNDANCY__CI__VI regCC_RB_REDUNDANCY__CI__VI;
typedef union CC_RB_REDUNDANCY__SI regCC_RB_REDUNDANCY__SI;
typedef union CC_RCU_CG_STRAPS__SI regCC_RCU_CG_STRAPS__SI;
typedef union CC_RCU_CMON_STRAPS__SI regCC_RCU_CMON_STRAPS__SI;
typedef union CC_RCU_DC_MISC_STRAPS__SI regCC_RCU_DC_MISC_STRAPS__SI;
typedef union CC_RCU_DC_PIPE_DIS__SI regCC_RCU_DC_PIPE_DIS__SI;
typedef union CC_RCU_DYN_RM2__SI regCC_RCU_DYN_RM2__SI;
typedef union CC_RCU_DYN_RM__SI regCC_RCU_DYN_RM__SI;
typedef union CC_RCU_FUSES__CI regCC_RCU_FUSES__CI;
typedef union CC_RCU_FUSES__VI regCC_RCU_FUSES__VI;
typedef union CC_RCU_ID_STRAPS__SI regCC_RCU_ID_STRAPS__SI;
typedef union CC_RCU_MISC_STRAPS__SI regCC_RCU_MISC_STRAPS__SI;
typedef union CC_RCU_TMON_STRAPS__SI regCC_RCU_TMON_STRAPS__SI;
typedef union CC_SCLK_VID_FUSES__CI__VI regCC_SCLK_VID_FUSES__CI__VI;
typedef union CC_SMU_MISC_FUSES__CI__VI regCC_SMU_MISC_FUSES__CI__VI;
typedef union CC_SMU_TST_EFUSE1_MISC__CI__VI regCC_SMU_TST_EFUSE1_MISC__CI__VI;
typedef union CC_SQC_BANK_DISABLE regCC_SQC_BANK_DISABLE;
typedef union CC_SYS_RB_BACKEND_DISABLE regCC_SYS_RB_BACKEND_DISABLE;
typedef union CC_SYS_RB_REDUNDANCY__SI__CI regCC_SYS_RB_REDUNDANCY__SI__CI;
typedef union CC_SYS_RB_REDUNDANCY__VI regCC_SYS_RB_REDUNDANCY__VI;
typedef union CC_THM_FDO__CI regCC_THM_FDO__CI;
typedef union CC_THM_STRAPS0__CI regCC_THM_STRAPS0__CI;
typedef union CC_THM_STRAPS1__CI regCC_THM_STRAPS1__CI;
typedef union CC_TST_EFUSE0_RM regCC_TST_EFUSE0_RM;
typedef union CC_TST_EFUSE1_MISC regCC_TST_EFUSE1_MISC;
typedef union CC_TST_ID_STRAPS__CI__VI regCC_TST_ID_STRAPS__CI__VI;
typedef union CEC_ADDR__CI__VI regCEC_ADDR__CI__VI;
typedef union CEC_CONTROL__CI__VI regCEC_CONTROL__CI__VI;
typedef union CEC_DATA_LENGTH__CI__VI regCEC_DATA_LENGTH__CI__VI;
typedef union CEC_HPD_CONTROL__CI__VI regCEC_HPD_CONTROL__CI__VI;
typedef union CEC_HPD_TOGGLE_FILT_CONTROL__CI__VI regCEC_HPD_TOGGLE_FILT_CONTROL__CI__VI;
typedef union CEC_INT_EN__CI__VI regCEC_INT_EN__CI__VI;
typedef union CEC_MISC__CI__VI regCEC_MISC__CI__VI;
typedef union CEC_PAD_CNTL__CI__VI regCEC_PAD_CNTL__CI__VI;
typedef union CEC_RX_DATA_0__CI__VI regCEC_RX_DATA_0__CI__VI;
typedef union CEC_RX_DATA_1__CI__VI regCEC_RX_DATA_1__CI__VI;
typedef union CEC_RX_DATA_2__CI__VI regCEC_RX_DATA_2__CI__VI;
typedef union CEC_RX_DATA_3__CI__VI regCEC_RX_DATA_3__CI__VI;
typedef union CEC_SCRATCH_REG_0__CI__VI regCEC_SCRATCH_REG_0__CI__VI;
typedef union CEC_SCRATCH_REG_1__CI__VI regCEC_SCRATCH_REG_1__CI__VI;
typedef union CEC_SCRATCH_REG_2__CI__VI regCEC_SCRATCH_REG_2__CI__VI;
typedef union CEC_SCRATCH_REG_3__CI__VI regCEC_SCRATCH_REG_3__CI__VI;
typedef union CEC_SCRATCH_REG_4__CI__VI regCEC_SCRATCH_REG_4__CI__VI;
typedef union CEC_SCRATCH_REG_5__CI__VI regCEC_SCRATCH_REG_5__CI__VI;
typedef union CEC_STATUS__CI__VI regCEC_STATUS__CI__VI;
typedef union CEC_SW_OPCODE_0__CI__VI regCEC_SW_OPCODE_0__CI__VI;
typedef union CEC_SW_OPCODE_1__CI__VI regCEC_SW_OPCODE_1__CI__VI;
typedef union CEC_TX_DATA_0__CI__VI regCEC_TX_DATA_0__CI__VI;
typedef union CEC_TX_DATA_1__CI__VI regCEC_TX_DATA_1__CI__VI;
typedef union CEC_TX_DATA_2__CI__VI regCEC_TX_DATA_2__CI__VI;
typedef union CEC_TX_DATA_3__CI__VI regCEC_TX_DATA_3__CI__VI;
typedef union CGTS_CU0_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU0_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU0_SP0_CTRL_REG__CI__VI regCGTS_CU0_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU0_SP1_CTRL_REG__CI__VI regCGTS_CU0_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU0_TA_SQC_CTRL_REG__CI__VI regCGTS_CU0_TA_SQC_CTRL_REG__CI__VI;
typedef union CGTS_CU0_TD_TCP_CTRL_REG__CI__VI regCGTS_CU0_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU10_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU10_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU10_SP0_CTRL_REG__CI__VI regCGTS_CU10_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU10_SP1_CTRL_REG__CI__VI regCGTS_CU10_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU10_TA_CTRL_REG__CI__VI regCGTS_CU10_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU10_TD_TCP_CTRL_REG__CI__VI regCGTS_CU10_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU11_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU11_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU11_SP0_CTRL_REG__CI__VI regCGTS_CU11_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU11_SP1_CTRL_REG__CI__VI regCGTS_CU11_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU11_TA_CTRL_REG__CI__VI regCGTS_CU11_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU11_TD_TCP_CTRL_REG__CI__VI regCGTS_CU11_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU12_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU12_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU12_SP0_CTRL_REG__CI__VI regCGTS_CU12_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU12_SP1_CTRL_REG__CI__VI regCGTS_CU12_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU12_TA_SQC_CTRL_REG__CI__VI regCGTS_CU12_TA_SQC_CTRL_REG__CI__VI;
typedef union CGTS_CU12_TD_TCP_CTRL_REG__CI__VI regCGTS_CU12_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU13_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU13_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU13_SP0_CTRL_REG__CI__VI regCGTS_CU13_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU13_SP1_CTRL_REG__CI__VI regCGTS_CU13_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU13_TA_CTRL_REG__CI__VI regCGTS_CU13_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU13_TD_TCP_CTRL_REG__CI__VI regCGTS_CU13_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU14_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU14_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU14_SP0_CTRL_REG__CI__VI regCGTS_CU14_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU14_SP1_CTRL_REG__CI__VI regCGTS_CU14_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU14_TA_CTRL_REG__CI__VI regCGTS_CU14_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU14_TD_TCP_CTRL_REG__CI__VI regCGTS_CU14_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU15_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU15_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU15_SP0_CTRL_REG__CI__VI regCGTS_CU15_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU15_SP1_CTRL_REG__CI__VI regCGTS_CU15_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU15_TA_CTRL_REG__CI__VI regCGTS_CU15_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU15_TD_TCP_CTRL_REG__CI__VI regCGTS_CU15_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU1_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU1_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU1_SP0_CTRL_REG__CI__VI regCGTS_CU1_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU1_SP1_CTRL_REG__CI__VI regCGTS_CU1_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU1_TA_CTRL_REG__CI__VI regCGTS_CU1_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU1_TD_TCP_CTRL_REG__CI__VI regCGTS_CU1_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU2_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU2_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU2_SP0_CTRL_REG__CI__VI regCGTS_CU2_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU2_SP1_CTRL_REG__CI__VI regCGTS_CU2_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU2_TA_CTRL_REG__CI__VI regCGTS_CU2_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU2_TD_TCP_CTRL_REG__CI__VI regCGTS_CU2_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU3_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU3_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU3_SP0_CTRL_REG__CI__VI regCGTS_CU3_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU3_SP1_CTRL_REG__CI__VI regCGTS_CU3_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU3_TA_CTRL_REG__CI__VI regCGTS_CU3_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU3_TD_TCP_CTRL_REG__CI__VI regCGTS_CU3_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU4_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU4_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU4_SP0_CTRL_REG__CI__VI regCGTS_CU4_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU4_SP1_CTRL_REG__CI__VI regCGTS_CU4_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU4_TA_SQC_CTRL_REG__CI__VI regCGTS_CU4_TA_SQC_CTRL_REG__CI__VI;
typedef union CGTS_CU4_TD_TCP_CTRL_REG__CI__VI regCGTS_CU4_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU5_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU5_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU5_SP0_CTRL_REG__CI__VI regCGTS_CU5_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU5_SP1_CTRL_REG__CI__VI regCGTS_CU5_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU5_TA_CTRL_REG__CI__VI regCGTS_CU5_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU5_TD_TCP_CTRL_REG__CI__VI regCGTS_CU5_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU6_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU6_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU6_SP0_CTRL_REG__CI__VI regCGTS_CU6_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU6_SP1_CTRL_REG__CI__VI regCGTS_CU6_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU6_TA_CTRL_REG__CI__VI regCGTS_CU6_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU6_TD_TCP_CTRL_REG__CI__VI regCGTS_CU6_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU7_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU7_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU7_SP0_CTRL_REG__CI__VI regCGTS_CU7_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU7_SP1_CTRL_REG__CI__VI regCGTS_CU7_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU7_TA_CTRL_REG__CI__VI regCGTS_CU7_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU7_TD_TCP_CTRL_REG__CI__VI regCGTS_CU7_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU8_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU8_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU8_SP0_CTRL_REG__CI__VI regCGTS_CU8_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU8_SP1_CTRL_REG__CI__VI regCGTS_CU8_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU8_TA_SQC_CTRL_REG__CI__VI regCGTS_CU8_TA_SQC_CTRL_REG__CI__VI;
typedef union CGTS_CU8_TD_TCP_CTRL_REG__CI__VI regCGTS_CU8_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_CU9_LDS_SQ_CTRL_REG__CI__VI regCGTS_CU9_LDS_SQ_CTRL_REG__CI__VI;
typedef union CGTS_CU9_SP0_CTRL_REG__CI__VI regCGTS_CU9_SP0_CTRL_REG__CI__VI;
typedef union CGTS_CU9_SP1_CTRL_REG__CI__VI regCGTS_CU9_SP1_CTRL_REG__CI__VI;
typedef union CGTS_CU9_TA_CTRL_REG__CI__VI regCGTS_CU9_TA_CTRL_REG__CI__VI;
typedef union CGTS_CU9_TD_TCP_CTRL_REG__CI__VI regCGTS_CU9_TD_TCP_CTRL_REG__CI__VI;
typedef union CGTS_RD_CTRL_REG regCGTS_RD_CTRL_REG;
typedef union CGTS_RD_REG regCGTS_RD_REG;
typedef union CGTS_S0C0_LDS_SQ_CTRL_REG__SI regCGTS_S0C0_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S0C0_SP0_CTRL_REG__SI regCGTS_S0C0_SP0_CTRL_REG__SI;
typedef union CGTS_S0C0_SP1_CTRL_REG__SI regCGTS_S0C0_SP1_CTRL_REG__SI;
typedef union CGTS_S0C0_TA_SQC_CTRL_REG__SI regCGTS_S0C0_TA_SQC_CTRL_REG__SI;
typedef union CGTS_S0C0_TD_TCP_CTRL_REG__SI regCGTS_S0C0_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S0C1_LDS_SQ_CTRL_REG__SI regCGTS_S0C1_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S0C1_SP0_CTRL_REG__SI regCGTS_S0C1_SP0_CTRL_REG__SI;
typedef union CGTS_S0C1_SP1_CTRL_REG__SI regCGTS_S0C1_SP1_CTRL_REG__SI;
typedef union CGTS_S0C1_TA_CTRL_REG__SI regCGTS_S0C1_TA_CTRL_REG__SI;
typedef union CGTS_S0C1_TD_TCP_CTRL_REG__SI regCGTS_S0C1_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S0C2_LDS_SQ_CTRL_REG__SI regCGTS_S0C2_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S0C2_SP0_CTRL_REG__SI regCGTS_S0C2_SP0_CTRL_REG__SI;
typedef union CGTS_S0C2_SP1_CTRL_REG__SI regCGTS_S0C2_SP1_CTRL_REG__SI;
typedef union CGTS_S0C2_TA_CTRL_REG__SI regCGTS_S0C2_TA_CTRL_REG__SI;
typedef union CGTS_S0C2_TD_TCP_CTRL_REG__SI regCGTS_S0C2_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S0C3_LDS_SQ_CTRL_REG__SI regCGTS_S0C3_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S0C3_SP0_CTRL_REG__SI regCGTS_S0C3_SP0_CTRL_REG__SI;
typedef union CGTS_S0C3_SP1_CTRL_REG__SI regCGTS_S0C3_SP1_CTRL_REG__SI;
typedef union CGTS_S0C3_TA_CTRL_REG__SI regCGTS_S0C3_TA_CTRL_REG__SI;
typedef union CGTS_S0C3_TD_TCP_CTRL_REG__SI regCGTS_S0C3_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S0C4_LDS_SQ_CTRL_REG__SI regCGTS_S0C4_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S0C4_SP0_CTRL_REG__SI regCGTS_S0C4_SP0_CTRL_REG__SI;
typedef union CGTS_S0C4_SP1_CTRL_REG__SI regCGTS_S0C4_SP1_CTRL_REG__SI;
typedef union CGTS_S0C4_TA_SQC_CTRL_REG__SI regCGTS_S0C4_TA_SQC_CTRL_REG__SI;
typedef union CGTS_S0C4_TD_TCP_CTRL_REG__SI regCGTS_S0C4_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S0C5_LDS_SQ_CTRL_REG__SI regCGTS_S0C5_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S0C5_SP0_CTRL_REG__SI regCGTS_S0C5_SP0_CTRL_REG__SI;
typedef union CGTS_S0C5_SP1_CTRL_REG__SI regCGTS_S0C5_SP1_CTRL_REG__SI;
typedef union CGTS_S0C5_TA_CTRL_REG__SI regCGTS_S0C5_TA_CTRL_REG__SI;
typedef union CGTS_S0C5_TD_TCP_CTRL_REG__SI regCGTS_S0C5_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S0C6_LDS_SQ_CTRL_REG__SI regCGTS_S0C6_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S0C6_SP0_CTRL_REG__SI regCGTS_S0C6_SP0_CTRL_REG__SI;
typedef union CGTS_S0C6_SP1_CTRL_REG__SI regCGTS_S0C6_SP1_CTRL_REG__SI;
typedef union CGTS_S0C6_TA_CTRL_REG__SI regCGTS_S0C6_TA_CTRL_REG__SI;
typedef union CGTS_S0C6_TD_TCP_CTRL_REG__SI regCGTS_S0C6_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S0C7_LDS_SQ_CTRL_REG__SI regCGTS_S0C7_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S0C7_SP0_CTRL_REG__SI regCGTS_S0C7_SP0_CTRL_REG__SI;
typedef union CGTS_S0C7_SP1_CTRL_REG__SI regCGTS_S0C7_SP1_CTRL_REG__SI;
typedef union CGTS_S0C7_TA_CTRL_REG__SI regCGTS_S0C7_TA_CTRL_REG__SI;
typedef union CGTS_S0C7_TD_TCP_CTRL_REG__SI regCGTS_S0C7_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S1C0_LDS_SQ_CTRL_REG__SI regCGTS_S1C0_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S1C0_SP0_CTRL_REG__SI regCGTS_S1C0_SP0_CTRL_REG__SI;
typedef union CGTS_S1C0_SP1_CTRL_REG__SI regCGTS_S1C0_SP1_CTRL_REG__SI;
typedef union CGTS_S1C0_TA_SQC_CTRL_REG__SI regCGTS_S1C0_TA_SQC_CTRL_REG__SI;
typedef union CGTS_S1C0_TD_TCP_CTRL_REG__SI regCGTS_S1C0_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S1C1_LDS_SQ_CTRL_REG__SI regCGTS_S1C1_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S1C1_SP0_CTRL_REG__SI regCGTS_S1C1_SP0_CTRL_REG__SI;
typedef union CGTS_S1C1_SP1_CTRL_REG__SI regCGTS_S1C1_SP1_CTRL_REG__SI;
typedef union CGTS_S1C1_TA_CTRL_REG__SI regCGTS_S1C1_TA_CTRL_REG__SI;
typedef union CGTS_S1C1_TD_TCP_CTRL_REG__SI regCGTS_S1C1_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S1C2_LDS_SQ_CTRL_REG__SI regCGTS_S1C2_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S1C2_SP0_CTRL_REG__SI regCGTS_S1C2_SP0_CTRL_REG__SI;
typedef union CGTS_S1C2_SP1_CTRL_REG__SI regCGTS_S1C2_SP1_CTRL_REG__SI;
typedef union CGTS_S1C2_TA_CTRL_REG__SI regCGTS_S1C2_TA_CTRL_REG__SI;
typedef union CGTS_S1C2_TD_TCP_CTRL_REG__SI regCGTS_S1C2_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S1C3_LDS_SQ_CTRL_REG__SI regCGTS_S1C3_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S1C3_SP0_CTRL_REG__SI regCGTS_S1C3_SP0_CTRL_REG__SI;
typedef union CGTS_S1C3_SP1_CTRL_REG__SI regCGTS_S1C3_SP1_CTRL_REG__SI;
typedef union CGTS_S1C3_TA_CTRL_REG__SI regCGTS_S1C3_TA_CTRL_REG__SI;
typedef union CGTS_S1C3_TD_TCP_CTRL_REG__SI regCGTS_S1C3_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S1C4_LDS_SQ_CTRL_REG__SI regCGTS_S1C4_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S1C4_SP0_CTRL_REG__SI regCGTS_S1C4_SP0_CTRL_REG__SI;
typedef union CGTS_S1C4_SP1_CTRL_REG__SI regCGTS_S1C4_SP1_CTRL_REG__SI;
typedef union CGTS_S1C4_TA_SQC_CTRL_REG__SI regCGTS_S1C4_TA_SQC_CTRL_REG__SI;
typedef union CGTS_S1C4_TD_TCP_CTRL_REG__SI regCGTS_S1C4_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S1C5_LDS_SQ_CTRL_REG__SI regCGTS_S1C5_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S1C5_SP0_CTRL_REG__SI regCGTS_S1C5_SP0_CTRL_REG__SI;
typedef union CGTS_S1C5_SP1_CTRL_REG__SI regCGTS_S1C5_SP1_CTRL_REG__SI;
typedef union CGTS_S1C5_TA_CTRL_REG__SI regCGTS_S1C5_TA_CTRL_REG__SI;
typedef union CGTS_S1C5_TD_TCP_CTRL_REG__SI regCGTS_S1C5_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S1C6_LDS_SQ_CTRL_REG__SI regCGTS_S1C6_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S1C6_SP0_CTRL_REG__SI regCGTS_S1C6_SP0_CTRL_REG__SI;
typedef union CGTS_S1C6_SP1_CTRL_REG__SI regCGTS_S1C6_SP1_CTRL_REG__SI;
typedef union CGTS_S1C6_TA_CTRL_REG__SI regCGTS_S1C6_TA_CTRL_REG__SI;
typedef union CGTS_S1C6_TD_TCP_CTRL_REG__SI regCGTS_S1C6_TD_TCP_CTRL_REG__SI;
typedef union CGTS_S1C7_LDS_SQ_CTRL_REG__SI regCGTS_S1C7_LDS_SQ_CTRL_REG__SI;
typedef union CGTS_S1C7_SP0_CTRL_REG__SI regCGTS_S1C7_SP0_CTRL_REG__SI;
typedef union CGTS_S1C7_SP1_CTRL_REG__SI regCGTS_S1C7_SP1_CTRL_REG__SI;
typedef union CGTS_S1C7_TA_CTRL_REG__SI regCGTS_S1C7_TA_CTRL_REG__SI;
typedef union CGTS_S1C7_TD_TCP_CTRL_REG__SI regCGTS_S1C7_TD_TCP_CTRL_REG__SI;
typedef union CGTS_SM_CTRL_REG regCGTS_SM_CTRL_REG;
typedef union CGTS_TCC_DISABLE regCGTS_TCC_DISABLE;
typedef union CGTS_USER_TCC_DISABLE regCGTS_USER_TCC_DISABLE;
typedef union CGTT_BCI_CLK_CTRL regCGTT_BCI_CLK_CTRL;
typedef union CGTT_BIF_CLK_CTRL0__SI regCGTT_BIF_CLK_CTRL0__SI;
typedef union CGTT_CPC_CLK_CTRL__CI__VI regCGTT_CPC_CLK_CTRL__CI__VI;
typedef union CGTT_CPF_CLK_CTRL__CI__VI regCGTT_CPF_CLK_CTRL__CI__VI;
typedef union CGTT_CP_CLK_CTRL regCGTT_CP_CLK_CTRL;
typedef union CGTT_DRM_CLK_CTRL0 regCGTT_DRM_CLK_CTRL0;
typedef union CGTT_GDS_CLK_CTRL regCGTT_GDS_CLK_CTRL;
typedef union CGTT_IA_CLK_CTRL__CI__VI regCGTT_IA_CLK_CTRL__CI__VI;
typedef union CGTT_IA_CLK_CTRL__SI regCGTT_IA_CLK_CTRL__SI;
typedef union CGTT_PA_CLK_CTRL regCGTT_PA_CLK_CTRL;
typedef union CGTT_PC_CLK_CTRL regCGTT_PC_CLK_CTRL;
typedef union CGTT_RLC_CLK_CTRL regCGTT_RLC_CLK_CTRL;
typedef union CGTT_ROM_CLK_CTRL0 regCGTT_ROM_CLK_CTRL0;
typedef union CGTT_SC_CLK_CTRL regCGTT_SC_CLK_CTRL;
typedef union CGTT_SPI_CLK_CTRL regCGTT_SPI_CLK_CTRL;
typedef union CGTT_SQG_CLK_CTRL regCGTT_SQG_CLK_CTRL;
typedef union CGTT_SQ_CLK_CTRL regCGTT_SQ_CLK_CTRL;
typedef union CGTT_SX_CLK_CTRL0 regCGTT_SX_CLK_CTRL0;
typedef union CGTT_SX_CLK_CTRL1__SI__CI regCGTT_SX_CLK_CTRL1__SI__CI;
typedef union CGTT_SX_CLK_CTRL1__VI regCGTT_SX_CLK_CTRL1__VI;
typedef union CGTT_SX_CLK_CTRL2__SI__CI regCGTT_SX_CLK_CTRL2__SI__CI;
typedef union CGTT_SX_CLK_CTRL2__VI regCGTT_SX_CLK_CTRL2__VI;
typedef union CGTT_SX_CLK_CTRL3__SI__CI regCGTT_SX_CLK_CTRL3__SI__CI;
typedef union CGTT_SX_CLK_CTRL3__VI regCGTT_SX_CLK_CTRL3__VI;
typedef union CGTT_SX_CLK_CTRL4__SI__CI regCGTT_SX_CLK_CTRL4__SI__CI;
typedef union CGTT_SX_CLK_CTRL4__VI regCGTT_SX_CLK_CTRL4__VI;
typedef union CGTT_TCI_CLK_CTRL regCGTT_TCI_CLK_CTRL;
typedef union CGTT_TCP_CLK_CTRL regCGTT_TCP_CLK_CTRL;
typedef union CGTT_VGT_CLK_CTRL__SI__CI regCGTT_VGT_CLK_CTRL__SI__CI;
typedef union CGTT_VGT_CLK_CTRL__VI regCGTT_VGT_CLK_CTRL__VI;
typedef union CGTT_WD_CLK_CTRL__CI regCGTT_WD_CLK_CTRL__CI;
typedef union CGTT_WD_CLK_CTRL__VI regCGTT_WD_CLK_CTRL__VI;
typedef union CG_ACLK_CNTL__CI__VI regCG_ACLK_CNTL__CI__VI;
typedef union CG_ACLK_STATUS__CI__VI regCG_ACLK_STATUS__CI__VI;
typedef union CG_ACPI_CNTL__CI__VI regCG_ACPI_CNTL__CI__VI;
typedef union CG_AM_0_BUSY_CNT__CI__VI regCG_AM_0_BUSY_CNT__CI__VI;
typedef union CG_AM_1_BUSY_CNT__CI__VI regCG_AM_1_BUSY_CNT__CI__VI;
typedef union CG_AM_2_BUSY_CNT__CI__VI regCG_AM_2_BUSY_CNT__CI__VI;
typedef union CG_AM_3_BUSY_CNT__CI__VI regCG_AM_3_BUSY_CNT__CI__VI;
typedef union CG_AM_4_BUSY_CNT__CI__VI regCG_AM_4_BUSY_CNT__CI__VI;
typedef union CG_AM_5_BUSY_CNT__CI__VI regCG_AM_5_BUSY_CNT__CI__VI;
typedef union CG_AM_6_BUSY_CNT__CI__VI regCG_AM_6_BUSY_CNT__CI__VI;
typedef union CG_AM_7_BUSY_CNT__CI__VI regCG_AM_7_BUSY_CNT__CI__VI;
typedef union CG_AM_CNTL__CI__VI regCG_AM_CNTL__CI__VI;
typedef union CG_AM_SATURATION_LIMIT__CI__VI regCG_AM_SATURATION_LIMIT__CI__VI;
typedef union CG_AM_SCLK_CNT__CI__VI regCG_AM_SCLK_CNT__CI__VI;
typedef union CG_AZ_REQ_AND_RSP regCG_AZ_REQ_AND_RSP;
typedef union CG_AZ_STATUS__CI__VI regCG_AZ_STATUS__CI__VI;
typedef union CG_BIF_REQ_AND_RSP regCG_BIF_REQ_AND_RSP;
typedef union CG_BUSY_SAMPLING_PARAMETERS__SI regCG_BUSY_SAMPLING_PARAMETERS__SI;
typedef union CG_CAC_CTRL_2__CI regCG_CAC_CTRL_2__CI;
typedef union CG_CAC_CTRL__CI regCG_CAC_CTRL__CI;
typedef union CG_CAC_CTRL__SI regCG_CAC_CTRL__SI;
typedef union CG_CGLS_TILE_0__SI regCG_CGLS_TILE_0__SI;
typedef union CG_CGTT_LOCAL_0__SI regCG_CGTT_LOCAL_0__SI;
typedef union CG_CGTT_LOCAL_1__SI regCG_CGTT_LOCAL_1__SI;
typedef union CG_CGTT_OVERRIDE_0__CI__VI regCG_CGTT_OVERRIDE_0__CI__VI;
typedef union CG_CGTT_OVERRIDE_1__CI__VI regCG_CGTT_OVERRIDE_1__CI__VI;
typedef union CG_CHRONO_31_0 regCG_CHRONO_31_0;
typedef union CG_CHRONO_63_32 regCG_CHRONO_63_32;
typedef union CG_CLIENT_HS_CNTL__CI__VI regCG_CLIENT_HS_CNTL__CI__VI;
typedef union CG_CLKPIN_CNTL_2__CI__VI regCG_CLKPIN_CNTL_2__CI__VI;
typedef union CG_CLKPIN_CNTL__CI__VI regCG_CLKPIN_CNTL__CI__VI;
typedef union CG_CLKPIN_CNTL__SI regCG_CLKPIN_CNTL__SI;
typedef union CG_CLK_DIVIDER_STATUS_0__CI__VI regCG_CLK_DIVIDER_STATUS_0__CI__VI;
typedef union CG_CLK_DIVIDER_STATUS_1__CI__VI regCG_CLK_DIVIDER_STATUS_1__CI__VI;
typedef union CG_DCLK_CNTL__CI__VI regCG_DCLK_CNTL__CI__VI;
typedef union CG_DCLK_STATUS__CI__VI regCG_DCLK_STATUS__CI__VI;
typedef union CG_DC_REQ_AND_RSP__SI regCG_DC_REQ_AND_RSP__SI;
typedef union CG_DISPLAY_GAP_CNTL2__CI__VI regCG_DISPLAY_GAP_CNTL2__CI__VI;
typedef union CG_DISPLAY_GAP_CNTL__CI__VI regCG_DISPLAY_GAP_CNTL__CI__VI;
typedef union CG_DISPLAY_GAP_CNTL__SI regCG_DISPLAY_GAP_CNTL__SI;
typedef union CG_DISPLAY_GAP_COUNTER__CI regCG_DISPLAY_GAP_COUNTER__CI;
typedef union CG_ECLK_CNTL__CI__VI regCG_ECLK_CNTL__CI__VI;
typedef union CG_ECLK_OVERCLOCKING_ATTEMPTS__CI__VI regCG_ECLK_OVERCLOCKING_ATTEMPTS__CI__VI;
typedef union CG_ECLK_STATUS__CI__VI regCG_ECLK_STATUS__CI__VI;
typedef union CG_EVCLK_CNTL__CI__VI regCG_EVCLK_CNTL__CI__VI;
typedef union CG_EVCLK_STATUS__CI__VI regCG_EVCLK_STATUS__CI__VI;
typedef union CG_FDO_CTRL0__SI__CI regCG_FDO_CTRL0__SI__CI;
typedef union CG_FDO_CTRL1__SI__CI regCG_FDO_CTRL1__SI__CI;
typedef union CG_FDO_CTRL2__SI__CI regCG_FDO_CTRL2__SI__CI;
typedef union CG_FIR_FILTER_COEFF_TAP_0__SI regCG_FIR_FILTER_COEFF_TAP_0__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_10__SI regCG_FIR_FILTER_COEFF_TAP_10__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_11__SI regCG_FIR_FILTER_COEFF_TAP_11__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_12__SI regCG_FIR_FILTER_COEFF_TAP_12__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_13__SI regCG_FIR_FILTER_COEFF_TAP_13__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_14__SI regCG_FIR_FILTER_COEFF_TAP_14__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_1__SI regCG_FIR_FILTER_COEFF_TAP_1__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_2__SI regCG_FIR_FILTER_COEFF_TAP_2__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_3__SI regCG_FIR_FILTER_COEFF_TAP_3__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_4__SI regCG_FIR_FILTER_COEFF_TAP_4__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_5__SI regCG_FIR_FILTER_COEFF_TAP_5__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_6__SI regCG_FIR_FILTER_COEFF_TAP_6__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_7__SI regCG_FIR_FILTER_COEFF_TAP_7__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_8__SI regCG_FIR_FILTER_COEFF_TAP_8__SI;
typedef union CG_FIR_FILTER_COEFF_TAP_9__SI regCG_FIR_FILTER_COEFF_TAP_9__SI;
typedef union CG_FPS_CNT__CI regCG_FPS_CNT__CI;
typedef union CG_FPS_CNT__VI regCG_FPS_CNT__VI;
typedef union CG_FREQ_TRAN_VOTING_0__CI__VI regCG_FREQ_TRAN_VOTING_0__CI__VI;
typedef union CG_FREQ_TRAN_VOTING_1__CI__VI regCG_FREQ_TRAN_VOTING_1__CI__VI;
typedef union CG_FREQ_TRAN_VOTING_2__CI__VI regCG_FREQ_TRAN_VOTING_2__CI__VI;
typedef union CG_FREQ_TRAN_VOTING_3__CI__VI regCG_FREQ_TRAN_VOTING_3__CI__VI;
typedef union CG_FREQ_TRAN_VOTING_4__CI__VI regCG_FREQ_TRAN_VOTING_4__CI__VI;
typedef union CG_FREQ_TRAN_VOTING_5__CI__VI regCG_FREQ_TRAN_VOTING_5__CI__VI;
typedef union CG_FREQ_TRAN_VOTING_6__CI__VI regCG_FREQ_TRAN_VOTING_6__CI__VI;
typedef union CG_FREQ_TRAN_VOTING_7__CI__VI regCG_FREQ_TRAN_VOTING_7__CI__VI;
typedef union CG_FREQ_TRAN_VOTING__SI regCG_FREQ_TRAN_VOTING__SI;
typedef union CG_GFXCLK_ON_OFF_RAMP__SI regCG_GFXCLK_ON_OFF_RAMP__SI;
typedef union CG_GFX_IDLE_THRESHOLDS__SI regCG_GFX_IDLE_THRESHOLDS__SI;
typedef union CG_IND_ADDR__SI regCG_IND_ADDR__SI;
typedef union CG_IND_DATA__SI regCG_IND_DATA__SI;
typedef union CG_INTERRUPT_STATUS regCG_INTERRUPT_STATUS;
typedef union CG_LCLK_CNTL__CI__VI regCG_LCLK_CNTL__CI__VI;
typedef union CG_LCLK_STATUS__CI__VI regCG_LCLK_STATUS__CI__VI;
typedef union CG_MISC_REG regCG_MISC_REG;
typedef union CG_MISC_REG_2 regCG_MISC_REG_2;
typedef union CG_MULT_THERMAL_CTRL__SI__CI regCG_MULT_THERMAL_CTRL__SI__CI;
typedef union CG_MULT_THERMAL_STATUS__SI__CI regCG_MULT_THERMAL_STATUS__SI__CI;
typedef union CG_PROG_CNTR_STATUS_REG__SI regCG_PROG_CNTR_STATUS_REG__SI;
typedef union CG_PROG_CNTR__SI regCG_PROG_CNTR__SI;
typedef union CG_SAMCLK_CNTL__CI__VI regCG_SAMCLK_CNTL__CI__VI;
typedef union CG_SAMCLK_OVERCLOCKING_ATTEMPTS__CI__VI regCG_SAMCLK_OVERCLOCKING_ATTEMPTS__CI__VI;
typedef union CG_SAMCLK_STATUS__CI__VI regCG_SAMCLK_STATUS__CI__VI;
typedef union CG_SCLK_CNTL__CI__VI regCG_SCLK_CNTL__CI__VI;
typedef union CG_SCLK_LCLK_OVERCLOCKING_ATTEMPTS__CI__VI
    regCG_SCLK_LCLK_OVERCLOCKING_ATTEMPTS__CI__VI;
typedef union CG_SCLK_STATUS__CI__VI regCG_SCLK_STATUS__CI__VI;
typedef union CG_SPLL_AUTOSCALE_CNTL__SI regCG_SPLL_AUTOSCALE_CNTL__SI;
typedef union CG_SPLL_AUTOSCALE_STATUS__SI regCG_SPLL_AUTOSCALE_STATUS__SI;
typedef union CG_SPLL_FUNC_CNTL__SI__CI regCG_SPLL_FUNC_CNTL__SI__CI;
typedef union CG_SPLL_FUNC_CNTL__VI regCG_SPLL_FUNC_CNTL__VI;
typedef union CG_SPLL_FUNC_CNTL_2 regCG_SPLL_FUNC_CNTL_2;
typedef union CG_SPLL_FUNC_CNTL_3 regCG_SPLL_FUNC_CNTL_3;
typedef union CG_SPLL_FUNC_CNTL_4__SI__CI regCG_SPLL_FUNC_CNTL_4__SI__CI;
typedef union CG_SPLL_FUNC_CNTL_4__VI regCG_SPLL_FUNC_CNTL_4__VI;
typedef union CG_SPLL_FUNC_CNTL_5__SI__CI regCG_SPLL_FUNC_CNTL_5__SI__CI;
typedef union CG_SPLL_FUNC_CNTL_5__VI regCG_SPLL_FUNC_CNTL_5__VI;
typedef union CG_SPLL_FUNC_CNTL_6__CI__VI regCG_SPLL_FUNC_CNTL_6__CI__VI;
typedef union CG_SPLL_SPREAD_SPECTRUM regCG_SPLL_SPREAD_SPECTRUM;
typedef union CG_SPLL_SPREAD_SPECTRUM_2 regCG_SPLL_SPREAD_SPECTRUM_2;
typedef union CG_SPLL_STATUS regCG_SPLL_STATUS;
typedef union CG_SPMICLK_CNTL__CI__VI regCG_SPMICLK_CNTL__CI__VI;
typedef union CG_STATIC_SCREEN_CTRL__CI__VI regCG_STATIC_SCREEN_CTRL__CI__VI;
typedef union CG_STATIC_SCREEN_PARAMETER regCG_STATIC_SCREEN_PARAMETER;
typedef union CG_SW_INT_CTXID__SI regCG_SW_INT_CTXID__SI;
typedef union CG_SW_INT__SI regCG_SW_INT__SI;
typedef union CG_TACH_CTRL__SI__CI regCG_TACH_CTRL__SI__CI;
typedef union CG_TACH_STATUS__SI__CI regCG_TACH_STATUS__SI__CI;
typedef union CG_TARG_REF_CLK_CNTL__CI__VI regCG_TARG_REF_CLK_CNTL__CI__VI;
typedef union CG_THERMAL_CTRL__SI__CI regCG_THERMAL_CTRL__SI__CI;
typedef union CG_THERMAL_INT__SI__CI regCG_THERMAL_INT__SI__CI;
typedef union CG_THERMAL_INT_CTRL__CI__VI regCG_THERMAL_INT_CTRL__CI__VI;
typedef union CG_THERMAL_INT_ENA__CI__VI regCG_THERMAL_INT_ENA__CI__VI;
typedef union CG_THERMAL_INT_STATUS__CI__VI regCG_THERMAL_INT_STATUS__CI__VI;
typedef union CG_THERMAL_RANGE__SI__CI regCG_THERMAL_RANGE__SI__CI;
typedef union CG_THERMAL_STATUS__SI__CI regCG_THERMAL_STATUS__SI__CI;
typedef union CG_TIMESTAMP_HIGH__SI regCG_TIMESTAMP_HIGH__SI;
typedef union CG_TIMESTAMP_LOW__SI regCG_TIMESTAMP_LOW__SI;
typedef union CG_ULV_CONTROL__CI__VI regCG_ULV_CONTROL__CI__VI;
typedef union CG_ULV_CONTROL__SI regCG_ULV_CONTROL__SI;
typedef union CG_ULV_PARAMETER regCG_ULV_PARAMETER;
typedef union CG_ULV_VOTING__CI regCG_ULV_VOTING__CI;
typedef union CG_ULV_VOTING__VI regCG_ULV_VOTING__VI;
typedef union CG_UPLL_FUNC_CNTL_2__SI regCG_UPLL_FUNC_CNTL_2__SI;
typedef union CG_UPLL_FUNC_CNTL_3__SI regCG_UPLL_FUNC_CNTL_3__SI;
typedef union CG_UPLL_FUNC_CNTL_4__SI regCG_UPLL_FUNC_CNTL_4__SI;
typedef union CG_UPLL_FUNC_CNTL_5__SI regCG_UPLL_FUNC_CNTL_5__SI;
typedef union CG_UPLL_FUNC_CNTL__SI regCG_UPLL_FUNC_CNTL__SI;
typedef union CG_UPLL_SPREAD_SPECTRUM_2__SI regCG_UPLL_SPREAD_SPECTRUM_2__SI;
typedef union CG_UPLL_SPREAD_SPECTRUM__SI regCG_UPLL_SPREAD_SPECTRUM__SI;
typedef union CG_UPLL_STATUS__SI regCG_UPLL_STATUS__SI;
typedef union CG_VCEPLL_FUNC_CNTL_2__SI regCG_VCEPLL_FUNC_CNTL_2__SI;
typedef union CG_VCEPLL_FUNC_CNTL_3__SI regCG_VCEPLL_FUNC_CNTL_3__SI;
typedef union CG_VCEPLL_FUNC_CNTL_4__SI regCG_VCEPLL_FUNC_CNTL_4__SI;
typedef union CG_VCEPLL_FUNC_CNTL_5__SI regCG_VCEPLL_FUNC_CNTL_5__SI;
typedef union CG_VCEPLL_FUNC_CNTL__SI regCG_VCEPLL_FUNC_CNTL__SI;
typedef union CG_VCEPLL_SPREAD_SPECTRUM_2__SI regCG_VCEPLL_SPREAD_SPECTRUM_2__SI;
typedef union CG_VCEPLL_SPREAD_SPECTRUM__SI regCG_VCEPLL_SPREAD_SPECTRUM__SI;
typedef union CG_VCEPLL_STATUS__SI regCG_VCEPLL_STATUS__SI;
typedef union CG_VCLK_CNTL__CI__VI regCG_VCLK_CNTL__CI__VI;
typedef union CG_VCLK_DCLK_OVERCLOCKING_ATTEMPTS__CI__VI
    regCG_VCLK_DCLK_OVERCLOCKING_ATTEMPTS__CI__VI;
typedef union CG_VCLK_STATUS__CI__VI regCG_VCLK_STATUS__CI__VI;
typedef union CG_WRM_RST_CNTL__CI__VI regCG_WRM_RST_CNTL__CI__VI;
typedef union CHROMA_BOT_ADDR__SI regCHROMA_BOT_ADDR__SI;
typedef union CHROMA_TOP_ADDR__SI regCHROMA_TOP_ADDR__SI;
typedef union CHUB_ATC_PERFCOUNTER0_CFG__CI__VI regCHUB_ATC_PERFCOUNTER0_CFG__CI__VI;
typedef union CHUB_ATC_PERFCOUNTER1_CFG__CI__VI regCHUB_ATC_PERFCOUNTER1_CFG__CI__VI;
typedef union CHUB_ATC_PERFCOUNTER_HI__CI__VI regCHUB_ATC_PERFCOUNTER_HI__CI__VI;
typedef union CHUB_ATC_PERFCOUNTER_LO__CI__VI regCHUB_ATC_PERFCOUNTER_LO__CI__VI;
typedef union CHUB_ATC_PERFCOUNTER_RSLT_CNTL__CI__VI regCHUB_ATC_PERFCOUNTER_RSLT_CNTL__CI__VI;
typedef union CLIENT0_BM regCLIENT0_BM;
typedef union CLIENT0_CD0 regCLIENT0_CD0;
typedef union CLIENT0_CD1 regCLIENT0_CD1;
typedef union CLIENT0_CD2 regCLIENT0_CD2;
typedef union CLIENT0_CD3 regCLIENT0_CD3;
typedef union CLIENT0_CK0 regCLIENT0_CK0;
typedef union CLIENT0_CK1 regCLIENT0_CK1;
typedef union CLIENT0_CK2 regCLIENT0_CK2;
typedef union CLIENT0_CK3 regCLIENT0_CK3;
typedef union CLIENT0_K0 regCLIENT0_K0;
typedef union CLIENT0_K1 regCLIENT0_K1;
typedef union CLIENT0_K2 regCLIENT0_K2;
typedef union CLIENT0_K3 regCLIENT0_K3;
typedef union CLIENT0_OFFSET regCLIENT0_OFFSET;
typedef union CLIENT0_STATUS regCLIENT0_STATUS;
typedef union CLIENT1_BM regCLIENT1_BM;
typedef union CLIENT1_CD0 regCLIENT1_CD0;
typedef union CLIENT1_CD1 regCLIENT1_CD1;
typedef union CLIENT1_CD2 regCLIENT1_CD2;
typedef union CLIENT1_CD3 regCLIENT1_CD3;
typedef union CLIENT1_CK0 regCLIENT1_CK0;
typedef union CLIENT1_CK1 regCLIENT1_CK1;
typedef union CLIENT1_CK2 regCLIENT1_CK2;
typedef union CLIENT1_CK3 regCLIENT1_CK3;
typedef union CLIENT1_K0 regCLIENT1_K0;
typedef union CLIENT1_K1 regCLIENT1_K1;
typedef union CLIENT1_K2 regCLIENT1_K2;
typedef union CLIENT1_K3 regCLIENT1_K3;
typedef union CLIENT1_OFFSET regCLIENT1_OFFSET;
typedef union CLIENT1_PORT_STATUS regCLIENT1_PORT_STATUS;
typedef union CLIENT2_BM regCLIENT2_BM;
typedef union CLIENT2_CD0 regCLIENT2_CD0;
typedef union CLIENT2_CD1 regCLIENT2_CD1;
typedef union CLIENT2_CD2 regCLIENT2_CD2;
typedef union CLIENT2_CD3 regCLIENT2_CD3;
typedef union CLIENT2_CK0 regCLIENT2_CK0;
typedef union CLIENT2_CK1 regCLIENT2_CK1;
typedef union CLIENT2_CK2 regCLIENT2_CK2;
typedef union CLIENT2_CK3 regCLIENT2_CK3;
typedef union CLIENT2_K0 regCLIENT2_K0;
typedef union CLIENT2_K1 regCLIENT2_K1;
typedef union CLIENT2_K2 regCLIENT2_K2;
typedef union CLIENT2_K3 regCLIENT2_K3;
typedef union CLIENT2_OFFSET regCLIENT2_OFFSET;
typedef union CLIENT2_STATUS regCLIENT2_STATUS;
typedef union CLIPPER_DEBUG_REG00 regCLIPPER_DEBUG_REG00;
typedef union CLIPPER_DEBUG_REG01 regCLIPPER_DEBUG_REG01;
typedef union CLIPPER_DEBUG_REG02 regCLIPPER_DEBUG_REG02;
typedef union CLIPPER_DEBUG_REG03 regCLIPPER_DEBUG_REG03;
typedef union CLIPPER_DEBUG_REG04 regCLIPPER_DEBUG_REG04;
typedef union CLIPPER_DEBUG_REG05 regCLIPPER_DEBUG_REG05;
typedef union CLIPPER_DEBUG_REG06 regCLIPPER_DEBUG_REG06;
typedef union CLIPPER_DEBUG_REG07 regCLIPPER_DEBUG_REG07;
typedef union CLIPPER_DEBUG_REG08 regCLIPPER_DEBUG_REG08;
typedef union CLIPPER_DEBUG_REG09 regCLIPPER_DEBUG_REG09;
typedef union CLIPPER_DEBUG_REG10 regCLIPPER_DEBUG_REG10;
typedef union CLIPPER_DEBUG_REG11 regCLIPPER_DEBUG_REG11;
typedef union CLIPPER_DEBUG_REG12 regCLIPPER_DEBUG_REG12;
typedef union CLIPPER_DEBUG_REG13 regCLIPPER_DEBUG_REG13;
typedef union CLIPPER_DEBUG_REG14 regCLIPPER_DEBUG_REG14;
typedef union CLIPPER_DEBUG_REG15 regCLIPPER_DEBUG_REG15;
typedef union CLIPPER_DEBUG_REG16 regCLIPPER_DEBUG_REG16;
typedef union CLIPPER_DEBUG_REG17 regCLIPPER_DEBUG_REG17;
typedef union CLIPPER_DEBUG_REG18 regCLIPPER_DEBUG_REG18;
typedef union CLIPPER_DEBUG_REG19 regCLIPPER_DEBUG_REG19;
typedef union CLKREQB_PAD_CNTL__CI__VI regCLKREQB_PAD_CNTL__CI__VI;
typedef union CLOCK_POWER_CONTROL_5__CI__VI regCLOCK_POWER_CONTROL_5__CI__VI;
typedef union CMON_REGION_LOWER__SI__CI regCMON_REGION_LOWER__SI__CI;
typedef union CMON_REGION_UPPER__SI__CI regCMON_REGION_UPPER__SI__CI;
typedef union CMON_REG__SI regCMON_REG__SI;
typedef union CM_ARB_READ_CTL__SI regCM_ARB_READ_CTL__SI;
typedef union CM_ARB_WRITE_CTL__SI regCM_ARB_WRITE_CTL__SI;
typedef union CM_BITPLANE_MODE__SI regCM_BITPLANE_MODE__SI;
typedef union CM_BLK_STAT__SI regCM_BLK_STAT__SI;
typedef union CM_BUF_EMPTY__SI regCM_BUF_EMPTY__SI;
typedef union CM_COLOC_ADR__SI regCM_COLOC_ADR__SI;
typedef union CM_COLOC_LOC__SI regCM_COLOC_LOC__SI;
typedef union CM_COLOC_SCAN_INFO__SI regCM_COLOC_SCAN_INFO__SI;
typedef union CM_COLOC_STAT__SI regCM_COLOC_STAT__SI;
typedef union CM_CTL__SI regCM_CTL__SI;
typedef union CM_CTXT_ADR__SI regCM_CTXT_ADR__SI;
typedef union CM_CTXT_FMO_MBNR__SI regCM_CTXT_FMO_MBNR__SI;
typedef union CM_CTXT_TOP_FMO__SI regCM_CTXT_TOP_FMO__SI;
typedef union CM_CTXT_TOP_PREFETCH__SI regCM_CTXT_TOP_PREFETCH__SI;
typedef union CM_CURRENT_STAT__SI regCM_CURRENT_STAT__SI;
typedef union CM_DEBUG_INT_STAT__SI regCM_DEBUG_INT_STAT__SI;
typedef union CM_FW_ADR__SI regCM_FW_ADR__SI;
typedef union CM_FW_CTL__SI regCM_FW_CTL__SI;
typedef union CM_FW_LOWER_DAT__SI regCM_FW_LOWER_DAT__SI;
typedef union CM_FW_UPPER_DAT__SI regCM_FW_UPPER_DAT__SI;
typedef union CM_HW_DEBUG__SI regCM_HW_DEBUG__SI;
typedef union CM_INIT_TOP_BUF_NUM__SI regCM_INIT_TOP_BUF_NUM__SI;
typedef union CM_INT_EN__SI regCM_INT_EN__SI;
typedef union CM_INT_STAT__SI regCM_INT_STAT__SI;
typedef union CM_LMA_ADR__SI regCM_LMA_ADR__SI;
typedef union CM_LMA_CTL__SI regCM_LMA_CTL__SI;
typedef union CM_LMA_DAT__SI regCM_LMA_DAT__SI;
typedef union CM_QWORD8_BOTTOM__SI regCM_QWORD8_BOTTOM__SI;
typedef union CM_QWORD8_TOP__SI regCM_QWORD8_TOP__SI;
typedef union CM_RELEASE__SI regCM_RELEASE__SI;
typedef union CM_SLICE_INFO__SI regCM_SLICE_INFO__SI;
typedef union CM_SPS_INFO__SI regCM_SPS_INFO__SI;
typedef union CM_SRAM_RM_CTL__SI regCM_SRAM_RM_CTL__SI;
typedef union CM_STAT__SI regCM_STAT__SI;
typedef union CM_TOP_STAT__SI regCM_TOP_STAT__SI;
typedef union CNB_PWRMGT_CNTL__CI__VI regCNB_PWRMGT_CNTL__CI__VI;
typedef union COHER_DEST_BASE_0 regCOHER_DEST_BASE_0;
typedef union COHER_DEST_BASE_1 regCOHER_DEST_BASE_1;
typedef union COHER_DEST_BASE_2 regCOHER_DEST_BASE_2;
typedef union COHER_DEST_BASE_3 regCOHER_DEST_BASE_3;
typedef union COHER_DEST_BASE_HI_0__CI__VI regCOHER_DEST_BASE_HI_0__CI__VI;
typedef union COHER_DEST_BASE_HI_1__CI__VI regCOHER_DEST_BASE_HI_1__CI__VI;
typedef union COHER_DEST_BASE_HI_2__CI__VI regCOHER_DEST_BASE_HI_2__CI__VI;
typedef union COHER_DEST_BASE_HI_3__CI__VI regCOHER_DEST_BASE_HI_3__CI__VI;
typedef union COLOR_MATRIX_COEF_1_1__SI regCOLOR_MATRIX_COEF_1_1__SI;
typedef union COLOR_MATRIX_COEF_1_2__SI regCOLOR_MATRIX_COEF_1_2__SI;
typedef union COLOR_MATRIX_COEF_1_3__SI regCOLOR_MATRIX_COEF_1_3__SI;
typedef union COLOR_MATRIX_COEF_1_4__SI regCOLOR_MATRIX_COEF_1_4__SI;
typedef union COLOR_MATRIX_COEF_2_1__SI regCOLOR_MATRIX_COEF_2_1__SI;
typedef union COLOR_MATRIX_COEF_2_2__SI regCOLOR_MATRIX_COEF_2_2__SI;
typedef union COLOR_MATRIX_COEF_2_3__SI regCOLOR_MATRIX_COEF_2_3__SI;
typedef union COLOR_MATRIX_COEF_2_4__SI regCOLOR_MATRIX_COEF_2_4__SI;
typedef union COLOR_MATRIX_COEF_3_1__SI regCOLOR_MATRIX_COEF_3_1__SI;
typedef union COLOR_MATRIX_COEF_3_2__SI regCOLOR_MATRIX_COEF_3_2__SI;
typedef union COLOR_MATRIX_COEF_3_3__SI regCOLOR_MATRIX_COEF_3_3__SI;
typedef union COLOR_MATRIX_COEF_3_4__SI regCOLOR_MATRIX_COEF_3_4__SI;
typedef union COLOR_SPACE_CONVERT__SI regCOLOR_SPACE_CONVERT__SI;
typedef union COMMAND regCOMMAND;
typedef union COMPUTE_DIM_X regCOMPUTE_DIM_X;
typedef union COMPUTE_DIM_Y regCOMPUTE_DIM_Y;
typedef union COMPUTE_DIM_Z regCOMPUTE_DIM_Z;
typedef union COMPUTE_DISPATCH_INITIATOR regCOMPUTE_DISPATCH_INITIATOR;
typedef union COMPUTE_MAX_WAVE_ID__SI regCOMPUTE_MAX_WAVE_ID__SI;
typedef union COMPUTE_MISC_RESERVED__CI__VI regCOMPUTE_MISC_RESERVED__CI__VI;
typedef union COMPUTE_NUM_THREAD_X regCOMPUTE_NUM_THREAD_X;
typedef union COMPUTE_NUM_THREAD_Y regCOMPUTE_NUM_THREAD_Y;
typedef union COMPUTE_NUM_THREAD_Z regCOMPUTE_NUM_THREAD_Z;
typedef union COMPUTE_PERFCOUNT_ENABLE__CI__VI regCOMPUTE_PERFCOUNT_ENABLE__CI__VI;
typedef union COMPUTE_PGM_HI regCOMPUTE_PGM_HI;
typedef union COMPUTE_PGM_LO regCOMPUTE_PGM_LO;
typedef union COMPUTE_PGM_RSRC1 regCOMPUTE_PGM_RSRC1;
typedef union COMPUTE_PGM_RSRC2 regCOMPUTE_PGM_RSRC2;
typedef union COMPUTE_PIPELINESTAT_ENABLE__CI__VI regCOMPUTE_PIPELINESTAT_ENABLE__CI__VI;
typedef union COMPUTE_RESOURCE_LIMITS regCOMPUTE_RESOURCE_LIMITS;
typedef union COMPUTE_RESTART_X__CI__VI regCOMPUTE_RESTART_X__CI__VI;
typedef union COMPUTE_RESTART_Y__CI__VI regCOMPUTE_RESTART_Y__CI__VI;
typedef union COMPUTE_RESTART_Z__CI__VI regCOMPUTE_RESTART_Z__CI__VI;
typedef union COMPUTE_START_X regCOMPUTE_START_X;
typedef union COMPUTE_START_Y regCOMPUTE_START_Y;
typedef union COMPUTE_START_Z regCOMPUTE_START_Z;
typedef union COMPUTE_STATIC_THREAD_MGMT_SE0 regCOMPUTE_STATIC_THREAD_MGMT_SE0;
typedef union COMPUTE_STATIC_THREAD_MGMT_SE1 regCOMPUTE_STATIC_THREAD_MGMT_SE1;
typedef union COMPUTE_STATIC_THREAD_MGMT_SE2__CI__VI regCOMPUTE_STATIC_THREAD_MGMT_SE2__CI__VI;
typedef union COMPUTE_STATIC_THREAD_MGMT_SE3__CI__VI regCOMPUTE_STATIC_THREAD_MGMT_SE3__CI__VI;
typedef union COMPUTE_TBA_HI regCOMPUTE_TBA_HI;
typedef union COMPUTE_TBA_LO regCOMPUTE_TBA_LO;
typedef union COMPUTE_THREAD_TRACE_ENABLE__CI__VI regCOMPUTE_THREAD_TRACE_ENABLE__CI__VI;
typedef union COMPUTE_TMA_HI regCOMPUTE_TMA_HI;
typedef union COMPUTE_TMA_LO regCOMPUTE_TMA_LO;
typedef union COMPUTE_TMPRING_SIZE regCOMPUTE_TMPRING_SIZE;
typedef union COMPUTE_USER_DATA_0 regCOMPUTE_USER_DATA_0;
typedef union COMPUTE_USER_DATA_1 regCOMPUTE_USER_DATA_1;
typedef union COMPUTE_USER_DATA_10 regCOMPUTE_USER_DATA_10;
typedef union COMPUTE_USER_DATA_11 regCOMPUTE_USER_DATA_11;
typedef union COMPUTE_USER_DATA_12 regCOMPUTE_USER_DATA_12;
typedef union COMPUTE_USER_DATA_13 regCOMPUTE_USER_DATA_13;
typedef union COMPUTE_USER_DATA_14 regCOMPUTE_USER_DATA_14;
typedef union COMPUTE_USER_DATA_15 regCOMPUTE_USER_DATA_15;
typedef union COMPUTE_USER_DATA_2 regCOMPUTE_USER_DATA_2;
typedef union COMPUTE_USER_DATA_3 regCOMPUTE_USER_DATA_3;
typedef union COMPUTE_USER_DATA_4 regCOMPUTE_USER_DATA_4;
typedef union COMPUTE_USER_DATA_5 regCOMPUTE_USER_DATA_5;
typedef union COMPUTE_USER_DATA_6 regCOMPUTE_USER_DATA_6;
typedef union COMPUTE_USER_DATA_7 regCOMPUTE_USER_DATA_7;
typedef union COMPUTE_USER_DATA_8 regCOMPUTE_USER_DATA_8;
typedef union COMPUTE_USER_DATA_9 regCOMPUTE_USER_DATA_9;
typedef union COMPUTE_VMID regCOMPUTE_VMID;
typedef union CONFIG_APER_SIZE regCONFIG_APER_SIZE;
typedef union CONFIG_CNTL regCONFIG_CNTL;
typedef union CONFIG_F0_BASE regCONFIG_F0_BASE;
typedef union CONFIG_MEMSIZE regCONFIG_MEMSIZE;
typedef union CONFIG_REG_APER_SIZE regCONFIG_REG_APER_SIZE;
typedef union CORB_CONTROL__SI regCORB_CONTROL__SI;
typedef union CORB_LOWER_BASE_ADDRESS__SI regCORB_LOWER_BASE_ADDRESS__SI;
typedef union CORB_READ_POINTER__SI regCORB_READ_POINTER__SI;
typedef union CORB_SIZE__SI regCORB_SIZE__SI;
typedef union CORB_STATUS__SI regCORB_STATUS__SI;
typedef union CORB_UPPER_BASE_ADDRESS__SI regCORB_UPPER_BASE_ADDRESS__SI;
typedef union CORB_WRITE_POINTER__SI regCORB_WRITE_POINTER__SI;
typedef union CORE_PERF_BOOST_CONTROL__CI__VI regCORE_PERF_BOOST_CONTROL__CI__VI;
typedef union CPC1_CONFIG__CI regCPC1_CONFIG__CI;
typedef union CPC2_CONFIG__CI regCPC2_CONFIG__CI;
typedef union CPC_INT_CNTL__CI__VI regCPC_INT_CNTL__CI__VI;
typedef union CPC_INT_CNTX_ID__CI__VI regCPC_INT_CNTX_ID__CI__VI;
typedef union CPC_INT_STATUS__CI__VI regCPC_INT_STATUS__CI__VI;
typedef union CPC_PERFCOUNTER0_HI__CI__VI regCPC_PERFCOUNTER0_HI__CI__VI;
typedef union CPC_PERFCOUNTER0_LO__CI__VI regCPC_PERFCOUNTER0_LO__CI__VI;
typedef union CPC_PERFCOUNTER0_SELECT1__CI__VI regCPC_PERFCOUNTER0_SELECT1__CI__VI;
typedef union CPC_PERFCOUNTER0_SELECT__CI__VI regCPC_PERFCOUNTER0_SELECT__CI__VI;
typedef union CPC_PERFCOUNTER1_HI__CI__VI regCPC_PERFCOUNTER1_HI__CI__VI;
typedef union CPC_PERFCOUNTER1_LO__CI__VI regCPC_PERFCOUNTER1_LO__CI__VI;
typedef union CPC_PERFCOUNTER1_SELECT__CI__VI regCPC_PERFCOUNTER1_SELECT__CI__VI;
typedef union CPF_PERFCOUNTER0_HI__CI__VI regCPF_PERFCOUNTER0_HI__CI__VI;
typedef union CPF_PERFCOUNTER0_LO__CI__VI regCPF_PERFCOUNTER0_LO__CI__VI;
typedef union CPF_PERFCOUNTER0_SELECT1__CI__VI regCPF_PERFCOUNTER0_SELECT1__CI__VI;
typedef union CPF_PERFCOUNTER0_SELECT__CI__VI regCPF_PERFCOUNTER0_SELECT__CI__VI;
typedef union CPF_PERFCOUNTER1_HI__CI__VI regCPF_PERFCOUNTER1_HI__CI__VI;
typedef union CPF_PERFCOUNTER1_LO__CI__VI regCPF_PERFCOUNTER1_LO__CI__VI;
typedef union CPF_PERFCOUNTER1_SELECT__CI__VI regCPF_PERFCOUNTER1_SELECT__CI__VI;
typedef union CPG_CONFIG__CI regCPG_CONFIG__CI;
typedef union CPG_PERFCOUNTER0_HI__CI__VI regCPG_PERFCOUNTER0_HI__CI__VI;
typedef union CPG_PERFCOUNTER0_LO__CI__VI regCPG_PERFCOUNTER0_LO__CI__VI;
typedef union CPG_PERFCOUNTER0_SELECT1__CI__VI regCPG_PERFCOUNTER0_SELECT1__CI__VI;
typedef union CPG_PERFCOUNTER0_SELECT__CI__VI regCPG_PERFCOUNTER0_SELECT__CI__VI;
typedef union CPG_PERFCOUNTER1_HI__CI__VI regCPG_PERFCOUNTER1_HI__CI__VI;
typedef union CPG_PERFCOUNTER1_LO__CI__VI regCPG_PERFCOUNTER1_LO__CI__VI;
typedef union CPG_PERFCOUNTER1_SELECT__CI__VI regCPG_PERFCOUNTER1_SELECT__CI__VI;
typedef union CPU_INT_ARGUMENT__CI__VI regCPU_INT_ARGUMENT__CI__VI;
typedef union CPU_INT_REQ__CI__VI regCPU_INT_REQ__CI__VI;
typedef union CPU_INT_RESPONSE__CI__VI regCPU_INT_RESPONSE__CI__VI;
typedef union CPU_INT_STATUS__CI__VI regCPU_INT_STATUS__CI__VI;
typedef union CPU_TDP_LIMIT_0__CI__VI regCPU_TDP_LIMIT_0__CI__VI;
typedef union CPU_TDP_LIMIT_1__CI__VI regCPU_TDP_LIMIT_1__CI__VI;
typedef union CPU_TDP_RUN_AVG__CI__VI regCPU_TDP_RUN_AVG__CI__VI;
typedef union CP_APPEND_ADDR_HI__SI__CI regCP_APPEND_ADDR_HI__SI__CI;
typedef union CP_APPEND_ADDR_HI__VI regCP_APPEND_ADDR_HI__VI;
typedef union CP_APPEND_ADDR_LO regCP_APPEND_ADDR_LO;
typedef union CP_APPEND_DATA regCP_APPEND_DATA;
typedef union CP_APPEND_LAST_CS_FENCE regCP_APPEND_LAST_CS_FENCE;
typedef union CP_APPEND_LAST_PS_FENCE regCP_APPEND_LAST_PS_FENCE;
typedef union CP_ATOMIC_PREOP_HI regCP_ATOMIC_PREOP_HI;
typedef union CP_ATOMIC_PREOP_LO regCP_ATOMIC_PREOP_LO;
typedef union CP_BUSY_STAT regCP_BUSY_STAT;
typedef union CP_CEQ1_AVAIL regCP_CEQ1_AVAIL;
typedef union CP_CEQ2_AVAIL regCP_CEQ2_AVAIL;
typedef union CP_CE_COMPARE_COUNT__CI__VI regCP_CE_COMPARE_COUNT__CI__VI;
typedef union CP_CE_COUNTER__CI__VI regCP_CE_COUNTER__CI__VI;
typedef union CP_CE_DE_COUNT__CI__VI regCP_CE_DE_COUNT__CI__VI;
typedef union CP_CE_F32_INTERRUPT__CI__VI regCP_CE_F32_INTERRUPT__CI__VI;
typedef union CP_CE_HEADER_DUMP regCP_CE_HEADER_DUMP;
typedef union CP_CE_IB1_BASE_HI regCP_CE_IB1_BASE_HI;
typedef union CP_CE_IB1_BASE_LO regCP_CE_IB1_BASE_LO;
typedef union CP_CE_IB1_BUFSZ regCP_CE_IB1_BUFSZ;
typedef union CP_CE_IB1_OFFSET__CI__VI regCP_CE_IB1_OFFSET__CI__VI;
typedef union CP_CE_IB2_BASE_HI regCP_CE_IB2_BASE_HI;
typedef union CP_CE_IB2_BASE_LO regCP_CE_IB2_BASE_LO;
typedef union CP_CE_IB2_BUFSZ regCP_CE_IB2_BUFSZ;
typedef union CP_CE_IB2_OFFSET__CI__VI regCP_CE_IB2_OFFSET__CI__VI;
typedef union CP_CE_INIT_BASE_HI regCP_CE_INIT_BASE_HI;
typedef union CP_CE_INIT_BASE_LO regCP_CE_INIT_BASE_LO;
typedef union CP_CE_INIT_BUFSZ regCP_CE_INIT_BUFSZ;
typedef union CP_CE_INTR_ROUTINE_START__CI__VI regCP_CE_INTR_ROUTINE_START__CI__VI;
typedef union CP_CE_PRGRM_CNTR_START__CI__VI regCP_CE_PRGRM_CNTR_START__CI__VI;
typedef union CP_CE_ROQ_IB1_STAT regCP_CE_ROQ_IB1_STAT;
typedef union CP_CE_ROQ_IB2_STAT regCP_CE_ROQ_IB2_STAT;
typedef union CP_CE_ROQ_RB_STAT regCP_CE_ROQ_RB_STAT;
typedef union CP_CE_UCODE_ADDR regCP_CE_UCODE_ADDR;
typedef union CP_CE_UCODE_DATA regCP_CE_UCODE_DATA;
typedef union CP_CMD_DATA regCP_CMD_DATA;
typedef union CP_CMD_INDEX regCP_CMD_INDEX;
typedef union CP_CNTL__SI regCP_CNTL__SI;
typedef union CP_CNTX_STAT__CI__VI regCP_CNTX_STAT__CI__VI;
typedef union CP_CNTX_STAT__SI regCP_CNTX_STAT__SI;
typedef union CP_COHER_BASE regCP_COHER_BASE;
typedef union CP_COHER_BASE_HI__CI__VI regCP_COHER_BASE_HI__CI__VI;
typedef union CP_COHER_CNTL regCP_COHER_CNTL;
typedef union CP_COHER_CNTL2__SI regCP_COHER_CNTL2__SI;
typedef union CP_COHER_SIZE regCP_COHER_SIZE;
typedef union CP_COHER_SIZE_HI__CI__VI regCP_COHER_SIZE_HI__CI__VI;
typedef union CP_COHER_START_DELAY regCP_COHER_START_DELAY;
typedef union CP_COHER_STATUS regCP_COHER_STATUS;
typedef union CP_CONFIG__SI regCP_CONFIG__SI;
typedef union CP_CONTEXT_CNTL__CI__VI regCP_CONTEXT_CNTL__CI__VI;
typedef union CP_CPC_BUSY_STAT__CI__VI regCP_CPC_BUSY_STAT__CI__VI;
typedef union CP_CPC_DEBUG_CNTL__CI__VI regCP_CPC_DEBUG_CNTL__CI__VI;
typedef union CP_CPC_DEBUG_DATA__CI__VI regCP_CPC_DEBUG_DATA__CI__VI;
typedef union CP_CPC_DEBUG__CI__VI regCP_CPC_DEBUG__CI__VI;
typedef union CP_CPC_GRBM_FREE_COUNT__CI__VI regCP_CPC_GRBM_FREE_COUNT__CI__VI;
typedef union CP_CPC_HALT_HYST_COUNT__CI__VI regCP_CPC_HALT_HYST_COUNT__CI__VI;
typedef union CP_CPC_MC_CNTL__CI regCP_CPC_MC_CNTL__CI;
typedef union CP_CPC_PRIV_VIOLATION_ADDR__CI__VI regCP_CPC_PRIV_VIOLATION_ADDR__CI__VI;
typedef union CP_CPC_SCRATCH_DATA__CI__VI regCP_CPC_SCRATCH_DATA__CI__VI;
typedef union CP_CPC_SCRATCH_INDEX__CI__VI regCP_CPC_SCRATCH_INDEX__CI__VI;
typedef union CP_CPC_STALLED_STAT1__CI__VI regCP_CPC_STALLED_STAT1__CI__VI;
typedef union CP_CPC_STATUS__CI__VI regCP_CPC_STATUS__CI__VI;
typedef union CP_CPF_BUSY_STAT__CI__VI regCP_CPF_BUSY_STAT__CI__VI;
typedef union CP_CPF_DEBUG_CNTL__CI__VI regCP_CPF_DEBUG_CNTL__CI__VI;
typedef union CP_CPF_DEBUG_DATA__CI__VI regCP_CPF_DEBUG_DATA__CI__VI;
typedef union CP_CPF_DEBUG__CI__VI regCP_CPF_DEBUG__CI__VI;
typedef union CP_CPF_STALLED_STAT1__CI__VI regCP_CPF_STALLED_STAT1__CI__VI;
typedef union CP_CPF_STATUS__CI__VI regCP_CPF_STATUS__CI__VI;
typedef union CP_CSF_CNTL regCP_CSF_CNTL;
typedef union CP_CSF_STAT regCP_CSF_STAT;
typedef union CP_DEBUG_CNTL__CI__VI regCP_DEBUG_CNTL__CI__VI;
typedef union CP_DEBUG_CNTL__SI regCP_DEBUG_CNTL__SI;
typedef union CP_DEBUG_DATA__CI__VI regCP_DEBUG_DATA__CI__VI;
typedef union CP_DEBUG_DATA__SI regCP_DEBUG_DATA__SI;
typedef union CP_DEBUG__CI__VI regCP_DEBUG__CI__VI;
typedef union CP_DEBUG__SI regCP_DEBUG__SI;
typedef union CP_DEVICE_ID__CI__VI regCP_DEVICE_ID__CI__VI;
typedef union CP_DE_CE_COUNT__CI__VI regCP_DE_CE_COUNT__CI__VI;
typedef union CP_DE_DE_COUNT__CI__VI regCP_DE_DE_COUNT__CI__VI;
typedef union CP_DE_LAST_INVAL_COUNT__CI__VI regCP_DE_LAST_INVAL_COUNT__CI__VI;
typedef union CP_DFY_ADDR_HI__CI__VI regCP_DFY_ADDR_HI__CI__VI;
typedef union CP_DFY_ADDR_LO__CI__VI regCP_DFY_ADDR_LO__CI__VI;
typedef union CP_DFY_CNTL__CI regCP_DFY_CNTL__CI;
typedef union CP_DFY_CNTL__VI regCP_DFY_CNTL__VI;
typedef union CP_DFY_DATA_0__CI__VI regCP_DFY_DATA_0__CI__VI;
typedef union CP_DFY_DATA_10__CI__VI regCP_DFY_DATA_10__CI__VI;
typedef union CP_DFY_DATA_11__CI__VI regCP_DFY_DATA_11__CI__VI;
typedef union CP_DFY_DATA_12__CI__VI regCP_DFY_DATA_12__CI__VI;
typedef union CP_DFY_DATA_13__CI__VI regCP_DFY_DATA_13__CI__VI;
typedef union CP_DFY_DATA_14__CI__VI regCP_DFY_DATA_14__CI__VI;
typedef union CP_DFY_DATA_15__CI__VI regCP_DFY_DATA_15__CI__VI;
typedef union CP_DFY_DATA_1__CI__VI regCP_DFY_DATA_1__CI__VI;
typedef union CP_DFY_DATA_2__CI__VI regCP_DFY_DATA_2__CI__VI;
typedef union CP_DFY_DATA_3__CI__VI regCP_DFY_DATA_3__CI__VI;
typedef union CP_DFY_DATA_4__CI__VI regCP_DFY_DATA_4__CI__VI;
typedef union CP_DFY_DATA_5__CI__VI regCP_DFY_DATA_5__CI__VI;
typedef union CP_DFY_DATA_6__CI__VI regCP_DFY_DATA_6__CI__VI;
typedef union CP_DFY_DATA_7__CI__VI regCP_DFY_DATA_7__CI__VI;
typedef union CP_DFY_DATA_8__CI__VI regCP_DFY_DATA_8__CI__VI;
typedef union CP_DFY_DATA_9__CI__VI regCP_DFY_DATA_9__CI__VI;
typedef union CP_DFY_STAT__CI__VI regCP_DFY_STAT__CI__VI;
typedef union CP_DMA_CNTL regCP_DMA_CNTL;
typedef union CP_DMA_ME_COMMAND regCP_DMA_ME_COMMAND;
typedef union CP_DMA_ME_CONTROL__CI regCP_DMA_ME_CONTROL__CI;
typedef union CP_DMA_ME_CONTROL__VI regCP_DMA_ME_CONTROL__VI;
typedef union CP_DMA_ME_DST_ADDR regCP_DMA_ME_DST_ADDR;
typedef union CP_DMA_ME_DST_ADDR_HI regCP_DMA_ME_DST_ADDR_HI;
typedef union CP_DMA_ME_SRC_ADDR regCP_DMA_ME_SRC_ADDR;
typedef union CP_DMA_ME_SRC_ADDR_HI regCP_DMA_ME_SRC_ADDR_HI;
typedef union CP_DMA_PFP_COMMAND regCP_DMA_PFP_COMMAND;
typedef union CP_DMA_PFP_CONTROL__CI regCP_DMA_PFP_CONTROL__CI;
typedef union CP_DMA_PFP_CONTROL__VI regCP_DMA_PFP_CONTROL__VI;
typedef union CP_DMA_PFP_DST_ADDR regCP_DMA_PFP_DST_ADDR;
typedef union CP_DMA_PFP_DST_ADDR_HI regCP_DMA_PFP_DST_ADDR_HI;
typedef union CP_DMA_PFP_SRC_ADDR regCP_DMA_PFP_SRC_ADDR;
typedef union CP_DMA_PFP_SRC_ADDR_HI regCP_DMA_PFP_SRC_ADDR_HI;
typedef union CP_DMA_PIO_COMMAND regCP_DMA_PIO_COMMAND;
typedef union CP_DMA_PIO_CONTROL__CI regCP_DMA_PIO_CONTROL__CI;
typedef union CP_DMA_PIO_CONTROL__VI regCP_DMA_PIO_CONTROL__VI;
typedef union CP_DMA_PIO_DST_ADDR regCP_DMA_PIO_DST_ADDR;
typedef union CP_DMA_PIO_DST_ADDR_HI regCP_DMA_PIO_DST_ADDR_HI;
typedef union CP_DMA_PIO_SRC_ADDR regCP_DMA_PIO_SRC_ADDR;
typedef union CP_DMA_PIO_SRC_ADDR_HI regCP_DMA_PIO_SRC_ADDR_HI;
typedef union CP_DMA_READ_TAGS regCP_DMA_READ_TAGS;
typedef union CP_ECC_FIRSTOCCURRENCE__SI__CI regCP_ECC_FIRSTOCCURRENCE__SI__CI;
typedef union CP_ECC_FIRSTOCCURRENCE__VI regCP_ECC_FIRSTOCCURRENCE__VI;
typedef union CP_ECC_FIRSTOCCURRENCE_RING0__SI__CI regCP_ECC_FIRSTOCCURRENCE_RING0__SI__CI;
typedef union CP_ECC_FIRSTOCCURRENCE_RING0__VI regCP_ECC_FIRSTOCCURRENCE_RING0__VI;
typedef union CP_ECC_FIRSTOCCURRENCE_RING1__SI__CI regCP_ECC_FIRSTOCCURRENCE_RING1__SI__CI;
typedef union CP_ECC_FIRSTOCCURRENCE_RING1__VI regCP_ECC_FIRSTOCCURRENCE_RING1__VI;
typedef union CP_ECC_FIRSTOCCURRENCE_RING2__SI__CI regCP_ECC_FIRSTOCCURRENCE_RING2__SI__CI;
typedef union CP_ECC_FIRSTOCCURRENCE_RING2__VI regCP_ECC_FIRSTOCCURRENCE_RING2__VI;
typedef union CP_ENDIAN_SWAP__CI__VI regCP_ENDIAN_SWAP__CI__VI;
typedef union CP_EOP_DONE_ADDR_HI__CI__VI regCP_EOP_DONE_ADDR_HI__CI__VI;
typedef union CP_EOP_DONE_ADDR_HI__SI regCP_EOP_DONE_ADDR_HI__SI;
typedef union CP_EOP_DONE_ADDR_LO__CI__VI regCP_EOP_DONE_ADDR_LO__CI__VI;
typedef union CP_EOP_DONE_ADDR_LO__SI regCP_EOP_DONE_ADDR_LO__SI;
typedef union CP_EOP_DONE_DATA_CNTL__CI__VI regCP_EOP_DONE_DATA_CNTL__CI__VI;
typedef union CP_EOP_DONE_DATA_HI__CI__VI regCP_EOP_DONE_DATA_HI__CI__VI;
typedef union CP_EOP_DONE_DATA_HI__SI regCP_EOP_DONE_DATA_HI__SI;
typedef union CP_EOP_DONE_DATA_LO__CI__VI regCP_EOP_DONE_DATA_LO__CI__VI;
typedef union CP_EOP_DONE_DATA_LO__SI regCP_EOP_DONE_DATA_LO__SI;
typedef union CP_EOP_DONE_EVENT_CNTL__CI regCP_EOP_DONE_EVENT_CNTL__CI;
typedef union CP_EOP_DONE_EVENT_CNTL__VI regCP_EOP_DONE_EVENT_CNTL__VI;
typedef union CP_EOP_LAST_FENCE_HI regCP_EOP_LAST_FENCE_HI;
typedef union CP_EOP_LAST_FENCE_LO regCP_EOP_LAST_FENCE_LO;
typedef union CP_FETCHER_SOURCE__CI regCP_FETCHER_SOURCE__CI;
typedef union CP_GDS_ATOMIC0_PREOP_HI regCP_GDS_ATOMIC0_PREOP_HI;
typedef union CP_GDS_ATOMIC0_PREOP_LO regCP_GDS_ATOMIC0_PREOP_LO;
typedef union CP_GDS_ATOMIC1_PREOP_HI regCP_GDS_ATOMIC1_PREOP_HI;
typedef union CP_GDS_ATOMIC1_PREOP_LO regCP_GDS_ATOMIC1_PREOP_LO;
typedef union CP_GRBM_FREE_COUNT regCP_GRBM_FREE_COUNT;
typedef union CP_HPD_EOP_BASE_ADDR_HI__CI regCP_HPD_EOP_BASE_ADDR_HI__CI;
typedef union CP_HPD_EOP_BASE_ADDR__CI regCP_HPD_EOP_BASE_ADDR__CI;
typedef union CP_HPD_EOP_CONTROL__CI regCP_HPD_EOP_CONTROL__CI;
typedef union CP_HPD_EOP_VMID__CI regCP_HPD_EOP_VMID__CI;
typedef union CP_HPD_ROQ_OFFSETS__CI__VI regCP_HPD_ROQ_OFFSETS__CI__VI;
typedef union CP_HQD_ACTIVE__CI__VI regCP_HQD_ACTIVE__CI__VI;
typedef union CP_HQD_ATOMIC0_PREOP_HI__CI__VI regCP_HQD_ATOMIC0_PREOP_HI__CI__VI;
typedef union CP_HQD_ATOMIC0_PREOP_LO__CI__VI regCP_HQD_ATOMIC0_PREOP_LO__CI__VI;
typedef union CP_HQD_ATOMIC1_PREOP_HI__CI__VI regCP_HQD_ATOMIC1_PREOP_HI__CI__VI;
typedef union CP_HQD_ATOMIC1_PREOP_LO__CI__VI regCP_HQD_ATOMIC1_PREOP_LO__CI__VI;
typedef union CP_HQD_DEQUEUE_REQUEST__CI__VI regCP_HQD_DEQUEUE_REQUEST__CI__VI;
typedef union CP_HQD_DMA_OFFLOAD__CI__VI regCP_HQD_DMA_OFFLOAD__CI__VI;
typedef union CP_HQD_HQ_SCHEDULER0__CI regCP_HQD_HQ_SCHEDULER0__CI;
typedef union CP_HQD_HQ_SCHEDULER0__VI regCP_HQD_HQ_SCHEDULER0__VI;
typedef union CP_HQD_HQ_SCHEDULER1__CI__VI regCP_HQD_HQ_SCHEDULER1__CI__VI;
typedef union CP_HQD_IB_BASE_ADDR_HI__CI__VI regCP_HQD_IB_BASE_ADDR_HI__CI__VI;
typedef union CP_HQD_IB_BASE_ADDR__CI__VI regCP_HQD_IB_BASE_ADDR__CI__VI;
typedef union CP_HQD_IB_CONTROL__CI regCP_HQD_IB_CONTROL__CI;
typedef union CP_HQD_IB_CONTROL__VI regCP_HQD_IB_CONTROL__VI;
typedef union CP_HQD_IB_RPTR__CI__VI regCP_HQD_IB_RPTR__CI__VI;
typedef union CP_HQD_IQ_RPTR__CI__VI regCP_HQD_IQ_RPTR__CI__VI;
typedef union CP_HQD_IQ_TIMER__CI regCP_HQD_IQ_TIMER__CI;
typedef union CP_HQD_IQ_TIMER__VI regCP_HQD_IQ_TIMER__VI;
typedef union CP_HQD_MSG_TYPE__CI__VI regCP_HQD_MSG_TYPE__CI__VI;
typedef union CP_HQD_PERSISTENT_STATE__CI__VI regCP_HQD_PERSISTENT_STATE__CI__VI;
typedef union CP_HQD_PIPE_PRIORITY__CI__VI regCP_HQD_PIPE_PRIORITY__CI__VI;
typedef union CP_HQD_PQ_BASE_HI__CI__VI regCP_HQD_PQ_BASE_HI__CI__VI;
typedef union CP_HQD_PQ_BASE__CI__VI regCP_HQD_PQ_BASE__CI__VI;
typedef union CP_HQD_PQ_CONTROL__CI regCP_HQD_PQ_CONTROL__CI;
typedef union CP_HQD_PQ_CONTROL__VI regCP_HQD_PQ_CONTROL__VI;
typedef union CP_HQD_PQ_DOORBELL_CONTROL__CI__VI regCP_HQD_PQ_DOORBELL_CONTROL__CI__VI;
typedef union CP_HQD_PQ_RPTR_REPORT_ADDR_HI__CI__VI regCP_HQD_PQ_RPTR_REPORT_ADDR_HI__CI__VI;
typedef union CP_HQD_PQ_RPTR_REPORT_ADDR__CI__VI regCP_HQD_PQ_RPTR_REPORT_ADDR__CI__VI;
typedef union CP_HQD_PQ_RPTR__CI__VI regCP_HQD_PQ_RPTR__CI__VI;
typedef union CP_HQD_PQ_WPTR_POLL_ADDR_HI__CI__VI regCP_HQD_PQ_WPTR_POLL_ADDR_HI__CI__VI;
typedef union CP_HQD_PQ_WPTR_POLL_ADDR__CI__VI regCP_HQD_PQ_WPTR_POLL_ADDR__CI__VI;
typedef union CP_HQD_PQ_WPTR__CI__VI regCP_HQD_PQ_WPTR__CI__VI;
typedef union CP_HQD_QUANTUM__CI__VI regCP_HQD_QUANTUM__CI__VI;
typedef union CP_HQD_QUEUE_PRIORITY__CI__VI regCP_HQD_QUEUE_PRIORITY__CI__VI;
typedef union CP_HQD_SEMA_CMD__CI__VI regCP_HQD_SEMA_CMD__CI__VI;
typedef union CP_HQD_VMID__CI__VI regCP_HQD_VMID__CI__VI;
typedef union CP_HYP_REG_PRIV_LEVEL_A__CI__VI regCP_HYP_REG_PRIV_LEVEL_A__CI__VI;
typedef union CP_HYP_REG_PRIV_LEVEL_B__CI__VI regCP_HYP_REG_PRIV_LEVEL_B__CI__VI;
typedef union CP_HYP_REG_PRIV_LEVEL_C__CI__VI regCP_HYP_REG_PRIV_LEVEL_C__CI__VI;
typedef union CP_HYP_REG_PRIV_LEVEL_D__CI__VI regCP_HYP_REG_PRIV_LEVEL_D__CI__VI;
typedef union CP_IB1_BASE_HI regCP_IB1_BASE_HI;
typedef union CP_IB1_BASE_LO regCP_IB1_BASE_LO;
typedef union CP_IB1_BUFSZ regCP_IB1_BUFSZ;
typedef union CP_IB1_OFFSET regCP_IB1_OFFSET;
typedef union CP_IB1_PREAMBLE_BEGIN regCP_IB1_PREAMBLE_BEGIN;
typedef union CP_IB1_PREAMBLE_END regCP_IB1_PREAMBLE_END;
typedef union CP_IB1_PRIV_BASE_HI regCP_IB1_PRIV_BASE_HI;
typedef union CP_IB1_PRIV_BASE_LO regCP_IB1_PRIV_BASE_LO;
typedef union CP_IB1_PRIV_BUFSZ regCP_IB1_PRIV_BUFSZ;
typedef union CP_IB2_BASE_HI regCP_IB2_BASE_HI;
typedef union CP_IB2_BASE_LO regCP_IB2_BASE_LO;
typedef union CP_IB2_BUFSZ regCP_IB2_BUFSZ;
typedef union CP_IB2_OFFSET regCP_IB2_OFFSET;
typedef union CP_IB2_PREAMBLE_BEGIN regCP_IB2_PREAMBLE_BEGIN;
typedef union CP_IB2_PREAMBLE_END regCP_IB2_PREAMBLE_END;
typedef union CP_INT_CNTL_RING0__CI__VI regCP_INT_CNTL_RING0__CI__VI;
typedef union CP_INT_CNTL_RING0__SI regCP_INT_CNTL_RING0__SI;
typedef union CP_INT_CNTL_RING1__CI__VI regCP_INT_CNTL_RING1__CI__VI;
typedef union CP_INT_CNTL_RING1__SI regCP_INT_CNTL_RING1__SI;
typedef union CP_INT_CNTL_RING2__CI__VI regCP_INT_CNTL_RING2__CI__VI;
typedef union CP_INT_CNTL_RING2__SI regCP_INT_CNTL_RING2__SI;
typedef union CP_INT_CNTL__CI__VI regCP_INT_CNTL__CI__VI;
typedef union CP_INT_CNTL__SI regCP_INT_CNTL__SI;
typedef union CP_INT_STATUS_RING0__CI regCP_INT_STATUS_RING0__CI;
typedef union CP_INT_STATUS_RING0__VI regCP_INT_STATUS_RING0__VI;
typedef union CP_INT_STATUS_RING0__SI regCP_INT_STATUS_RING0__SI;
typedef union CP_INT_STATUS_RING1__CI__VI regCP_INT_STATUS_RING1__CI__VI;
typedef union CP_INT_STATUS_RING1__SI regCP_INT_STATUS_RING1__SI;
typedef union CP_INT_STATUS_RING2__CI__VI regCP_INT_STATUS_RING2__CI__VI;
typedef union CP_INT_STATUS_RING2__SI regCP_INT_STATUS_RING2__SI;
typedef union CP_INT_STATUS__CI__VI regCP_INT_STATUS__CI__VI;
typedef union CP_INT_STATUS__SI regCP_INT_STATUS__SI;
typedef union CP_INT_STAT_DEBUG__CI__VI regCP_INT_STAT_DEBUG__CI__VI;
typedef union CP_INT_STAT_DEBUG__SI regCP_INT_STAT_DEBUG__SI;
typedef union CP_IQ_WAIT_TIME1__CI__VI regCP_IQ_WAIT_TIME1__CI__VI;
typedef union CP_IQ_WAIT_TIME2__CI__VI regCP_IQ_WAIT_TIME2__CI__VI;
typedef union CP_MAX_CONTEXT__CI__VI regCP_MAX_CONTEXT__CI__VI;
typedef union CP_MC_PACK_DELAY_CNT__SI__CI regCP_MC_PACK_DELAY_CNT__SI__CI;
typedef union CP_MC_RD_RETURN_TAGS__SI regCP_MC_RD_RETURN_TAGS__SI;
typedef union CP_MC_TAG_CNTL__CI regCP_MC_TAG_CNTL__CI;
typedef union CP_MC_TAG_DATA__CI regCP_MC_TAG_DATA__CI;
typedef union CP_ME0_PIPE0_PRIORITY__CI__VI regCP_ME0_PIPE0_PRIORITY__CI__VI;
typedef union CP_ME0_PIPE0_VMID__CI__VI regCP_ME0_PIPE0_VMID__CI__VI;
typedef union CP_ME0_PIPE1_PRIORITY__CI__VI regCP_ME0_PIPE1_PRIORITY__CI__VI;
typedef union CP_ME0_PIPE1_VMID__CI__VI regCP_ME0_PIPE1_VMID__CI__VI;
typedef union CP_ME0_PIPE2_PRIORITY__CI__VI regCP_ME0_PIPE2_PRIORITY__CI__VI;
typedef union CP_ME0_PIPE_PRIORITY_CNTS__CI__VI regCP_ME0_PIPE_PRIORITY_CNTS__CI__VI;
typedef union CP_ME1_INT_STAT_DEBUG__CI__VI regCP_ME1_INT_STAT_DEBUG__CI__VI;
typedef union CP_ME1_PIPE0_INT_CNTL__CI__VI regCP_ME1_PIPE0_INT_CNTL__CI__VI;
typedef union CP_ME1_PIPE0_INT_STATUS__CI__VI regCP_ME1_PIPE0_INT_STATUS__CI__VI;
typedef union CP_ME1_PIPE0_PRIORITY__CI__VI regCP_ME1_PIPE0_PRIORITY__CI__VI;
typedef union CP_ME1_PIPE1_INT_CNTL__CI__VI regCP_ME1_PIPE1_INT_CNTL__CI__VI;
typedef union CP_ME1_PIPE1_INT_STATUS__CI__VI regCP_ME1_PIPE1_INT_STATUS__CI__VI;
typedef union CP_ME1_PIPE1_PRIORITY__CI__VI regCP_ME1_PIPE1_PRIORITY__CI__VI;
typedef union CP_ME1_PIPE2_INT_CNTL__CI__VI regCP_ME1_PIPE2_INT_CNTL__CI__VI;
typedef union CP_ME1_PIPE2_INT_STATUS__CI__VI regCP_ME1_PIPE2_INT_STATUS__CI__VI;
typedef union CP_ME1_PIPE2_PRIORITY__CI__VI regCP_ME1_PIPE2_PRIORITY__CI__VI;
typedef union CP_ME1_PIPE3_INT_CNTL__CI__VI regCP_ME1_PIPE3_INT_CNTL__CI__VI;
typedef union CP_ME1_PIPE3_INT_STATUS__CI__VI regCP_ME1_PIPE3_INT_STATUS__CI__VI;
typedef union CP_ME1_PIPE3_PRIORITY__CI__VI regCP_ME1_PIPE3_PRIORITY__CI__VI;
typedef union CP_ME1_PIPE_PRIORITY_CNTS__CI__VI regCP_ME1_PIPE_PRIORITY_CNTS__CI__VI;
typedef union CP_ME2_INT_STAT_DEBUG__CI__VI regCP_ME2_INT_STAT_DEBUG__CI__VI;
typedef union CP_ME2_PIPE0_INT_CNTL__CI__VI regCP_ME2_PIPE0_INT_CNTL__CI__VI;
typedef union CP_ME2_PIPE0_INT_STATUS__CI__VI regCP_ME2_PIPE0_INT_STATUS__CI__VI;
typedef union CP_ME2_PIPE0_PRIORITY__CI__VI regCP_ME2_PIPE0_PRIORITY__CI__VI;
typedef union CP_ME2_PIPE1_INT_CNTL__CI__VI regCP_ME2_PIPE1_INT_CNTL__CI__VI;
typedef union CP_ME2_PIPE1_INT_STATUS__CI__VI regCP_ME2_PIPE1_INT_STATUS__CI__VI;
typedef union CP_ME2_PIPE1_PRIORITY__CI__VI regCP_ME2_PIPE1_PRIORITY__CI__VI;
typedef union CP_ME2_PIPE2_INT_CNTL__CI__VI regCP_ME2_PIPE2_INT_CNTL__CI__VI;
typedef union CP_ME2_PIPE2_INT_STATUS__CI__VI regCP_ME2_PIPE2_INT_STATUS__CI__VI;
typedef union CP_ME2_PIPE2_PRIORITY__CI__VI regCP_ME2_PIPE2_PRIORITY__CI__VI;
typedef union CP_ME2_PIPE3_INT_CNTL__CI__VI regCP_ME2_PIPE3_INT_CNTL__CI__VI;
typedef union CP_ME2_PIPE3_INT_STATUS__CI__VI regCP_ME2_PIPE3_INT_STATUS__CI__VI;
typedef union CP_ME2_PIPE3_PRIORITY__CI__VI regCP_ME2_PIPE3_PRIORITY__CI__VI;
typedef union CP_ME2_PIPE_PRIORITY_CNTS__CI__VI regCP_ME2_PIPE_PRIORITY_CNTS__CI__VI;
typedef union CP_MEC1_F32_INTERRUPT__CI regCP_MEC1_F32_INTERRUPT__CI;
typedef union CP_MEC1_F32_INTERRUPT__VI regCP_MEC1_F32_INTERRUPT__VI;
typedef union CP_MEC1_INTR_ROUTINE_START__CI__VI regCP_MEC1_INTR_ROUTINE_START__CI__VI;
typedef union CP_MEC1_PRGRM_CNTR_START__CI__VI regCP_MEC1_PRGRM_CNTR_START__CI__VI;
typedef union CP_MEC2_F32_INTERRUPT__CI regCP_MEC2_F32_INTERRUPT__CI;
typedef union CP_MEC2_F32_INTERRUPT__VI regCP_MEC2_F32_INTERRUPT__VI;
typedef union CP_MEC2_INTR_ROUTINE_START__CI__VI regCP_MEC2_INTR_ROUTINE_START__CI__VI;
typedef union CP_MEC2_PRGRM_CNTR_START__CI__VI regCP_MEC2_PRGRM_CNTR_START__CI__VI;
typedef union CP_MEC_CNTL__CI__VI regCP_MEC_CNTL__CI__VI;
typedef union CP_MEC_ME1_HEADER_DUMP__CI__VI regCP_MEC_ME1_HEADER_DUMP__CI__VI;
typedef union CP_MEC_ME1_UCODE_ADDR__CI__VI regCP_MEC_ME1_UCODE_ADDR__CI__VI;
typedef union CP_MEC_ME1_UCODE_DATA__CI__VI regCP_MEC_ME1_UCODE_DATA__CI__VI;
typedef union CP_MEC_ME2_HEADER_DUMP__CI__VI regCP_MEC_ME2_HEADER_DUMP__CI__VI;
typedef union CP_MEC_ME2_UCODE_ADDR__CI__VI regCP_MEC_ME2_UCODE_ADDR__CI__VI;
typedef union CP_MEC_ME2_UCODE_DATA__CI__VI regCP_MEC_ME2_UCODE_DATA__CI__VI;
typedef union CP_MEM_SLP_CNTL regCP_MEM_SLP_CNTL;
typedef union CP_MEQ_AVAIL regCP_MEQ_AVAIL;
typedef union CP_MEQ_STAT regCP_MEQ_STAT;
typedef union CP_MEQ_STQ_THRESHOLD__CI__VI regCP_MEQ_STQ_THRESHOLD__CI__VI;
typedef union CP_MEQ_THRESHOLDS regCP_MEQ_THRESHOLDS;
typedef union CP_ME_ATOMIC_PREOP_HI__CI__VI regCP_ME_ATOMIC_PREOP_HI__CI__VI;
typedef union CP_ME_ATOMIC_PREOP_LO__CI__VI regCP_ME_ATOMIC_PREOP_LO__CI__VI;
typedef union CP_ME_CNTL regCP_ME_CNTL;
typedef union CP_ME_F32_INTERRUPT__CI__VI regCP_ME_F32_INTERRUPT__CI__VI;
typedef union CP_ME_GDS_ATOMIC0_PREOP_HI__CI__VI regCP_ME_GDS_ATOMIC0_PREOP_HI__CI__VI;
typedef union CP_ME_GDS_ATOMIC0_PREOP_LO__CI__VI regCP_ME_GDS_ATOMIC0_PREOP_LO__CI__VI;
typedef union CP_ME_GDS_ATOMIC1_PREOP_HI__CI__VI regCP_ME_GDS_ATOMIC1_PREOP_HI__CI__VI;
typedef union CP_ME_GDS_ATOMIC1_PREOP_LO__CI__VI regCP_ME_GDS_ATOMIC1_PREOP_LO__CI__VI;
typedef union CP_ME_HEADER_DUMP regCP_ME_HEADER_DUMP;
typedef union CP_ME_INTR_ROUTINE_START__CI__VI regCP_ME_INTR_ROUTINE_START__CI__VI;
typedef union CP_ME_MC_RADDR_HI regCP_ME_MC_RADDR_HI;
typedef union CP_ME_MC_RADDR_LO regCP_ME_MC_RADDR_LO;
typedef union CP_ME_MC_WADDR_HI regCP_ME_MC_WADDR_HI;
typedef union CP_ME_MC_WADDR_LO regCP_ME_MC_WADDR_LO;
typedef union CP_ME_MC_WDATA_HI regCP_ME_MC_WDATA_HI;
typedef union CP_ME_MC_WDATA_LO regCP_ME_MC_WDATA_LO;
typedef union CP_ME_PREEMPTION__SI__CI regCP_ME_PREEMPTION__SI__CI;
typedef union CP_ME_PREEMPTION__VI regCP_ME_PREEMPTION__VI;
typedef union CP_ME_PRGRM_CNTR_START__CI__VI regCP_ME_PRGRM_CNTR_START__CI__VI;
typedef union CP_ME_RAM_DATA regCP_ME_RAM_DATA;
typedef union CP_ME_RAM_RADDR regCP_ME_RAM_RADDR;
typedef union CP_ME_RAM_WADDR regCP_ME_RAM_WADDR;
typedef union CP_MQD_BASE_ADDR_HI__CI__VI regCP_MQD_BASE_ADDR_HI__CI__VI;
typedef union CP_MQD_BASE_ADDR__CI__VI regCP_MQD_BASE_ADDR__CI__VI;
typedef union CP_MQD_CONTROL__CI regCP_MQD_CONTROL__CI;
typedef union CP_MQD_CONTROL__VI regCP_MQD_CONTROL__VI;
typedef union CP_NUM_PRIM_NEEDED_COUNT0_HI regCP_NUM_PRIM_NEEDED_COUNT0_HI;
typedef union CP_NUM_PRIM_NEEDED_COUNT0_LO regCP_NUM_PRIM_NEEDED_COUNT0_LO;
typedef union CP_NUM_PRIM_NEEDED_COUNT1_HI regCP_NUM_PRIM_NEEDED_COUNT1_HI;
typedef union CP_NUM_PRIM_NEEDED_COUNT1_LO regCP_NUM_PRIM_NEEDED_COUNT1_LO;
typedef union CP_NUM_PRIM_NEEDED_COUNT2_HI regCP_NUM_PRIM_NEEDED_COUNT2_HI;
typedef union CP_NUM_PRIM_NEEDED_COUNT2_LO regCP_NUM_PRIM_NEEDED_COUNT2_LO;
typedef union CP_NUM_PRIM_NEEDED_COUNT3_HI regCP_NUM_PRIM_NEEDED_COUNT3_HI;
typedef union CP_NUM_PRIM_NEEDED_COUNT3_LO regCP_NUM_PRIM_NEEDED_COUNT3_LO;
typedef union CP_NUM_PRIM_WRITTEN_COUNT0_HI regCP_NUM_PRIM_WRITTEN_COUNT0_HI;
typedef union CP_NUM_PRIM_WRITTEN_COUNT0_LO regCP_NUM_PRIM_WRITTEN_COUNT0_LO;
typedef union CP_NUM_PRIM_WRITTEN_COUNT1_HI regCP_NUM_PRIM_WRITTEN_COUNT1_HI;
typedef union CP_NUM_PRIM_WRITTEN_COUNT1_LO regCP_NUM_PRIM_WRITTEN_COUNT1_LO;
typedef union CP_NUM_PRIM_WRITTEN_COUNT2_HI regCP_NUM_PRIM_WRITTEN_COUNT2_HI;
typedef union CP_NUM_PRIM_WRITTEN_COUNT2_LO regCP_NUM_PRIM_WRITTEN_COUNT2_LO;
typedef union CP_NUM_PRIM_WRITTEN_COUNT3_HI regCP_NUM_PRIM_WRITTEN_COUNT3_HI;
typedef union CP_NUM_PRIM_WRITTEN_COUNT3_LO regCP_NUM_PRIM_WRITTEN_COUNT3_LO;
typedef union CP_PA_CINVOC_COUNT_HI regCP_PA_CINVOC_COUNT_HI;
typedef union CP_PA_CINVOC_COUNT_LO regCP_PA_CINVOC_COUNT_LO;
typedef union CP_PA_CPRIM_COUNT_HI regCP_PA_CPRIM_COUNT_HI;
typedef union CP_PA_CPRIM_COUNT_LO regCP_PA_CPRIM_COUNT_LO;
typedef union CP_PERFCOUNTER_HI__SI regCP_PERFCOUNTER_HI__SI;
typedef union CP_PERFCOUNTER_LO__SI regCP_PERFCOUNTER_LO__SI;
typedef union CP_PERFCOUNTER_SELECT__SI regCP_PERFCOUNTER_SELECT__SI;
typedef union CP_PERFMON_CNTL regCP_PERFMON_CNTL;
typedef union CP_PERFMON_CNTX_CNTL regCP_PERFMON_CNTX_CNTL;
typedef union CP_PFP_ATOMIC_PREOP_HI__CI__VI regCP_PFP_ATOMIC_PREOP_HI__CI__VI;
typedef union CP_PFP_ATOMIC_PREOP_LO__CI__VI regCP_PFP_ATOMIC_PREOP_LO__CI__VI;
typedef union CP_PFP_F32_INTERRUPT__CI__VI regCP_PFP_F32_INTERRUPT__CI__VI;
typedef union CP_PFP_GDS_ATOMIC0_PREOP_HI__CI__VI regCP_PFP_GDS_ATOMIC0_PREOP_HI__CI__VI;
typedef union CP_PFP_GDS_ATOMIC0_PREOP_LO__CI__VI regCP_PFP_GDS_ATOMIC0_PREOP_LO__CI__VI;
typedef union CP_PFP_GDS_ATOMIC1_PREOP_HI__CI__VI regCP_PFP_GDS_ATOMIC1_PREOP_HI__CI__VI;
typedef union CP_PFP_GDS_ATOMIC1_PREOP_LO__CI__VI regCP_PFP_GDS_ATOMIC1_PREOP_LO__CI__VI;
typedef union CP_PFP_HEADER_DUMP regCP_PFP_HEADER_DUMP;
typedef union CP_PFP_IB_CONTROL regCP_PFP_IB_CONTROL;
typedef union CP_PFP_INTR_ROUTINE_START__CI__VI regCP_PFP_INTR_ROUTINE_START__CI__VI;
typedef union CP_PFP_LOAD_CONTROL__SI__CI regCP_PFP_LOAD_CONTROL__SI__CI;
typedef union CP_PFP_LOAD_CONTROL__VI regCP_PFP_LOAD_CONTROL__VI;
typedef union CP_PFP_PRGRM_CNTR_START__CI__VI regCP_PFP_PRGRM_CNTR_START__CI__VI;
typedef union CP_PFP_UCODE_ADDR regCP_PFP_UCODE_ADDR;
typedef union CP_PFP_UCODE_DATA regCP_PFP_UCODE_DATA;
typedef union CP_PIPEID__CI__VI regCP_PIPEID__CI__VI;
typedef union CP_PIPE_STATS_ADDR_HI__CI__VI regCP_PIPE_STATS_ADDR_HI__CI__VI;
typedef union CP_PIPE_STATS_ADDR_HI__SI regCP_PIPE_STATS_ADDR_HI__SI;
typedef union CP_PIPE_STATS_ADDR_LO regCP_PIPE_STATS_ADDR_LO;
typedef union CP_PQ_WPTR_POLL_CNTL1__CI__VI regCP_PQ_WPTR_POLL_CNTL1__CI__VI;
typedef union CP_PQ_WPTR_POLL_CNTL__CI__VI regCP_PQ_WPTR_POLL_CNTL__CI__VI;
typedef union CP_PRIV_VIOLATION_ADDR regCP_PRIV_VIOLATION_ADDR;
typedef union CP_PRT_LOD_STATS_CNTL0__CI__VI regCP_PRT_LOD_STATS_CNTL0__CI__VI;
typedef union CP_PRT_LOD_STATS_CNTL1__CI__VI regCP_PRT_LOD_STATS_CNTL1__CI__VI;
typedef union CP_PRT_LOD_STATS_CNTL2__CI__VI regCP_PRT_LOD_STATS_CNTL2__CI__VI;
typedef union CP_PWR_CNTL__CI regCP_PWR_CNTL__CI;
typedef union CP_PWR_CNTL__VI regCP_PWR_CNTL__VI;
typedef union CP_PWR_CNTL__SI regCP_PWR_CNTL__SI;
typedef union CP_QUEUE_THRESHOLDS regCP_QUEUE_THRESHOLDS;
typedef union CP_RB0_BASE regCP_RB0_BASE;
typedef union CP_RB0_BASE_HI__CI__VI regCP_RB0_BASE_HI__CI__VI;
typedef union CP_RB0_CNTL__CI regCP_RB0_CNTL__CI;
typedef union CP_RB0_CNTL__VI regCP_RB0_CNTL__VI;
typedef union CP_RB0_CNTL__SI regCP_RB0_CNTL__SI;
typedef union CP_RB0_RPTR regCP_RB0_RPTR;
typedef union CP_RB0_RPTR_ADDR regCP_RB0_RPTR_ADDR;
typedef union CP_RB0_RPTR_ADDR_HI regCP_RB0_RPTR_ADDR_HI;
typedef union CP_RB0_WPTR regCP_RB0_WPTR;
typedef union CP_RB1_BASE regCP_RB1_BASE;
typedef union CP_RB1_BASE_HI__CI__VI regCP_RB1_BASE_HI__CI__VI;
typedef union CP_RB1_CNTL__SI__CI regCP_RB1_CNTL__SI__CI;
typedef union CP_RB1_CNTL__VI regCP_RB1_CNTL__VI;
typedef union CP_RB1_RPTR regCP_RB1_RPTR;
typedef union CP_RB1_RPTR_ADDR regCP_RB1_RPTR_ADDR;
typedef union CP_RB1_RPTR_ADDR_HI regCP_RB1_RPTR_ADDR_HI;
typedef union CP_RB1_WPTR regCP_RB1_WPTR;
typedef union CP_RB2_BASE regCP_RB2_BASE;
typedef union CP_RB2_CNTL__SI__CI regCP_RB2_CNTL__SI__CI;
typedef union CP_RB2_CNTL__VI regCP_RB2_CNTL__VI;
typedef union CP_RB2_RPTR regCP_RB2_RPTR;
typedef union CP_RB2_RPTR_ADDR regCP_RB2_RPTR_ADDR;
typedef union CP_RB2_RPTR_ADDR_HI regCP_RB2_RPTR_ADDR_HI;
typedef union CP_RB2_WPTR regCP_RB2_WPTR;
typedef union CP_RB_BASE regCP_RB_BASE;
typedef union CP_RB_CNTL__CI regCP_RB_CNTL__CI;
typedef union CP_RB_CNTL__VI regCP_RB_CNTL__VI;
typedef union CP_RB_CNTL__SI regCP_RB_CNTL__SI;
typedef union CP_RB_OFFSET regCP_RB_OFFSET;
typedef union CP_RB_RPTR regCP_RB_RPTR;
typedef union CP_RB_RPTR_ADDR regCP_RB_RPTR_ADDR;
typedef union CP_RB_RPTR_ADDR_HI regCP_RB_RPTR_ADDR_HI;
typedef union CP_RB_RPTR_WR regCP_RB_RPTR_WR;
typedef union CP_RB_VMID regCP_RB_VMID;
typedef union CP_RB_WPTR regCP_RB_WPTR;
typedef union CP_RB_WPTR_DELAY regCP_RB_WPTR_DELAY;
typedef union CP_RB_WPTR_POLL_ADDR_HI__CI regCP_RB_WPTR_POLL_ADDR_HI__CI;
typedef union CP_RB_WPTR_POLL_ADDR_HI__VI regCP_RB_WPTR_POLL_ADDR_HI__VI;
typedef union CP_RB_WPTR_POLL_ADDR_HI__SI regCP_RB_WPTR_POLL_ADDR_HI__SI;
typedef union CP_RB_WPTR_POLL_ADDR_LO__CI regCP_RB_WPTR_POLL_ADDR_LO__CI;
typedef union CP_RB_WPTR_POLL_ADDR_LO__VI regCP_RB_WPTR_POLL_ADDR_LO__VI;
typedef union CP_RB_WPTR_POLL_ADDR_LO__SI regCP_RB_WPTR_POLL_ADDR_LO__SI;
typedef union CP_RB_WPTR_POLL_CNTL regCP_RB_WPTR_POLL_CNTL;
typedef union CP_RING0_PRIORITY regCP_RING0_PRIORITY;
typedef union CP_RING1_PRIORITY regCP_RING1_PRIORITY;
typedef union CP_RING2_PRIORITY regCP_RING2_PRIORITY;
typedef union CP_RINGID regCP_RINGID;
typedef union CP_RING_PRIORITY_CNTS regCP_RING_PRIORITY_CNTS;
typedef union CP_ROQ1_THRESHOLDS regCP_ROQ1_THRESHOLDS;
typedef union CP_ROQ2_AVAIL regCP_ROQ2_AVAIL;
typedef union CP_ROQ2_THRESHOLDS regCP_ROQ2_THRESHOLDS;
typedef union CP_ROQ_AVAIL regCP_ROQ_AVAIL;
typedef union CP_ROQ_IB1_STAT regCP_ROQ_IB1_STAT;
typedef union CP_ROQ_IB2_STAT regCP_ROQ_IB2_STAT;
typedef union CP_ROQ_RB_STAT regCP_ROQ_RB_STAT;
typedef union CP_ROQ_THRESHOLDS__CI__VI regCP_ROQ_THRESHOLDS__CI__VI;
typedef union CP_SCRATCH_DATA regCP_SCRATCH_DATA;
typedef union CP_SCRATCH_INDEX regCP_SCRATCH_INDEX;
typedef union CP_SC_PSINVOC_COUNT0_HI regCP_SC_PSINVOC_COUNT0_HI;
typedef union CP_SC_PSINVOC_COUNT0_LO regCP_SC_PSINVOC_COUNT0_LO;
typedef union CP_SC_PSINVOC_COUNT1_HI__CI__VI regCP_SC_PSINVOC_COUNT1_HI__CI__VI;
typedef union CP_SC_PSINVOC_COUNT1_HI__SI regCP_SC_PSINVOC_COUNT1_HI__SI;
typedef union CP_SC_PSINVOC_COUNT1_LO__CI__VI regCP_SC_PSINVOC_COUNT1_LO__CI__VI;
typedef union CP_SC_PSINVOC_COUNT1_LO__SI regCP_SC_PSINVOC_COUNT1_LO__SI;
typedef union CP_SEM_INCOMPLETE_TIMER_CNTL__SI regCP_SEM_INCOMPLETE_TIMER_CNTL__SI;
typedef union CP_SEM_WAIT_TIMER regCP_SEM_WAIT_TIMER;
typedef union CP_SIG_SEM_ADDR_HI regCP_SIG_SEM_ADDR_HI;
typedef union CP_SIG_SEM_ADDR_LO regCP_SIG_SEM_ADDR_LO;
typedef union CP_STALLED_STAT1__CI regCP_STALLED_STAT1__CI;
typedef union CP_STALLED_STAT1__VI regCP_STALLED_STAT1__VI;
typedef union CP_STALLED_STAT1__SI regCP_STALLED_STAT1__SI;
typedef union CP_STALLED_STAT2 regCP_STALLED_STAT2;
typedef union CP_STALLED_STAT3 regCP_STALLED_STAT3;
typedef union CP_STAT__CI regCP_STAT__CI;
typedef union CP_STAT__VI regCP_STAT__VI;
typedef union CP_STAT__SI regCP_STAT__SI;
typedef union CP_STQ_AVAIL regCP_STQ_AVAIL;
typedef union CP_STQ_STAT regCP_STQ_STAT;
typedef union CP_STQ_THRESHOLDS regCP_STQ_THRESHOLDS;
typedef union CP_STQ_WR_STAT__CI__VI regCP_STQ_WR_STAT__CI__VI;
typedef union CP_STREAM_OUT_ADDR_HI__CI__VI regCP_STREAM_OUT_ADDR_HI__CI__VI;
typedef union CP_STREAM_OUT_ADDR_HI__SI regCP_STREAM_OUT_ADDR_HI__SI;
typedef union CP_STREAM_OUT_ADDR_LO regCP_STREAM_OUT_ADDR_LO;
typedef union CP_STRMOUT_CNTL regCP_STRMOUT_CNTL;
typedef union CP_ST_BASE_HI regCP_ST_BASE_HI;
typedef union CP_ST_BASE_LO regCP_ST_BASE_LO;
typedef union CP_ST_BUFSZ regCP_ST_BUFSZ;
typedef union CP_VGT_CSINVOC_COUNT_HI regCP_VGT_CSINVOC_COUNT_HI;
typedef union CP_VGT_CSINVOC_COUNT_LO regCP_VGT_CSINVOC_COUNT_LO;
typedef union CP_VGT_DSINVOC_COUNT_HI regCP_VGT_DSINVOC_COUNT_HI;
typedef union CP_VGT_DSINVOC_COUNT_LO regCP_VGT_DSINVOC_COUNT_LO;
typedef union CP_VGT_GSINVOC_COUNT_HI regCP_VGT_GSINVOC_COUNT_HI;
typedef union CP_VGT_GSINVOC_COUNT_LO regCP_VGT_GSINVOC_COUNT_LO;
typedef union CP_VGT_GSPRIM_COUNT_HI regCP_VGT_GSPRIM_COUNT_HI;
typedef union CP_VGT_GSPRIM_COUNT_LO regCP_VGT_GSPRIM_COUNT_LO;
typedef union CP_VGT_HSINVOC_COUNT_HI regCP_VGT_HSINVOC_COUNT_HI;
typedef union CP_VGT_HSINVOC_COUNT_LO regCP_VGT_HSINVOC_COUNT_LO;
typedef union CP_VGT_IAPRIM_COUNT_HI regCP_VGT_IAPRIM_COUNT_HI;
typedef union CP_VGT_IAPRIM_COUNT_LO regCP_VGT_IAPRIM_COUNT_LO;
typedef union CP_VGT_IAVERT_COUNT_HI regCP_VGT_IAVERT_COUNT_HI;
typedef union CP_VGT_IAVERT_COUNT_LO regCP_VGT_IAVERT_COUNT_LO;
typedef union CP_VGT_VSINVOC_COUNT_HI regCP_VGT_VSINVOC_COUNT_HI;
typedef union CP_VGT_VSINVOC_COUNT_LO regCP_VGT_VSINVOC_COUNT_LO;
typedef union CP_VMID regCP_VMID;
typedef union CP_VMID_PREEMPT__CI regCP_VMID_PREEMPT__CI;
typedef union CP_VMID_PREEMPT__VI regCP_VMID_PREEMPT__VI;
typedef union CP_VMID_RESET__CI__VI regCP_VMID_RESET__CI__VI;
typedef union CP_WAIT_REG_MEM_TIMEOUT regCP_WAIT_REG_MEM_TIMEOUT;
typedef union CP_WAIT_SEM_ADDR_HI regCP_WAIT_SEM_ADDR_HI;
typedef union CP_WAIT_SEM_ADDR_LO regCP_WAIT_SEM_ADDR_LO;
typedef union CP_WAIT_SEM_STATUS__CI regCP_WAIT_SEM_STATUS__CI;
typedef union CRT00__SI regCRT00__SI;
typedef union CRT01__SI regCRT01__SI;
typedef union CRT02__SI regCRT02__SI;
typedef union CRT03__SI regCRT03__SI;
typedef union CRT04__SI regCRT04__SI;
typedef union CRT05__SI regCRT05__SI;
typedef union CRT06__SI regCRT06__SI;
typedef union CRT07__SI regCRT07__SI;
typedef union CRT08__SI regCRT08__SI;
typedef union CRT09__SI regCRT09__SI;
typedef union CRT0A__SI regCRT0A__SI;
typedef union CRT0B__SI regCRT0B__SI;
typedef union CRT0C__SI regCRT0C__SI;
typedef union CRT0D__SI regCRT0D__SI;
typedef union CRT0E__SI regCRT0E__SI;
typedef union CRT0F__SI regCRT0F__SI;
typedef union CRT10__SI regCRT10__SI;
typedef union CRT11__SI regCRT11__SI;
typedef union CRT12__SI regCRT12__SI;
typedef union CRT13__SI regCRT13__SI;
typedef union CRT14__SI regCRT14__SI;
typedef union CRT15__SI regCRT15__SI;
typedef union CRT16__SI regCRT16__SI;
typedef union CRT17__SI regCRT17__SI;
typedef union CRT18__SI regCRT18__SI;
typedef union CRT1E__SI regCRT1E__SI;
typedef union CRT1F__SI regCRT1F__SI;
typedef union CRT22__SI regCRT22__SI;
typedef union CRTC0_PIXEL_RATE_CNTL__SI regCRTC0_PIXEL_RATE_CNTL__SI;
typedef union CRTC1_PIXEL_RATE_CNTL__SI regCRTC1_PIXEL_RATE_CNTL__SI;
typedef union CRTC2_PIXEL_RATE_CNTL__SI regCRTC2_PIXEL_RATE_CNTL__SI;
typedef union CRTC3_PIXEL_RATE_CNTL__SI regCRTC3_PIXEL_RATE_CNTL__SI;
typedef union CRTC4_PIXEL_RATE_CNTL__SI regCRTC4_PIXEL_RATE_CNTL__SI;
typedef union CRTC5_PIXEL_RATE_CNTL__SI regCRTC5_PIXEL_RATE_CNTL__SI;
typedef union CRTC8_DATA__SI regCRTC8_DATA__SI;
typedef union CRTC8_IDX__SI regCRTC8_IDX__SI;
typedef union CRTC_ALLOW_STOP_OFF_V_CNT__SI regCRTC_ALLOW_STOP_OFF_V_CNT__SI;
typedef union CRTC_BLACK_COLOR__SI regCRTC_BLACK_COLOR__SI;
typedef union CRTC_BLANK_CONTROL__SI regCRTC_BLANK_CONTROL__SI;
typedef union CRTC_BLANK_DATA_COLOR__SI regCRTC_BLANK_DATA_COLOR__SI;
typedef union CRTC_CONTROL__SI regCRTC_CONTROL__SI;
typedef union CRTC_COUNT_CONTROL__SI regCRTC_COUNT_CONTROL__SI;
typedef union CRTC_COUNT_RESET__SI regCRTC_COUNT_RESET__SI;
typedef union CRTC_DEBUG_01__SI regCRTC_DEBUG_01__SI;
typedef union CRTC_DEBUG_02__SI regCRTC_DEBUG_02__SI;
typedef union CRTC_DEBUG_03__SI regCRTC_DEBUG_03__SI;
typedef union CRTC_DEBUG_04__SI regCRTC_DEBUG_04__SI;
typedef union CRTC_DEBUG_05__SI regCRTC_DEBUG_05__SI;
typedef union CRTC_DEBUG_06__SI regCRTC_DEBUG_06__SI;
typedef union CRTC_DEBUG_07__SI regCRTC_DEBUG_07__SI;
typedef union CRTC_DEBUG_08__SI regCRTC_DEBUG_08__SI;
typedef union CRTC_DEBUG_BITS__SI regCRTC_DEBUG_BITS__SI;
typedef union CRTC_DEBUG__SI regCRTC_DEBUG__SI;
typedef union CRTC_DOUBLE_BUFFER_CONTROL__SI regCRTC_DOUBLE_BUFFER_CONTROL__SI;
typedef union CRTC_DOUT_INTERFACE_01__SI regCRTC_DOUT_INTERFACE_01__SI;
typedef union CRTC_DOUT_INTERFACE_02__SI regCRTC_DOUT_INTERFACE_02__SI;
typedef union CRTC_DTMTEST_CNTL__SI regCRTC_DTMTEST_CNTL__SI;
typedef union CRTC_DTMTEST_STATUS_POSITION__SI regCRTC_DTMTEST_STATUS_POSITION__SI;
typedef union CRTC_FLOW_CONTROL__SI regCRTC_FLOW_CONTROL__SI;
typedef union CRTC_FORCE_COUNT_NOW_CNTL__SI regCRTC_FORCE_COUNT_NOW_CNTL__SI;
typedef union CRTC_H_BLANK_START_END__SI regCRTC_H_BLANK_START_END__SI;
typedef union CRTC_H_SYNC_A_CNTL__SI regCRTC_H_SYNC_A_CNTL__SI;
typedef union CRTC_H_SYNC_A__SI regCRTC_H_SYNC_A__SI;
typedef union CRTC_H_SYNC_B_CNTL__SI regCRTC_H_SYNC_B_CNTL__SI;
typedef union CRTC_H_SYNC_B__SI regCRTC_H_SYNC_B__SI;
typedef union CRTC_H_TOTAL__SI regCRTC_H_TOTAL__SI;
typedef union CRTC_INTERLACE_CONTROL__SI regCRTC_INTERLACE_CONTROL__SI;
typedef union CRTC_INTERLACE_STATUS__SI regCRTC_INTERLACE_STATUS__SI;
typedef union CRTC_INTERRUPT_CONTROL__SI regCRTC_INTERRUPT_CONTROL__SI;
typedef union CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__SI regCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__SI;
typedef union CRTC_MASTER_EN__SI regCRTC_MASTER_EN__SI;
typedef union CRTC_MVP_INBAND_CNTL_INSERT_TIMER__SI regCRTC_MVP_INBAND_CNTL_INSERT_TIMER__SI;
typedef union CRTC_MVP_INBAND_CNTL_INSERT__SI regCRTC_MVP_INBAND_CNTL_INSERT__SI;
typedef union CRTC_MVP_STATUS__SI regCRTC_MVP_STATUS__SI;
typedef union CRTC_NOM_VERT_POSITION__SI regCRTC_NOM_VERT_POSITION__SI;
typedef union CRTC_OVERSCAN_COLOR__SI regCRTC_OVERSCAN_COLOR__SI;
typedef union CRTC_PIXCLK_DTO_MODULO__SI regCRTC_PIXCLK_DTO_MODULO__SI;
typedef union CRTC_PIXCLK_DTO_PHASE__SI regCRTC_PIXCLK_DTO_PHASE__SI;
typedef union CRTC_PIXEL_DATA_READBACK__SI regCRTC_PIXEL_DATA_READBACK__SI;
typedef union CRTC_SCL_INTERFACE__SI regCRTC_SCL_INTERFACE__SI;
typedef union CRTC_SNAPSHOT_CONTROL__SI regCRTC_SNAPSHOT_CONTROL__SI;
typedef union CRTC_SNAPSHOT_FRAME__SI regCRTC_SNAPSHOT_FRAME__SI;
typedef union CRTC_SNAPSHOT_POSITION__SI regCRTC_SNAPSHOT_POSITION__SI;
typedef union CRTC_SNAPSHOT_STATUS__SI regCRTC_SNAPSHOT_STATUS__SI;
typedef union CRTC_START_LINE_CONTROL__SI regCRTC_START_LINE_CONTROL__SI;
typedef union CRTC_STATUS_FRAME_COUNT__SI regCRTC_STATUS_FRAME_COUNT__SI;
typedef union CRTC_STATUS_HV_COUNT__SI regCRTC_STATUS_HV_COUNT__SI;
typedef union CRTC_STATUS_POSITION__SI regCRTC_STATUS_POSITION__SI;
typedef union CRTC_STATUS_VF_COUNT__SI regCRTC_STATUS_VF_COUNT__SI;
typedef union CRTC_STATUS__SI regCRTC_STATUS__SI;
typedef union CRTC_STEREO_CONTROL__SI regCRTC_STEREO_CONTROL__SI;
typedef union CRTC_STEREO_FORCE_NEXT_EYE__SI regCRTC_STEREO_FORCE_NEXT_EYE__SI;
typedef union CRTC_STEREO_STATUS__SI regCRTC_STEREO_STATUS__SI;
typedef union CRTC_TEST_DEBUG_DATA__SI regCRTC_TEST_DEBUG_DATA__SI;
typedef union CRTC_TEST_DEBUG_INDEX__SI regCRTC_TEST_DEBUG_INDEX__SI;
typedef union CRTC_TEST_PATTERN_COLOR__SI regCRTC_TEST_PATTERN_COLOR__SI;
typedef union CRTC_TEST_PATTERN_CONTROL__SI regCRTC_TEST_PATTERN_CONTROL__SI;
typedef union CRTC_TEST_PATTERN_PARAMETERS__SI regCRTC_TEST_PATTERN_PARAMETERS__SI;
typedef union CRTC_TRIGA_CNTL__SI regCRTC_TRIGA_CNTL__SI;
typedef union CRTC_TRIGA_MANUAL_TRIG__SI regCRTC_TRIGA_MANUAL_TRIG__SI;
typedef union CRTC_TRIGB_CNTL__SI regCRTC_TRIGB_CNTL__SI;
typedef union CRTC_TRIGB_MANUAL_TRIG__SI regCRTC_TRIGB_MANUAL_TRIG__SI;
typedef union CRTC_UPDATE_LOCK__SI regCRTC_UPDATE_LOCK__SI;
typedef union CRTC_VBI_END__SI regCRTC_VBI_END__SI;
typedef union CRTC_VERT_SYNC_CONTROL__SI regCRTC_VERT_SYNC_CONTROL__SI;
typedef union CRTC_VGA_INTERFACE__SI regCRTC_VGA_INTERFACE__SI;
typedef union CRTC_VGA_PARAMETER_CAPTURE_MODE__SI regCRTC_VGA_PARAMETER_CAPTURE_MODE__SI;
typedef union CRTC_VSYNC_NOM_INT_STATUS__SI regCRTC_VSYNC_NOM_INT_STATUS__SI;
typedef union CRTC_V_BLANK_START_END__SI regCRTC_V_BLANK_START_END__SI;
typedef union CRTC_V_SYNC_A_CNTL__SI regCRTC_V_SYNC_A_CNTL__SI;
typedef union CRTC_V_SYNC_A__SI regCRTC_V_SYNC_A__SI;
typedef union CRTC_V_SYNC_B_CNTL__SI regCRTC_V_SYNC_B_CNTL__SI;
typedef union CRTC_V_SYNC_B__SI regCRTC_V_SYNC_B__SI;
typedef union CRTC_V_TOTAL_CONTROL__SI regCRTC_V_TOTAL_CONTROL__SI;
typedef union CRTC_V_TOTAL_INT_STATUS__SI regCRTC_V_TOTAL_INT_STATUS__SI;
typedef union CRTC_V_TOTAL_MAX__SI regCRTC_V_TOTAL_MAX__SI;
typedef union CRTC_V_TOTAL_MIN__SI regCRTC_V_TOTAL_MIN__SI;
typedef union CRTC_V_TOTAL__SI regCRTC_V_TOTAL__SI;
typedef union CRTC_V_UPDATE_INT_STATUS__SI regCRTC_V_UPDATE_INT_STATUS__SI;
typedef union CSPRIV_CONNECT__CI__VI regCSPRIV_CONNECT__CI__VI;
typedef union CSPRIV_THREAD_TRACE_EVENT__CI__VI regCSPRIV_THREAD_TRACE_EVENT__CI__VI;
typedef union CSPRIV_THREAD_TRACE_TG0__CI__VI regCSPRIV_THREAD_TRACE_TG0__CI__VI;
typedef union CSPRIV_THREAD_TRACE_TG1__CI__VI regCSPRIV_THREAD_TRACE_TG1__CI__VI;
typedef union CSPRIV_THREAD_TRACE_TG2__CI__VI regCSPRIV_THREAD_TRACE_TG2__CI__VI;
typedef union CSPRIV_THREAD_TRACE_TG3__CI__VI regCSPRIV_THREAD_TRACE_TG3__CI__VI;
typedef union CS_COPY_STATE regCS_COPY_STATE;
typedef union CURRENT_PG_STATUS__CI__VI regCURRENT_PG_STATUS__CI__VI;
typedef union CUR_COLOR1__SI regCUR_COLOR1__SI;
typedef union CUR_COLOR2__SI regCUR_COLOR2__SI;
typedef union CUR_CONTROL__SI regCUR_CONTROL__SI;
typedef union CUR_HOT_SPOT__SI regCUR_HOT_SPOT__SI;
typedef union CUR_POSITION__SI regCUR_POSITION__SI;
typedef union CUR_SIZE__SI regCUR_SIZE__SI;
typedef union CUR_SURFACE_ADDRESS_HIGH__SI regCUR_SURFACE_ADDRESS_HIGH__SI;
typedef union CUR_SURFACE_ADDRESS__SI regCUR_SURFACE_ADDRESS__SI;
typedef union CUR_UPDATE__SI regCUR_UPDATE__SI;
typedef union D1VGA_CONTROL__SI regD1VGA_CONTROL__SI;
typedef union D1_PROTECTION__SI regD1_PROTECTION__SI;
typedef union D2VGA_CONTROL__SI regD2VGA_CONTROL__SI;
typedef union D2_PROTECTION__SI regD2_PROTECTION__SI;
typedef union D3VGA_CONTROL__SI regD3VGA_CONTROL__SI;
typedef union D3_PROTECTION__SI regD3_PROTECTION__SI;
typedef union D4VGA_CONTROL__SI regD4VGA_CONTROL__SI;
typedef union D4_PROTECTION__SI regD4_PROTECTION__SI;
typedef union D5VGA_CONTROL__SI regD5VGA_CONTROL__SI;
typedef union D5_PROTECTION__SI regD5_PROTECTION__SI;
typedef union D6VGA_CONTROL__SI regD6VGA_CONTROL__SI;
typedef union D6_PROTECTION__SI regD6_PROTECTION__SI;
typedef union DAC_AUTODETECT_CONTROL2__SI regDAC_AUTODETECT_CONTROL2__SI;
typedef union DAC_AUTODETECT_CONTROL3__SI regDAC_AUTODETECT_CONTROL3__SI;
typedef union DAC_AUTODETECT_CONTROL__SI regDAC_AUTODETECT_CONTROL__SI;
typedef union DAC_AUTODETECT_INT_CONTROL__SI regDAC_AUTODETECT_INT_CONTROL__SI;
typedef union DAC_AUTODETECT_STATUS__SI regDAC_AUTODETECT_STATUS__SI;
typedef union DAC_AUTO_CALIB_CONTROL__SI regDAC_AUTO_CALIB_CONTROL__SI;
typedef union DAC_BGADJ_CONTROL__SI regDAC_BGADJ_CONTROL__SI;
typedef union DAC_COMPARATOR_ENABLE__SI regDAC_COMPARATOR_ENABLE__SI;
typedef union DAC_COMPARATOR_OUTPUT__SI regDAC_COMPARATOR_OUTPUT__SI;
typedef union DAC_CONTROL__SI regDAC_CONTROL__SI;
typedef union DAC_CRC_CONTROL__SI regDAC_CRC_CONTROL__SI;
typedef union DAC_CRC_EN__SI regDAC_CRC_EN__SI;
typedef union DAC_CRC_SIG_CONTROL_MASK__SI regDAC_CRC_SIG_CONTROL_MASK__SI;
typedef union DAC_CRC_SIG_CONTROL__SI regDAC_CRC_SIG_CONTROL__SI;
typedef union DAC_CRC_SIG_RGB_MASK__SI regDAC_CRC_SIG_RGB_MASK__SI;
typedef union DAC_CRC_SIG_RGB__SI regDAC_CRC_SIG_RGB__SI;
typedef union DAC_DATA__SI regDAC_DATA__SI;
typedef union DAC_DEBUG1__SI regDAC_DEBUG1__SI;
typedef union DAC_DEBUG2__SI regDAC_DEBUG2__SI;
typedef union DAC_DEBUG3__SI regDAC_DEBUG3__SI;
typedef union DAC_DFT_CONFIG__SI regDAC_DFT_CONFIG__SI;
typedef union DAC_ENABLE__SI regDAC_ENABLE__SI;
typedef union DAC_FORCE_DATA__SI regDAC_FORCE_DATA__SI;
typedef union DAC_FORCE_OUTPUT_CNTL__SI regDAC_FORCE_OUTPUT_CNTL__SI;
typedef union DAC_MACRO_CNTL__SI regDAC_MACRO_CNTL__SI;
typedef union DAC_MASK__SI regDAC_MASK__SI;
typedef union DAC_POWERDOWN__SI regDAC_POWERDOWN__SI;
typedef union DAC_PWR_CNTL__SI regDAC_PWR_CNTL__SI;
typedef union DAC_R_INDEX__SI regDAC_R_INDEX__SI;
typedef union DAC_SOURCE_SELECT__SI regDAC_SOURCE_SELECT__SI;
typedef union DAC_STEREOSYNC_SELECT__SI regDAC_STEREOSYNC_SELECT__SI;
typedef union DAC_SYNC_TRISTATE_CONTROL__SI regDAC_SYNC_TRISTATE_CONTROL__SI;
typedef union DAC_TEST_ENABLE__SI regDAC_TEST_ENABLE__SI;
typedef union DAC_W_INDEX__SI regDAC_W_INDEX__SI;
typedef union DATA_FORMAT__SI regDATA_FORMAT__SI;
typedef union DBG_BUS_OUT1 regDBG_BUS_OUT1;
typedef union DBG_BYPASS_SRBM_ACCESS__CI regDBG_BYPASS_SRBM_ACCESS__CI;
typedef union DBG_CHAIN_CONTROL regDBG_CHAIN_CONTROL;
typedef union DBG_FBC_COMP_DEBUG__SI regDBG_FBC_COMP_DEBUG__SI;
typedef union DBG_FBC_CTL23__SI regDBG_FBC_CTL23__SI;
typedef union DBG_FBC_DECOMP_CTL_DEBUG__SI regDBG_FBC_DECOMP_CTL_DEBUG__SI;
typedef union DBW_CHROMA_BOT_ADDR__SI regDBW_CHROMA_BOT_ADDR__SI;
typedef union DBW_CHROMA_TOP_ADDR__SI regDBW_CHROMA_TOP_ADDR__SI;
typedef union DBW_LUMA_BOT_ADDR__SI regDBW_LUMA_BOT_ADDR__SI;
typedef union DBW_LUMA_TOP_ADDR__SI regDBW_LUMA_TOP_ADDR__SI;
typedef union DB_ALPHA_TO_MASK regDB_ALPHA_TO_MASK;
typedef union DB_BUF_SIZE__SI regDB_BUF_SIZE__SI;
typedef union DB_CF_DAT__SI regDB_CF_DAT__SI;
typedef union DB_CGTT_CLK_CTRL_0 regDB_CGTT_CLK_CTRL_0;
typedef union DB_COUNT_CONTROL regDB_COUNT_CONTROL;
typedef union DB_CREDIT_LIMIT regDB_CREDIT_LIMIT;
typedef union DB_CTL__SI regDB_CTL__SI;
typedef union DB_DBG_CTL__SI regDB_DBG_CTL__SI;
typedef union DB_DBG_STAT__SI regDB_DBG_STAT__SI;
typedef union DB_DEBUG regDB_DEBUG;
typedef union DB_DEBUG2__CI__VI regDB_DEBUG2__CI__VI;
typedef union DB_DEBUG2__SI regDB_DEBUG2__SI;
typedef union DB_DEBUG3__CI regDB_DEBUG3__CI;
typedef union DB_DEBUG3__VI regDB_DEBUG3__VI;
typedef union DB_DEBUG3__SI regDB_DEBUG3__SI;
typedef union DB_DEBUG4__CI regDB_DEBUG4__CI;
typedef union DB_DEBUG4__VI regDB_DEBUG4__VI;
typedef union DB_DEBUG4__SI regDB_DEBUG4__SI;
typedef union DB_DEBUG_INT_STAT__SI regDB_DEBUG_INT_STAT__SI;
typedef union DB_DEPTH_BOUNDS_MAX regDB_DEPTH_BOUNDS_MAX;
typedef union DB_DEPTH_BOUNDS_MIN regDB_DEPTH_BOUNDS_MIN;
typedef union DB_DEPTH_CLEAR regDB_DEPTH_CLEAR;
typedef union DB_DEPTH_CONTROL regDB_DEPTH_CONTROL;
typedef union DB_DEPTH_INFO regDB_DEPTH_INFO;
typedef union DB_DEPTH_SIZE regDB_DEPTH_SIZE;
typedef union DB_DEPTH_SLICE regDB_DEPTH_SLICE;
typedef union DB_DEPTH_VIEW regDB_DEPTH_VIEW;
typedef union DB_EQAA regDB_EQAA;
typedef union DB_ERRCONCEAL_CONTROL__SI regDB_ERRCONCEAL_CONTROL__SI;
typedef union DB_ERRDET_CONTROL__SI regDB_ERRDET_CONTROL__SI;
typedef union DB_ERRDET__SI regDB_ERRDET__SI;
typedef union DB_FIFO_DEPTH1 regDB_FIFO_DEPTH1;
typedef union DB_FIFO_DEPTH2 regDB_FIFO_DEPTH2;
typedef union DB_FREE_CACHELINES regDB_FREE_CACHELINES;
typedef union DB_GREY_LEVELS__SI regDB_GREY_LEVELS__SI;
typedef union DB_HTILE_DATA_BASE regDB_HTILE_DATA_BASE;
typedef union DB_HTILE_SURFACE regDB_HTILE_SURFACE;
typedef union DB_HW_DEBUG__SI regDB_HW_DEBUG__SI;
typedef union DB_INTRA_HOR_ADR__SI regDB_INTRA_HOR_ADR__SI;
typedef union DB_INT_EN__SI regDB_INT_EN__SI;
typedef union DB_INT_STAT__SI regDB_INT_STAT__SI;
typedef union DB_LMA_ADR__SI regDB_LMA_ADR__SI;
typedef union DB_LMA_CTL__SI regDB_LMA_CTL__SI;
typedef union DB_LMA_DAT__SI regDB_LMA_DAT__SI;
typedef union DB_LUMA_ADR__SI regDB_LUMA_ADR__SI;
typedef union DB_OCCLUSION_COUNT0_HI__CI__VI regDB_OCCLUSION_COUNT0_HI__CI__VI;
typedef union DB_OCCLUSION_COUNT0_LOW__CI__VI regDB_OCCLUSION_COUNT0_LOW__CI__VI;
typedef union DB_OCCLUSION_COUNT1_HI__CI__VI regDB_OCCLUSION_COUNT1_HI__CI__VI;
typedef union DB_OCCLUSION_COUNT1_LOW__CI__VI regDB_OCCLUSION_COUNT1_LOW__CI__VI;
typedef union DB_OCCLUSION_COUNT2_HI__CI__VI regDB_OCCLUSION_COUNT2_HI__CI__VI;
typedef union DB_OCCLUSION_COUNT2_LOW__CI__VI regDB_OCCLUSION_COUNT2_LOW__CI__VI;
typedef union DB_OCCLUSION_COUNT3_HI__CI__VI regDB_OCCLUSION_COUNT3_HI__CI__VI;
typedef union DB_OCCLUSION_COUNT3_LOW__CI__VI regDB_OCCLUSION_COUNT3_LOW__CI__VI;
typedef union DB_PERFCOUNTER0_HI regDB_PERFCOUNTER0_HI;
typedef union DB_PERFCOUNTER0_LO regDB_PERFCOUNTER0_LO;
typedef union DB_PERFCOUNTER0_SELECT regDB_PERFCOUNTER0_SELECT;
typedef union DB_PERFCOUNTER0_SELECT1__CI__VI regDB_PERFCOUNTER0_SELECT1__CI__VI;
typedef union DB_PERFCOUNTER1_HI regDB_PERFCOUNTER1_HI;
typedef union DB_PERFCOUNTER1_LO regDB_PERFCOUNTER1_LO;
typedef union DB_PERFCOUNTER1_SELECT regDB_PERFCOUNTER1_SELECT;
typedef union DB_PERFCOUNTER1_SELECT1__CI__VI regDB_PERFCOUNTER1_SELECT1__CI__VI;
typedef union DB_PERFCOUNTER2_HI regDB_PERFCOUNTER2_HI;
typedef union DB_PERFCOUNTER2_LO regDB_PERFCOUNTER2_LO;
typedef union DB_PERFCOUNTER2_SELECT regDB_PERFCOUNTER2_SELECT;
typedef union DB_PERFCOUNTER3_HI regDB_PERFCOUNTER3_HI;
typedef union DB_PERFCOUNTER3_LO regDB_PERFCOUNTER3_LO;
typedef union DB_PERFCOUNTER3_SELECT regDB_PERFCOUNTER3_SELECT;
typedef union DB_PRELOAD_CONTROL regDB_PRELOAD_CONTROL;
typedef union DB_READ_DEBUG_0 regDB_READ_DEBUG_0;
typedef union DB_READ_DEBUG_1 regDB_READ_DEBUG_1;
typedef union DB_READ_DEBUG_2 regDB_READ_DEBUG_2;
typedef union DB_READ_DEBUG_3 regDB_READ_DEBUG_3;
typedef union DB_READ_DEBUG_4 regDB_READ_DEBUG_4;
typedef union DB_READ_DEBUG_5 regDB_READ_DEBUG_5;
typedef union DB_READ_DEBUG_6 regDB_READ_DEBUG_6;
typedef union DB_READ_DEBUG_7 regDB_READ_DEBUG_7;
typedef union DB_READ_DEBUG_8 regDB_READ_DEBUG_8;
typedef union DB_READ_DEBUG_9 regDB_READ_DEBUG_9;
typedef union DB_READ_DEBUG_A regDB_READ_DEBUG_A;
typedef union DB_READ_DEBUG_B regDB_READ_DEBUG_B;
typedef union DB_READ_DEBUG_C regDB_READ_DEBUG_C;
typedef union DB_READ_DEBUG_D regDB_READ_DEBUG_D;
typedef union DB_READ_DEBUG_E regDB_READ_DEBUG_E;
typedef union DB_READ_DEBUG_F regDB_READ_DEBUG_F;
typedef union DB_RENDER_CONTROL regDB_RENDER_CONTROL;
typedef union DB_RENDER_OVERRIDE regDB_RENDER_OVERRIDE;
typedef union DB_RENDER_OVERRIDE2 regDB_RENDER_OVERRIDE2;
typedef union DB_RING_CONTROL__CI__VI regDB_RING_CONTROL__CI__VI;
typedef union DB_SHADER_CONTROL regDB_SHADER_CONTROL;
typedef union DB_SLICE_INFO__SI regDB_SLICE_INFO__SI;
typedef union DB_SPS_INFO__SI regDB_SPS_INFO__SI;
typedef union DB_SRAM_RM_CTL__SI regDB_SRAM_RM_CTL__SI;
typedef union DB_SRESULTS_COMPARE_STATE0 regDB_SRESULTS_COMPARE_STATE0;
typedef union DB_SRESULTS_COMPARE_STATE1 regDB_SRESULTS_COMPARE_STATE1;
typedef union DB_STAT__SI regDB_STAT__SI;
typedef union DB_STENCILREFMASK regDB_STENCILREFMASK;
typedef union DB_STENCILREFMASK_BF regDB_STENCILREFMASK_BF;
typedef union DB_STENCIL_CLEAR regDB_STENCIL_CLEAR;
typedef union DB_STENCIL_CONTROL regDB_STENCIL_CONTROL;
typedef union DB_STENCIL_INFO regDB_STENCIL_INFO;
typedef union DB_STENCIL_READ_BASE regDB_STENCIL_READ_BASE;
typedef union DB_STENCIL_WRITE_BASE regDB_STENCIL_WRITE_BASE;
typedef union DB_SUBTILE_CONTROL regDB_SUBTILE_CONTROL;
typedef union DB_TOP_Y_PIC__SI regDB_TOP_Y_PIC__SI;
typedef union DB_UPROC_STAT__SI regDB_UPROC_STAT__SI;
typedef union DB_VC1_SP_CONTEXT__SI regDB_VC1_SP_CONTEXT__SI;
typedef union DB_WATERMARKS regDB_WATERMARKS;
typedef union DB_ZPASS_COUNT_HI regDB_ZPASS_COUNT_HI;
typedef union DB_ZPASS_COUNT_LOW regDB_ZPASS_COUNT_LOW;
typedef union DB_Z_INFO regDB_Z_INFO;
typedef union DB_Z_READ_BASE regDB_Z_READ_BASE;
typedef union DB_Z_WRITE_BASE regDB_Z_WRITE_BASE;
typedef union DCCG_AUDIO_DTO0_CNTL__SI regDCCG_AUDIO_DTO0_CNTL__SI;
typedef union DCCG_AUDIO_DTO0_LOAD__SI regDCCG_AUDIO_DTO0_LOAD__SI;
typedef union DCCG_AUDIO_DTO0_MODULE__SI regDCCG_AUDIO_DTO0_MODULE__SI;
typedef union DCCG_AUDIO_DTO0_PHASE__SI regDCCG_AUDIO_DTO0_PHASE__SI;
typedef union DCCG_AUDIO_DTO_SELECT__SI regDCCG_AUDIO_DTO_SELECT__SI;
typedef union DCCG_CG_PLL_PIXCLK_SEL__SI regDCCG_CG_PLL_PIXCLK_SEL__SI;
typedef union DCCG_DEBUG_01__SI regDCCG_DEBUG_01__SI;
typedef union DCCG_DEBUG_02__SI regDCCG_DEBUG_02__SI;
typedef union DCCG_DEBUG_03__SI regDCCG_DEBUG_03__SI;
typedef union DCCG_DEBUG_04__SI regDCCG_DEBUG_04__SI;
typedef union DCCG_DEBUG_05__SI regDCCG_DEBUG_05__SI;
typedef union DCCG_DEBUG_06__SI regDCCG_DEBUG_06__SI;
typedef union DCCG_DEBUG_07__SI regDCCG_DEBUG_07__SI;
typedef union DCCG_DEBUG_08__SI regDCCG_DEBUG_08__SI;
typedef union DCCG_DEBUG_09__SI regDCCG_DEBUG_09__SI;
typedef union DCCG_DEBUG_10__SI regDCCG_DEBUG_10__SI;
typedef union DCCG_DEBUG_11__SI regDCCG_DEBUG_11__SI;
typedef union DCCG_DEBUG_12__SI regDCCG_DEBUG_12__SI;
typedef union DCCG_DEBUG_13__SI regDCCG_DEBUG_13__SI;
typedef union DCCG_DEBUG_BLOCK_ID__SI regDCCG_DEBUG_BLOCK_ID__SI;
typedef union DCCG_DEBUG__SI regDCCG_DEBUG__SI;
typedef union DCCG_GATE_DISABLE_CNTL__SI regDCCG_GATE_DISABLE_CNTL__SI;
typedef union DCCG_TEST_CLK_SEL__SI regDCCG_TEST_CLK_SEL__SI;
typedef union DCCG_TEST_DEBUG_DATA__SI regDCCG_TEST_DEBUG_DATA__SI;
typedef union DCCG_TEST_DEBUG_INDEX__SI regDCCG_TEST_DEBUG_INDEX__SI;
typedef union DCCG_VPCLK_CNTL__SI regDCCG_VPCLK_CNTL__SI;
typedef union DCDEBUG_BUS_CLK1_SEL__SI regDCDEBUG_BUS_CLK1_SEL__SI;
typedef union DCDEBUG_BUS_CLK2_SEL__SI regDCDEBUG_BUS_CLK2_SEL__SI;
typedef union DCDEBUG_BUS_CLK3_SEL__SI regDCDEBUG_BUS_CLK3_SEL__SI;
typedef union DCDEBUG_BUS_CLK4_SEL__SI regDCDEBUG_BUS_CLK4_SEL__SI;
typedef union DCDEBUG_DATA_TRIGGER_MASK__SI regDCDEBUG_DATA_TRIGGER_MASK__SI;
typedef union DCDEBUG_DATA_TRIGGER_PATTERN__SI regDCDEBUG_DATA_TRIGGER_PATTERN__SI;
typedef union DCDEBUG_EDGE_TRIGGER_MASK__SI regDCDEBUG_EDGE_TRIGGER_MASK__SI;
typedef union DCDEBUG_EDGE_TRIGGER_PATTERN__SI regDCDEBUG_EDGE_TRIGGER_PATTERN__SI;
typedef union DCDEBUG_OUT_CNTL__SI regDCDEBUG_OUT_CNTL__SI;
typedef union DCDEBUG_OUT_PIN_OVERRIDE__SI regDCDEBUG_OUT_PIN_OVERRIDE__SI;
typedef union DCDEBUG_TRIGGER_CNTL__SI regDCDEBUG_TRIGGER_CNTL__SI;
typedef union DCDEBUG_TRIGGER_STAT__SI regDCDEBUG_TRIGGER_STAT__SI;
typedef union DCFE0_CLOCK_ENABLE__SI regDCFE0_CLOCK_ENABLE__SI;
typedef union DCFE1_CLOCK_ENABLE__SI regDCFE1_CLOCK_ENABLE__SI;
typedef union DCFE2_CLOCK_ENABLE__SI regDCFE2_CLOCK_ENABLE__SI;
typedef union DCFE3_CLOCK_ENABLE__SI regDCFE3_CLOCK_ENABLE__SI;
typedef union DCFE4_CLOCK_ENABLE__SI regDCFE4_CLOCK_ENABLE__SI;
typedef union DCFE5_CLOCK_ENABLE__SI regDCFE5_CLOCK_ENABLE__SI;
typedef union DCIO_DEBUG1__SI regDCIO_DEBUG1__SI;
typedef union DCIO_DEBUG2__SI regDCIO_DEBUG2__SI;
typedef union DCIO_DEBUG3__SI regDCIO_DEBUG3__SI;
typedef union DCIO_DEBUG4__SI regDCIO_DEBUG4__SI;
typedef union DCIO_DEBUG5__SI regDCIO_DEBUG5__SI;
typedef union DCIO_DEBUG6__SI regDCIO_DEBUG6__SI;
typedef union DCIO_DEBUG7__SI regDCIO_DEBUG7__SI;
typedef union DCIO_DEBUG__SI regDCIO_DEBUG__SI;
typedef union DCIO_IMPCAL_CNTL_AB__SI regDCIO_IMPCAL_CNTL_AB__SI;
typedef union DCIO_IMPCAL_CNTL_CD__SI regDCIO_IMPCAL_CNTL_CD__SI;
typedef union DCIO_IMPCAL_CNTL_EF__SI regDCIO_IMPCAL_CNTL_EF__SI;
typedef union DCI_TEST_DEBUG_DATA__SI regDCI_TEST_DEBUG_DATA__SI;
typedef union DCI_TEST_DEBUG_INDEX__SI regDCI_TEST_DEBUG_INDEX__SI;
typedef union DCPLL_CNTL__SI regDCPLL_CNTL__SI;
typedef union DCPLL_DEBUG_CLK_SEL__SI regDCPLL_DEBUG_CLK_SEL__SI;
typedef union DCPLL_DISPCLK_DTO_CNTL__SI regDCPLL_DISPCLK_DTO_CNTL__SI;
typedef union DCPLL_FB_DIV__SI regDCPLL_FB_DIV__SI;
typedef union DCPLL_PLL_CNTL__SI regDCPLL_PLL_CNTL__SI;
typedef union DCPLL_POST_DIV_SRC__SI regDCPLL_POST_DIV_SRC__SI;
typedef union DCPLL_POST_DIV__SI regDCPLL_POST_DIV__SI;
typedef union DCPLL_REF_DIV_SRC__SI regDCPLL_REF_DIV_SRC__SI;
typedef union DCPLL_REF_DIV__SI regDCPLL_REF_DIV__SI;
typedef union DCPLL_UNLOCK_DETECT_CNTL__SI regDCPLL_UNLOCK_DETECT_CNTL__SI;
typedef union DCPLL_UPDATE_CNTL__SI regDCPLL_UPDATE_CNTL__SI;
typedef union DCPLL_UPDATE_LOCK__SI regDCPLL_UPDATE_LOCK__SI;
typedef union DCPLL_VREG_CNTL__SI regDCPLL_VREG_CNTL__SI;
typedef union DCP_CONTROL__SI regDCP_CONTROL__SI;
typedef union DCP_CRC_CONTROL__SI regDCP_CRC_CONTROL__SI;
typedef union DCP_CRC_CURRENT__SI regDCP_CRC_CURRENT__SI;
typedef union DCP_CRC_LAST__SI regDCP_CRC_LAST__SI;
typedef union DCP_CRC_MASK__SI regDCP_CRC_MASK__SI;
typedef union DCP_DEBUG_ID__SI regDCP_DEBUG_ID__SI;
typedef union DCP_DEBUG__SI regDCP_DEBUG__SI;
typedef union DCP_LB_DATA_GAP_BETWEEN_CHUNK__SI regDCP_LB_DATA_GAP_BETWEEN_CHUNK__SI;
typedef union DCP_MULTI_CHIP_CNTL__SI regDCP_MULTI_CHIP_CNTL__SI;
typedef union DCP_RBBMIF_RDWR_TIMEOUT__SI regDCP_RBBMIF_RDWR_TIMEOUT__SI;
typedef union DCP_TEST_DEBUG_DATA__SI regDCP_TEST_DEBUG_DATA__SI;
typedef union DCP_TEST_DEBUG_INDEX__SI regDCP_TEST_DEBUG_INDEX__SI;
typedef union DCP_TILING_CONFIG__SI regDCP_TILING_CONFIG__SI;
typedef union DC_ABM1_ACE_CNTL_MISC__SI regDC_ABM1_ACE_CNTL_MISC__SI;
typedef union DC_ABM1_ACE_OFFSET_SLOPE_0__SI regDC_ABM1_ACE_OFFSET_SLOPE_0__SI;
typedef union DC_ABM1_ACE_OFFSET_SLOPE_1__SI regDC_ABM1_ACE_OFFSET_SLOPE_1__SI;
typedef union DC_ABM1_ACE_OFFSET_SLOPE_2__SI regDC_ABM1_ACE_OFFSET_SLOPE_2__SI;
typedef union DC_ABM1_ACE_OFFSET_SLOPE_3__SI regDC_ABM1_ACE_OFFSET_SLOPE_3__SI;
typedef union DC_ABM1_ACE_OFFSET_SLOPE_4__SI regDC_ABM1_ACE_OFFSET_SLOPE_4__SI;
typedef union DC_ABM1_ACE_THRES_12__SI regDC_ABM1_ACE_THRES_12__SI;
typedef union DC_ABM1_ACE_THRES_34__SI regDC_ABM1_ACE_THRES_34__SI;
typedef union DC_ABM1_BL_MASTER_LOCK__SI regDC_ABM1_BL_MASTER_LOCK__SI;
typedef union DC_ABM1_CNTL__SI regDC_ABM1_CNTL__SI;
typedef union DC_ABM1_DEBUG_MISC__SI regDC_ABM1_DEBUG_MISC__SI;
typedef union DC_ABM1_HGLS_REG_READ_PROGRESS__SI regDC_ABM1_HGLS_REG_READ_PROGRESS__SI;
typedef union DC_ABM1_HG_BIN_17_24_SHIFT_INDEX__SI regDC_ABM1_HG_BIN_17_24_SHIFT_INDEX__SI;
typedef union DC_ABM1_HG_BIN_1_32_SHIFT_FLAG__SI regDC_ABM1_HG_BIN_1_32_SHIFT_FLAG__SI;
typedef union DC_ABM1_HG_BIN_1_8_SHIFT_INDEX__SI regDC_ABM1_HG_BIN_1_8_SHIFT_INDEX__SI;
typedef union DC_ABM1_HG_BIN_25_32_SHIFT_INDEX__SI regDC_ABM1_HG_BIN_25_32_SHIFT_INDEX__SI;
typedef union DC_ABM1_HG_BIN_9_16_SHIFT_INDEX__SI regDC_ABM1_HG_BIN_9_16_SHIFT_INDEX__SI;
typedef union DC_ABM1_HG_MISC_CTRL__SI regDC_ABM1_HG_MISC_CTRL__SI;
typedef union DC_ABM1_HG_RESULT_10__SI regDC_ABM1_HG_RESULT_10__SI;
typedef union DC_ABM1_HG_RESULT_11__SI regDC_ABM1_HG_RESULT_11__SI;
typedef union DC_ABM1_HG_RESULT_12__SI regDC_ABM1_HG_RESULT_12__SI;
typedef union DC_ABM1_HG_RESULT_13__SI regDC_ABM1_HG_RESULT_13__SI;
typedef union DC_ABM1_HG_RESULT_14__SI regDC_ABM1_HG_RESULT_14__SI;
typedef union DC_ABM1_HG_RESULT_15__SI regDC_ABM1_HG_RESULT_15__SI;
typedef union DC_ABM1_HG_RESULT_16__SI regDC_ABM1_HG_RESULT_16__SI;
typedef union DC_ABM1_HG_RESULT_17__SI regDC_ABM1_HG_RESULT_17__SI;
typedef union DC_ABM1_HG_RESULT_18__SI regDC_ABM1_HG_RESULT_18__SI;
typedef union DC_ABM1_HG_RESULT_19__SI regDC_ABM1_HG_RESULT_19__SI;
typedef union DC_ABM1_HG_RESULT_1__SI regDC_ABM1_HG_RESULT_1__SI;
typedef union DC_ABM1_HG_RESULT_20__SI regDC_ABM1_HG_RESULT_20__SI;
typedef union DC_ABM1_HG_RESULT_21__SI regDC_ABM1_HG_RESULT_21__SI;
typedef union DC_ABM1_HG_RESULT_22__SI regDC_ABM1_HG_RESULT_22__SI;
typedef union DC_ABM1_HG_RESULT_23__SI regDC_ABM1_HG_RESULT_23__SI;
typedef union DC_ABM1_HG_RESULT_24__SI regDC_ABM1_HG_RESULT_24__SI;
typedef union DC_ABM1_HG_RESULT_2__SI regDC_ABM1_HG_RESULT_2__SI;
typedef union DC_ABM1_HG_RESULT_3__SI regDC_ABM1_HG_RESULT_3__SI;
typedef union DC_ABM1_HG_RESULT_4__SI regDC_ABM1_HG_RESULT_4__SI;
typedef union DC_ABM1_HG_RESULT_5__SI regDC_ABM1_HG_RESULT_5__SI;
typedef union DC_ABM1_HG_RESULT_6__SI regDC_ABM1_HG_RESULT_6__SI;
typedef union DC_ABM1_HG_RESULT_7__SI regDC_ABM1_HG_RESULT_7__SI;
typedef union DC_ABM1_HG_RESULT_8__SI regDC_ABM1_HG_RESULT_8__SI;
typedef union DC_ABM1_HG_RESULT_9__SI regDC_ABM1_HG_RESULT_9__SI;
typedef union DC_ABM1_HG_SAMPLE_RATE__SI regDC_ABM1_HG_SAMPLE_RATE__SI;
typedef union DC_ABM1_IPCSC_COEFF_SEL__SI regDC_ABM1_IPCSC_COEFF_SEL__SI;
typedef union DC_ABM1_LS_FILTERED_MIN_MAX_LUMA__SI regDC_ABM1_LS_FILTERED_MIN_MAX_LUMA__SI;
typedef union DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT__SI regDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT__SI;
typedef union DC_ABM1_LS_MIN_MAX_LUMA__SI regDC_ABM1_LS_MIN_MAX_LUMA__SI;
typedef union DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__SI regDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__SI;
typedef union DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT__SI regDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT__SI;
typedef union DC_ABM1_LS_OVR_SCAN_BIN__SI regDC_ABM1_LS_OVR_SCAN_BIN__SI;
typedef union DC_ABM1_LS_PIXEL_COUNT__SI regDC_ABM1_LS_PIXEL_COUNT__SI;
typedef union DC_ABM1_LS_SAMPLE_RATE__SI regDC_ABM1_LS_SAMPLE_RATE__SI;
typedef union DC_ABM1_LS_SUM_OF_LUMA__SI regDC_ABM1_LS_SUM_OF_LUMA__SI;
typedef union DC_DISPCLK_PERFCOUNTER0_HI__SI regDC_DISPCLK_PERFCOUNTER0_HI__SI;
typedef union DC_DISPCLK_PERFCOUNTER0_LOW__SI regDC_DISPCLK_PERFCOUNTER0_LOW__SI;
typedef union DC_DISPCLK_PERFCOUNTER0_SELECT__SI regDC_DISPCLK_PERFCOUNTER0_SELECT__SI;
typedef union DC_DISPCLK_PERFCOUNTER1_HI__SI regDC_DISPCLK_PERFCOUNTER1_HI__SI;
typedef union DC_DISPCLK_PERFCOUNTER1_LOW__SI regDC_DISPCLK_PERFCOUNTER1_LOW__SI;
typedef union DC_DISPCLK_PERFCOUNTER1_SELECT__SI regDC_DISPCLK_PERFCOUNTER1_SELECT__SI;
typedef union DC_DMCU_SCRATCH__SI regDC_DMCU_SCRATCH__SI;
typedef union DC_DOUT_DEBUG_MUX_CNTL__SI regDC_DOUT_DEBUG_MUX_CNTL__SI;
typedef union DC_FID_CNT__SI regDC_FID_CNT__SI;
typedef union DC_GENERICA__SI regDC_GENERICA__SI;
typedef union DC_GENERICB__SI regDC_GENERICB__SI;
typedef union DC_GPIO_DDC1_A__SI regDC_GPIO_DDC1_A__SI;
typedef union DC_GPIO_DDC1_EN__SI regDC_GPIO_DDC1_EN__SI;
typedef union DC_GPIO_DDC1_MASK__SI regDC_GPIO_DDC1_MASK__SI;
typedef union DC_GPIO_DDC1_Y__SI regDC_GPIO_DDC1_Y__SI;
typedef union DC_GPIO_DDC2_A__SI regDC_GPIO_DDC2_A__SI;
typedef union DC_GPIO_DDC2_EN__SI regDC_GPIO_DDC2_EN__SI;
typedef union DC_GPIO_DDC2_MASK__SI regDC_GPIO_DDC2_MASK__SI;
typedef union DC_GPIO_DDC2_Y__SI regDC_GPIO_DDC2_Y__SI;
typedef union DC_GPIO_DDC3_A__SI regDC_GPIO_DDC3_A__SI;
typedef union DC_GPIO_DDC3_EN__SI regDC_GPIO_DDC3_EN__SI;
typedef union DC_GPIO_DDC3_MASK__SI regDC_GPIO_DDC3_MASK__SI;
typedef union DC_GPIO_DDC3_Y__SI regDC_GPIO_DDC3_Y__SI;
typedef union DC_GPIO_DDC4_A__SI regDC_GPIO_DDC4_A__SI;
typedef union DC_GPIO_DDC4_EN__SI regDC_GPIO_DDC4_EN__SI;
typedef union DC_GPIO_DDC4_MASK__SI regDC_GPIO_DDC4_MASK__SI;
typedef union DC_GPIO_DDC4_Y__SI regDC_GPIO_DDC4_Y__SI;
typedef union DC_GPIO_DDC5_A__SI regDC_GPIO_DDC5_A__SI;
typedef union DC_GPIO_DDC5_EN__SI regDC_GPIO_DDC5_EN__SI;
typedef union DC_GPIO_DDC5_MASK__SI regDC_GPIO_DDC5_MASK__SI;
typedef union DC_GPIO_DDC5_Y__SI regDC_GPIO_DDC5_Y__SI;
typedef union DC_GPIO_DDC6_A__SI regDC_GPIO_DDC6_A__SI;
typedef union DC_GPIO_DDC6_EN__SI regDC_GPIO_DDC6_EN__SI;
typedef union DC_GPIO_DDC6_MASK__SI regDC_GPIO_DDC6_MASK__SI;
typedef union DC_GPIO_DDC6_Y__SI regDC_GPIO_DDC6_Y__SI;
typedef union DC_GPIO_DEBUG__SI regDC_GPIO_DEBUG__SI;
typedef union DC_GPIO_DVODATA_A__SI regDC_GPIO_DVODATA_A__SI;
typedef union DC_GPIO_DVODATA_EN__SI regDC_GPIO_DVODATA_EN__SI;
typedef union DC_GPIO_DVODATA_MASK__SI regDC_GPIO_DVODATA_MASK__SI;
typedef union DC_GPIO_DVODATA_Y__SI regDC_GPIO_DVODATA_Y__SI;
typedef union DC_GPIO_GENERIC_A__SI regDC_GPIO_GENERIC_A__SI;
typedef union DC_GPIO_GENERIC_EN__SI regDC_GPIO_GENERIC_EN__SI;
typedef union DC_GPIO_GENERIC_MASK__SI regDC_GPIO_GENERIC_MASK__SI;
typedef union DC_GPIO_GENERIC_Y__SI regDC_GPIO_GENERIC_Y__SI;
typedef union DC_GPIO_HPD_A__SI regDC_GPIO_HPD_A__SI;
typedef union DC_GPIO_HPD_EN__SI regDC_GPIO_HPD_EN__SI;
typedef union DC_GPIO_HPD_MASK__SI regDC_GPIO_HPD_MASK__SI;
typedef union DC_GPIO_HPD_Y__SI regDC_GPIO_HPD_Y__SI;
typedef union DC_GPIO_PAD_STRENGTH_1__SI regDC_GPIO_PAD_STRENGTH_1__SI;
typedef union DC_GPIO_PAD_STRENGTH_2__SI regDC_GPIO_PAD_STRENGTH_2__SI;
typedef union DC_GPIO_PWRSEQ_A__SI regDC_GPIO_PWRSEQ_A__SI;
typedef union DC_GPIO_PWRSEQ_EN__SI regDC_GPIO_PWRSEQ_EN__SI;
typedef union DC_GPIO_PWRSEQ_MASK__SI regDC_GPIO_PWRSEQ_MASK__SI;
typedef union DC_GPIO_PWRSEQ_Y__SI regDC_GPIO_PWRSEQ_Y__SI;
typedef union DC_GPIO_SYNCA_A__SI regDC_GPIO_SYNCA_A__SI;
typedef union DC_GPIO_SYNCA_EN__SI regDC_GPIO_SYNCA_EN__SI;
typedef union DC_GPIO_SYNCA_MASK__SI regDC_GPIO_SYNCA_MASK__SI;
typedef union DC_GPIO_SYNCA_Y__SI regDC_GPIO_SYNCA_Y__SI;
typedef union DC_GPIO_SYNCB_A__SI regDC_GPIO_SYNCB_A__SI;
typedef union DC_GPIO_SYNCB_EN__SI regDC_GPIO_SYNCB_EN__SI;
typedef union DC_GPIO_SYNCB_MASK__SI regDC_GPIO_SYNCB_MASK__SI;
typedef union DC_GPIO_SYNCB_Y__SI regDC_GPIO_SYNCB_Y__SI;
typedef union DC_GPU_TIMER_READ_CNTL__SI regDC_GPU_TIMER_READ_CNTL__SI;
typedef union DC_GPU_TIMER_READ__SI regDC_GPU_TIMER_READ__SI;
typedef union DC_GPU_TIMER_START_POSITION__SI regDC_GPU_TIMER_START_POSITION__SI;
typedef union DC_HPD1_CONTROL__SI regDC_HPD1_CONTROL__SI;
typedef union DC_HPD1_INT_CONTROL__SI regDC_HPD1_INT_CONTROL__SI;
typedef union DC_HPD1_INT_STATUS__SI regDC_HPD1_INT_STATUS__SI;
typedef union DC_HPD2_CONTROL__SI regDC_HPD2_CONTROL__SI;
typedef union DC_HPD2_INT_CONTROL__SI regDC_HPD2_INT_CONTROL__SI;
typedef union DC_HPD2_INT_STATUS__SI regDC_HPD2_INT_STATUS__SI;
typedef union DC_HPD3_CONTROL__SI regDC_HPD3_CONTROL__SI;
typedef union DC_HPD3_INT_CONTROL__SI regDC_HPD3_INT_CONTROL__SI;
typedef union DC_HPD3_INT_STATUS__SI regDC_HPD3_INT_STATUS__SI;
typedef union DC_HPD4_CONTROL__SI regDC_HPD4_CONTROL__SI;
typedef union DC_HPD4_INT_CONTROL__SI regDC_HPD4_INT_CONTROL__SI;
typedef union DC_HPD4_INT_STATUS__SI regDC_HPD4_INT_STATUS__SI;
typedef union DC_HPD5_CONTROL__SI regDC_HPD5_CONTROL__SI;
typedef union DC_HPD5_INT_CONTROL__SI regDC_HPD5_INT_CONTROL__SI;
typedef union DC_HPD5_INT_STATUS__SI regDC_HPD5_INT_STATUS__SI;
typedef union DC_HPD6_CONTROL__SI regDC_HPD6_CONTROL__SI;
typedef union DC_HPD6_INT_CONTROL__SI regDC_HPD6_INT_CONTROL__SI;
typedef union DC_HPD6_INT_STATUS__SI regDC_HPD6_INT_STATUS__SI;
typedef union DC_I2C_ARBITRATION__SI regDC_I2C_ARBITRATION__SI;
typedef union DC_I2C_CONTROL__SI regDC_I2C_CONTROL__SI;
typedef union DC_I2C_DATA__SI regDC_I2C_DATA__SI;
typedef union DC_I2C_DDC1_HW_STATUS__SI regDC_I2C_DDC1_HW_STATUS__SI;
typedef union DC_I2C_DDC1_SETUP__SI regDC_I2C_DDC1_SETUP__SI;
typedef union DC_I2C_DDC1_SPEED__SI regDC_I2C_DDC1_SPEED__SI;
typedef union DC_I2C_DDC2_HW_STATUS__SI regDC_I2C_DDC2_HW_STATUS__SI;
typedef union DC_I2C_DDC2_SETUP__SI regDC_I2C_DDC2_SETUP__SI;
typedef union DC_I2C_DDC2_SPEED__SI regDC_I2C_DDC2_SPEED__SI;
typedef union DC_I2C_DDC3_HW_STATUS__SI regDC_I2C_DDC3_HW_STATUS__SI;
typedef union DC_I2C_DDC3_SETUP__SI regDC_I2C_DDC3_SETUP__SI;
typedef union DC_I2C_DDC3_SPEED__SI regDC_I2C_DDC3_SPEED__SI;
typedef union DC_I2C_DDC4_HW_STATUS__SI regDC_I2C_DDC4_HW_STATUS__SI;
typedef union DC_I2C_DDC4_SETUP__SI regDC_I2C_DDC4_SETUP__SI;
typedef union DC_I2C_DDC4_SPEED__SI regDC_I2C_DDC4_SPEED__SI;
typedef union DC_I2C_DDC5_HW_STATUS__SI regDC_I2C_DDC5_HW_STATUS__SI;
typedef union DC_I2C_DDC5_SETUP__SI regDC_I2C_DDC5_SETUP__SI;
typedef union DC_I2C_DDC5_SPEED__SI regDC_I2C_DDC5_SPEED__SI;
typedef union DC_I2C_DDC6_HW_STATUS__SI regDC_I2C_DDC6_HW_STATUS__SI;
typedef union DC_I2C_DDC6_SETUP__SI regDC_I2C_DDC6_SETUP__SI;
typedef union DC_I2C_DDC6_SPEED__SI regDC_I2C_DDC6_SPEED__SI;
typedef union DC_I2C_INTERRUPT_CONTROL__SI regDC_I2C_INTERRUPT_CONTROL__SI;
typedef union DC_I2C_SW_STATUS__SI regDC_I2C_SW_STATUS__SI;
typedef union DC_I2C_TRANSACTION0__SI regDC_I2C_TRANSACTION0__SI;
typedef union DC_I2C_TRANSACTION1__SI regDC_I2C_TRANSACTION1__SI;
typedef union DC_I2C_TRANSACTION2__SI regDC_I2C_TRANSACTION2__SI;
typedef union DC_I2C_TRANSACTION3__SI regDC_I2C_TRANSACTION3__SI;
typedef union DC_LB_BLACK_KEYER_B__SI regDC_LB_BLACK_KEYER_B__SI;
typedef union DC_LB_BLACK_KEYER_G__SI regDC_LB_BLACK_KEYER_G__SI;
typedef union DC_LB_BLACK_KEYER_R__SI regDC_LB_BLACK_KEYER_R__SI;
typedef union DC_LB_MEMORY_SPLIT__SI regDC_LB_MEMORY_SPLIT__SI;
typedef union DC_LB_MEM_SIZE__SI regDC_LB_MEM_SIZE__SI;
typedef union DC_LUT_30_COLOR__SI regDC_LUT_30_COLOR__SI;
typedef union DC_LUT_AUTOFILL__SI regDC_LUT_AUTOFILL__SI;
typedef union DC_LUT_BLACK_OFFSET_BLUE__SI regDC_LUT_BLACK_OFFSET_BLUE__SI;
typedef union DC_LUT_BLACK_OFFSET_GREEN__SI regDC_LUT_BLACK_OFFSET_GREEN__SI;
typedef union DC_LUT_BLACK_OFFSET_RED__SI regDC_LUT_BLACK_OFFSET_RED__SI;
typedef union DC_LUT_CONTROL__SI regDC_LUT_CONTROL__SI;
typedef union DC_LUT_PWL_DATA__SI regDC_LUT_PWL_DATA__SI;
typedef union DC_LUT_RW_INDEX__SI regDC_LUT_RW_INDEX__SI;
typedef union DC_LUT_RW_MODE__SI regDC_LUT_RW_MODE__SI;
typedef union DC_LUT_SEQ_COLOR__SI regDC_LUT_SEQ_COLOR__SI;
typedef union DC_LUT_WHITE_OFFSET_BLUE__SI regDC_LUT_WHITE_OFFSET_BLUE__SI;
typedef union DC_LUT_WHITE_OFFSET_GREEN__SI regDC_LUT_WHITE_OFFSET_GREEN__SI;
typedef union DC_LUT_WHITE_OFFSET_RED__SI regDC_LUT_WHITE_OFFSET_RED__SI;
typedef union DC_LUT_WRITE_EN_MASK__SI regDC_LUT_WRITE_EN_MASK__SI;
typedef union DC_MVP_LB_CONTROL__SI regDC_MVP_LB_CONTROL__SI;
typedef union DC_PAD_EXTERN_SIG__SI regDC_PAD_EXTERN_SIG__SI;
typedef union DC_PERFMON_CNTL__SI regDC_PERFMON_CNTL__SI;
typedef union DC_PINSTRAPS__SI regDC_PINSTRAPS__SI;
typedef union DC_REF_CLK_CNTL__SI regDC_REF_CLK_CNTL__SI;
typedef union DC_SCLK_PERFCOUNTER0_HI__SI regDC_SCLK_PERFCOUNTER0_HI__SI;
typedef union DC_SCLK_PERFCOUNTER0_LOW__SI regDC_SCLK_PERFCOUNTER0_LOW__SI;
typedef union DC_SCLK_PERFCOUNTER0_SELECT__SI regDC_SCLK_PERFCOUNTER0_SELECT__SI;
typedef union DC_SCLK_PERFCOUNTER1_HI__SI regDC_SCLK_PERFCOUNTER1_HI__SI;
typedef union DC_SCLK_PERFCOUNTER1_LOW__SI regDC_SCLK_PERFCOUNTER1_LOW__SI;
typedef union DC_SCLK_PERFCOUNTER1_SELECT__SI regDC_SCLK_PERFCOUNTER1_SELECT__SI;
typedef union DC_STUTTER_CNTL__SI regDC_STUTTER_CNTL__SI;
typedef union DC_STUTTER_STATUS__SI regDC_STUTTER_STATUS__SI;
typedef union DC_TEST_DEBUG_DATA__SI regDC_TEST_DEBUG_DATA__SI;
typedef union DC_TEST_DEBUG_INDEX__SI regDC_TEST_DEBUG_INDEX__SI;
typedef union DC_TEST_DEBUG_VIP_CNTL__SI regDC_TEST_DEBUG_VIP_CNTL__SI;
typedef union DDIA_DEBUG1__SI regDDIA_DEBUG1__SI;
typedef union DDIA_DEBUG2__SI regDDIA_DEBUG2__SI;
typedef union DDIA_DEBUG3__SI regDDIA_DEBUG3__SI;
typedef union DDIA_DEBUG4__SI regDDIA_DEBUG4__SI;
typedef union DDIA_DEBUG5__SI regDDIA_DEBUG5__SI;
typedef union DDIA_DEBUG6__SI regDDIA_DEBUG6__SI;
typedef union DEBUG_DATA regDEBUG_DATA;
typedef union DEBUG_DRM_MASK_0__SI regDEBUG_DRM_MASK_0__SI;
typedef union DEBUG_DRM_MASK_1__SI regDEBUG_DRM_MASK_1__SI;
typedef union DEBUG_DRM_MASK_2__SI regDEBUG_DRM_MASK_2__SI;
typedef union DEBUG_DRM_MASK_3__SI regDEBUG_DRM_MASK_3__SI;
typedef union DEBUG_ENCRYP_COEF_0__SI regDEBUG_ENCRYP_COEF_0__SI;
typedef union DEBUG_ENCRYP_COEF_1__SI regDEBUG_ENCRYP_COEF_1__SI;
typedef union DEBUG_ENCRYP_COEF_2__SI regDEBUG_ENCRYP_COEF_2__SI;
typedef union DEBUG_ENCRYP_COEF_3__SI regDEBUG_ENCRYP_COEF_3__SI;
typedef union DEBUG_INDEX regDEBUG_INDEX;
typedef union DENTIST_DISPCLK_CNTL__SI regDENTIST_DISPCLK_CNTL__SI;
typedef union DESKTOP_HEIGHT__SI regDESKTOP_HEIGHT__SI;
typedef union DEVICE_CAP regDEVICE_CAP;
typedef union DEVICE_CAP2__CI__VI regDEVICE_CAP2__CI__VI;
typedef union DEVICE_CAP2__SI regDEVICE_CAP2__SI;
typedef union DEVICE_CNTL2 regDEVICE_CNTL2;
typedef union DEVICE_CNTL__CI__VI regDEVICE_CNTL__CI__VI;
typedef union DEVICE_CNTL__SI regDEVICE_CNTL__SI;
typedef union DEVICE_ID regDEVICE_ID;
typedef union DEVICE_STATUS regDEVICE_STATUS;
typedef union DEVICE_STATUS2 regDEVICE_STATUS2;
typedef union DFT_CLK_STOP_COUNTER_LSB__CI__VI regDFT_CLK_STOP_COUNTER_LSB__CI__VI;
typedef union DFT_CLK_STOP_COUNTER_MSB__CI__VI regDFT_CLK_STOP_COUNTER_MSB__CI__VI;
typedef union DFT_CLK_STOP__CI__VI regDFT_CLK_STOP__CI__VI;
typedef union DH_TEST regDH_TEST;
typedef union DIDT_DB_CTRL0__CI__VI regDIDT_DB_CTRL0__CI__VI;
typedef union DIDT_DB_CTRL1__CI__VI regDIDT_DB_CTRL1__CI__VI;
typedef union DIDT_DB_CTRL2__CI__VI regDIDT_DB_CTRL2__CI__VI;
typedef union DIDT_DB_WEIGHT0_3__CI__VI regDIDT_DB_WEIGHT0_3__CI__VI;
typedef union DIDT_DB_WEIGHT4_7__CI__VI regDIDT_DB_WEIGHT4_7__CI__VI;
typedef union DIDT_DB_WEIGHT8_11__CI__VI regDIDT_DB_WEIGHT8_11__CI__VI;
typedef union DIDT_IND_DATA__CI__VI regDIDT_IND_DATA__CI__VI;
typedef union DIDT_IND_INDEX__CI__VI regDIDT_IND_INDEX__CI__VI;
typedef union DIDT_SQ_CTRL0__CI__VI regDIDT_SQ_CTRL0__CI__VI;
typedef union DIDT_SQ_CTRL1__CI__VI regDIDT_SQ_CTRL1__CI__VI;
typedef union DIDT_SQ_CTRL2__CI__VI regDIDT_SQ_CTRL2__CI__VI;
typedef union DIDT_SQ_WEIGHT0_3__CI__VI regDIDT_SQ_WEIGHT0_3__CI__VI;
typedef union DIDT_SQ_WEIGHT4_7__CI__VI regDIDT_SQ_WEIGHT4_7__CI__VI;
typedef union DIDT_SQ_WEIGHT8_11__CI__VI regDIDT_SQ_WEIGHT8_11__CI__VI;
typedef union DIDT_TCP_CTRL0__CI__VI regDIDT_TCP_CTRL0__CI__VI;
typedef union DIDT_TCP_CTRL1__CI__VI regDIDT_TCP_CTRL1__CI__VI;
typedef union DIDT_TCP_CTRL2__CI__VI regDIDT_TCP_CTRL2__CI__VI;
typedef union DIDT_TCP_WEIGHT0_3__CI__VI regDIDT_TCP_WEIGHT0_3__CI__VI;
typedef union DIDT_TCP_WEIGHT4_7__CI__VI regDIDT_TCP_WEIGHT4_7__CI__VI;
typedef union DIDT_TCP_WEIGHT8_11__CI__VI regDIDT_TCP_WEIGHT8_11__CI__VI;
typedef union DIDT_TD_CTRL0__CI__VI regDIDT_TD_CTRL0__CI__VI;
typedef union DIDT_TD_CTRL1__CI__VI regDIDT_TD_CTRL1__CI__VI;
typedef union DIDT_TD_CTRL2__CI__VI regDIDT_TD_CTRL2__CI__VI;
typedef union DIDT_TD_WEIGHT0_3__CI__VI regDIDT_TD_WEIGHT0_3__CI__VI;
typedef union DIDT_TD_WEIGHT4_7__CI__VI regDIDT_TD_WEIGHT4_7__CI__VI;
typedef union DIDT_TD_WEIGHT8_11__CI__VI regDIDT_TD_WEIGHT8_11__CI__VI;
typedef union DIGA_CLOCK_ENABLE__SI regDIGA_CLOCK_ENABLE__SI;
typedef union DIGA_DEBUG3__SI regDIGA_DEBUG3__SI;
typedef union DIGA_DEBUG4__SI regDIGA_DEBUG4__SI;
typedef union DIGA_DEBUG5__SI regDIGA_DEBUG5__SI;
typedef union DIGA_DEBUG6__SI regDIGA_DEBUG6__SI;
typedef union DIGA_DEBUG7__SI regDIGA_DEBUG7__SI;
typedef union DIGA_DEBUG8__SI regDIGA_DEBUG8__SI;
typedef union DIGA_HDCP_DEBUG_INFO__SI regDIGA_HDCP_DEBUG_INFO__SI;
typedef union DIGA_LINK_CNTL__SI regDIGA_LINK_CNTL__SI;
typedef union DIGA_TRANSMITTER_ENABLE__SI regDIGA_TRANSMITTER_ENABLE__SI;
typedef union DIGB_CLOCK_ENABLE__SI regDIGB_CLOCK_ENABLE__SI;
typedef union DIGB_DEBUG3__SI regDIGB_DEBUG3__SI;
typedef union DIGB_DEBUG4__SI regDIGB_DEBUG4__SI;
typedef union DIGB_DEBUG5__SI regDIGB_DEBUG5__SI;
typedef union DIGB_DEBUG6__SI regDIGB_DEBUG6__SI;
typedef union DIGB_DEBUG7__SI regDIGB_DEBUG7__SI;
typedef union DIGB_DEBUG8__SI regDIGB_DEBUG8__SI;
typedef union DIGB_HDCP_DEBUG_INFO__SI regDIGB_HDCP_DEBUG_INFO__SI;
typedef union DIGB_LINK_CNTL__SI regDIGB_LINK_CNTL__SI;
typedef union DIGB_TRANSMITTER_ENABLE__SI regDIGB_TRANSMITTER_ENABLE__SI;
typedef union DIGC_CLOCK_ENABLE__SI regDIGC_CLOCK_ENABLE__SI;
typedef union DIGD_CLOCK_ENABLE__SI regDIGD_CLOCK_ENABLE__SI;
typedef union DIGE_CLOCK_ENABLE__SI regDIGE_CLOCK_ENABLE__SI;
typedef union DIGF_CLOCK_ENABLE__SI regDIGF_CLOCK_ENABLE__SI;
typedef union DIG_CLOCK_PATTERN__SI regDIG_CLOCK_PATTERN__SI;
typedef union DIG_CNTL__SI regDIG_CNTL__SI;
typedef union DIG_DEBUG__SI regDIG_DEBUG__SI;
typedef union DIG_OUTPUT_CRC_CNTL__SI regDIG_OUTPUT_CRC_CNTL__SI;
typedef union DIG_OUTPUT_CRC_RESULT__SI regDIG_OUTPUT_CRC_RESULT__SI;
typedef union DIG_RANDOM_PATTERN_SEED__SI regDIG_RANDOM_PATTERN_SEED__SI;
typedef union DIG_TEST_PATTERN__SI regDIG_TEST_PATTERN__SI;
typedef union DISPCLK_CGTT_BLK_CTRL_REG__SI regDISPCLK_CGTT_BLK_CTRL_REG__SI;
typedef union DISPCLK_DCFE0_SOFT_RESET__SI regDISPCLK_DCFE0_SOFT_RESET__SI;
typedef union DISPCLK_DCFE1_SOFT_RESET__SI regDISPCLK_DCFE1_SOFT_RESET__SI;
typedef union DISPCLK_DCFE2_SOFT_RESET__SI regDISPCLK_DCFE2_SOFT_RESET__SI;
typedef union DISPCLK_DCFE3_SOFT_RESET__SI regDISPCLK_DCFE3_SOFT_RESET__SI;
typedef union DISPCLK_DCFE4_SOFT_RESET__SI regDISPCLK_DCFE4_SOFT_RESET__SI;
typedef union DISPCLK_DCFE5_SOFT_RESET__SI regDISPCLK_DCFE5_SOFT_RESET__SI;
typedef union DISPCLK_DCI_SOFT_RESET__SI regDISPCLK_DCI_SOFT_RESET__SI;
typedef union DISPCLK_DCO_SOFT_RESET__SI regDISPCLK_DCO_SOFT_RESET__SI;
typedef union DISPOUT_DEBUG_ID__SI regDISPOUT_DEBUG_ID__SI;
typedef union DISPOUT_SOFT_RESET__SI regDISPOUT_SOFT_RESET__SI;
typedef union DISP_INTERRUPT_STATUS_CONTINUE2__SI regDISP_INTERRUPT_STATUS_CONTINUE2__SI;
typedef union DISP_INTERRUPT_STATUS_CONTINUE__SI regDISP_INTERRUPT_STATUS_CONTINUE__SI;
typedef union DISP_INTERRUPT_STATUS__SI regDISP_INTERRUPT_STATUS__SI;
typedef union DISP_TIMER_CONTROL__SI regDISP_TIMER_CONTROL__SI;
typedef union DLL_CNTL__SI__CI regDLL_CNTL__SI__CI;
typedef union DMA_POSITION_LOWER_BASE_ADDRESS__SI regDMA_POSITION_LOWER_BASE_ADDRESS__SI;
typedef union DMA_POSITION_UPPER_BASE_ADDRESS__SI regDMA_POSITION_UPPER_BASE_ADDRESS__SI;
typedef union DMA_VIP0_TABLE_ADDR__SI regDMA_VIP0_TABLE_ADDR__SI;
typedef union DMA_VIP1_TABLE_ADDR__SI regDMA_VIP1_TABLE_ADDR__SI;
typedef union DMA_VIP2_TABLE_ADDR__SI regDMA_VIP2_TABLE_ADDR__SI;
typedef union DMA_VIP3_TABLE_ADDR__SI regDMA_VIP3_TABLE_ADDR__SI;
typedef union DMA_VIPH0_ACTIVE__SI regDMA_VIPH0_ACTIVE__SI;
typedef union DMA_VIPH0_COMMAND__SI regDMA_VIPH0_COMMAND__SI;
typedef union DMA_VIPH0_DESTINATION_ADDR_HIGH__SI regDMA_VIPH0_DESTINATION_ADDR_HIGH__SI;
typedef union DMA_VIPH0_SOURCE_ADDR_HIGH__SI regDMA_VIPH0_SOURCE_ADDR_HIGH__SI;
typedef union DMA_VIPH0_TABLE_ADDR_HIGH__SI regDMA_VIPH0_TABLE_ADDR_HIGH__SI;
typedef union DMA_VIPH1_ACTIVE__SI regDMA_VIPH1_ACTIVE__SI;
typedef union DMA_VIPH1_COMMAND__SI regDMA_VIPH1_COMMAND__SI;
typedef union DMA_VIPH1_DESTINATION_ADDR_HIGH__SI regDMA_VIPH1_DESTINATION_ADDR_HIGH__SI;
typedef union DMA_VIPH1_SOURCE_ADDR_HIGH__SI regDMA_VIPH1_SOURCE_ADDR_HIGH__SI;
typedef union DMA_VIPH1_TABLE_ADDR_HIGH__SI regDMA_VIPH1_TABLE_ADDR_HIGH__SI;
typedef union DMA_VIPH2_ACTIVE__SI regDMA_VIPH2_ACTIVE__SI;
typedef union DMA_VIPH2_COMMAND__SI regDMA_VIPH2_COMMAND__SI;
typedef union DMA_VIPH2_DESTINATION_ADDR_HIGH__SI regDMA_VIPH2_DESTINATION_ADDR_HIGH__SI;
typedef union DMA_VIPH2_SOURCE_ADDR_HIGH__SI regDMA_VIPH2_SOURCE_ADDR_HIGH__SI;
typedef union DMA_VIPH2_TABLE_ADDR_HIGH__SI regDMA_VIPH2_TABLE_ADDR_HIGH__SI;
typedef union DMA_VIPH3_ACTIVE__SI regDMA_VIPH3_ACTIVE__SI;
typedef union DMA_VIPH3_COMMAND__SI regDMA_VIPH3_COMMAND__SI;
typedef union DMA_VIPH3_DESTINATION_ADDR_HIGH__SI regDMA_VIPH3_DESTINATION_ADDR_HIGH__SI;
typedef union DMA_VIPH3_SOURCE_ADDR_HIGH__SI regDMA_VIPH3_SOURCE_ADDR_HIGH__SI;
typedef union DMA_VIPH3_TABLE_ADDR_HIGH__SI regDMA_VIPH3_TABLE_ADDR_HIGH__SI;
typedef union DMA_VIPH_ABORT__SI regDMA_VIPH_ABORT__SI;
typedef union DMA_VIPH_CHUNK_0__SI regDMA_VIPH_CHUNK_0__SI;
typedef union DMA_VIPH_CHUNK_1_VAL__SI regDMA_VIPH_CHUNK_1_VAL__SI;
typedef union DMA_VIPH_MISC_CNTL__SI regDMA_VIPH_MISC_CNTL__SI;
typedef union DMA_VIPH_STATUS__SI regDMA_VIPH_STATUS__SI;
typedef union DMA_VIPH_WRCOMB__SI regDMA_VIPH_WRCOMB__SI;
typedef union DMCU_CTRL__SI regDMCU_CTRL__SI;
typedef union DMCU_DEBUG_00__SI regDMCU_DEBUG_00__SI;
typedef union DMCU_DEBUG_01__SI regDMCU_DEBUG_01__SI;
typedef union DMCU_DEBUG_02__SI regDMCU_DEBUG_02__SI;
typedef union DMCU_DEBUG_03__SI regDMCU_DEBUG_03__SI;
typedef union DMCU_DEBUG_04__SI regDMCU_DEBUG_04__SI;
typedef union DMCU_DEBUG_05__SI regDMCU_DEBUG_05__SI;
typedef union DMCU_DEBUG_06__SI regDMCU_DEBUG_06__SI;
typedef union DMCU_DEBUG_07__SI regDMCU_DEBUG_07__SI;
typedef union DMCU_DEBUG_08__SI regDMCU_DEBUG_08__SI;
typedef union DMCU_DEBUG_09__SI regDMCU_DEBUG_09__SI;
typedef union DMCU_DEBUG_0A__SI regDMCU_DEBUG_0A__SI;
typedef union DMCU_DEBUG_0B__SI regDMCU_DEBUG_0B__SI;
typedef union DMCU_DEBUG_0C__SI regDMCU_DEBUG_0C__SI;
typedef union DMCU_DEBUG_0D__SI regDMCU_DEBUG_0D__SI;
typedef union DMCU_DEBUG_0E__SI regDMCU_DEBUG_0E__SI;
typedef union DMCU_DEBUG_0F__SI regDMCU_DEBUG_0F__SI;
typedef union DMCU_DEBUG_10__SI regDMCU_DEBUG_10__SI;
typedef union DMCU_DEBUG_11__SI regDMCU_DEBUG_11__SI;
typedef union DMCU_DEBUG_12__SI regDMCU_DEBUG_12__SI;
typedef union DMCU_DEBUG_13__SI regDMCU_DEBUG_13__SI;
typedef union DMCU_DEBUG_14__SI regDMCU_DEBUG_14__SI;
typedef union DMCU_DEBUG_15__SI regDMCU_DEBUG_15__SI;
typedef union DMCU_DEBUG_16__SI regDMCU_DEBUG_16__SI;
typedef union DMCU_DEBUG_17__SI regDMCU_DEBUG_17__SI;
typedef union DMCU_DEBUG_18__SI regDMCU_DEBUG_18__SI;
typedef union DMCU_DEBUG_19__SI regDMCU_DEBUG_19__SI;
typedef union DMCU_DEBUG_20__SI regDMCU_DEBUG_20__SI;
typedef union DMCU_DEBUG_21__SI regDMCU_DEBUG_21__SI;
typedef union DMCU_DEBUG_22__SI regDMCU_DEBUG_22__SI;
typedef union DMCU_DEBUG_23__SI regDMCU_DEBUG_23__SI;
typedef union DMCU_DEBUG_24__SI regDMCU_DEBUG_24__SI;
typedef union DMCU_DEBUG_25__SI regDMCU_DEBUG_25__SI;
typedef union DMCU_DEBUG_26__SI regDMCU_DEBUG_26__SI;
typedef union DMCU_DEBUG_27__SI regDMCU_DEBUG_27__SI;
typedef union DMCU_DEBUG_28__SI regDMCU_DEBUG_28__SI;
typedef union DMCU_DEBUG_29__SI regDMCU_DEBUG_29__SI;
typedef union DMCU_DEBUG_2A__SI regDMCU_DEBUG_2A__SI;
typedef union DMCU_DEBUG_2B__SI regDMCU_DEBUG_2B__SI;
typedef union DMCU_DEBUG_2C__SI regDMCU_DEBUG_2C__SI;
typedef union DMCU_DEBUG_32__SI regDMCU_DEBUG_32__SI;
typedef union DMCU_DEBUG_33__SI regDMCU_DEBUG_33__SI;
typedef union DMCU_DEBUG_34__SI regDMCU_DEBUG_34__SI;
typedef union DMCU_DEBUG_35__SI regDMCU_DEBUG_35__SI;
typedef union DMCU_DEBUG_36__SI regDMCU_DEBUG_36__SI;
typedef union DMCU_DEBUG_37__SI regDMCU_DEBUG_37__SI;
typedef union DMCU_DEBUG_38__SI regDMCU_DEBUG_38__SI;
typedef union DMCU_DEBUG_39__SI regDMCU_DEBUG_39__SI;
typedef union DMCU_DEBUG_3A__SI regDMCU_DEBUG_3A__SI;
typedef union DMCU_DEBUG_CONSTANT__SI regDMCU_DEBUG_CONSTANT__SI;
typedef union DMCU_DEBUG_ID__SI regDMCU_DEBUG_ID__SI;
typedef union DMCU_ERAM_RD_CTRL__SI regDMCU_ERAM_RD_CTRL__SI;
typedef union DMCU_ERAM_RD_DATA__SI regDMCU_ERAM_RD_DATA__SI;
typedef union DMCU_ERAM_WR_CTRL__SI regDMCU_ERAM_WR_CTRL__SI;
typedef union DMCU_ERAM_WR_DATA__SI regDMCU_ERAM_WR_DATA__SI;
typedef union DMCU_EVENT_TRIGGER__SI regDMCU_EVENT_TRIGGER__SI;
typedef union DMCU_FW_CHECKSUM_SMPL_BYTE_POS__SI regDMCU_FW_CHECKSUM_SMPL_BYTE_POS__SI;
typedef union DMCU_FW_CS_HI__SI regDMCU_FW_CS_HI__SI;
typedef union DMCU_FW_CS_LO__SI regDMCU_FW_CS_LO__SI;
typedef union DMCU_FW_END_ADDR__SI regDMCU_FW_END_ADDR__SI;
typedef union DMCU_FW_ISR_START_ADDR__SI regDMCU_FW_ISR_START_ADDR__SI;
typedef union DMCU_FW_START_ADDR__SI regDMCU_FW_START_ADDR__SI;
typedef union DMCU_INTERRUPT_STATUS__SI regDMCU_INTERRUPT_STATUS__SI;
typedef union DMCU_INTERRUPT_TO_HOST_EN_MASK__SI regDMCU_INTERRUPT_TO_HOST_EN_MASK__SI;
typedef union DMCU_INTERRUPT_TO_UC_EN_MASK__SI regDMCU_INTERRUPT_TO_UC_EN_MASK__SI;
typedef union DMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__SI regDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__SI;
typedef union DMCU_INT_CNT__SI regDMCU_INT_CNT__SI;
typedef union DMCU_IRAM_RD_CTRL__SI regDMCU_IRAM_RD_CTRL__SI;
typedef union DMCU_IRAM_RD_DATA__SI regDMCU_IRAM_RD_DATA__SI;
typedef union DMCU_IRAM_WR_CTRL__SI regDMCU_IRAM_WR_CTRL__SI;
typedef union DMCU_IRAM_WR_DATA__SI regDMCU_IRAM_WR_DATA__SI;
typedef union DMCU_PC_START_ADDR__SI regDMCU_PC_START_ADDR__SI;
typedef union DMCU_RAM_ACCESS_CTRL__SI regDMCU_RAM_ACCESS_CTRL__SI;
typedef union DMCU_STATUS__SI regDMCU_STATUS__SI;
typedef union DMCU_TEST_DEBUG_DATA__SI regDMCU_TEST_DEBUG_DATA__SI;
typedef union DMCU_TEST_DEBUG_INDEX__SI regDMCU_TEST_DEBUG_INDEX__SI;
typedef union DMCU_UC_CCR__SI regDMCU_UC_CCR__SI;
typedef union DMCU_UC_INTERNAL_INT_STATUS__SI regDMCU_UC_INTERNAL_INT_STATUS__SI;
typedef union DMIF_ARBITRATION_CONTROL__SI regDMIF_ARBITRATION_CONTROL__SI;
typedef union DMIF_CONTROL__SI regDMIF_CONTROL__SI;
typedef union DMIF_DEBUG00__SI regDMIF_DEBUG00__SI;
typedef union DMIF_DEBUG01__SI regDMIF_DEBUG01__SI;
typedef union DMIF_DEBUG02__SI regDMIF_DEBUG02__SI;
typedef union DMIF_DEBUG03__SI regDMIF_DEBUG03__SI;
typedef union DMIF_DEBUG04__SI regDMIF_DEBUG04__SI;
typedef union DMIF_DEBUG05__SI regDMIF_DEBUG05__SI;
typedef union DMIF_HW_DEBUG__SI regDMIF_HW_DEBUG__SI;
typedef union DMIF_MULTI_CHIP_CNTL__SI regDMIF_MULTI_CHIP_CNTL__SI;
typedef union DMIF_STATUS__SI regDMIF_STATUS__SI;
typedef union DMIF_TEST_DEBUG_DATA__SI regDMIF_TEST_DEBUG_DATA__SI;
typedef union DMIF_TEST_DEBUG_INDEX__SI regDMIF_TEST_DEBUG_INDEX__SI;
typedef union DOUT_DEBUG__SI regDOUT_DEBUG__SI;
typedef union DOUT_POWER_MANAGEMENT_CNTL__SI regDOUT_POWER_MANAGEMENT_CNTL__SI;
typedef union DOUT_SCRATCH0__SI regDOUT_SCRATCH0__SI;
typedef union DOUT_SCRATCH1__SI regDOUT_SCRATCH1__SI;
typedef union DOUT_SCRATCH2__SI regDOUT_SCRATCH2__SI;
typedef union DOUT_SCRATCH3__SI regDOUT_SCRATCH3__SI;
typedef union DOUT_SCRATCH4__SI regDOUT_SCRATCH4__SI;
typedef union DOUT_SCRATCH5__SI regDOUT_SCRATCH5__SI;
typedef union DOUT_SCRATCH6__SI regDOUT_SCRATCH6__SI;
typedef union DOUT_SCRATCH7__SI regDOUT_SCRATCH7__SI;
typedef union DOUT_TEST_DEBUG_DATA__SI regDOUT_TEST_DEBUG_DATA__SI;
typedef union DOUT_TEST_DEBUG_INDEX__SI regDOUT_TEST_DEBUG_INDEX__SI;
typedef union DP_AUX1_DEBUG_A__SI regDP_AUX1_DEBUG_A__SI;
typedef union DP_AUX1_DEBUG_B__SI regDP_AUX1_DEBUG_B__SI;
typedef union DP_AUX1_DEBUG_C__SI regDP_AUX1_DEBUG_C__SI;
typedef union DP_AUX1_DEBUG_D__SI regDP_AUX1_DEBUG_D__SI;
typedef union DP_AUX1_DEBUG_E__SI regDP_AUX1_DEBUG_E__SI;
typedef union DP_AUX1_DEBUG_F__SI regDP_AUX1_DEBUG_F__SI;
typedef union DP_AUX1_DEBUG_G__SI regDP_AUX1_DEBUG_G__SI;
typedef union DP_AUX1_DEBUG_H__SI regDP_AUX1_DEBUG_H__SI;
typedef union DP_AUX1_DEBUG_I__SI regDP_AUX1_DEBUG_I__SI;
typedef union DP_AUX2_DEBUG_A__SI regDP_AUX2_DEBUG_A__SI;
typedef union DP_AUX2_DEBUG_B__SI regDP_AUX2_DEBUG_B__SI;
typedef union DP_AUX2_DEBUG_C__SI regDP_AUX2_DEBUG_C__SI;
typedef union DP_AUX2_DEBUG_D__SI regDP_AUX2_DEBUG_D__SI;
typedef union DP_AUX2_DEBUG_E__SI regDP_AUX2_DEBUG_E__SI;
typedef union DP_AUX2_DEBUG_F__SI regDP_AUX2_DEBUG_F__SI;
typedef union DP_AUX2_DEBUG_G__SI regDP_AUX2_DEBUG_G__SI;
typedef union DP_AUX2_DEBUG_H__SI regDP_AUX2_DEBUG_H__SI;
typedef union DP_AUX2_DEBUG_I__SI regDP_AUX2_DEBUG_I__SI;
typedef union DP_AUX3_DEBUG_A__SI regDP_AUX3_DEBUG_A__SI;
typedef union DP_AUX3_DEBUG_B__SI regDP_AUX3_DEBUG_B__SI;
typedef union DP_AUX3_DEBUG_C__SI regDP_AUX3_DEBUG_C__SI;
typedef union DP_AUX3_DEBUG_D__SI regDP_AUX3_DEBUG_D__SI;
typedef union DP_AUX3_DEBUG_E__SI regDP_AUX3_DEBUG_E__SI;
typedef union DP_AUX3_DEBUG_F__SI regDP_AUX3_DEBUG_F__SI;
typedef union DP_AUX3_DEBUG_G__SI regDP_AUX3_DEBUG_G__SI;
typedef union DP_AUX3_DEBUG_H__SI regDP_AUX3_DEBUG_H__SI;
typedef union DP_AUX3_DEBUG_I__SI regDP_AUX3_DEBUG_I__SI;
typedef union DP_AUX4_DEBUG_A__SI regDP_AUX4_DEBUG_A__SI;
typedef union DP_AUX4_DEBUG_B__SI regDP_AUX4_DEBUG_B__SI;
typedef union DP_AUX4_DEBUG_C__SI regDP_AUX4_DEBUG_C__SI;
typedef union DP_AUX4_DEBUG_D__SI regDP_AUX4_DEBUG_D__SI;
typedef union DP_AUX4_DEBUG_E__SI regDP_AUX4_DEBUG_E__SI;
typedef union DP_AUX4_DEBUG_F__SI regDP_AUX4_DEBUG_F__SI;
typedef union DP_AUX4_DEBUG_G__SI regDP_AUX4_DEBUG_G__SI;
typedef union DP_AUX4_DEBUG_H__SI regDP_AUX4_DEBUG_H__SI;
typedef union DP_AUX4_DEBUG_I__SI regDP_AUX4_DEBUG_I__SI;
typedef union DP_AUX5_DEBUG_A__SI regDP_AUX5_DEBUG_A__SI;
typedef union DP_AUX5_DEBUG_B__SI regDP_AUX5_DEBUG_B__SI;
typedef union DP_AUX5_DEBUG_C__SI regDP_AUX5_DEBUG_C__SI;
typedef union DP_AUX5_DEBUG_D__SI regDP_AUX5_DEBUG_D__SI;
typedef union DP_AUX5_DEBUG_E__SI regDP_AUX5_DEBUG_E__SI;
typedef union DP_AUX5_DEBUG_F__SI regDP_AUX5_DEBUG_F__SI;
typedef union DP_AUX5_DEBUG_G__SI regDP_AUX5_DEBUG_G__SI;
typedef union DP_AUX5_DEBUG_H__SI regDP_AUX5_DEBUG_H__SI;
typedef union DP_AUX5_DEBUG_I__SI regDP_AUX5_DEBUG_I__SI;
typedef union DP_AUX6_DEBUG_A__SI regDP_AUX6_DEBUG_A__SI;
typedef union DP_AUX6_DEBUG_B__SI regDP_AUX6_DEBUG_B__SI;
typedef union DP_AUX6_DEBUG_C__SI regDP_AUX6_DEBUG_C__SI;
typedef union DP_AUX6_DEBUG_D__SI regDP_AUX6_DEBUG_D__SI;
typedef union DP_AUX6_DEBUG_E__SI regDP_AUX6_DEBUG_E__SI;
typedef union DP_AUX6_DEBUG_F__SI regDP_AUX6_DEBUG_F__SI;
typedef union DP_AUX6_DEBUG_G__SI regDP_AUX6_DEBUG_G__SI;
typedef union DP_AUX6_DEBUG_H__SI regDP_AUX6_DEBUG_H__SI;
typedef union DP_AUX6_DEBUG_I__SI regDP_AUX6_DEBUG_I__SI;
typedef union DP_CONFIG__SI regDP_CONFIG__SI;
typedef union DP_CP_DEBUG1__SI regDP_CP_DEBUG1__SI;
typedef union DP_CP_DEBUG2__SI regDP_CP_DEBUG2__SI;
typedef union DP_CP_LINK_VERIFICATION_PATTERN__SI regDP_CP_LINK_VERIFICATION_PATTERN__SI;
typedef union DP_DEBUG_A__SI regDP_DEBUG_A__SI;
typedef union DP_DEBUG_B__SI regDP_DEBUG_B__SI;
typedef union DP_DEBUG_C__SI regDP_DEBUG_C__SI;
typedef union DP_DEBUG_D__SI regDP_DEBUG_D__SI;
typedef union DP_DEBUG_E__SI regDP_DEBUG_E__SI;
typedef union DP_DEBUG_F__SI regDP_DEBUG_F__SI;
typedef union DP_DEBUG_G__SI regDP_DEBUG_G__SI;
typedef union DP_DEBUG_H__SI regDP_DEBUG_H__SI;
typedef union DP_DEBUG_ID__SI regDP_DEBUG_ID__SI;
typedef union DP_DEBUG_Q__SI regDP_DEBUG_Q__SI;
typedef union DP_DEBUG_R__SI regDP_DEBUG_R__SI;
typedef union DP_DPHY_8B10B_CNTL__SI regDP_DPHY_8B10B_CNTL__SI;
typedef union DP_DPHY_CNTL__SI regDP_DPHY_CNTL__SI;
typedef union DP_DPHY_CRC_CNTL__SI regDP_DPHY_CRC_CNTL__SI;
typedef union DP_DPHY_CRC_EN__SI regDP_DPHY_CRC_EN__SI;
typedef union DP_DPHY_CRC_RESULT__SI regDP_DPHY_CRC_RESULT__SI;
typedef union DP_DPHY_FAST_TRAINING__SI regDP_DPHY_FAST_TRAINING__SI;
typedef union DP_DPHY_INTERNAL_CTRL__SI regDP_DPHY_INTERNAL_CTRL__SI;
typedef union DP_DPHY_PRBS_CNTL__SI regDP_DPHY_PRBS_CNTL__SI;
typedef union DP_DPHY_SCRAM_CNTL__SI regDP_DPHY_SCRAM_CNTL__SI;
typedef union DP_DPHY_SYM__SI regDP_DPHY_SYM__SI;
typedef union DP_DPHY_TRAINING_PATTERN_SEL__SI regDP_DPHY_TRAINING_PATTERN_SEL__SI;
typedef union DP_DTO0_MODULO__SI regDP_DTO0_MODULO__SI;
typedef union DP_DTO0_PHASE__SI regDP_DTO0_PHASE__SI;
typedef union DP_DTO1_MODULO__SI regDP_DTO1_MODULO__SI;
typedef union DP_DTO1_PHASE__SI regDP_DTO1_PHASE__SI;
typedef union DP_DTO2_MODULO__SI regDP_DTO2_MODULO__SI;
typedef union DP_DTO2_PHASE__SI regDP_DTO2_PHASE__SI;
typedef union DP_DTO3_MODULO__SI regDP_DTO3_MODULO__SI;
typedef union DP_DTO3_PHASE__SI regDP_DTO3_PHASE__SI;
typedef union DP_DTO4_MODULO__SI regDP_DTO4_MODULO__SI;
typedef union DP_DTO4_PHASE__SI regDP_DTO4_PHASE__SI;
typedef union DP_DTO5_MODULO__SI regDP_DTO5_MODULO__SI;
typedef union DP_DTO5_PHASE__SI regDP_DTO5_PHASE__SI;
typedef union DP_IDLE_PATTERN_CNTL__SI regDP_IDLE_PATTERN_CNTL__SI;
typedef union DP_LINK_CNTL__SI regDP_LINK_CNTL__SI;
typedef union DP_PIXEL_FORMAT__SI regDP_PIXEL_FORMAT__SI;
typedef union DP_SEC_ACP_HEADER__SI regDP_SEC_ACP_HEADER__SI;
typedef union DP_SEC_AUD_M_READBACK__SI regDP_SEC_AUD_M_READBACK__SI;
typedef union DP_SEC_AUD_M__SI regDP_SEC_AUD_M__SI;
typedef union DP_SEC_AUD_N_READBACK__SI regDP_SEC_AUD_N_READBACK__SI;
typedef union DP_SEC_AUD_N__SI regDP_SEC_AUD_N__SI;
typedef union DP_SEC_CNTL__SI regDP_SEC_CNTL__SI;
typedef union DP_SEC_FRAMING1__SI regDP_SEC_FRAMING1__SI;
typedef union DP_SEC_FRAMING2__SI regDP_SEC_FRAMING2__SI;
typedef union DP_SEC_FRAMING3__SI regDP_SEC_FRAMING3__SI;
typedef union DP_SEC_FRAMING4__SI regDP_SEC_FRAMING4__SI;
typedef union DP_SEC_PACKET_CNTL__SI regDP_SEC_PACKET_CNTL__SI;
typedef union DP_SEC_TIMESTAMP__SI regDP_SEC_TIMESTAMP__SI;
typedef union DP_STEER_FIFO__SI regDP_STEER_FIFO__SI;
typedef union DP_TEST_DEBUG_DATA__SI regDP_TEST_DEBUG_DATA__SI;
typedef union DP_TEST_DEBUG_INDEX__SI regDP_TEST_DEBUG_INDEX__SI;
typedef union DP_VID_INTERRUPT_CNTL__SI regDP_VID_INTERRUPT_CNTL__SI;
typedef union DP_VID_MSA_VBID__SI regDP_VID_MSA_VBID__SI;
typedef union DP_VID_M__SI regDP_VID_M__SI;
typedef union DP_VID_N__SI regDP_VID_N__SI;
typedef union DP_VID_STREAM_CNTL__SI regDP_VID_STREAM_CNTL__SI;
typedef union DP_VID_TIMING__SI regDP_VID_TIMING__SI;
typedef union DRMDMA0_CONFIG__SI regDRMDMA0_CONFIG__SI;
typedef union DRMDMA1_CLK_CTRL__SI regDRMDMA1_CLK_CTRL__SI;
typedef union DRMDMA1_CNTL__SI regDRMDMA1_CNTL__SI;
typedef union DRMDMA1_CONFIG__SI regDRMDMA1_CONFIG__SI;
typedef union DRMDMA1_CONTEXT_CNTL__SI regDRMDMA1_CONTEXT_CNTL__SI;
typedef union DRMDMA1_CRC_VALUE__SI regDRMDMA1_CRC_VALUE__SI;
typedef union DRMDMA1_DRM1_CTRL__SI regDRMDMA1_DRM1_CTRL__SI;
typedef union DRMDMA1_DRM_COUNTERDATA0__SI regDRMDMA1_DRM_COUNTERDATA0__SI;
typedef union DRMDMA1_DRM_COUNTERDATA1__SI regDRMDMA1_DRM_COUNTERDATA1__SI;
typedef union DRMDMA1_DRM_COUNTERDATA2__SI regDRMDMA1_DRM_COUNTERDATA2__SI;
typedef union DRMDMA1_DRM_COUNTERDATA3__SI regDRMDMA1_DRM_COUNTERDATA3__SI;
typedef union DRMDMA1_DRM_COUNTERKEY0__SI regDRMDMA1_DRM_COUNTERKEY0__SI;
typedef union DRMDMA1_DRM_COUNTERKEY1__SI regDRMDMA1_DRM_COUNTERKEY1__SI;
typedef union DRMDMA1_DRM_COUNTERKEY2__SI regDRMDMA1_DRM_COUNTERKEY2__SI;
typedef union DRMDMA1_DRM_COUNTERKEY3__SI regDRMDMA1_DRM_COUNTERKEY3__SI;
typedef union DRMDMA1_DRM_IVLOAD0__SI regDRMDMA1_DRM_IVLOAD0__SI;
typedef union DRMDMA1_DRM_IVLOAD1__SI regDRMDMA1_DRM_IVLOAD1__SI;
typedef union DRMDMA1_DRM_IVLOAD2__SI regDRMDMA1_DRM_IVLOAD2__SI;
typedef union DRMDMA1_DRM_IVLOAD3__SI regDRMDMA1_DRM_IVLOAD3__SI;
typedef union DRMDMA1_DRM_IVLOAD4__SI regDRMDMA1_DRM_IVLOAD4__SI;
typedef union DRMDMA1_DRM_OFFSET__SI regDRMDMA1_DRM_OFFSET__SI;
typedef union DRMDMA1_DRM_UNROLLKEY__SI regDRMDMA1_DRM_UNROLLKEY__SI;
typedef union DRMDMA1_DRM_WRAPPEDKEY0__SI regDRMDMA1_DRM_WRAPPEDKEY0__SI;
typedef union DRMDMA1_DRM_WRAPPEDKEY1__SI regDRMDMA1_DRM_WRAPPEDKEY1__SI;
typedef union DRMDMA1_DRM_WRAPPEDKEY2__SI regDRMDMA1_DRM_WRAPPEDKEY2__SI;
typedef union DRMDMA1_DRM_WRAPPEDKEY3__SI regDRMDMA1_DRM_WRAPPEDKEY3__SI;
typedef union DRMDMA1_FAULT_ADDR_HI__SI regDRMDMA1_FAULT_ADDR_HI__SI;
typedef union DRMDMA1_FAULT_ADDR_LO__SI regDRMDMA1_FAULT_ADDR_LO__SI;
typedef union DRMDMA1_FIFO_CNTL__SI regDRMDMA1_FIFO_CNTL__SI;
typedef union DRMDMA1_IB_BASE_HI__SI regDRMDMA1_IB_BASE_HI__SI;
typedef union DRMDMA1_IB_BASE_LO__SI regDRMDMA1_IB_BASE_LO__SI;
typedef union DRMDMA1_IB_CNTL__SI regDRMDMA1_IB_CNTL__SI;
typedef union DRMDMA1_IB_OFFSET__SI regDRMDMA1_IB_OFFSET__SI;
typedef union DRMDMA1_IB_RPTR__SI regDRMDMA1_IB_RPTR__SI;
typedef union DRMDMA1_IB_SIZE__SI regDRMDMA1_IB_SIZE__SI;
typedef union DRMDMA1_PERF_CNTL__SI regDRMDMA1_PERF_CNTL__SI;
typedef union DRMDMA1_PERF_COUNT0__SI regDRMDMA1_PERF_COUNT0__SI;
typedef union DRMDMA1_PERF_COUNT1__SI regDRMDMA1_PERF_COUNT1__SI;
typedef union DRMDMA1_PREEMPT__SI regDRMDMA1_PREEMPT__SI;
typedef union DRMDMA1_PRIV_MODE__SI regDRMDMA1_PRIV_MODE__SI;
typedef union DRMDMA1_RB_BASE__SI regDRMDMA1_RB_BASE__SI;
typedef union DRMDMA1_RB_CNTL__SI regDRMDMA1_RB_CNTL__SI;
typedef union DRMDMA1_RB_RPTR_ADDR_HI__SI regDRMDMA1_RB_RPTR_ADDR_HI__SI;
typedef union DRMDMA1_RB_RPTR_ADDR_LO__SI regDRMDMA1_RB_RPTR_ADDR_LO__SI;
typedef union DRMDMA1_RB_RPTR__SI regDRMDMA1_RB_RPTR__SI;
typedef union DRMDMA1_RB_WPTR_POLL_ADDR_HI__SI regDRMDMA1_RB_WPTR_POLL_ADDR_HI__SI;
typedef union DRMDMA1_RB_WPTR_POLL_ADDR_LO__SI regDRMDMA1_RB_WPTR_POLL_ADDR_LO__SI;
typedef union DRMDMA1_RB_WPTR_POLL_CNTL__SI regDRMDMA1_RB_WPTR_POLL_CNTL__SI;
typedef union DRMDMA1_RB_WPTR__SI regDRMDMA1_RB_WPTR__SI;
typedef union DRMDMA1_SEM_INCOMPLETE_TIMER_CNTL__SI regDRMDMA1_SEM_INCOMPLETE_TIMER_CNTL__SI;
typedef union DRMDMA1_SEM_WAIT_FAIL_TIMER_CNTL__SI regDRMDMA1_SEM_WAIT_FAIL_TIMER_CNTL__SI;
typedef union DRMDMA1_STATUS_REG__SI regDRMDMA1_STATUS_REG__SI;
typedef union DRMDMA1_TILING_CONFIG__SI regDRMDMA1_TILING_CONFIG__SI;
typedef union DRMDMA_CLK_CTRL__SI regDRMDMA_CLK_CTRL__SI;
typedef union DRMDMA_CNTL__SI regDRMDMA_CNTL__SI;
typedef union DRMDMA_CONTEXT_CNTL__SI regDRMDMA_CONTEXT_CNTL__SI;
typedef union DRMDMA_CRC_VALUE__SI regDRMDMA_CRC_VALUE__SI;
typedef union DRMDMA_DRM1_CTRL__SI regDRMDMA_DRM1_CTRL__SI;
typedef union DRMDMA_DRM_COUNTERDATA0__SI regDRMDMA_DRM_COUNTERDATA0__SI;
typedef union DRMDMA_DRM_COUNTERDATA1__SI regDRMDMA_DRM_COUNTERDATA1__SI;
typedef union DRMDMA_DRM_COUNTERDATA2__SI regDRMDMA_DRM_COUNTERDATA2__SI;
typedef union DRMDMA_DRM_COUNTERDATA3__SI regDRMDMA_DRM_COUNTERDATA3__SI;
typedef union DRMDMA_DRM_COUNTERKEY0__SI regDRMDMA_DRM_COUNTERKEY0__SI;
typedef union DRMDMA_DRM_COUNTERKEY1__SI regDRMDMA_DRM_COUNTERKEY1__SI;
typedef union DRMDMA_DRM_COUNTERKEY2__SI regDRMDMA_DRM_COUNTERKEY2__SI;
typedef union DRMDMA_DRM_COUNTERKEY3__SI regDRMDMA_DRM_COUNTERKEY3__SI;
typedef union DRMDMA_DRM_IVLOAD0__SI regDRMDMA_DRM_IVLOAD0__SI;
typedef union DRMDMA_DRM_IVLOAD1__SI regDRMDMA_DRM_IVLOAD1__SI;
typedef union DRMDMA_DRM_IVLOAD2__SI regDRMDMA_DRM_IVLOAD2__SI;
typedef union DRMDMA_DRM_IVLOAD3__SI regDRMDMA_DRM_IVLOAD3__SI;
typedef union DRMDMA_DRM_IVLOAD4__SI regDRMDMA_DRM_IVLOAD4__SI;
typedef union DRMDMA_DRM_OFFSET__SI regDRMDMA_DRM_OFFSET__SI;
typedef union DRMDMA_DRM_UNROLLKEY__SI regDRMDMA_DRM_UNROLLKEY__SI;
typedef union DRMDMA_DRM_WRAPPEDKEY0__SI regDRMDMA_DRM_WRAPPEDKEY0__SI;
typedef union DRMDMA_DRM_WRAPPEDKEY1__SI regDRMDMA_DRM_WRAPPEDKEY1__SI;
typedef union DRMDMA_DRM_WRAPPEDKEY2__SI regDRMDMA_DRM_WRAPPEDKEY2__SI;
typedef union DRMDMA_DRM_WRAPPEDKEY3__SI regDRMDMA_DRM_WRAPPEDKEY3__SI;
typedef union DRMDMA_FAULT_ADDR_HI__SI regDRMDMA_FAULT_ADDR_HI__SI;
typedef union DRMDMA_FAULT_ADDR_LO__SI regDRMDMA_FAULT_ADDR_LO__SI;
typedef union DRMDMA_FIFO_CNTL__SI regDRMDMA_FIFO_CNTL__SI;
typedef union DRMDMA_IB_BASE_HI__SI regDRMDMA_IB_BASE_HI__SI;
typedef union DRMDMA_IB_BASE_LO__SI regDRMDMA_IB_BASE_LO__SI;
typedef union DRMDMA_IB_CNTL__SI regDRMDMA_IB_CNTL__SI;
typedef union DRMDMA_IB_OFFSET__SI regDRMDMA_IB_OFFSET__SI;
typedef union DRMDMA_IB_RPTR__SI regDRMDMA_IB_RPTR__SI;
typedef union DRMDMA_IB_SIZE__SI regDRMDMA_IB_SIZE__SI;
typedef union DRMDMA_PERF_CNTL__SI regDRMDMA_PERF_CNTL__SI;
typedef union DRMDMA_PERF_COUNT0__SI regDRMDMA_PERF_COUNT0__SI;
typedef union DRMDMA_PERF_COUNT1__SI regDRMDMA_PERF_COUNT1__SI;
typedef union DRMDMA_PREEMPT__SI regDRMDMA_PREEMPT__SI;
typedef union DRMDMA_PRIV_MODE__SI regDRMDMA_PRIV_MODE__SI;
typedef union DRMDMA_RB_BASE__SI regDRMDMA_RB_BASE__SI;
typedef union DRMDMA_RB_CNTL__SI regDRMDMA_RB_CNTL__SI;
typedef union DRMDMA_RB_RPTR_ADDR_HI__SI regDRMDMA_RB_RPTR_ADDR_HI__SI;
typedef union DRMDMA_RB_RPTR_ADDR_LO__SI regDRMDMA_RB_RPTR_ADDR_LO__SI;
typedef union DRMDMA_RB_RPTR__SI regDRMDMA_RB_RPTR__SI;
typedef union DRMDMA_RB_WPTR_POLL_ADDR_HI__SI regDRMDMA_RB_WPTR_POLL_ADDR_HI__SI;
typedef union DRMDMA_RB_WPTR_POLL_ADDR_LO__SI regDRMDMA_RB_WPTR_POLL_ADDR_LO__SI;
typedef union DRMDMA_RB_WPTR_POLL_CNTL__SI regDRMDMA_RB_WPTR_POLL_CNTL__SI;
typedef union DRMDMA_RB_WPTR__SI regDRMDMA_RB_WPTR__SI;
typedef union DRMDMA_SEM_INCOMPLETE_TIMER_CNTL__SI regDRMDMA_SEM_INCOMPLETE_TIMER_CNTL__SI;
typedef union DRMDMA_SEM_WAIT_FAIL_TIMER_CNTL__SI regDRMDMA_SEM_WAIT_FAIL_TIMER_CNTL__SI;
typedef union DRMDMA_STATUS_REG__SI regDRMDMA_STATUS_REG__SI;
typedef union DRMDMA_TILING_CONFIG__SI regDRMDMA_TILING_CONFIG__SI;
typedef union DRM_ARB_PRIORITY regDRM_ARB_PRIORITY;
typedef union DRM_BYTESWAP regDRM_BYTESWAP;
typedef union DRM_DEBUG regDRM_DEBUG;
typedef union DRM_DEBUG_ID__SI regDRM_DEBUG_ID__SI;
typedef union DRM_DEBUG_INDEX0__SI regDRM_DEBUG_INDEX0__SI;
typedef union DRM_DEBUG_INDEX1__SI regDRM_DEBUG_INDEX1__SI;
typedef union DRM_DEBUG_INDEX2__SI regDRM_DEBUG_INDEX2__SI;
typedef union DRM_DEBUG_INDEX3__SI regDRM_DEBUG_INDEX3__SI;
typedef union DRM_DEBUG_INDEX4__SI regDRM_DEBUG_INDEX4__SI;
typedef union DRM_DEBUG_INDEX5__SI regDRM_DEBUG_INDEX5__SI;
typedef union DRM_DEBUG_INDEX6__SI regDRM_DEBUG_INDEX6__SI;
typedef union DRM_DEBUG_INDEX7__SI regDRM_DEBUG_INDEX7__SI;
typedef union DRM_HFS_CONT regDRM_HFS_CONT;
typedef union DRM_HFS_HW_NONCE0 regDRM_HFS_HW_NONCE0;
typedef union DRM_HFS_HW_NONCE1 regDRM_HFS_HW_NONCE1;
typedef union DRM_HFS_HW_NONCE2 regDRM_HFS_HW_NONCE2;
typedef union DRM_HFS_HW_NONCE3 regDRM_HFS_HW_NONCE3;
typedef union DRM_HFS_HW_RESULT0 regDRM_HFS_HW_RESULT0;
typedef union DRM_HFS_HW_RESULT1 regDRM_HFS_HW_RESULT1;
typedef union DRM_HFS_HW_RESULT2 regDRM_HFS_HW_RESULT2;
typedef union DRM_HFS_HW_RESULT3 regDRM_HFS_HW_RESULT3;
typedef union DRM_HFS_SECRET_SEL regDRM_HFS_SECRET_SEL;
typedef union DRM_HFS_START regDRM_HFS_START;
typedef union DRM_HFS_SW_NONCE0 regDRM_HFS_SW_NONCE0;
typedef union DRM_HFS_SW_NONCE1 regDRM_HFS_SW_NONCE1;
typedef union DRM_HFS_SW_NONCE2 regDRM_HFS_SW_NONCE2;
typedef union DRM_HFS_SW_NONCE3 regDRM_HFS_SW_NONCE3;
typedef union DRM_HFS_SW_RESULT0 regDRM_HFS_SW_RESULT0;
typedef union DRM_HFS_SW_RESULT1 regDRM_HFS_SW_RESULT1;
typedef union DRM_HFS_SW_RESULT2 regDRM_HFS_SW_RESULT2;
typedef union DRM_HFS_SW_RESULT3 regDRM_HFS_SW_RESULT3;
typedef union DRM_ID_EFUSE regDRM_ID_EFUSE;
typedef union DRM_IH_CREDITS regDRM_IH_CREDITS;
typedef union DRM_INT_ACK regDRM_INT_ACK;
typedef union DRM_INT_MASK regDRM_INT_MASK;
typedef union DRM_INT_STATUS regDRM_INT_STATUS;
typedef union DRM_KEYGEN_CONT regDRM_KEYGEN_CONT;
typedef union DRM_KEYGEN_RADDR regDRM_KEYGEN_RADDR;
typedef union DRM_KEYGEN_RDATA regDRM_KEYGEN_RDATA;
typedef union DRM_KEYGEN_START regDRM_KEYGEN_START;
typedef union DRM_KEYGEN_WADDR regDRM_KEYGEN_WADDR;
typedef union DRM_KEYGEN_WDATA regDRM_KEYGEN_WDATA;
typedef union DRM_PERFCOUNTER1_HI regDRM_PERFCOUNTER1_HI;
typedef union DRM_PERFCOUNTER1_LO regDRM_PERFCOUNTER1_LO;
typedef union DRM_PERFCOUNTER1_SELECT regDRM_PERFCOUNTER1_SELECT;
typedef union DRM_PERFCOUNTER2_HI regDRM_PERFCOUNTER2_HI;
typedef union DRM_PERFCOUNTER2_LO regDRM_PERFCOUNTER2_LO;
typedef union DRM_PERFCOUNTER2_SELECT regDRM_PERFCOUNTER2_SELECT;
typedef union DRM_PERFMON_CNTL regDRM_PERFMON_CNTL;
typedef union DRM_PROTO_ADDR regDRM_PROTO_ADDR;
typedef union DRM_PROTO_DATA regDRM_PROTO_DATA;
typedef union DRM_RESET regDRM_RESET;
typedef union DRM_SIG_FINISH regDRM_SIG_FINISH;
typedef union DRM_SIG_INVALID regDRM_SIG_INVALID;
typedef union DRM_SIG_RADDR regDRM_SIG_RADDR;
typedef union DRM_SIG_RDATA regDRM_SIG_RDATA;
typedef union DRM_SIG_RESULT0 regDRM_SIG_RESULT0;
typedef union DRM_SIG_RESULT1 regDRM_SIG_RESULT1;
typedef union DRM_SIG_RESULT2 regDRM_SIG_RESULT2;
typedef union DRM_SIG_RESULT3 regDRM_SIG_RESULT3;
typedef union DRM_SIG_START regDRM_SIG_START;
typedef union DRM_STATUS regDRM_STATUS;
typedef union DRM_TIMEOUT regDRM_TIMEOUT;
typedef union DRM_TRNG_CNTL regDRM_TRNG_CNTL;
typedef union DRM_TRNG_DATA regDRM_TRNG_DATA;
typedef union DTO_VCLK_DENOMIN__SI regDTO_VCLK_DENOMIN__SI;
typedef union DTO_VCLK_INC_CORR__SI regDTO_VCLK_INC_CORR__SI;
typedef union DTO_VCLK_INC__SI regDTO_VCLK_INC__SI;
typedef union DVOACLKC_CNTL__SI regDVOACLKC_CNTL__SI;
typedef union DVOACLKC_MVP_CNTL__SI regDVOACLKC_MVP_CNTL__SI;
typedef union DVOACLKD_CNTL__SI regDVOACLKD_CNTL__SI;
typedef union DVOA_DEBUG3__SI regDVOA_DEBUG3__SI;
typedef union DVOA_DEBUG4__SI regDVOA_DEBUG4__SI;
typedef union DVOA_DEBUG5__SI regDVOA_DEBUG5__SI;
typedef union DVOA_DEBUG6__SI regDVOA_DEBUG6__SI;
typedef union DVOA_DEBUG7__SI regDVOA_DEBUG7__SI;
typedef union DVO_CONTROL__SI regDVO_CONTROL__SI;
typedef union DVO_CRC2_SIG_MASK__SI regDVO_CRC2_SIG_MASK__SI;
typedef union DVO_CRC2_SIG_RESULT__SI regDVO_CRC2_SIG_RESULT__SI;
typedef union DVO_CRC_EN__SI regDVO_CRC_EN__SI;
typedef union DVO_ENABLE__SI regDVO_ENABLE__SI;
typedef union DVO_OUTPUT__SI regDVO_OUTPUT__SI;
typedef union DVO_SOURCE_SELECT__SI regDVO_SOURCE_SELECT__SI;
typedef union DVO_STRENGTH_CONTROL__SI regDVO_STRENGTH_CONTROL__SI;
typedef union EFUSE_STATUS__CI regEFUSE_STATUS__CI;
typedef union EXP0 regEXP0;
typedef union EXP1 regEXP1;
typedef union EXP2 regEXP2;
typedef union EXP3 regEXP3;
typedef union EXP4 regEXP4;
typedef union EXP5 regEXP5;
typedef union EXP6 regEXP6;
typedef union EXP7 regEXP7;
typedef union EXT1_DIFF_POST_DIV_CNTL__SI regEXT1_DIFF_POST_DIV_CNTL__SI;
typedef union EXT1_PPLL_CNTL__SI regEXT1_PPLL_CNTL__SI;
typedef union EXT1_PPLL_FB_DIV__SI regEXT1_PPLL_FB_DIV__SI;
typedef union EXT1_PPLL_POST_DIV_SRC__SI regEXT1_PPLL_POST_DIV_SRC__SI;
typedef union EXT1_PPLL_POST_DIV__SI regEXT1_PPLL_POST_DIV__SI;
typedef union EXT1_PPLL_REF_DIV_SRC__SI regEXT1_PPLL_REF_DIV_SRC__SI;
typedef union EXT1_PPLL_REF_DIV__SI regEXT1_PPLL_REF_DIV__SI;
typedef union EXT1_PPLL_UPDATE_CNTL__SI regEXT1_PPLL_UPDATE_CNTL__SI;
typedef union EXT1_PPLL_UPDATE_LOCK__SI regEXT1_PPLL_UPDATE_LOCK__SI;
typedef union EXT2_DIFF_POST_DIV_CNTL__SI regEXT2_DIFF_POST_DIV_CNTL__SI;
typedef union EXT2_PPLL_CNTL__SI regEXT2_PPLL_CNTL__SI;
typedef union EXT2_PPLL_FB_DIV__SI regEXT2_PPLL_FB_DIV__SI;
typedef union EXT2_PPLL_POST_DIV_SRC__SI regEXT2_PPLL_POST_DIV_SRC__SI;
typedef union EXT2_PPLL_POST_DIV__SI regEXT2_PPLL_POST_DIV__SI;
typedef union EXT2_PPLL_REF_DIV_SRC__SI regEXT2_PPLL_REF_DIV_SRC__SI;
typedef union EXT2_PPLL_REF_DIV__SI regEXT2_PPLL_REF_DIV__SI;
typedef union EXT2_PPLL_UPDATE_CNTL__SI regEXT2_PPLL_UPDATE_CNTL__SI;
typedef union EXT2_PPLL_UPDATE_LOCK__SI regEXT2_PPLL_UPDATE_LOCK__SI;
typedef union EXTERN_TRIG_CNTL__SI regEXTERN_TRIG_CNTL__SI;
typedef union EXT_OVERSCAN_LEFT_RIGHT__SI regEXT_OVERSCAN_LEFT_RIGHT__SI;
typedef union EXT_OVERSCAN_TOP_BOTTOM__SI regEXT_OVERSCAN_TOP_BOTTOM__SI;
typedef union FAST_AES0 regFAST_AES0;
typedef union FAST_AES1 regFAST_AES1;
typedef union FAST_AES2 regFAST_AES2;
typedef union FAST_AES3 regFAST_AES3;
typedef union FAST_AES4 regFAST_AES4;
typedef union FAST_AES5 regFAST_AES5;
typedef union FAST_AES6 regFAST_AES6;
typedef union FAST_AES7 regFAST_AES7;
typedef union FBC_CLIENT_REGION_MASK__SI regFBC_CLIENT_REGION_MASK__SI;
typedef union FBC_CNTL__SI regFBC_CNTL__SI;
typedef union FBC_COMP_CNTL__SI regFBC_COMP_CNTL__SI;
typedef union FBC_COMP_MODE__SI regFBC_COMP_MODE__SI;
typedef union FBC_CSM_REGION_OFFSET_01__SI regFBC_CSM_REGION_OFFSET_01__SI;
typedef union FBC_CSM_REGION_OFFSET_23__SI regFBC_CSM_REGION_OFFSET_23__SI;
typedef union FBC_DEBUG0__SI regFBC_DEBUG0__SI;
typedef union FBC_DEBUG1__SI regFBC_DEBUG1__SI;
typedef union FBC_DEBUG2__SI regFBC_DEBUG2__SI;
typedef union FBC_DEBUG_COMP__SI regFBC_DEBUG_COMP__SI;
typedef union FBC_DEBUG_CSR_RDATA__SI regFBC_DEBUG_CSR_RDATA__SI;
typedef union FBC_DEBUG_CSR_WDATA__SI regFBC_DEBUG_CSR_WDATA__SI;
typedef union FBC_DEBUG_CSR__SI regFBC_DEBUG_CSR__SI;
typedef union FBC_IDLE_FORCE_CLEAR_MASK__SI regFBC_IDLE_FORCE_CLEAR_MASK__SI;
typedef union FBC_IDLE_MASK__SI regFBC_IDLE_MASK__SI;
typedef union FBC_IND_LUT0__SI regFBC_IND_LUT0__SI;
typedef union FBC_IND_LUT10__SI regFBC_IND_LUT10__SI;
typedef union FBC_IND_LUT11__SI regFBC_IND_LUT11__SI;
typedef union FBC_IND_LUT12__SI regFBC_IND_LUT12__SI;
typedef union FBC_IND_LUT13__SI regFBC_IND_LUT13__SI;
typedef union FBC_IND_LUT14__SI regFBC_IND_LUT14__SI;
typedef union FBC_IND_LUT15__SI regFBC_IND_LUT15__SI;
typedef union FBC_IND_LUT1__SI regFBC_IND_LUT1__SI;
typedef union FBC_IND_LUT2__SI regFBC_IND_LUT2__SI;
typedef union FBC_IND_LUT3__SI regFBC_IND_LUT3__SI;
typedef union FBC_IND_LUT4__SI regFBC_IND_LUT4__SI;
typedef union FBC_IND_LUT5__SI regFBC_IND_LUT5__SI;
typedef union FBC_IND_LUT6__SI regFBC_IND_LUT6__SI;
typedef union FBC_IND_LUT7__SI regFBC_IND_LUT7__SI;
typedef union FBC_IND_LUT8__SI regFBC_IND_LUT8__SI;
typedef union FBC_IND_LUT9__SI regFBC_IND_LUT9__SI;
typedef union FBC_MISC__SI regFBC_MISC__SI;
typedef union FBC_START_STOP_DELAY__SI regFBC_START_STOP_DELAY__SI;
typedef union FBC_TEST_DEBUG_DATA__SI regFBC_TEST_DEBUG_DATA__SI;
typedef union FBC_TEST_DEBUG_INDEX__SI regFBC_TEST_DEBUG_INDEX__SI;
typedef union FIRMWARE_FLAGS__CI regFIRMWARE_FLAGS__CI;
typedef union FMT_BIT_DEPTH_CONTROL__SI regFMT_BIT_DEPTH_CONTROL__SI;
typedef union FMT_CLAMP_CNTL__SI regFMT_CLAMP_CNTL__SI;
typedef union FMT_CONTROL__SI regFMT_CONTROL__SI;
typedef union FMT_CRC_CNTL__SI regFMT_CRC_CNTL__SI;
typedef union FMT_CRC_SIG_BLUE_CONTROL_MASK__SI regFMT_CRC_SIG_BLUE_CONTROL_MASK__SI;
typedef union FMT_CRC_SIG_BLUE_CONTROL__SI regFMT_CRC_SIG_BLUE_CONTROL__SI;
typedef union FMT_CRC_SIG_RED_GREEN_MASK__SI regFMT_CRC_SIG_RED_GREEN_MASK__SI;
typedef union FMT_CRC_SIG_RED_GREEN__SI regFMT_CRC_SIG_RED_GREEN__SI;
typedef union FMT_DEBUG_CNTL__SI regFMT_DEBUG_CNTL__SI;
typedef union FMT_DITHER_RAND_B_SEED__SI regFMT_DITHER_RAND_B_SEED__SI;
typedef union FMT_DITHER_RAND_G_SEED__SI regFMT_DITHER_RAND_G_SEED__SI;
typedef union FMT_DITHER_RAND_R_SEED__SI regFMT_DITHER_RAND_R_SEED__SI;
typedef union FMT_DYNAMIC_EXP_CNTL__SI regFMT_DYNAMIC_EXP_CNTL__SI;
typedef union FMT_FORCE_DATA_0_1__SI regFMT_FORCE_DATA_0_1__SI;
typedef union FMT_FORCE_DATA_2_3__SI regFMT_FORCE_DATA_2_3__SI;
typedef union FMT_FORCE_OUTPUT_CNTL__SI regFMT_FORCE_OUTPUT_CNTL__SI;
typedef union FMT_TEMPORAL_DITHER_PATTERN_CONTROL__SI regFMT_TEMPORAL_DITHER_PATTERN_CONTROL__SI;
typedef union FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__SI
    regFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__SI;
typedef union FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__SI
    regFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__SI;
typedef union FREQ_CHANGE_TIMEOUT__SI regFREQ_CHANGE_TIMEOUT__SI;
typedef union FWD_CHROMA_BOT_ADDR__SI regFWD_CHROMA_BOT_ADDR__SI;
typedef union FWD_CHROMA_TOP_ADDR__SI regFWD_CHROMA_TOP_ADDR__SI;
typedef union FWD_LUMA_BOT_ADDR__SI regFWD_LUMA_BOT_ADDR__SI;
typedef union FWD_LUMA_TOP_ADDR__SI regFWD_LUMA_TOP_ADDR__SI;
typedef union FW_CHRONO_31_0__CI__VI regFW_CHRONO_31_0__CI__VI;
typedef union FW_CHRONO_63_32__CI__VI regFW_CHRONO_63_32__CI__VI;
typedef union FW_DBG_COUNTER_1__CI__VI regFW_DBG_COUNTER_1__CI__VI;
typedef union FW_DBG_COUNTER_2__CI__VI regFW_DBG_COUNTER_2__CI__VI;
typedef union FW_DBG_SIGNAL_1__CI__VI regFW_DBG_SIGNAL_1__CI__VI;
typedef union FW_DBG_SIGNAL_2__CI__VI regFW_DBG_SIGNAL_2__CI__VI;
typedef union FW_PC_WATCH_1__CI__VI regFW_PC_WATCH_1__CI__VI;
typedef union FW_PC_WATCH_2__CI__VI regFW_PC_WATCH_2__CI__VI;
typedef union FW_PC_WATCH_3__CI__VI regFW_PC_WATCH_3__CI__VI;
typedef union FW_PC_WATCH_4__CI__VI regFW_PC_WATCH_4__CI__VI;
typedef union GARLIC_FLUSH_ADDR_END_0__CI__VI regGARLIC_FLUSH_ADDR_END_0__CI__VI;
typedef union GARLIC_FLUSH_ADDR_END_1__CI__VI regGARLIC_FLUSH_ADDR_END_1__CI__VI;
typedef union GARLIC_FLUSH_ADDR_END_2__CI__VI regGARLIC_FLUSH_ADDR_END_2__CI__VI;
typedef union GARLIC_FLUSH_ADDR_END_3__CI__VI regGARLIC_FLUSH_ADDR_END_3__CI__VI;
typedef union GARLIC_FLUSH_ADDR_END_4__CI__VI regGARLIC_FLUSH_ADDR_END_4__CI__VI;
typedef union GARLIC_FLUSH_ADDR_END_5__CI__VI regGARLIC_FLUSH_ADDR_END_5__CI__VI;
typedef union GARLIC_FLUSH_ADDR_END_6__CI__VI regGARLIC_FLUSH_ADDR_END_6__CI__VI;
typedef union GARLIC_FLUSH_ADDR_END_7__CI__VI regGARLIC_FLUSH_ADDR_END_7__CI__VI;
typedef union GARLIC_FLUSH_ADDR_START_0__CI__VI regGARLIC_FLUSH_ADDR_START_0__CI__VI;
typedef union GARLIC_FLUSH_ADDR_START_1__CI__VI regGARLIC_FLUSH_ADDR_START_1__CI__VI;
typedef union GARLIC_FLUSH_ADDR_START_2__CI__VI regGARLIC_FLUSH_ADDR_START_2__CI__VI;
typedef union GARLIC_FLUSH_ADDR_START_3__CI__VI regGARLIC_FLUSH_ADDR_START_3__CI__VI;
typedef union GARLIC_FLUSH_ADDR_START_4__CI__VI regGARLIC_FLUSH_ADDR_START_4__CI__VI;
typedef union GARLIC_FLUSH_ADDR_START_5__CI__VI regGARLIC_FLUSH_ADDR_START_5__CI__VI;
typedef union GARLIC_FLUSH_ADDR_START_6__CI__VI regGARLIC_FLUSH_ADDR_START_6__CI__VI;
typedef union GARLIC_FLUSH_ADDR_START_7__CI__VI regGARLIC_FLUSH_ADDR_START_7__CI__VI;
typedef union GARLIC_FLUSH_CNTL__CI regGARLIC_FLUSH_CNTL__CI;
typedef union GARLIC_FLUSH_CNTL__VI regGARLIC_FLUSH_CNTL__VI;
typedef union GARLIC_FLUSH_REQ__CI__VI regGARLIC_FLUSH_REQ__CI__VI;
typedef union GB_ADDR_CONFIG regGB_ADDR_CONFIG;
typedef union GB_BACKEND_MAP regGB_BACKEND_MAP;
typedef union GB_EDC_MODE regGB_EDC_MODE;
typedef union GB_GPU_ID regGB_GPU_ID;
typedef union GB_MACROTILE_MODE0__CI__VI regGB_MACROTILE_MODE0__CI__VI;
typedef union GB_MACROTILE_MODE10__CI__VI regGB_MACROTILE_MODE10__CI__VI;
typedef union GB_MACROTILE_MODE11__CI__VI regGB_MACROTILE_MODE11__CI__VI;
typedef union GB_MACROTILE_MODE12__CI__VI regGB_MACROTILE_MODE12__CI__VI;
typedef union GB_MACROTILE_MODE13__CI__VI regGB_MACROTILE_MODE13__CI__VI;
typedef union GB_MACROTILE_MODE14__CI__VI regGB_MACROTILE_MODE14__CI__VI;
typedef union GB_MACROTILE_MODE15__CI__VI regGB_MACROTILE_MODE15__CI__VI;
typedef union GB_MACROTILE_MODE1__CI__VI regGB_MACROTILE_MODE1__CI__VI;
typedef union GB_MACROTILE_MODE2__CI__VI regGB_MACROTILE_MODE2__CI__VI;
typedef union GB_MACROTILE_MODE3__CI__VI regGB_MACROTILE_MODE3__CI__VI;
typedef union GB_MACROTILE_MODE4__CI__VI regGB_MACROTILE_MODE4__CI__VI;
typedef union GB_MACROTILE_MODE5__CI__VI regGB_MACROTILE_MODE5__CI__VI;
typedef union GB_MACROTILE_MODE6__CI__VI regGB_MACROTILE_MODE6__CI__VI;
typedef union GB_MACROTILE_MODE7__CI__VI regGB_MACROTILE_MODE7__CI__VI;
typedef union GB_MACROTILE_MODE8__CI__VI regGB_MACROTILE_MODE8__CI__VI;
typedef union GB_MACROTILE_MODE9__CI__VI regGB_MACROTILE_MODE9__CI__VI;
typedef union GB_TILE_MODE0 regGB_TILE_MODE0;
typedef union GB_TILE_MODE1 regGB_TILE_MODE1;
typedef union GB_TILE_MODE10 regGB_TILE_MODE10;
typedef union GB_TILE_MODE11 regGB_TILE_MODE11;
typedef union GB_TILE_MODE12 regGB_TILE_MODE12;
typedef union GB_TILE_MODE13 regGB_TILE_MODE13;
typedef union GB_TILE_MODE14 regGB_TILE_MODE14;
typedef union GB_TILE_MODE15 regGB_TILE_MODE15;
typedef union GB_TILE_MODE16 regGB_TILE_MODE16;
typedef union GB_TILE_MODE17 regGB_TILE_MODE17;
typedef union GB_TILE_MODE18 regGB_TILE_MODE18;
typedef union GB_TILE_MODE19 regGB_TILE_MODE19;
typedef union GB_TILE_MODE2 regGB_TILE_MODE2;
typedef union GB_TILE_MODE20 regGB_TILE_MODE20;
typedef union GB_TILE_MODE21 regGB_TILE_MODE21;
typedef union GB_TILE_MODE22 regGB_TILE_MODE22;
typedef union GB_TILE_MODE23 regGB_TILE_MODE23;
typedef union GB_TILE_MODE24 regGB_TILE_MODE24;
typedef union GB_TILE_MODE25 regGB_TILE_MODE25;
typedef union GB_TILE_MODE26 regGB_TILE_MODE26;
typedef union GB_TILE_MODE27 regGB_TILE_MODE27;
typedef union GB_TILE_MODE28 regGB_TILE_MODE28;
typedef union GB_TILE_MODE29 regGB_TILE_MODE29;
typedef union GB_TILE_MODE3 regGB_TILE_MODE3;
typedef union GB_TILE_MODE30 regGB_TILE_MODE30;
typedef union GB_TILE_MODE31 regGB_TILE_MODE31;
typedef union GB_TILE_MODE4 regGB_TILE_MODE4;
typedef union GB_TILE_MODE5 regGB_TILE_MODE5;
typedef union GB_TILE_MODE6 regGB_TILE_MODE6;
typedef union GB_TILE_MODE7 regGB_TILE_MODE7;
typedef union GB_TILE_MODE8 regGB_TILE_MODE8;
typedef union GB_TILE_MODE9 regGB_TILE_MODE9;
typedef union GCK_ACLK_FUSES__CI__VI regGCK_ACLK_FUSES__CI__VI;
typedef union GCK_DCLK_FUSES__CI__VI regGCK_DCLK_FUSES__CI__VI;
typedef union GCK_DISPCLK_FUSES__CI__VI regGCK_DISPCLK_FUSES__CI__VI;
typedef union GCK_DPREFCLK_FUSES__CI__VI regGCK_DPREFCLK_FUSES__CI__VI;
typedef union GCK_ECLK_FUSES__CI__VI regGCK_ECLK_FUSES__CI__VI;
typedef union GCK_GPUPLL_DGCK_CNTL_2__CI__VI regGCK_GPUPLL_DGCK_CNTL_2__CI__VI;
typedef union GCK_GPUPLL_DGCK_CNTL_4__CI regGCK_GPUPLL_DGCK_CNTL_4__CI;
typedef union GCK_GPUPLL_DGCK_CNTL_4__VI regGCK_GPUPLL_DGCK_CNTL_4__VI;
typedef union GCK_GPUPLL_DGCK_CNTL_5__CI__VI regGCK_GPUPLL_DGCK_CNTL_5__CI__VI;
typedef union GCK_GPUPLL_DGCK_CNTL__CI regGCK_GPUPLL_DGCK_CNTL__CI;
typedef union GCK_GPUPLL_DGCK_CNTL__VI regGCK_GPUPLL_DGCK_CNTL__VI;
typedef union GCK_GPUPLL_SPREAD_SPECTRUM_2__CI__VI regGCK_GPUPLL_SPREAD_SPECTRUM_2__CI__VI;
typedef union GCK_GPUPLL_SPREAD_SPECTRUM__CI regGCK_GPUPLL_SPREAD_SPECTRUM__CI;
typedef union GCK_GPUPLL_SPREAD_SPECTRUM__VI regGCK_GPUPLL_SPREAD_SPECTRUM__VI;
typedef union GCK_GPUPLL_STATUS__CI regGCK_GPUPLL_STATUS__CI;
typedef union GCK_GPUPLL_STATUS__VI regGCK_GPUPLL_STATUS__VI;
typedef union GCK_MISC_2__CI__VI regGCK_MISC_2__CI__VI;
typedef union GCK_MISC_FUSES__CI__VI regGCK_MISC_FUSES__CI__VI;
typedef union GCK_MISC__CI regGCK_MISC__CI;
typedef union GCK_MISC__VI regGCK_MISC__VI;
typedef union GCK_PLL_CONTROL__CI__VI regGCK_PLL_CONTROL__CI__VI;
typedef union GCK_PLL_DGCK_CNTL__CI__VI regGCK_PLL_DGCK_CNTL__CI__VI;
typedef union GCK_PLL_FUSES__CI__VI regGCK_PLL_FUSES__CI__VI;
typedef union GCK_PLL_TEST_CNTL__CI regGCK_PLL_TEST_CNTL__CI;
typedef union GCK_PLL_TEST_CNTL__VI regGCK_PLL_TEST_CNTL__VI;
typedef union GCK_SAMCLK_FUSES__CI__VI regGCK_SAMCLK_FUSES__CI__VI;
typedef union GCK_SCLK_FUSES__CI__VI regGCK_SCLK_FUSES__CI__VI;
typedef union GCK_SMC_IND_DATA__CI__VI regGCK_SMC_IND_DATA__CI__VI;
typedef union GCK_SMC_IND_INDEX__CI__VI regGCK_SMC_IND_INDEX__CI__VI;
typedef union GCK_SPLL_FUSES__CI__VI regGCK_SPLL_FUSES__CI__VI;
typedef union GCK_VCLK_FUSES__CI__VI regGCK_VCLK_FUSES__CI__VI;
typedef union GC_PRIV_MODE regGC_PRIV_MODE;
typedef union GC_USER_PRIM_CONFIG__CI__VI regGC_USER_PRIM_CONFIG__CI__VI;
typedef union GC_USER_RB_BACKEND_DISABLE regGC_USER_RB_BACKEND_DISABLE;
typedef union GC_USER_RB_REDUNDANCY__CI__VI regGC_USER_RB_REDUNDANCY__CI__VI;
typedef union GC_USER_SHADER_ARRAY_CONFIG__SI__CI regGC_USER_SHADER_ARRAY_CONFIG__SI__CI;
typedef union GC_USER_SHADER_ARRAY_CONFIG__VI regGC_USER_SHADER_ARRAY_CONFIG__VI;
typedef union GC_USER_SYS_RB_BACKEND_DISABLE regGC_USER_SYS_RB_BACKEND_DISABLE;
typedef union GDS_ATOM_BASE regGDS_ATOM_BASE;
typedef union GDS_ATOM_CNTL regGDS_ATOM_CNTL;
typedef union GDS_ATOM_COMPLETE regGDS_ATOM_COMPLETE;
typedef union GDS_ATOM_DST regGDS_ATOM_DST;
typedef union GDS_ATOM_OFFSET0 regGDS_ATOM_OFFSET0;
typedef union GDS_ATOM_OFFSET1 regGDS_ATOM_OFFSET1;
typedef union GDS_ATOM_OP regGDS_ATOM_OP;
typedef union GDS_ATOM_READ0 regGDS_ATOM_READ0;
typedef union GDS_ATOM_READ0_U regGDS_ATOM_READ0_U;
typedef union GDS_ATOM_READ1 regGDS_ATOM_READ1;
typedef union GDS_ATOM_READ1_U regGDS_ATOM_READ1_U;
typedef union GDS_ATOM_SIZE regGDS_ATOM_SIZE;
typedef union GDS_ATOM_SRC0 regGDS_ATOM_SRC0;
typedef union GDS_ATOM_SRC0_U regGDS_ATOM_SRC0_U;
typedef union GDS_ATOM_SRC1 regGDS_ATOM_SRC1;
typedef union GDS_ATOM_SRC1_U regGDS_ATOM_SRC1_U;
typedef union GDS_CNTL_STATUS regGDS_CNTL_STATUS;
typedef union GDS_COMPUTE_MAX_WAVE_ID__CI__VI regGDS_COMPUTE_MAX_WAVE_ID__CI__VI;
typedef union GDS_CONFIG regGDS_CONFIG;
typedef union GDS_DEBUG_CNTL regGDS_DEBUG_CNTL;
typedef union GDS_DEBUG_DATA regGDS_DEBUG_DATA;
typedef union GDS_DEBUG_REG0__CI__VI regGDS_DEBUG_REG0__CI__VI;
typedef union GDS_DEBUG_REG0__SI regGDS_DEBUG_REG0__SI;
typedef union GDS_DEBUG_REG10__SI regGDS_DEBUG_REG10__SI;
typedef union GDS_DEBUG_REG1__CI__VI regGDS_DEBUG_REG1__CI__VI;
typedef union GDS_DEBUG_REG1__SI regGDS_DEBUG_REG1__SI;
typedef union GDS_DEBUG_REG2__CI__VI regGDS_DEBUG_REG2__CI__VI;
typedef union GDS_DEBUG_REG2__SI regGDS_DEBUG_REG2__SI;
typedef union GDS_DEBUG_REG3__CI__VI regGDS_DEBUG_REG3__CI__VI;
typedef union GDS_DEBUG_REG3__SI regGDS_DEBUG_REG3__SI;
typedef union GDS_DEBUG_REG4__CI__VI regGDS_DEBUG_REG4__CI__VI;
typedef union GDS_DEBUG_REG4__SI regGDS_DEBUG_REG4__SI;
typedef union GDS_DEBUG_REG5__CI__VI regGDS_DEBUG_REG5__CI__VI;
typedef union GDS_DEBUG_REG5__SI regGDS_DEBUG_REG5__SI;
typedef union GDS_DEBUG_REG6__CI__VI regGDS_DEBUG_REG6__CI__VI;
typedef union GDS_DEBUG_REG6__SI regGDS_DEBUG_REG6__SI;
typedef union GDS_DEBUG_REG7__SI regGDS_DEBUG_REG7__SI;
typedef union GDS_DEBUG_REG8__SI regGDS_DEBUG_REG8__SI;
typedef union GDS_DEBUG_REG9__SI regGDS_DEBUG_REG9__SI;
typedef union GDS_ENHANCE2__CI__VI regGDS_ENHANCE2__CI__VI;
typedef union GDS_ENHANCE__CI__VI regGDS_ENHANCE__CI__VI;
typedef union GDS_ENHANCE__SI regGDS_ENHANCE__SI;
typedef union GDS_GRBM_SECDED_CNT__CI regGDS_GRBM_SECDED_CNT__CI;
typedef union GDS_GRBM_SECDED_CNT__SI regGDS_GRBM_SECDED_CNT__SI;
typedef union GDS_GWS_RESET0__CI__VI regGDS_GWS_RESET0__CI__VI;
typedef union GDS_GWS_RESET1__CI__VI regGDS_GWS_RESET1__CI__VI;
typedef union GDS_GWS_RESOURCE_CNTL regGDS_GWS_RESOURCE_CNTL;
typedef union GDS_GWS_RESOURCE_CNT__CI__VI regGDS_GWS_RESOURCE_CNT__CI__VI;
typedef union GDS_GWS_RESOURCE_RESET__CI__VI regGDS_GWS_RESOURCE_RESET__CI__VI;
typedef union GDS_GWS_RESOURCE__CI regGDS_GWS_RESOURCE__CI;
typedef union GDS_GWS_RESOURCE__VI regGDS_GWS_RESOURCE__VI;
typedef union GDS_GWS_RESOURCE__SI regGDS_GWS_RESOURCE__SI;
typedef union GDS_GWS_VMID0__CI__VI regGDS_GWS_VMID0__CI__VI;
typedef union GDS_GWS_VMID10__CI__VI regGDS_GWS_VMID10__CI__VI;
typedef union GDS_GWS_VMID11__CI__VI regGDS_GWS_VMID11__CI__VI;
typedef union GDS_GWS_VMID12__CI__VI regGDS_GWS_VMID12__CI__VI;
typedef union GDS_GWS_VMID13__CI__VI regGDS_GWS_VMID13__CI__VI;
typedef union GDS_GWS_VMID14__CI__VI regGDS_GWS_VMID14__CI__VI;
typedef union GDS_GWS_VMID15__CI__VI regGDS_GWS_VMID15__CI__VI;
typedef union GDS_GWS_VMID1__CI__VI regGDS_GWS_VMID1__CI__VI;
typedef union GDS_GWS_VMID2__CI__VI regGDS_GWS_VMID2__CI__VI;
typedef union GDS_GWS_VMID3__CI__VI regGDS_GWS_VMID3__CI__VI;
typedef union GDS_GWS_VMID4__CI__VI regGDS_GWS_VMID4__CI__VI;
typedef union GDS_GWS_VMID5__CI__VI regGDS_GWS_VMID5__CI__VI;
typedef union GDS_GWS_VMID6__CI__VI regGDS_GWS_VMID6__CI__VI;
typedef union GDS_GWS_VMID7__CI__VI regGDS_GWS_VMID7__CI__VI;
typedef union GDS_GWS_VMID8__CI__VI regGDS_GWS_VMID8__CI__VI;
typedef union GDS_GWS_VMID9__CI__VI regGDS_GWS_VMID9__CI__VI;
typedef union GDS_OA_ADDRESS__CI regGDS_OA_ADDRESS__CI;
typedef union GDS_OA_ADDRESS__VI regGDS_OA_ADDRESS__VI;
typedef union GDS_OA_CGPG_RESTORE__CI__VI regGDS_OA_CGPG_RESTORE__CI__VI;
typedef union GDS_OA_CNTL__CI__VI regGDS_OA_CNTL__CI__VI;
typedef union GDS_OA_COUNTER__CI__VI regGDS_OA_COUNTER__CI__VI;
typedef union GDS_OA_DED__CI regGDS_OA_DED__CI;
typedef union GDS_OA_DED__SI regGDS_OA_DED__SI;
typedef union GDS_OA_INCDEC__CI__VI regGDS_OA_INCDEC__CI__VI;
typedef union GDS_OA_RESET_MASK__CI__VI regGDS_OA_RESET_MASK__CI__VI;
typedef union GDS_OA_RESET__CI__VI regGDS_OA_RESET__CI__VI;
typedef union GDS_OA_RING_SIZE__CI__VI regGDS_OA_RING_SIZE__CI__VI;
typedef union GDS_OA_VMID0__CI__VI regGDS_OA_VMID0__CI__VI;
typedef union GDS_OA_VMID10__CI__VI regGDS_OA_VMID10__CI__VI;
typedef union GDS_OA_VMID11__CI__VI regGDS_OA_VMID11__CI__VI;
typedef union GDS_OA_VMID12__CI__VI regGDS_OA_VMID12__CI__VI;
typedef union GDS_OA_VMID13__CI__VI regGDS_OA_VMID13__CI__VI;
typedef union GDS_OA_VMID14__CI__VI regGDS_OA_VMID14__CI__VI;
typedef union GDS_OA_VMID15__CI__VI regGDS_OA_VMID15__CI__VI;
typedef union GDS_OA_VMID1__CI__VI regGDS_OA_VMID1__CI__VI;
typedef union GDS_OA_VMID2__CI__VI regGDS_OA_VMID2__CI__VI;
typedef union GDS_OA_VMID3__CI__VI regGDS_OA_VMID3__CI__VI;
typedef union GDS_OA_VMID4__CI__VI regGDS_OA_VMID4__CI__VI;
typedef union GDS_OA_VMID5__CI__VI regGDS_OA_VMID5__CI__VI;
typedef union GDS_OA_VMID6__CI__VI regGDS_OA_VMID6__CI__VI;
typedef union GDS_OA_VMID7__CI__VI regGDS_OA_VMID7__CI__VI;
typedef union GDS_OA_VMID8__CI__VI regGDS_OA_VMID8__CI__VI;
typedef union GDS_OA_VMID9__CI__VI regGDS_OA_VMID9__CI__VI;
typedef union GDS_PERFCOUNTER0_HI regGDS_PERFCOUNTER0_HI;
typedef union GDS_PERFCOUNTER0_LO regGDS_PERFCOUNTER0_LO;
typedef union GDS_PERFCOUNTER0_SELECT regGDS_PERFCOUNTER0_SELECT;
typedef union GDS_PERFCOUNTER0_SELECT1__CI__VI regGDS_PERFCOUNTER0_SELECT1__CI__VI;
typedef union GDS_PERFCOUNTER1_HI regGDS_PERFCOUNTER1_HI;
typedef union GDS_PERFCOUNTER1_LO regGDS_PERFCOUNTER1_LO;
typedef union GDS_PERFCOUNTER1_SELECT regGDS_PERFCOUNTER1_SELECT;
typedef union GDS_PERFCOUNTER2_HI regGDS_PERFCOUNTER2_HI;
typedef union GDS_PERFCOUNTER2_LO regGDS_PERFCOUNTER2_LO;
typedef union GDS_PERFCOUNTER2_SELECT regGDS_PERFCOUNTER2_SELECT;
typedef union GDS_PERFCOUNTER3_HI regGDS_PERFCOUNTER3_HI;
typedef union GDS_PERFCOUNTER3_LO regGDS_PERFCOUNTER3_LO;
typedef union GDS_PERFCOUNTER3_SELECT regGDS_PERFCOUNTER3_SELECT;
typedef union GDS_PROTECTION_FAULT__CI__VI regGDS_PROTECTION_FAULT__CI__VI;
typedef union GDS_RD_ADDR regGDS_RD_ADDR;
typedef union GDS_RD_BURST_ADDR regGDS_RD_BURST_ADDR;
typedef union GDS_RD_BURST_COUNT regGDS_RD_BURST_COUNT;
typedef union GDS_RD_BURST_DATA regGDS_RD_BURST_DATA;
typedef union GDS_RD_DATA regGDS_RD_DATA;
typedef union GDS_SECDED_CNT__CI regGDS_SECDED_CNT__CI;
typedef union GDS_SECDED_CNT__SI regGDS_SECDED_CNT__SI;
typedef union GDS_VMID0_BASE__CI__VI regGDS_VMID0_BASE__CI__VI;
typedef union GDS_VMID0_SIZE__CI__VI regGDS_VMID0_SIZE__CI__VI;
typedef union GDS_VMID10_BASE__CI__VI regGDS_VMID10_BASE__CI__VI;
typedef union GDS_VMID10_SIZE__CI__VI regGDS_VMID10_SIZE__CI__VI;
typedef union GDS_VMID11_BASE__CI__VI regGDS_VMID11_BASE__CI__VI;
typedef union GDS_VMID11_SIZE__CI__VI regGDS_VMID11_SIZE__CI__VI;
typedef union GDS_VMID12_BASE__CI__VI regGDS_VMID12_BASE__CI__VI;
typedef union GDS_VMID12_SIZE__CI__VI regGDS_VMID12_SIZE__CI__VI;
typedef union GDS_VMID13_BASE__CI__VI regGDS_VMID13_BASE__CI__VI;
typedef union GDS_VMID13_SIZE__CI__VI regGDS_VMID13_SIZE__CI__VI;
typedef union GDS_VMID14_BASE__CI__VI regGDS_VMID14_BASE__CI__VI;
typedef union GDS_VMID14_SIZE__CI__VI regGDS_VMID14_SIZE__CI__VI;
typedef union GDS_VMID15_BASE__CI__VI regGDS_VMID15_BASE__CI__VI;
typedef union GDS_VMID15_SIZE__CI__VI regGDS_VMID15_SIZE__CI__VI;
typedef union GDS_VMID1_BASE__CI__VI regGDS_VMID1_BASE__CI__VI;
typedef union GDS_VMID1_SIZE__CI__VI regGDS_VMID1_SIZE__CI__VI;
typedef union GDS_VMID2_BASE__CI__VI regGDS_VMID2_BASE__CI__VI;
typedef union GDS_VMID2_SIZE__CI__VI regGDS_VMID2_SIZE__CI__VI;
typedef union GDS_VMID3_BASE__CI__VI regGDS_VMID3_BASE__CI__VI;
typedef union GDS_VMID3_SIZE__CI__VI regGDS_VMID3_SIZE__CI__VI;
typedef union GDS_VMID4_BASE__CI__VI regGDS_VMID4_BASE__CI__VI;
typedef union GDS_VMID4_SIZE__CI__VI regGDS_VMID4_SIZE__CI__VI;
typedef union GDS_VMID5_BASE__CI__VI regGDS_VMID5_BASE__CI__VI;
typedef union GDS_VMID5_SIZE__CI__VI regGDS_VMID5_SIZE__CI__VI;
typedef union GDS_VMID6_BASE__CI__VI regGDS_VMID6_BASE__CI__VI;
typedef union GDS_VMID6_SIZE__CI__VI regGDS_VMID6_SIZE__CI__VI;
typedef union GDS_VMID7_BASE__CI__VI regGDS_VMID7_BASE__CI__VI;
typedef union GDS_VMID7_SIZE__CI__VI regGDS_VMID7_SIZE__CI__VI;
typedef union GDS_VMID8_BASE__CI__VI regGDS_VMID8_BASE__CI__VI;
typedef union GDS_VMID8_SIZE__CI__VI regGDS_VMID8_SIZE__CI__VI;
typedef union GDS_VMID9_BASE__CI__VI regGDS_VMID9_BASE__CI__VI;
typedef union GDS_VMID9_SIZE__CI__VI regGDS_VMID9_SIZE__CI__VI;
typedef union GDS_VM_PROTECTION_FAULT__CI__VI regGDS_VM_PROTECTION_FAULT__CI__VI;
typedef union GDS_WRITE_COMPLETE regGDS_WRITE_COMPLETE;
typedef union GDS_WR_ADDR regGDS_WR_ADDR;
typedef union GDS_WR_BURST_ADDR regGDS_WR_BURST_ADDR;
typedef union GDS_WR_BURST_DATA regGDS_WR_BURST_DATA;
typedef union GDS_WR_DATA regGDS_WR_DATA;
typedef union GENENB__SI regGENENB__SI;
typedef union GENERAL_PWRMGT__CI__VI regGENERAL_PWRMGT__CI__VI;
typedef union GENERAL_PWRMGT__SI regGENERAL_PWRMGT__SI;
typedef union GENERIC_I2C_CONTROL__SI regGENERIC_I2C_CONTROL__SI;
typedef union GENERIC_I2C_DATA__SI regGENERIC_I2C_DATA__SI;
typedef union GENERIC_I2C_INTERRUPT_CONTROL__SI regGENERIC_I2C_INTERRUPT_CONTROL__SI;
typedef union GENERIC_I2C_PIN_DEBUG__SI regGENERIC_I2C_PIN_DEBUG__SI;
typedef union GENERIC_I2C_PIN_SELECTION__SI regGENERIC_I2C_PIN_SELECTION__SI;
typedef union GENERIC_I2C_SETUP__SI regGENERIC_I2C_SETUP__SI;
typedef union GENERIC_I2C_SPEED__SI regGENERIC_I2C_SPEED__SI;
typedef union GENERIC_I2C_STATUS__SI regGENERIC_I2C_STATUS__SI;
typedef union GENERIC_I2C_TRANSACTION__SI regGENERIC_I2C_TRANSACTION__SI;
typedef union GENFC_RD__SI regGENFC_RD__SI;
typedef union GENFC_WT__SI regGENFC_WT__SI;
typedef union GENMO_RD__SI regGENMO_RD__SI;
typedef union GENMO_WT__SI regGENMO_WT__SI;
typedef union GENS0__SI regGENS0__SI;
typedef union GENS1__SI regGENS1__SI;
typedef union GFX_COPY_STATE regGFX_COPY_STATE;
typedef union GFX_PIPE_CONTROL__CI__VI regGFX_PIPE_CONTROL__CI__VI;
typedef union GFX_PIPE_PRIORITY__CI regGFX_PIPE_PRIORITY__CI;
typedef union GFX_RLC_CONTROL__SI regGFX_RLC_CONTROL__SI;
typedef union GLOBAL_CAPABILITIES__SI regGLOBAL_CAPABILITIES__SI;
typedef union GLOBAL_CONTROL__SI regGLOBAL_CONTROL__SI;
typedef union GLOBAL_STATUS__SI regGLOBAL_STATUS__SI;
typedef union GMCON_DEBUG__CI regGMCON_DEBUG__CI;
typedef union GMCON_DEBUG__VI regGMCON_DEBUG__VI;
typedef union GMCON_MASK__CI__VI regGMCON_MASK__CI__VI;
typedef union GMCON_MISC2__CI regGMCON_MISC2__CI;
typedef union GMCON_MISC2__VI regGMCON_MISC2__VI;
typedef union GMCON_MISC3__CI regGMCON_MISC3__CI;
typedef union GMCON_MISC3__VI regGMCON_MISC3__VI;
typedef union GMCON_MISC__CI__VI regGMCON_MISC__CI__VI;
typedef union GMCON_PERF_MON_CNTL0__CI__VI regGMCON_PERF_MON_CNTL0__CI__VI;
typedef union GMCON_PERF_MON_CNTL1__CI regGMCON_PERF_MON_CNTL1__CI;
typedef union GMCON_PERF_MON_CNTL1__VI regGMCON_PERF_MON_CNTL1__VI;
typedef union GMCON_PERF_MON_RSLT0__CI__VI regGMCON_PERF_MON_RSLT0__CI__VI;
typedef union GMCON_PERF_MON_RSLT1__CI__VI regGMCON_PERF_MON_RSLT1__CI__VI;
typedef union GMCON_PGFSM_CONFIG__CI__VI regGMCON_PGFSM_CONFIG__CI__VI;
typedef union GMCON_PGFSM_READ__CI__VI regGMCON_PGFSM_READ__CI__VI;
typedef union GMCON_PGFSM_WRITE__CI__VI regGMCON_PGFSM_WRITE__CI__VI;
typedef union GMCON_RENG_EXECUTE__CI__VI regGMCON_RENG_EXECUTE__CI__VI;
typedef union GMCON_RENG_RAM_DATA__CI__VI regGMCON_RENG_RAM_DATA__CI__VI;
typedef union GMCON_RENG_RAM_INDEX__CI__VI regGMCON_RENG_RAM_INDEX__CI__VI;
typedef union GMCON_STCTRL_REGISTER_SAVE_EXCL_SET0__CI__VI
    regGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0__CI__VI;
typedef union GMCON_STCTRL_REGISTER_SAVE_EXCL_SET1__CI__VI
    regGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1__CI__VI;
typedef union GMCON_STCTRL_REGISTER_SAVE_RANGE0__CI__VI
    regGMCON_STCTRL_REGISTER_SAVE_RANGE0__CI__VI;
typedef union GMCON_STCTRL_REGISTER_SAVE_RANGE1__CI__VI
    regGMCON_STCTRL_REGISTER_SAVE_RANGE1__CI__VI;
typedef union GMCON_STCTRL_REGISTER_SAVE_RANGE2__CI__VI
    regGMCON_STCTRL_REGISTER_SAVE_RANGE2__CI__VI;
typedef union GPIOPAD_A regGPIOPAD_A;
typedef union GPIOPAD_EN regGPIOPAD_EN;
typedef union GPIOPAD_EXTERN_TRIG_CNTL regGPIOPAD_EXTERN_TRIG_CNTL;
typedef union GPIOPAD_INT_EN regGPIOPAD_INT_EN;
typedef union GPIOPAD_INT_POLARITY regGPIOPAD_INT_POLARITY;
typedef union GPIOPAD_INT_STAT regGPIOPAD_INT_STAT;
typedef union GPIOPAD_INT_STAT_AK regGPIOPAD_INT_STAT_AK;
typedef union GPIOPAD_INT_STAT_EN regGPIOPAD_INT_STAT_EN;
typedef union GPIOPAD_INT_TYPE regGPIOPAD_INT_TYPE;
typedef union GPIOPAD_MASK regGPIOPAD_MASK;
typedef union GPIOPAD_PD_EN regGPIOPAD_PD_EN;
typedef union GPIOPAD_PINSTRAPS regGPIOPAD_PINSTRAPS;
typedef union GPIOPAD_PU_EN regGPIOPAD_PU_EN;
typedef union GPIOPAD_RCVR_SEL regGPIOPAD_RCVR_SEL;
typedef union GPIOPAD_STRENGTH regGPIOPAD_STRENGTH;
typedef union GPIOPAD_SW_INT_STAT regGPIOPAD_SW_INT_STAT;
typedef union GPIOPAD_Y regGPIOPAD_Y;
typedef union GPIO_MLPS_PINSTRAPS__CI__VI regGPIO_MLPS_PINSTRAPS__CI__VI;
typedef union GPU_GARLIC_FLUSH_DONE__CI__VI regGPU_GARLIC_FLUSH_DONE__CI__VI;
typedef union GPU_GARLIC_FLUSH_REQ__CI__VI regGPU_GARLIC_FLUSH_REQ__CI__VI;
typedef union GPU_HDP_FLUSH_DONE__CI__VI regGPU_HDP_FLUSH_DONE__CI__VI;
typedef union GPU_HDP_FLUSH_REQ__CI__VI regGPU_HDP_FLUSH_REQ__CI__VI;
typedef union GRA00__SI regGRA00__SI;
typedef union GRA01__SI regGRA01__SI;
typedef union GRA02__SI regGRA02__SI;
typedef union GRA03__SI regGRA03__SI;
typedef union GRA04__SI regGRA04__SI;
typedef union GRA05__SI regGRA05__SI;
typedef union GRA06__SI regGRA06__SI;
typedef union GRA07__SI regGRA07__SI;
typedef union GRA08__SI regGRA08__SI;
typedef union GRBM_CAM_DATA regGRBM_CAM_DATA;
typedef union GRBM_CAM_INDEX regGRBM_CAM_INDEX;
typedef union GRBM_CNTL regGRBM_CNTL;
typedef union GRBM_DEBUG regGRBM_DEBUG;
typedef union GRBM_DEBUG_CNTL regGRBM_DEBUG_CNTL;
typedef union GRBM_DEBUG_DATA regGRBM_DEBUG_DATA;
typedef union GRBM_DEBUG_SNAPSHOT__CI__VI regGRBM_DEBUG_SNAPSHOT__CI__VI;
typedef union GRBM_DEBUG_SNAPSHOT__SI regGRBM_DEBUG_SNAPSHOT__SI;
typedef union GRBM_GFX_CLKEN_CNTL regGRBM_GFX_CLKEN_CNTL;
typedef union GRBM_GFX_INDEX regGRBM_GFX_INDEX;
typedef union GRBM_INT_CNTL regGRBM_INT_CNTL;
typedef union GRBM_NOWHERE regGRBM_NOWHERE;
typedef union GRBM_PERFCOUNTER0_HI regGRBM_PERFCOUNTER0_HI;
typedef union GRBM_PERFCOUNTER0_LO regGRBM_PERFCOUNTER0_LO;
typedef union GRBM_PERFCOUNTER0_SELECT regGRBM_PERFCOUNTER0_SELECT;
typedef union GRBM_PERFCOUNTER1_HI regGRBM_PERFCOUNTER1_HI;
typedef union GRBM_PERFCOUNTER1_LO regGRBM_PERFCOUNTER1_LO;
typedef union GRBM_PERFCOUNTER1_SELECT regGRBM_PERFCOUNTER1_SELECT;
typedef union GRBM_PWR_CNTL__SI__CI regGRBM_PWR_CNTL__SI__CI;
typedef union GRBM_PWR_CNTL__VI regGRBM_PWR_CNTL__VI;
typedef union GRBM_READ_ERROR2__CI__VI regGRBM_READ_ERROR2__CI__VI;
typedef union GRBM_READ_ERROR__CI__VI regGRBM_READ_ERROR__CI__VI;
typedef union GRBM_READ_ERROR__SI regGRBM_READ_ERROR__SI;
typedef union GRBM_SCRATCH_REG0 regGRBM_SCRATCH_REG0;
typedef union GRBM_SCRATCH_REG1 regGRBM_SCRATCH_REG1;
typedef union GRBM_SCRATCH_REG2 regGRBM_SCRATCH_REG2;
typedef union GRBM_SCRATCH_REG3 regGRBM_SCRATCH_REG3;
typedef union GRBM_SCRATCH_REG4 regGRBM_SCRATCH_REG4;
typedef union GRBM_SCRATCH_REG5 regGRBM_SCRATCH_REG5;
typedef union GRBM_SCRATCH_REG6 regGRBM_SCRATCH_REG6;
typedef union GRBM_SCRATCH_REG7 regGRBM_SCRATCH_REG7;
typedef union GRBM_SE0_PERFCOUNTER_HI regGRBM_SE0_PERFCOUNTER_HI;
typedef union GRBM_SE0_PERFCOUNTER_LO regGRBM_SE0_PERFCOUNTER_LO;
typedef union GRBM_SE0_PERFCOUNTER_SELECT regGRBM_SE0_PERFCOUNTER_SELECT;
typedef union GRBM_SE1_PERFCOUNTER_HI regGRBM_SE1_PERFCOUNTER_HI;
typedef union GRBM_SE1_PERFCOUNTER_LO regGRBM_SE1_PERFCOUNTER_LO;
typedef union GRBM_SE1_PERFCOUNTER_SELECT regGRBM_SE1_PERFCOUNTER_SELECT;
typedef union GRBM_SE2_PERFCOUNTER_HI__CI__VI regGRBM_SE2_PERFCOUNTER_HI__CI__VI;
typedef union GRBM_SE2_PERFCOUNTER_LO__CI__VI regGRBM_SE2_PERFCOUNTER_LO__CI__VI;
typedef union GRBM_SE2_PERFCOUNTER_SELECT__CI__VI regGRBM_SE2_PERFCOUNTER_SELECT__CI__VI;
typedef union GRBM_SE3_PERFCOUNTER_HI__CI__VI regGRBM_SE3_PERFCOUNTER_HI__CI__VI;
typedef union GRBM_SE3_PERFCOUNTER_LO__CI__VI regGRBM_SE3_PERFCOUNTER_LO__CI__VI;
typedef union GRBM_SE3_PERFCOUNTER_SELECT__CI__VI regGRBM_SE3_PERFCOUNTER_SELECT__CI__VI;
typedef union GRBM_SKEW_CNTL regGRBM_SKEW_CNTL;
typedef union GRBM_SOFT_RESET regGRBM_SOFT_RESET;
typedef union GRBM_STATUS2__CI__VI regGRBM_STATUS2__CI__VI;
typedef union GRBM_STATUS2__SI regGRBM_STATUS2__SI;
typedef union GRBM_STATUS_SE0 regGRBM_STATUS_SE0;
typedef union GRBM_STATUS_SE1 regGRBM_STATUS_SE1;
typedef union GRBM_STATUS_SE2__CI__VI regGRBM_STATUS_SE2__CI__VI;
typedef union GRBM_STATUS_SE3__CI__VI regGRBM_STATUS_SE3__CI__VI;
typedef union GRBM_STATUS__CI__VI regGRBM_STATUS__CI__VI;
typedef union GRBM_STATUS__SI regGRBM_STATUS__SI;
typedef union GRBM_WAIT_IDLE_CLOCKS regGRBM_WAIT_IDLE_CLOCKS;
typedef union GRPH8_DATA__SI regGRPH8_DATA__SI;
typedef union GRPH8_IDX__SI regGRPH8_IDX__SI;
typedef union GRPH_ALPHA__SI regGRPH_ALPHA__SI;
typedef union GRPH_COLOR_MATRIX_TRANSFORMATION_CNTL__SI
    regGRPH_COLOR_MATRIX_TRANSFORMATION_CNTL__SI;
typedef union GRPH_COMPRESS_PITCH__SI regGRPH_COMPRESS_PITCH__SI;
typedef union GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__SI regGRPH_COMPRESS_SURFACE_ADDRESS_HIGH__SI;
typedef union GRPH_COMPRESS_SURFACE_ADDRESS__SI regGRPH_COMPRESS_SURFACE_ADDRESS__SI;
typedef union GRPH_CONTROL__SI regGRPH_CONTROL__SI;
typedef union GRPH_DFQ_CONTROL__SI regGRPH_DFQ_CONTROL__SI;
typedef union GRPH_DFQ_STATUS__SI regGRPH_DFQ_STATUS__SI;
typedef union GRPH_ENABLE__SI regGRPH_ENABLE__SI;
typedef union GRPH_FLIP_CONTROL__SI regGRPH_FLIP_CONTROL__SI;
typedef union GRPH_INTERRUPT_CONTROL__SI regGRPH_INTERRUPT_CONTROL__SI;
typedef union GRPH_INTERRUPT_STATUS__SI regGRPH_INTERRUPT_STATUS__SI;
typedef union GRPH_KEY_RANGE_ALPHA__SI regGRPH_KEY_RANGE_ALPHA__SI;
typedef union GRPH_KEY_RANGE_BLUE__SI regGRPH_KEY_RANGE_BLUE__SI;
typedef union GRPH_KEY_RANGE_GREEN__SI regGRPH_KEY_RANGE_GREEN__SI;
typedef union GRPH_KEY_RANGE_RED__SI regGRPH_KEY_RANGE_RED__SI;
typedef union GRPH_LUT_10BIT_BYPASS__SI regGRPH_LUT_10BIT_BYPASS__SI;
typedef union GRPH_PITCH__SI regGRPH_PITCH__SI;
typedef union GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__SI regGRPH_PRIMARY_SURFACE_ADDRESS_HIGH__SI;
typedef union GRPH_PRIMARY_SURFACE_ADDRESS__SI regGRPH_PRIMARY_SURFACE_ADDRESS__SI;
typedef union GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__SI regGRPH_SECONDARY_SURFACE_ADDRESS_HIGH__SI;
typedef union GRPH_SECONDARY_SURFACE_ADDRESS__SI regGRPH_SECONDARY_SURFACE_ADDRESS__SI;
typedef union GRPH_SURFACE_ADDRESS_HIGH_INUSE__SI regGRPH_SURFACE_ADDRESS_HIGH_INUSE__SI;
typedef union GRPH_SURFACE_ADDRESS_INUSE__SI regGRPH_SURFACE_ADDRESS_INUSE__SI;
typedef union GRPH_SURFACE_OFFSET_X__SI regGRPH_SURFACE_OFFSET_X__SI;
typedef union GRPH_SURFACE_OFFSET_Y__SI regGRPH_SURFACE_OFFSET_Y__SI;
typedef union GRPH_SWAP_CNTL__SI regGRPH_SWAP_CNTL__SI;
typedef union GRPH_UPDATE__SI regGRPH_UPDATE__SI;
typedef union GRPH_X_END__SI regGRPH_X_END__SI;
typedef union GRPH_X_START__SI regGRPH_X_START__SI;
typedef union GRPH_Y_END__SI regGRPH_Y_END__SI;
typedef union GRPH_Y_START__SI regGRPH_Y_START__SI;
typedef union HDCP_CONTROL__SI regHDCP_CONTROL__SI;
typedef union HDCP_DEBUG_CONTROL__SI regHDCP_DEBUG_CONTROL__SI;
typedef union HDCP_DEBUG__SI regHDCP_DEBUG__SI;
typedef union HDCP_DP_STATUS__SI regHDCP_DP_STATUS__SI;
typedef union HDCP_I2C_CONTROL_0__SI regHDCP_I2C_CONTROL_0__SI;
typedef union HDCP_I2C_CONTROL_1__SI regHDCP_I2C_CONTROL_1__SI;
typedef union HDCP_I2C_STATUS__SI regHDCP_I2C_STATUS__SI;
typedef union HDCP_INT_CONTROL__SI regHDCP_INT_CONTROL__SI;
typedef union HDCP_LINK0_STATUS__SI regHDCP_LINK0_STATUS__SI;
typedef union HDCP_LINK1_STATUS__SI regHDCP_LINK1_STATUS__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA0__SI regHDCP_RECV_PORT_LOCAL_DATA0__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA10__SI regHDCP_RECV_PORT_LOCAL_DATA10__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA11__SI regHDCP_RECV_PORT_LOCAL_DATA11__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA12__SI regHDCP_RECV_PORT_LOCAL_DATA12__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA13__SI regHDCP_RECV_PORT_LOCAL_DATA13__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA14__SI regHDCP_RECV_PORT_LOCAL_DATA14__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA15_0__SI regHDCP_RECV_PORT_LOCAL_DATA15_0__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA15_1__SI regHDCP_RECV_PORT_LOCAL_DATA15_1__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA16__SI regHDCP_RECV_PORT_LOCAL_DATA16__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA17__SI regHDCP_RECV_PORT_LOCAL_DATA17__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA18__SI regHDCP_RECV_PORT_LOCAL_DATA18__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA19__SI regHDCP_RECV_PORT_LOCAL_DATA19__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA1__SI regHDCP_RECV_PORT_LOCAL_DATA1__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA20__SI regHDCP_RECV_PORT_LOCAL_DATA20__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA2_0__SI regHDCP_RECV_PORT_LOCAL_DATA2_0__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA2_1__SI regHDCP_RECV_PORT_LOCAL_DATA2_1__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA3__SI regHDCP_RECV_PORT_LOCAL_DATA3__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA4__SI regHDCP_RECV_PORT_LOCAL_DATA4__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA5__SI regHDCP_RECV_PORT_LOCAL_DATA5__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA6__SI regHDCP_RECV_PORT_LOCAL_DATA6__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA7__SI regHDCP_RECV_PORT_LOCAL_DATA7__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA8__SI regHDCP_RECV_PORT_LOCAL_DATA8__SI;
typedef union HDCP_RECV_PORT_LOCAL_DATA9__SI regHDCP_RECV_PORT_LOCAL_DATA9__SI;
typedef union HDCP_RESET__SI regHDCP_RESET__SI;
typedef union HDCP_SHA_CONTROL__SI regHDCP_SHA_CONTROL__SI;
typedef union HDCP_SHA_DATA__SI regHDCP_SHA_DATA__SI;
typedef union HDCP_SHA_DBG_M0_0__SI regHDCP_SHA_DBG_M0_0__SI;
typedef union HDCP_SHA_DBG_M0_1__SI regHDCP_SHA_DBG_M0_1__SI;
typedef union HDCP_SHA_STATUS__SI regHDCP_SHA_STATUS__SI;
typedef union HDMI_ACR_32_0__SI regHDMI_ACR_32_0__SI;
typedef union HDMI_ACR_32_1__SI regHDMI_ACR_32_1__SI;
typedef union HDMI_ACR_44_0__SI regHDMI_ACR_44_0__SI;
typedef union HDMI_ACR_44_1__SI regHDMI_ACR_44_1__SI;
typedef union HDMI_ACR_48_0__SI regHDMI_ACR_48_0__SI;
typedef union HDMI_ACR_48_1__SI regHDMI_ACR_48_1__SI;
typedef union HDMI_ACR_PACKET_CONTROL__SI regHDMI_ACR_PACKET_CONTROL__SI;
typedef union HDMI_ACR_STATUS_0__SI regHDMI_ACR_STATUS_0__SI;
typedef union HDMI_ACR_STATUS_1__SI regHDMI_ACR_STATUS_1__SI;
typedef union HDMI_AUDIO_PACKET_CONTROL__SI regHDMI_AUDIO_PACKET_CONTROL__SI;
typedef union HDMI_CONTROL__SI regHDMI_CONTROL__SI;
typedef union HDMI_GC__SI regHDMI_GC__SI;
typedef union HDMI_GENERIC_PACKET_CONTROL__SI regHDMI_GENERIC_PACKET_CONTROL__SI;
typedef union HDMI_INFOFRAME_CONTROL0__SI regHDMI_INFOFRAME_CONTROL0__SI;
typedef union HDMI_INFOFRAME_CONTROL1__SI regHDMI_INFOFRAME_CONTROL1__SI;
typedef union HDMI_STATUS__SI regHDMI_STATUS__SI;
typedef union HDMI_VBI_PACKET_CONTROL__SI regHDMI_VBI_PACKET_CONTROL__SI;
typedef union HDP_DEBUG0 regHDP_DEBUG0;
typedef union HDP_DEBUG1 regHDP_DEBUG1;
typedef union HDP_HOST_PATH_CNTL regHDP_HOST_PATH_CNTL;
typedef union HDP_LAST_SURFACE_HIT regHDP_LAST_SURFACE_HIT;
typedef union HDP_MEM_COHERENCY_FLUSH_CNTL regHDP_MEM_COHERENCY_FLUSH_CNTL;
typedef union HDP_NONSURFACE_BASE regHDP_NONSURFACE_BASE;
typedef union HDP_NONSURFACE_INFO regHDP_NONSURFACE_INFO;
typedef union HDP_NONSURFACE_SIZE regHDP_NONSURFACE_SIZE;
typedef union HDP_NONSURF_FLAGS regHDP_NONSURF_FLAGS;
typedef union HDP_NONSURF_FLAGS_CLR regHDP_NONSURF_FLAGS_CLR;
typedef union HDP_OUTSTANDING_REQ regHDP_OUTSTANDING_REQ;
typedef union HDP_REG_COHERENCY_FLUSH_CNTL regHDP_REG_COHERENCY_FLUSH_CNTL;
typedef union HDP_SC_MULTI_CHIP_CNTL regHDP_SC_MULTI_CHIP_CNTL;
typedef union HDP_SURFACE0_BASE regHDP_SURFACE0_BASE;
typedef union HDP_SURFACE0_INFO regHDP_SURFACE0_INFO;
typedef union HDP_SURFACE0_LOWER_BOUND regHDP_SURFACE0_LOWER_BOUND;
typedef union HDP_SURFACE0_SIZE regHDP_SURFACE0_SIZE;
typedef union HDP_SURFACE0_UPPER_BOUND regHDP_SURFACE0_UPPER_BOUND;
typedef union HDP_SURFACE10_BASE regHDP_SURFACE10_BASE;
typedef union HDP_SURFACE10_INFO regHDP_SURFACE10_INFO;
typedef union HDP_SURFACE10_LOWER_BOUND regHDP_SURFACE10_LOWER_BOUND;
typedef union HDP_SURFACE10_SIZE regHDP_SURFACE10_SIZE;
typedef union HDP_SURFACE10_UPPER_BOUND regHDP_SURFACE10_UPPER_BOUND;
typedef union HDP_SURFACE11_BASE regHDP_SURFACE11_BASE;
typedef union HDP_SURFACE11_INFO regHDP_SURFACE11_INFO;
typedef union HDP_SURFACE11_LOWER_BOUND regHDP_SURFACE11_LOWER_BOUND;
typedef union HDP_SURFACE11_SIZE regHDP_SURFACE11_SIZE;
typedef union HDP_SURFACE11_UPPER_BOUND regHDP_SURFACE11_UPPER_BOUND;
typedef union HDP_SURFACE12_BASE regHDP_SURFACE12_BASE;
typedef union HDP_SURFACE12_INFO regHDP_SURFACE12_INFO;
typedef union HDP_SURFACE12_LOWER_BOUND regHDP_SURFACE12_LOWER_BOUND;
typedef union HDP_SURFACE12_SIZE regHDP_SURFACE12_SIZE;
typedef union HDP_SURFACE12_UPPER_BOUND regHDP_SURFACE12_UPPER_BOUND;
typedef union HDP_SURFACE13_BASE regHDP_SURFACE13_BASE;
typedef union HDP_SURFACE13_INFO regHDP_SURFACE13_INFO;
typedef union HDP_SURFACE13_LOWER_BOUND regHDP_SURFACE13_LOWER_BOUND;
typedef union HDP_SURFACE13_SIZE regHDP_SURFACE13_SIZE;
typedef union HDP_SURFACE13_UPPER_BOUND regHDP_SURFACE13_UPPER_BOUND;
typedef union HDP_SURFACE14_BASE regHDP_SURFACE14_BASE;
typedef union HDP_SURFACE14_INFO regHDP_SURFACE14_INFO;
typedef union HDP_SURFACE14_LOWER_BOUND regHDP_SURFACE14_LOWER_BOUND;
typedef union HDP_SURFACE14_SIZE regHDP_SURFACE14_SIZE;
typedef union HDP_SURFACE14_UPPER_BOUND regHDP_SURFACE14_UPPER_BOUND;
typedef union HDP_SURFACE15_BASE regHDP_SURFACE15_BASE;
typedef union HDP_SURFACE15_INFO regHDP_SURFACE15_INFO;
typedef union HDP_SURFACE15_LOWER_BOUND regHDP_SURFACE15_LOWER_BOUND;
typedef union HDP_SURFACE15_SIZE regHDP_SURFACE15_SIZE;
typedef union HDP_SURFACE15_UPPER_BOUND regHDP_SURFACE15_UPPER_BOUND;
typedef union HDP_SURFACE16_BASE regHDP_SURFACE16_BASE;
typedef union HDP_SURFACE16_INFO regHDP_SURFACE16_INFO;
typedef union HDP_SURFACE16_LOWER_BOUND regHDP_SURFACE16_LOWER_BOUND;
typedef union HDP_SURFACE16_SIZE regHDP_SURFACE16_SIZE;
typedef union HDP_SURFACE16_UPPER_BOUND regHDP_SURFACE16_UPPER_BOUND;
typedef union HDP_SURFACE17_BASE regHDP_SURFACE17_BASE;
typedef union HDP_SURFACE17_INFO regHDP_SURFACE17_INFO;
typedef union HDP_SURFACE17_LOWER_BOUND regHDP_SURFACE17_LOWER_BOUND;
typedef union HDP_SURFACE17_SIZE regHDP_SURFACE17_SIZE;
typedef union HDP_SURFACE17_UPPER_BOUND regHDP_SURFACE17_UPPER_BOUND;
typedef union HDP_SURFACE18_BASE regHDP_SURFACE18_BASE;
typedef union HDP_SURFACE18_INFO regHDP_SURFACE18_INFO;
typedef union HDP_SURFACE18_LOWER_BOUND regHDP_SURFACE18_LOWER_BOUND;
typedef union HDP_SURFACE18_SIZE regHDP_SURFACE18_SIZE;
typedef union HDP_SURFACE18_UPPER_BOUND regHDP_SURFACE18_UPPER_BOUND;
typedef union HDP_SURFACE19_BASE regHDP_SURFACE19_BASE;
typedef union HDP_SURFACE19_INFO regHDP_SURFACE19_INFO;
typedef union HDP_SURFACE19_LOWER_BOUND regHDP_SURFACE19_LOWER_BOUND;
typedef union HDP_SURFACE19_SIZE regHDP_SURFACE19_SIZE;
typedef union HDP_SURFACE19_UPPER_BOUND regHDP_SURFACE19_UPPER_BOUND;
typedef union HDP_SURFACE1_BASE regHDP_SURFACE1_BASE;
typedef union HDP_SURFACE1_INFO regHDP_SURFACE1_INFO;
typedef union HDP_SURFACE1_LOWER_BOUND regHDP_SURFACE1_LOWER_BOUND;
typedef union HDP_SURFACE1_SIZE regHDP_SURFACE1_SIZE;
typedef union HDP_SURFACE1_UPPER_BOUND regHDP_SURFACE1_UPPER_BOUND;
typedef union HDP_SURFACE20_BASE regHDP_SURFACE20_BASE;
typedef union HDP_SURFACE20_INFO regHDP_SURFACE20_INFO;
typedef union HDP_SURFACE20_LOWER_BOUND regHDP_SURFACE20_LOWER_BOUND;
typedef union HDP_SURFACE20_SIZE regHDP_SURFACE20_SIZE;
typedef union HDP_SURFACE20_UPPER_BOUND regHDP_SURFACE20_UPPER_BOUND;
typedef union HDP_SURFACE21_BASE regHDP_SURFACE21_BASE;
typedef union HDP_SURFACE21_INFO regHDP_SURFACE21_INFO;
typedef union HDP_SURFACE21_LOWER_BOUND regHDP_SURFACE21_LOWER_BOUND;
typedef union HDP_SURFACE21_SIZE regHDP_SURFACE21_SIZE;
typedef union HDP_SURFACE21_UPPER_BOUND regHDP_SURFACE21_UPPER_BOUND;
typedef union HDP_SURFACE22_BASE regHDP_SURFACE22_BASE;
typedef union HDP_SURFACE22_INFO regHDP_SURFACE22_INFO;
typedef union HDP_SURFACE22_LOWER_BOUND regHDP_SURFACE22_LOWER_BOUND;
typedef union HDP_SURFACE22_SIZE regHDP_SURFACE22_SIZE;
typedef union HDP_SURFACE22_UPPER_BOUND regHDP_SURFACE22_UPPER_BOUND;
typedef union HDP_SURFACE23_BASE regHDP_SURFACE23_BASE;
typedef union HDP_SURFACE23_INFO regHDP_SURFACE23_INFO;
typedef union HDP_SURFACE23_LOWER_BOUND regHDP_SURFACE23_LOWER_BOUND;
typedef union HDP_SURFACE23_SIZE regHDP_SURFACE23_SIZE;
typedef union HDP_SURFACE23_UPPER_BOUND regHDP_SURFACE23_UPPER_BOUND;
typedef union HDP_SURFACE24_BASE regHDP_SURFACE24_BASE;
typedef union HDP_SURFACE24_INFO regHDP_SURFACE24_INFO;
typedef union HDP_SURFACE24_LOWER_BOUND regHDP_SURFACE24_LOWER_BOUND;
typedef union HDP_SURFACE24_SIZE regHDP_SURFACE24_SIZE;
typedef union HDP_SURFACE24_UPPER_BOUND regHDP_SURFACE24_UPPER_BOUND;
typedef union HDP_SURFACE25_BASE regHDP_SURFACE25_BASE;
typedef union HDP_SURFACE25_INFO regHDP_SURFACE25_INFO;
typedef union HDP_SURFACE25_LOWER_BOUND regHDP_SURFACE25_LOWER_BOUND;
typedef union HDP_SURFACE25_SIZE regHDP_SURFACE25_SIZE;
typedef union HDP_SURFACE25_UPPER_BOUND regHDP_SURFACE25_UPPER_BOUND;
typedef union HDP_SURFACE26_BASE regHDP_SURFACE26_BASE;
typedef union HDP_SURFACE26_INFO regHDP_SURFACE26_INFO;
typedef union HDP_SURFACE26_LOWER_BOUND regHDP_SURFACE26_LOWER_BOUND;
typedef union HDP_SURFACE26_SIZE regHDP_SURFACE26_SIZE;
typedef union HDP_SURFACE26_UPPER_BOUND regHDP_SURFACE26_UPPER_BOUND;
typedef union HDP_SURFACE27_BASE regHDP_SURFACE27_BASE;
typedef union HDP_SURFACE27_INFO regHDP_SURFACE27_INFO;
typedef union HDP_SURFACE27_LOWER_BOUND regHDP_SURFACE27_LOWER_BOUND;
typedef union HDP_SURFACE27_SIZE regHDP_SURFACE27_SIZE;
typedef union HDP_SURFACE27_UPPER_BOUND regHDP_SURFACE27_UPPER_BOUND;
typedef union HDP_SURFACE28_BASE regHDP_SURFACE28_BASE;
typedef union HDP_SURFACE28_INFO regHDP_SURFACE28_INFO;
typedef union HDP_SURFACE28_LOWER_BOUND regHDP_SURFACE28_LOWER_BOUND;
typedef union HDP_SURFACE28_SIZE regHDP_SURFACE28_SIZE;
typedef union HDP_SURFACE28_UPPER_BOUND regHDP_SURFACE28_UPPER_BOUND;
typedef union HDP_SURFACE29_BASE regHDP_SURFACE29_BASE;
typedef union HDP_SURFACE29_INFO regHDP_SURFACE29_INFO;
typedef union HDP_SURFACE29_LOWER_BOUND regHDP_SURFACE29_LOWER_BOUND;
typedef union HDP_SURFACE29_SIZE regHDP_SURFACE29_SIZE;
typedef union HDP_SURFACE29_UPPER_BOUND regHDP_SURFACE29_UPPER_BOUND;
typedef union HDP_SURFACE2_BASE regHDP_SURFACE2_BASE;
typedef union HDP_SURFACE2_INFO regHDP_SURFACE2_INFO;
typedef union HDP_SURFACE2_LOWER_BOUND regHDP_SURFACE2_LOWER_BOUND;
typedef union HDP_SURFACE2_SIZE regHDP_SURFACE2_SIZE;
typedef union HDP_SURFACE2_UPPER_BOUND regHDP_SURFACE2_UPPER_BOUND;
typedef union HDP_SURFACE30_BASE regHDP_SURFACE30_BASE;
typedef union HDP_SURFACE30_INFO regHDP_SURFACE30_INFO;
typedef union HDP_SURFACE30_LOWER_BOUND regHDP_SURFACE30_LOWER_BOUND;
typedef union HDP_SURFACE30_SIZE regHDP_SURFACE30_SIZE;
typedef union HDP_SURFACE30_UPPER_BOUND regHDP_SURFACE30_UPPER_BOUND;
typedef union HDP_SURFACE31_BASE regHDP_SURFACE31_BASE;
typedef union HDP_SURFACE31_INFO regHDP_SURFACE31_INFO;
typedef union HDP_SURFACE31_LOWER_BOUND regHDP_SURFACE31_LOWER_BOUND;
typedef union HDP_SURFACE31_SIZE regHDP_SURFACE31_SIZE;
typedef union HDP_SURFACE31_UPPER_BOUND regHDP_SURFACE31_UPPER_BOUND;
typedef union HDP_SURFACE3_BASE regHDP_SURFACE3_BASE;
typedef union HDP_SURFACE3_INFO regHDP_SURFACE3_INFO;
typedef union HDP_SURFACE3_LOWER_BOUND regHDP_SURFACE3_LOWER_BOUND;
typedef union HDP_SURFACE3_SIZE regHDP_SURFACE3_SIZE;
typedef union HDP_SURFACE3_UPPER_BOUND regHDP_SURFACE3_UPPER_BOUND;
typedef union HDP_SURFACE4_BASE regHDP_SURFACE4_BASE;
typedef union HDP_SURFACE4_INFO regHDP_SURFACE4_INFO;
typedef union HDP_SURFACE4_LOWER_BOUND regHDP_SURFACE4_LOWER_BOUND;
typedef union HDP_SURFACE4_SIZE regHDP_SURFACE4_SIZE;
typedef union HDP_SURFACE4_UPPER_BOUND regHDP_SURFACE4_UPPER_BOUND;
typedef union HDP_SURFACE5_BASE regHDP_SURFACE5_BASE;
typedef union HDP_SURFACE5_INFO regHDP_SURFACE5_INFO;
typedef union HDP_SURFACE5_LOWER_BOUND regHDP_SURFACE5_LOWER_BOUND;
typedef union HDP_SURFACE5_SIZE regHDP_SURFACE5_SIZE;
typedef union HDP_SURFACE5_UPPER_BOUND regHDP_SURFACE5_UPPER_BOUND;
typedef union HDP_SURFACE6_BASE regHDP_SURFACE6_BASE;
typedef union HDP_SURFACE6_INFO regHDP_SURFACE6_INFO;
typedef union HDP_SURFACE6_LOWER_BOUND regHDP_SURFACE6_LOWER_BOUND;
typedef union HDP_SURFACE6_SIZE regHDP_SURFACE6_SIZE;
typedef union HDP_SURFACE6_UPPER_BOUND regHDP_SURFACE6_UPPER_BOUND;
typedef union HDP_SURFACE7_BASE regHDP_SURFACE7_BASE;
typedef union HDP_SURFACE7_INFO regHDP_SURFACE7_INFO;
typedef union HDP_SURFACE7_LOWER_BOUND regHDP_SURFACE7_LOWER_BOUND;
typedef union HDP_SURFACE7_SIZE regHDP_SURFACE7_SIZE;
typedef union HDP_SURFACE7_UPPER_BOUND regHDP_SURFACE7_UPPER_BOUND;
typedef union HDP_SURFACE8_BASE regHDP_SURFACE8_BASE;
typedef union HDP_SURFACE8_INFO regHDP_SURFACE8_INFO;
typedef union HDP_SURFACE8_LOWER_BOUND regHDP_SURFACE8_LOWER_BOUND;
typedef union HDP_SURFACE8_SIZE regHDP_SURFACE8_SIZE;
typedef union HDP_SURFACE8_UPPER_BOUND regHDP_SURFACE8_UPPER_BOUND;
typedef union HDP_SURFACE9_BASE regHDP_SURFACE9_BASE;
typedef union HDP_SURFACE9_INFO regHDP_SURFACE9_INFO;
typedef union HDP_SURFACE9_LOWER_BOUND regHDP_SURFACE9_LOWER_BOUND;
typedef union HDP_SURFACE9_SIZE regHDP_SURFACE9_SIZE;
typedef union HDP_SURFACE9_UPPER_BOUND regHDP_SURFACE9_UPPER_BOUND;
typedef union HDP_SURFACE_READ_FLAGS regHDP_SURFACE_READ_FLAGS;
typedef union HDP_SURFACE_READ_FLAGS_CLR regHDP_SURFACE_READ_FLAGS_CLR;
typedef union HDP_SURFACE_WRITE_FLAGS regHDP_SURFACE_WRITE_FLAGS;
typedef union HDP_SURFACE_WRITE_FLAGS_CLR regHDP_SURFACE_WRITE_FLAGS_CLR;
typedef union HDP_SW_SEMAPHORE regHDP_SW_SEMAPHORE;
typedef union HDP_TILING_CONFIG regHDP_TILING_CONFIG;
typedef union HDP_XDP_BUSY_STS regHDP_XDP_BUSY_STS;
typedef union HDP_XDP_CGTT_BLK_CTRL regHDP_XDP_CGTT_BLK_CTRL;
typedef union HDP_XDP_CHKN regHDP_XDP_CHKN;
typedef union HDP_XDP_D2H_BAR_UPDATE regHDP_XDP_D2H_BAR_UPDATE;
typedef union HDP_XDP_D2H_FLUSH regHDP_XDP_D2H_FLUSH;
typedef union HDP_XDP_D2H_RSVD_10 regHDP_XDP_D2H_RSVD_10;
typedef union HDP_XDP_D2H_RSVD_11 regHDP_XDP_D2H_RSVD_11;
typedef union HDP_XDP_D2H_RSVD_12 regHDP_XDP_D2H_RSVD_12;
typedef union HDP_XDP_D2H_RSVD_13 regHDP_XDP_D2H_RSVD_13;
typedef union HDP_XDP_D2H_RSVD_14 regHDP_XDP_D2H_RSVD_14;
typedef union HDP_XDP_D2H_RSVD_15 regHDP_XDP_D2H_RSVD_15;
typedef union HDP_XDP_D2H_RSVD_16 regHDP_XDP_D2H_RSVD_16;
typedef union HDP_XDP_D2H_RSVD_17 regHDP_XDP_D2H_RSVD_17;
typedef union HDP_XDP_D2H_RSVD_18 regHDP_XDP_D2H_RSVD_18;
typedef union HDP_XDP_D2H_RSVD_19 regHDP_XDP_D2H_RSVD_19;
typedef union HDP_XDP_D2H_RSVD_20 regHDP_XDP_D2H_RSVD_20;
typedef union HDP_XDP_D2H_RSVD_21 regHDP_XDP_D2H_RSVD_21;
typedef union HDP_XDP_D2H_RSVD_22 regHDP_XDP_D2H_RSVD_22;
typedef union HDP_XDP_D2H_RSVD_23 regHDP_XDP_D2H_RSVD_23;
typedef union HDP_XDP_D2H_RSVD_24 regHDP_XDP_D2H_RSVD_24;
typedef union HDP_XDP_D2H_RSVD_25 regHDP_XDP_D2H_RSVD_25;
typedef union HDP_XDP_D2H_RSVD_26 regHDP_XDP_D2H_RSVD_26;
typedef union HDP_XDP_D2H_RSVD_27 regHDP_XDP_D2H_RSVD_27;
typedef union HDP_XDP_D2H_RSVD_28 regHDP_XDP_D2H_RSVD_28;
typedef union HDP_XDP_D2H_RSVD_29 regHDP_XDP_D2H_RSVD_29;
typedef union HDP_XDP_D2H_RSVD_3 regHDP_XDP_D2H_RSVD_3;
typedef union HDP_XDP_D2H_RSVD_30 regHDP_XDP_D2H_RSVD_30;
typedef union HDP_XDP_D2H_RSVD_31 regHDP_XDP_D2H_RSVD_31;
typedef union HDP_XDP_D2H_RSVD_32 regHDP_XDP_D2H_RSVD_32;
typedef union HDP_XDP_D2H_RSVD_33 regHDP_XDP_D2H_RSVD_33;
typedef union HDP_XDP_D2H_RSVD_34 regHDP_XDP_D2H_RSVD_34;
typedef union HDP_XDP_D2H_RSVD_4 regHDP_XDP_D2H_RSVD_4;
typedef union HDP_XDP_D2H_RSVD_5 regHDP_XDP_D2H_RSVD_5;
typedef union HDP_XDP_D2H_RSVD_6 regHDP_XDP_D2H_RSVD_6;
typedef union HDP_XDP_D2H_RSVD_7 regHDP_XDP_D2H_RSVD_7;
typedef union HDP_XDP_D2H_RSVD_8 regHDP_XDP_D2H_RSVD_8;
typedef union HDP_XDP_D2H_RSVD_9 regHDP_XDP_D2H_RSVD_9;
typedef union HDP_XDP_DBG_ADDR regHDP_XDP_DBG_ADDR;
typedef union HDP_XDP_DBG_DATA regHDP_XDP_DBG_DATA;
typedef union HDP_XDP_DBG_MASK regHDP_XDP_DBG_MASK;
typedef union HDP_XDP_DIRECT2HDP_FIRST regHDP_XDP_DIRECT2HDP_FIRST;
typedef union HDP_XDP_DIRECT2HDP_LAST regHDP_XDP_DIRECT2HDP_LAST;
typedef union HDP_XDP_FLUSH_ARMED_STS regHDP_XDP_FLUSH_ARMED_STS;
typedef union HDP_XDP_FLUSH_CNTR0_STS regHDP_XDP_FLUSH_CNTR0_STS;
typedef union HDP_XDP_HDP_IPH_CFG regHDP_XDP_HDP_IPH_CFG;
typedef union HDP_XDP_HDP_MBX_MC_CFG regHDP_XDP_HDP_MBX_MC_CFG;
typedef union HDP_XDP_HDP_MC_CFG regHDP_XDP_HDP_MC_CFG;
typedef union HDP_XDP_HST_CFG regHDP_XDP_HST_CFG;
typedef union HDP_XDP_P2P_BAR0 regHDP_XDP_P2P_BAR0;
typedef union HDP_XDP_P2P_BAR1 regHDP_XDP_P2P_BAR1;
typedef union HDP_XDP_P2P_BAR2 regHDP_XDP_P2P_BAR2;
typedef union HDP_XDP_P2P_BAR3 regHDP_XDP_P2P_BAR3;
typedef union HDP_XDP_P2P_BAR4 regHDP_XDP_P2P_BAR4;
typedef union HDP_XDP_P2P_BAR5 regHDP_XDP_P2P_BAR5;
typedef union HDP_XDP_P2P_BAR6 regHDP_XDP_P2P_BAR6;
typedef union HDP_XDP_P2P_BAR7 regHDP_XDP_P2P_BAR7;
typedef union HDP_XDP_P2P_BAR_CFG regHDP_XDP_P2P_BAR_CFG;
typedef union HDP_XDP_P2P_MBX_ADDR0 regHDP_XDP_P2P_MBX_ADDR0;
typedef union HDP_XDP_P2P_MBX_ADDR1 regHDP_XDP_P2P_MBX_ADDR1;
typedef union HDP_XDP_P2P_MBX_ADDR2 regHDP_XDP_P2P_MBX_ADDR2;
typedef union HDP_XDP_P2P_MBX_ADDR3 regHDP_XDP_P2P_MBX_ADDR3;
typedef union HDP_XDP_P2P_MBX_ADDR4 regHDP_XDP_P2P_MBX_ADDR4;
typedef union HDP_XDP_P2P_MBX_ADDR5 regHDP_XDP_P2P_MBX_ADDR5;
typedef union HDP_XDP_P2P_MBX_ADDR6 regHDP_XDP_P2P_MBX_ADDR6;
typedef union HDP_XDP_P2P_MBX_OFFSET regHDP_XDP_P2P_MBX_OFFSET;
typedef union HDP_XDP_SID_CFG regHDP_XDP_SID_CFG;
typedef union HDP_XDP_SRBM_CFG regHDP_XDP_SRBM_CFG;
typedef union HDP_XDP_STICKY regHDP_XDP_STICKY;
typedef union HD_BACKPORCH_DUR__SI regHD_BACKPORCH_DUR__SI;
typedef union HD_CGMS_TIMING__SI regHD_CGMS_TIMING__SI;
typedef union HD_EMBEDDED_SYNC_CNTL__SI regHD_EMBEDDED_SYNC_CNTL__SI;
typedef union HD_INCR__SI regHD_INCR__SI;
typedef union HD_POS_SYNC_LEVEL__SI regHD_POS_SYNC_LEVEL__SI;
typedef union HD_SERATION_DUR__SI regHD_SERATION_DUR__SI;
typedef union HD_TRILEVEL_DUR__SI regHD_TRILEVEL_DUR__SI;
typedef union HEADER regHEADER;
typedef union HFS_SEED0 regHFS_SEED0;
typedef union HFS_SEED1 regHFS_SEED1;
typedef union HFS_SEED2 regHFS_SEED2;
typedef union HFS_SEED3 regHFS_SEED3;
typedef union HOST_BUSNUM regHOST_BUSNUM;
typedef union HPD_DEBUG__SI regHPD_DEBUG__SI;
typedef union HW_DEBUG regHW_DEBUG;
typedef union I2C_CNTL_0__SI regI2C_CNTL_0__SI;
typedef union I2C_CNTL_1__SI regI2C_CNTL_1__SI;
typedef union I2C_DATA__SI regI2C_DATA__SI;
typedef union I2C_DEBUG_BUS__SI regI2C_DEBUG_BUS__SI;
typedef union IA_CNTL_STATUS regIA_CNTL_STATUS;
typedef union IA_DEBUG_CNTL regIA_DEBUG_CNTL;
typedef union IA_DEBUG_DATA regIA_DEBUG_DATA;
typedef union IA_DEBUG_REG0__CI__VI regIA_DEBUG_REG0__CI__VI;
typedef union IA_DEBUG_REG0__SI regIA_DEBUG_REG0__SI;
typedef union IA_DEBUG_REG1__CI__VI regIA_DEBUG_REG1__CI__VI;
typedef union IA_DEBUG_REG1__SI regIA_DEBUG_REG1__SI;
typedef union IA_DEBUG_REG2__CI__VI regIA_DEBUG_REG2__CI__VI;
typedef union IA_DEBUG_REG2__SI regIA_DEBUG_REG2__SI;
typedef union IA_DEBUG_REG3__CI__VI regIA_DEBUG_REG3__CI__VI;
typedef union IA_DEBUG_REG3__SI regIA_DEBUG_REG3__SI;
typedef union IA_DEBUG_REG4__CI__VI regIA_DEBUG_REG4__CI__VI;
typedef union IA_DEBUG_REG4__SI regIA_DEBUG_REG4__SI;
typedef union IA_DEBUG_REG5__CI__VI regIA_DEBUG_REG5__CI__VI;
typedef union IA_DEBUG_REG5__SI regIA_DEBUG_REG5__SI;
typedef union IA_DEBUG_REG6__CI__VI regIA_DEBUG_REG6__CI__VI;
typedef union IA_DEBUG_REG6__SI regIA_DEBUG_REG6__SI;
typedef union IA_DEBUG_REG7__CI__VI regIA_DEBUG_REG7__CI__VI;
typedef union IA_DEBUG_REG7__SI regIA_DEBUG_REG7__SI;
typedef union IA_DEBUG_REG8 regIA_DEBUG_REG8;
typedef union IA_DEBUG_REG9__CI__VI regIA_DEBUG_REG9__CI__VI;
typedef union IA_DEBUG_REG9__SI regIA_DEBUG_REG9__SI;
typedef union IA_ENHANCE regIA_ENHANCE;
typedef union IA_MULTI_VGT_PARAM regIA_MULTI_VGT_PARAM;
typedef union IA_PERFCOUNTER0_HI regIA_PERFCOUNTER0_HI;
typedef union IA_PERFCOUNTER0_LO regIA_PERFCOUNTER0_LO;
typedef union IA_PERFCOUNTER0_SELECT1__CI__VI regIA_PERFCOUNTER0_SELECT1__CI__VI;
typedef union IA_PERFCOUNTER0_SELECT__CI__VI regIA_PERFCOUNTER0_SELECT__CI__VI;
typedef union IA_PERFCOUNTER0_SELECT__SI regIA_PERFCOUNTER0_SELECT__SI;
typedef union IA_PERFCOUNTER1_HI regIA_PERFCOUNTER1_HI;
typedef union IA_PERFCOUNTER1_LO regIA_PERFCOUNTER1_LO;
typedef union IA_PERFCOUNTER1_SELECT regIA_PERFCOUNTER1_SELECT;
typedef union IA_PERFCOUNTER2_HI regIA_PERFCOUNTER2_HI;
typedef union IA_PERFCOUNTER2_LO regIA_PERFCOUNTER2_LO;
typedef union IA_PERFCOUNTER2_SELECT regIA_PERFCOUNTER2_SELECT;
typedef union IA_PERFCOUNTER3_HI regIA_PERFCOUNTER3_HI;
typedef union IA_PERFCOUNTER3_LO regIA_PERFCOUNTER3_LO;
typedef union IA_PERFCOUNTER3_SELECT regIA_PERFCOUNTER3_SELECT;
typedef union IA_VMID_OVERRIDE__SI__CI regIA_VMID_OVERRIDE__SI__CI;
typedef union ICON_COLOR1__SI regICON_COLOR1__SI;
typedef union ICON_COLOR2__SI regICON_COLOR2__SI;
typedef union ICON_CONTROL__SI regICON_CONTROL__SI;
typedef union ICON_SIZE__SI regICON_SIZE__SI;
typedef union ICON_START_POSITION__SI regICON_START_POSITION__SI;
typedef union ICON_SURFACE_ADDRESS_HIGH__SI regICON_SURFACE_ADDRESS_HIGH__SI;
typedef union ICON_SURFACE_ADDRESS__SI regICON_SURFACE_ADDRESS__SI;
typedef union ICON_UPDATE__SI regICON_UPDATE__SI;
typedef union ID00_DCP_LB_DATA_P0__SI regID00_DCP_LB_DATA_P0__SI;
typedef union ID01_DCP_LB_DATA_P1__SI regID01_DCP_LB_DATA_P1__SI;
typedef union ID02_DCP_DMIF_GRPH_DATA_LOW_p0__SI regID02_DCP_DMIF_GRPH_DATA_LOW_p0__SI;
typedef union ID03_DCP_DMIF_GRPH_DATA_HIGH_p0__SI regID03_DCP_DMIF_GRPH_DATA_HIGH_p0__SI;
typedef union ID04_DCP_DMIF_GRPH_DATA_LOW_p1__SI regID04_DCP_DMIF_GRPH_DATA_LOW_p1__SI;
typedef union ID05_DCP_DMIF_GRPH_DATA_HIGH_p1__SI regID05_DCP_DMIF_GRPH_DATA_HIGH_p1__SI;
typedef union ID06_DCP_DMIF_OVLDATA_p0__SI regID06_DCP_DMIF_OVLDATA_p0__SI;
typedef union ID07_DCP_DMIF_OVLDATA_p1__SI regID07_DCP_DMIF_OVLDATA_p1__SI;
typedef union ID08_DCP_LB_CHUNK_REQUEST__SI regID08_DCP_LB_CHUNK_REQUEST__SI;
typedef union ID09_DCP_DMIF_CHUNK_REQUEST__SI regID09_DCP_DMIF_CHUNK_REQUEST__SI;
typedef union ID10_DCP_DCCIF_DATA__SI regID10_DCP_DCCIF_DATA__SI;
typedef union ID11_DCP_DCCIF_REQUEST__SI regID11_DCP_DCCIF_REQUEST__SI;
typedef union ID12_DCP_DCCIF_REQUEST__SI regID12_DCP_DCCIF_REQUEST__SI;
typedef union ID13_DCP_DCCIF_REQUEST__SI regID13_DCP_DCCIF_REQUEST__SI;
typedef union ID14_DCP_DMIF_STATUS__SI regID14_DCP_DMIF_STATUS__SI;
typedef union ID14_DMIF_STATUS__SI regID14_DMIF_STATUS__SI;
typedef union ID15_DMIF_MC_LATENCY__SI regID15_DMIF_MC_LATENCY__SI;
typedef union ID16_MCIF_MC_LATENCY__SI regID16_MCIF_MC_LATENCY__SI;
typedef union ID17_MCIF_MC_LATENCY__SI regID17_MCIF_MC_LATENCY__SI;
typedef union ID18_D1GRPH_PRIMARY_SURFACE_ADDRESS__SI regID18_D1GRPH_PRIMARY_SURFACE_ADDRESS__SI;
typedef union ID19_D1GRPH_SECONDARY_SURFACE_ADDRESS__SI
    regID19_D1GRPH_SECONDARY_SURFACE_ADDRESS__SI;
typedef union ID20_D1OVL_SURFACE_ADDRESS__SI regID20_D1OVL_SURFACE_ADDRESS__SI;
typedef union ID21_D1GRPH_COMPRESS_SURFACE_ADDRESS__SI regID21_D1GRPH_COMPRESS_SURFACE_ADDRESS__SI;
typedef union ID22_D1CURSOR_SURFACE_ADDRESS__SI regID22_D1CURSOR_SURFACE_ADDRESS__SI;
typedef union ID23_D1ICON_SURFACE_ADDRESS__SI regID23_D1ICON_SURFACE_ADDRESS__SI;
typedef union ID30_DCCARB_VIP_R_ADDR__SI regID30_DCCARB_VIP_R_ADDR__SI;
typedef union ID31_DCCARB_DCT_R_ADDR__SI regID31_DCCARB_DCT_R_ADDR__SI;
typedef union ID34_DCCARB_FBC_R_ADDR__SI regID34_DCCARB_FBC_R_ADDR__SI;
typedef union ID35_DCCARB_VGA_W_ADDR__SI regID35_DCCARB_VGA_W_ADDR__SI;
typedef union ID36_DCCARB_FBC_W_ADDR__SI regID36_DCCARB_FBC_W_ADDR__SI;
typedef union ID37_MC_IF_DEBUG_01__SI regID37_MC_IF_DEBUG_01__SI;
typedef union ID38_MC_IF_DEBUG_02__SI regID38_MC_IF_DEBUG_02__SI;
typedef union ID39_MC_IF_DEBUG_03__SI regID39_MC_IF_DEBUG_03__SI;
typedef union ID40_MC_IF_DEBUG_04__SI regID40_MC_IF_DEBUG_04__SI;
typedef union ID41_MC_IF_DEBUG_05__SI regID41_MC_IF_DEBUG_05__SI;
typedef union ID42_MC_IF_DEBUG_06__SI regID42_MC_IF_DEBUG_06__SI;
typedef union ID43_MC_IF_DEBUG_07__SI regID43_MC_IF_DEBUG_07__SI;
typedef union ID44_MC_IF_DEBUG_08__SI regID44_MC_IF_DEBUG_08__SI;
typedef union ID45_MC_IF_DEBUG_09__SI regID45_MC_IF_DEBUG_09__SI;
typedef union ID46_MC_IF_DEBUG_10__SI regID46_MC_IF_DEBUG_10__SI;
typedef union IDCT_AUTH0__SI regIDCT_AUTH0__SI;
typedef union IDCT_AUTH1__SI regIDCT_AUTH1__SI;
typedef union IDCT_AUTH2__SI regIDCT_AUTH2__SI;
typedef union IDCT_AUTH3__SI regIDCT_AUTH3__SI;
typedef union IDCT_AUTH_CONTROL0__SI regIDCT_AUTH_CONTROL0__SI;
typedef union IDCT_AUTH_CONTROL1__SI regIDCT_AUTH_CONTROL1__SI;
typedef union IDCT_AUTH_CONTROL2__SI regIDCT_AUTH_CONTROL2__SI;
typedef union IDCT_AUTH_CONTROL3__SI regIDCT_AUTH_CONTROL3__SI;
typedef union IDCT_COEF_BASE__SI regIDCT_COEF_BASE__SI;
typedef union IDCT_COEF_DATA__SI regIDCT_COEF_DATA__SI;
typedef union IDCT_CONFIG__SI regIDCT_CONFIG__SI;
typedef union IDCT_CONTROL__SI regIDCT_CONTROL__SI;
typedef union IDCT_CURRENT_MB_STATUS_DEBUG__SI regIDCT_CURRENT_MB_STATUS_DEBUG__SI;
typedef union IDCT_DEBUG_00__SI regIDCT_DEBUG_00__SI;
typedef union IDCT_DEBUG_01__SI regIDCT_DEBUG_01__SI;
typedef union IDCT_DEBUG_02__SI regIDCT_DEBUG_02__SI;
typedef union IDCT_DEBUG_03__SI regIDCT_DEBUG_03__SI;
typedef union IDCT_DEBUG_04__SI regIDCT_DEBUG_04__SI;
typedef union IDCT_DEBUG_05__SI regIDCT_DEBUG_05__SI;
typedef union IDCT_DEBUG_06__SI regIDCT_DEBUG_06__SI;
typedef union IDCT_DEBUG_0A__SI regIDCT_DEBUG_0A__SI;
typedef union IDCT_DEBUG_0B__SI regIDCT_DEBUG_0B__SI;
typedef union IDCT_DEBUG_0C__SI regIDCT_DEBUG_0C__SI;
typedef union IDCT_DEBUG_18__SI regIDCT_DEBUG_18__SI;
typedef union IDCT_DEBUG_19__SI regIDCT_DEBUG_19__SI;
typedef union IDCT_DEBUG_20__SI regIDCT_DEBUG_20__SI;
typedef union IDCT_DEBUG_21__SI regIDCT_DEBUG_21__SI;
typedef union IDCT_DEBUG_22__SI regIDCT_DEBUG_22__SI;
typedef union IDCT_DEBUG_23__SI regIDCT_DEBUG_23__SI;
typedef union IDCT_DEBUG_24__SI regIDCT_DEBUG_24__SI;
typedef union IDCT_DRM_CONTROL_STATUS__SI regIDCT_DRM_CONTROL_STATUS__SI;
typedef union IDCT_DRM_WR_CREDIT__SI regIDCT_DRM_WR_CREDIT__SI;
typedef union IDCT_EOB_ERROR_STATUS__SI regIDCT_EOB_ERROR_STATUS__SI;
typedef union IDCT_IDLE_DEBUG__SI regIDCT_IDLE_DEBUG__SI;
typedef union IDCT_PIO_MODE_XY__SI regIDCT_PIO_MODE_XY__SI;
typedef union IDCT_SCRAMBLE_SELECT__SI regIDCT_SCRAMBLE_SELECT__SI;
typedef union IDCT_SCRATCH__SI regIDCT_SCRATCH__SI;
typedef union IDCT_SPAN__SI regIDCT_SPAN__SI;
typedef union IDCT_STATUS__SI regIDCT_STATUS__SI;
typedef union IDCT_STREAM_ID__SI regIDCT_STREAM_ID__SI;
typedef union IDCT_TEST_DEBUG_DATA__SI regIDCT_TEST_DEBUG_DATA__SI;
typedef union IDCT_TEST_DEBUG_INDEX__SI regIDCT_TEST_DEBUG_INDEX__SI;
typedef union IDDCCIF00_DBG_DCCIF_A__SI regIDDCCIF00_DBG_DCCIF_A__SI;
typedef union IDDCCIF01_DBG_DCCIF_B__SI regIDDCCIF01_DBG_DCCIF_B__SI;
typedef union IDDCCIF02_DBG_DCCIF_C__SI regIDDCCIF02_DBG_DCCIF_C__SI;
typedef union IDDCCIF03_DBG_DCCIF_D__SI regIDDCCIF03_DBG_DCCIF_D__SI;
typedef union IDDCCIF04_DBG_DCCIF_E__SI regIDDCCIF04_DBG_DCCIF_E__SI;
typedef union IDDCCIF05_DBG_DCCIF_F__SI regIDDCCIF05_DBG_DCCIF_F__SI;
typedef union IDDCCIF06_DBG_DCCIF_G__SI regIDDCCIF06_DBG_DCCIF_G__SI;
typedef union IDDCCIF07_DBG_DCCIF_H__SI regIDDCCIF07_DBG_DCCIF_H__SI;
typedef union IDDCCIF08_DBG_DCCIF_I__SI regIDDCCIF08_DBG_DCCIF_I__SI;
typedef union IDDCCIF09_DBG_DCCIF_J__SI regIDDCCIF09_DBG_DCCIF_J__SI;
typedef union IDDCCIF10_DBG_DCCIF_K__SI regIDDCCIF10_DBG_DCCIF_K__SI;
typedef union IDDCCIF11_DBG_DCCIF_L__SI regIDDCCIF11_DBG_DCCIF_L__SI;
typedef union IDSC_REG__CI regIDSC_REG__CI;
typedef union IH_ADVFAULT_CNTL__SI__CI regIH_ADVFAULT_CNTL__SI__CI;
typedef union IH_CNTL regIH_CNTL;
typedef union IH_LEVEL_STATUS regIH_LEVEL_STATUS;
typedef union IH_PERFCOUNTER0_RESULT__CI__VI regIH_PERFCOUNTER0_RESULT__CI__VI;
typedef union IH_PERFCOUNTER1_RESULT__CI__VI regIH_PERFCOUNTER1_RESULT__CI__VI;
typedef union IH_PERFMON_CNTL__CI__VI regIH_PERFMON_CNTL__CI__VI;
typedef union IH_PERF_CNTL__SI regIH_PERF_CNTL__SI;
typedef union IH_PERF_COUNT0__SI regIH_PERF_COUNT0__SI;
typedef union IH_PERF_COUNT1__SI regIH_PERF_COUNT1__SI;
typedef union IH_RB_BASE regIH_RB_BASE;
typedef union IH_RB_CNTL regIH_RB_CNTL;
typedef union IH_RB_RPTR regIH_RB_RPTR;
typedef union IH_RB_WPTR regIH_RB_WPTR;
typedef union IH_RB_WPTR_ADDR_HI regIH_RB_WPTR_ADDR_HI;
typedef union IH_RB_WPTR_ADDR_LO regIH_RB_WPTR_ADDR_LO;
typedef union IH_STATUS regIH_STATUS;
typedef union IH_VMID_0_LUT__CI__VI regIH_VMID_0_LUT__CI__VI;
typedef union IH_VMID_10_LUT__CI__VI regIH_VMID_10_LUT__CI__VI;
typedef union IH_VMID_11_LUT__CI__VI regIH_VMID_11_LUT__CI__VI;
typedef union IH_VMID_12_LUT__CI__VI regIH_VMID_12_LUT__CI__VI;
typedef union IH_VMID_13_LUT__CI__VI regIH_VMID_13_LUT__CI__VI;
typedef union IH_VMID_14_LUT__CI__VI regIH_VMID_14_LUT__CI__VI;
typedef union IH_VMID_15_LUT__CI__VI regIH_VMID_15_LUT__CI__VI;
typedef union IH_VMID_1_LUT__CI__VI regIH_VMID_1_LUT__CI__VI;
typedef union IH_VMID_2_LUT__CI__VI regIH_VMID_2_LUT__CI__VI;
typedef union IH_VMID_3_LUT__CI__VI regIH_VMID_3_LUT__CI__VI;
typedef union IH_VMID_4_LUT__CI__VI regIH_VMID_4_LUT__CI__VI;
typedef union IH_VMID_5_LUT__CI__VI regIH_VMID_5_LUT__CI__VI;
typedef union IH_VMID_6_LUT__CI__VI regIH_VMID_6_LUT__CI__VI;
typedef union IH_VMID_7_LUT__CI__VI regIH_VMID_7_LUT__CI__VI;
typedef union IH_VMID_8_LUT__CI__VI regIH_VMID_8_LUT__CI__VI;
typedef union IH_VMID_9_LUT__CI__VI regIH_VMID_9_LUT__CI__VI;
typedef union IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA__SI
    regIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA__SI;
typedef union IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX__SI
    regIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX__SI;
typedef union IMMEDIATE_COMMAND_OUTPUT_INTERFACE__SI regIMMEDIATE_COMMAND_OUTPUT_INTERFACE__SI;
typedef union IMMEDIATE_COMMAND_STATUS__SI regIMMEDIATE_COMMAND_STATUS__SI;
typedef union IMMEDIATE_RESPONSE_INPUT_INTERFACE__SI regIMMEDIATE_RESPONSE_INPUT_INTERFACE__SI;
typedef union IMPCTL_RESET__CI__VI regIMPCTL_RESET__CI__VI;
typedef union IM_INT_EN__SI regIM_INT_EN__SI;
typedef union IM_INT_STAT__SI regIM_INT_STAT__SI;
typedef union INPUT_PAYLOAD_CAPABILITY__SI regINPUT_PAYLOAD_CAPABILITY__SI;
typedef union INTERRUPT_CNTL regINTERRUPT_CNTL;
typedef union INTERRUPT_CNTL2 regINTERRUPT_CNTL2;
typedef union INTERRUPT_CONTROL__SI regINTERRUPT_CONTROL__SI;
typedef union INTERRUPT_LINE regINTERRUPT_LINE;
typedef union INTERRUPT_PIN regINTERRUPT_PIN;
typedef union INTERRUPT_STATUS__SI regINTERRUPT_STATUS__SI;
typedef union INT_MASK__SI regINT_MASK__SI;
typedef union IOU_MISC_STATUS__CI__VI regIOU_MISC_STATUS__CI__VI;
typedef union IOU_SMC_IND_DATA__CI__VI regIOU_SMC_IND_DATA__CI__VI;
typedef union IOU_SMC_IND_INDEX__CI__VI regIOU_SMC_IND_INDEX__CI__VI;
typedef union IT_BUF_SIZE__SI regIT_BUF_SIZE__SI;
typedef union IT_CF_DAT__SI regIT_CF_DAT__SI;
typedef union IT_CTL__SI regIT_CTL__SI;
typedef union IT_DEBUG_BUS__SI regIT_DEBUG_BUS__SI;
typedef union IT_DEBUG_INT_STAT__SI regIT_DEBUG_INT_STAT__SI;
typedef union IT_HW_DEBUG__SI regIT_HW_DEBUG__SI;
typedef union IT_INTRA_HOR_ADR__SI regIT_INTRA_HOR_ADR__SI;
typedef union IT_INT_EN__SI regIT_INT_EN__SI;
typedef union IT_INT_STAT__SI regIT_INT_STAT__SI;
typedef union IT_LMA_ADR__SI regIT_LMA_ADR__SI;
typedef union IT_LMA_CTL__SI regIT_LMA_CTL__SI;
typedef union IT_LMA_DAT__SI regIT_LMA_DAT__SI;
typedef union IT_PPS_INFO__SI regIT_PPS_INFO__SI;
typedef union IT_SLICE_INFO__SI regIT_SLICE_INFO__SI;
typedef union IT_SPS_INFO__SI regIT_SPS_INFO__SI;
typedef union IT_SRAM_RM_CTL__SI regIT_SRAM_RM_CTL__SI;
typedef union IT_STAT__SI regIT_STAT__SI;
typedef union KEFUSE0 regKEFUSE0;
typedef union KEFUSE1 regKEFUSE1;
typedef union KEFUSE2 regKEFUSE2;
typedef union KEFUSE3 regKEFUSE3;
typedef union KHFS0 regKHFS0;
typedef union KHFS1 regKHFS1;
typedef union KHFS2 regKHFS2;
typedef union KHFS3 regKHFS3;
typedef union KSESSION0 regKSESSION0;
typedef union KSESSION1 regKSESSION1;
typedef union KSESSION2 regKSESSION2;
typedef union KSESSION3 regKSESSION3;
typedef union KSIG0 regKSIG0;
typedef union KSIG1 regKSIG1;
typedef union KSIG2 regKSIG2;
typedef union KSIG3 regKSIG3;
typedef union LATENCY regLATENCY;
typedef union LB_DCP_WRITE__SI regLB_DCP_WRITE__SI;
typedef union LB_DEBUG_ID__SI regLB_DEBUG_ID__SI;
typedef union LB_DEBUG_PRE_ECO__SI regLB_DEBUG_PRE_ECO__SI;
typedef union LB_DEBUG__SI regLB_DEBUG__SI;
typedef union LB_DISP1_ALU__SI regLB_DISP1_ALU__SI;
typedef union LB_DISP1_PARAM__SI regLB_DISP1_PARAM__SI;
typedef union LB_DISP1_REQ__SI regLB_DISP1_REQ__SI;
typedef union LB_DISP2_ALU__SI regLB_DISP2_ALU__SI;
typedef union LB_DISP2_PARAM__SI regLB_DISP2_PARAM__SI;
typedef union LB_DISP2_REQ__SI regLB_DISP2_REQ__SI;
typedef union LB_MAX_REQ_OUTSTANDING__SI regLB_MAX_REQ_OUTSTANDING__SI;
typedef union LB_MCLK_CHG_DBG1__SI regLB_MCLK_CHG_DBG1__SI;
typedef union LB_MCLK_CHG_DBG2__SI regLB_MCLK_CHG_DBG2__SI;
typedef union LB_MVP_DEBUG1__SI regLB_MVP_DEBUG1__SI;
typedef union LB_MVP_DEBUG2__SI regLB_MVP_DEBUG2__SI;
typedef union LB_MVP_DEBUG3__SI regLB_MVP_DEBUG3__SI;
typedef union LB_MVP_DEBUG4__SI regLB_MVP_DEBUG4__SI;
typedef union LB_MVP_DEBUG5__SI regLB_MVP_DEBUG5__SI;
typedef union LB_NEW_LEVEL1__SI regLB_NEW_LEVEL1__SI;
typedef union LB_NEW_LEVEL2__SI regLB_NEW_LEVEL2__SI;
typedef union LB_NEW_STATUS1__SI regLB_NEW_STATUS1__SI;
typedef union LB_SCL1_READ__SI regLB_SCL1_READ__SI;
typedef union LB_SCL2_READ__SI regLB_SCL2_READ__SI;
typedef union LB_SLOW_REQ_VAL__SI regLB_SLOW_REQ_VAL__SI;
typedef union LB_STUTTER_DBG1__SI regLB_STUTTER_DBG1__SI;
typedef union LB_STUTTER_DBG2__SI regLB_STUTTER_DBG2__SI;
typedef union LB_STUTTER_DBG3__SI regLB_STUTTER_DBG3__SI;
typedef union LB_SYNC_RESET_SEL__SI regLB_SYNC_RESET_SEL__SI;
typedef union LB_TEST_DEBUG_DATA__SI regLB_TEST_DEBUG_DATA__SI;
typedef union LB_TEST_DEBUG_INDEX__SI regLB_TEST_DEBUG_INDEX__SI;
typedef union LB_URGENCY__SI regLB_URGENCY__SI;
typedef union LB_URGENT_LEVEL_CNTL__SI regLB_URGENT_LEVEL_CNTL__SI;
typedef union LCAC_CPL_CB_CNTL__SI regLCAC_CPL_CB_CNTL__SI;
typedef union LCAC_CPL_CB_OVR_SEL__SI regLCAC_CPL_CB_OVR_SEL__SI;
typedef union LCAC_CPL_CB_OVR_VAL__SI regLCAC_CPL_CB_OVR_VAL__SI;
typedef union LCAC_CPL_CNTL__CI regLCAC_CPL_CNTL__CI;
typedef union LCAC_CPL_DB_CNTL__SI regLCAC_CPL_DB_CNTL__SI;
typedef union LCAC_CPL_DB_OVR_SEL__SI regLCAC_CPL_DB_OVR_SEL__SI;
typedef union LCAC_CPL_DB_OVR_VAL__SI regLCAC_CPL_DB_OVR_VAL__SI;
typedef union LCAC_CPL_LDS_CNTL__SI regLCAC_CPL_LDS_CNTL__SI;
typedef union LCAC_CPL_LDS_OVR_SEL__SI regLCAC_CPL_LDS_OVR_SEL__SI;
typedef union LCAC_CPL_LDS_OVR_VAL__SI regLCAC_CPL_LDS_OVR_VAL__SI;
typedef union LCAC_CPL_MC_CNTL__SI regLCAC_CPL_MC_CNTL__SI;
typedef union LCAC_CPL_MC_OVR_SEL__SI regLCAC_CPL_MC_OVR_SEL__SI;
typedef union LCAC_CPL_MC_OVR_VAL__SI regLCAC_CPL_MC_OVR_VAL__SI;
typedef union LCAC_CPL_OVR_SEL__CI regLCAC_CPL_OVR_SEL__CI;
typedef union LCAC_CPL_OVR_VAL__CI regLCAC_CPL_OVR_VAL__CI;
typedef union LCAC_CPL_PA_CNTL__SI regLCAC_CPL_PA_CNTL__SI;
typedef union LCAC_CPL_PA_OVR_SEL__SI regLCAC_CPL_PA_OVR_SEL__SI;
typedef union LCAC_CPL_PA_OVR_VAL__SI regLCAC_CPL_PA_OVR_VAL__SI;
typedef union LCAC_CPL_SC_CNTL__SI regLCAC_CPL_SC_CNTL__SI;
typedef union LCAC_CPL_SC_OVR_SEL__SI regLCAC_CPL_SC_OVR_SEL__SI;
typedef union LCAC_CPL_SC_OVR_VAL__SI regLCAC_CPL_SC_OVR_VAL__SI;
typedef union LCAC_CPL_SPI_CNTL__SI regLCAC_CPL_SPI_CNTL__SI;
typedef union LCAC_CPL_SPI_OVR_SEL__SI regLCAC_CPL_SPI_OVR_SEL__SI;
typedef union LCAC_CPL_SPI_OVR_VAL__SI regLCAC_CPL_SPI_OVR_VAL__SI;
typedef union LCAC_CPL_SQ_CNTL__SI regLCAC_CPL_SQ_CNTL__SI;
typedef union LCAC_CPL_SQ_OVR_SEL__SI regLCAC_CPL_SQ_OVR_SEL__SI;
typedef union LCAC_CPL_SQ_OVR_VAL__SI regLCAC_CPL_SQ_OVR_VAL__SI;
typedef union LCAC_CPL_SX_CNTL__SI regLCAC_CPL_SX_CNTL__SI;
typedef union LCAC_CPL_SX_OVR_SEL__SI regLCAC_CPL_SX_OVR_SEL__SI;
typedef union LCAC_CPL_SX_OVR_VAL__SI regLCAC_CPL_SX_OVR_VAL__SI;
typedef union LCAC_CPL_TA_CNTL__SI regLCAC_CPL_TA_CNTL__SI;
typedef union LCAC_CPL_TA_OVR_SEL__SI regLCAC_CPL_TA_OVR_SEL__SI;
typedef union LCAC_CPL_TA_OVR_VAL__SI regLCAC_CPL_TA_OVR_VAL__SI;
typedef union LCAC_CPL_TCC_CNTL__SI regLCAC_CPL_TCC_CNTL__SI;
typedef union LCAC_CPL_TCC_OVR_SEL__SI regLCAC_CPL_TCC_OVR_SEL__SI;
typedef union LCAC_CPL_TCC_OVR_VAL__SI regLCAC_CPL_TCC_OVR_VAL__SI;
typedef union LCAC_CPL_TCP_CNTL__SI regLCAC_CPL_TCP_CNTL__SI;
typedef union LCAC_CPL_TCP_OVR_SEL__SI regLCAC_CPL_TCP_OVR_SEL__SI;
typedef union LCAC_CPL_TCP_OVR_VAL__SI regLCAC_CPL_TCP_OVR_VAL__SI;
typedef union LCAC_CPL_VGT_CNTL__SI regLCAC_CPL_VGT_CNTL__SI;
typedef union LCAC_CPL_VGT_OVR_SEL__SI regLCAC_CPL_VGT_OVR_SEL__SI;
typedef union LCAC_CPL_VGT_OVR_VAL__SI regLCAC_CPL_VGT_OVR_VAL__SI;
typedef union LCAC_MC0_CNTL__SI__CI regLCAC_MC0_CNTL__SI__CI;
typedef union LCAC_MC0_OVR_SEL__SI__CI regLCAC_MC0_OVR_SEL__SI__CI;
typedef union LCAC_MC0_OVR_VAL__SI__CI regLCAC_MC0_OVR_VAL__SI__CI;
typedef union LCAC_MC1_CNTL__SI__CI regLCAC_MC1_CNTL__SI__CI;
typedef union LCAC_MC1_OVR_SEL__SI__CI regLCAC_MC1_OVR_SEL__SI__CI;
typedef union LCAC_MC1_OVR_VAL__SI__CI regLCAC_MC1_OVR_VAL__SI__CI;
typedef union LCAC_MC2_CNTL__SI__CI regLCAC_MC2_CNTL__SI__CI;
typedef union LCAC_MC2_OVR_SEL__SI__CI regLCAC_MC2_OVR_SEL__SI__CI;
typedef union LCAC_MC2_OVR_VAL__SI__CI regLCAC_MC2_OVR_VAL__SI__CI;
typedef union LCAC_MC3_CNTL__SI__CI regLCAC_MC3_CNTL__SI__CI;
typedef union LCAC_MC3_OVR_SEL__SI__CI regLCAC_MC3_OVR_SEL__SI__CI;
typedef union LCAC_MC3_OVR_VAL__SI__CI regLCAC_MC3_OVR_VAL__SI__CI;
typedef union LCAC_MC4_CNTL__SI regLCAC_MC4_CNTL__SI;
typedef union LCAC_MC4_OVR_SEL__SI regLCAC_MC4_OVR_SEL__SI;
typedef union LCAC_MC4_OVR_VAL__SI regLCAC_MC4_OVR_VAL__SI;
typedef union LCAC_MC5_CNTL__SI regLCAC_MC5_CNTL__SI;
typedef union LCAC_MC5_OVR_SEL__SI regLCAC_MC5_OVR_SEL__SI;
typedef union LCAC_MC5_OVR_VAL__SI regLCAC_MC5_OVR_VAL__SI;
typedef union LCAC_SX0_CB_CNTL__SI regLCAC_SX0_CB_CNTL__SI;
typedef union LCAC_SX0_CB_OVR_SEL__SI regLCAC_SX0_CB_OVR_SEL__SI;
typedef union LCAC_SX0_CB_OVR_VAL__SI regLCAC_SX0_CB_OVR_VAL__SI;
typedef union LCAC_SX0_CNTL__CI regLCAC_SX0_CNTL__CI;
typedef union LCAC_SX0_DB_CNTL__SI regLCAC_SX0_DB_CNTL__SI;
typedef union LCAC_SX0_DB_OVR_SEL__SI regLCAC_SX0_DB_OVR_SEL__SI;
typedef union LCAC_SX0_DB_OVR_VAL__SI regLCAC_SX0_DB_OVR_VAL__SI;
typedef union LCAC_SX0_LDS_CNTL__SI regLCAC_SX0_LDS_CNTL__SI;
typedef union LCAC_SX0_LDS_OVR_SEL__SI regLCAC_SX0_LDS_OVR_SEL__SI;
typedef union LCAC_SX0_LDS_OVR_VAL__SI regLCAC_SX0_LDS_OVR_VAL__SI;
typedef union LCAC_SX0_OVR_SEL__CI regLCAC_SX0_OVR_SEL__CI;
typedef union LCAC_SX0_OVR_VAL__CI regLCAC_SX0_OVR_VAL__CI;
typedef union LCAC_SX0_TA_CNTL__SI regLCAC_SX0_TA_CNTL__SI;
typedef union LCAC_SX0_TA_OVR_SEL__SI regLCAC_SX0_TA_OVR_SEL__SI;
typedef union LCAC_SX0_TA_OVR_VAL__SI regLCAC_SX0_TA_OVR_VAL__SI;
typedef union LCAC_SX0_TCC_CNTL__SI regLCAC_SX0_TCC_CNTL__SI;
typedef union LCAC_SX0_TCC_OVR_SEL__SI regLCAC_SX0_TCC_OVR_SEL__SI;
typedef union LCAC_SX0_TCC_OVR_VAL__SI regLCAC_SX0_TCC_OVR_VAL__SI;
typedef union LCAC_SX0_TCP_CNTL__SI regLCAC_SX0_TCP_CNTL__SI;
typedef union LCAC_SX0_TCP_OVR_SEL__SI regLCAC_SX0_TCP_OVR_SEL__SI;
typedef union LCAC_SX0_TCP_OVR_VAL__SI regLCAC_SX0_TCP_OVR_VAL__SI;
typedef union LCAC_SX1_CB_CNTL__SI regLCAC_SX1_CB_CNTL__SI;
typedef union LCAC_SX1_CB_OVR_SEL__SI regLCAC_SX1_CB_OVR_SEL__SI;
typedef union LCAC_SX1_CB_OVR_VAL__SI regLCAC_SX1_CB_OVR_VAL__SI;
typedef union LCAC_SX1_CNTL__CI regLCAC_SX1_CNTL__CI;
typedef union LCAC_SX1_DB_CNTL__SI regLCAC_SX1_DB_CNTL__SI;
typedef union LCAC_SX1_DB_OVR_SEL__SI regLCAC_SX1_DB_OVR_SEL__SI;
typedef union LCAC_SX1_DB_OVR_VAL__SI regLCAC_SX1_DB_OVR_VAL__SI;
typedef union LCAC_SX1_LDS_CNTL__SI regLCAC_SX1_LDS_CNTL__SI;
typedef union LCAC_SX1_LDS_OVR_SEL__SI regLCAC_SX1_LDS_OVR_SEL__SI;
typedef union LCAC_SX1_LDS_OVR_VAL__SI regLCAC_SX1_LDS_OVR_VAL__SI;
typedef union LCAC_SX1_OVR_SEL__CI regLCAC_SX1_OVR_SEL__CI;
typedef union LCAC_SX1_OVR_VAL__CI regLCAC_SX1_OVR_VAL__CI;
typedef union LCAC_SX1_TA_CNTL__SI regLCAC_SX1_TA_CNTL__SI;
typedef union LCAC_SX1_TA_OVR_SEL__SI regLCAC_SX1_TA_OVR_SEL__SI;
typedef union LCAC_SX1_TA_OVR_VAL__SI regLCAC_SX1_TA_OVR_VAL__SI;
typedef union LCAC_SX1_TCC_CNTL__SI regLCAC_SX1_TCC_CNTL__SI;
typedef union LCAC_SX1_TCC_OVR_SEL__SI regLCAC_SX1_TCC_OVR_SEL__SI;
typedef union LCAC_SX1_TCC_OVR_VAL__SI regLCAC_SX1_TCC_OVR_VAL__SI;
typedef union LCAC_SX1_TCP_CNTL__SI regLCAC_SX1_TCP_CNTL__SI;
typedef union LCAC_SX1_TCP_OVR_SEL__SI regLCAC_SX1_TCP_OVR_SEL__SI;
typedef union LCAC_SX1_TCP_OVR_VAL__SI regLCAC_SX1_TCP_OVR_VAL__SI;
typedef union LCAC_SX2_CB_CNTL__SI regLCAC_SX2_CB_CNTL__SI;
typedef union LCAC_SX2_CB_OVR_SEL__SI regLCAC_SX2_CB_OVR_SEL__SI;
typedef union LCAC_SX2_CB_OVR_VAL__SI regLCAC_SX2_CB_OVR_VAL__SI;
typedef union LCAC_SX2_CNTL__CI regLCAC_SX2_CNTL__CI;
typedef union LCAC_SX2_DB_CNTL__SI regLCAC_SX2_DB_CNTL__SI;
typedef union LCAC_SX2_DB_OVR_SEL__SI regLCAC_SX2_DB_OVR_SEL__SI;
typedef union LCAC_SX2_DB_OVR_VAL__SI regLCAC_SX2_DB_OVR_VAL__SI;
typedef union LCAC_SX2_LDS_CNTL__SI regLCAC_SX2_LDS_CNTL__SI;
typedef union LCAC_SX2_LDS_OVR_SEL__SI regLCAC_SX2_LDS_OVR_SEL__SI;
typedef union LCAC_SX2_LDS_OVR_VAL__SI regLCAC_SX2_LDS_OVR_VAL__SI;
typedef union LCAC_SX2_OVR_SEL__CI regLCAC_SX2_OVR_SEL__CI;
typedef union LCAC_SX2_OVR_VAL__CI regLCAC_SX2_OVR_VAL__CI;
typedef union LCAC_SX2_TA_CNTL__SI regLCAC_SX2_TA_CNTL__SI;
typedef union LCAC_SX2_TA_OVR_SEL__SI regLCAC_SX2_TA_OVR_SEL__SI;
typedef union LCAC_SX2_TA_OVR_VAL__SI regLCAC_SX2_TA_OVR_VAL__SI;
typedef union LCAC_SX2_TCC_CNTL__SI regLCAC_SX2_TCC_CNTL__SI;
typedef union LCAC_SX2_TCC_OVR_SEL__SI regLCAC_SX2_TCC_OVR_SEL__SI;
typedef union LCAC_SX2_TCC_OVR_VAL__SI regLCAC_SX2_TCC_OVR_VAL__SI;
typedef union LCAC_SX2_TCP_CNTL__SI regLCAC_SX2_TCP_CNTL__SI;
typedef union LCAC_SX2_TCP_OVR_SEL__SI regLCAC_SX2_TCP_OVR_SEL__SI;
typedef union LCAC_SX2_TCP_OVR_VAL__SI regLCAC_SX2_TCP_OVR_VAL__SI;
typedef union LCAC_SX3_CB_CNTL__SI regLCAC_SX3_CB_CNTL__SI;
typedef union LCAC_SX3_CB_OVR_SEL__SI regLCAC_SX3_CB_OVR_SEL__SI;
typedef union LCAC_SX3_CB_OVR_VAL__SI regLCAC_SX3_CB_OVR_VAL__SI;
typedef union LCAC_SX3_CNTL__CI regLCAC_SX3_CNTL__CI;
typedef union LCAC_SX3_DB_CNTL__SI regLCAC_SX3_DB_CNTL__SI;
typedef union LCAC_SX3_DB_OVR_SEL__SI regLCAC_SX3_DB_OVR_SEL__SI;
typedef union LCAC_SX3_DB_OVR_VAL__SI regLCAC_SX3_DB_OVR_VAL__SI;
typedef union LCAC_SX3_LDS_CNTL__SI regLCAC_SX3_LDS_CNTL__SI;
typedef union LCAC_SX3_LDS_OVR_SEL__SI regLCAC_SX3_LDS_OVR_SEL__SI;
typedef union LCAC_SX3_LDS_OVR_VAL__SI regLCAC_SX3_LDS_OVR_VAL__SI;
typedef union LCAC_SX3_OVR_SEL__CI regLCAC_SX3_OVR_SEL__CI;
typedef union LCAC_SX3_OVR_VAL__CI regLCAC_SX3_OVR_VAL__CI;
typedef union LCAC_SX3_TA_CNTL__SI regLCAC_SX3_TA_CNTL__SI;
typedef union LCAC_SX3_TA_OVR_SEL__SI regLCAC_SX3_TA_OVR_SEL__SI;
typedef union LCAC_SX3_TA_OVR_VAL__SI regLCAC_SX3_TA_OVR_VAL__SI;
typedef union LCAC_SX3_TCC_CNTL__SI regLCAC_SX3_TCC_CNTL__SI;
typedef union LCAC_SX3_TCC_OVR_SEL__SI regLCAC_SX3_TCC_OVR_SEL__SI;
typedef union LCAC_SX3_TCC_OVR_VAL__SI regLCAC_SX3_TCC_OVR_VAL__SI;
typedef union LCAC_SX3_TCP_CNTL__SI regLCAC_SX3_TCP_CNTL__SI;
typedef union LCAC_SX3_TCP_OVR_SEL__SI regLCAC_SX3_TCP_OVR_SEL__SI;
typedef union LCAC_SX3_TCP_OVR_VAL__SI regLCAC_SX3_TCP_OVR_VAL__SI;
typedef union LCLK_ACTIVITY_CNT_CNTL__CI__VI regLCLK_ACTIVITY_CNT_CNTL__CI__VI;
typedef union LCLK_ACTIVITY_CNT_STATUS__CI__VI regLCLK_ACTIVITY_CNT_STATUS__CI__VI;
typedef union LCLK_AM_CNTL__CI__VI regLCLK_AM_CNTL__CI__VI;
typedef union LCLK_DEEP_SLEEP_CNTL2__CI__VI regLCLK_DEEP_SLEEP_CNTL2__CI__VI;
typedef union LCLK_DEEP_SLEEP_CNTL__CI__VI regLCLK_DEEP_SLEEP_CNTL__CI__VI;
typedef union LCLK_PERIOD_CNT_STATUS__CI__VI regLCLK_PERIOD_CNT_STATUS__CI__VI;
typedef union LINK_CAP regLINK_CAP;
typedef union LINK_CAP2__CI__VI regLINK_CAP2__CI__VI;
typedef union LINK_CAP2__SI regLINK_CAP2__SI;
typedef union LINK_CNTL regLINK_CNTL;
typedef union LINK_CNTL2 regLINK_CNTL2;
typedef union LINK_STATUS regLINK_STATUS;
typedef union LINK_STATUS2 regLINK_STATUS2;
typedef union LNCNT_CONTROL__CI regLNCNT_CONTROL__CI;
typedef union LNCNT_CONTROL__VI regLNCNT_CONTROL__VI;
typedef union LPML_SCALAR_1__CI regLPML_SCALAR_1__CI;
typedef union LPML_SCALAR_1__VI regLPML_SCALAR_1__VI;
typedef union LPML_SCALAR_2__CI regLPML_SCALAR_2__CI;
typedef union LPML_SCALAR_2__VI regLPML_SCALAR_2__VI;
typedef union LPMV_SCALAR_1__CI regLPMV_SCALAR_1__CI;
typedef union LPMV_SCALAR_1__VI regLPMV_SCALAR_1__VI;
typedef union LPMV_SCALAR_2__CI regLPMV_SCALAR_2__CI;
typedef union LPMV_SCALAR_2__VI regLPMV_SCALAR_2__VI;
typedef union LUMA_BOT_ADDR__SI regLUMA_BOT_ADDR__SI;
typedef union LUMA_TOP_ADDR__SI regLUMA_TOP_ADDR__SI;
typedef union LVDSA_PREEMPHASIS_CONTROL__SI regLVDSA_PREEMPHASIS_CONTROL__SI;
typedef union LVDSA_TRANSMITTER_ADJUST__SI regLVDSA_TRANSMITTER_ADJUST__SI;
typedef union LVDSB_PREEMPHASIS_CONTROL__SI regLVDSB_PREEMPHASIS_CONTROL__SI;
typedef union LVDSB_TRANSMITTER_ADJUST__SI regLVDSB_TRANSMITTER_ADJUST__SI;
typedef union LVDS_DATA_CNTL__SI regLVDS_DATA_CNTL__SI;
typedef union LVTMA_PWRSEQ_CNTL__SI regLVTMA_PWRSEQ_CNTL__SI;
typedef union LVTMA_PWRSEQ_DELAY1__SI regLVTMA_PWRSEQ_DELAY1__SI;
typedef union LVTMA_PWRSEQ_DELAY2__SI regLVTMA_PWRSEQ_DELAY2__SI;
typedef union LVTMA_PWRSEQ_REF_DIV__SI regLVTMA_PWRSEQ_REF_DIV__SI;
typedef union LVTMA_PWRSEQ_STATE__SI regLVTMA_PWRSEQ_STATE__SI;
typedef union LX0 regLX0;
typedef union LX1 regLX1;
typedef union LX2 regLX2;
typedef union LX3 regLX3;
typedef union MAJOR_VERSION__SI regMAJOR_VERSION__SI;
typedef union MASTER_COMM_CMD_REG__SI regMASTER_COMM_CMD_REG__SI;
typedef union MASTER_COMM_CNTL_REG__SI regMASTER_COMM_CNTL_REG__SI;
typedef union MASTER_COMM_DATA_REG1__SI regMASTER_COMM_DATA_REG1__SI;
typedef union MASTER_COMM_DATA_REG2__SI regMASTER_COMM_DATA_REG2__SI;
typedef union MASTER_COMM_DATA_REG3__SI regMASTER_COMM_DATA_REG3__SI;
typedef union MASTER_CREDIT_CNTL regMASTER_CREDIT_CNTL;
typedef union MASTER_UPDATE_LOCK__SI regMASTER_UPDATE_LOCK__SI;
typedef union MASTER_UPDATE_MODE__SI regMASTER_UPDATE_MODE__SI;
typedef union MAX_LATENCY regMAX_LATENCY;
typedef union MB_DONE__SI regMB_DONE__SI;
typedef union MCIF_CONTROL__SI regMCIF_CONTROL__SI;
typedef union MCIF_TEST_DEBUG_DATA__SI regMCIF_TEST_DEBUG_DATA__SI;
typedef union MCIF_TEST_DEBUG_INDEX__SI regMCIF_TEST_DEBUG_INDEX__SI;
typedef union MCIF_WRITE_COMBINE_CONTROL__SI regMCIF_WRITE_COMBINE_CONTROL__SI;
typedef union MCLK_AM_CNTL__CI__VI regMCLK_AM_CNTL__CI__VI;
typedef union MCLK_AM_PERIOD_CNT__CI__VI regMCLK_AM_PERIOD_CNT__CI__VI;
typedef union MCLK_AM_READ_CNT__CI__VI regMCLK_AM_READ_CNT__CI__VI;
typedef union MCLK_AM_WRITE_CNT__CI__VI regMCLK_AM_WRITE_CNT__CI__VI;
typedef union MCLK_CHG_CNT__SI regMCLK_CHG_CNT__SI;
typedef union MCLK_PWRMGT_CNTL__SI__CI regMCLK_PWRMGT_CNTL__SI__CI;
typedef union MC_ARB_ADDR_HASH regMC_ARB_ADDR_HASH;
typedef union MC_ARB_ADDR_SWIZ0__CI__VI regMC_ARB_ADDR_SWIZ0__CI__VI;
typedef union MC_ARB_ADDR_SWIZ1__CI__VI regMC_ARB_ADDR_SWIZ1__CI__VI;
typedef union MC_ARB_AGE_CNTL__CI__VI regMC_ARB_AGE_CNTL__CI__VI;
typedef union MC_ARB_AGE_RD regMC_ARB_AGE_RD;
typedef union MC_ARB_AGE_WR regMC_ARB_AGE_WR;
typedef union MC_ARB_BANKMAP regMC_ARB_BANKMAP;
typedef union MC_ARB_BURST_TIME regMC_ARB_BURST_TIME;
typedef union MC_ARB_BUSY_STATUS__CI regMC_ARB_BUSY_STATUS__CI;
typedef union MC_ARB_BUSY_STATUS__VI regMC_ARB_BUSY_STATUS__VI;
typedef union MC_ARB_CAC_CNTL regMC_ARB_CAC_CNTL;
typedef union MC_ARB_CG__CI__VI regMC_ARB_CG__CI__VI;
typedef union MC_ARB_CG__SI regMC_ARB_CG__SI;
typedef union MC_ARB_DRAM_TIMING regMC_ARB_DRAM_TIMING;
typedef union MC_ARB_DRAM_TIMING2 regMC_ARB_DRAM_TIMING2;
typedef union MC_ARB_DRAM_TIMING2_1 regMC_ARB_DRAM_TIMING2_1;
typedef union MC_ARB_DRAM_TIMING2_2__SI regMC_ARB_DRAM_TIMING2_2__SI;
typedef union MC_ARB_DRAM_TIMING2_3__SI regMC_ARB_DRAM_TIMING2_3__SI;
typedef union MC_ARB_DRAM_TIMING_1 regMC_ARB_DRAM_TIMING_1;
typedef union MC_ARB_DRAM_TIMING_2__SI regMC_ARB_DRAM_TIMING_2__SI;
typedef union MC_ARB_DRAM_TIMING_3__SI regMC_ARB_DRAM_TIMING_3__SI;
typedef union MC_ARB_FED_CNTL regMC_ARB_FED_CNTL;
typedef union MC_ARB_GDEC_RD_CNTL regMC_ARB_GDEC_RD_CNTL;
typedef union MC_ARB_GDEC_WR_CNTL regMC_ARB_GDEC_WR_CNTL;
typedef union MC_ARB_GECC2 regMC_ARB_GECC2;
typedef union MC_ARB_GECC2_CLI regMC_ARB_GECC2_CLI;
typedef union MC_ARB_GECC2_DEBUG regMC_ARB_GECC2_DEBUG;
typedef union MC_ARB_GECC2_DEBUG2 regMC_ARB_GECC2_DEBUG2;
typedef union MC_ARB_GECC2_MISC__SI__CI regMC_ARB_GECC2_MISC__SI__CI;
typedef union MC_ARB_GECC2_MISC__VI regMC_ARB_GECC2_MISC__VI;
typedef union MC_ARB_GECC2_STATUS regMC_ARB_GECC2_STATUS;
typedef union MC_ARB_HARSH_BWCNT0_RD__CI__VI regMC_ARB_HARSH_BWCNT0_RD__CI__VI;
typedef union MC_ARB_HARSH_BWCNT0_WR__CI__VI regMC_ARB_HARSH_BWCNT0_WR__CI__VI;
typedef union MC_ARB_HARSH_BWCNT1_RD__CI__VI regMC_ARB_HARSH_BWCNT1_RD__CI__VI;
typedef union MC_ARB_HARSH_BWCNT1_WR__CI__VI regMC_ARB_HARSH_BWCNT1_WR__CI__VI;
typedef union MC_ARB_HARSH_BWPERIOD0_RD__CI__VI regMC_ARB_HARSH_BWPERIOD0_RD__CI__VI;
typedef union MC_ARB_HARSH_BWPERIOD0_WR__CI__VI regMC_ARB_HARSH_BWPERIOD0_WR__CI__VI;
typedef union MC_ARB_HARSH_BWPERIOD1_RD__CI__VI regMC_ARB_HARSH_BWPERIOD1_RD__CI__VI;
typedef union MC_ARB_HARSH_BWPERIOD1_WR__CI__VI regMC_ARB_HARSH_BWPERIOD1_WR__CI__VI;
typedef union MC_ARB_HARSH_CTL_RD__CI__VI regMC_ARB_HARSH_CTL_RD__CI__VI;
typedef union MC_ARB_HARSH_CTL_WR__CI__VI regMC_ARB_HARSH_CTL_WR__CI__VI;
typedef union MC_ARB_HARSH_EN_RD__CI__VI regMC_ARB_HARSH_EN_RD__CI__VI;
typedef union MC_ARB_HARSH_EN_WR__CI__VI regMC_ARB_HARSH_EN_WR__CI__VI;
typedef union MC_ARB_HARSH_SAT0_RD__CI__VI regMC_ARB_HARSH_SAT0_RD__CI__VI;
typedef union MC_ARB_HARSH_SAT0_WR__CI__VI regMC_ARB_HARSH_SAT0_WR__CI__VI;
typedef union MC_ARB_HARSH_SAT1_RD__CI__VI regMC_ARB_HARSH_SAT1_RD__CI__VI;
typedef union MC_ARB_HARSH_SAT1_WR__CI__VI regMC_ARB_HARSH_SAT1_WR__CI__VI;
typedef union MC_ARB_HARSH_TX_HI0_RD__CI__VI regMC_ARB_HARSH_TX_HI0_RD__CI__VI;
typedef union MC_ARB_HARSH_TX_HI0_WR__CI__VI regMC_ARB_HARSH_TX_HI0_WR__CI__VI;
typedef union MC_ARB_HARSH_TX_HI1_RD__CI__VI regMC_ARB_HARSH_TX_HI1_RD__CI__VI;
typedef union MC_ARB_HARSH_TX_HI1_WR__CI__VI regMC_ARB_HARSH_TX_HI1_WR__CI__VI;
typedef union MC_ARB_HARSH_TX_LO0_RD__CI__VI regMC_ARB_HARSH_TX_LO0_RD__CI__VI;
typedef union MC_ARB_HARSH_TX_LO0_WR__CI__VI regMC_ARB_HARSH_TX_LO0_WR__CI__VI;
typedef union MC_ARB_HARSH_TX_LO1_RD__CI__VI regMC_ARB_HARSH_TX_LO1_RD__CI__VI;
typedef union MC_ARB_HARSH_TX_LO1_WR__CI__VI regMC_ARB_HARSH_TX_LO1_WR__CI__VI;
typedef union MC_ARB_LAZY0_RD regMC_ARB_LAZY0_RD;
typedef union MC_ARB_LAZY0_WR regMC_ARB_LAZY0_WR;
typedef union MC_ARB_LAZY1_RD regMC_ARB_LAZY1_RD;
typedef union MC_ARB_LAZY1_WR regMC_ARB_LAZY1_WR;
typedef union MC_ARB_LM_RD regMC_ARB_LM_RD;
typedef union MC_ARB_LM_WR regMC_ARB_LM_WR;
typedef union MC_ARB_MAX_LAT_CID__CI__VI regMC_ARB_MAX_LAT_CID__CI__VI;
typedef union MC_ARB_MAX_LAT_RSLT0__CI__VI regMC_ARB_MAX_LAT_RSLT0__CI__VI;
typedef union MC_ARB_MAX_LAT_RSLT1__CI__VI regMC_ARB_MAX_LAT_RSLT1__CI__VI;
typedef union MC_ARB_MINCLKS regMC_ARB_MINCLKS;
typedef union MC_ARB_MISC regMC_ARB_MISC;
typedef union MC_ARB_MISC2 regMC_ARB_MISC2;
typedef union MC_ARB_MISC3__CI regMC_ARB_MISC3__CI;
typedef union MC_ARB_MISC3__VI regMC_ARB_MISC3__VI;
typedef union MC_ARB_PERFCOUNTER0_CFG__CI__VI regMC_ARB_PERFCOUNTER0_CFG__CI__VI;
typedef union MC_ARB_PERFCOUNTER1_CFG__CI__VI regMC_ARB_PERFCOUNTER1_CFG__CI__VI;
typedef union MC_ARB_PERFCOUNTER2_CFG__CI__VI regMC_ARB_PERFCOUNTER2_CFG__CI__VI;
typedef union MC_ARB_PERFCOUNTER3_CFG__CI__VI regMC_ARB_PERFCOUNTER3_CFG__CI__VI;
typedef union MC_ARB_PERFCOUNTER_HI__CI__VI regMC_ARB_PERFCOUNTER_HI__CI__VI;
typedef union MC_ARB_PERFCOUNTER_LO__CI__VI regMC_ARB_PERFCOUNTER_LO__CI__VI;
typedef union MC_ARB_PERFCOUNTER_RSLT_CNTL__CI__VI regMC_ARB_PERFCOUNTER_RSLT_CNTL__CI__VI;
typedef union MC_ARB_PERF_MON_CNTL0_ECC__CI regMC_ARB_PERF_MON_CNTL0_ECC__CI;
typedef union MC_ARB_PERF_MON_CNTL0__SI regMC_ARB_PERF_MON_CNTL0__SI;
typedef union MC_ARB_PERF_MON_CNTL1__SI regMC_ARB_PERF_MON_CNTL1__SI;
typedef union MC_ARB_PERF_MON_CNTL2__SI regMC_ARB_PERF_MON_CNTL2__SI;
typedef union MC_ARB_PERF_MON_RSLT0__SI regMC_ARB_PERF_MON_RSLT0__SI;
typedef union MC_ARB_PERF_MON_RSLT1__SI regMC_ARB_PERF_MON_RSLT1__SI;
typedef union MC_ARB_PERF_MON_RSLT2__SI regMC_ARB_PERF_MON_RSLT2__SI;
typedef union MC_ARB_PERF_MON_RSLT3__SI regMC_ARB_PERF_MON_RSLT3__SI;
typedef union MC_ARB_PM_CNTL__CI regMC_ARB_PM_CNTL__CI;
typedef union MC_ARB_PM_CNTL__VI regMC_ARB_PM_CNTL__VI;
typedef union MC_ARB_PM_CNTL__SI regMC_ARB_PM_CNTL__SI;
typedef union MC_ARB_POP regMC_ARB_POP;
typedef union MC_ARB_RAMCFG__CI__VI regMC_ARB_RAMCFG__CI__VI;
typedef union MC_ARB_RAMCFG__SI regMC_ARB_RAMCFG__SI;
typedef union MC_ARB_REFRESH_SCALE_CNTL__SI regMC_ARB_REFRESH_SCALE_CNTL__SI;
typedef union MC_ARB_REMREQ regMC_ARB_REMREQ;
typedef union MC_ARB_REPLAY regMC_ARB_REPLAY;
typedef union MC_ARB_RET_CREDITS2__CI__VI regMC_ARB_RET_CREDITS2__CI__VI;
typedef union MC_ARB_RET_CREDITS_RD regMC_ARB_RET_CREDITS_RD;
typedef union MC_ARB_RET_CREDITS_WR regMC_ARB_RET_CREDITS_WR;
typedef union MC_ARB_RFSH_CNTL regMC_ARB_RFSH_CNTL;
typedef union MC_ARB_RFSH_RATE regMC_ARB_RFSH_RATE;
typedef union MC_ARB_RSV0__SI regMC_ARB_RSV0__SI;
typedef union MC_ARB_RTT_CNTL0 regMC_ARB_RTT_CNTL0;
typedef union MC_ARB_RTT_CNTL1 regMC_ARB_RTT_CNTL1;
typedef union MC_ARB_RTT_CNTL2 regMC_ARB_RTT_CNTL2;
typedef union MC_ARB_RTT_DATA regMC_ARB_RTT_DATA;
typedef union MC_ARB_RTT_DEBUG regMC_ARB_RTT_DEBUG;
typedef union MC_ARB_SCRAMBLE_KEY0 regMC_ARB_SCRAMBLE_KEY0;
typedef union MC_ARB_SCRAMBLE_KEY1 regMC_ARB_SCRAMBLE_KEY1;
typedef union MC_ARB_SPARE0__SI regMC_ARB_SPARE0__SI;
typedef union MC_ARB_SPARE1__SI regMC_ARB_SPARE1__SI;
typedef union MC_ARB_SQM_CNTL__CI__VI regMC_ARB_SQM_CNTL__CI__VI;
typedef union MC_ARB_SQM_CNTL__SI regMC_ARB_SQM_CNTL__SI;
typedef union MC_ARB_SSM__CI regMC_ARB_SSM__CI;
typedef union MC_ARB_TM_CNTL_RD regMC_ARB_TM_CNTL_RD;
typedef union MC_ARB_TM_CNTL_WR regMC_ARB_TM_CNTL_WR;
typedef union MC_ARB_WCDR__SI__CI regMC_ARB_WCDR__SI__CI;
typedef union MC_ARB_WCDR_2__SI__CI regMC_ARB_WCDR_2__SI__CI;
typedef union MC_ARB_WTM_CNTL_RD regMC_ARB_WTM_CNTL_RD;
typedef union MC_ARB_WTM_CNTL_WR regMC_ARB_WTM_CNTL_WR;
typedef union MC_ARB_WTM_GRPWT_RD regMC_ARB_WTM_GRPWT_RD;
typedef union MC_ARB_WTM_GRPWT_WR regMC_ARB_WTM_GRPWT_WR;
typedef union MC_BIST_AUTO_CNTL__SI__CI regMC_BIST_AUTO_CNTL__SI__CI;
typedef union MC_BIST_CMD_CNTL__SI__CI regMC_BIST_CMD_CNTL__SI__CI;
typedef union MC_BIST_CMP_CNTL__SI__CI regMC_BIST_CMP_CNTL__SI__CI;
typedef union MC_BIST_CMP_CNTL_2__SI__CI regMC_BIST_CMP_CNTL_2__SI__CI;
typedef union MC_BIST_CNTL__SI__CI regMC_BIST_CNTL__SI__CI;
typedef union MC_BIST_DATA_MASK__SI__CI regMC_BIST_DATA_MASK__SI__CI;
typedef union MC_BIST_DATA_WORD0__SI__CI regMC_BIST_DATA_WORD0__SI__CI;
typedef union MC_BIST_DATA_WORD1__SI__CI regMC_BIST_DATA_WORD1__SI__CI;
typedef union MC_BIST_DATA_WORD2__SI__CI regMC_BIST_DATA_WORD2__SI__CI;
typedef union MC_BIST_DATA_WORD3__SI__CI regMC_BIST_DATA_WORD3__SI__CI;
typedef union MC_BIST_DATA_WORD4__SI__CI regMC_BIST_DATA_WORD4__SI__CI;
typedef union MC_BIST_DATA_WORD5__SI__CI regMC_BIST_DATA_WORD5__SI__CI;
typedef union MC_BIST_DATA_WORD6__SI__CI regMC_BIST_DATA_WORD6__SI__CI;
typedef union MC_BIST_DATA_WORD7__SI__CI regMC_BIST_DATA_WORD7__SI__CI;
typedef union MC_BIST_DIR_CNTL__SI__CI regMC_BIST_DIR_CNTL__SI__CI;
typedef union MC_BIST_EADDR__SI__CI regMC_BIST_EADDR__SI__CI;
typedef union MC_BIST_MISMATCH_ADDR__SI__CI regMC_BIST_MISMATCH_ADDR__SI__CI;
typedef union MC_BIST_RDATA_EDC__SI__CI regMC_BIST_RDATA_EDC__SI__CI;
typedef union MC_BIST_RDATA_MASK__SI__CI regMC_BIST_RDATA_MASK__SI__CI;
typedef union MC_BIST_RDATA_WORD0__SI__CI regMC_BIST_RDATA_WORD0__SI__CI;
typedef union MC_BIST_RDATA_WORD1__SI__CI regMC_BIST_RDATA_WORD1__SI__CI;
typedef union MC_BIST_RDATA_WORD2__SI__CI regMC_BIST_RDATA_WORD2__SI__CI;
typedef union MC_BIST_RDATA_WORD3__SI__CI regMC_BIST_RDATA_WORD3__SI__CI;
typedef union MC_BIST_RDATA_WORD4__SI__CI regMC_BIST_RDATA_WORD4__SI__CI;
typedef union MC_BIST_RDATA_WORD5__SI__CI regMC_BIST_RDATA_WORD5__SI__CI;
typedef union MC_BIST_RDATA_WORD6__SI__CI regMC_BIST_RDATA_WORD6__SI__CI;
typedef union MC_BIST_RDATA_WORD7__SI__CI regMC_BIST_RDATA_WORD7__SI__CI;
typedef union MC_BIST_SADDR__SI__CI regMC_BIST_SADDR__SI__CI;
typedef union MC_CG_CONFIG regMC_CG_CONFIG;
typedef union MC_CG_CONFIG_MCD regMC_CG_CONFIG_MCD;
typedef union MC_CG_DATAPORT regMC_CG_DATAPORT;
typedef union MC_CITF_CNTL__CI regMC_CITF_CNTL__CI;
typedef union MC_CITF_CNTL__VI regMC_CITF_CNTL__VI;
typedef union MC_CITF_CNTL__SI regMC_CITF_CNTL__SI;
typedef union MC_CITF_CREDITS_ARB_RD regMC_CITF_CREDITS_ARB_RD;
typedef union MC_CITF_CREDITS_ARB_WR__SI__CI regMC_CITF_CREDITS_ARB_WR__SI__CI;
typedef union MC_CITF_CREDITS_ARB_WR__VI regMC_CITF_CREDITS_ARB_WR__VI;
typedef union MC_CITF_CREDITS_VM regMC_CITF_CREDITS_VM;
typedef union MC_CITF_CREDITS_XBAR regMC_CITF_CREDITS_XBAR;
typedef union MC_CITF_DAGB_CNTL regMC_CITF_DAGB_CNTL;
typedef union MC_CITF_DAGB_DLY regMC_CITF_DAGB_DLY;
typedef union MC_CITF_INT_CREDITS regMC_CITF_INT_CREDITS;
typedef union MC_CITF_INT_CREDITS_WR__CI__VI regMC_CITF_INT_CREDITS_WR__CI__VI;
typedef union MC_CITF_MISC_RD_CG regMC_CITF_MISC_RD_CG;
typedef union MC_CITF_MISC_VM_CG regMC_CITF_MISC_VM_CG;
typedef union MC_CITF_MISC_WR_CG regMC_CITF_MISC_WR_CG;
typedef union MC_CITF_PERFCOUNTER0_CFG__CI__VI regMC_CITF_PERFCOUNTER0_CFG__CI__VI;
typedef union MC_CITF_PERFCOUNTER1_CFG__CI__VI regMC_CITF_PERFCOUNTER1_CFG__CI__VI;
typedef union MC_CITF_PERFCOUNTER2_CFG__CI__VI regMC_CITF_PERFCOUNTER2_CFG__CI__VI;
typedef union MC_CITF_PERFCOUNTER3_CFG__CI__VI regMC_CITF_PERFCOUNTER3_CFG__CI__VI;
typedef union MC_CITF_PERFCOUNTER_HI__CI__VI regMC_CITF_PERFCOUNTER_HI__CI__VI;
typedef union MC_CITF_PERFCOUNTER_LO__CI__VI regMC_CITF_PERFCOUNTER_LO__CI__VI;
typedef union MC_CITF_PERFCOUNTER_RSLT_CNTL__CI__VI regMC_CITF_PERFCOUNTER_RSLT_CNTL__CI__VI;
typedef union MC_CITF_PERF_MON_CNTL0__SI regMC_CITF_PERF_MON_CNTL0__SI;
typedef union MC_CITF_PERF_MON_CNTL1__SI regMC_CITF_PERF_MON_CNTL1__SI;
typedef union MC_CITF_PERF_MON_CNTL2 regMC_CITF_PERF_MON_CNTL2;
typedef union MC_CITF_PERF_MON_RSLT0__SI regMC_CITF_PERF_MON_RSLT0__SI;
typedef union MC_CITF_PERF_MON_RSLT1__SI regMC_CITF_PERF_MON_RSLT1__SI;
typedef union MC_CITF_PERF_MON_RSLT2__SI__CI regMC_CITF_PERF_MON_RSLT2__SI__CI;
typedef union MC_CITF_PERF_MON_RSLT2__VI regMC_CITF_PERF_MON_RSLT2__VI;
typedef union MC_CITF_REMREQ regMC_CITF_REMREQ;
typedef union MC_CITF_RET_MODE regMC_CITF_RET_MODE;
typedef union MC_CITF_WTM_RD_CNTL__CI__VI regMC_CITF_WTM_RD_CNTL__CI__VI;
typedef union MC_CITF_WTM_RD_CNTL__SI regMC_CITF_WTM_RD_CNTL__SI;
typedef union MC_CITF_WTM_WR_CNTL__CI__VI regMC_CITF_WTM_WR_CNTL__CI__VI;
typedef union MC_CITF_WTM_WR_CNTL__SI regMC_CITF_WTM_WR_CNTL__SI;
typedef union MC_CITF_XTRA_ENABLE regMC_CITF_XTRA_ENABLE;
typedef union MC_CONFIG__SI__CI regMC_CONFIG__SI__CI;
typedef union MC_CONFIG__VI regMC_CONFIG__VI;
typedef union MC_CONFIG_MCD regMC_CONFIG_MCD;
typedef union MC_DC_INTERFACE_NACK_STATUS__SI regMC_DC_INTERFACE_NACK_STATUS__SI;
typedef union MC_DLB_CONFIG0__CI regMC_DLB_CONFIG0__CI;
typedef union MC_DLB_CONFIG1__CI regMC_DLB_CONFIG1__CI;
typedef union MC_DLB_MISCCTRL0__CI regMC_DLB_MISCCTRL0__CI;
typedef union MC_DLB_MISCCTRL1__CI regMC_DLB_MISCCTRL1__CI;
typedef union MC_DLB_MISCCTRL2__CI regMC_DLB_MISCCTRL2__CI;
typedef union MC_DLB_SETUPFIFO__CI regMC_DLB_SETUPFIFO__CI;
typedef union MC_DLB_SETUPSWEEP__CI regMC_DLB_SETUPSWEEP__CI;
typedef union MC_DLB_SETUP__CI regMC_DLB_SETUP__CI;
typedef union MC_DLB_STATUS_MISC0__CI regMC_DLB_STATUS_MISC0__CI;
typedef union MC_DLB_STATUS_MISC1__CI regMC_DLB_STATUS_MISC1__CI;
typedef union MC_DLB_STATUS_MISC2__CI regMC_DLB_STATUS_MISC2__CI;
typedef union MC_DLB_STATUS_MISC3__CI regMC_DLB_STATUS_MISC3__CI;
typedef union MC_DLB_STATUS_MISC4__CI regMC_DLB_STATUS_MISC4__CI;
typedef union MC_DLB_STATUS_MISC5__CI regMC_DLB_STATUS_MISC5__CI;
typedef union MC_DLB_STATUS_MISC6__CI regMC_DLB_STATUS_MISC6__CI;
typedef union MC_DLB_STATUS_MISC7__CI regMC_DLB_STATUS_MISC7__CI;
typedef union MC_DLB_STATUS__CI regMC_DLB_STATUS__CI;
typedef union MC_DLB_WRITE_MASK__CI regMC_DLB_WRITE_MASK__CI;
typedef union MC_HUB_MISC_DBG__SI__CI regMC_HUB_MISC_DBG__SI__CI;
typedef union MC_HUB_MISC_FRAMING regMC_HUB_MISC_FRAMING;
typedef union MC_HUB_MISC_HUB_CG regMC_HUB_MISC_HUB_CG;
typedef union MC_HUB_MISC_IDLE_STATUS__CI regMC_HUB_MISC_IDLE_STATUS__CI;
typedef union MC_HUB_MISC_IDLE_STATUS__VI regMC_HUB_MISC_IDLE_STATUS__VI;
typedef union MC_HUB_MISC_IDLE_STATUS__SI regMC_HUB_MISC_IDLE_STATUS__SI;
typedef union MC_HUB_MISC_OVERRIDE regMC_HUB_MISC_OVERRIDE;
typedef union MC_HUB_MISC_POWER regMC_HUB_MISC_POWER;
typedef union MC_HUB_MISC_SIP_CG regMC_HUB_MISC_SIP_CG;
typedef union MC_HUB_MISC_STATUS__SI__CI regMC_HUB_MISC_STATUS__SI__CI;
typedef union MC_HUB_MISC_STATUS__VI regMC_HUB_MISC_STATUS__VI;
typedef union MC_HUB_MISC_VM_CG regMC_HUB_MISC_VM_CG;
typedef union MC_HUB_PERFCOUNTER0_CFG__CI__VI regMC_HUB_PERFCOUNTER0_CFG__CI__VI;
typedef union MC_HUB_PERFCOUNTER1_CFG__CI__VI regMC_HUB_PERFCOUNTER1_CFG__CI__VI;
typedef union MC_HUB_PERFCOUNTER2_CFG__CI__VI regMC_HUB_PERFCOUNTER2_CFG__CI__VI;
typedef union MC_HUB_PERFCOUNTER3_CFG__CI__VI regMC_HUB_PERFCOUNTER3_CFG__CI__VI;
typedef union MC_HUB_PERFCOUNTER_HI__CI__VI regMC_HUB_PERFCOUNTER_HI__CI__VI;
typedef union MC_HUB_PERFCOUNTER_LO__CI__VI regMC_HUB_PERFCOUNTER_LO__CI__VI;
typedef union MC_HUB_PERFCOUNTER_RSLT_CNTL__CI__VI regMC_HUB_PERFCOUNTER_RSLT_CNTL__CI__VI;
typedef union MC_HUB_RDREQ_ACPG_LIMIT__CI__VI regMC_HUB_RDREQ_ACPG_LIMIT__CI__VI;
typedef union MC_HUB_RDREQ_ACPG__CI__VI regMC_HUB_RDREQ_ACPG__CI__VI;
typedef union MC_HUB_RDREQ_ACPO__CI__VI regMC_HUB_RDREQ_ACPO__CI__VI;
typedef union MC_HUB_RDREQ_CNTL__SI__CI regMC_HUB_RDREQ_CNTL__SI__CI;
typedef union MC_HUB_RDREQ_CNTL__VI regMC_HUB_RDREQ_CNTL__VI;
typedef union MC_HUB_RDREQ_CPC__CI regMC_HUB_RDREQ_CPC__CI;
typedef union MC_HUB_RDREQ_CPF__CI regMC_HUB_RDREQ_CPF__CI;
typedef union MC_HUB_RDREQ_CPG__CI regMC_HUB_RDREQ_CPG__CI;
typedef union MC_HUB_RDREQ_CP__SI regMC_HUB_RDREQ_CP__SI;
typedef union MC_HUB_RDREQ_CREDITS regMC_HUB_RDREQ_CREDITS;
typedef union MC_HUB_RDREQ_CREDITS2__SI__CI regMC_HUB_RDREQ_CREDITS2__SI__CI;
typedef union MC_HUB_RDREQ_CREDITS2__VI regMC_HUB_RDREQ_CREDITS2__VI;
typedef union MC_HUB_RDREQ_DMIF regMC_HUB_RDREQ_DMIF;
typedef union MC_HUB_RDREQ_DMIF_LIMIT regMC_HUB_RDREQ_DMIF_LIMIT;
typedef union MC_HUB_RDREQ_DRMDMA0__SI regMC_HUB_RDREQ_DRMDMA0__SI;
typedef union MC_HUB_RDREQ_DRMDMA1__SI regMC_HUB_RDREQ_DRMDMA1__SI;
typedef union MC_HUB_RDREQ_GBL0 regMC_HUB_RDREQ_GBL0;
typedef union MC_HUB_RDREQ_GBL1 regMC_HUB_RDREQ_GBL1;
typedef union MC_HUB_RDREQ_HDP regMC_HUB_RDREQ_HDP;
typedef union MC_HUB_RDREQ_IA0__CI regMC_HUB_RDREQ_IA0__CI;
typedef union MC_HUB_RDREQ_IA1__CI regMC_HUB_RDREQ_IA1__CI;
typedef union MC_HUB_RDREQ_IA__CI regMC_HUB_RDREQ_IA__CI;
typedef union MC_HUB_RDREQ_MCDW__SI__CI regMC_HUB_RDREQ_MCDW__SI__CI;
typedef union MC_HUB_RDREQ_MCDW__VI regMC_HUB_RDREQ_MCDW__VI;
typedef union MC_HUB_RDREQ_MCDX__SI__CI regMC_HUB_RDREQ_MCDX__SI__CI;
typedef union MC_HUB_RDREQ_MCDX__VI regMC_HUB_RDREQ_MCDX__VI;
typedef union MC_HUB_RDREQ_MCDY__SI__CI regMC_HUB_RDREQ_MCDY__SI__CI;
typedef union MC_HUB_RDREQ_MCDY__VI regMC_HUB_RDREQ_MCDY__VI;
typedef union MC_HUB_RDREQ_MCDZ__SI__CI regMC_HUB_RDREQ_MCDZ__SI__CI;
typedef union MC_HUB_RDREQ_MCDZ__VI regMC_HUB_RDREQ_MCDZ__VI;
typedef union MC_HUB_RDREQ_MCIF regMC_HUB_RDREQ_MCIF;
typedef union MC_HUB_RDREQ_RLC regMC_HUB_RDREQ_RLC;
typedef union MC_HUB_RDREQ_SAM__CI regMC_HUB_RDREQ_SAM__CI;
typedef union MC_HUB_RDREQ_SDMA0__CI__VI regMC_HUB_RDREQ_SDMA0__CI__VI;
typedef union MC_HUB_RDREQ_SDMA1__CI__VI regMC_HUB_RDREQ_SDMA1__CI__VI;
typedef union MC_HUB_RDREQ_SEM regMC_HUB_RDREQ_SEM;
typedef union MC_HUB_RDREQ_SIP__SI__CI regMC_HUB_RDREQ_SIP__SI__CI;
typedef union MC_HUB_RDREQ_SIP__VI regMC_HUB_RDREQ_SIP__VI;
typedef union MC_HUB_RDREQ_SMU regMC_HUB_RDREQ_SMU;
typedef union MC_HUB_RDREQ_STATUS__SI__CI regMC_HUB_RDREQ_STATUS__SI__CI;
typedef union MC_HUB_RDREQ_STATUS__VI regMC_HUB_RDREQ_STATUS__VI;
typedef union MC_HUB_RDREQ_UMC regMC_HUB_RDREQ_UMC;
typedef union MC_HUB_RDREQ_UVD regMC_HUB_RDREQ_UVD;
typedef union MC_HUB_RDREQ_VCE__SI__CI regMC_HUB_RDREQ_VCE__SI__CI;
typedef union MC_HUB_RDREQ_VCEU__SI__CI regMC_HUB_RDREQ_VCEU__SI__CI;
typedef union MC_HUB_RDREQ_VGT__SI regMC_HUB_RDREQ_VGT__SI;
typedef union MC_HUB_RDREQ_VMC regMC_HUB_RDREQ_VMC;
typedef union MC_HUB_RDREQ_WTM_CNTL regMC_HUB_RDREQ_WTM_CNTL;
typedef union MC_HUB_RDREQ_XDMAM regMC_HUB_RDREQ_XDMAM;
typedef union MC_HUB_SHARED_DAGB_DLY regMC_HUB_SHARED_DAGB_DLY;
typedef union MC_HUB_WDP_ACPG__CI__VI regMC_HUB_WDP_ACPG__CI__VI;
typedef union MC_HUB_WDP_ACPO__CI__VI regMC_HUB_WDP_ACPO__CI__VI;
typedef union MC_HUB_WDP_BP regMC_HUB_WDP_BP;
typedef union MC_HUB_WDP_CNTL regMC_HUB_WDP_CNTL;
typedef union MC_HUB_WDP_CPC__CI regMC_HUB_WDP_CPC__CI;
typedef union MC_HUB_WDP_CPF__CI regMC_HUB_WDP_CPF__CI;
typedef union MC_HUB_WDP_CPG__CI regMC_HUB_WDP_CPG__CI;
typedef union MC_HUB_WDP_CP__SI regMC_HUB_WDP_CP__SI;
typedef union MC_HUB_WDP_CREDITS regMC_HUB_WDP_CREDITS;
typedef union MC_HUB_WDP_DRMDMA0__SI regMC_HUB_WDP_DRMDMA0__SI;
typedef union MC_HUB_WDP_DRMDMA1__SI regMC_HUB_WDP_DRMDMA1__SI;
typedef union MC_HUB_WDP_ERR regMC_HUB_WDP_ERR;
typedef union MC_HUB_WDP_GBL0 regMC_HUB_WDP_GBL0;
typedef union MC_HUB_WDP_GBL1 regMC_HUB_WDP_GBL1;
typedef union MC_HUB_WDP_HDP regMC_HUB_WDP_HDP;
typedef union MC_HUB_WDP_IH regMC_HUB_WDP_IH;
typedef union MC_HUB_WDP_MCDW regMC_HUB_WDP_MCDW;
typedef union MC_HUB_WDP_MCDX regMC_HUB_WDP_MCDX;
typedef union MC_HUB_WDP_MCDY regMC_HUB_WDP_MCDY;
typedef union MC_HUB_WDP_MCDZ regMC_HUB_WDP_MCDZ;
typedef union MC_HUB_WDP_MCIF regMC_HUB_WDP_MCIF;
typedef union MC_HUB_WDP_MGPU__SI__CI regMC_HUB_WDP_MGPU__SI__CI;
typedef union MC_HUB_WDP_MGPU2__SI__CI regMC_HUB_WDP_MGPU2__SI__CI;
typedef union MC_HUB_WDP_RLC regMC_HUB_WDP_RLC;
typedef union MC_HUB_WDP_SAM__CI regMC_HUB_WDP_SAM__CI;
typedef union MC_HUB_WDP_SDMA0__CI__VI regMC_HUB_WDP_SDMA0__CI__VI;
typedef union MC_HUB_WDP_SDMA1__CI__VI regMC_HUB_WDP_SDMA1__CI__VI;
typedef union MC_HUB_WDP_SEM regMC_HUB_WDP_SEM;
typedef union MC_HUB_WDP_SH0 regMC_HUB_WDP_SH0;
typedef union MC_HUB_WDP_SH1 regMC_HUB_WDP_SH1;
typedef union MC_HUB_WDP_SH2__CI__VI regMC_HUB_WDP_SH2__CI__VI;
typedef union MC_HUB_WDP_SH3__CI__VI regMC_HUB_WDP_SH3__CI__VI;
typedef union MC_HUB_WDP_SIP regMC_HUB_WDP_SIP;
typedef union MC_HUB_WDP_SMU regMC_HUB_WDP_SMU;
typedef union MC_HUB_WDP_STATUS__SI__CI regMC_HUB_WDP_STATUS__SI__CI;
typedef union MC_HUB_WDP_STATUS__VI regMC_HUB_WDP_STATUS__VI;
typedef union MC_HUB_WDP_UMC regMC_HUB_WDP_UMC;
typedef union MC_HUB_WDP_UVD regMC_HUB_WDP_UVD;
typedef union MC_HUB_WDP_VCE__SI__CI regMC_HUB_WDP_VCE__SI__CI;
typedef union MC_HUB_WDP_VCEU__SI__CI regMC_HUB_WDP_VCEU__SI__CI;
typedef union MC_HUB_WDP_WTM_CNTL regMC_HUB_WDP_WTM_CNTL;
typedef union MC_HUB_WDP_XDMA regMC_HUB_WDP_XDMA;
typedef union MC_HUB_WDP_XDMAM regMC_HUB_WDP_XDMAM;
typedef union MC_HUB_WDP_XDP regMC_HUB_WDP_XDP;
typedef union MC_HUB_WRRET_CNTL regMC_HUB_WRRET_CNTL;
typedef union MC_HUB_WRRET_MCDW regMC_HUB_WRRET_MCDW;
typedef union MC_HUB_WRRET_MCDX regMC_HUB_WRRET_MCDX;
typedef union MC_HUB_WRRET_MCDY regMC_HUB_WRRET_MCDY;
typedef union MC_HUB_WRRET_MCDZ regMC_HUB_WRRET_MCDZ;
typedef union MC_HUB_WRRET_STATUS regMC_HUB_WRRET_STATUS;
typedef union MC_IMP_CNTL__SI__CI regMC_IMP_CNTL__SI__CI;
typedef union MC_IMP_DEBUG__SI__CI regMC_IMP_DEBUG__SI__CI;
typedef union MC_IMP_DQ_STATUS__SI__CI regMC_IMP_DQ_STATUS__SI__CI;
typedef union MC_IMP_STATUS__SI__CI regMC_IMP_STATUS__SI__CI;
typedef union MC_IO_APHY_STR_CNTL_D0__SI__CI regMC_IO_APHY_STR_CNTL_D0__SI__CI;
typedef union MC_IO_APHY_STR_CNTL_D1__SI__CI regMC_IO_APHY_STR_CNTL_D1__SI__CI;
typedef union MC_IO_CDRCNTL1_D0__SI__CI regMC_IO_CDRCNTL1_D0__SI__CI;
typedef union MC_IO_CDRCNTL1_D1__SI__CI regMC_IO_CDRCNTL1_D1__SI__CI;
typedef union MC_IO_CDRCNTL2_D0__SI__CI regMC_IO_CDRCNTL2_D0__SI__CI;
typedef union MC_IO_CDRCNTL2_D1__SI__CI regMC_IO_CDRCNTL2_D1__SI__CI;
typedef union MC_IO_CDRCNTL_D0__SI__CI regMC_IO_CDRCNTL_D0__SI__CI;
typedef union MC_IO_CDRCNTL_D1__SI__CI regMC_IO_CDRCNTL_D1__SI__CI;
typedef union MC_IO_DEBUG_ACMD_CLKSEL_D0__SI__CI regMC_IO_DEBUG_ACMD_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_ACMD_CLKSEL_D1__SI__CI regMC_IO_DEBUG_ACMD_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_ACMD_MISC_D0__SI__CI regMC_IO_DEBUG_ACMD_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_ACMD_MISC_D1__SI__CI regMC_IO_DEBUG_ACMD_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_ACMD_OFSCAL_D0__SI__CI regMC_IO_DEBUG_ACMD_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_ACMD_OFSCAL_D1__SI__CI regMC_IO_DEBUG_ACMD_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_ACMD_RXPHASE_D0__SI__CI regMC_IO_DEBUG_ACMD_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_ACMD_RXPHASE_D1__SI__CI regMC_IO_DEBUG_ACMD_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_ACMD_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_ACMD_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_ACMD_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_ACMD_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_ACMD_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_ACMD_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_ACMD_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_ACMD_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_ACMD_TXPHASE_D0__SI__CI regMC_IO_DEBUG_ACMD_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_ACMD_TXPHASE_D1__SI__CI regMC_IO_DEBUG_ACMD_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_ACMD_TXSLF_D0__SI__CI regMC_IO_DEBUG_ACMD_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_ACMD_TXSLF_D1__SI__CI regMC_IO_DEBUG_ACMD_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_CLKSEL_D0__SI__CI regMC_IO_DEBUG_ADDRH_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_CLKSEL_D1__SI__CI regMC_IO_DEBUG_ADDRH_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_MISC_D0__SI__CI regMC_IO_DEBUG_ADDRH_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_MISC_D1__SI__CI regMC_IO_DEBUG_ADDRH_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_RXPHASE_D0__SI__CI regMC_IO_DEBUG_ADDRH_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_RXPHASE_D1__SI__CI regMC_IO_DEBUG_ADDRH_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_ADDRH_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_ADDRH_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_ADDRH_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_ADDRH_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_TXPHASE_D0__SI__CI regMC_IO_DEBUG_ADDRH_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_TXPHASE_D1__SI__CI regMC_IO_DEBUG_ADDRH_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_TXSLF_D0__SI__CI regMC_IO_DEBUG_ADDRH_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRH_TXSLF_D1__SI__CI regMC_IO_DEBUG_ADDRH_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_CLKSEL_D0__SI__CI regMC_IO_DEBUG_ADDRL_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_CLKSEL_D1__SI__CI regMC_IO_DEBUG_ADDRL_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_MISC_D0__SI__CI regMC_IO_DEBUG_ADDRL_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_MISC_D1__SI__CI regMC_IO_DEBUG_ADDRL_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_RXPHASE_D0__SI__CI regMC_IO_DEBUG_ADDRL_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_RXPHASE_D1__SI__CI regMC_IO_DEBUG_ADDRL_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_ADDRL_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_ADDRL_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_ADDRL_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_ADDRL_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_TXPHASE_D0__SI__CI regMC_IO_DEBUG_ADDRL_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_TXPHASE_D1__SI__CI regMC_IO_DEBUG_ADDRL_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_TXSLF_D0__SI__CI regMC_IO_DEBUG_ADDRL_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_ADDRL_TXSLF_D1__SI__CI regMC_IO_DEBUG_ADDRL_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_CK_CLKSEL_D0__SI__CI regMC_IO_DEBUG_CK_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_CK_CLKSEL_D1__SI__CI regMC_IO_DEBUG_CK_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_CK_MISC_D0__SI__CI regMC_IO_DEBUG_CK_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_CK_MISC_D1__SI__CI regMC_IO_DEBUG_CK_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_CK_RXPHASE_D0__SI__CI regMC_IO_DEBUG_CK_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_CK_RXPHASE_D1__SI__CI regMC_IO_DEBUG_CK_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_CK_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_CK_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_CK_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_CK_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_CK_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_CK_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_CK_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_CK_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_CK_TXPHASE_D0__SI__CI regMC_IO_DEBUG_CK_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_CK_TXPHASE_D1__SI__CI regMC_IO_DEBUG_CK_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_CK_TXSLF_D0__SI__CI regMC_IO_DEBUG_CK_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_CK_TXSLF_D1__SI__CI regMC_IO_DEBUG_CK_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_CMD_CLKSEL_D0__SI__CI regMC_IO_DEBUG_CMD_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_CMD_CLKSEL_D1__SI__CI regMC_IO_DEBUG_CMD_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_CMD_MISC_D0__SI__CI regMC_IO_DEBUG_CMD_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_CMD_MISC_D1__SI__CI regMC_IO_DEBUG_CMD_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_CMD_OFSCAL_D0__SI__CI regMC_IO_DEBUG_CMD_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_CMD_OFSCAL_D1__SI__CI regMC_IO_DEBUG_CMD_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_CMD_RXPHASE_D0__SI__CI regMC_IO_DEBUG_CMD_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_CMD_RXPHASE_D1__SI__CI regMC_IO_DEBUG_CMD_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_CMD_RX_EQ_D0__SI__CI regMC_IO_DEBUG_CMD_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_CMD_RX_EQ_D1__SI__CI regMC_IO_DEBUG_CMD_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_CMD_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_CMD_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_CMD_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_CMD_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_CMD_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_CMD_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_CMD_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_CMD_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_CMD_TXPHASE_D0__SI__CI regMC_IO_DEBUG_CMD_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_CMD_TXPHASE_D1__SI__CI regMC_IO_DEBUG_CMD_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_CMD_TXSLF_D0__SI__CI regMC_IO_DEBUG_CMD_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_CMD_TXSLF_D1__SI__CI regMC_IO_DEBUG_CMD_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_DBI_CDR_PHSIZE_D0__SI__CI regMC_IO_DEBUG_DBI_CDR_PHSIZE_D0__SI__CI;
typedef union MC_IO_DEBUG_DBI_CDR_PHSIZE_D1__SI__CI regMC_IO_DEBUG_DBI_CDR_PHSIZE_D1__SI__CI;
typedef union MC_IO_DEBUG_DBI_CLKSEL_D0__SI__CI regMC_IO_DEBUG_DBI_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_DBI_CLKSEL_D1__SI__CI regMC_IO_DEBUG_DBI_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_DBI_MISC_D0__SI__CI regMC_IO_DEBUG_DBI_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_DBI_MISC_D1__SI__CI regMC_IO_DEBUG_DBI_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_DBI_OFSCAL_D0__SI__CI regMC_IO_DEBUG_DBI_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DBI_OFSCAL_D1__SI__CI regMC_IO_DEBUG_DBI_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DBI_RXPHASE_D0__SI__CI regMC_IO_DEBUG_DBI_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DBI_RXPHASE_D1__SI__CI regMC_IO_DEBUG_DBI_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DBI_RX_EQ_D0__SI__CI regMC_IO_DEBUG_DBI_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_DBI_RX_EQ_D1__SI__CI regMC_IO_DEBUG_DBI_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_DBI_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_DBI_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DBI_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_DBI_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DBI_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_DBI_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_DBI_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_DBI_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_DBI_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_DBI_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_DBI_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_DBI_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_DBI_TXPHASE_D0__SI__CI regMC_IO_DEBUG_DBI_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DBI_TXPHASE_D1__SI__CI regMC_IO_DEBUG_DBI_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DBI_TXSLF_D0__SI__CI regMC_IO_DEBUG_DBI_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_DBI_TXSLF_D1__SI__CI regMC_IO_DEBUG_DBI_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_DQ0_RX_DYN_PM_D0__SI__CI regMC_IO_DEBUG_DQ0_RX_DYN_PM_D0__SI__CI;
typedef union MC_IO_DEBUG_DQ0_RX_DYN_PM_D1__SI__CI regMC_IO_DEBUG_DQ0_RX_DYN_PM_D1__SI__CI;
typedef union MC_IO_DEBUG_DQ0_RX_EQ_PM_D0__SI__CI regMC_IO_DEBUG_DQ0_RX_EQ_PM_D0__SI__CI;
typedef union MC_IO_DEBUG_DQ0_RX_EQ_PM_D1__SI__CI regMC_IO_DEBUG_DQ0_RX_EQ_PM_D1__SI__CI;
typedef union MC_IO_DEBUG_DQ1_RX_DYN_PM_D0__SI__CI regMC_IO_DEBUG_DQ1_RX_DYN_PM_D0__SI__CI;
typedef union MC_IO_DEBUG_DQ1_RX_DYN_PM_D1__SI__CI regMC_IO_DEBUG_DQ1_RX_DYN_PM_D1__SI__CI;
typedef union MC_IO_DEBUG_DQ1_RX_EQ_PM_D0__SI__CI regMC_IO_DEBUG_DQ1_RX_EQ_PM_D0__SI__CI;
typedef union MC_IO_DEBUG_DQ1_RX_EQ_PM_D1__SI__CI regMC_IO_DEBUG_DQ1_RX_EQ_PM_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_CLKSEL_D0__SI__CI regMC_IO_DEBUG_DQB0H_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_CLKSEL_D1__SI__CI regMC_IO_DEBUG_DQB0H_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_MISC_D0__SI__CI regMC_IO_DEBUG_DQB0H_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_MISC_D1__SI__CI regMC_IO_DEBUG_DQB0H_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_OFSCAL_D0__SI__CI regMC_IO_DEBUG_DQB0H_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_OFSCAL_D1__SI__CI regMC_IO_DEBUG_DQB0H_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_RXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB0H_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_RXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB0H_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_RX_EQ_D0__SI__CI regMC_IO_DEBUG_DQB0H_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_RX_EQ_D1__SI__CI regMC_IO_DEBUG_DQB0H_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_DQB0H_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_DQB0H_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_DQB0H_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_DQB0H_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_DQB0H_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_TXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB0H_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_TXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB0H_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_TXSLF_D0__SI__CI regMC_IO_DEBUG_DQB0H_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0H_TXSLF_D1__SI__CI regMC_IO_DEBUG_DQB0H_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_CLKSEL_D0__SI__CI regMC_IO_DEBUG_DQB0L_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_CLKSEL_D1__SI__CI regMC_IO_DEBUG_DQB0L_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_MISC_D0__SI__CI regMC_IO_DEBUG_DQB0L_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_MISC_D1__SI__CI regMC_IO_DEBUG_DQB0L_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_OFSCAL_D0__SI__CI regMC_IO_DEBUG_DQB0L_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_OFSCAL_D1__SI__CI regMC_IO_DEBUG_DQB0L_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_RXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB0L_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_RXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB0L_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_RX_EQ_D0__SI__CI regMC_IO_DEBUG_DQB0L_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_RX_EQ_D1__SI__CI regMC_IO_DEBUG_DQB0L_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_DQB0L_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_DQB0L_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_DQB0L_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_DQB0L_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_DQB0L_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_TXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB0L_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_TXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB0L_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_TXSLF_D0__SI__CI regMC_IO_DEBUG_DQB0L_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0L_TXSLF_D1__SI__CI regMC_IO_DEBUG_DQB0L_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__SI__CI regMC_IO_DEBUG_DQB0_CDR_PHSIZE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__SI__CI regMC_IO_DEBUG_DQB0_CDR_PHSIZE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_CLKSEL_D0__SI__CI regMC_IO_DEBUG_DQB1H_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_CLKSEL_D1__SI__CI regMC_IO_DEBUG_DQB1H_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_MISC_D0__SI__CI regMC_IO_DEBUG_DQB1H_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_MISC_D1__SI__CI regMC_IO_DEBUG_DQB1H_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_OFSCAL_D0__SI__CI regMC_IO_DEBUG_DQB1H_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_OFSCAL_D1__SI__CI regMC_IO_DEBUG_DQB1H_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_RXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB1H_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_RXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB1H_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_RX_EQ_D0__SI__CI regMC_IO_DEBUG_DQB1H_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_RX_EQ_D1__SI__CI regMC_IO_DEBUG_DQB1H_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_DQB1H_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_DQB1H_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_DQB1H_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_DQB1H_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_DQB1H_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_TXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB1H_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_TXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB1H_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_TXSLF_D0__SI__CI regMC_IO_DEBUG_DQB1H_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1H_TXSLF_D1__SI__CI regMC_IO_DEBUG_DQB1H_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_CLKSEL_D0__SI__CI regMC_IO_DEBUG_DQB1L_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_CLKSEL_D1__SI__CI regMC_IO_DEBUG_DQB1L_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_MISC_D0__SI__CI regMC_IO_DEBUG_DQB1L_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_MISC_D1__SI__CI regMC_IO_DEBUG_DQB1L_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_OFSCAL_D0__SI__CI regMC_IO_DEBUG_DQB1L_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_OFSCAL_D1__SI__CI regMC_IO_DEBUG_DQB1L_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_RXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB1L_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_RXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB1L_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_RX_EQ_D0__SI__CI regMC_IO_DEBUG_DQB1L_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_RX_EQ_D1__SI__CI regMC_IO_DEBUG_DQB1L_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_DQB1L_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_DQB1L_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_DQB1L_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_DQB1L_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_DQB1L_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_TXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB1L_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_TXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB1L_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_TXSLF_D0__SI__CI regMC_IO_DEBUG_DQB1L_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1L_TXSLF_D1__SI__CI regMC_IO_DEBUG_DQB1L_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__SI__CI regMC_IO_DEBUG_DQB1_CDR_PHSIZE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__SI__CI regMC_IO_DEBUG_DQB1_CDR_PHSIZE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_CLKSEL_D0__SI__CI regMC_IO_DEBUG_DQB2H_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_CLKSEL_D1__SI__CI regMC_IO_DEBUG_DQB2H_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_MISC_D0__SI__CI regMC_IO_DEBUG_DQB2H_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_MISC_D1__SI__CI regMC_IO_DEBUG_DQB2H_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_OFSCAL_D0__SI__CI regMC_IO_DEBUG_DQB2H_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_OFSCAL_D1__SI__CI regMC_IO_DEBUG_DQB2H_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_RXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB2H_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_RXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB2H_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_RX_EQ_D0__SI__CI regMC_IO_DEBUG_DQB2H_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_RX_EQ_D1__SI__CI regMC_IO_DEBUG_DQB2H_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_DQB2H_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_DQB2H_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_DQB2H_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_DQB2H_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_DQB2H_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_TXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB2H_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_TXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB2H_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_TXSLF_D0__SI__CI regMC_IO_DEBUG_DQB2H_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2H_TXSLF_D1__SI__CI regMC_IO_DEBUG_DQB2H_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_CLKSEL_D0__SI__CI regMC_IO_DEBUG_DQB2L_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_CLKSEL_D1__SI__CI regMC_IO_DEBUG_DQB2L_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_MISC_D0__SI__CI regMC_IO_DEBUG_DQB2L_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_MISC_D1__SI__CI regMC_IO_DEBUG_DQB2L_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_OFSCAL_D0__SI__CI regMC_IO_DEBUG_DQB2L_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_OFSCAL_D1__SI__CI regMC_IO_DEBUG_DQB2L_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_RXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB2L_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_RXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB2L_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_RX_EQ_D0__SI__CI regMC_IO_DEBUG_DQB2L_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_RX_EQ_D1__SI__CI regMC_IO_DEBUG_DQB2L_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_DQB2L_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_DQB2L_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_DQB2L_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_DQB2L_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_DQB2L_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_TXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB2L_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_TXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB2L_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_TXSLF_D0__SI__CI regMC_IO_DEBUG_DQB2L_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2L_TXSLF_D1__SI__CI regMC_IO_DEBUG_DQB2L_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__SI__CI regMC_IO_DEBUG_DQB2_CDR_PHSIZE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__SI__CI regMC_IO_DEBUG_DQB2_CDR_PHSIZE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_CLKSEL_D0__SI__CI regMC_IO_DEBUG_DQB3H_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_CLKSEL_D1__SI__CI regMC_IO_DEBUG_DQB3H_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_MISC_D0__SI__CI regMC_IO_DEBUG_DQB3H_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_MISC_D1__SI__CI regMC_IO_DEBUG_DQB3H_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_OFSCAL_D0__SI__CI regMC_IO_DEBUG_DQB3H_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_OFSCAL_D1__SI__CI regMC_IO_DEBUG_DQB3H_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_RXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB3H_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_RXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB3H_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_RX_EQ_D0__SI__CI regMC_IO_DEBUG_DQB3H_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_RX_EQ_D1__SI__CI regMC_IO_DEBUG_DQB3H_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_DQB3H_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_DQB3H_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_DQB3H_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_DQB3H_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_DQB3H_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_TXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB3H_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_TXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB3H_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_TXSLF_D0__SI__CI regMC_IO_DEBUG_DQB3H_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3H_TXSLF_D1__SI__CI regMC_IO_DEBUG_DQB3H_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_CLKSEL_D0__SI__CI regMC_IO_DEBUG_DQB3L_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_CLKSEL_D1__SI__CI regMC_IO_DEBUG_DQB3L_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_MISC_D0__SI__CI regMC_IO_DEBUG_DQB3L_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_MISC_D1__SI__CI regMC_IO_DEBUG_DQB3L_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_OFSCAL_D0__SI__CI regMC_IO_DEBUG_DQB3L_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_OFSCAL_D1__SI__CI regMC_IO_DEBUG_DQB3L_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_RXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB3L_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_RXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB3L_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_RX_EQ_D0__SI__CI regMC_IO_DEBUG_DQB3L_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_RX_EQ_D1__SI__CI regMC_IO_DEBUG_DQB3L_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_DQB3L_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_DQB3L_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_DQB3L_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_DQB3L_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_DQB3L_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_TXPHASE_D0__SI__CI regMC_IO_DEBUG_DQB3L_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_TXPHASE_D1__SI__CI regMC_IO_DEBUG_DQB3L_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_TXSLF_D0__SI__CI regMC_IO_DEBUG_DQB3L_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3L_TXSLF_D1__SI__CI regMC_IO_DEBUG_DQB3L_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__SI__CI regMC_IO_DEBUG_DQB3_CDR_PHSIZE_D0__SI__CI;
typedef union MC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__SI__CI regMC_IO_DEBUG_DQB3_CDR_PHSIZE_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_CDR_PHSIZE_D0__SI__CI regMC_IO_DEBUG_EDC_CDR_PHSIZE_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_CDR_PHSIZE_D1__SI__CI regMC_IO_DEBUG_EDC_CDR_PHSIZE_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_CLKSEL_D0__SI__CI regMC_IO_DEBUG_EDC_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_CLKSEL_D1__SI__CI regMC_IO_DEBUG_EDC_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_MISC_D0__SI__CI regMC_IO_DEBUG_EDC_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_MISC_D1__SI__CI regMC_IO_DEBUG_EDC_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_OFSCAL_D0__SI__CI regMC_IO_DEBUG_EDC_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_OFSCAL_D1__SI__CI regMC_IO_DEBUG_EDC_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_RXPHASE_D0__SI__CI regMC_IO_DEBUG_EDC_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_RXPHASE_D1__SI__CI regMC_IO_DEBUG_EDC_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_RX_DYN_PM_D0__SI__CI regMC_IO_DEBUG_EDC_RX_DYN_PM_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_RX_DYN_PM_D1__SI__CI regMC_IO_DEBUG_EDC_RX_DYN_PM_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_RX_EQ_D0__SI__CI regMC_IO_DEBUG_EDC_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_RX_EQ_D1__SI__CI regMC_IO_DEBUG_EDC_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_RX_EQ_PM_D0__SI__CI regMC_IO_DEBUG_EDC_RX_EQ_PM_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_RX_EQ_PM_D1__SI__CI regMC_IO_DEBUG_EDC_RX_EQ_PM_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_EDC_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_EDC_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_EDC_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_EDC_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_EDC_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_EDC_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_TXPHASE_D0__SI__CI regMC_IO_DEBUG_EDC_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_TXPHASE_D1__SI__CI regMC_IO_DEBUG_EDC_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_EDC_TXSLF_D0__SI__CI regMC_IO_DEBUG_EDC_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_EDC_TXSLF_D1__SI__CI regMC_IO_DEBUG_EDC_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_UP_0__SI__CI regMC_IO_DEBUG_UP_0__SI__CI;
typedef union MC_IO_DEBUG_UP_1__SI__CI regMC_IO_DEBUG_UP_1__SI__CI;
typedef union MC_IO_DEBUG_UP_10__SI__CI regMC_IO_DEBUG_UP_10__SI__CI;
typedef union MC_IO_DEBUG_UP_100__SI__CI regMC_IO_DEBUG_UP_100__SI__CI;
typedef union MC_IO_DEBUG_UP_101__SI__CI regMC_IO_DEBUG_UP_101__SI__CI;
typedef union MC_IO_DEBUG_UP_102__SI__CI regMC_IO_DEBUG_UP_102__SI__CI;
typedef union MC_IO_DEBUG_UP_103__SI__CI regMC_IO_DEBUG_UP_103__SI__CI;
typedef union MC_IO_DEBUG_UP_104__SI__CI regMC_IO_DEBUG_UP_104__SI__CI;
typedef union MC_IO_DEBUG_UP_105__SI__CI regMC_IO_DEBUG_UP_105__SI__CI;
typedef union MC_IO_DEBUG_UP_106__SI__CI regMC_IO_DEBUG_UP_106__SI__CI;
typedef union MC_IO_DEBUG_UP_107__SI__CI regMC_IO_DEBUG_UP_107__SI__CI;
typedef union MC_IO_DEBUG_UP_108__SI__CI regMC_IO_DEBUG_UP_108__SI__CI;
typedef union MC_IO_DEBUG_UP_109__SI__CI regMC_IO_DEBUG_UP_109__SI__CI;
typedef union MC_IO_DEBUG_UP_11__SI__CI regMC_IO_DEBUG_UP_11__SI__CI;
typedef union MC_IO_DEBUG_UP_110__SI__CI regMC_IO_DEBUG_UP_110__SI__CI;
typedef union MC_IO_DEBUG_UP_111__SI__CI regMC_IO_DEBUG_UP_111__SI__CI;
typedef union MC_IO_DEBUG_UP_112__SI__CI regMC_IO_DEBUG_UP_112__SI__CI;
typedef union MC_IO_DEBUG_UP_113__SI__CI regMC_IO_DEBUG_UP_113__SI__CI;
typedef union MC_IO_DEBUG_UP_114__SI__CI regMC_IO_DEBUG_UP_114__SI__CI;
typedef union MC_IO_DEBUG_UP_115__SI__CI regMC_IO_DEBUG_UP_115__SI__CI;
typedef union MC_IO_DEBUG_UP_116__SI__CI regMC_IO_DEBUG_UP_116__SI__CI;
typedef union MC_IO_DEBUG_UP_117__SI__CI regMC_IO_DEBUG_UP_117__SI__CI;
typedef union MC_IO_DEBUG_UP_118__SI__CI regMC_IO_DEBUG_UP_118__SI__CI;
typedef union MC_IO_DEBUG_UP_119__SI__CI regMC_IO_DEBUG_UP_119__SI__CI;
typedef union MC_IO_DEBUG_UP_12__SI__CI regMC_IO_DEBUG_UP_12__SI__CI;
typedef union MC_IO_DEBUG_UP_120__SI__CI regMC_IO_DEBUG_UP_120__SI__CI;
typedef union MC_IO_DEBUG_UP_121__SI__CI regMC_IO_DEBUG_UP_121__SI__CI;
typedef union MC_IO_DEBUG_UP_122__SI__CI regMC_IO_DEBUG_UP_122__SI__CI;
typedef union MC_IO_DEBUG_UP_123__SI__CI regMC_IO_DEBUG_UP_123__SI__CI;
typedef union MC_IO_DEBUG_UP_124__SI__CI regMC_IO_DEBUG_UP_124__SI__CI;
typedef union MC_IO_DEBUG_UP_125__SI__CI regMC_IO_DEBUG_UP_125__SI__CI;
typedef union MC_IO_DEBUG_UP_126__SI__CI regMC_IO_DEBUG_UP_126__SI__CI;
typedef union MC_IO_DEBUG_UP_127__SI__CI regMC_IO_DEBUG_UP_127__SI__CI;
typedef union MC_IO_DEBUG_UP_128__SI__CI regMC_IO_DEBUG_UP_128__SI__CI;
typedef union MC_IO_DEBUG_UP_129__SI__CI regMC_IO_DEBUG_UP_129__SI__CI;
typedef union MC_IO_DEBUG_UP_13__SI__CI regMC_IO_DEBUG_UP_13__SI__CI;
typedef union MC_IO_DEBUG_UP_130__SI__CI regMC_IO_DEBUG_UP_130__SI__CI;
typedef union MC_IO_DEBUG_UP_131__SI__CI regMC_IO_DEBUG_UP_131__SI__CI;
typedef union MC_IO_DEBUG_UP_132__SI__CI regMC_IO_DEBUG_UP_132__SI__CI;
typedef union MC_IO_DEBUG_UP_133__SI__CI regMC_IO_DEBUG_UP_133__SI__CI;
typedef union MC_IO_DEBUG_UP_134__SI__CI regMC_IO_DEBUG_UP_134__SI__CI;
typedef union MC_IO_DEBUG_UP_135__SI__CI regMC_IO_DEBUG_UP_135__SI__CI;
typedef union MC_IO_DEBUG_UP_136__SI__CI regMC_IO_DEBUG_UP_136__SI__CI;
typedef union MC_IO_DEBUG_UP_137__SI__CI regMC_IO_DEBUG_UP_137__SI__CI;
typedef union MC_IO_DEBUG_UP_138__SI__CI regMC_IO_DEBUG_UP_138__SI__CI;
typedef union MC_IO_DEBUG_UP_139__SI__CI regMC_IO_DEBUG_UP_139__SI__CI;
typedef union MC_IO_DEBUG_UP_14__SI__CI regMC_IO_DEBUG_UP_14__SI__CI;
typedef union MC_IO_DEBUG_UP_140__SI__CI regMC_IO_DEBUG_UP_140__SI__CI;
typedef union MC_IO_DEBUG_UP_141__SI__CI regMC_IO_DEBUG_UP_141__SI__CI;
typedef union MC_IO_DEBUG_UP_142__SI__CI regMC_IO_DEBUG_UP_142__SI__CI;
typedef union MC_IO_DEBUG_UP_143__SI__CI regMC_IO_DEBUG_UP_143__SI__CI;
typedef union MC_IO_DEBUG_UP_144__SI__CI regMC_IO_DEBUG_UP_144__SI__CI;
typedef union MC_IO_DEBUG_UP_145__SI__CI regMC_IO_DEBUG_UP_145__SI__CI;
typedef union MC_IO_DEBUG_UP_146__SI__CI regMC_IO_DEBUG_UP_146__SI__CI;
typedef union MC_IO_DEBUG_UP_147__SI__CI regMC_IO_DEBUG_UP_147__SI__CI;
typedef union MC_IO_DEBUG_UP_148__SI__CI regMC_IO_DEBUG_UP_148__SI__CI;
typedef union MC_IO_DEBUG_UP_149__SI__CI regMC_IO_DEBUG_UP_149__SI__CI;
typedef union MC_IO_DEBUG_UP_15__SI__CI regMC_IO_DEBUG_UP_15__SI__CI;
typedef union MC_IO_DEBUG_UP_150__SI__CI regMC_IO_DEBUG_UP_150__SI__CI;
typedef union MC_IO_DEBUG_UP_151__SI__CI regMC_IO_DEBUG_UP_151__SI__CI;
typedef union MC_IO_DEBUG_UP_152__SI__CI regMC_IO_DEBUG_UP_152__SI__CI;
typedef union MC_IO_DEBUG_UP_153__SI__CI regMC_IO_DEBUG_UP_153__SI__CI;
typedef union MC_IO_DEBUG_UP_154__SI__CI regMC_IO_DEBUG_UP_154__SI__CI;
typedef union MC_IO_DEBUG_UP_155__SI__CI regMC_IO_DEBUG_UP_155__SI__CI;
typedef union MC_IO_DEBUG_UP_156__SI__CI regMC_IO_DEBUG_UP_156__SI__CI;
typedef union MC_IO_DEBUG_UP_157__SI__CI regMC_IO_DEBUG_UP_157__SI__CI;
typedef union MC_IO_DEBUG_UP_158__SI__CI regMC_IO_DEBUG_UP_158__SI__CI;
typedef union MC_IO_DEBUG_UP_159__SI__CI regMC_IO_DEBUG_UP_159__SI__CI;
typedef union MC_IO_DEBUG_UP_16__SI__CI regMC_IO_DEBUG_UP_16__SI__CI;
typedef union MC_IO_DEBUG_UP_17__SI__CI regMC_IO_DEBUG_UP_17__SI__CI;
typedef union MC_IO_DEBUG_UP_18__SI__CI regMC_IO_DEBUG_UP_18__SI__CI;
typedef union MC_IO_DEBUG_UP_19__SI__CI regMC_IO_DEBUG_UP_19__SI__CI;
typedef union MC_IO_DEBUG_UP_2__SI__CI regMC_IO_DEBUG_UP_2__SI__CI;
typedef union MC_IO_DEBUG_UP_20__SI__CI regMC_IO_DEBUG_UP_20__SI__CI;
typedef union MC_IO_DEBUG_UP_21__SI__CI regMC_IO_DEBUG_UP_21__SI__CI;
typedef union MC_IO_DEBUG_UP_22__SI__CI regMC_IO_DEBUG_UP_22__SI__CI;
typedef union MC_IO_DEBUG_UP_23__SI__CI regMC_IO_DEBUG_UP_23__SI__CI;
typedef union MC_IO_DEBUG_UP_24__SI__CI regMC_IO_DEBUG_UP_24__SI__CI;
typedef union MC_IO_DEBUG_UP_25__SI__CI regMC_IO_DEBUG_UP_25__SI__CI;
typedef union MC_IO_DEBUG_UP_26__SI__CI regMC_IO_DEBUG_UP_26__SI__CI;
typedef union MC_IO_DEBUG_UP_27__SI__CI regMC_IO_DEBUG_UP_27__SI__CI;
typedef union MC_IO_DEBUG_UP_28__SI__CI regMC_IO_DEBUG_UP_28__SI__CI;
typedef union MC_IO_DEBUG_UP_29__SI__CI regMC_IO_DEBUG_UP_29__SI__CI;
typedef union MC_IO_DEBUG_UP_3__SI__CI regMC_IO_DEBUG_UP_3__SI__CI;
typedef union MC_IO_DEBUG_UP_30__SI__CI regMC_IO_DEBUG_UP_30__SI__CI;
typedef union MC_IO_DEBUG_UP_31__SI__CI regMC_IO_DEBUG_UP_31__SI__CI;
typedef union MC_IO_DEBUG_UP_32__SI__CI regMC_IO_DEBUG_UP_32__SI__CI;
typedef union MC_IO_DEBUG_UP_33__SI__CI regMC_IO_DEBUG_UP_33__SI__CI;
typedef union MC_IO_DEBUG_UP_34__SI__CI regMC_IO_DEBUG_UP_34__SI__CI;
typedef union MC_IO_DEBUG_UP_35__SI__CI regMC_IO_DEBUG_UP_35__SI__CI;
typedef union MC_IO_DEBUG_UP_36__SI__CI regMC_IO_DEBUG_UP_36__SI__CI;
typedef union MC_IO_DEBUG_UP_37__SI__CI regMC_IO_DEBUG_UP_37__SI__CI;
typedef union MC_IO_DEBUG_UP_38__SI__CI regMC_IO_DEBUG_UP_38__SI__CI;
typedef union MC_IO_DEBUG_UP_39__SI__CI regMC_IO_DEBUG_UP_39__SI__CI;
typedef union MC_IO_DEBUG_UP_4__SI__CI regMC_IO_DEBUG_UP_4__SI__CI;
typedef union MC_IO_DEBUG_UP_40__SI__CI regMC_IO_DEBUG_UP_40__SI__CI;
typedef union MC_IO_DEBUG_UP_41__SI__CI regMC_IO_DEBUG_UP_41__SI__CI;
typedef union MC_IO_DEBUG_UP_42__SI__CI regMC_IO_DEBUG_UP_42__SI__CI;
typedef union MC_IO_DEBUG_UP_43__SI__CI regMC_IO_DEBUG_UP_43__SI__CI;
typedef union MC_IO_DEBUG_UP_44__SI__CI regMC_IO_DEBUG_UP_44__SI__CI;
typedef union MC_IO_DEBUG_UP_45__SI__CI regMC_IO_DEBUG_UP_45__SI__CI;
typedef union MC_IO_DEBUG_UP_46__SI__CI regMC_IO_DEBUG_UP_46__SI__CI;
typedef union MC_IO_DEBUG_UP_47__SI__CI regMC_IO_DEBUG_UP_47__SI__CI;
typedef union MC_IO_DEBUG_UP_48__SI__CI regMC_IO_DEBUG_UP_48__SI__CI;
typedef union MC_IO_DEBUG_UP_49__SI__CI regMC_IO_DEBUG_UP_49__SI__CI;
typedef union MC_IO_DEBUG_UP_5__SI__CI regMC_IO_DEBUG_UP_5__SI__CI;
typedef union MC_IO_DEBUG_UP_50__SI__CI regMC_IO_DEBUG_UP_50__SI__CI;
typedef union MC_IO_DEBUG_UP_51__SI__CI regMC_IO_DEBUG_UP_51__SI__CI;
typedef union MC_IO_DEBUG_UP_52__SI__CI regMC_IO_DEBUG_UP_52__SI__CI;
typedef union MC_IO_DEBUG_UP_53__SI__CI regMC_IO_DEBUG_UP_53__SI__CI;
typedef union MC_IO_DEBUG_UP_54__SI__CI regMC_IO_DEBUG_UP_54__SI__CI;
typedef union MC_IO_DEBUG_UP_55__SI__CI regMC_IO_DEBUG_UP_55__SI__CI;
typedef union MC_IO_DEBUG_UP_56__SI__CI regMC_IO_DEBUG_UP_56__SI__CI;
typedef union MC_IO_DEBUG_UP_57__SI__CI regMC_IO_DEBUG_UP_57__SI__CI;
typedef union MC_IO_DEBUG_UP_58__SI__CI regMC_IO_DEBUG_UP_58__SI__CI;
typedef union MC_IO_DEBUG_UP_59__SI__CI regMC_IO_DEBUG_UP_59__SI__CI;
typedef union MC_IO_DEBUG_UP_6__SI__CI regMC_IO_DEBUG_UP_6__SI__CI;
typedef union MC_IO_DEBUG_UP_60__SI__CI regMC_IO_DEBUG_UP_60__SI__CI;
typedef union MC_IO_DEBUG_UP_61__SI__CI regMC_IO_DEBUG_UP_61__SI__CI;
typedef union MC_IO_DEBUG_UP_62__SI__CI regMC_IO_DEBUG_UP_62__SI__CI;
typedef union MC_IO_DEBUG_UP_63__SI__CI regMC_IO_DEBUG_UP_63__SI__CI;
typedef union MC_IO_DEBUG_UP_64__SI__CI regMC_IO_DEBUG_UP_64__SI__CI;
typedef union MC_IO_DEBUG_UP_65__SI__CI regMC_IO_DEBUG_UP_65__SI__CI;
typedef union MC_IO_DEBUG_UP_66__SI__CI regMC_IO_DEBUG_UP_66__SI__CI;
typedef union MC_IO_DEBUG_UP_67__SI__CI regMC_IO_DEBUG_UP_67__SI__CI;
typedef union MC_IO_DEBUG_UP_68__SI__CI regMC_IO_DEBUG_UP_68__SI__CI;
typedef union MC_IO_DEBUG_UP_69__SI__CI regMC_IO_DEBUG_UP_69__SI__CI;
typedef union MC_IO_DEBUG_UP_7__SI__CI regMC_IO_DEBUG_UP_7__SI__CI;
typedef union MC_IO_DEBUG_UP_70__SI__CI regMC_IO_DEBUG_UP_70__SI__CI;
typedef union MC_IO_DEBUG_UP_71__SI__CI regMC_IO_DEBUG_UP_71__SI__CI;
typedef union MC_IO_DEBUG_UP_72__SI__CI regMC_IO_DEBUG_UP_72__SI__CI;
typedef union MC_IO_DEBUG_UP_73__SI__CI regMC_IO_DEBUG_UP_73__SI__CI;
typedef union MC_IO_DEBUG_UP_74__SI__CI regMC_IO_DEBUG_UP_74__SI__CI;
typedef union MC_IO_DEBUG_UP_75__SI__CI regMC_IO_DEBUG_UP_75__SI__CI;
typedef union MC_IO_DEBUG_UP_76__SI__CI regMC_IO_DEBUG_UP_76__SI__CI;
typedef union MC_IO_DEBUG_UP_77__SI__CI regMC_IO_DEBUG_UP_77__SI__CI;
typedef union MC_IO_DEBUG_UP_78__SI__CI regMC_IO_DEBUG_UP_78__SI__CI;
typedef union MC_IO_DEBUG_UP_79__SI__CI regMC_IO_DEBUG_UP_79__SI__CI;
typedef union MC_IO_DEBUG_UP_8__SI__CI regMC_IO_DEBUG_UP_8__SI__CI;
typedef union MC_IO_DEBUG_UP_80__SI__CI regMC_IO_DEBUG_UP_80__SI__CI;
typedef union MC_IO_DEBUG_UP_81__SI__CI regMC_IO_DEBUG_UP_81__SI__CI;
typedef union MC_IO_DEBUG_UP_82__SI__CI regMC_IO_DEBUG_UP_82__SI__CI;
typedef union MC_IO_DEBUG_UP_83__SI__CI regMC_IO_DEBUG_UP_83__SI__CI;
typedef union MC_IO_DEBUG_UP_84__SI__CI regMC_IO_DEBUG_UP_84__SI__CI;
typedef union MC_IO_DEBUG_UP_85__SI__CI regMC_IO_DEBUG_UP_85__SI__CI;
typedef union MC_IO_DEBUG_UP_86__SI__CI regMC_IO_DEBUG_UP_86__SI__CI;
typedef union MC_IO_DEBUG_UP_87__SI__CI regMC_IO_DEBUG_UP_87__SI__CI;
typedef union MC_IO_DEBUG_UP_88__SI__CI regMC_IO_DEBUG_UP_88__SI__CI;
typedef union MC_IO_DEBUG_UP_89__SI__CI regMC_IO_DEBUG_UP_89__SI__CI;
typedef union MC_IO_DEBUG_UP_9__SI__CI regMC_IO_DEBUG_UP_9__SI__CI;
typedef union MC_IO_DEBUG_UP_90__SI__CI regMC_IO_DEBUG_UP_90__SI__CI;
typedef union MC_IO_DEBUG_UP_91__SI__CI regMC_IO_DEBUG_UP_91__SI__CI;
typedef union MC_IO_DEBUG_UP_92__SI__CI regMC_IO_DEBUG_UP_92__SI__CI;
typedef union MC_IO_DEBUG_UP_93__SI__CI regMC_IO_DEBUG_UP_93__SI__CI;
typedef union MC_IO_DEBUG_UP_94__SI__CI regMC_IO_DEBUG_UP_94__SI__CI;
typedef union MC_IO_DEBUG_UP_95__SI__CI regMC_IO_DEBUG_UP_95__SI__CI;
typedef union MC_IO_DEBUG_UP_96__SI__CI regMC_IO_DEBUG_UP_96__SI__CI;
typedef union MC_IO_DEBUG_UP_97__SI__CI regMC_IO_DEBUG_UP_97__SI__CI;
typedef union MC_IO_DEBUG_UP_98__SI__CI regMC_IO_DEBUG_UP_98__SI__CI;
typedef union MC_IO_DEBUG_UP_99__SI__CI regMC_IO_DEBUG_UP_99__SI__CI;
typedef union MC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__SI__CI regMC_IO_DEBUG_WCDR_CDR_PHSIZE_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__SI__CI regMC_IO_DEBUG_WCDR_CDR_PHSIZE_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_CLKSEL_D0__SI__CI regMC_IO_DEBUG_WCDR_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_CLKSEL_D1__SI__CI regMC_IO_DEBUG_WCDR_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_MISC_D0__SI__CI regMC_IO_DEBUG_WCDR_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_MISC_D1__SI__CI regMC_IO_DEBUG_WCDR_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_OFSCAL_D0__SI__CI regMC_IO_DEBUG_WCDR_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_OFSCAL_D1__SI__CI regMC_IO_DEBUG_WCDR_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_RXPHASE_D0__SI__CI regMC_IO_DEBUG_WCDR_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_RXPHASE_D1__SI__CI regMC_IO_DEBUG_WCDR_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_RX_DYN_PM_D0__SI__CI regMC_IO_DEBUG_WCDR_RX_DYN_PM_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_RX_DYN_PM_D1__SI__CI regMC_IO_DEBUG_WCDR_RX_DYN_PM_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_RX_EQ_D0__SI__CI regMC_IO_DEBUG_WCDR_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_RX_EQ_D1__SI__CI regMC_IO_DEBUG_WCDR_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_RX_EQ_PM_D0__SI__CI regMC_IO_DEBUG_WCDR_RX_EQ_PM_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_RX_EQ_PM_D1__SI__CI regMC_IO_DEBUG_WCDR_RX_EQ_PM_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_WCDR_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_WCDR_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_WCDR_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_WCDR_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_WCDR_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_WCDR_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_TXPHASE_D0__SI__CI regMC_IO_DEBUG_WCDR_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_TXPHASE_D1__SI__CI regMC_IO_DEBUG_WCDR_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_WCDR_TXSLF_D0__SI__CI regMC_IO_DEBUG_WCDR_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_WCDR_TXSLF_D1__SI__CI regMC_IO_DEBUG_WCDR_TXSLF_D1__SI__CI;
typedef union MC_IO_DEBUG_WCK_CLKSEL_D0__SI__CI regMC_IO_DEBUG_WCK_CLKSEL_D0__SI__CI;
typedef union MC_IO_DEBUG_WCK_CLKSEL_D1__SI__CI regMC_IO_DEBUG_WCK_CLKSEL_D1__SI__CI;
typedef union MC_IO_DEBUG_WCK_MISC_D0__SI__CI regMC_IO_DEBUG_WCK_MISC_D0__SI__CI;
typedef union MC_IO_DEBUG_WCK_MISC_D1__SI__CI regMC_IO_DEBUG_WCK_MISC_D1__SI__CI;
typedef union MC_IO_DEBUG_WCK_OFSCAL_D0__SI__CI regMC_IO_DEBUG_WCK_OFSCAL_D0__SI__CI;
typedef union MC_IO_DEBUG_WCK_OFSCAL_D1__SI__CI regMC_IO_DEBUG_WCK_OFSCAL_D1__SI__CI;
typedef union MC_IO_DEBUG_WCK_RXPHASE_D0__SI__CI regMC_IO_DEBUG_WCK_RXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_WCK_RXPHASE_D1__SI__CI regMC_IO_DEBUG_WCK_RXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_WCK_RX_EQ_D0__SI__CI regMC_IO_DEBUG_WCK_RX_EQ_D0__SI__CI;
typedef union MC_IO_DEBUG_WCK_RX_EQ_D1__SI__CI regMC_IO_DEBUG_WCK_RX_EQ_D1__SI__CI;
typedef union MC_IO_DEBUG_WCK_RX_VREF_CAL_D0__SI__CI regMC_IO_DEBUG_WCK_RX_VREF_CAL_D0__SI__CI;
typedef union MC_IO_DEBUG_WCK_RX_VREF_CAL_D1__SI__CI regMC_IO_DEBUG_WCK_RX_VREF_CAL_D1__SI__CI;
typedef union MC_IO_DEBUG_WCK_TXBST_PD_D0__SI__CI regMC_IO_DEBUG_WCK_TXBST_PD_D0__SI__CI;
typedef union MC_IO_DEBUG_WCK_TXBST_PD_D1__SI__CI regMC_IO_DEBUG_WCK_TXBST_PD_D1__SI__CI;
typedef union MC_IO_DEBUG_WCK_TXBST_PU_D0__SI__CI regMC_IO_DEBUG_WCK_TXBST_PU_D0__SI__CI;
typedef union MC_IO_DEBUG_WCK_TXBST_PU_D1__SI__CI regMC_IO_DEBUG_WCK_TXBST_PU_D1__SI__CI;
typedef union MC_IO_DEBUG_WCK_TXPHASE_D0__SI__CI regMC_IO_DEBUG_WCK_TXPHASE_D0__SI__CI;
typedef union MC_IO_DEBUG_WCK_TXPHASE_D1__SI__CI regMC_IO_DEBUG_WCK_TXPHASE_D1__SI__CI;
typedef union MC_IO_DEBUG_WCK_TXSLF_D0__SI__CI regMC_IO_DEBUG_WCK_TXSLF_D0__SI__CI;
typedef union MC_IO_DEBUG_WCK_TXSLF_D1__SI__CI regMC_IO_DEBUG_WCK_TXSLF_D1__SI__CI;
typedef union MC_IO_DPHY_STR_CNTL_D0__SI__CI regMC_IO_DPHY_STR_CNTL_D0__SI__CI;
typedef union MC_IO_DPHY_STR_CNTL_D1__SI__CI regMC_IO_DPHY_STR_CNTL_D1__SI__CI;
typedef union MC_IO_PAD_CNTL__SI__CI regMC_IO_PAD_CNTL__SI__CI;
typedef union MC_IO_PAD_CNTL_D0__SI__CI regMC_IO_PAD_CNTL_D0__SI__CI;
typedef union MC_IO_PAD_CNTL_D1__SI__CI regMC_IO_PAD_CNTL_D1__SI__CI;
typedef union MC_IO_RXCNTL1_DPHY0_D0__CI regMC_IO_RXCNTL1_DPHY0_D0__CI;
typedef union MC_IO_RXCNTL1_DPHY0_D0__SI regMC_IO_RXCNTL1_DPHY0_D0__SI;
typedef union MC_IO_RXCNTL1_DPHY0_D1__CI regMC_IO_RXCNTL1_DPHY0_D1__CI;
typedef union MC_IO_RXCNTL1_DPHY0_D1__SI regMC_IO_RXCNTL1_DPHY0_D1__SI;
typedef union MC_IO_RXCNTL1_DPHY1_D0__CI regMC_IO_RXCNTL1_DPHY1_D0__CI;
typedef union MC_IO_RXCNTL1_DPHY1_D0__SI regMC_IO_RXCNTL1_DPHY1_D0__SI;
typedef union MC_IO_RXCNTL1_DPHY1_D1__CI regMC_IO_RXCNTL1_DPHY1_D1__CI;
typedef union MC_IO_RXCNTL1_DPHY1_D1__SI regMC_IO_RXCNTL1_DPHY1_D1__SI;
typedef union MC_IO_RXCNTL_DPHY0_D0__SI__CI regMC_IO_RXCNTL_DPHY0_D0__SI__CI;
typedef union MC_IO_RXCNTL_DPHY0_D1__SI__CI regMC_IO_RXCNTL_DPHY0_D1__SI__CI;
typedef union MC_IO_RXCNTL_DPHY1_D0__SI__CI regMC_IO_RXCNTL_DPHY1_D0__SI__CI;
typedef union MC_IO_RXCNTL_DPHY1_D1__SI__CI regMC_IO_RXCNTL_DPHY1_D1__SI__CI;
typedef union MC_IO_TXCNTL_APHY_D0__SI__CI regMC_IO_TXCNTL_APHY_D0__SI__CI;
typedef union MC_IO_TXCNTL_APHY_D1__SI__CI regMC_IO_TXCNTL_APHY_D1__SI__CI;
typedef union MC_IO_TXCNTL_DPHY0_D0__SI__CI regMC_IO_TXCNTL_DPHY0_D0__SI__CI;
typedef union MC_IO_TXCNTL_DPHY0_D1__SI__CI regMC_IO_TXCNTL_DPHY0_D1__SI__CI;
typedef union MC_IO_TXCNTL_DPHY1_D0__SI__CI regMC_IO_TXCNTL_DPHY1_D0__SI__CI;
typedef union MC_IO_TXCNTL_DPHY1_D1__SI__CI regMC_IO_TXCNTL_DPHY1_D1__SI__CI;
typedef union MC_MCBVM_PERFCOUNTER0_CFG__CI__VI regMC_MCBVM_PERFCOUNTER0_CFG__CI__VI;
typedef union MC_MCBVM_PERFCOUNTER1_CFG__CI__VI regMC_MCBVM_PERFCOUNTER1_CFG__CI__VI;
typedef union MC_MCBVM_PERFCOUNTER2_CFG__CI__VI regMC_MCBVM_PERFCOUNTER2_CFG__CI__VI;
typedef union MC_MCBVM_PERFCOUNTER3_CFG__CI__VI regMC_MCBVM_PERFCOUNTER3_CFG__CI__VI;
typedef union MC_MCBVM_PERFCOUNTER_HI__CI__VI regMC_MCBVM_PERFCOUNTER_HI__CI__VI;
typedef union MC_MCBVM_PERFCOUNTER_LO__CI__VI regMC_MCBVM_PERFCOUNTER_LO__CI__VI;
typedef union MC_MCBVM_PERFCOUNTER_RSLT_CNTL__CI__VI regMC_MCBVM_PERFCOUNTER_RSLT_CNTL__CI__VI;
typedef union MC_MCDVM_PERFCOUNTER0_CFG__CI__VI regMC_MCDVM_PERFCOUNTER0_CFG__CI__VI;
typedef union MC_MCDVM_PERFCOUNTER1_CFG__CI__VI regMC_MCDVM_PERFCOUNTER1_CFG__CI__VI;
typedef union MC_MCDVM_PERFCOUNTER2_CFG__CI__VI regMC_MCDVM_PERFCOUNTER2_CFG__CI__VI;
typedef union MC_MCDVM_PERFCOUNTER3_CFG__CI__VI regMC_MCDVM_PERFCOUNTER3_CFG__CI__VI;
typedef union MC_MCDVM_PERFCOUNTER_HI__CI__VI regMC_MCDVM_PERFCOUNTER_HI__CI__VI;
typedef union MC_MCDVM_PERFCOUNTER_LO__CI__VI regMC_MCDVM_PERFCOUNTER_LO__CI__VI;
typedef union MC_MCDVM_PERFCOUNTER_RSLT_CNTL__CI__VI regMC_MCDVM_PERFCOUNTER_RSLT_CNTL__CI__VI;
typedef union MC_MEM_POWER_LS regMC_MEM_POWER_LS;
typedef union MC_NPL_STATUS__SI__CI regMC_NPL_STATUS__SI__CI;
typedef union MC_PHY_TIMING_2__SI__CI regMC_PHY_TIMING_2__SI__CI;
typedef union MC_PHY_TIMING_D0__SI__CI regMC_PHY_TIMING_D0__SI__CI;
typedef union MC_PHY_TIMING_D1__SI__CI regMC_PHY_TIMING_D1__SI__CI;
typedef union MC_PMG_AUTO_CFG__SI__CI regMC_PMG_AUTO_CFG__SI__CI;
typedef union MC_PMG_AUTO_CMD__SI__CI regMC_PMG_AUTO_CMD__SI__CI;
typedef union MC_PMG_CFG__SI__CI regMC_PMG_CFG__SI__CI;
typedef union MC_PMG_CMD_EMRS__SI__CI regMC_PMG_CMD_EMRS__SI__CI;
typedef union MC_PMG_CMD_MRS__SI__CI regMC_PMG_CMD_MRS__SI__CI;
typedef union MC_PMG_CMD_MRS1__SI__CI regMC_PMG_CMD_MRS1__SI__CI;
typedef union MC_PMG_CMD_MRS2__SI__CI regMC_PMG_CMD_MRS2__SI__CI;
typedef union MC_PWRMGT__CI__VI regMC_PWRMGT__CI__VI;
typedef union MC_RD_CB regMC_RD_CB;
typedef union MC_RD_DB regMC_RD_DB;
typedef union MC_RD_GRP_EXT regMC_RD_GRP_EXT;
typedef union MC_RD_GRP_GFX__CI regMC_RD_GRP_GFX__CI;
typedef union MC_RD_GRP_GFX__VI regMC_RD_GRP_GFX__VI;
typedef union MC_RD_GRP_GFX__SI regMC_RD_GRP_GFX__SI;
typedef union MC_RD_GRP_LCL regMC_RD_GRP_LCL;
typedef union MC_RD_GRP_OTH__CI regMC_RD_GRP_OTH__CI;
typedef union MC_RD_GRP_OTH__VI regMC_RD_GRP_OTH__VI;
typedef union MC_RD_GRP_OTH__SI regMC_RD_GRP_OTH__SI;
typedef union MC_RD_GRP_SYS__CI__VI regMC_RD_GRP_SYS__CI__VI;
typedef union MC_RD_GRP_SYS__SI regMC_RD_GRP_SYS__SI;
typedef union MC_RD_HUB regMC_RD_HUB;
typedef union MC_RD_TC0 regMC_RD_TC0;
typedef union MC_RD_TC1 regMC_RD_TC1;
typedef union MC_RPB_ARB_CNTL regMC_RPB_ARB_CNTL;
typedef union MC_RPB_BIF_CNTL regMC_RPB_BIF_CNTL;
typedef union MC_RPB_CID_QUEUE_EX regMC_RPB_CID_QUEUE_EX;
typedef union MC_RPB_CID_QUEUE_EX_DATA regMC_RPB_CID_QUEUE_EX_DATA;
typedef union MC_RPB_CID_QUEUE_RD regMC_RPB_CID_QUEUE_RD;
typedef union MC_RPB_CID_QUEUE_WR regMC_RPB_CID_QUEUE_WR;
typedef union MC_RPB_CONF regMC_RPB_CONF;
typedef union MC_RPB_DBG1 regMC_RPB_DBG1;
typedef union MC_RPB_EFF_CNTL regMC_RPB_EFF_CNTL;
typedef union MC_RPB_IF_CONF regMC_RPB_IF_CONF;
typedef union MC_RPB_PERFCOUNTER0_CFG__CI__VI regMC_RPB_PERFCOUNTER0_CFG__CI__VI;
typedef union MC_RPB_PERFCOUNTER1_CFG__CI__VI regMC_RPB_PERFCOUNTER1_CFG__CI__VI;
typedef union MC_RPB_PERFCOUNTER2_CFG__CI__VI regMC_RPB_PERFCOUNTER2_CFG__CI__VI;
typedef union MC_RPB_PERFCOUNTER3_CFG__CI__VI regMC_RPB_PERFCOUNTER3_CFG__CI__VI;
typedef union MC_RPB_PERFCOUNTER_HI__CI__VI regMC_RPB_PERFCOUNTER_HI__CI__VI;
typedef union MC_RPB_PERFCOUNTER_LO__CI__VI regMC_RPB_PERFCOUNTER_LO__CI__VI;
typedef union MC_RPB_PERFCOUNTER_RSLT_CNTL__CI__VI regMC_RPB_PERFCOUNTER_RSLT_CNTL__CI__VI;
typedef union MC_RPB_PERF_COUNTER_CNTL regMC_RPB_PERF_COUNTER_CNTL;
typedef union MC_RPB_PERF_COUNTER_STATUS regMC_RPB_PERF_COUNTER_STATUS;
typedef union MC_RPB_RD_SWITCH_CNTL regMC_RPB_RD_SWITCH_CNTL;
typedef union MC_RPB_WR_COMBINE_CNTL regMC_RPB_WR_COMBINE_CNTL;
typedef union MC_RPB_WR_SWITCH_CNTL regMC_RPB_WR_SWITCH_CNTL;
typedef union MC_SEQ_BIT_REMAP_B0_D0__SI__CI regMC_SEQ_BIT_REMAP_B0_D0__SI__CI;
typedef union MC_SEQ_BIT_REMAP_B0_D1__SI__CI regMC_SEQ_BIT_REMAP_B0_D1__SI__CI;
typedef union MC_SEQ_BIT_REMAP_B1_D0__SI__CI regMC_SEQ_BIT_REMAP_B1_D0__SI__CI;
typedef union MC_SEQ_BIT_REMAP_B1_D1__SI__CI regMC_SEQ_BIT_REMAP_B1_D1__SI__CI;
typedef union MC_SEQ_BIT_REMAP_B2_D0__SI__CI regMC_SEQ_BIT_REMAP_B2_D0__SI__CI;
typedef union MC_SEQ_BIT_REMAP_B2_D1__SI__CI regMC_SEQ_BIT_REMAP_B2_D1__SI__CI;
typedef union MC_SEQ_BIT_REMAP_B3_D0__SI__CI regMC_SEQ_BIT_REMAP_B3_D0__SI__CI;
typedef union MC_SEQ_BIT_REMAP_B3_D1__SI__CI regMC_SEQ_BIT_REMAP_B3_D1__SI__CI;
typedef union MC_SEQ_BYTE_REMAP_D0__SI__CI regMC_SEQ_BYTE_REMAP_D0__SI__CI;
typedef union MC_SEQ_BYTE_REMAP_D1__SI__CI regMC_SEQ_BYTE_REMAP_D1__SI__CI;
typedef union MC_SEQ_CAS_TIMING__SI__CI regMC_SEQ_CAS_TIMING__SI__CI;
typedef union MC_SEQ_CAS_TIMING_LP__SI__CI regMC_SEQ_CAS_TIMING_LP__SI__CI;
typedef union MC_SEQ_CG__SI__CI regMC_SEQ_CG__SI__CI;
typedef union MC_SEQ_CMD__SI__CI regMC_SEQ_CMD__SI__CI;
typedef union MC_SEQ_CNTL__SI__CI regMC_SEQ_CNTL__SI__CI;
typedef union MC_SEQ_CNTL_2__CI regMC_SEQ_CNTL_2__CI;
typedef union MC_SEQ_CNTL_2__SI regMC_SEQ_CNTL_2__SI;
typedef union MC_SEQ_CNTL_3__CI regMC_SEQ_CNTL_3__CI;
typedef union MC_SEQ_DLL_STBY_LP__CI regMC_SEQ_DLL_STBY_LP__CI;
typedef union MC_SEQ_DLL_STBY__CI regMC_SEQ_DLL_STBY__CI;
typedef union MC_SEQ_DRAM__SI__CI regMC_SEQ_DRAM__SI__CI;
typedef union MC_SEQ_DRAM_2__SI__CI regMC_SEQ_DRAM_2__SI__CI;
typedef union MC_SEQ_DRAM_ERROR_INSERTION__SI__CI regMC_SEQ_DRAM_ERROR_INSERTION__SI__CI;
typedef union MC_SEQ_FIFO_CTL__SI__CI regMC_SEQ_FIFO_CTL__SI__CI;
typedef union MC_SEQ_G5PDX_CMD0_LP__CI regMC_SEQ_G5PDX_CMD0_LP__CI;
typedef union MC_SEQ_G5PDX_CMD0__CI regMC_SEQ_G5PDX_CMD0__CI;
typedef union MC_SEQ_G5PDX_CMD1_LP__CI regMC_SEQ_G5PDX_CMD1_LP__CI;
typedef union MC_SEQ_G5PDX_CMD1__CI regMC_SEQ_G5PDX_CMD1__CI;
typedef union MC_SEQ_G5PDX_CTRL_LP__CI regMC_SEQ_G5PDX_CTRL_LP__CI;
typedef union MC_SEQ_G5PDX_CTRL__CI regMC_SEQ_G5PDX_CTRL__CI;
typedef union MC_SEQ_IO_DEBUG_DATA__SI__CI regMC_SEQ_IO_DEBUG_DATA__SI__CI;
typedef union MC_SEQ_IO_DEBUG_INDEX__SI__CI regMC_SEQ_IO_DEBUG_INDEX__SI__CI;
typedef union MC_SEQ_IO_RDBI__SI__CI regMC_SEQ_IO_RDBI__SI__CI;
typedef union MC_SEQ_IO_REDC__SI__CI regMC_SEQ_IO_REDC__SI__CI;
typedef union MC_SEQ_IO_RESERVE_D0__SI__CI regMC_SEQ_IO_RESERVE_D0__SI__CI;
typedef union MC_SEQ_IO_RESERVE_D1__SI__CI regMC_SEQ_IO_RESERVE_D1__SI__CI;
typedef union MC_SEQ_IO_RWORD0__SI__CI regMC_SEQ_IO_RWORD0__SI__CI;
typedef union MC_SEQ_IO_RWORD1__SI__CI regMC_SEQ_IO_RWORD1__SI__CI;
typedef union MC_SEQ_IO_RWORD2__SI__CI regMC_SEQ_IO_RWORD2__SI__CI;
typedef union MC_SEQ_IO_RWORD3__SI__CI regMC_SEQ_IO_RWORD3__SI__CI;
typedef union MC_SEQ_IO_RWORD4__SI__CI regMC_SEQ_IO_RWORD4__SI__CI;
typedef union MC_SEQ_IO_RWORD5__SI__CI regMC_SEQ_IO_RWORD5__SI__CI;
typedef union MC_SEQ_IO_RWORD6__SI__CI regMC_SEQ_IO_RWORD6__SI__CI;
typedef union MC_SEQ_IO_RWORD7__SI__CI regMC_SEQ_IO_RWORD7__SI__CI;
typedef union MC_SEQ_MISC0__SI__CI regMC_SEQ_MISC0__SI__CI;
typedef union MC_SEQ_MISC1__SI__CI regMC_SEQ_MISC1__SI__CI;
typedef union MC_SEQ_MISC3__SI__CI regMC_SEQ_MISC3__SI__CI;
typedef union MC_SEQ_MISC4__SI__CI regMC_SEQ_MISC4__SI__CI;
typedef union MC_SEQ_MISC5__SI__CI regMC_SEQ_MISC5__SI__CI;
typedef union MC_SEQ_MISC6__SI__CI regMC_SEQ_MISC6__SI__CI;
typedef union MC_SEQ_MISC7__SI__CI regMC_SEQ_MISC7__SI__CI;
typedef union MC_SEQ_MISC8__SI__CI regMC_SEQ_MISC8__SI__CI;
typedef union MC_SEQ_MISC9__SI__CI regMC_SEQ_MISC9__SI__CI;
typedef union MC_SEQ_MISC_TIMING__SI__CI regMC_SEQ_MISC_TIMING__SI__CI;
typedef union MC_SEQ_MISC_TIMING2__SI__CI regMC_SEQ_MISC_TIMING2__SI__CI;
typedef union MC_SEQ_MISC_TIMING2_LP__SI__CI regMC_SEQ_MISC_TIMING2_LP__SI__CI;
typedef union MC_SEQ_MISC_TIMING_LP__SI__CI regMC_SEQ_MISC_TIMING_LP__SI__CI;
typedef union MC_SEQ_MPLL_OVERRIDE__SI__CI regMC_SEQ_MPLL_OVERRIDE__SI__CI;
typedef union MC_SEQ_PERF_CNTL__SI__CI regMC_SEQ_PERF_CNTL__SI__CI;
typedef union MC_SEQ_PERF_CNTL_1__SI__CI regMC_SEQ_PERF_CNTL_1__SI__CI;
typedef union MC_SEQ_PERF_SEQ_CNT_A_I0__SI__CI regMC_SEQ_PERF_SEQ_CNT_A_I0__SI__CI;
typedef union MC_SEQ_PERF_SEQ_CNT_A_I1__SI__CI regMC_SEQ_PERF_SEQ_CNT_A_I1__SI__CI;
typedef union MC_SEQ_PERF_SEQ_CNT_B_I0__SI__CI regMC_SEQ_PERF_SEQ_CNT_B_I0__SI__CI;
typedef union MC_SEQ_PERF_SEQ_CNT_B_I1__SI__CI regMC_SEQ_PERF_SEQ_CNT_B_I1__SI__CI;
typedef union MC_SEQ_PERF_SEQ_CNT_C_I0__SI__CI regMC_SEQ_PERF_SEQ_CNT_C_I0__SI__CI;
typedef union MC_SEQ_PERF_SEQ_CNT_C_I1__SI__CI regMC_SEQ_PERF_SEQ_CNT_C_I1__SI__CI;
typedef union MC_SEQ_PERF_SEQ_CNT_D_I0__SI__CI regMC_SEQ_PERF_SEQ_CNT_D_I0__SI__CI;
typedef union MC_SEQ_PERF_SEQ_CNT_D_I1__SI__CI regMC_SEQ_PERF_SEQ_CNT_D_I1__SI__CI;
typedef union MC_SEQ_PERF_SEQ_CTL__SI__CI regMC_SEQ_PERF_SEQ_CTL__SI__CI;
typedef union MC_SEQ_PHYREG_BCAST__CI regMC_SEQ_PHYREG_BCAST__CI;
typedef union MC_SEQ_PMG_CMD_EMRS_LP__SI__CI regMC_SEQ_PMG_CMD_EMRS_LP__SI__CI;
typedef union MC_SEQ_PMG_CMD_MRS1_LP__SI__CI regMC_SEQ_PMG_CMD_MRS1_LP__SI__CI;
typedef union MC_SEQ_PMG_CMD_MRS2_LP__SI__CI regMC_SEQ_PMG_CMD_MRS2_LP__SI__CI;
typedef union MC_SEQ_PMG_CMD_MRS_LP__SI__CI regMC_SEQ_PMG_CMD_MRS_LP__SI__CI;
typedef union MC_SEQ_PMG_DVS_CMD_LP__CI regMC_SEQ_PMG_DVS_CMD_LP__CI;
typedef union MC_SEQ_PMG_DVS_CMD__CI regMC_SEQ_PMG_DVS_CMD__CI;
typedef union MC_SEQ_PMG_DVS_CTL_LP__CI regMC_SEQ_PMG_DVS_CTL_LP__CI;
typedef union MC_SEQ_PMG_DVS_CTL__CI regMC_SEQ_PMG_DVS_CTL__CI;
typedef union MC_SEQ_PMG_PG_HWCNTL__SI__CI regMC_SEQ_PMG_PG_HWCNTL__SI__CI;
typedef union MC_SEQ_PMG_PG_SWCNTL_0__SI__CI regMC_SEQ_PMG_PG_SWCNTL_0__SI__CI;
typedef union MC_SEQ_PMG_PG_SWCNTL_1__SI__CI regMC_SEQ_PMG_PG_SWCNTL_1__SI__CI;
typedef union MC_SEQ_PMG_TIMING__SI__CI regMC_SEQ_PMG_TIMING__SI__CI;
typedef union MC_SEQ_PMG_TIMING_LP__SI__CI regMC_SEQ_PMG_TIMING_LP__SI__CI;
typedef union MC_SEQ_RAS_TIMING__SI__CI regMC_SEQ_RAS_TIMING__SI__CI;
typedef union MC_SEQ_RAS_TIMING_LP__SI__CI regMC_SEQ_RAS_TIMING_LP__SI__CI;
typedef union MC_SEQ_RD_CTL_D0__SI__CI regMC_SEQ_RD_CTL_D0__SI__CI;
typedef union MC_SEQ_RD_CTL_D0_LP__SI__CI regMC_SEQ_RD_CTL_D0_LP__SI__CI;
typedef union MC_SEQ_RD_CTL_D1__SI__CI regMC_SEQ_RD_CTL_D1__SI__CI;
typedef union MC_SEQ_RD_CTL_D1_LP__SI__CI regMC_SEQ_RD_CTL_D1_LP__SI__CI;
typedef union MC_SEQ_RESERVE_0_S__SI__CI regMC_SEQ_RESERVE_0_S__SI__CI;
typedef union MC_SEQ_RESERVE_1_S__SI__CI regMC_SEQ_RESERVE_1_S__SI__CI;
typedef union MC_SEQ_RESERVE_M__SI__CI regMC_SEQ_RESERVE_M__SI__CI;
typedef union MC_SEQ_RXFRAMING_BYTE0_D0__SI__CI regMC_SEQ_RXFRAMING_BYTE0_D0__SI__CI;
typedef union MC_SEQ_RXFRAMING_BYTE0_D1__SI__CI regMC_SEQ_RXFRAMING_BYTE0_D1__SI__CI;
typedef union MC_SEQ_RXFRAMING_BYTE1_D0__SI__CI regMC_SEQ_RXFRAMING_BYTE1_D0__SI__CI;
typedef union MC_SEQ_RXFRAMING_BYTE1_D1__SI__CI regMC_SEQ_RXFRAMING_BYTE1_D1__SI__CI;
typedef union MC_SEQ_RXFRAMING_BYTE2_D0__SI__CI regMC_SEQ_RXFRAMING_BYTE2_D0__SI__CI;
typedef union MC_SEQ_RXFRAMING_BYTE2_D1__SI__CI regMC_SEQ_RXFRAMING_BYTE2_D1__SI__CI;
typedef union MC_SEQ_RXFRAMING_BYTE3_D0__SI__CI regMC_SEQ_RXFRAMING_BYTE3_D0__SI__CI;
typedef union MC_SEQ_RXFRAMING_BYTE3_D1__SI__CI regMC_SEQ_RXFRAMING_BYTE3_D1__SI__CI;
typedef union MC_SEQ_RXFRAMING_DBI_D0__SI__CI regMC_SEQ_RXFRAMING_DBI_D0__SI__CI;
typedef union MC_SEQ_RXFRAMING_DBI_D1__SI__CI regMC_SEQ_RXFRAMING_DBI_D1__SI__CI;
typedef union MC_SEQ_RXFRAMING_EDC_D0__SI__CI regMC_SEQ_RXFRAMING_EDC_D0__SI__CI;
typedef union MC_SEQ_RXFRAMING_EDC_D1__SI__CI regMC_SEQ_RXFRAMING_EDC_D1__SI__CI;
typedef union MC_SEQ_SREG_READ__CI regMC_SEQ_SREG_READ__CI;
typedef union MC_SEQ_SREG_STATUS__CI regMC_SEQ_SREG_STATUS__CI;
typedef union MC_SEQ_STATUS_M__SI__CI regMC_SEQ_STATUS_M__SI__CI;
typedef union MC_SEQ_STATUS_S__SI__CI regMC_SEQ_STATUS_S__SI__CI;
typedef union MC_SEQ_SUP_CNTL__SI__CI regMC_SEQ_SUP_CNTL__SI__CI;
typedef union MC_SEQ_SUP_DEC_STAT__SI__CI regMC_SEQ_SUP_DEC_STAT__SI__CI;
typedef union MC_SEQ_SUP_GP0_STAT__SI__CI regMC_SEQ_SUP_GP0_STAT__SI__CI;
typedef union MC_SEQ_SUP_GP1_STAT__SI__CI regMC_SEQ_SUP_GP1_STAT__SI__CI;
typedef union MC_SEQ_SUP_GP2_STAT__SI__CI regMC_SEQ_SUP_GP2_STAT__SI__CI;
typedef union MC_SEQ_SUP_GP3_STAT__SI__CI regMC_SEQ_SUP_GP3_STAT__SI__CI;
typedef union MC_SEQ_SUP_IR_STAT__SI__CI regMC_SEQ_SUP_IR_STAT__SI__CI;
typedef union MC_SEQ_SUP_PGM__SI__CI regMC_SEQ_SUP_PGM__SI__CI;
typedef union MC_SEQ_SUP_PGM_STAT__SI__CI regMC_SEQ_SUP_PGM_STAT__SI__CI;
typedef union MC_SEQ_SUP_R_PGM__SI__CI regMC_SEQ_SUP_R_PGM__SI__CI;
typedef union MC_SEQ_TCG_CNTL__SI__CI regMC_SEQ_TCG_CNTL__SI__CI;
typedef union MC_SEQ_TIMER_RD__SI__CI regMC_SEQ_TIMER_RD__SI__CI;
typedef union MC_SEQ_TIMER_WR__SI__CI regMC_SEQ_TIMER_WR__SI__CI;
typedef union MC_SEQ_TRAIN_CAPTURE__SI__CI regMC_SEQ_TRAIN_CAPTURE__SI__CI;
typedef union MC_SEQ_TRAIN_EDC_THRESHOLD__SI__CI regMC_SEQ_TRAIN_EDC_THRESHOLD__SI__CI;
typedef union MC_SEQ_TRAIN_EDC_THRESHOLD2__SI__CI regMC_SEQ_TRAIN_EDC_THRESHOLD2__SI__CI;
typedef union MC_SEQ_TRAIN_EDC_THRESHOLD3__SI__CI regMC_SEQ_TRAIN_EDC_THRESHOLD3__SI__CI;
typedef union MC_SEQ_TRAIN_TIMING__SI__CI regMC_SEQ_TRAIN_TIMING__SI__CI;
typedef union MC_SEQ_TRAIN_WAKEUP_CLEAR__SI__CI regMC_SEQ_TRAIN_WAKEUP_CLEAR__SI__CI;
typedef union MC_SEQ_TRAIN_WAKEUP_CNTL__SI__CI regMC_SEQ_TRAIN_WAKEUP_CNTL__SI__CI;
typedef union MC_SEQ_TRAIN_WAKEUP_EDGE__SI__CI regMC_SEQ_TRAIN_WAKEUP_EDGE__SI__CI;
typedef union MC_SEQ_TRAIN_WAKEUP_MASK__SI__CI regMC_SEQ_TRAIN_WAKEUP_MASK__SI__CI;
typedef union MC_SEQ_TSM_BCNT__SI__CI regMC_SEQ_TSM_BCNT__SI__CI;
typedef union MC_SEQ_TSM_CTRL__SI__CI regMC_SEQ_TSM_CTRL__SI__CI;
typedef union MC_SEQ_TSM_DBI__SI__CI regMC_SEQ_TSM_DBI__SI__CI;
typedef union MC_SEQ_TSM_DEBUG_DATA__SI__CI regMC_SEQ_TSM_DEBUG_DATA__SI__CI;
typedef union MC_SEQ_TSM_DEBUG_INDEX__SI__CI regMC_SEQ_TSM_DEBUG_INDEX__SI__CI;
typedef union MC_SEQ_TSM_EDC__SI__CI regMC_SEQ_TSM_EDC__SI__CI;
typedef union MC_SEQ_TSM_FLAG__SI__CI regMC_SEQ_TSM_FLAG__SI__CI;
typedef union MC_SEQ_TSM_GCNT__SI__CI regMC_SEQ_TSM_GCNT__SI__CI;
typedef union MC_SEQ_TSM_MISC__SI__CI regMC_SEQ_TSM_MISC__SI__CI;
typedef union MC_SEQ_TSM_NCNT__SI__CI regMC_SEQ_TSM_NCNT__SI__CI;
typedef union MC_SEQ_TSM_OCNT__SI__CI regMC_SEQ_TSM_OCNT__SI__CI;
typedef union MC_SEQ_TSM_UPDATE__SI__CI regMC_SEQ_TSM_UPDATE__SI__CI;
typedef union MC_SEQ_TSM_WCDR__SI__CI regMC_SEQ_TSM_WCDR__SI__CI;
typedef union MC_SEQ_TXFRAMING_BYTE0_D0__SI__CI regMC_SEQ_TXFRAMING_BYTE0_D0__SI__CI;
typedef union MC_SEQ_TXFRAMING_BYTE0_D1__SI__CI regMC_SEQ_TXFRAMING_BYTE0_D1__SI__CI;
typedef union MC_SEQ_TXFRAMING_BYTE1_D0__SI__CI regMC_SEQ_TXFRAMING_BYTE1_D0__SI__CI;
typedef union MC_SEQ_TXFRAMING_BYTE1_D1__SI__CI regMC_SEQ_TXFRAMING_BYTE1_D1__SI__CI;
typedef union MC_SEQ_TXFRAMING_BYTE2_D0__SI__CI regMC_SEQ_TXFRAMING_BYTE2_D0__SI__CI;
typedef union MC_SEQ_TXFRAMING_BYTE2_D1__SI__CI regMC_SEQ_TXFRAMING_BYTE2_D1__SI__CI;
typedef union MC_SEQ_TXFRAMING_BYTE3_D0__SI__CI regMC_SEQ_TXFRAMING_BYTE3_D0__SI__CI;
typedef union MC_SEQ_TXFRAMING_BYTE3_D1__SI__CI regMC_SEQ_TXFRAMING_BYTE3_D1__SI__CI;
typedef union MC_SEQ_TXFRAMING_DBI_D0__SI__CI regMC_SEQ_TXFRAMING_DBI_D0__SI__CI;
typedef union MC_SEQ_TXFRAMING_DBI_D1__SI__CI regMC_SEQ_TXFRAMING_DBI_D1__SI__CI;
typedef union MC_SEQ_TXFRAMING_EDC_D0__SI__CI regMC_SEQ_TXFRAMING_EDC_D0__SI__CI;
typedef union MC_SEQ_TXFRAMING_EDC_D1__SI__CI regMC_SEQ_TXFRAMING_EDC_D1__SI__CI;
typedef union MC_SEQ_TXFRAMING_FCK_D0__SI__CI regMC_SEQ_TXFRAMING_FCK_D0__SI__CI;
typedef union MC_SEQ_TXFRAMING_FCK_D1__SI__CI regMC_SEQ_TXFRAMING_FCK_D1__SI__CI;
typedef union MC_SEQ_VENDOR_ID_I0__SI__CI regMC_SEQ_VENDOR_ID_I0__SI__CI;
typedef union MC_SEQ_VENDOR_ID_I1__SI__CI regMC_SEQ_VENDOR_ID_I1__SI__CI;
typedef union MC_SEQ_WCDR_CTRL__SI__CI regMC_SEQ_WCDR_CTRL__SI__CI;
typedef union MC_SEQ_WR_CTL_2__SI__CI regMC_SEQ_WR_CTL_2__SI__CI;
typedef union MC_SEQ_WR_CTL_2_LP__SI__CI regMC_SEQ_WR_CTL_2_LP__SI__CI;
typedef union MC_SEQ_WR_CTL_D0__SI__CI regMC_SEQ_WR_CTL_D0__SI__CI;
typedef union MC_SEQ_WR_CTL_D0_LP__SI__CI regMC_SEQ_WR_CTL_D0_LP__SI__CI;
typedef union MC_SEQ_WR_CTL_D1__SI__CI regMC_SEQ_WR_CTL_D1__SI__CI;
typedef union MC_SEQ_WR_CTL_D1_LP__SI__CI regMC_SEQ_WR_CTL_D1_LP__SI__CI;
typedef union MC_SHARED_BLACKOUT_CNTL__SI__CI regMC_SHARED_BLACKOUT_CNTL__SI__CI;
typedef union MC_SHARED_BLACKOUT_CNTL__VI regMC_SHARED_BLACKOUT_CNTL__VI;
typedef union MC_SHARED_CHMAP regMC_SHARED_CHMAP;
typedef union MC_SHARED_CHREMAP__SI__CI regMC_SHARED_CHREMAP__SI__CI;
typedef union MC_SHARED_CHREMAP__VI regMC_SHARED_CHREMAP__VI;
typedef union MC_TRAIN_EDCCDR_R_D0__SI__CI regMC_TRAIN_EDCCDR_R_D0__SI__CI;
typedef union MC_TRAIN_EDCCDR_R_D1__SI__CI regMC_TRAIN_EDCCDR_R_D1__SI__CI;
typedef union MC_TRAIN_EDC_STATUS_D0__SI__CI regMC_TRAIN_EDC_STATUS_D0__SI__CI;
typedef union MC_TRAIN_EDC_STATUS_D1__SI__CI regMC_TRAIN_EDC_STATUS_D1__SI__CI;
typedef union MC_TRAIN_PRBSERR_0_D0__SI__CI regMC_TRAIN_PRBSERR_0_D0__SI__CI;
typedef union MC_TRAIN_PRBSERR_0_D1__SI__CI regMC_TRAIN_PRBSERR_0_D1__SI__CI;
typedef union MC_TRAIN_PRBSERR_1_D0__SI__CI regMC_TRAIN_PRBSERR_1_D0__SI__CI;
typedef union MC_TRAIN_PRBSERR_1_D1__SI__CI regMC_TRAIN_PRBSERR_1_D1__SI__CI;
typedef union MC_TRAIN_PRBSERR_2_D0__SI__CI regMC_TRAIN_PRBSERR_2_D0__SI__CI;
typedef union MC_TRAIN_PRBSERR_2_D1__SI__CI regMC_TRAIN_PRBSERR_2_D1__SI__CI;
typedef union MC_TSM_DEBUG_BCNT0__SI__CI regMC_TSM_DEBUG_BCNT0__SI__CI;
typedef union MC_TSM_DEBUG_BCNT1__SI__CI regMC_TSM_DEBUG_BCNT1__SI__CI;
typedef union MC_TSM_DEBUG_BCNT10__SI__CI regMC_TSM_DEBUG_BCNT10__SI__CI;
typedef union MC_TSM_DEBUG_BCNT2__SI__CI regMC_TSM_DEBUG_BCNT2__SI__CI;
typedef union MC_TSM_DEBUG_BCNT3__SI__CI regMC_TSM_DEBUG_BCNT3__SI__CI;
typedef union MC_TSM_DEBUG_BCNT4__SI__CI regMC_TSM_DEBUG_BCNT4__SI__CI;
typedef union MC_TSM_DEBUG_BCNT5__SI__CI regMC_TSM_DEBUG_BCNT5__SI__CI;
typedef union MC_TSM_DEBUG_BCNT6__SI__CI regMC_TSM_DEBUG_BCNT6__SI__CI;
typedef union MC_TSM_DEBUG_BCNT7__SI__CI regMC_TSM_DEBUG_BCNT7__SI__CI;
typedef union MC_TSM_DEBUG_BCNT8__SI__CI regMC_TSM_DEBUG_BCNT8__SI__CI;
typedef union MC_TSM_DEBUG_BCNT9__SI__CI regMC_TSM_DEBUG_BCNT9__SI__CI;
typedef union MC_TSM_DEBUG_BKPT__SI__CI regMC_TSM_DEBUG_BKPT__SI__CI;
typedef union MC_TSM_DEBUG_FLAG__SI__CI regMC_TSM_DEBUG_FLAG__SI__CI;
typedef union MC_TSM_DEBUG_GCNT__SI__CI regMC_TSM_DEBUG_GCNT__SI__CI;
typedef union MC_TSM_DEBUG_MISC__SI__CI regMC_TSM_DEBUG_MISC__SI__CI;
typedef union MC_TSM_DEBUG_ST01__SI__CI regMC_TSM_DEBUG_ST01__SI__CI;
typedef union MC_TSM_DEBUG_ST23__SI__CI regMC_TSM_DEBUG_ST23__SI__CI;
typedef union MC_TSM_DEBUG_ST45__SI__CI regMC_TSM_DEBUG_ST45__SI__CI;
typedef union MC_VM_AGP_BASE regMC_VM_AGP_BASE;
typedef union MC_VM_AGP_BOT regMC_VM_AGP_BOT;
typedef union MC_VM_AGP_TOP regMC_VM_AGP_TOP;
typedef union MC_VM_DC_WRITE_CNTL regMC_VM_DC_WRITE_CNTL;
typedef union MC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR regMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR;
typedef union MC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR regMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR;
typedef union MC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR regMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR;
typedef union MC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR regMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR;
typedef union MC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR regMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR;
typedef union MC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR regMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR;
typedef union MC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR regMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR;
typedef union MC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR regMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR;
typedef union MC_VM_FB_LOCATION regMC_VM_FB_LOCATION;
typedef union MC_VM_FB_OFFSET regMC_VM_FB_OFFSET;
typedef union MC_VM_L2_PERFCOUNTER0_CFG__CI__VI regMC_VM_L2_PERFCOUNTER0_CFG__CI__VI;
typedef union MC_VM_L2_PERFCOUNTER1_CFG__CI__VI regMC_VM_L2_PERFCOUNTER1_CFG__CI__VI;
typedef union MC_VM_L2_PERFCOUNTER_HI__CI__VI regMC_VM_L2_PERFCOUNTER_HI__CI__VI;
typedef union MC_VM_L2_PERFCOUNTER_LO__CI__VI regMC_VM_L2_PERFCOUNTER_LO__CI__VI;
typedef union MC_VM_L2_PERFCOUNTER_RSLT_CNTL__CI__VI regMC_VM_L2_PERFCOUNTER_RSLT_CNTL__CI__VI;
typedef union MC_VM_MB_L1_TLB0_DEBUG regMC_VM_MB_L1_TLB0_DEBUG;
typedef union MC_VM_MB_L1_TLB0_PERF_COUNTER_CNTL__SI regMC_VM_MB_L1_TLB0_PERF_COUNTER_CNTL__SI;
typedef union MC_VM_MB_L1_TLB0_PERF_COUNTER_STATUS__SI regMC_VM_MB_L1_TLB0_PERF_COUNTER_STATUS__SI;
typedef union MC_VM_MB_L1_TLB0_STATUS regMC_VM_MB_L1_TLB0_STATUS;
typedef union MC_VM_MB_L1_TLB1_PERF_COUNTER_CNTL__SI regMC_VM_MB_L1_TLB1_PERF_COUNTER_CNTL__SI;
typedef union MC_VM_MB_L1_TLB1_PERF_COUNTER_STATUS__SI regMC_VM_MB_L1_TLB1_PERF_COUNTER_STATUS__SI;
typedef union MC_VM_MB_L1_TLB1_STATUS regMC_VM_MB_L1_TLB1_STATUS;
typedef union MC_VM_MB_L1_TLB2_DEBUG regMC_VM_MB_L1_TLB2_DEBUG;
typedef union MC_VM_MB_L1_TLB2_PERF_COUNTER_CNTL__SI regMC_VM_MB_L1_TLB2_PERF_COUNTER_CNTL__SI;
typedef union MC_VM_MB_L1_TLB2_PERF_COUNTER_STATUS__SI regMC_VM_MB_L1_TLB2_PERF_COUNTER_STATUS__SI;
typedef union MC_VM_MB_L1_TLB2_STATUS regMC_VM_MB_L1_TLB2_STATUS;
typedef union MC_VM_MB_L1_TLB3_DEBUG regMC_VM_MB_L1_TLB3_DEBUG;
typedef union MC_VM_MB_L1_TLB3_PERF_COUNTER_CNTL__SI regMC_VM_MB_L1_TLB3_PERF_COUNTER_CNTL__SI;
typedef union MC_VM_MB_L1_TLB3_PERF_COUNTER_STATUS__SI regMC_VM_MB_L1_TLB3_PERF_COUNTER_STATUS__SI;
typedef union MC_VM_MB_L1_TLB3_STATUS regMC_VM_MB_L1_TLB3_STATUS;
typedef union MC_VM_MB_L2ARBITER_L2_CREDITS regMC_VM_MB_L2ARBITER_L2_CREDITS;
typedef union MC_VM_MB_SECURE__SI regMC_VM_MB_SECURE__SI;
typedef union MC_VM_MD_L1_TLB0_DEBUG regMC_VM_MD_L1_TLB0_DEBUG;
typedef union MC_VM_MD_L1_TLB0_PERF_COUNTER_CNTL__SI regMC_VM_MD_L1_TLB0_PERF_COUNTER_CNTL__SI;
typedef union MC_VM_MD_L1_TLB0_PERF_COUNTER_STATUS__SI regMC_VM_MD_L1_TLB0_PERF_COUNTER_STATUS__SI;
typedef union MC_VM_MD_L1_TLB0_STATUS regMC_VM_MD_L1_TLB0_STATUS;
typedef union MC_VM_MD_L1_TLB1_DEBUG regMC_VM_MD_L1_TLB1_DEBUG;
typedef union MC_VM_MD_L1_TLB1_PERF_COUNTER_CNTL__SI regMC_VM_MD_L1_TLB1_PERF_COUNTER_CNTL__SI;
typedef union MC_VM_MD_L1_TLB1_PERF_COUNTER_STATUS__SI regMC_VM_MD_L1_TLB1_PERF_COUNTER_STATUS__SI;
typedef union MC_VM_MD_L1_TLB1_STATUS regMC_VM_MD_L1_TLB1_STATUS;
typedef union MC_VM_MD_L1_TLB2_DEBUG regMC_VM_MD_L1_TLB2_DEBUG;
typedef union MC_VM_MD_L1_TLB2_PERF_COUNTER_CNTL__SI regMC_VM_MD_L1_TLB2_PERF_COUNTER_CNTL__SI;
typedef union MC_VM_MD_L1_TLB2_PERF_COUNTER_STATUS__SI regMC_VM_MD_L1_TLB2_PERF_COUNTER_STATUS__SI;
typedef union MC_VM_MD_L1_TLB2_STATUS regMC_VM_MD_L1_TLB2_STATUS;
typedef union MC_VM_MD_L1_TLB3_DEBUG regMC_VM_MD_L1_TLB3_DEBUG;
typedef union MC_VM_MD_L1_TLB3_PERF_COUNTER_CNTL__SI regMC_VM_MD_L1_TLB3_PERF_COUNTER_CNTL__SI;
typedef union MC_VM_MD_L1_TLB3_PERF_COUNTER_STATUS__SI regMC_VM_MD_L1_TLB3_PERF_COUNTER_STATUS__SI;
typedef union MC_VM_MD_L1_TLB3_STATUS regMC_VM_MD_L1_TLB3_STATUS;
typedef union MC_VM_MD_L1_TLB4_DEBUG__SI regMC_VM_MD_L1_TLB4_DEBUG__SI;
typedef union MC_VM_MD_L1_TLB4_PERF_COUNTER_CNTL__SI regMC_VM_MD_L1_TLB4_PERF_COUNTER_CNTL__SI;
typedef union MC_VM_MD_L1_TLB4_PERF_COUNTER_STATUS__SI regMC_VM_MD_L1_TLB4_PERF_COUNTER_STATUS__SI;
typedef union MC_VM_MD_L1_TLB4_STATUS__SI regMC_VM_MD_L1_TLB4_STATUS__SI;
typedef union MC_VM_MD_L1_TLB5_DEBUG__SI regMC_VM_MD_L1_TLB5_DEBUG__SI;
typedef union MC_VM_MD_L1_TLB5_PERF_COUNTER_CNTL__SI regMC_VM_MD_L1_TLB5_PERF_COUNTER_CNTL__SI;
typedef union MC_VM_MD_L1_TLB5_PERF_COUNTER_STATUS__SI regMC_VM_MD_L1_TLB5_PERF_COUNTER_STATUS__SI;
typedef union MC_VM_MD_L1_TLB5_STATUS__SI regMC_VM_MD_L1_TLB5_STATUS__SI;
typedef union MC_VM_MD_L2ARBITER_L2_CREDITS regMC_VM_MD_L2ARBITER_L2_CREDITS;
typedef union MC_VM_MD_SECURE__SI regMC_VM_MD_SECURE__SI;
typedef union MC_VM_MX_L1_TLB_CNTL regMC_VM_MX_L1_TLB_CNTL;
typedef union MC_VM_STEERING__CI__VI regMC_VM_STEERING__CI__VI;
typedef union MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR;
typedef union MC_VM_SYSTEM_APERTURE_HIGH_ADDR regMC_VM_SYSTEM_APERTURE_HIGH_ADDR;
typedef union MC_VM_SYSTEM_APERTURE_LOW_ADDR regMC_VM_SYSTEM_APERTURE_LOW_ADDR;
typedef union MC_WR_CB regMC_WR_CB;
typedef union MC_WR_DB regMC_WR_DB;
typedef union MC_WR_GRP_EXT regMC_WR_GRP_EXT;
typedef union MC_WR_GRP_GFX__CI regMC_WR_GRP_GFX__CI;
typedef union MC_WR_GRP_GFX__VI regMC_WR_GRP_GFX__VI;
typedef union MC_WR_GRP_GFX__SI regMC_WR_GRP_GFX__SI;
typedef union MC_WR_GRP_LCL regMC_WR_GRP_LCL;
typedef union MC_WR_GRP_OTH__CI__VI regMC_WR_GRP_OTH__CI__VI;
typedef union MC_WR_GRP_OTH__SI regMC_WR_GRP_OTH__SI;
typedef union MC_WR_GRP_SYS__CI regMC_WR_GRP_SYS__CI;
typedef union MC_WR_GRP_SYS__VI regMC_WR_GRP_SYS__VI;
typedef union MC_WR_GRP_SYS__SI regMC_WR_GRP_SYS__SI;
typedef union MC_WR_HUB regMC_WR_HUB;
typedef union MC_WR_TC0 regMC_WR_TC0;
typedef union MC_WR_TC1 regMC_WR_TC1;
typedef union MC_XBAR_ADDR_DEC regMC_XBAR_ADDR_DEC;
typedef union MC_XBAR_ARB regMC_XBAR_ARB;
typedef union MC_XBAR_ARB_MAX_BURST regMC_XBAR_ARB_MAX_BURST;
typedef union MC_XBAR_CHTRIREMAP regMC_XBAR_CHTRIREMAP;
typedef union MC_XBAR_PERF_MON_CNTL0__SI__CI regMC_XBAR_PERF_MON_CNTL0__SI__CI;
typedef union MC_XBAR_PERF_MON_CNTL1__SI__CI regMC_XBAR_PERF_MON_CNTL1__SI__CI;
typedef union MC_XBAR_PERF_MON_CNTL2__SI__CI regMC_XBAR_PERF_MON_CNTL2__SI__CI;
typedef union MC_XBAR_PERF_MON_MAX_THSH__SI__CI regMC_XBAR_PERF_MON_MAX_THSH__SI__CI;
typedef union MC_XBAR_PERF_MON_RSLT0__SI__CI regMC_XBAR_PERF_MON_RSLT0__SI__CI;
typedef union MC_XBAR_PERF_MON_RSLT1__SI__CI regMC_XBAR_PERF_MON_RSLT1__SI__CI;
typedef union MC_XBAR_PERF_MON_RSLT2__SI__CI regMC_XBAR_PERF_MON_RSLT2__SI__CI;
typedef union MC_XBAR_PERF_MON_RSLT3__SI__CI regMC_XBAR_PERF_MON_RSLT3__SI__CI;
typedef union MC_XBAR_RDREQ_CREDIT regMC_XBAR_RDREQ_CREDIT;
typedef union MC_XBAR_RDREQ_PRI_CREDIT regMC_XBAR_RDREQ_PRI_CREDIT;
typedef union MC_XBAR_RDRET_CREDIT1 regMC_XBAR_RDRET_CREDIT1;
typedef union MC_XBAR_RDRET_CREDIT2 regMC_XBAR_RDRET_CREDIT2;
typedef union MC_XBAR_RDRET_PRI_CREDIT1 regMC_XBAR_RDRET_PRI_CREDIT1;
typedef union MC_XBAR_RDRET_PRI_CREDIT2 regMC_XBAR_RDRET_PRI_CREDIT2;
typedef union MC_XBAR_REMOTE regMC_XBAR_REMOTE;
typedef union MC_XBAR_SPARE0 regMC_XBAR_SPARE0;
typedef union MC_XBAR_SPARE1 regMC_XBAR_SPARE1;
typedef union MC_XBAR_TWOCHAN regMC_XBAR_TWOCHAN;
typedef union MC_XBAR_WRREQ_CREDIT regMC_XBAR_WRREQ_CREDIT;
typedef union MC_XBAR_WRRET_CREDIT1 regMC_XBAR_WRRET_CREDIT1;
typedef union MC_XBAR_WRRET_CREDIT2 regMC_XBAR_WRRET_CREDIT2;
typedef union MC_XPB_CLG_CFG0 regMC_XPB_CLG_CFG0;
typedef union MC_XPB_CLG_CFG1 regMC_XPB_CLG_CFG1;
typedef union MC_XPB_CLG_CFG10 regMC_XPB_CLG_CFG10;
typedef union MC_XPB_CLG_CFG11 regMC_XPB_CLG_CFG11;
typedef union MC_XPB_CLG_CFG12 regMC_XPB_CLG_CFG12;
typedef union MC_XPB_CLG_CFG13 regMC_XPB_CLG_CFG13;
typedef union MC_XPB_CLG_CFG14 regMC_XPB_CLG_CFG14;
typedef union MC_XPB_CLG_CFG15 regMC_XPB_CLG_CFG15;
typedef union MC_XPB_CLG_CFG16 regMC_XPB_CLG_CFG16;
typedef union MC_XPB_CLG_CFG17 regMC_XPB_CLG_CFG17;
typedef union MC_XPB_CLG_CFG18 regMC_XPB_CLG_CFG18;
typedef union MC_XPB_CLG_CFG19 regMC_XPB_CLG_CFG19;
typedef union MC_XPB_CLG_CFG2 regMC_XPB_CLG_CFG2;
typedef union MC_XPB_CLG_CFG20 regMC_XPB_CLG_CFG20;
typedef union MC_XPB_CLG_CFG21 regMC_XPB_CLG_CFG21;
typedef union MC_XPB_CLG_CFG22 regMC_XPB_CLG_CFG22;
typedef union MC_XPB_CLG_CFG23 regMC_XPB_CLG_CFG23;
typedef union MC_XPB_CLG_CFG24 regMC_XPB_CLG_CFG24;
typedef union MC_XPB_CLG_CFG25 regMC_XPB_CLG_CFG25;
typedef union MC_XPB_CLG_CFG26 regMC_XPB_CLG_CFG26;
typedef union MC_XPB_CLG_CFG27 regMC_XPB_CLG_CFG27;
typedef union MC_XPB_CLG_CFG28 regMC_XPB_CLG_CFG28;
typedef union MC_XPB_CLG_CFG29 regMC_XPB_CLG_CFG29;
typedef union MC_XPB_CLG_CFG3 regMC_XPB_CLG_CFG3;
typedef union MC_XPB_CLG_CFG30 regMC_XPB_CLG_CFG30;
typedef union MC_XPB_CLG_CFG31 regMC_XPB_CLG_CFG31;
typedef union MC_XPB_CLG_CFG32 regMC_XPB_CLG_CFG32;
typedef union MC_XPB_CLG_CFG33 regMC_XPB_CLG_CFG33;
typedef union MC_XPB_CLG_CFG34 regMC_XPB_CLG_CFG34;
typedef union MC_XPB_CLG_CFG35 regMC_XPB_CLG_CFG35;
typedef union MC_XPB_CLG_CFG36 regMC_XPB_CLG_CFG36;
typedef union MC_XPB_CLG_CFG4 regMC_XPB_CLG_CFG4;
typedef union MC_XPB_CLG_CFG5 regMC_XPB_CLG_CFG5;
typedef union MC_XPB_CLG_CFG6 regMC_XPB_CLG_CFG6;
typedef union MC_XPB_CLG_CFG7 regMC_XPB_CLG_CFG7;
typedef union MC_XPB_CLG_CFG8 regMC_XPB_CLG_CFG8;
typedef union MC_XPB_CLG_CFG9 regMC_XPB_CLG_CFG9;
typedef union MC_XPB_CLG_EXTRA regMC_XPB_CLG_EXTRA;
typedef union MC_XPB_CLG_EXTRA_RD regMC_XPB_CLG_EXTRA_RD;
typedef union MC_XPB_CLK_GAT regMC_XPB_CLK_GAT;
typedef union MC_XPB_INTF_CFG regMC_XPB_INTF_CFG;
typedef union MC_XPB_INTF_CFG2 regMC_XPB_INTF_CFG2;
typedef union MC_XPB_INTF_STS regMC_XPB_INTF_STS;
typedef union MC_XPB_LB_ADDR regMC_XPB_LB_ADDR;
typedef union MC_XPB_MAP_INVERT_FLUSH_NUM_LSB regMC_XPB_MAP_INVERT_FLUSH_NUM_LSB;
typedef union MC_XPB_MISC_CFG regMC_XPB_MISC_CFG;
typedef union MC_XPB_P2P_BAR0 regMC_XPB_P2P_BAR0;
typedef union MC_XPB_P2P_BAR1 regMC_XPB_P2P_BAR1;
typedef union MC_XPB_P2P_BAR2 regMC_XPB_P2P_BAR2;
typedef union MC_XPB_P2P_BAR3 regMC_XPB_P2P_BAR3;
typedef union MC_XPB_P2P_BAR4 regMC_XPB_P2P_BAR4;
typedef union MC_XPB_P2P_BAR5 regMC_XPB_P2P_BAR5;
typedef union MC_XPB_P2P_BAR6 regMC_XPB_P2P_BAR6;
typedef union MC_XPB_P2P_BAR7 regMC_XPB_P2P_BAR7;
typedef union MC_XPB_P2P_BAR_CFG regMC_XPB_P2P_BAR_CFG;
typedef union MC_XPB_P2P_BAR_DEBUG regMC_XPB_P2P_BAR_DEBUG;
typedef union MC_XPB_P2P_BAR_DELTA_ABOVE regMC_XPB_P2P_BAR_DELTA_ABOVE;
typedef union MC_XPB_P2P_BAR_DELTA_BELOW regMC_XPB_P2P_BAR_DELTA_BELOW;
typedef union MC_XPB_P2P_BAR_SETUP regMC_XPB_P2P_BAR_SETUP;
typedef union MC_XPB_PEER_SYS_BAR0 regMC_XPB_PEER_SYS_BAR0;
typedef union MC_XPB_PEER_SYS_BAR1 regMC_XPB_PEER_SYS_BAR1;
typedef union MC_XPB_PEER_SYS_BAR2 regMC_XPB_PEER_SYS_BAR2;
typedef union MC_XPB_PEER_SYS_BAR3 regMC_XPB_PEER_SYS_BAR3;
typedef union MC_XPB_PEER_SYS_BAR4 regMC_XPB_PEER_SYS_BAR4;
typedef union MC_XPB_PEER_SYS_BAR5 regMC_XPB_PEER_SYS_BAR5;
typedef union MC_XPB_PEER_SYS_BAR6 regMC_XPB_PEER_SYS_BAR6;
typedef union MC_XPB_PEER_SYS_BAR7 regMC_XPB_PEER_SYS_BAR7;
typedef union MC_XPB_PEER_SYS_BAR8 regMC_XPB_PEER_SYS_BAR8;
typedef union MC_XPB_PEER_SYS_BAR9 regMC_XPB_PEER_SYS_BAR9;
typedef union MC_XPB_PERF_KNOBS regMC_XPB_PERF_KNOBS;
typedef union MC_XPB_PIPE_STS regMC_XPB_PIPE_STS;
typedef union MC_XPB_RTR_DEST_MAP0 regMC_XPB_RTR_DEST_MAP0;
typedef union MC_XPB_RTR_DEST_MAP1 regMC_XPB_RTR_DEST_MAP1;
typedef union MC_XPB_RTR_DEST_MAP2 regMC_XPB_RTR_DEST_MAP2;
typedef union MC_XPB_RTR_DEST_MAP3 regMC_XPB_RTR_DEST_MAP3;
typedef union MC_XPB_RTR_DEST_MAP4 regMC_XPB_RTR_DEST_MAP4;
typedef union MC_XPB_RTR_DEST_MAP5 regMC_XPB_RTR_DEST_MAP5;
typedef union MC_XPB_RTR_DEST_MAP6 regMC_XPB_RTR_DEST_MAP6;
typedef union MC_XPB_RTR_DEST_MAP7 regMC_XPB_RTR_DEST_MAP7;
typedef union MC_XPB_RTR_DEST_MAP8 regMC_XPB_RTR_DEST_MAP8;
typedef union MC_XPB_RTR_DEST_MAP9 regMC_XPB_RTR_DEST_MAP9;
typedef union MC_XPB_RTR_SRC_APRTR0 regMC_XPB_RTR_SRC_APRTR0;
typedef union MC_XPB_RTR_SRC_APRTR1 regMC_XPB_RTR_SRC_APRTR1;
typedef union MC_XPB_RTR_SRC_APRTR2 regMC_XPB_RTR_SRC_APRTR2;
typedef union MC_XPB_RTR_SRC_APRTR3 regMC_XPB_RTR_SRC_APRTR3;
typedef union MC_XPB_RTR_SRC_APRTR4 regMC_XPB_RTR_SRC_APRTR4;
typedef union MC_XPB_RTR_SRC_APRTR5 regMC_XPB_RTR_SRC_APRTR5;
typedef union MC_XPB_RTR_SRC_APRTR6 regMC_XPB_RTR_SRC_APRTR6;
typedef union MC_XPB_RTR_SRC_APRTR7 regMC_XPB_RTR_SRC_APRTR7;
typedef union MC_XPB_RTR_SRC_APRTR8 regMC_XPB_RTR_SRC_APRTR8;
typedef union MC_XPB_RTR_SRC_APRTR9 regMC_XPB_RTR_SRC_APRTR9;
typedef union MC_XPB_STICKY regMC_XPB_STICKY;
typedef union MC_XPB_STICKY_W1C regMC_XPB_STICKY_W1C;
typedef union MC_XPB_SUB_CTRL regMC_XPB_SUB_CTRL;
typedef union MC_XPB_UNC_THRESH_HST regMC_XPB_UNC_THRESH_HST;
typedef union MC_XPB_UNC_THRESH_SID regMC_XPB_UNC_THRESH_SID;
typedef union MC_XPB_WCB_CFG regMC_XPB_WCB_CFG;
typedef union MC_XPB_WCB_STS regMC_XPB_WCB_STS;
typedef union MC_XPB_XDMA_PEER_SYS_BAR0 regMC_XPB_XDMA_PEER_SYS_BAR0;
typedef union MC_XPB_XDMA_PEER_SYS_BAR1 regMC_XPB_XDMA_PEER_SYS_BAR1;
typedef union MC_XPB_XDMA_PEER_SYS_BAR2 regMC_XPB_XDMA_PEER_SYS_BAR2;
typedef union MC_XPB_XDMA_PEER_SYS_BAR3 regMC_XPB_XDMA_PEER_SYS_BAR3;
typedef union MC_XPB_XDMA_RTR_DEST_MAP0 regMC_XPB_XDMA_RTR_DEST_MAP0;
typedef union MC_XPB_XDMA_RTR_DEST_MAP1 regMC_XPB_XDMA_RTR_DEST_MAP1;
typedef union MC_XPB_XDMA_RTR_DEST_MAP2 regMC_XPB_XDMA_RTR_DEST_MAP2;
typedef union MC_XPB_XDMA_RTR_DEST_MAP3 regMC_XPB_XDMA_RTR_DEST_MAP3;
typedef union MC_XPB_XDMA_RTR_SRC_APRTR0 regMC_XPB_XDMA_RTR_SRC_APRTR0;
typedef union MC_XPB_XDMA_RTR_SRC_APRTR1 regMC_XPB_XDMA_RTR_SRC_APRTR1;
typedef union MC_XPB_XDMA_RTR_SRC_APRTR2 regMC_XPB_XDMA_RTR_SRC_APRTR2;
typedef union MC_XPB_XDMA_RTR_SRC_APRTR3 regMC_XPB_XDMA_RTR_SRC_APRTR3;
typedef union MEM_TYPE_CNTL__CI__VI regMEM_TYPE_CNTL__CI__VI;
typedef union MICROSECOND_TIME_BASE_DIV__SI regMICROSECOND_TIME_BASE_DIV__SI;
typedef union MINOR_VERSION__SI regMINOR_VERSION__SI;
typedef union MIN_GRANT regMIN_GRANT;
typedef union MISC_CLK_CTRL__CI__VI regMISC_CLK_CTRL__CI__VI;
typedef union MLPS0_DEBUG_BUS_SIGNALS__CI__VI regMLPS0_DEBUG_BUS_SIGNALS__CI__VI;
typedef union MLPS1_DEBUG_BUS_SIGNALS__CI__VI regMLPS1_DEBUG_BUS_SIGNALS__CI__VI;
typedef union MLPS2_DEBUG_BUS_SIGNALS__CI__VI regMLPS2_DEBUG_BUS_SIGNALS__CI__VI;
typedef union MLPS3_DEBUG_BUS_SIGNALS__CI__VI regMLPS3_DEBUG_BUS_SIGNALS__CI__VI;
typedef union MLPSPAD_PINSTRAPS__CI regMLPSPAD_PINSTRAPS__CI;
typedef union MLPSPAD_PINSTRAPS__VI regMLPSPAD_PINSTRAPS__VI;
typedef union MLPS_CNTL__CI__VI regMLPS_CNTL__CI__VI;
typedef union MM_CFGREGS_CNTL regMM_CFGREGS_CNTL;
typedef union MM_DATA regMM_DATA;
typedef union MM_INDEX regMM_INDEX;
typedef union MM_INDEX_HI__CI__VI regMM_INDEX_HI__CI__VI;
typedef union MPLL_AD_FUNC_CNTL__SI__CI regMPLL_AD_FUNC_CNTL__SI__CI;
typedef union MPLL_AD_STATUS__SI__CI regMPLL_AD_STATUS__SI__CI;
typedef union MPLL_BYPASSCLK_SEL regMPLL_BYPASSCLK_SEL;
typedef union MPLL_CNTL_MODE__SI__CI regMPLL_CNTL_MODE__SI__CI;
typedef union MPLL_CONTROL__SI__CI regMPLL_CONTROL__SI__CI;
typedef union MPLL_DQ_0_0_STATUS__SI__CI regMPLL_DQ_0_0_STATUS__SI__CI;
typedef union MPLL_DQ_0_1_STATUS__SI__CI regMPLL_DQ_0_1_STATUS__SI__CI;
typedef union MPLL_DQ_1_0_STATUS__SI__CI regMPLL_DQ_1_0_STATUS__SI__CI;
typedef union MPLL_DQ_1_1_STATUS__SI__CI regMPLL_DQ_1_1_STATUS__SI__CI;
typedef union MPLL_DQ_FUNC_CNTL__SI__CI regMPLL_DQ_FUNC_CNTL__SI__CI;
typedef union MPLL_FUNC_CNTL__SI__CI regMPLL_FUNC_CNTL__SI__CI;
typedef union MPLL_FUNC_CNTL_1__SI__CI regMPLL_FUNC_CNTL_1__SI__CI;
typedef union MPLL_FUNC_CNTL_2__CI regMPLL_FUNC_CNTL_2__CI;
typedef union MPLL_FUNC_CNTL_2__SI regMPLL_FUNC_CNTL_2__SI;
typedef union MPLL_SEQ_UCODE_1__SI__CI regMPLL_SEQ_UCODE_1__SI__CI;
typedef union MPLL_SEQ_UCODE_2__SI__CI regMPLL_SEQ_UCODE_2__SI__CI;
typedef union MPLL_SS1__SI__CI regMPLL_SS1__SI__CI;
typedef union MPLL_SS2__SI__CI regMPLL_SS2__SI__CI;
typedef union MPLL_TIME__SI__CI regMPLL_TIME__SI__CI;
typedef union MPRD_BUF_SIZE__SI regMPRD_BUF_SIZE__SI;
typedef union MPRD_BUF_WIDTH__SI regMPRD_BUF_WIDTH__SI;
typedef union MPRD_BYPASS_PITCH__SI regMPRD_BYPASS_PITCH__SI;
typedef union MPRD_CNTRL__SI regMPRD_CNTRL__SI;
typedef union MPRD_DBW_BUF_SIZE__SI regMPRD_DBW_BUF_SIZE__SI;
typedef union MPRD_HW_DEBUG__SI regMPRD_HW_DEBUG__SI;
typedef union MPRD_OUTOFRANGE_PIXELS__SI regMPRD_OUTOFRANGE_PIXELS__SI;
typedef union MPRD_STATUS__SI regMPRD_STATUS__SI;
typedef union MP_BUF_MAP__SI regMP_BUF_MAP__SI;
typedef union MP_BUF_NUM__SI regMP_BUF_NUM__SI;
typedef union MP_BUF_SIZE__SI regMP_BUF_SIZE__SI;
typedef union MP_CACHE_CTRL__SI regMP_CACHE_CTRL__SI;
typedef union MP_CACHE_PERF_COUNTER__SI regMP_CACHE_PERF_COUNTER__SI;
typedef union MP_CACHE_SRAM_RM_CTL__SI regMP_CACHE_SRAM_RM_CTL__SI;
typedef union MP_CF_DAT__SI regMP_CF_DAT__SI;
typedef union MP_COL_INFO__SI regMP_COL_INFO__SI;
typedef union MP_COL_PIC_BOTTOM__SI regMP_COL_PIC_BOTTOM__SI;
typedef union MP_COL_PIC_TOP__SI regMP_COL_PIC_TOP__SI;
typedef union MP_CTL__SI regMP_CTL__SI;
typedef union MP_CURR_PIC_BOTTOM__SI regMP_CURR_PIC_BOTTOM__SI;
typedef union MP_CURR_PIC_TOP__SI regMP_CURR_PIC_TOP__SI;
typedef union MP_DEBUG_INT_STAT__SI regMP_DEBUG_INT_STAT__SI;
typedef union MP_HW_DEBUG__SI regMP_HW_DEBUG__SI;
typedef union MP_INT_EN__SI regMP_INT_EN__SI;
typedef union MP_INT_STAT__SI regMP_INT_STAT__SI;
typedef union MP_LISTX0_0__SI regMP_LISTX0_0__SI;
typedef union MP_LISTX0_10__SI regMP_LISTX0_10__SI;
typedef union MP_LISTX0_11__SI regMP_LISTX0_11__SI;
typedef union MP_LISTX0_12__SI regMP_LISTX0_12__SI;
typedef union MP_LISTX0_13__SI regMP_LISTX0_13__SI;
typedef union MP_LISTX0_14__SI regMP_LISTX0_14__SI;
typedef union MP_LISTX0_15__SI regMP_LISTX0_15__SI;
typedef union MP_LISTX0_1__SI regMP_LISTX0_1__SI;
typedef union MP_LISTX0_2__SI regMP_LISTX0_2__SI;
typedef union MP_LISTX0_3__SI regMP_LISTX0_3__SI;
typedef union MP_LISTX0_4__SI regMP_LISTX0_4__SI;
typedef union MP_LISTX0_5__SI regMP_LISTX0_5__SI;
typedef union MP_LISTX0_6__SI regMP_LISTX0_6__SI;
typedef union MP_LISTX0_7__SI regMP_LISTX0_7__SI;
typedef union MP_LISTX0_8__SI regMP_LISTX0_8__SI;
typedef union MP_LISTX0_9__SI regMP_LISTX0_9__SI;
typedef union MP_LISTX1_0__SI regMP_LISTX1_0__SI;
typedef union MP_LISTX1_10__SI regMP_LISTX1_10__SI;
typedef union MP_LISTX1_11__SI regMP_LISTX1_11__SI;
typedef union MP_LISTX1_12__SI regMP_LISTX1_12__SI;
typedef union MP_LISTX1_13__SI regMP_LISTX1_13__SI;
typedef union MP_LISTX1_14__SI regMP_LISTX1_14__SI;
typedef union MP_LISTX1_15__SI regMP_LISTX1_15__SI;
typedef union MP_LISTX1_1__SI regMP_LISTX1_1__SI;
typedef union MP_LISTX1_2__SI regMP_LISTX1_2__SI;
typedef union MP_LISTX1_3__SI regMP_LISTX1_3__SI;
typedef union MP_LISTX1_4__SI regMP_LISTX1_4__SI;
typedef union MP_LISTX1_5__SI regMP_LISTX1_5__SI;
typedef union MP_LISTX1_6__SI regMP_LISTX1_6__SI;
typedef union MP_LISTX1_7__SI regMP_LISTX1_7__SI;
typedef union MP_LISTX1_8__SI regMP_LISTX1_8__SI;
typedef union MP_LISTX1_9__SI regMP_LISTX1_9__SI;
typedef union MP_LMA_ADR__SI regMP_LMA_ADR__SI;
typedef union MP_LMA_CTL__SI regMP_LMA_CTL__SI;
typedef union MP_LMA_DAT__SI regMP_LMA_DAT__SI;
typedef union MP_PPS_INFO__SI regMP_PPS_INFO__SI;
typedef union MP_SLICE_INFO__SI regMP_SLICE_INFO__SI;
typedef union MP_SPS_INFO__SI regMP_SPS_INFO__SI;
typedef union MP_SRAM_RM_CTL__SI regMP_SRAM_RM_CTL__SI;
typedef union MP_STAT__SI regMP_STAT__SI;
typedef union MP_VC1_DONE_CTXT__SI regMP_VC1_DONE_CTXT__SI;
typedef union MP_VC1_PPS_INFO__SI regMP_VC1_PPS_INFO__SI;
typedef union MP_VC1_REF_INFO__SI regMP_VC1_REF_INFO__SI;
typedef union MP_VC1_USE_HYBRIDPRED__SI regMP_VC1_USE_HYBRIDPRED__SI;
typedef union MSI_CAP_LIST regMSI_CAP_LIST;
typedef union MSI_MSG_ADDR_HI regMSI_MSG_ADDR_HI;
typedef union MSI_MSG_ADDR_LO regMSI_MSG_ADDR_LO;
typedef union MSI_MSG_CNTL regMSI_MSG_CNTL;
typedef union MSI_MSG_DATA regMSI_MSG_DATA;
typedef union MSI_MSG_DATA_64 regMSI_MSG_DATA_64;
typedef union MVP_AFR_FLIP_FIFO_CNTL__SI regMVP_AFR_FLIP_FIFO_CNTL__SI;
typedef union MVP_AFR_FLIP_MODE__SI regMVP_AFR_FLIP_MODE__SI;
typedef union MVP_BLACK_KEYER__SI regMVP_BLACK_KEYER__SI;
typedef union MVP_CONTROL1__SI regMVP_CONTROL1__SI;
typedef union MVP_CONTROL2__SI regMVP_CONTROL2__SI;
typedef union MVP_CONTROL3__SI regMVP_CONTROL3__SI;
typedef union MVP_CRC_CNTL__SI regMVP_CRC_CNTL__SI;
typedef union MVP_CRC_RESULT_BLUE_GREEN__SI regMVP_CRC_RESULT_BLUE_GREEN__SI;
typedef union MVP_CRC_RESULT_RED__SI regMVP_CRC_RESULT_RED__SI;
typedef union MVP_DEBUG_01__SI regMVP_DEBUG_01__SI;
typedef union MVP_DEBUG_02__SI regMVP_DEBUG_02__SI;
typedef union MVP_DEBUG_03__SI regMVP_DEBUG_03__SI;
typedef union MVP_DEBUG_04__SI regMVP_DEBUG_04__SI;
typedef union MVP_DEBUG_05__SI regMVP_DEBUG_05__SI;
typedef union MVP_DEBUG_06__SI regMVP_DEBUG_06__SI;
typedef union MVP_DEBUG_07__SI regMVP_DEBUG_07__SI;
typedef union MVP_DEBUG_08__SI regMVP_DEBUG_08__SI;
typedef union MVP_DEBUG_09__SI regMVP_DEBUG_09__SI;
typedef union MVP_DEBUG_10__SI regMVP_DEBUG_10__SI;
typedef union MVP_DEBUG_11__SI regMVP_DEBUG_11__SI;
typedef union MVP_DEBUG_12__SI regMVP_DEBUG_12__SI;
typedef union MVP_DEBUG_13__SI regMVP_DEBUG_13__SI;
typedef union MVP_DEBUG_14__SI regMVP_DEBUG_14__SI;
typedef union MVP_DEBUG_15__SI regMVP_DEBUG_15__SI;
typedef union MVP_DEBUG_16__SI regMVP_DEBUG_16__SI;
typedef union MVP_DEBUG_17__SI regMVP_DEBUG_17__SI;
typedef union MVP_FIFO_CONTROL__SI regMVP_FIFO_CONTROL__SI;
typedef union MVP_FIFO_STATUS__SI regMVP_FIFO_STATUS__SI;
typedef union MVP_FLIP_LINE_NUM_INSERT__SI regMVP_FLIP_LINE_NUM_INSERT__SI;
typedef union MVP_INBAND_CNTL_CAP__SI regMVP_INBAND_CNTL_CAP__SI;
typedef union MVP_RECEIVE_CNT_CNTL1__SI regMVP_RECEIVE_CNT_CNTL1__SI;
typedef union MVP_RECEIVE_CNT_CNTL2__SI regMVP_RECEIVE_CNT_CNTL2__SI;
typedef union MVP_SLAVE_STATUS__SI regMVP_SLAVE_STATUS__SI;
typedef union MVP_TEST_DEBUG_DATA__SI regMVP_TEST_DEBUG_DATA__SI;
typedef union MVP_TEST_DEBUG_INDEX__SI regMVP_TEST_DEBUG_INDEX__SI;
typedef union NB_PSTATE_CONTROL__CI__VI regNB_PSTATE_CONTROL__CI__VI;
typedef union NB_PSTATE_STATUS__CI__VI regNB_PSTATE_STATUS__CI__VI;
typedef union NEW_REFCLKB_TIMER_1__CI regNEW_REFCLKB_TIMER_1__CI;
typedef union NEW_REFCLKB_TIMER__CI regNEW_REFCLKB_TIMER__CI;
typedef union OPEN_DRAIN_SELECT regOPEN_DRAIN_SELECT;
typedef union OUTPUT_PAYLOAD_CAPABILITY__SI regOUTPUT_PAYLOAD_CAPABILITY__SI;
typedef union OUTPUT_STREAM_DESCRIPTOR_0_BDL_POINTER_LOWER_BASE_ADDRESS__SI
    regOUTPUT_STREAM_DESCRIPTOR_0_BDL_POINTER_LOWER_BASE_ADDRESS__SI;
typedef union OUTPUT_STREAM_DESCRIPTOR_0_BDL_POINTER_UPPER_BASE_ADDRESS__SI
    regOUTPUT_STREAM_DESCRIPTOR_0_BDL_POINTER_UPPER_BASE_ADDRESS__SI;
typedef union OUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__SI
    regOUTPUT_STREAM_DESCRIPTOR_0_CONTROL_AND_STATUS__SI;
typedef union OUTPUT_STREAM_DESCRIPTOR_0_CYCLIC_BUFFER_LENGTH__SI
    regOUTPUT_STREAM_DESCRIPTOR_0_CYCLIC_BUFFER_LENGTH__SI;
typedef union OUTPUT_STREAM_DESCRIPTOR_0_FIFO_SIZE__SI regOUTPUT_STREAM_DESCRIPTOR_0_FIFO_SIZE__SI;
typedef union OUTPUT_STREAM_DESCRIPTOR_0_FORMAT__SI regOUTPUT_STREAM_DESCRIPTOR_0_FORMAT__SI;
typedef union OUTPUT_STREAM_DESCRIPTOR_0_LAST_VALID_INDEX__SI
    regOUTPUT_STREAM_DESCRIPTOR_0_LAST_VALID_INDEX__SI;
typedef union OUTPUT_STREAM_DESCRIPTOR_0_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS__SI
    regOUTPUT_STREAM_DESCRIPTOR_0_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS__SI;
typedef union OUTPUT_STREAM_DESCRIPTOR_0_LINK_POSITION_IN_CURRENT_BUFFER__SI
    regOUTPUT_STREAM_DESCRIPTOR_0_LINK_POSITION_IN_CURRENT_BUFFER__SI;
typedef union OVLSCL_DEBUG0__SI regOVLSCL_DEBUG0__SI;
typedef union OVLSCL_DEBUG1__SI regOVLSCL_DEBUG1__SI;
typedef union OVLSCL_DEBUG2__SI regOVLSCL_DEBUG2__SI;
typedef union OVLSCL_EDGE_PIXEL_CNTL__SI regOVLSCL_EDGE_PIXEL_CNTL__SI;
typedef union OVL_ALPHA_CONTROL__SI regOVL_ALPHA_CONTROL__SI;
typedef union OVL_ALPHA__SI regOVL_ALPHA__SI;
typedef union OVL_COLOR_MATRIX_TRANSFORMATION_CNTL__SI regOVL_COLOR_MATRIX_TRANSFORMATION_CNTL__SI;
typedef union OVL_CONTROL1__SI regOVL_CONTROL1__SI;
typedef union OVL_CONTROL2__SI regOVL_CONTROL2__SI;
typedef union OVL_DFQ_CONTROL__SI regOVL_DFQ_CONTROL__SI;
typedef union OVL_DFQ_STATUS__SI regOVL_DFQ_STATUS__SI;
typedef union OVL_ENABLE__SI regOVL_ENABLE__SI;
typedef union OVL_END__SI regOVL_END__SI;
typedef union OVL_KEY_ALPHA__SI regOVL_KEY_ALPHA__SI;
typedef union OVL_KEY_CONTROL__SI regOVL_KEY_CONTROL__SI;
typedef union OVL_KEY_RANGE_BLUE_CB__SI regOVL_KEY_RANGE_BLUE_CB__SI;
typedef union OVL_KEY_RANGE_GREEN_Y__SI regOVL_KEY_RANGE_GREEN_Y__SI;
typedef union OVL_KEY_RANGE_RED_CR__SI regOVL_KEY_RANGE_RED_CR__SI;
typedef union OVL_MATRIX_COEF_1_1__SI regOVL_MATRIX_COEF_1_1__SI;
typedef union OVL_MATRIX_COEF_1_2__SI regOVL_MATRIX_COEF_1_2__SI;
typedef union OVL_MATRIX_COEF_1_3__SI regOVL_MATRIX_COEF_1_3__SI;
typedef union OVL_MATRIX_COEF_1_4__SI regOVL_MATRIX_COEF_1_4__SI;
typedef union OVL_MATRIX_COEF_2_1__SI regOVL_MATRIX_COEF_2_1__SI;
typedef union OVL_MATRIX_COEF_2_2__SI regOVL_MATRIX_COEF_2_2__SI;
typedef union OVL_MATRIX_COEF_2_3__SI regOVL_MATRIX_COEF_2_3__SI;
typedef union OVL_MATRIX_COEF_2_4__SI regOVL_MATRIX_COEF_2_4__SI;
typedef union OVL_MATRIX_COEF_3_1__SI regOVL_MATRIX_COEF_3_1__SI;
typedef union OVL_MATRIX_COEF_3_2__SI regOVL_MATRIX_COEF_3_2__SI;
typedef union OVL_MATRIX_COEF_3_3__SI regOVL_MATRIX_COEF_3_3__SI;
typedef union OVL_MATRIX_COEF_3_4__SI regOVL_MATRIX_COEF_3_4__SI;
typedef union OVL_MATRIX_TRANSFORM_EN__SI regOVL_MATRIX_TRANSFORM_EN__SI;
typedef union OVL_PITCH__SI regOVL_PITCH__SI;
typedef union OVL_PWL_0TOF__SI regOVL_PWL_0TOF__SI;
typedef union OVL_PWL_100TO13F__SI regOVL_PWL_100TO13F__SI;
typedef union OVL_PWL_10TO1F__SI regOVL_PWL_10TO1F__SI;
typedef union OVL_PWL_140TO17F__SI regOVL_PWL_140TO17F__SI;
typedef union OVL_PWL_180TO1BF__SI regOVL_PWL_180TO1BF__SI;
typedef union OVL_PWL_1C0TO1FF__SI regOVL_PWL_1C0TO1FF__SI;
typedef union OVL_PWL_200TO23F__SI regOVL_PWL_200TO23F__SI;
typedef union OVL_PWL_20TO3F__SI regOVL_PWL_20TO3F__SI;
typedef union OVL_PWL_240TO27F__SI regOVL_PWL_240TO27F__SI;
typedef union OVL_PWL_280TO2BF__SI regOVL_PWL_280TO2BF__SI;
typedef union OVL_PWL_2C0TO2FF__SI regOVL_PWL_2C0TO2FF__SI;
typedef union OVL_PWL_300TO33F__SI regOVL_PWL_300TO33F__SI;
typedef union OVL_PWL_340TO37F__SI regOVL_PWL_340TO37F__SI;
typedef union OVL_PWL_380TO3BF__SI regOVL_PWL_380TO3BF__SI;
typedef union OVL_PWL_3C0TO3FF__SI regOVL_PWL_3C0TO3FF__SI;
typedef union OVL_PWL_40TO7F__SI regOVL_PWL_40TO7F__SI;
typedef union OVL_PWL_80TOBF__SI regOVL_PWL_80TOBF__SI;
typedef union OVL_PWL_C0TOFF__SI regOVL_PWL_C0TOFF__SI;
typedef union OVL_PWL_TRANSFORM_EN__SI regOVL_PWL_TRANSFORM_EN__SI;
typedef union OVL_RT_BAND_POSITION__SI regOVL_RT_BAND_POSITION__SI;
typedef union OVL_RT_PROCEED_COND__SI regOVL_RT_PROCEED_COND__SI;
typedef union OVL_RT_SKEWCOMMAND__SI regOVL_RT_SKEWCOMMAND__SI;
typedef union OVL_RT_SKEWCONTROL__SI regOVL_RT_SKEWCONTROL__SI;
typedef union OVL_RT_STAT__SI regOVL_RT_STAT__SI;
typedef union OVL_START__SI regOVL_START__SI;
typedef union OVL_SURFACE_ADDRESS_HIGH_INUSE__SI regOVL_SURFACE_ADDRESS_HIGH_INUSE__SI;
typedef union OVL_SURFACE_ADDRESS_HIGH__SI regOVL_SURFACE_ADDRESS_HIGH__SI;
typedef union OVL_SURFACE_ADDRESS_INUSE__SI regOVL_SURFACE_ADDRESS_INUSE__SI;
typedef union OVL_SURFACE_ADDRESS__SI regOVL_SURFACE_ADDRESS__SI;
typedef union OVL_SURFACE_OFFSET_X__SI regOVL_SURFACE_OFFSET_X__SI;
typedef union OVL_SURFACE_OFFSET_Y__SI regOVL_SURFACE_OFFSET_Y__SI;
typedef union OVL_SWAP_CNTL__SI regOVL_SWAP_CNTL__SI;
typedef union OVL_UPDATE__SI regOVL_UPDATE__SI;
typedef union P1PLL_CNTL__SI regP1PLL_CNTL__SI;
typedef union P1PLL_DEBUG_CLK_SEL__SI regP1PLL_DEBUG_CLK_SEL__SI;
typedef union P1PLL_DS_CNTL__SI regP1PLL_DS_CNTL__SI;
typedef union P1PLL_IDCLKA_CNTL__SI regP1PLL_IDCLKA_CNTL__SI;
typedef union P1PLL_INT_SS_CNTL__SI regP1PLL_INT_SS_CNTL__SI;
typedef union P1PLL_UNLOCK_DETECT_CNTL__SI regP1PLL_UNLOCK_DETECT_CNTL__SI;
typedef union P1PLL_VREG_CNTL__SI regP1PLL_VREG_CNTL__SI;
typedef union P2PLL_CNTL__SI regP2PLL_CNTL__SI;
typedef union P2PLL_DEBUG_CLK_SEL__SI regP2PLL_DEBUG_CLK_SEL__SI;
typedef union P2PLL_DS_CNTL__SI regP2PLL_DS_CNTL__SI;
typedef union P2PLL_IDCLKB_CNTL__SI regP2PLL_IDCLKB_CNTL__SI;
typedef union P2PLL_INT_SS_CNTL__SI regP2PLL_INT_SS_CNTL__SI;
typedef union P2PLL_UNLOCK_DETECT_CNTL__SI regP2PLL_UNLOCK_DETECT_CNTL__SI;
typedef union P2PLL_VREG_CNTL__SI regP2PLL_VREG_CNTL__SI;
typedef union PAGE_MIRROR_CNTL regPAGE_MIRROR_CNTL;
typedef union PA_CL_CLIP_CNTL regPA_CL_CLIP_CNTL;
typedef union PA_CL_CNTL_STATUS regPA_CL_CNTL_STATUS;
typedef union PA_CL_ENHANCE regPA_CL_ENHANCE;
typedef union PA_CL_GB_HORZ_CLIP_ADJ regPA_CL_GB_HORZ_CLIP_ADJ;
typedef union PA_CL_GB_HORZ_DISC_ADJ regPA_CL_GB_HORZ_DISC_ADJ;
typedef union PA_CL_GB_VERT_CLIP_ADJ regPA_CL_GB_VERT_CLIP_ADJ;
typedef union PA_CL_GB_VERT_DISC_ADJ regPA_CL_GB_VERT_DISC_ADJ;
typedef union PA_CL_NANINF_CNTL regPA_CL_NANINF_CNTL;
typedef union PA_CL_POINT_CULL_RAD regPA_CL_POINT_CULL_RAD;
typedef union PA_CL_POINT_SIZE regPA_CL_POINT_SIZE;
typedef union PA_CL_POINT_X_RAD regPA_CL_POINT_X_RAD;
typedef union PA_CL_POINT_Y_RAD regPA_CL_POINT_Y_RAD;
typedef union PA_CL_RESET_DEBUG__CI__VI regPA_CL_RESET_DEBUG__CI__VI;
typedef union PA_CL_UCP_0_W regPA_CL_UCP_0_W;
typedef union PA_CL_UCP_0_X regPA_CL_UCP_0_X;
typedef union PA_CL_UCP_0_Y regPA_CL_UCP_0_Y;
typedef union PA_CL_UCP_0_Z regPA_CL_UCP_0_Z;
typedef union PA_CL_UCP_1_W regPA_CL_UCP_1_W;
typedef union PA_CL_UCP_1_X regPA_CL_UCP_1_X;
typedef union PA_CL_UCP_1_Y regPA_CL_UCP_1_Y;
typedef union PA_CL_UCP_1_Z regPA_CL_UCP_1_Z;
typedef union PA_CL_UCP_2_W regPA_CL_UCP_2_W;
typedef union PA_CL_UCP_2_X regPA_CL_UCP_2_X;
typedef union PA_CL_UCP_2_Y regPA_CL_UCP_2_Y;
typedef union PA_CL_UCP_2_Z regPA_CL_UCP_2_Z;
typedef union PA_CL_UCP_3_W regPA_CL_UCP_3_W;
typedef union PA_CL_UCP_3_X regPA_CL_UCP_3_X;
typedef union PA_CL_UCP_3_Y regPA_CL_UCP_3_Y;
typedef union PA_CL_UCP_3_Z regPA_CL_UCP_3_Z;
typedef union PA_CL_UCP_4_W regPA_CL_UCP_4_W;
typedef union PA_CL_UCP_4_X regPA_CL_UCP_4_X;
typedef union PA_CL_UCP_4_Y regPA_CL_UCP_4_Y;
typedef union PA_CL_UCP_4_Z regPA_CL_UCP_4_Z;
typedef union PA_CL_UCP_5_W regPA_CL_UCP_5_W;
typedef union PA_CL_UCP_5_X regPA_CL_UCP_5_X;
typedef union PA_CL_UCP_5_Y regPA_CL_UCP_5_Y;
typedef union PA_CL_UCP_5_Z regPA_CL_UCP_5_Z;
typedef union PA_CL_VPORT_XOFFSET regPA_CL_VPORT_XOFFSET;
typedef union PA_CL_VPORT_XOFFSET_1 regPA_CL_VPORT_XOFFSET_1;
typedef union PA_CL_VPORT_XOFFSET_10 regPA_CL_VPORT_XOFFSET_10;
typedef union PA_CL_VPORT_XOFFSET_11 regPA_CL_VPORT_XOFFSET_11;
typedef union PA_CL_VPORT_XOFFSET_12 regPA_CL_VPORT_XOFFSET_12;
typedef union PA_CL_VPORT_XOFFSET_13 regPA_CL_VPORT_XOFFSET_13;
typedef union PA_CL_VPORT_XOFFSET_14 regPA_CL_VPORT_XOFFSET_14;
typedef union PA_CL_VPORT_XOFFSET_15 regPA_CL_VPORT_XOFFSET_15;
typedef union PA_CL_VPORT_XOFFSET_2 regPA_CL_VPORT_XOFFSET_2;
typedef union PA_CL_VPORT_XOFFSET_3 regPA_CL_VPORT_XOFFSET_3;
typedef union PA_CL_VPORT_XOFFSET_4 regPA_CL_VPORT_XOFFSET_4;
typedef union PA_CL_VPORT_XOFFSET_5 regPA_CL_VPORT_XOFFSET_5;
typedef union PA_CL_VPORT_XOFFSET_6 regPA_CL_VPORT_XOFFSET_6;
typedef union PA_CL_VPORT_XOFFSET_7 regPA_CL_VPORT_XOFFSET_7;
typedef union PA_CL_VPORT_XOFFSET_8 regPA_CL_VPORT_XOFFSET_8;
typedef union PA_CL_VPORT_XOFFSET_9 regPA_CL_VPORT_XOFFSET_9;
typedef union PA_CL_VPORT_XSCALE regPA_CL_VPORT_XSCALE;
typedef union PA_CL_VPORT_XSCALE_1 regPA_CL_VPORT_XSCALE_1;
typedef union PA_CL_VPORT_XSCALE_10 regPA_CL_VPORT_XSCALE_10;
typedef union PA_CL_VPORT_XSCALE_11 regPA_CL_VPORT_XSCALE_11;
typedef union PA_CL_VPORT_XSCALE_12 regPA_CL_VPORT_XSCALE_12;
typedef union PA_CL_VPORT_XSCALE_13 regPA_CL_VPORT_XSCALE_13;
typedef union PA_CL_VPORT_XSCALE_14 regPA_CL_VPORT_XSCALE_14;
typedef union PA_CL_VPORT_XSCALE_15 regPA_CL_VPORT_XSCALE_15;
typedef union PA_CL_VPORT_XSCALE_2 regPA_CL_VPORT_XSCALE_2;
typedef union PA_CL_VPORT_XSCALE_3 regPA_CL_VPORT_XSCALE_3;
typedef union PA_CL_VPORT_XSCALE_4 regPA_CL_VPORT_XSCALE_4;
typedef union PA_CL_VPORT_XSCALE_5 regPA_CL_VPORT_XSCALE_5;
typedef union PA_CL_VPORT_XSCALE_6 regPA_CL_VPORT_XSCALE_6;
typedef union PA_CL_VPORT_XSCALE_7 regPA_CL_VPORT_XSCALE_7;
typedef union PA_CL_VPORT_XSCALE_8 regPA_CL_VPORT_XSCALE_8;
typedef union PA_CL_VPORT_XSCALE_9 regPA_CL_VPORT_XSCALE_9;
typedef union PA_CL_VPORT_YOFFSET regPA_CL_VPORT_YOFFSET;
typedef union PA_CL_VPORT_YOFFSET_1 regPA_CL_VPORT_YOFFSET_1;
typedef union PA_CL_VPORT_YOFFSET_10 regPA_CL_VPORT_YOFFSET_10;
typedef union PA_CL_VPORT_YOFFSET_11 regPA_CL_VPORT_YOFFSET_11;
typedef union PA_CL_VPORT_YOFFSET_12 regPA_CL_VPORT_YOFFSET_12;
typedef union PA_CL_VPORT_YOFFSET_13 regPA_CL_VPORT_YOFFSET_13;
typedef union PA_CL_VPORT_YOFFSET_14 regPA_CL_VPORT_YOFFSET_14;
typedef union PA_CL_VPORT_YOFFSET_15 regPA_CL_VPORT_YOFFSET_15;
typedef union PA_CL_VPORT_YOFFSET_2 regPA_CL_VPORT_YOFFSET_2;
typedef union PA_CL_VPORT_YOFFSET_3 regPA_CL_VPORT_YOFFSET_3;
typedef union PA_CL_VPORT_YOFFSET_4 regPA_CL_VPORT_YOFFSET_4;
typedef union PA_CL_VPORT_YOFFSET_5 regPA_CL_VPORT_YOFFSET_5;
typedef union PA_CL_VPORT_YOFFSET_6 regPA_CL_VPORT_YOFFSET_6;
typedef union PA_CL_VPORT_YOFFSET_7 regPA_CL_VPORT_YOFFSET_7;
typedef union PA_CL_VPORT_YOFFSET_8 regPA_CL_VPORT_YOFFSET_8;
typedef union PA_CL_VPORT_YOFFSET_9 regPA_CL_VPORT_YOFFSET_9;
typedef union PA_CL_VPORT_YSCALE regPA_CL_VPORT_YSCALE;
typedef union PA_CL_VPORT_YSCALE_1 regPA_CL_VPORT_YSCALE_1;
typedef union PA_CL_VPORT_YSCALE_10 regPA_CL_VPORT_YSCALE_10;
typedef union PA_CL_VPORT_YSCALE_11 regPA_CL_VPORT_YSCALE_11;
typedef union PA_CL_VPORT_YSCALE_12 regPA_CL_VPORT_YSCALE_12;
typedef union PA_CL_VPORT_YSCALE_13 regPA_CL_VPORT_YSCALE_13;
typedef union PA_CL_VPORT_YSCALE_14 regPA_CL_VPORT_YSCALE_14;
typedef union PA_CL_VPORT_YSCALE_15 regPA_CL_VPORT_YSCALE_15;
typedef union PA_CL_VPORT_YSCALE_2 regPA_CL_VPORT_YSCALE_2;
typedef union PA_CL_VPORT_YSCALE_3 regPA_CL_VPORT_YSCALE_3;
typedef union PA_CL_VPORT_YSCALE_4 regPA_CL_VPORT_YSCALE_4;
typedef union PA_CL_VPORT_YSCALE_5 regPA_CL_VPORT_YSCALE_5;
typedef union PA_CL_VPORT_YSCALE_6 regPA_CL_VPORT_YSCALE_6;
typedef union PA_CL_VPORT_YSCALE_7 regPA_CL_VPORT_YSCALE_7;
typedef union PA_CL_VPORT_YSCALE_8 regPA_CL_VPORT_YSCALE_8;
typedef union PA_CL_VPORT_YSCALE_9 regPA_CL_VPORT_YSCALE_9;
typedef union PA_CL_VPORT_ZOFFSET regPA_CL_VPORT_ZOFFSET;
typedef union PA_CL_VPORT_ZOFFSET_1 regPA_CL_VPORT_ZOFFSET_1;
typedef union PA_CL_VPORT_ZOFFSET_10 regPA_CL_VPORT_ZOFFSET_10;
typedef union PA_CL_VPORT_ZOFFSET_11 regPA_CL_VPORT_ZOFFSET_11;
typedef union PA_CL_VPORT_ZOFFSET_12 regPA_CL_VPORT_ZOFFSET_12;
typedef union PA_CL_VPORT_ZOFFSET_13 regPA_CL_VPORT_ZOFFSET_13;
typedef union PA_CL_VPORT_ZOFFSET_14 regPA_CL_VPORT_ZOFFSET_14;
typedef union PA_CL_VPORT_ZOFFSET_15 regPA_CL_VPORT_ZOFFSET_15;
typedef union PA_CL_VPORT_ZOFFSET_2 regPA_CL_VPORT_ZOFFSET_2;
typedef union PA_CL_VPORT_ZOFFSET_3 regPA_CL_VPORT_ZOFFSET_3;
typedef union PA_CL_VPORT_ZOFFSET_4 regPA_CL_VPORT_ZOFFSET_4;
typedef union PA_CL_VPORT_ZOFFSET_5 regPA_CL_VPORT_ZOFFSET_5;
typedef union PA_CL_VPORT_ZOFFSET_6 regPA_CL_VPORT_ZOFFSET_6;
typedef union PA_CL_VPORT_ZOFFSET_7 regPA_CL_VPORT_ZOFFSET_7;
typedef union PA_CL_VPORT_ZOFFSET_8 regPA_CL_VPORT_ZOFFSET_8;
typedef union PA_CL_VPORT_ZOFFSET_9 regPA_CL_VPORT_ZOFFSET_9;
typedef union PA_CL_VPORT_ZSCALE regPA_CL_VPORT_ZSCALE;
typedef union PA_CL_VPORT_ZSCALE_1 regPA_CL_VPORT_ZSCALE_1;
typedef union PA_CL_VPORT_ZSCALE_10 regPA_CL_VPORT_ZSCALE_10;
typedef union PA_CL_VPORT_ZSCALE_11 regPA_CL_VPORT_ZSCALE_11;
typedef union PA_CL_VPORT_ZSCALE_12 regPA_CL_VPORT_ZSCALE_12;
typedef union PA_CL_VPORT_ZSCALE_13 regPA_CL_VPORT_ZSCALE_13;
typedef union PA_CL_VPORT_ZSCALE_14 regPA_CL_VPORT_ZSCALE_14;
typedef union PA_CL_VPORT_ZSCALE_15 regPA_CL_VPORT_ZSCALE_15;
typedef union PA_CL_VPORT_ZSCALE_2 regPA_CL_VPORT_ZSCALE_2;
typedef union PA_CL_VPORT_ZSCALE_3 regPA_CL_VPORT_ZSCALE_3;
typedef union PA_CL_VPORT_ZSCALE_4 regPA_CL_VPORT_ZSCALE_4;
typedef union PA_CL_VPORT_ZSCALE_5 regPA_CL_VPORT_ZSCALE_5;
typedef union PA_CL_VPORT_ZSCALE_6 regPA_CL_VPORT_ZSCALE_6;
typedef union PA_CL_VPORT_ZSCALE_7 regPA_CL_VPORT_ZSCALE_7;
typedef union PA_CL_VPORT_ZSCALE_8 regPA_CL_VPORT_ZSCALE_8;
typedef union PA_CL_VPORT_ZSCALE_9 regPA_CL_VPORT_ZSCALE_9;
typedef union PA_CL_VS_OUT_CNTL regPA_CL_VS_OUT_CNTL;
typedef union PA_CL_VTE_CNTL regPA_CL_VTE_CNTL;
typedef union PA_SC_AA_CONFIG regPA_SC_AA_CONFIG;
typedef union PA_SC_AA_MASK_X0Y0_X1Y0 regPA_SC_AA_MASK_X0Y0_X1Y0;
typedef union PA_SC_AA_MASK_X0Y1_X1Y1 regPA_SC_AA_MASK_X0Y1_X1Y1;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2;
typedef union PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3 regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3;
typedef union PA_SC_CENTROID_PRIORITY_0 regPA_SC_CENTROID_PRIORITY_0;
typedef union PA_SC_CENTROID_PRIORITY_1 regPA_SC_CENTROID_PRIORITY_1;
typedef union PA_SC_CLIPRECT_0_BR regPA_SC_CLIPRECT_0_BR;
typedef union PA_SC_CLIPRECT_0_TL regPA_SC_CLIPRECT_0_TL;
typedef union PA_SC_CLIPRECT_1_BR regPA_SC_CLIPRECT_1_BR;
typedef union PA_SC_CLIPRECT_1_TL regPA_SC_CLIPRECT_1_TL;
typedef union PA_SC_CLIPRECT_2_BR regPA_SC_CLIPRECT_2_BR;
typedef union PA_SC_CLIPRECT_2_TL regPA_SC_CLIPRECT_2_TL;
typedef union PA_SC_CLIPRECT_3_BR regPA_SC_CLIPRECT_3_BR;
typedef union PA_SC_CLIPRECT_3_TL regPA_SC_CLIPRECT_3_TL;
typedef union PA_SC_CLIPRECT_RULE regPA_SC_CLIPRECT_RULE;
typedef union PA_SC_DEBUG_CNTL regPA_SC_DEBUG_CNTL;
typedef union PA_SC_DEBUG_DATA regPA_SC_DEBUG_DATA;
typedef union PA_SC_DEBUG_REG0 regPA_SC_DEBUG_REG0;
typedef union PA_SC_DEBUG_REG1 regPA_SC_DEBUG_REG1;
typedef union PA_SC_EDGERULE regPA_SC_EDGERULE;
typedef union PA_SC_ENHANCE__CI__VI regPA_SC_ENHANCE__CI__VI;
typedef union PA_SC_ENHANCE__SI regPA_SC_ENHANCE__SI;
typedef union PA_SC_FIFO_DEPTH_CNTL regPA_SC_FIFO_DEPTH_CNTL;
typedef union PA_SC_FIFO_SIZE regPA_SC_FIFO_SIZE;
typedef union PA_SC_FORCE_EOV_MAX_CNTS regPA_SC_FORCE_EOV_MAX_CNTS;
typedef union PA_SC_GENERIC_SCISSOR_BR regPA_SC_GENERIC_SCISSOR_BR;
typedef union PA_SC_GENERIC_SCISSOR_TL regPA_SC_GENERIC_SCISSOR_TL;
typedef union PA_SC_HP3D_TRAP_SCREEN_COUNT__CI__VI regPA_SC_HP3D_TRAP_SCREEN_COUNT__CI__VI;
typedef union PA_SC_HP3D_TRAP_SCREEN_HV_EN__CI__VI regPA_SC_HP3D_TRAP_SCREEN_HV_EN__CI__VI;
typedef union PA_SC_HP3D_TRAP_SCREEN_HV_LOCK__CI__VI regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK__CI__VI;
typedef union PA_SC_HP3D_TRAP_SCREEN_H__CI__VI regPA_SC_HP3D_TRAP_SCREEN_H__CI__VI;
typedef union PA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__CI__VI
    regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__CI__VI;
typedef union PA_SC_HP3D_TRAP_SCREEN_V__CI__VI regPA_SC_HP3D_TRAP_SCREEN_V__CI__VI;
typedef union PA_SC_IF_FIFO_SIZE regPA_SC_IF_FIFO_SIZE;
typedef union PA_SC_LINE_CNTL regPA_SC_LINE_CNTL;
typedef union PA_SC_LINE_STIPPLE regPA_SC_LINE_STIPPLE;
typedef union PA_SC_LINE_STIPPLE_STATE regPA_SC_LINE_STIPPLE_STATE;
typedef union PA_SC_MODE_CNTL_0 regPA_SC_MODE_CNTL_0;
typedef union PA_SC_MODE_CNTL_1 regPA_SC_MODE_CNTL_1;
typedef union PA_SC_P3D_TRAP_SCREEN_COUNT__CI__VI regPA_SC_P3D_TRAP_SCREEN_COUNT__CI__VI;
typedef union PA_SC_P3D_TRAP_SCREEN_HV_EN__CI__VI regPA_SC_P3D_TRAP_SCREEN_HV_EN__CI__VI;
typedef union PA_SC_P3D_TRAP_SCREEN_HV_LOCK__CI__VI regPA_SC_P3D_TRAP_SCREEN_HV_LOCK__CI__VI;
typedef union PA_SC_P3D_TRAP_SCREEN_H__CI__VI regPA_SC_P3D_TRAP_SCREEN_H__CI__VI;
typedef union PA_SC_P3D_TRAP_SCREEN_OCCURRENCE__CI__VI regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE__CI__VI;
typedef union PA_SC_P3D_TRAP_SCREEN_V__CI__VI regPA_SC_P3D_TRAP_SCREEN_V__CI__VI;
typedef union PA_SC_PERFCOUNTER0_HI regPA_SC_PERFCOUNTER0_HI;
typedef union PA_SC_PERFCOUNTER0_LO regPA_SC_PERFCOUNTER0_LO;
typedef union PA_SC_PERFCOUNTER0_SELECT regPA_SC_PERFCOUNTER0_SELECT;
typedef union PA_SC_PERFCOUNTER0_SELECT1__CI__VI regPA_SC_PERFCOUNTER0_SELECT1__CI__VI;
typedef union PA_SC_PERFCOUNTER1_HI regPA_SC_PERFCOUNTER1_HI;
typedef union PA_SC_PERFCOUNTER1_LO regPA_SC_PERFCOUNTER1_LO;
typedef union PA_SC_PERFCOUNTER1_SELECT regPA_SC_PERFCOUNTER1_SELECT;
typedef union PA_SC_PERFCOUNTER2_HI regPA_SC_PERFCOUNTER2_HI;
typedef union PA_SC_PERFCOUNTER2_LO regPA_SC_PERFCOUNTER2_LO;
typedef union PA_SC_PERFCOUNTER2_SELECT regPA_SC_PERFCOUNTER2_SELECT;
typedef union PA_SC_PERFCOUNTER3_HI regPA_SC_PERFCOUNTER3_HI;
typedef union PA_SC_PERFCOUNTER3_LO regPA_SC_PERFCOUNTER3_LO;
typedef union PA_SC_PERFCOUNTER3_SELECT regPA_SC_PERFCOUNTER3_SELECT;
typedef union PA_SC_PERFCOUNTER4_HI regPA_SC_PERFCOUNTER4_HI;
typedef union PA_SC_PERFCOUNTER4_LO regPA_SC_PERFCOUNTER4_LO;
typedef union PA_SC_PERFCOUNTER4_SELECT regPA_SC_PERFCOUNTER4_SELECT;
typedef union PA_SC_PERFCOUNTER5_HI regPA_SC_PERFCOUNTER5_HI;
typedef union PA_SC_PERFCOUNTER5_LO regPA_SC_PERFCOUNTER5_LO;
typedef union PA_SC_PERFCOUNTER5_SELECT regPA_SC_PERFCOUNTER5_SELECT;
typedef union PA_SC_PERFCOUNTER6_HI regPA_SC_PERFCOUNTER6_HI;
typedef union PA_SC_PERFCOUNTER6_LO regPA_SC_PERFCOUNTER6_LO;
typedef union PA_SC_PERFCOUNTER6_SELECT regPA_SC_PERFCOUNTER6_SELECT;
typedef union PA_SC_PERFCOUNTER7_HI regPA_SC_PERFCOUNTER7_HI;
typedef union PA_SC_PERFCOUNTER7_LO regPA_SC_PERFCOUNTER7_LO;
typedef union PA_SC_PERFCOUNTER7_SELECT regPA_SC_PERFCOUNTER7_SELECT;
typedef union PA_SC_RASTER_CONFIG regPA_SC_RASTER_CONFIG;
typedef union PA_SC_RASTER_CONFIG_1__CI__VI regPA_SC_RASTER_CONFIG_1__CI__VI;
typedef union PA_SC_SCREEN_EXTENT_CONTROL__CI__VI regPA_SC_SCREEN_EXTENT_CONTROL__CI__VI;
typedef union PA_SC_SCREEN_EXTENT_MAX_0__CI__VI regPA_SC_SCREEN_EXTENT_MAX_0__CI__VI;
typedef union PA_SC_SCREEN_EXTENT_MAX_1__CI__VI regPA_SC_SCREEN_EXTENT_MAX_1__CI__VI;
typedef union PA_SC_SCREEN_EXTENT_MIN_0__CI__VI regPA_SC_SCREEN_EXTENT_MIN_0__CI__VI;
typedef union PA_SC_SCREEN_EXTENT_MIN_1__CI__VI regPA_SC_SCREEN_EXTENT_MIN_1__CI__VI;
typedef union PA_SC_SCREEN_SCISSOR_BR regPA_SC_SCREEN_SCISSOR_BR;
typedef union PA_SC_SCREEN_SCISSOR_TL regPA_SC_SCREEN_SCISSOR_TL;
typedef union PA_SC_TRAP_SCREEN_COUNT__CI__VI regPA_SC_TRAP_SCREEN_COUNT__CI__VI;
typedef union PA_SC_TRAP_SCREEN_HV_EN__CI__VI regPA_SC_TRAP_SCREEN_HV_EN__CI__VI;
typedef union PA_SC_TRAP_SCREEN_HV_LOCK__CI__VI regPA_SC_TRAP_SCREEN_HV_LOCK__CI__VI;
typedef union PA_SC_TRAP_SCREEN_H__CI__VI regPA_SC_TRAP_SCREEN_H__CI__VI;
typedef union PA_SC_TRAP_SCREEN_OCCURRENCE__CI__VI regPA_SC_TRAP_SCREEN_OCCURRENCE__CI__VI;
typedef union PA_SC_TRAP_SCREEN_V__CI__VI regPA_SC_TRAP_SCREEN_V__CI__VI;
typedef union PA_SC_VPORT_SCISSOR_0_BR regPA_SC_VPORT_SCISSOR_0_BR;
typedef union PA_SC_VPORT_SCISSOR_0_TL regPA_SC_VPORT_SCISSOR_0_TL;
typedef union PA_SC_VPORT_SCISSOR_10_BR regPA_SC_VPORT_SCISSOR_10_BR;
typedef union PA_SC_VPORT_SCISSOR_10_TL regPA_SC_VPORT_SCISSOR_10_TL;
typedef union PA_SC_VPORT_SCISSOR_11_BR regPA_SC_VPORT_SCISSOR_11_BR;
typedef union PA_SC_VPORT_SCISSOR_11_TL regPA_SC_VPORT_SCISSOR_11_TL;
typedef union PA_SC_VPORT_SCISSOR_12_BR regPA_SC_VPORT_SCISSOR_12_BR;
typedef union PA_SC_VPORT_SCISSOR_12_TL regPA_SC_VPORT_SCISSOR_12_TL;
typedef union PA_SC_VPORT_SCISSOR_13_BR regPA_SC_VPORT_SCISSOR_13_BR;
typedef union PA_SC_VPORT_SCISSOR_13_TL regPA_SC_VPORT_SCISSOR_13_TL;
typedef union PA_SC_VPORT_SCISSOR_14_BR regPA_SC_VPORT_SCISSOR_14_BR;
typedef union PA_SC_VPORT_SCISSOR_14_TL regPA_SC_VPORT_SCISSOR_14_TL;
typedef union PA_SC_VPORT_SCISSOR_15_BR regPA_SC_VPORT_SCISSOR_15_BR;
typedef union PA_SC_VPORT_SCISSOR_15_TL regPA_SC_VPORT_SCISSOR_15_TL;
typedef union PA_SC_VPORT_SCISSOR_1_BR regPA_SC_VPORT_SCISSOR_1_BR;
typedef union PA_SC_VPORT_SCISSOR_1_TL regPA_SC_VPORT_SCISSOR_1_TL;
typedef union PA_SC_VPORT_SCISSOR_2_BR regPA_SC_VPORT_SCISSOR_2_BR;
typedef union PA_SC_VPORT_SCISSOR_2_TL regPA_SC_VPORT_SCISSOR_2_TL;
typedef union PA_SC_VPORT_SCISSOR_3_BR regPA_SC_VPORT_SCISSOR_3_BR;
typedef union PA_SC_VPORT_SCISSOR_3_TL regPA_SC_VPORT_SCISSOR_3_TL;
typedef union PA_SC_VPORT_SCISSOR_4_BR regPA_SC_VPORT_SCISSOR_4_BR;
typedef union PA_SC_VPORT_SCISSOR_4_TL regPA_SC_VPORT_SCISSOR_4_TL;
typedef union PA_SC_VPORT_SCISSOR_5_BR regPA_SC_VPORT_SCISSOR_5_BR;
typedef union PA_SC_VPORT_SCISSOR_5_TL regPA_SC_VPORT_SCISSOR_5_TL;
typedef union PA_SC_VPORT_SCISSOR_6_BR regPA_SC_VPORT_SCISSOR_6_BR;
typedef union PA_SC_VPORT_SCISSOR_6_TL regPA_SC_VPORT_SCISSOR_6_TL;
typedef union PA_SC_VPORT_SCISSOR_7_BR regPA_SC_VPORT_SCISSOR_7_BR;
typedef union PA_SC_VPORT_SCISSOR_7_TL regPA_SC_VPORT_SCISSOR_7_TL;
typedef union PA_SC_VPORT_SCISSOR_8_BR regPA_SC_VPORT_SCISSOR_8_BR;
typedef union PA_SC_VPORT_SCISSOR_8_TL regPA_SC_VPORT_SCISSOR_8_TL;
typedef union PA_SC_VPORT_SCISSOR_9_BR regPA_SC_VPORT_SCISSOR_9_BR;
typedef union PA_SC_VPORT_SCISSOR_9_TL regPA_SC_VPORT_SCISSOR_9_TL;
typedef union PA_SC_VPORT_ZMAX_0 regPA_SC_VPORT_ZMAX_0;
typedef union PA_SC_VPORT_ZMAX_1 regPA_SC_VPORT_ZMAX_1;
typedef union PA_SC_VPORT_ZMAX_10 regPA_SC_VPORT_ZMAX_10;
typedef union PA_SC_VPORT_ZMAX_11 regPA_SC_VPORT_ZMAX_11;
typedef union PA_SC_VPORT_ZMAX_12 regPA_SC_VPORT_ZMAX_12;
typedef union PA_SC_VPORT_ZMAX_13 regPA_SC_VPORT_ZMAX_13;
typedef union PA_SC_VPORT_ZMAX_14 regPA_SC_VPORT_ZMAX_14;
typedef union PA_SC_VPORT_ZMAX_15 regPA_SC_VPORT_ZMAX_15;
typedef union PA_SC_VPORT_ZMAX_2 regPA_SC_VPORT_ZMAX_2;
typedef union PA_SC_VPORT_ZMAX_3 regPA_SC_VPORT_ZMAX_3;
typedef union PA_SC_VPORT_ZMAX_4 regPA_SC_VPORT_ZMAX_4;
typedef union PA_SC_VPORT_ZMAX_5 regPA_SC_VPORT_ZMAX_5;
typedef union PA_SC_VPORT_ZMAX_6 regPA_SC_VPORT_ZMAX_6;
typedef union PA_SC_VPORT_ZMAX_7 regPA_SC_VPORT_ZMAX_7;
typedef union PA_SC_VPORT_ZMAX_8 regPA_SC_VPORT_ZMAX_8;
typedef union PA_SC_VPORT_ZMAX_9 regPA_SC_VPORT_ZMAX_9;
typedef union PA_SC_VPORT_ZMIN_0 regPA_SC_VPORT_ZMIN_0;
typedef union PA_SC_VPORT_ZMIN_1 regPA_SC_VPORT_ZMIN_1;
typedef union PA_SC_VPORT_ZMIN_10 regPA_SC_VPORT_ZMIN_10;
typedef union PA_SC_VPORT_ZMIN_11 regPA_SC_VPORT_ZMIN_11;
typedef union PA_SC_VPORT_ZMIN_12 regPA_SC_VPORT_ZMIN_12;
typedef union PA_SC_VPORT_ZMIN_13 regPA_SC_VPORT_ZMIN_13;
typedef union PA_SC_VPORT_ZMIN_14 regPA_SC_VPORT_ZMIN_14;
typedef union PA_SC_VPORT_ZMIN_15 regPA_SC_VPORT_ZMIN_15;
typedef union PA_SC_VPORT_ZMIN_2 regPA_SC_VPORT_ZMIN_2;
typedef union PA_SC_VPORT_ZMIN_3 regPA_SC_VPORT_ZMIN_3;
typedef union PA_SC_VPORT_ZMIN_4 regPA_SC_VPORT_ZMIN_4;
typedef union PA_SC_VPORT_ZMIN_5 regPA_SC_VPORT_ZMIN_5;
typedef union PA_SC_VPORT_ZMIN_6 regPA_SC_VPORT_ZMIN_6;
typedef union PA_SC_VPORT_ZMIN_7 regPA_SC_VPORT_ZMIN_7;
typedef union PA_SC_VPORT_ZMIN_8 regPA_SC_VPORT_ZMIN_8;
typedef union PA_SC_VPORT_ZMIN_9 regPA_SC_VPORT_ZMIN_9;
typedef union PA_SC_WINDOW_OFFSET regPA_SC_WINDOW_OFFSET;
typedef union PA_SC_WINDOW_SCISSOR_BR regPA_SC_WINDOW_SCISSOR_BR;
typedef union PA_SC_WINDOW_SCISSOR_TL regPA_SC_WINDOW_SCISSOR_TL;
typedef union PA_SU_CNTL_STATUS regPA_SU_CNTL_STATUS;
typedef union PA_SU_DEBUG_CNTL regPA_SU_DEBUG_CNTL;
typedef union PA_SU_DEBUG_DATA regPA_SU_DEBUG_DATA;
typedef union PA_SU_HARDWARE_SCREEN_OFFSET regPA_SU_HARDWARE_SCREEN_OFFSET;
typedef union PA_SU_LINE_CNTL regPA_SU_LINE_CNTL;
typedef union PA_SU_LINE_STIPPLE_CNTL regPA_SU_LINE_STIPPLE_CNTL;
typedef union PA_SU_LINE_STIPPLE_SCALE regPA_SU_LINE_STIPPLE_SCALE;
typedef union PA_SU_LINE_STIPPLE_VALUE regPA_SU_LINE_STIPPLE_VALUE;
typedef union PA_SU_PERFCOUNTER0_HI regPA_SU_PERFCOUNTER0_HI;
typedef union PA_SU_PERFCOUNTER0_LO regPA_SU_PERFCOUNTER0_LO;
typedef union PA_SU_PERFCOUNTER0_SELECT regPA_SU_PERFCOUNTER0_SELECT;
typedef union PA_SU_PERFCOUNTER0_SELECT1__CI__VI regPA_SU_PERFCOUNTER0_SELECT1__CI__VI;
typedef union PA_SU_PERFCOUNTER1_HI regPA_SU_PERFCOUNTER1_HI;
typedef union PA_SU_PERFCOUNTER1_LO regPA_SU_PERFCOUNTER1_LO;
typedef union PA_SU_PERFCOUNTER1_SELECT regPA_SU_PERFCOUNTER1_SELECT;
typedef union PA_SU_PERFCOUNTER1_SELECT1__CI__VI regPA_SU_PERFCOUNTER1_SELECT1__CI__VI;
typedef union PA_SU_PERFCOUNTER2_HI regPA_SU_PERFCOUNTER2_HI;
typedef union PA_SU_PERFCOUNTER2_LO regPA_SU_PERFCOUNTER2_LO;
typedef union PA_SU_PERFCOUNTER2_SELECT regPA_SU_PERFCOUNTER2_SELECT;
typedef union PA_SU_PERFCOUNTER3_HI regPA_SU_PERFCOUNTER3_HI;
typedef union PA_SU_PERFCOUNTER3_LO regPA_SU_PERFCOUNTER3_LO;
typedef union PA_SU_PERFCOUNTER3_SELECT regPA_SU_PERFCOUNTER3_SELECT;
typedef union PA_SU_POINT_MINMAX regPA_SU_POINT_MINMAX;
typedef union PA_SU_POINT_SIZE regPA_SU_POINT_SIZE;
typedef union PA_SU_POLY_OFFSET_BACK_OFFSET regPA_SU_POLY_OFFSET_BACK_OFFSET;
typedef union PA_SU_POLY_OFFSET_BACK_SCALE regPA_SU_POLY_OFFSET_BACK_SCALE;
typedef union PA_SU_POLY_OFFSET_CLAMP regPA_SU_POLY_OFFSET_CLAMP;
typedef union PA_SU_POLY_OFFSET_DB_FMT_CNTL regPA_SU_POLY_OFFSET_DB_FMT_CNTL;
typedef union PA_SU_POLY_OFFSET_FRONT_OFFSET regPA_SU_POLY_OFFSET_FRONT_OFFSET;
typedef union PA_SU_POLY_OFFSET_FRONT_SCALE regPA_SU_POLY_OFFSET_FRONT_SCALE;
typedef union PA_SU_PRIM_FILTER_CNTL regPA_SU_PRIM_FILTER_CNTL;
typedef union PA_SU_SC_MODE_CNTL regPA_SU_SC_MODE_CNTL;
typedef union PA_SU_VTX_CNTL regPA_SU_VTX_CNTL;
typedef union PB0_DFT_DEBUG_CTRL_REG0__CI__VI regPB0_DFT_DEBUG_CTRL_REG0__CI__VI;
typedef union PB0_DFT_JIT_INJ_REG0__CI__VI regPB0_DFT_JIT_INJ_REG0__CI__VI;
typedef union PB0_DFT_JIT_INJ_REG1__CI__VI regPB0_DFT_JIT_INJ_REG1__CI__VI;
typedef union PB0_DFT_JIT_INJ_REG2__CI__VI regPB0_DFT_JIT_INJ_REG2__CI__VI;
typedef union PB0_DFT_JIT_INJ_STAT_REG0__CI__VI regPB0_DFT_JIT_INJ_STAT_REG0__CI__VI;
typedef union PB0_GLB_CTRL_REG0__CI__VI regPB0_GLB_CTRL_REG0__CI__VI;
typedef union PB0_GLB_CTRL_REG1__CI__VI regPB0_GLB_CTRL_REG1__CI__VI;
typedef union PB0_GLB_CTRL_REG2__CI__VI regPB0_GLB_CTRL_REG2__CI__VI;
typedef union PB0_GLB_CTRL_REG3__CI__VI regPB0_GLB_CTRL_REG3__CI__VI;
typedef union PB0_GLB_CTRL_REG4__CI__VI regPB0_GLB_CTRL_REG4__CI__VI;
typedef union PB0_GLB_CTRL_REG5__CI__VI regPB0_GLB_CTRL_REG5__CI__VI;
typedef union PB0_GLB_OVRD_REG0__CI__VI regPB0_GLB_OVRD_REG0__CI__VI;
typedef union PB0_GLB_OVRD_REG1__CI__VI regPB0_GLB_OVRD_REG1__CI__VI;
typedef union PB0_GLB_OVRD_REG2__CI__VI regPB0_GLB_OVRD_REG2__CI__VI;
typedef union PB0_GLB_SCI_STAT_OVRD_REG0__CI regPB0_GLB_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_GLB_SCI_STAT_OVRD_REG0__VI regPB0_GLB_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_GLB_SCI_STAT_OVRD_REG1__CI regPB0_GLB_SCI_STAT_OVRD_REG1__CI;
typedef union PB0_GLB_SCI_STAT_OVRD_REG1__VI regPB0_GLB_SCI_STAT_OVRD_REG1__VI;
typedef union PB0_GLB_SCI_STAT_OVRD_REG2__CI regPB0_GLB_SCI_STAT_OVRD_REG2__CI;
typedef union PB0_GLB_SCI_STAT_OVRD_REG2__VI regPB0_GLB_SCI_STAT_OVRD_REG2__VI;
typedef union PB0_GLB_SCI_STAT_OVRD_REG3__CI regPB0_GLB_SCI_STAT_OVRD_REG3__CI;
typedef union PB0_GLB_SCI_STAT_OVRD_REG3__VI regPB0_GLB_SCI_STAT_OVRD_REG3__VI;
typedef union PB0_GLB_SCI_STAT_OVRD_REG4__CI regPB0_GLB_SCI_STAT_OVRD_REG4__CI;
typedef union PB0_GLB_SCI_STAT_OVRD_REG4__VI regPB0_GLB_SCI_STAT_OVRD_REG4__VI;
typedef union PB0_HW_DEBUG__CI regPB0_HW_DEBUG__CI;
typedef union PB0_HW_DEBUG__VI regPB0_HW_DEBUG__VI;
typedef union PB0_PIF_CNTL2__CI regPB0_PIF_CNTL2__CI;
typedef union PB0_PIF_CNTL__CI regPB0_PIF_CNTL__CI;
typedef union PB0_PIF_HW_DEBUG__CI regPB0_PIF_HW_DEBUG__CI;
typedef union PB0_PIF_HW_DEBUG__VI regPB0_PIF_HW_DEBUG__VI;
typedef union PB0_PIF_PAIRING__CI regPB0_PIF_PAIRING__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_0__CI regPB0_PIF_PDNB_OVERRIDE_0__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_10__CI regPB0_PIF_PDNB_OVERRIDE_10__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_11__CI regPB0_PIF_PDNB_OVERRIDE_11__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_12__CI regPB0_PIF_PDNB_OVERRIDE_12__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_13__CI regPB0_PIF_PDNB_OVERRIDE_13__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_14__CI regPB0_PIF_PDNB_OVERRIDE_14__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_15__CI regPB0_PIF_PDNB_OVERRIDE_15__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_1__CI regPB0_PIF_PDNB_OVERRIDE_1__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_2__CI regPB0_PIF_PDNB_OVERRIDE_2__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_3__CI regPB0_PIF_PDNB_OVERRIDE_3__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_4__CI regPB0_PIF_PDNB_OVERRIDE_4__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_5__CI regPB0_PIF_PDNB_OVERRIDE_5__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_6__CI regPB0_PIF_PDNB_OVERRIDE_6__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_7__CI regPB0_PIF_PDNB_OVERRIDE_7__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_8__CI regPB0_PIF_PDNB_OVERRIDE_8__CI;
typedef union PB0_PIF_PDNB_OVERRIDE_9__CI regPB0_PIF_PDNB_OVERRIDE_9__CI;
typedef union PB0_PIF_PWRDOWN_0__CI regPB0_PIF_PWRDOWN_0__CI;
typedef union PB0_PIF_PWRDOWN_1__CI regPB0_PIF_PWRDOWN_1__CI;
typedef union PB0_PIF_PWRDOWN_2__CI regPB0_PIF_PWRDOWN_2__CI;
typedef union PB0_PIF_PWRDOWN_3__CI regPB0_PIF_PWRDOWN_3__CI;
typedef union PB0_PIF_SCRATCH__CI__VI regPB0_PIF_SCRATCH__CI__VI;
typedef union PB0_PIF_SC_CTL__CI regPB0_PIF_SC_CTL__CI;
typedef union PB0_PIF_SEQ_STATUS_0__CI regPB0_PIF_SEQ_STATUS_0__CI;
typedef union PB0_PIF_SEQ_STATUS_10__CI regPB0_PIF_SEQ_STATUS_10__CI;
typedef union PB0_PIF_SEQ_STATUS_11__CI regPB0_PIF_SEQ_STATUS_11__CI;
typedef union PB0_PIF_SEQ_STATUS_12__CI regPB0_PIF_SEQ_STATUS_12__CI;
typedef union PB0_PIF_SEQ_STATUS_13__CI regPB0_PIF_SEQ_STATUS_13__CI;
typedef union PB0_PIF_SEQ_STATUS_14__CI regPB0_PIF_SEQ_STATUS_14__CI;
typedef union PB0_PIF_SEQ_STATUS_15__CI regPB0_PIF_SEQ_STATUS_15__CI;
typedef union PB0_PIF_SEQ_STATUS_1__CI regPB0_PIF_SEQ_STATUS_1__CI;
typedef union PB0_PIF_SEQ_STATUS_2__CI regPB0_PIF_SEQ_STATUS_2__CI;
typedef union PB0_PIF_SEQ_STATUS_3__CI regPB0_PIF_SEQ_STATUS_3__CI;
typedef union PB0_PIF_SEQ_STATUS_4__CI regPB0_PIF_SEQ_STATUS_4__CI;
typedef union PB0_PIF_SEQ_STATUS_5__CI regPB0_PIF_SEQ_STATUS_5__CI;
typedef union PB0_PIF_SEQ_STATUS_6__CI regPB0_PIF_SEQ_STATUS_6__CI;
typedef union PB0_PIF_SEQ_STATUS_7__CI regPB0_PIF_SEQ_STATUS_7__CI;
typedef union PB0_PIF_SEQ_STATUS_8__CI regPB0_PIF_SEQ_STATUS_8__CI;
typedef union PB0_PIF_SEQ_STATUS_9__CI regPB0_PIF_SEQ_STATUS_9__CI;
typedef union PB0_PIF_TXPHYSTATUS__CI regPB0_PIF_TXPHYSTATUS__CI;
typedef union PB0_PLL_LC0_CTRL_REG0__CI__VI regPB0_PLL_LC0_CTRL_REG0__CI__VI;
typedef union PB0_PLL_LC0_OVRD_REG0__CI__VI regPB0_PLL_LC0_OVRD_REG0__CI__VI;
typedef union PB0_PLL_LC0_OVRD_REG1__CI__VI regPB0_PLL_LC0_OVRD_REG1__CI__VI;
typedef union PB0_PLL_LC0_SCI_STAT_OVRD_REG0__CI regPB0_PLL_LC0_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_PLL_LC0_SCI_STAT_OVRD_REG0__VI regPB0_PLL_LC0_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_PLL_LC1_SCI_STAT_OVRD_REG0__CI regPB0_PLL_LC1_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_PLL_LC1_SCI_STAT_OVRD_REG0__VI regPB0_PLL_LC1_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_PLL_LC2_SCI_STAT_OVRD_REG0__CI regPB0_PLL_LC2_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_PLL_LC2_SCI_STAT_OVRD_REG0__VI regPB0_PLL_LC2_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_PLL_LC3_SCI_STAT_OVRD_REG0__CI regPB0_PLL_LC3_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_PLL_LC3_SCI_STAT_OVRD_REG0__VI regPB0_PLL_LC3_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_PLL_RO0_CTRL_REG0__CI__VI regPB0_PLL_RO0_CTRL_REG0__CI__VI;
typedef union PB0_PLL_RO0_OVRD_REG0__CI__VI regPB0_PLL_RO0_OVRD_REG0__CI__VI;
typedef union PB0_PLL_RO0_OVRD_REG1__CI__VI regPB0_PLL_RO0_OVRD_REG1__CI__VI;
typedef union PB0_PLL_RO0_SCI_STAT_OVRD_REG0__CI regPB0_PLL_RO0_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_PLL_RO0_SCI_STAT_OVRD_REG0__VI regPB0_PLL_RO0_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_PLL_RO1_SCI_STAT_OVRD_REG0__CI regPB0_PLL_RO1_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_PLL_RO1_SCI_STAT_OVRD_REG0__VI regPB0_PLL_RO1_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_PLL_RO2_SCI_STAT_OVRD_REG0__CI regPB0_PLL_RO2_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_PLL_RO2_SCI_STAT_OVRD_REG0__VI regPB0_PLL_RO2_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_PLL_RO3_SCI_STAT_OVRD_REG0__CI regPB0_PLL_RO3_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_PLL_RO3_SCI_STAT_OVRD_REG0__VI regPB0_PLL_RO3_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_PLL_RO_GLB_CTRL_REG0__CI regPB0_PLL_RO_GLB_CTRL_REG0__CI;
typedef union PB0_PLL_RO_GLB_CTRL_REG0__VI regPB0_PLL_RO_GLB_CTRL_REG0__VI;
typedef union PB0_PLL_RO_GLB_OVRD_REG0__CI__VI regPB0_PLL_RO_GLB_OVRD_REG0__CI__VI;
typedef union PB0_RX_GLB_CTRL_REG0__CI__VI regPB0_RX_GLB_CTRL_REG0__CI__VI;
typedef union PB0_RX_GLB_CTRL_REG1__CI__VI regPB0_RX_GLB_CTRL_REG1__CI__VI;
typedef union PB0_RX_GLB_CTRL_REG2__CI__VI regPB0_RX_GLB_CTRL_REG2__CI__VI;
typedef union PB0_RX_GLB_CTRL_REG3__CI__VI regPB0_RX_GLB_CTRL_REG3__CI__VI;
typedef union PB0_RX_GLB_CTRL_REG4__CI__VI regPB0_RX_GLB_CTRL_REG4__CI__VI;
typedef union PB0_RX_GLB_CTRL_REG5__CI__VI regPB0_RX_GLB_CTRL_REG5__CI__VI;
typedef union PB0_RX_GLB_CTRL_REG6__CI__VI regPB0_RX_GLB_CTRL_REG6__CI__VI;
typedef union PB0_RX_GLB_CTRL_REG7__CI regPB0_RX_GLB_CTRL_REG7__CI;
typedef union PB0_RX_GLB_CTRL_REG7__VI regPB0_RX_GLB_CTRL_REG7__VI;
typedef union PB0_RX_GLB_CTRL_REG8__CI__VI regPB0_RX_GLB_CTRL_REG8__CI__VI;
typedef union PB0_RX_GLB_OVRD_REG0__CI__VI regPB0_RX_GLB_OVRD_REG0__CI__VI;
typedef union PB0_RX_GLB_OVRD_REG1__CI__VI regPB0_RX_GLB_OVRD_REG1__CI__VI;
typedef union PB0_RX_GLB_SCI_STAT_OVRD_REG0__CI regPB0_RX_GLB_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_GLB_SCI_STAT_OVRD_REG0__VI regPB0_RX_GLB_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE0_CTRL_REG0__CI__VI regPB0_RX_LANE0_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE0_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE0_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE0_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE0_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE10_CTRL_REG0__CI__VI regPB0_RX_LANE10_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE10_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE10_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE10_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE10_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE11_CTRL_REG0__CI__VI regPB0_RX_LANE11_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE11_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE11_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE11_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE11_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE12_CTRL_REG0__CI__VI regPB0_RX_LANE12_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE12_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE12_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE12_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE12_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE13_CTRL_REG0__CI__VI regPB0_RX_LANE13_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE13_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE13_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE13_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE13_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE14_CTRL_REG0__CI__VI regPB0_RX_LANE14_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE14_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE14_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE14_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE14_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE15_CTRL_REG0__CI__VI regPB0_RX_LANE15_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE15_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE15_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE15_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE15_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE1_CTRL_REG0__CI__VI regPB0_RX_LANE1_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE1_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE1_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE1_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE1_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE2_CTRL_REG0__CI__VI regPB0_RX_LANE2_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE2_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE2_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE2_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE2_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE3_CTRL_REG0__CI__VI regPB0_RX_LANE3_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE3_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE3_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE3_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE3_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE4_CTRL_REG0__CI__VI regPB0_RX_LANE4_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE4_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE4_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE4_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE4_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE5_CTRL_REG0__CI__VI regPB0_RX_LANE5_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE5_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE5_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE5_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE5_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE6_CTRL_REG0__CI__VI regPB0_RX_LANE6_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE6_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE6_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE6_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE6_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE7_CTRL_REG0__CI__VI regPB0_RX_LANE7_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE7_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE7_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE7_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE7_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE8_CTRL_REG0__CI__VI regPB0_RX_LANE8_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE8_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE8_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE8_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE8_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_RX_LANE9_CTRL_REG0__CI__VI regPB0_RX_LANE9_CTRL_REG0__CI__VI;
typedef union PB0_RX_LANE9_SCI_STAT_OVRD_REG0__CI regPB0_RX_LANE9_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_RX_LANE9_SCI_STAT_OVRD_REG0__VI regPB0_RX_LANE9_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_STRAP_GLB_REG0__CI__VI regPB0_STRAP_GLB_REG0__CI__VI;
typedef union PB0_STRAP_PIN_REG0__CI__VI regPB0_STRAP_PIN_REG0__CI__VI;
typedef union PB0_STRAP_PLL_REG0__CI__VI regPB0_STRAP_PLL_REG0__CI__VI;
typedef union PB0_STRAP_RX_REG0__CI__VI regPB0_STRAP_RX_REG0__CI__VI;
typedef union PB0_STRAP_RX_REG1__CI__VI regPB0_STRAP_RX_REG1__CI__VI;
typedef union PB0_STRAP_TX_REG0__CI__VI regPB0_STRAP_TX_REG0__CI__VI;
typedef union PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__CI__VI
    regPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG0__CI__VI;
typedef union PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__CI__VI
    regPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG1__CI__VI;
typedef union PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__CI__VI
    regPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG2__CI__VI;
typedef union PB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__CI__VI
    regPB0_TX_GLB_COEFF_ACCEPT_TABLE_REG3__CI__VI;
typedef union PB0_TX_GLB_CTRL_REG0__CI regPB0_TX_GLB_CTRL_REG0__CI;
typedef union PB0_TX_GLB_CTRL_REG0__VI regPB0_TX_GLB_CTRL_REG0__VI;
typedef union PB0_TX_GLB_LANE_SKEW_CTRL__CI__VI regPB0_TX_GLB_LANE_SKEW_CTRL__CI__VI;
typedef union PB0_TX_GLB_OVRD_REG0__CI__VI regPB0_TX_GLB_OVRD_REG0__CI__VI;
typedef union PB0_TX_GLB_OVRD_REG1__CI__VI regPB0_TX_GLB_OVRD_REG1__CI__VI;
typedef union PB0_TX_GLB_OVRD_REG2__CI__VI regPB0_TX_GLB_OVRD_REG2__CI__VI;
typedef union PB0_TX_GLB_OVRD_REG3__CI__VI regPB0_TX_GLB_OVRD_REG3__CI__VI;
typedef union PB0_TX_GLB_OVRD_REG4__CI__VI regPB0_TX_GLB_OVRD_REG4__CI__VI;
typedef union PB0_TX_GLB_SCI_STAT_OVRD_REG0__CI regPB0_TX_GLB_SCI_STAT_OVRD_REG0__CI;
typedef union PB0_TX_GLB_SCI_STAT_OVRD_REG0__VI regPB0_TX_GLB_SCI_STAT_OVRD_REG0__VI;
typedef union PB0_TX_LANE0_CTRL_REG0__CI__VI regPB0_TX_LANE0_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE0_OVRD_REG0__CI__VI regPB0_TX_LANE0_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE0_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE0_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE10_CTRL_REG0__CI__VI regPB0_TX_LANE10_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE10_OVRD_REG0__CI__VI regPB0_TX_LANE10_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE10_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE10_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE11_CTRL_REG0__CI__VI regPB0_TX_LANE11_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE11_OVRD_REG0__CI__VI regPB0_TX_LANE11_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE11_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE11_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE12_CTRL_REG0__CI__VI regPB0_TX_LANE12_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE12_OVRD_REG0__CI__VI regPB0_TX_LANE12_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE12_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE12_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE13_CTRL_REG0__CI__VI regPB0_TX_LANE13_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE13_OVRD_REG0__CI__VI regPB0_TX_LANE13_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE13_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE13_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE14_CTRL_REG0__CI__VI regPB0_TX_LANE14_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE14_OVRD_REG0__CI__VI regPB0_TX_LANE14_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE14_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE14_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE15_CTRL_REG0__CI__VI regPB0_TX_LANE15_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE15_OVRD_REG0__CI__VI regPB0_TX_LANE15_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE15_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE15_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE1_CTRL_REG0__CI__VI regPB0_TX_LANE1_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE1_OVRD_REG0__CI__VI regPB0_TX_LANE1_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE1_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE1_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE2_CTRL_REG0__CI__VI regPB0_TX_LANE2_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE2_OVRD_REG0__CI__VI regPB0_TX_LANE2_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE2_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE2_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE3_CTRL_REG0__CI__VI regPB0_TX_LANE3_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE3_OVRD_REG0__CI__VI regPB0_TX_LANE3_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE3_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE3_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE4_CTRL_REG0__CI__VI regPB0_TX_LANE4_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE4_OVRD_REG0__CI__VI regPB0_TX_LANE4_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE4_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE4_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE5_CTRL_REG0__CI__VI regPB0_TX_LANE5_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE5_OVRD_REG0__CI__VI regPB0_TX_LANE5_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE5_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE5_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE6_CTRL_REG0__CI__VI regPB0_TX_LANE6_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE6_OVRD_REG0__CI__VI regPB0_TX_LANE6_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE6_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE6_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE7_CTRL_REG0__CI__VI regPB0_TX_LANE7_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE7_OVRD_REG0__CI__VI regPB0_TX_LANE7_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE7_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE7_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE8_CTRL_REG0__CI__VI regPB0_TX_LANE8_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE8_OVRD_REG0__CI__VI regPB0_TX_LANE8_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE8_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE8_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE9_CTRL_REG0__CI__VI regPB0_TX_LANE9_CTRL_REG0__CI__VI;
typedef union PB0_TX_LANE9_OVRD_REG0__CI__VI regPB0_TX_LANE9_OVRD_REG0__CI__VI;
typedef union PB0_TX_LANE9_SCI_STAT_OVRD_REG0__CI__VI regPB0_TX_LANE9_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_DFT_DEBUG_CTRL_REG0__CI__VI regPB1_DFT_DEBUG_CTRL_REG0__CI__VI;
typedef union PB1_DFT_JIT_INJ_REG0__CI__VI regPB1_DFT_JIT_INJ_REG0__CI__VI;
typedef union PB1_DFT_JIT_INJ_REG1__CI__VI regPB1_DFT_JIT_INJ_REG1__CI__VI;
typedef union PB1_DFT_JIT_INJ_REG2__CI__VI regPB1_DFT_JIT_INJ_REG2__CI__VI;
typedef union PB1_DFT_JIT_INJ_STAT_REG0__CI__VI regPB1_DFT_JIT_INJ_STAT_REG0__CI__VI;
typedef union PB1_GLB_CTRL_REG0__CI__VI regPB1_GLB_CTRL_REG0__CI__VI;
typedef union PB1_GLB_CTRL_REG1__CI__VI regPB1_GLB_CTRL_REG1__CI__VI;
typedef union PB1_GLB_CTRL_REG2__CI__VI regPB1_GLB_CTRL_REG2__CI__VI;
typedef union PB1_GLB_CTRL_REG3__CI__VI regPB1_GLB_CTRL_REG3__CI__VI;
typedef union PB1_GLB_CTRL_REG4__CI__VI regPB1_GLB_CTRL_REG4__CI__VI;
typedef union PB1_GLB_CTRL_REG5__CI__VI regPB1_GLB_CTRL_REG5__CI__VI;
typedef union PB1_GLB_OVRD_REG0__CI__VI regPB1_GLB_OVRD_REG0__CI__VI;
typedef union PB1_GLB_OVRD_REG1__CI__VI regPB1_GLB_OVRD_REG1__CI__VI;
typedef union PB1_GLB_OVRD_REG2__CI__VI regPB1_GLB_OVRD_REG2__CI__VI;
typedef union PB1_GLB_SCI_STAT_OVRD_REG0__CI regPB1_GLB_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_GLB_SCI_STAT_OVRD_REG0__VI regPB1_GLB_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_GLB_SCI_STAT_OVRD_REG1__CI regPB1_GLB_SCI_STAT_OVRD_REG1__CI;
typedef union PB1_GLB_SCI_STAT_OVRD_REG1__VI regPB1_GLB_SCI_STAT_OVRD_REG1__VI;
typedef union PB1_GLB_SCI_STAT_OVRD_REG2__CI regPB1_GLB_SCI_STAT_OVRD_REG2__CI;
typedef union PB1_GLB_SCI_STAT_OVRD_REG2__VI regPB1_GLB_SCI_STAT_OVRD_REG2__VI;
typedef union PB1_GLB_SCI_STAT_OVRD_REG3__CI regPB1_GLB_SCI_STAT_OVRD_REG3__CI;
typedef union PB1_GLB_SCI_STAT_OVRD_REG3__VI regPB1_GLB_SCI_STAT_OVRD_REG3__VI;
typedef union PB1_GLB_SCI_STAT_OVRD_REG4__CI regPB1_GLB_SCI_STAT_OVRD_REG4__CI;
typedef union PB1_GLB_SCI_STAT_OVRD_REG4__VI regPB1_GLB_SCI_STAT_OVRD_REG4__VI;
typedef union PB1_HW_DEBUG__CI regPB1_HW_DEBUG__CI;
typedef union PB1_HW_DEBUG__VI regPB1_HW_DEBUG__VI;
typedef union PB1_PIF_CNTL2__CI regPB1_PIF_CNTL2__CI;
typedef union PB1_PIF_CNTL__CI regPB1_PIF_CNTL__CI;
typedef union PB1_PIF_HW_DEBUG__CI regPB1_PIF_HW_DEBUG__CI;
typedef union PB1_PIF_HW_DEBUG__VI regPB1_PIF_HW_DEBUG__VI;
typedef union PB1_PIF_PAIRING__CI regPB1_PIF_PAIRING__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_0__CI regPB1_PIF_PDNB_OVERRIDE_0__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_10__CI regPB1_PIF_PDNB_OVERRIDE_10__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_11__CI regPB1_PIF_PDNB_OVERRIDE_11__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_12__CI regPB1_PIF_PDNB_OVERRIDE_12__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_13__CI regPB1_PIF_PDNB_OVERRIDE_13__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_14__CI regPB1_PIF_PDNB_OVERRIDE_14__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_15__CI regPB1_PIF_PDNB_OVERRIDE_15__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_1__CI regPB1_PIF_PDNB_OVERRIDE_1__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_2__CI regPB1_PIF_PDNB_OVERRIDE_2__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_3__CI regPB1_PIF_PDNB_OVERRIDE_3__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_4__CI regPB1_PIF_PDNB_OVERRIDE_4__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_5__CI regPB1_PIF_PDNB_OVERRIDE_5__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_6__CI regPB1_PIF_PDNB_OVERRIDE_6__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_7__CI regPB1_PIF_PDNB_OVERRIDE_7__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_8__CI regPB1_PIF_PDNB_OVERRIDE_8__CI;
typedef union PB1_PIF_PDNB_OVERRIDE_9__CI regPB1_PIF_PDNB_OVERRIDE_9__CI;
typedef union PB1_PIF_PWRDOWN_0__CI regPB1_PIF_PWRDOWN_0__CI;
typedef union PB1_PIF_PWRDOWN_1__CI regPB1_PIF_PWRDOWN_1__CI;
typedef union PB1_PIF_PWRDOWN_2__CI regPB1_PIF_PWRDOWN_2__CI;
typedef union PB1_PIF_PWRDOWN_3__CI regPB1_PIF_PWRDOWN_3__CI;
typedef union PB1_PIF_SCRATCH__CI__VI regPB1_PIF_SCRATCH__CI__VI;
typedef union PB1_PIF_SC_CTL__CI regPB1_PIF_SC_CTL__CI;
typedef union PB1_PIF_SEQ_STATUS_0__CI regPB1_PIF_SEQ_STATUS_0__CI;
typedef union PB1_PIF_SEQ_STATUS_10__CI regPB1_PIF_SEQ_STATUS_10__CI;
typedef union PB1_PIF_SEQ_STATUS_11__CI regPB1_PIF_SEQ_STATUS_11__CI;
typedef union PB1_PIF_SEQ_STATUS_12__CI regPB1_PIF_SEQ_STATUS_12__CI;
typedef union PB1_PIF_SEQ_STATUS_13__CI regPB1_PIF_SEQ_STATUS_13__CI;
typedef union PB1_PIF_SEQ_STATUS_14__CI regPB1_PIF_SEQ_STATUS_14__CI;
typedef union PB1_PIF_SEQ_STATUS_15__CI regPB1_PIF_SEQ_STATUS_15__CI;
typedef union PB1_PIF_SEQ_STATUS_1__CI regPB1_PIF_SEQ_STATUS_1__CI;
typedef union PB1_PIF_SEQ_STATUS_2__CI regPB1_PIF_SEQ_STATUS_2__CI;
typedef union PB1_PIF_SEQ_STATUS_3__CI regPB1_PIF_SEQ_STATUS_3__CI;
typedef union PB1_PIF_SEQ_STATUS_4__CI regPB1_PIF_SEQ_STATUS_4__CI;
typedef union PB1_PIF_SEQ_STATUS_5__CI regPB1_PIF_SEQ_STATUS_5__CI;
typedef union PB1_PIF_SEQ_STATUS_6__CI regPB1_PIF_SEQ_STATUS_6__CI;
typedef union PB1_PIF_SEQ_STATUS_7__CI regPB1_PIF_SEQ_STATUS_7__CI;
typedef union PB1_PIF_SEQ_STATUS_8__CI regPB1_PIF_SEQ_STATUS_8__CI;
typedef union PB1_PIF_SEQ_STATUS_9__CI regPB1_PIF_SEQ_STATUS_9__CI;
typedef union PB1_PIF_TXPHYSTATUS__CI regPB1_PIF_TXPHYSTATUS__CI;
typedef union PB1_PLL_LC0_CTRL_REG0__CI__VI regPB1_PLL_LC0_CTRL_REG0__CI__VI;
typedef union PB1_PLL_LC0_OVRD_REG0__CI__VI regPB1_PLL_LC0_OVRD_REG0__CI__VI;
typedef union PB1_PLL_LC0_OVRD_REG1__CI__VI regPB1_PLL_LC0_OVRD_REG1__CI__VI;
typedef union PB1_PLL_LC0_SCI_STAT_OVRD_REG0__CI regPB1_PLL_LC0_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_PLL_LC0_SCI_STAT_OVRD_REG0__VI regPB1_PLL_LC0_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_PLL_LC1_SCI_STAT_OVRD_REG0__CI regPB1_PLL_LC1_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_PLL_LC1_SCI_STAT_OVRD_REG0__VI regPB1_PLL_LC1_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_PLL_LC2_SCI_STAT_OVRD_REG0__CI regPB1_PLL_LC2_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_PLL_LC2_SCI_STAT_OVRD_REG0__VI regPB1_PLL_LC2_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_PLL_LC3_SCI_STAT_OVRD_REG0__CI regPB1_PLL_LC3_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_PLL_LC3_SCI_STAT_OVRD_REG0__VI regPB1_PLL_LC3_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_PLL_RO0_CTRL_REG0__CI__VI regPB1_PLL_RO0_CTRL_REG0__CI__VI;
typedef union PB1_PLL_RO0_OVRD_REG0__CI__VI regPB1_PLL_RO0_OVRD_REG0__CI__VI;
typedef union PB1_PLL_RO0_OVRD_REG1__CI__VI regPB1_PLL_RO0_OVRD_REG1__CI__VI;
typedef union PB1_PLL_RO0_SCI_STAT_OVRD_REG0__CI regPB1_PLL_RO0_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_PLL_RO0_SCI_STAT_OVRD_REG0__VI regPB1_PLL_RO0_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_PLL_RO1_SCI_STAT_OVRD_REG0__CI regPB1_PLL_RO1_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_PLL_RO1_SCI_STAT_OVRD_REG0__VI regPB1_PLL_RO1_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_PLL_RO2_SCI_STAT_OVRD_REG0__CI regPB1_PLL_RO2_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_PLL_RO2_SCI_STAT_OVRD_REG0__VI regPB1_PLL_RO2_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_PLL_RO3_SCI_STAT_OVRD_REG0__CI regPB1_PLL_RO3_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_PLL_RO3_SCI_STAT_OVRD_REG0__VI regPB1_PLL_RO3_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_PLL_RO_GLB_CTRL_REG0__CI regPB1_PLL_RO_GLB_CTRL_REG0__CI;
typedef union PB1_PLL_RO_GLB_CTRL_REG0__VI regPB1_PLL_RO_GLB_CTRL_REG0__VI;
typedef union PB1_PLL_RO_GLB_OVRD_REG0__CI__VI regPB1_PLL_RO_GLB_OVRD_REG0__CI__VI;
typedef union PB1_RX_GLB_CTRL_REG0__CI__VI regPB1_RX_GLB_CTRL_REG0__CI__VI;
typedef union PB1_RX_GLB_CTRL_REG1__CI__VI regPB1_RX_GLB_CTRL_REG1__CI__VI;
typedef union PB1_RX_GLB_CTRL_REG2__CI__VI regPB1_RX_GLB_CTRL_REG2__CI__VI;
typedef union PB1_RX_GLB_CTRL_REG3__CI__VI regPB1_RX_GLB_CTRL_REG3__CI__VI;
typedef union PB1_RX_GLB_CTRL_REG4__CI__VI regPB1_RX_GLB_CTRL_REG4__CI__VI;
typedef union PB1_RX_GLB_CTRL_REG5__CI__VI regPB1_RX_GLB_CTRL_REG5__CI__VI;
typedef union PB1_RX_GLB_CTRL_REG6__CI__VI regPB1_RX_GLB_CTRL_REG6__CI__VI;
typedef union PB1_RX_GLB_CTRL_REG7__CI regPB1_RX_GLB_CTRL_REG7__CI;
typedef union PB1_RX_GLB_CTRL_REG7__VI regPB1_RX_GLB_CTRL_REG7__VI;
typedef union PB1_RX_GLB_CTRL_REG8__CI__VI regPB1_RX_GLB_CTRL_REG8__CI__VI;
typedef union PB1_RX_GLB_OVRD_REG0__CI__VI regPB1_RX_GLB_OVRD_REG0__CI__VI;
typedef union PB1_RX_GLB_OVRD_REG1__CI__VI regPB1_RX_GLB_OVRD_REG1__CI__VI;
typedef union PB1_RX_GLB_SCI_STAT_OVRD_REG0__CI regPB1_RX_GLB_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_GLB_SCI_STAT_OVRD_REG0__VI regPB1_RX_GLB_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE0_CTRL_REG0__CI__VI regPB1_RX_LANE0_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE0_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE0_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE0_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE0_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE10_CTRL_REG0__CI__VI regPB1_RX_LANE10_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE10_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE10_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE10_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE10_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE11_CTRL_REG0__CI__VI regPB1_RX_LANE11_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE11_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE11_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE11_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE11_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE12_CTRL_REG0__CI__VI regPB1_RX_LANE12_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE12_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE12_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE12_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE12_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE13_CTRL_REG0__CI__VI regPB1_RX_LANE13_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE13_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE13_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE13_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE13_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE14_CTRL_REG0__CI__VI regPB1_RX_LANE14_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE14_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE14_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE14_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE14_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE15_CTRL_REG0__CI__VI regPB1_RX_LANE15_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE15_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE15_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE15_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE15_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE1_CTRL_REG0__CI__VI regPB1_RX_LANE1_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE1_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE1_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE1_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE1_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE2_CTRL_REG0__CI__VI regPB1_RX_LANE2_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE2_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE2_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE2_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE2_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE3_CTRL_REG0__CI__VI regPB1_RX_LANE3_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE3_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE3_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE3_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE3_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE4_CTRL_REG0__CI__VI regPB1_RX_LANE4_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE4_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE4_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE4_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE4_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE5_CTRL_REG0__CI__VI regPB1_RX_LANE5_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE5_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE5_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE5_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE5_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE6_CTRL_REG0__CI__VI regPB1_RX_LANE6_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE6_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE6_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE6_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE6_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE7_CTRL_REG0__CI__VI regPB1_RX_LANE7_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE7_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE7_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE7_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE7_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE8_CTRL_REG0__CI__VI regPB1_RX_LANE8_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE8_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE8_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE8_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE8_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_RX_LANE9_CTRL_REG0__CI__VI regPB1_RX_LANE9_CTRL_REG0__CI__VI;
typedef union PB1_RX_LANE9_SCI_STAT_OVRD_REG0__CI regPB1_RX_LANE9_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_RX_LANE9_SCI_STAT_OVRD_REG0__VI regPB1_RX_LANE9_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_STRAP_GLB_REG0__CI__VI regPB1_STRAP_GLB_REG0__CI__VI;
typedef union PB1_STRAP_PIN_REG0__CI__VI regPB1_STRAP_PIN_REG0__CI__VI;
typedef union PB1_STRAP_PLL_REG0__CI__VI regPB1_STRAP_PLL_REG0__CI__VI;
typedef union PB1_STRAP_RX_REG0__CI__VI regPB1_STRAP_RX_REG0__CI__VI;
typedef union PB1_STRAP_RX_REG1__CI__VI regPB1_STRAP_RX_REG1__CI__VI;
typedef union PB1_STRAP_TX_REG0__CI__VI regPB1_STRAP_TX_REG0__CI__VI;
typedef union PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__CI__VI
    regPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG0__CI__VI;
typedef union PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__CI__VI
    regPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG1__CI__VI;
typedef union PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__CI__VI
    regPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG2__CI__VI;
typedef union PB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__CI__VI
    regPB1_TX_GLB_COEFF_ACCEPT_TABLE_REG3__CI__VI;
typedef union PB1_TX_GLB_CTRL_REG0__CI regPB1_TX_GLB_CTRL_REG0__CI;
typedef union PB1_TX_GLB_CTRL_REG0__VI regPB1_TX_GLB_CTRL_REG0__VI;
typedef union PB1_TX_GLB_LANE_SKEW_CTRL__CI__VI regPB1_TX_GLB_LANE_SKEW_CTRL__CI__VI;
typedef union PB1_TX_GLB_OVRD_REG0__CI__VI regPB1_TX_GLB_OVRD_REG0__CI__VI;
typedef union PB1_TX_GLB_OVRD_REG1__CI__VI regPB1_TX_GLB_OVRD_REG1__CI__VI;
typedef union PB1_TX_GLB_OVRD_REG2__CI__VI regPB1_TX_GLB_OVRD_REG2__CI__VI;
typedef union PB1_TX_GLB_OVRD_REG3__CI__VI regPB1_TX_GLB_OVRD_REG3__CI__VI;
typedef union PB1_TX_GLB_OVRD_REG4__CI__VI regPB1_TX_GLB_OVRD_REG4__CI__VI;
typedef union PB1_TX_GLB_SCI_STAT_OVRD_REG0__CI regPB1_TX_GLB_SCI_STAT_OVRD_REG0__CI;
typedef union PB1_TX_GLB_SCI_STAT_OVRD_REG0__VI regPB1_TX_GLB_SCI_STAT_OVRD_REG0__VI;
typedef union PB1_TX_LANE0_CTRL_REG0__CI__VI regPB1_TX_LANE0_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE0_OVRD_REG0__CI__VI regPB1_TX_LANE0_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE0_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE0_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE10_CTRL_REG0__CI__VI regPB1_TX_LANE10_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE10_OVRD_REG0__CI__VI regPB1_TX_LANE10_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE10_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE10_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE11_CTRL_REG0__CI__VI regPB1_TX_LANE11_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE11_OVRD_REG0__CI__VI regPB1_TX_LANE11_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE11_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE11_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE12_CTRL_REG0__CI__VI regPB1_TX_LANE12_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE12_OVRD_REG0__CI__VI regPB1_TX_LANE12_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE12_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE12_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE13_CTRL_REG0__CI__VI regPB1_TX_LANE13_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE13_OVRD_REG0__CI__VI regPB1_TX_LANE13_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE13_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE13_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE14_CTRL_REG0__CI__VI regPB1_TX_LANE14_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE14_OVRD_REG0__CI__VI regPB1_TX_LANE14_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE14_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE14_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE15_CTRL_REG0__CI__VI regPB1_TX_LANE15_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE15_OVRD_REG0__CI__VI regPB1_TX_LANE15_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE15_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE15_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE1_CTRL_REG0__CI__VI regPB1_TX_LANE1_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE1_OVRD_REG0__CI__VI regPB1_TX_LANE1_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE1_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE1_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE2_CTRL_REG0__CI__VI regPB1_TX_LANE2_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE2_OVRD_REG0__CI__VI regPB1_TX_LANE2_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE2_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE2_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE3_CTRL_REG0__CI__VI regPB1_TX_LANE3_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE3_OVRD_REG0__CI__VI regPB1_TX_LANE3_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE3_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE3_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE4_CTRL_REG0__CI__VI regPB1_TX_LANE4_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE4_OVRD_REG0__CI__VI regPB1_TX_LANE4_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE4_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE4_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE5_CTRL_REG0__CI__VI regPB1_TX_LANE5_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE5_OVRD_REG0__CI__VI regPB1_TX_LANE5_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE5_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE5_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE6_CTRL_REG0__CI__VI regPB1_TX_LANE6_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE6_OVRD_REG0__CI__VI regPB1_TX_LANE6_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE6_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE6_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE7_CTRL_REG0__CI__VI regPB1_TX_LANE7_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE7_OVRD_REG0__CI__VI regPB1_TX_LANE7_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE7_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE7_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE8_CTRL_REG0__CI__VI regPB1_TX_LANE8_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE8_OVRD_REG0__CI__VI regPB1_TX_LANE8_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE8_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE8_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE9_CTRL_REG0__CI__VI regPB1_TX_LANE9_CTRL_REG0__CI__VI;
typedef union PB1_TX_LANE9_OVRD_REG0__CI__VI regPB1_TX_LANE9_OVRD_REG0__CI__VI;
typedef union PB1_TX_LANE9_SCI_STAT_OVRD_REG0__CI__VI regPB1_TX_LANE9_SCI_STAT_OVRD_REG0__CI__VI;
typedef union PCIEP_BCH_ECC_CNTL__CI__VI regPCIEP_BCH_ECC_CNTL__CI__VI;
typedef union PCIEP_HW_DEBUG regPCIEP_HW_DEBUG;
typedef union PCIEP_PORT_CNTL__CI__VI regPCIEP_PORT_CNTL__CI__VI;
typedef union PCIEP_PORT_CNTL__SI regPCIEP_PORT_CNTL__SI;
typedef union PCIEP_RESERVED regPCIEP_RESERVED;
typedef union PCIEP_SCRATCH regPCIEP_SCRATCH;
typedef union PCIEP_STRAP_LC regPCIEP_STRAP_LC;
typedef union PCIEP_STRAP_MISC__CI__VI regPCIEP_STRAP_MISC__CI__VI;
typedef union PCIEP_STRAP_MISC__SI regPCIEP_STRAP_MISC__SI;
typedef union PCIE_ACS_CAP__CI__VI regPCIE_ACS_CAP__CI__VI;
typedef union PCIE_ACS_CNTL__CI__VI regPCIE_ACS_CNTL__CI__VI;
typedef union PCIE_ACS_ENH_CAP_LIST__CI__VI regPCIE_ACS_ENH_CAP_LIST__CI__VI;
typedef union PCIE_ADV_ERR_CAP_CNTL__SI__CI regPCIE_ADV_ERR_CAP_CNTL__SI__CI;
typedef union PCIE_ADV_ERR_CAP_CNTL__VI regPCIE_ADV_ERR_CAP_CNTL__VI;
typedef union PCIE_ADV_ERR_RPT_ENH_CAP_LIST regPCIE_ADV_ERR_RPT_ENH_CAP_LIST;
typedef union PCIE_ATS_CAP__CI regPCIE_ATS_CAP__CI;
typedef union PCIE_ATS_CAP__VI regPCIE_ATS_CAP__VI;
typedef union PCIE_ATS_CNTL__CI__VI regPCIE_ATS_CNTL__CI__VI;
typedef union PCIE_ATS_ENH_CAP_LIST__CI__VI regPCIE_ATS_ENH_CAP_LIST__CI__VI;
typedef union PCIE_BAR1_CAP__CI__VI regPCIE_BAR1_CAP__CI__VI;
typedef union PCIE_BAR1_CNTL__CI__VI regPCIE_BAR1_CNTL__CI__VI;
typedef union PCIE_BAR2_CAP__CI__VI regPCIE_BAR2_CAP__CI__VI;
typedef union PCIE_BAR2_CNTL__CI__VI regPCIE_BAR2_CNTL__CI__VI;
typedef union PCIE_BAR3_CAP__CI__VI regPCIE_BAR3_CAP__CI__VI;
typedef union PCIE_BAR3_CNTL__CI__VI regPCIE_BAR3_CNTL__CI__VI;
typedef union PCIE_BAR4_CAP__CI__VI regPCIE_BAR4_CAP__CI__VI;
typedef union PCIE_BAR4_CNTL__CI__VI regPCIE_BAR4_CNTL__CI__VI;
typedef union PCIE_BAR5_CAP__CI__VI regPCIE_BAR5_CAP__CI__VI;
typedef union PCIE_BAR5_CNTL__CI__VI regPCIE_BAR5_CNTL__CI__VI;
typedef union PCIE_BAR6_CAP__CI__VI regPCIE_BAR6_CAP__CI__VI;
typedef union PCIE_BAR6_CNTL__CI__VI regPCIE_BAR6_CNTL__CI__VI;
typedef union PCIE_BAR_ENH_CAP_LIST__CI__VI regPCIE_BAR_ENH_CAP_LIST__CI__VI;
typedef union PCIE_BUS_CNTL regPCIE_BUS_CNTL;
typedef union PCIE_B_P90_CNTL__SI regPCIE_B_P90_CNTL__SI;
typedef union PCIE_CAC_DEVICE_CORRELATION__SI regPCIE_CAC_DEVICE_CORRELATION__SI;
typedef union PCIE_CAC_ENH_CAP_LIST__SI regPCIE_CAC_ENH_CAP_LIST__SI;
typedef union PCIE_CAP regPCIE_CAP;
typedef union PCIE_CAP_LIST regPCIE_CAP_LIST;
typedef union PCIE_CFG_CNTL__CI__VI regPCIE_CFG_CNTL__CI__VI;
typedef union PCIE_CFG_CNTL__SI regPCIE_CFG_CNTL__SI;
typedef union PCIE_CI_CNTL__CI__VI regPCIE_CI_CNTL__CI__VI;
typedef union PCIE_CI_CNTL__SI regPCIE_CI_CNTL__SI;
typedef union PCIE_CI_MST_C_RTR_TIMEOUT_CNTL__SI regPCIE_CI_MST_C_RTR_TIMEOUT_CNTL__SI;
typedef union PCIE_CI_MST_R_RTR_TIMEOUT_CNTL__SI regPCIE_CI_MST_R_RTR_TIMEOUT_CNTL__SI;
typedef union PCIE_CI_SLV_R_RTR_TIMEOUT_CNTL__SI regPCIE_CI_SLV_R_RTR_TIMEOUT_CNTL__SI;
typedef union PCIE_CNTL2 regPCIE_CNTL2;
typedef union PCIE_CNTL__CI regPCIE_CNTL__CI;
typedef union PCIE_CNTL__VI regPCIE_CNTL__VI;
typedef union PCIE_CNTL__SI regPCIE_CNTL__SI;
typedef union PCIE_CONFIG_CNTL regPCIE_CONFIG_CNTL;
typedef union PCIE_CORR_ERR_MASK regPCIE_CORR_ERR_MASK;
typedef union PCIE_CORR_ERR_STATUS regPCIE_CORR_ERR_STATUS;
typedef union PCIE_DATA regPCIE_DATA;
typedef union PCIE_DATA_2__CI__VI regPCIE_DATA_2__CI__VI;
typedef union PCIE_DEBUG_CNTL regPCIE_DEBUG_CNTL;
typedef union PCIE_DEV_SERIAL_NUM_DW1 regPCIE_DEV_SERIAL_NUM_DW1;
typedef union PCIE_DEV_SERIAL_NUM_DW2 regPCIE_DEV_SERIAL_NUM_DW2;
typedef union PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST regPCIE_DEV_SERIAL_NUM_ENH_CAP_LIST;
typedef union PCIE_DPA_CAP__CI__VI regPCIE_DPA_CAP__CI__VI;
typedef union PCIE_DPA_CNTL__CI__VI regPCIE_DPA_CNTL__CI__VI;
typedef union PCIE_DPA_ENH_CAP_LIST__CI__VI regPCIE_DPA_ENH_CAP_LIST__CI__VI;
typedef union PCIE_DPA_LATENCY_INDICATOR__CI__VI regPCIE_DPA_LATENCY_INDICATOR__CI__VI;
typedef union PCIE_DPA_STATUS__CI__VI regPCIE_DPA_STATUS__CI__VI;
typedef union PCIE_DPA_SUBSTATE_PWR_ALLOC_0__CI__VI regPCIE_DPA_SUBSTATE_PWR_ALLOC_0__CI__VI;
typedef union PCIE_DPA_SUBSTATE_PWR_ALLOC_1__CI__VI regPCIE_DPA_SUBSTATE_PWR_ALLOC_1__CI__VI;
typedef union PCIE_DPA_SUBSTATE_PWR_ALLOC_2__CI__VI regPCIE_DPA_SUBSTATE_PWR_ALLOC_2__CI__VI;
typedef union PCIE_DPA_SUBSTATE_PWR_ALLOC_3__CI__VI regPCIE_DPA_SUBSTATE_PWR_ALLOC_3__CI__VI;
typedef union PCIE_DPA_SUBSTATE_PWR_ALLOC_4__CI__VI regPCIE_DPA_SUBSTATE_PWR_ALLOC_4__CI__VI;
typedef union PCIE_DPA_SUBSTATE_PWR_ALLOC_5__CI__VI regPCIE_DPA_SUBSTATE_PWR_ALLOC_5__CI__VI;
typedef union PCIE_DPA_SUBSTATE_PWR_ALLOC_6__CI__VI regPCIE_DPA_SUBSTATE_PWR_ALLOC_6__CI__VI;
typedef union PCIE_DPA_SUBSTATE_PWR_ALLOC_7__CI__VI regPCIE_DPA_SUBSTATE_PWR_ALLOC_7__CI__VI;
typedef union PCIE_ERR_CNTL__CI__VI regPCIE_ERR_CNTL__CI__VI;
typedef union PCIE_ERR_CNTL__SI regPCIE_ERR_CNTL__SI;
typedef union PCIE_F0_DPA_CAP__CI__VI regPCIE_F0_DPA_CAP__CI__VI;
typedef union PCIE_F0_DPA_CNTL__CI__VI regPCIE_F0_DPA_CNTL__CI__VI;
typedef union PCIE_F0_DPA_LATENCY_INDICATOR__CI__VI regPCIE_F0_DPA_LATENCY_INDICATOR__CI__VI;
typedef union PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0__CI__VI regPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0__CI__VI;
typedef union PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1__CI__VI regPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1__CI__VI;
typedef union PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2__CI__VI regPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2__CI__VI;
typedef union PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3__CI__VI regPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3__CI__VI;
typedef union PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4__CI__VI regPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4__CI__VI;
typedef union PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5__CI__VI regPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5__CI__VI;
typedef union PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6__CI__VI regPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6__CI__VI;
typedef union PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7__CI__VI regPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7__CI__VI;
typedef union PCIE_FC_CPL regPCIE_FC_CPL;
typedef union PCIE_FC_NP regPCIE_FC_NP;
typedef union PCIE_FC_P regPCIE_FC_P;
typedef union PCIE_HDR_LOG0 regPCIE_HDR_LOG0;
typedef union PCIE_HDR_LOG1 regPCIE_HDR_LOG1;
typedef union PCIE_HDR_LOG2 regPCIE_HDR_LOG2;
typedef union PCIE_HDR_LOG3 regPCIE_HDR_LOG3;
typedef union PCIE_HW_DEBUG regPCIE_HW_DEBUG;
typedef union PCIE_I2C_DEBUG_BUS regPCIE_I2C_DEBUG_BUS;
typedef union PCIE_I2C_REG_ADDR_EXPAND regPCIE_I2C_REG_ADDR_EXPAND;
typedef union PCIE_I2C_REG_DATA regPCIE_I2C_REG_DATA;
typedef union PCIE_INDEX_2__CI__VI regPCIE_INDEX_2__CI__VI;
typedef union PCIE_INDEX__CI__VI regPCIE_INDEX__CI__VI;
typedef union PCIE_INDEX__SI regPCIE_INDEX__SI;
typedef union PCIE_INT_CNTL regPCIE_INT_CNTL;
typedef union PCIE_INT_STATUS regPCIE_INT_STATUS;
typedef union PCIE_LANE_0_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_0_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_10_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_10_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_11_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_11_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_12_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_12_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_13_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_13_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_14_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_14_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_15_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_15_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_1_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_1_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_2_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_2_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_3_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_3_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_4_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_4_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_5_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_5_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_6_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_6_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_7_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_7_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_8_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_8_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_9_EQUALIZATION_CNTL__CI__VI regPCIE_LANE_9_EQUALIZATION_CNTL__CI__VI;
typedef union PCIE_LANE_ERROR_STATUS__CI__VI regPCIE_LANE_ERROR_STATUS__CI__VI;
typedef union PCIE_LC_BW_CHANGE_CNTL regPCIE_LC_BW_CHANGE_CNTL;
typedef union PCIE_LC_CDR_CNTL regPCIE_LC_CDR_CNTL;
typedef union PCIE_LC_CNTL regPCIE_LC_CNTL;
typedef union PCIE_LC_CNTL2__CI__VI regPCIE_LC_CNTL2__CI__VI;
typedef union PCIE_LC_CNTL2__SI regPCIE_LC_CNTL2__SI;
typedef union PCIE_LC_CNTL3 regPCIE_LC_CNTL3;
typedef union PCIE_LC_CNTL4__CI regPCIE_LC_CNTL4__CI;
typedef union PCIE_LC_CNTL4__VI regPCIE_LC_CNTL4__VI;
typedef union PCIE_LC_CNTL5__CI__VI regPCIE_LC_CNTL5__CI__VI;
typedef union PCIE_LC_FORCE_COEFF__CI__VI regPCIE_LC_FORCE_COEFF__CI__VI;
typedef union PCIE_LC_LANE_CNTL regPCIE_LC_LANE_CNTL;
typedef union PCIE_LC_LINK_WIDTH_CNTL regPCIE_LC_LINK_WIDTH_CNTL;
typedef union PCIE_LC_N_FTS_CNTL regPCIE_LC_N_FTS_CNTL;
typedef union PCIE_LC_SPEED_CNTL__CI__VI regPCIE_LC_SPEED_CNTL__CI__VI;
typedef union PCIE_LC_SPEED_CNTL__SI regPCIE_LC_SPEED_CNTL__SI;
typedef union PCIE_LC_STATE0 regPCIE_LC_STATE0;
typedef union PCIE_LC_STATE1 regPCIE_LC_STATE1;
typedef union PCIE_LC_STATE10 regPCIE_LC_STATE10;
typedef union PCIE_LC_STATE11 regPCIE_LC_STATE11;
typedef union PCIE_LC_STATE2 regPCIE_LC_STATE2;
typedef union PCIE_LC_STATE3 regPCIE_LC_STATE3;
typedef union PCIE_LC_STATE4 regPCIE_LC_STATE4;
typedef union PCIE_LC_STATE5 regPCIE_LC_STATE5;
typedef union PCIE_LC_STATE6 regPCIE_LC_STATE6;
typedef union PCIE_LC_STATE7 regPCIE_LC_STATE7;
typedef union PCIE_LC_STATE8 regPCIE_LC_STATE8;
typedef union PCIE_LC_STATE9 regPCIE_LC_STATE9;
typedef union PCIE_LC_STATUS1 regPCIE_LC_STATUS1;
typedef union PCIE_LC_STATUS2 regPCIE_LC_STATUS2;
typedef union PCIE_LC_TRAINING_CNTL__CI regPCIE_LC_TRAINING_CNTL__CI;
typedef union PCIE_LC_TRAINING_CNTL__VI regPCIE_LC_TRAINING_CNTL__VI;
typedef union PCIE_LC_TRAINING_CNTL__SI regPCIE_LC_TRAINING_CNTL__SI;
typedef union PCIE_LINK_CNTL3__CI__VI regPCIE_LINK_CNTL3__CI__VI;
typedef union PCIE_OUTSTAND_PAGE_REQ_ALLOC__CI__VI regPCIE_OUTSTAND_PAGE_REQ_ALLOC__CI__VI;
typedef union PCIE_OUTSTAND_PAGE_REQ_CAPACITY__CI__VI regPCIE_OUTSTAND_PAGE_REQ_CAPACITY__CI__VI;
typedef union PCIE_P90RX_PRBS10_CNTL__SI regPCIE_P90RX_PRBS10_CNTL__SI;
typedef union PCIE_P90_BRX_PRBS10_ER__SI regPCIE_P90_BRX_PRBS10_ER__SI;
typedef union PCIE_PAGE_REQ_CNTL__CI__VI regPCIE_PAGE_REQ_CNTL__CI__VI;
typedef union PCIE_PAGE_REQ_ENH_CAP_LIST__CI__VI regPCIE_PAGE_REQ_ENH_CAP_LIST__CI__VI;
typedef union PCIE_PAGE_REQ_STATUS__CI__VI regPCIE_PAGE_REQ_STATUS__CI__VI;
typedef union PCIE_PASID_CAP__CI__VI regPCIE_PASID_CAP__CI__VI;
typedef union PCIE_PASID_CNTL__CI__VI regPCIE_PASID_CNTL__CI__VI;
typedef union PCIE_PASID_ENH_CAP_LIST__CI__VI regPCIE_PASID_ENH_CAP_LIST__CI__VI;
typedef union PCIE_PERF_CNTL_EVENT0_PORT_SEL regPCIE_PERF_CNTL_EVENT0_PORT_SEL;
typedef union PCIE_PERF_CNTL_EVENT1_PORT_SEL regPCIE_PERF_CNTL_EVENT1_PORT_SEL;
typedef union PCIE_PERF_CNTL_MST_C_CLK regPCIE_PERF_CNTL_MST_C_CLK;
typedef union PCIE_PERF_CNTL_MST_R_CLK regPCIE_PERF_CNTL_MST_R_CLK;
typedef union PCIE_PERF_CNTL_SLV_NS_C_CLK regPCIE_PERF_CNTL_SLV_NS_C_CLK;
typedef union PCIE_PERF_CNTL_SLV_R_CLK regPCIE_PERF_CNTL_SLV_R_CLK;
typedef union PCIE_PERF_CNTL_SLV_S_C_CLK regPCIE_PERF_CNTL_SLV_S_C_CLK;
typedef union PCIE_PERF_CNTL_TXCLK regPCIE_PERF_CNTL_TXCLK;
typedef union PCIE_PERF_CNTL_TXCLK2 regPCIE_PERF_CNTL_TXCLK2;
typedef union PCIE_PERF_COUNT0_MST_C_CLK regPCIE_PERF_COUNT0_MST_C_CLK;
typedef union PCIE_PERF_COUNT0_MST_R_CLK regPCIE_PERF_COUNT0_MST_R_CLK;
typedef union PCIE_PERF_COUNT0_SLV_NS_C_CLK regPCIE_PERF_COUNT0_SLV_NS_C_CLK;
typedef union PCIE_PERF_COUNT0_SLV_R_CLK regPCIE_PERF_COUNT0_SLV_R_CLK;
typedef union PCIE_PERF_COUNT0_SLV_S_C_CLK regPCIE_PERF_COUNT0_SLV_S_C_CLK;
typedef union PCIE_PERF_COUNT0_TXCLK regPCIE_PERF_COUNT0_TXCLK;
typedef union PCIE_PERF_COUNT0_TXCLK2 regPCIE_PERF_COUNT0_TXCLK2;
typedef union PCIE_PERF_COUNT1_MST_C_CLK regPCIE_PERF_COUNT1_MST_C_CLK;
typedef union PCIE_PERF_COUNT1_MST_R_CLK regPCIE_PERF_COUNT1_MST_R_CLK;
typedef union PCIE_PERF_COUNT1_SLV_NS_C_CLK regPCIE_PERF_COUNT1_SLV_NS_C_CLK;
typedef union PCIE_PERF_COUNT1_SLV_R_CLK regPCIE_PERF_COUNT1_SLV_R_CLK;
typedef union PCIE_PERF_COUNT1_SLV_S_C_CLK regPCIE_PERF_COUNT1_SLV_S_C_CLK;
typedef union PCIE_PERF_COUNT1_TXCLK regPCIE_PERF_COUNT1_TXCLK;
typedef union PCIE_PERF_COUNT1_TXCLK2 regPCIE_PERF_COUNT1_TXCLK2;
typedef union PCIE_PERF_COUNT_CNTL regPCIE_PERF_COUNT_CNTL;
typedef union PCIE_PERF_LATENCY_CNTL__SI regPCIE_PERF_LATENCY_CNTL__SI;
typedef union PCIE_PERF_LATENCY_COUNTER0__SI regPCIE_PERF_LATENCY_COUNTER0__SI;
typedef union PCIE_PERF_LATENCY_COUNTER1__SI regPCIE_PERF_LATENCY_COUNTER1__SI;
typedef union PCIE_PERF_LATENCY_MAX__SI regPCIE_PERF_LATENCY_MAX__SI;
typedef union PCIE_PERF_LATENCY_REQ_ID__SI regPCIE_PERF_LATENCY_REQ_ID__SI;
typedef union PCIE_PERF_LATENCY_TAG__SI regPCIE_PERF_LATENCY_TAG__SI;
typedef union PCIE_PERF_LATENCY_THRESHOLD__SI regPCIE_PERF_LATENCY_THRESHOLD__SI;
typedef union PCIE_PERF_LATENCY_TIMER_HI__SI regPCIE_PERF_LATENCY_TIMER_HI__SI;
typedef union PCIE_PERF_LATENCY_TIMER_LO__SI regPCIE_PERF_LATENCY_TIMER_LO__SI;
typedef union PCIE_PERF_MAS_ACC_END_LO__SI regPCIE_PERF_MAS_ACC_END_LO__SI;
typedef union PCIE_PERF_MAS_ACC_START_END_HI__SI regPCIE_PERF_MAS_ACC_START_END_HI__SI;
typedef union PCIE_PERF_MAS_ACC_START_LO__SI regPCIE_PERF_MAS_ACC_START_LO__SI;
typedef union PCIE_PERF_SLV_ACC_HI__SI regPCIE_PERF_SLV_ACC_HI__SI;
typedef union PCIE_PERF_SLV_ACC_LO__SI regPCIE_PERF_SLV_ACC_LO__SI;
typedef union PCIE_PI_RCVL0S_FTS_DET__SI regPCIE_PI_RCVL0S_FTS_DET__SI;
typedef union PCIE_PORT_DATA__SI regPCIE_PORT_DATA__SI;
typedef union PCIE_PORT_INDEX__SI regPCIE_PORT_INDEX__SI;
typedef union PCIE_PORT_VC_CAP_REG1 regPCIE_PORT_VC_CAP_REG1;
typedef union PCIE_PORT_VC_CAP_REG2 regPCIE_PORT_VC_CAP_REG2;
typedef union PCIE_PORT_VC_CNTL regPCIE_PORT_VC_CNTL;
typedef union PCIE_PORT_VC_STATUS regPCIE_PORT_VC_STATUS;
typedef union PCIE_PRBS_CLR regPCIE_PRBS_CLR;
typedef union PCIE_PRBS_ERRCNT_0 regPCIE_PRBS_ERRCNT_0;
typedef union PCIE_PRBS_ERRCNT_1 regPCIE_PRBS_ERRCNT_1;
typedef union PCIE_PRBS_ERRCNT_10 regPCIE_PRBS_ERRCNT_10;
typedef union PCIE_PRBS_ERRCNT_11 regPCIE_PRBS_ERRCNT_11;
typedef union PCIE_PRBS_ERRCNT_12 regPCIE_PRBS_ERRCNT_12;
typedef union PCIE_PRBS_ERRCNT_13 regPCIE_PRBS_ERRCNT_13;
typedef union PCIE_PRBS_ERRCNT_14 regPCIE_PRBS_ERRCNT_14;
typedef union PCIE_PRBS_ERRCNT_15 regPCIE_PRBS_ERRCNT_15;
typedef union PCIE_PRBS_ERRCNT_2 regPCIE_PRBS_ERRCNT_2;
typedef union PCIE_PRBS_ERRCNT_3 regPCIE_PRBS_ERRCNT_3;
typedef union PCIE_PRBS_ERRCNT_4 regPCIE_PRBS_ERRCNT_4;
typedef union PCIE_PRBS_ERRCNT_5 regPCIE_PRBS_ERRCNT_5;
typedef union PCIE_PRBS_ERRCNT_6 regPCIE_PRBS_ERRCNT_6;
typedef union PCIE_PRBS_ERRCNT_7 regPCIE_PRBS_ERRCNT_7;
typedef union PCIE_PRBS_ERRCNT_8 regPCIE_PRBS_ERRCNT_8;
typedef union PCIE_PRBS_ERRCNT_9 regPCIE_PRBS_ERRCNT_9;
typedef union PCIE_PRBS_FREERUN regPCIE_PRBS_FREERUN;
typedef union PCIE_PRBS_HI_BITCNT regPCIE_PRBS_HI_BITCNT;
typedef union PCIE_PRBS_LO_BITCNT regPCIE_PRBS_LO_BITCNT;
typedef union PCIE_PRBS_MISC__CI regPCIE_PRBS_MISC__CI;
typedef union PCIE_PRBS_MISC__VI regPCIE_PRBS_MISC__VI;
typedef union PCIE_PRBS_MISC__SI regPCIE_PRBS_MISC__SI;
typedef union PCIE_PRBS_STATUS1 regPCIE_PRBS_STATUS1;
typedef union PCIE_PRBS_STATUS2 regPCIE_PRBS_STATUS2;
typedef union PCIE_PRBS_USER_PATTERN__CI__VI regPCIE_PRBS_USER_PATTERN__CI__VI;
typedef union PCIE_PRBS_USER_PATTERN__SI regPCIE_PRBS_USER_PATTERN__SI;
typedef union PCIE_PWR_BUDGET_CAP__CI__VI regPCIE_PWR_BUDGET_CAP__CI__VI;
typedef union PCIE_PWR_BUDGET_DATA_SELECT__CI__VI regPCIE_PWR_BUDGET_DATA_SELECT__CI__VI;
typedef union PCIE_PWR_BUDGET_DATA__CI__VI regPCIE_PWR_BUDGET_DATA__CI__VI;
typedef union PCIE_PWR_BUDGET_ENH_CAP_LIST__CI__VI regPCIE_PWR_BUDGET_ENH_CAP_LIST__CI__VI;
typedef union PCIE_P_BUF_STATUS__CI__VI regPCIE_P_BUF_STATUS__CI__VI;
typedef union PCIE_P_BUF_STATUS__SI regPCIE_P_BUF_STATUS__SI;
typedef union PCIE_P_CNTL__CI__VI regPCIE_P_CNTL__CI__VI;
typedef union PCIE_P_CNTL__SI regPCIE_P_CNTL__SI;
typedef union PCIE_P_DECODER_STATUS__CI__VI regPCIE_P_DECODER_STATUS__CI__VI;
typedef union PCIE_P_DECODER_STATUS__SI regPCIE_P_DECODER_STATUS__SI;
typedef union PCIE_P_DECODE_ERR_CNTL__SI regPCIE_P_DECODE_ERR_CNTL__SI;
typedef union PCIE_P_DECODE_ERR_CNT_0__SI regPCIE_P_DECODE_ERR_CNT_0__SI;
typedef union PCIE_P_DECODE_ERR_CNT_10__SI regPCIE_P_DECODE_ERR_CNT_10__SI;
typedef union PCIE_P_DECODE_ERR_CNT_11__SI regPCIE_P_DECODE_ERR_CNT_11__SI;
typedef union PCIE_P_DECODE_ERR_CNT_12__SI regPCIE_P_DECODE_ERR_CNT_12__SI;
typedef union PCIE_P_DECODE_ERR_CNT_13__SI regPCIE_P_DECODE_ERR_CNT_13__SI;
typedef union PCIE_P_DECODE_ERR_CNT_14__SI regPCIE_P_DECODE_ERR_CNT_14__SI;
typedef union PCIE_P_DECODE_ERR_CNT_15__SI regPCIE_P_DECODE_ERR_CNT_15__SI;
typedef union PCIE_P_DECODE_ERR_CNT_1__SI regPCIE_P_DECODE_ERR_CNT_1__SI;
typedef union PCIE_P_DECODE_ERR_CNT_2__SI regPCIE_P_DECODE_ERR_CNT_2__SI;
typedef union PCIE_P_DECODE_ERR_CNT_3__SI regPCIE_P_DECODE_ERR_CNT_3__SI;
typedef union PCIE_P_DECODE_ERR_CNT_4__SI regPCIE_P_DECODE_ERR_CNT_4__SI;
typedef union PCIE_P_DECODE_ERR_CNT_5__SI regPCIE_P_DECODE_ERR_CNT_5__SI;
typedef union PCIE_P_DECODE_ERR_CNT_6__SI regPCIE_P_DECODE_ERR_CNT_6__SI;
typedef union PCIE_P_DECODE_ERR_CNT_7__SI regPCIE_P_DECODE_ERR_CNT_7__SI;
typedef union PCIE_P_DECODE_ERR_CNT_8__SI regPCIE_P_DECODE_ERR_CNT_8__SI;
typedef union PCIE_P_DECODE_ERR_CNT_9__SI regPCIE_P_DECODE_ERR_CNT_9__SI;
typedef union PCIE_P_IMP_CNTL_STRENGTH__SI regPCIE_P_IMP_CNTL_STRENGTH__SI;
typedef union PCIE_P_IMP_CNTL_UPDATE__SI regPCIE_P_IMP_CNTL_UPDATE__SI;
typedef union PCIE_P_MISC_DEBUG_STATUS__SI regPCIE_P_MISC_DEBUG_STATUS__SI;
typedef union PCIE_P_MISC_STATUS__CI__VI regPCIE_P_MISC_STATUS__CI__VI;
typedef union PCIE_P_PAD_FORCE_DIS__SI regPCIE_P_PAD_FORCE_DIS__SI;
typedef union PCIE_P_PAD_FORCE_EN__SI regPCIE_P_PAD_FORCE_EN__SI;
typedef union PCIE_P_PAD_MISC_CNTL__SI regPCIE_P_PAD_MISC_CNTL__SI;
typedef union PCIE_P_PLL_CNTL__SI regPCIE_P_PLL_CNTL__SI;
typedef union PCIE_P_PORT_LANE_STATUS regPCIE_P_PORT_LANE_STATUS;
typedef union PCIE_P_RCVR_DEBUG_CNTL__SI regPCIE_P_RCVR_DEBUG_CNTL__SI;
typedef union PCIE_P_RCV_L0S_FTS_DET__CI__VI regPCIE_P_RCV_L0S_FTS_DET__CI__VI;
typedef union PCIE_P_RXP_ERR_RETRAIN_CTL__SI regPCIE_P_RXP_ERR_RETRAIN_CTL__SI;
typedef union PCIE_P_STR_CNTL_UPDATE__SI regPCIE_P_STR_CNTL_UPDATE__SI;
typedef union PCIE_P_SYMSYNC_CTL__SI regPCIE_P_SYMSYNC_CTL__SI;
typedef union PCIE_REG_R_RTR_TIMEOUT_CNTL__SI regPCIE_REG_R_RTR_TIMEOUT_CNTL__SI;
typedef union PCIE_RESERVED regPCIE_RESERVED;
typedef union PCIE_RTR_CPL_TIMEOUT_STATUS__SI regPCIE_RTR_CPL_TIMEOUT_STATUS__SI;
typedef union PCIE_RX_CNTL2__CI__VI regPCIE_RX_CNTL2__CI__VI;
typedef union PCIE_RX_CNTL3__CI__VI regPCIE_RX_CNTL3__CI__VI;
typedef union PCIE_RX_CNTL__CI__VI regPCIE_RX_CNTL__CI__VI;
typedef union PCIE_RX_CNTL__SI regPCIE_RX_CNTL__SI;
typedef union PCIE_RX_CREDITS_ALLOCATED_CPL regPCIE_RX_CREDITS_ALLOCATED_CPL;
typedef union PCIE_RX_CREDITS_ALLOCATED_NP regPCIE_RX_CREDITS_ALLOCATED_NP;
typedef union PCIE_RX_CREDITS_ALLOCATED_P regPCIE_RX_CREDITS_ALLOCATED_P;
typedef union PCIE_RX_CREDITS_RECEIVED_CPL__SI regPCIE_RX_CREDITS_RECEIVED_CPL__SI;
typedef union PCIE_RX_CREDITS_RECEIVED_NP__SI regPCIE_RX_CREDITS_RECEIVED_NP__SI;
typedef union PCIE_RX_CREDITS_RECEIVED_P__SI regPCIE_RX_CREDITS_RECEIVED_P__SI;
typedef union PCIE_RX_EXPECTED_SEQNUM__CI__VI regPCIE_RX_EXPECTED_SEQNUM__CI__VI;
typedef union PCIE_RX_LASTACK_SEQNUM__SI regPCIE_RX_LASTACK_SEQNUM__SI;
typedef union PCIE_RX_LAST_TLP0 regPCIE_RX_LAST_TLP0;
typedef union PCIE_RX_LAST_TLP1 regPCIE_RX_LAST_TLP1;
typedef union PCIE_RX_LAST_TLP2 regPCIE_RX_LAST_TLP2;
typedef union PCIE_RX_LAST_TLP3 regPCIE_RX_LAST_TLP3;
typedef union PCIE_RX_NUM_NACK_GENERATED__SI regPCIE_RX_NUM_NACK_GENERATED__SI;
typedef union PCIE_RX_NUM_NACK__SI regPCIE_RX_NUM_NACK__SI;
typedef union PCIE_RX_NUM_NAK_GENERATED__CI__VI regPCIE_RX_NUM_NAK_GENERATED__CI__VI;
typedef union PCIE_RX_NUM_NAK__CI__VI regPCIE_RX_NUM_NAK__CI__VI;
typedef union PCIE_RX_VENDOR_SPECIFIC regPCIE_RX_VENDOR_SPECIFIC;
typedef union PCIE_SCRATCH regPCIE_SCRATCH;
typedef union PCIE_SECONDARY_ENH_CAP_LIST__CI__VI regPCIE_SECONDARY_ENH_CAP_LIST__CI__VI;
typedef union PCIE_STRAP_F0__CI regPCIE_STRAP_F0__CI;
typedef union PCIE_STRAP_F0__VI regPCIE_STRAP_F0__VI;
typedef union PCIE_STRAP_F1__CI__VI regPCIE_STRAP_F1__CI__VI;
typedef union PCIE_STRAP_F2__CI__VI regPCIE_STRAP_F2__CI__VI;
typedef union PCIE_STRAP_F3__CI__VI regPCIE_STRAP_F3__CI__VI;
typedef union PCIE_STRAP_F4__CI__VI regPCIE_STRAP_F4__CI__VI;
typedef union PCIE_STRAP_F5__CI__VI regPCIE_STRAP_F5__CI__VI;
typedef union PCIE_STRAP_F6__CI__VI regPCIE_STRAP_F6__CI__VI;
typedef union PCIE_STRAP_F7__CI__VI regPCIE_STRAP_F7__CI__VI;
typedef union PCIE_STRAP_I2C_BD regPCIE_STRAP_I2C_BD;
typedef union PCIE_STRAP_MISC2 regPCIE_STRAP_MISC2;
typedef union PCIE_STRAP_MISC__CI__VI regPCIE_STRAP_MISC__CI__VI;
typedef union PCIE_STRAP_MISC__SI regPCIE_STRAP_MISC__SI;
typedef union PCIE_STRAP_PI regPCIE_STRAP_PI;
typedef union PCIE_TLP_PREFIX_LOG0__CI__VI regPCIE_TLP_PREFIX_LOG0__CI__VI;
typedef union PCIE_TLP_PREFIX_LOG1__CI__VI regPCIE_TLP_PREFIX_LOG1__CI__VI;
typedef union PCIE_TLP_PREFIX_LOG2__CI__VI regPCIE_TLP_PREFIX_LOG2__CI__VI;
typedef union PCIE_TLP_PREFIX_LOG3__CI__VI regPCIE_TLP_PREFIX_LOG3__CI__VI;
typedef union PCIE_TRUSTED_BASE_CLASS__SI regPCIE_TRUSTED_BASE_CLASS__SI;
typedef union PCIE_TRUSTED_CAC_CAP_LIST__SI regPCIE_TRUSTED_CAC_CAP_LIST__SI;
typedef union PCIE_TRUSTED_CAC_DEVICE_CORRELATION__SI regPCIE_TRUSTED_CAC_DEVICE_CORRELATION__SI;
typedef union PCIE_TRUSTED_FIRST_CAP_OFFSET__SI regPCIE_TRUSTED_FIRST_CAP_OFFSET__SI;
typedef union PCIE_TRUSTED_PROG_INTERFACE__SI regPCIE_TRUSTED_PROG_INTERFACE__SI;
typedef union PCIE_TRUSTED_SUB_CLASS__SI regPCIE_TRUSTED_SUB_CLASS__SI;
typedef union PCIE_TX_ACK_LATENCY_LIMIT__CI__VI regPCIE_TX_ACK_LATENCY_LIMIT__CI__VI;
typedef union PCIE_TX_ACK_LATENCY_LIMIT__SI regPCIE_TX_ACK_LATENCY_LIMIT__SI;
typedef union PCIE_TX_CNTL__CI__VI regPCIE_TX_CNTL__CI__VI;
typedef union PCIE_TX_CNTL__SI regPCIE_TX_CNTL__SI;
typedef union PCIE_TX_CREDITS_ADVT_CPL regPCIE_TX_CREDITS_ADVT_CPL;
typedef union PCIE_TX_CREDITS_ADVT_NP regPCIE_TX_CREDITS_ADVT_NP;
typedef union PCIE_TX_CREDITS_ADVT_P regPCIE_TX_CREDITS_ADVT_P;
typedef union PCIE_TX_CREDITS_FCU_THRESHOLD__CI__VI regPCIE_TX_CREDITS_FCU_THRESHOLD__CI__VI;
typedef union PCIE_TX_CREDITS_INIT_CPL regPCIE_TX_CREDITS_INIT_CPL;
typedef union PCIE_TX_CREDITS_INIT_NP regPCIE_TX_CREDITS_INIT_NP;
typedef union PCIE_TX_CREDITS_INIT_P regPCIE_TX_CREDITS_INIT_P;
typedef union PCIE_TX_CREDITS_STATUS regPCIE_TX_CREDITS_STATUS;
typedef union PCIE_TX_F0_ATTR_CNTL__CI__VI regPCIE_TX_F0_ATTR_CNTL__CI__VI;
typedef union PCIE_TX_F1_F2_ATTR_CNTL__CI__VI regPCIE_TX_F1_F2_ATTR_CNTL__CI__VI;
typedef union PCIE_TX_LAST_TLP0 regPCIE_TX_LAST_TLP0;
typedef union PCIE_TX_LAST_TLP1 regPCIE_TX_LAST_TLP1;
typedef union PCIE_TX_LAST_TLP2 regPCIE_TX_LAST_TLP2;
typedef union PCIE_TX_LAST_TLP3 regPCIE_TX_LAST_TLP3;
typedef union PCIE_TX_REPLAY regPCIE_TX_REPLAY;
typedef union PCIE_TX_REQUESTER_ID regPCIE_TX_REQUESTER_ID;
typedef union PCIE_TX_REQUEST_NUM_CNTL regPCIE_TX_REQUEST_NUM_CNTL;
typedef union PCIE_TX_SEQ regPCIE_TX_SEQ;
typedef union PCIE_TX_SLVCPL_TIMEOUT_CNTL__SI regPCIE_TX_SLVCPL_TIMEOUT_CNTL__SI;
typedef union PCIE_TX_VENDOR_SPECIFIC regPCIE_TX_VENDOR_SPECIFIC;
typedef union PCIE_UNCORR_ERR_MASK regPCIE_UNCORR_ERR_MASK;
typedef union PCIE_UNCORR_ERR_SEVERITY regPCIE_UNCORR_ERR_SEVERITY;
typedef union PCIE_UNCORR_ERR_STATUS regPCIE_UNCORR_ERR_STATUS;
typedef union PCIE_VC0_RESOURCE_CAP regPCIE_VC0_RESOURCE_CAP;
typedef union PCIE_VC0_RESOURCE_CNTL regPCIE_VC0_RESOURCE_CNTL;
typedef union PCIE_VC0_RESOURCE_STATUS regPCIE_VC0_RESOURCE_STATUS;
typedef union PCIE_VC1_RESOURCE_CAP regPCIE_VC1_RESOURCE_CAP;
typedef union PCIE_VC1_RESOURCE_CNTL regPCIE_VC1_RESOURCE_CNTL;
typedef union PCIE_VC1_RESOURCE_STATUS regPCIE_VC1_RESOURCE_STATUS;
typedef union PCIE_VC_ENH_CAP_LIST regPCIE_VC_ENH_CAP_LIST;
typedef union PCIE_VENDOR_SPECIFIC1 regPCIE_VENDOR_SPECIFIC1;
typedef union PCIE_VENDOR_SPECIFIC2 regPCIE_VENDOR_SPECIFIC2;
typedef union PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST regPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST;
typedef union PCIE_VENDOR_SPECIFIC_HDR regPCIE_VENDOR_SPECIFIC_HDR;
typedef union PCIE_WPR_CNTL regPCIE_WPR_CNTL;
typedef union PEER0_FB_OFFSET_HI__CI__VI regPEER0_FB_OFFSET_HI__CI__VI;
typedef union PEER0_FB_OFFSET_LO__CI__VI regPEER0_FB_OFFSET_LO__CI__VI;
typedef union PEER1_FB_OFFSET_HI__CI__VI regPEER1_FB_OFFSET_HI__CI__VI;
typedef union PEER1_FB_OFFSET_LO__CI__VI regPEER1_FB_OFFSET_LO__CI__VI;
typedef union PEER2_FB_OFFSET_HI__CI__VI regPEER2_FB_OFFSET_HI__CI__VI;
typedef union PEER2_FB_OFFSET_LO__CI__VI regPEER2_FB_OFFSET_LO__CI__VI;
typedef union PEER3_FB_OFFSET_HI__CI__VI regPEER3_FB_OFFSET_HI__CI__VI;
typedef union PEER3_FB_OFFSET_LO__CI__VI regPEER3_FB_OFFSET_LO__CI__VI;
typedef union PEER_REG_RANGE0 regPEER_REG_RANGE0;
typedef union PEER_REG_RANGE1 regPEER_REG_RANGE1;
typedef union PERF_MON_CTRL_1__CI__VI regPERF_MON_CTRL_1__CI__VI;
typedef union PERF_MON_CTRL_2__CI__VI regPERF_MON_CTRL_2__CI__VI;
typedef union PHY_AUX_CNTL__SI regPHY_AUX_CNTL__SI;
typedef union PHY_PAD_FORCE_DIS1__SI regPHY_PAD_FORCE_DIS1__SI;
typedef union PHY_PAD_FORCE_DIS2__SI regPHY_PAD_FORCE_DIS2__SI;
typedef union PHY_PAD_FORCE_EN1__SI regPHY_PAD_FORCE_EN1__SI;
typedef union PHY_PAD_FORCE_EN2__SI regPHY_PAD_FORCE_EN2__SI;
typedef union PHY_TESTMODES__SI regPHY_TESTMODES__SI;
typedef union PIPE0_ARBITRATION_CONTROL1__SI regPIPE0_ARBITRATION_CONTROL1__SI;
typedef union PIPE0_ARBITRATION_CONTROL2__SI regPIPE0_ARBITRATION_CONTROL2__SI;
typedef union PIPE0_ARBITRATION_CONTROL3__SI regPIPE0_ARBITRATION_CONTROL3__SI;
typedef union PIPE0_URGENCY_CONTROL__SI regPIPE0_URGENCY_CONTROL__SI;
typedef union PIPE1_ARBITRATION_CONTROL1__SI regPIPE1_ARBITRATION_CONTROL1__SI;
typedef union PIPE1_ARBITRATION_CONTROL2__SI regPIPE1_ARBITRATION_CONTROL2__SI;
typedef union PIPE1_ARBITRATION_CONTROL3__SI regPIPE1_ARBITRATION_CONTROL3__SI;
typedef union PIPE1_URGENCY_CONTROL__SI regPIPE1_URGENCY_CONTROL__SI;
typedef union PIPE2_ARBITRATION_CONTROL1__SI regPIPE2_ARBITRATION_CONTROL1__SI;
typedef union PIPE2_ARBITRATION_CONTROL2__SI regPIPE2_ARBITRATION_CONTROL2__SI;
typedef union PIPE2_ARBITRATION_CONTROL3__SI regPIPE2_ARBITRATION_CONTROL3__SI;
typedef union PIPE2_URGENCY_CONTROL__SI regPIPE2_URGENCY_CONTROL__SI;
typedef union PIPE3_ARBITRATION_CONTROL1__SI regPIPE3_ARBITRATION_CONTROL1__SI;
typedef union PIPE3_ARBITRATION_CONTROL2__SI regPIPE3_ARBITRATION_CONTROL2__SI;
typedef union PIPE3_ARBITRATION_CONTROL3__SI regPIPE3_ARBITRATION_CONTROL3__SI;
typedef union PIPE3_URGENCY_CONTROL__SI regPIPE3_URGENCY_CONTROL__SI;
typedef union PIPE4_ARBITRATION_CONTROL1__SI regPIPE4_ARBITRATION_CONTROL1__SI;
typedef union PIPE4_ARBITRATION_CONTROL2__SI regPIPE4_ARBITRATION_CONTROL2__SI;
typedef union PIPE4_ARBITRATION_CONTROL3__SI regPIPE4_ARBITRATION_CONTROL3__SI;
typedef union PIPE4_URGENCY_CONTROL__SI regPIPE4_URGENCY_CONTROL__SI;
typedef union PIPE5_ARBITRATION_CONTROL1__SI regPIPE5_ARBITRATION_CONTROL1__SI;
typedef union PIPE5_ARBITRATION_CONTROL2__SI regPIPE5_ARBITRATION_CONTROL2__SI;
typedef union PIPE5_ARBITRATION_CONTROL3__SI regPIPE5_ARBITRATION_CONTROL3__SI;
typedef union PIPE5_URGENCY_CONTROL__SI regPIPE5_URGENCY_CONTROL__SI;
typedef union PIXCLK1_RESYNC_CNTL__SI regPIXCLK1_RESYNC_CNTL__SI;
typedef union PIXCLK2_RESYNC_CNTL__SI regPIXCLK2_RESYNC_CNTL__SI;
typedef union PLL_TEST_CNTL regPLL_TEST_CNTL;
typedef union PMI_CAP regPMI_CAP;
typedef union PMI_CAP_LIST regPMI_CAP_LIST;
typedef union PMI_STATUS_CNTL regPMI_STATUS_CNTL;
typedef union PRIORITY_A_CNT__SI regPRIORITY_A_CNT__SI;
typedef union PRIORITY_B_CNT__SI regPRIORITY_B_CNT__SI;
typedef union PROCESSOR_TDP__CI__VI regPROCESSOR_TDP__CI__VI;
typedef union PROG_INTERFACE regPROG_INTERFACE;
typedef union PSTATE_STATUS__CI__VI regPSTATE_STATUS__CI__VI;
typedef union PWR_BIF_SSA__CI__VI regPWR_BIF_SSA__CI__VI;
typedef union PWR_EVENT_CLEAR__CI__VI regPWR_EVENT_CLEAR__CI__VI;
typedef union PWR_EVENT_PENDING__CI__VI regPWR_EVENT_PENDING__CI__VI;
typedef union PWR_EVENT_POLARITY__CI__VI regPWR_EVENT_POLARITY__CI__VI;
typedef union PWR_EVENT_SENSE__CI__VI regPWR_EVENT_SENSE__CI__VI;
typedef union PWR_IDSC_CTRL2__CI regPWR_IDSC_CTRL2__CI;
typedef union PWR_IDSC_CTRL__CI regPWR_IDSC_CTRL__CI;
typedef union PWR_INT_GPIO_CLEAR__CI regPWR_INT_GPIO_CLEAR__CI;
typedef union PWR_INT_GPIO_CLEAR__VI regPWR_INT_GPIO_CLEAR__VI;
typedef union PWR_INT_GPIO_PENDING__CI regPWR_INT_GPIO_PENDING__CI;
typedef union PWR_INT_GPIO_PENDING__VI regPWR_INT_GPIO_PENDING__VI;
typedef union PWR_INT_GPIO_POLARITY__CI regPWR_INT_GPIO_POLARITY__CI;
typedef union PWR_INT_GPIO_POLARITY__VI regPWR_INT_GPIO_POLARITY__VI;
typedef union PWR_INT_GPIO_SENSE__CI regPWR_INT_GPIO_SENSE__CI;
typedef union PWR_INT_GPIO_SENSE__VI regPWR_INT_GPIO_SENSE__VI;
typedef union PWR_MM_CNTL__CI__VI regPWR_MM_CNTL__CI__VI;
typedef union PWR_RLC_CNTL__CI__VI regPWR_RLC_CNTL__CI__VI;
typedef union PWR_SMC_IND_DATA__CI__VI regPWR_SMC_IND_DATA__CI__VI;
typedef union PWR_SMC_IND_INDEX__CI__VI regPWR_SMC_IND_INDEX__CI__VI;
typedef union PWR_STAT_CNTR_CNTL__CI__VI regPWR_STAT_CNTR_CNTL__CI__VI;
typedef union PWR_STAT_CNTR_EVENT_0__CI__VI regPWR_STAT_CNTR_EVENT_0__CI__VI;
typedef union PWR_STAT_CNTR_EVENT_1__CI__VI regPWR_STAT_CNTR_EVENT_1__CI__VI;
typedef union PWR_STAT_CNTR_EVENT_2__CI__VI regPWR_STAT_CNTR_EVENT_2__CI__VI;
typedef union PWR_STAT_CNTR_EVENT_3__CI__VI regPWR_STAT_CNTR_EVENT_3__CI__VI;
typedef union PWR_STAT_CNTR_EVENT_4__CI__VI regPWR_STAT_CNTR_EVENT_4__CI__VI;
typedef union PWR_STAT_CNTR_EVENT_5__CI__VI regPWR_STAT_CNTR_EVENT_5__CI__VI;
typedef union PWR_STAT_CNTR_EVENT_6__CI__VI regPWR_STAT_CNTR_EVENT_6__CI__VI;
typedef union PWR_STAT_CNTR_EVENT_7__CI__VI regPWR_STAT_CNTR_EVENT_7__CI__VI;
typedef union PWR_STAT_CNTR_EVENT_8__CI__VI regPWR_STAT_CNTR_EVENT_8__CI__VI;
typedef union PWR_STAT_CNTR_TIME__CI__VI regPWR_STAT_CNTR_TIME__CI__VI;
typedef union PWR_STAT_EVENT_SEL_CNTL__CI__VI regPWR_STAT_EVENT_SEL_CNTL__CI__VI;
typedef union PWR_STAT_GFX_CU_EVENT_CNTL__CI__VI regPWR_STAT_GFX_CU_EVENT_CNTL__CI__VI;
typedef union PWR_STAT_GFX_NONCU_EVENT_CNTL__CI__VI regPWR_STAT_GFX_NONCU_EVENT_CNTL__CI__VI;
typedef union PWR_SVI2_PLANE1_LOAD__CI regPWR_SVI2_PLANE1_LOAD__CI;
typedef union PWR_SVI2_PLANE2_LOAD__CI regPWR_SVI2_PLANE2_LOAD__CI;
typedef union PWR_SVI2_STATUS__CI regPWR_SVI2_STATUS__CI;
typedef union PWR_SVI2_TELEMETRY_1__CI regPWR_SVI2_TELEMETRY_1__CI;
typedef union PWR_SVI2_TELEMETRY_2__CI regPWR_SVI2_TELEMETRY_2__CI;
typedef union PWR_SVI2_TFN__CI regPWR_SVI2_TFN__CI;
typedef union PWR_SVI2_THERM_CNTL__CI regPWR_SVI2_THERM_CNTL__CI;
typedef union PWR_SVI2_VID__CI regPWR_SVI2_VID__CI;
typedef union RAS_BCI_SIGNATURE0 regRAS_BCI_SIGNATURE0;
typedef union RAS_BCI_SIGNATURE1 regRAS_BCI_SIGNATURE1;
typedef union RAS_CB_SIGNATURE0 regRAS_CB_SIGNATURE0;
typedef union RAS_DB_SIGNATURE0 regRAS_DB_SIGNATURE0;
typedef union RAS_IA_SIGNATURE0 regRAS_IA_SIGNATURE0;
typedef union RAS_IA_SIGNATURE1 regRAS_IA_SIGNATURE1;
typedef union RAS_PA_SIGNATURE0 regRAS_PA_SIGNATURE0;
typedef union RAS_SC_SIGNATURE0 regRAS_SC_SIGNATURE0;
typedef union RAS_SC_SIGNATURE1 regRAS_SC_SIGNATURE1;
typedef union RAS_SC_SIGNATURE2 regRAS_SC_SIGNATURE2;
typedef union RAS_SC_SIGNATURE3 regRAS_SC_SIGNATURE3;
typedef union RAS_SC_SIGNATURE4 regRAS_SC_SIGNATURE4;
typedef union RAS_SC_SIGNATURE5 regRAS_SC_SIGNATURE5;
typedef union RAS_SC_SIGNATURE6 regRAS_SC_SIGNATURE6;
typedef union RAS_SC_SIGNATURE7 regRAS_SC_SIGNATURE7;
typedef union RAS_SIGNATURE_CONTROL regRAS_SIGNATURE_CONTROL;
typedef union RAS_SIGNATURE_MASK regRAS_SIGNATURE_MASK;
typedef union RAS_SPI_SIGNATURE0 regRAS_SPI_SIGNATURE0;
typedef union RAS_SPI_SIGNATURE1 regRAS_SPI_SIGNATURE1;
typedef union RAS_SQ_SIGNATURE0__SI__CI regRAS_SQ_SIGNATURE0__SI__CI;
typedef union RAS_SX_SIGNATURE0 regRAS_SX_SIGNATURE0;
typedef union RAS_SX_SIGNATURE1 regRAS_SX_SIGNATURE1;
typedef union RAS_SX_SIGNATURE2 regRAS_SX_SIGNATURE2;
typedef union RAS_SX_SIGNATURE3 regRAS_SX_SIGNATURE3;
typedef union RAS_TA_SIGNATURE0 regRAS_TA_SIGNATURE0;
typedef union RAS_TD_SIGNATURE0 regRAS_TD_SIGNATURE0;
typedef union RAS_VGT_SIGNATURE0 regRAS_VGT_SIGNATURE0;
typedef union RCU_ASIC_SERIAL_NUM0__SI regRCU_ASIC_SERIAL_NUM0__SI;
typedef union RCU_ASIC_SERIAL_NUM1__SI regRCU_ASIC_SERIAL_NUM1__SI;
typedef union RCU_BACKUP_STRAP0__SI regRCU_BACKUP_STRAP0__SI;
typedef union RCU_BACKUP_STRAP1__SI regRCU_BACKUP_STRAP1__SI;
typedef union RCU_BACKUP_STRAP2__SI regRCU_BACKUP_STRAP2__SI;
typedef union RCU_BACKUP_STRAP3__SI regRCU_BACKUP_STRAP3__SI;
typedef union RCU_CC_ATC_FUSE__SI regRCU_CC_ATC_FUSE__SI;
typedef union RCU_CC_BIF_AZALIA_ID__SI regRCU_CC_BIF_AZALIA_ID__SI;
typedef union RCU_CC_BIF_ID_STRAPS__SI regRCU_CC_BIF_ID_STRAPS__SI;
typedef union RCU_CC_BIF_SECURE_CNTL__SI regRCU_CC_BIF_SECURE_CNTL__SI;
typedef union RCU_CC_BIF_STRAP0__SI regRCU_CC_BIF_STRAP0__SI;
typedef union RCU_CC_BIF_STRAP10__SI regRCU_CC_BIF_STRAP10__SI;
typedef union RCU_CC_BIF_STRAP11__SI regRCU_CC_BIF_STRAP11__SI;
typedef union RCU_CC_BIF_STRAP12__SI regRCU_CC_BIF_STRAP12__SI;
typedef union RCU_CC_BIF_STRAP13__SI regRCU_CC_BIF_STRAP13__SI;
typedef union RCU_CC_BIF_STRAP14__SI regRCU_CC_BIF_STRAP14__SI;
typedef union RCU_CC_BIF_STRAP1__SI regRCU_CC_BIF_STRAP1__SI;
typedef union RCU_CC_BIF_STRAP2__SI regRCU_CC_BIF_STRAP2__SI;
typedef union RCU_CC_BIF_STRAP3__SI regRCU_CC_BIF_STRAP3__SI;
typedef union RCU_CC_BIF_STRAP4__SI regRCU_CC_BIF_STRAP4__SI;
typedef union RCU_CC_BIF_STRAP5__SI regRCU_CC_BIF_STRAP5__SI;
typedef union RCU_CC_BIF_STRAP6__SI regRCU_CC_BIF_STRAP6__SI;
typedef union RCU_CC_BIF_STRAP7__SI regRCU_CC_BIF_STRAP7__SI;
typedef union RCU_CC_BIF_STRAP8__SI regRCU_CC_BIF_STRAP8__SI;
typedef union RCU_CC_BIF_STRAP9__SI regRCU_CC_BIF_STRAP9__SI;
typedef union RCU_CC_BIF_STRAP_FUSE0__SI regRCU_CC_BIF_STRAP_FUSE0__SI;
typedef union RCU_CC_DC_AUDIO__SI regRCU_CC_DC_AUDIO__SI;
typedef union RCU_CC_DC_PIPE_DIS__SI regRCU_CC_DC_PIPE_DIS__SI;
typedef union RCU_CC_GC_RB_REDUNDANCY0__SI regRCU_CC_GC_RB_REDUNDANCY0__SI;
typedef union RCU_CC_GC_RB_REDUNDANCY1__SI regRCU_CC_GC_RB_REDUNDANCY1__SI;
typedef union RCU_CC_GC_SHADER_ARRAY_CONFIG0__SI regRCU_CC_GC_SHADER_ARRAY_CONFIG0__SI;
typedef union RCU_CC_GC_SHADER_ARRAY_CONFIG1__SI regRCU_CC_GC_SHADER_ARRAY_CONFIG1__SI;
typedef union RCU_CC_GC_SHADER_ARRAY_CONFIG2__SI regRCU_CC_GC_SHADER_ARRAY_CONFIG2__SI;
typedef union RCU_CC_GC_SHADER_ARRAY_CONFIG3__SI regRCU_CC_GC_SHADER_ARRAY_CONFIG3__SI;
typedef union RCU_CC_MC_MAX_CHANNEL__SI regRCU_CC_MC_MAX_CHANNEL__SI;
typedef union RCU_CC_RB_BACKEND_DISABLE0__SI regRCU_CC_RB_BACKEND_DISABLE0__SI;
typedef union RCU_CC_RB_BACKEND_DISABLE1__SI regRCU_CC_RB_BACKEND_DISABLE1__SI;
typedef union RCU_CC_RB_BACKEND_DISABLE2__SI regRCU_CC_RB_BACKEND_DISABLE2__SI;
typedef union RCU_CC_RB_BACKEND_DISABLE3__SI regRCU_CC_RB_BACKEND_DISABLE3__SI;
typedef union RCU_CC_TCC_DISABLE__SI regRCU_CC_TCC_DISABLE__SI;
typedef union RCU_CC_UVD_DISABLE__SI regRCU_CC_UVD_DISABLE__SI;
typedef union RCU_DYN_RM2__SI regRCU_DYN_RM2__SI;
typedef union RCU_DYN_RM__SI regRCU_DYN_RM__SI;
typedef union RCU_EFUSE_SCRATCH__SI regRCU_EFUSE_SCRATCH__SI;
typedef union RCU_EFUSE_STRAPS0__SI regRCU_EFUSE_STRAPS0__SI;
typedef union RCU_EFUSE_STRAPS10__SI regRCU_EFUSE_STRAPS10__SI;
typedef union RCU_EFUSE_STRAPS11__SI regRCU_EFUSE_STRAPS11__SI;
typedef union RCU_EFUSE_STRAPS12__SI regRCU_EFUSE_STRAPS12__SI;
typedef union RCU_EFUSE_STRAPS13__SI regRCU_EFUSE_STRAPS13__SI;
typedef union RCU_EFUSE_STRAPS14__SI regRCU_EFUSE_STRAPS14__SI;
typedef union RCU_EFUSE_STRAPS15__SI regRCU_EFUSE_STRAPS15__SI;
typedef union RCU_EFUSE_STRAPS16__SI regRCU_EFUSE_STRAPS16__SI;
typedef union RCU_EFUSE_STRAPS17__SI regRCU_EFUSE_STRAPS17__SI;
typedef union RCU_EFUSE_STRAPS18__SI regRCU_EFUSE_STRAPS18__SI;
typedef union RCU_EFUSE_STRAPS19__SI regRCU_EFUSE_STRAPS19__SI;
typedef union RCU_EFUSE_STRAPS1__SI regRCU_EFUSE_STRAPS1__SI;
typedef union RCU_EFUSE_STRAPS20__SI regRCU_EFUSE_STRAPS20__SI;
typedef union RCU_EFUSE_STRAPS21__SI regRCU_EFUSE_STRAPS21__SI;
typedef union RCU_EFUSE_STRAPS22__SI regRCU_EFUSE_STRAPS22__SI;
typedef union RCU_EFUSE_STRAPS23__SI regRCU_EFUSE_STRAPS23__SI;
typedef union RCU_EFUSE_STRAPS24__SI regRCU_EFUSE_STRAPS24__SI;
typedef union RCU_EFUSE_STRAPS25__SI regRCU_EFUSE_STRAPS25__SI;
typedef union RCU_EFUSE_STRAPS26__SI regRCU_EFUSE_STRAPS26__SI;
typedef union RCU_EFUSE_STRAPS27__SI regRCU_EFUSE_STRAPS27__SI;
typedef union RCU_EFUSE_STRAPS28__SI regRCU_EFUSE_STRAPS28__SI;
typedef union RCU_EFUSE_STRAPS29__SI regRCU_EFUSE_STRAPS29__SI;
typedef union RCU_EFUSE_STRAPS2__SI regRCU_EFUSE_STRAPS2__SI;
typedef union RCU_EFUSE_STRAPS30__SI regRCU_EFUSE_STRAPS30__SI;
typedef union RCU_EFUSE_STRAPS31__SI regRCU_EFUSE_STRAPS31__SI;
typedef union RCU_EFUSE_STRAPS32__SI regRCU_EFUSE_STRAPS32__SI;
typedef union RCU_EFUSE_STRAPS33__SI regRCU_EFUSE_STRAPS33__SI;
typedef union RCU_EFUSE_STRAPS34__SI regRCU_EFUSE_STRAPS34__SI;
typedef union RCU_EFUSE_STRAPS35__SI regRCU_EFUSE_STRAPS35__SI;
typedef union RCU_EFUSE_STRAPS36__SI regRCU_EFUSE_STRAPS36__SI;
typedef union RCU_EFUSE_STRAPS37__SI regRCU_EFUSE_STRAPS37__SI;
typedef union RCU_EFUSE_STRAPS38__SI regRCU_EFUSE_STRAPS38__SI;
typedef union RCU_EFUSE_STRAPS39__SI regRCU_EFUSE_STRAPS39__SI;
typedef union RCU_EFUSE_STRAPS3__SI regRCU_EFUSE_STRAPS3__SI;
typedef union RCU_EFUSE_STRAPS40__SI regRCU_EFUSE_STRAPS40__SI;
typedef union RCU_EFUSE_STRAPS4__SI regRCU_EFUSE_STRAPS4__SI;
typedef union RCU_EFUSE_STRAPS5__SI regRCU_EFUSE_STRAPS5__SI;
typedef union RCU_EFUSE_STRAPS6__SI regRCU_EFUSE_STRAPS6__SI;
typedef union RCU_EFUSE_STRAPS7__SI regRCU_EFUSE_STRAPS7__SI;
typedef union RCU_EFUSE_STRAPS8__SI regRCU_EFUSE_STRAPS8__SI;
typedef union RCU_EFUSE_STRAPS9__SI regRCU_EFUSE_STRAPS9__SI;
typedef union RCU_FCTRL__SI regRCU_FCTRL__SI;
typedef union RCU_IND_DATA__SI regRCU_IND_DATA__SI;
typedef union RCU_IND_INDEX__SI regRCU_IND_INDEX__SI;
typedef union RCU_MISC_CTRL__CI__VI regRCU_MISC_CTRL__CI__VI;
typedef union RCU_MISC_CTRL__SI regRCU_MISC_CTRL__SI;
typedef union RCU_PCIECONFIG__CI__VI regRCU_PCIECONFIG__CI__VI;
typedef union RCU_ROM_BIF_STRAP0__SI regRCU_ROM_BIF_STRAP0__SI;
typedef union RCU_ROM_BIF_STRAP10__SI regRCU_ROM_BIF_STRAP10__SI;
typedef union RCU_ROM_BIF_STRAP11__SI regRCU_ROM_BIF_STRAP11__SI;
typedef union RCU_ROM_BIF_STRAP12__SI regRCU_ROM_BIF_STRAP12__SI;
typedef union RCU_ROM_BIF_STRAP13__SI regRCU_ROM_BIF_STRAP13__SI;
typedef union RCU_ROM_BIF_STRAP14__SI regRCU_ROM_BIF_STRAP14__SI;
typedef union RCU_ROM_BIF_STRAP1__SI regRCU_ROM_BIF_STRAP1__SI;
typedef union RCU_ROM_BIF_STRAP2__SI regRCU_ROM_BIF_STRAP2__SI;
typedef union RCU_ROM_BIF_STRAP3__SI regRCU_ROM_BIF_STRAP3__SI;
typedef union RCU_ROM_BIF_STRAP4__SI regRCU_ROM_BIF_STRAP4__SI;
typedef union RCU_ROM_BIF_STRAP5__SI regRCU_ROM_BIF_STRAP5__SI;
typedef union RCU_ROM_BIF_STRAP6__SI regRCU_ROM_BIF_STRAP6__SI;
typedef union RCU_ROM_BIF_STRAP7__SI regRCU_ROM_BIF_STRAP7__SI;
typedef union RCU_ROM_BIF_STRAP8__SI regRCU_ROM_BIF_STRAP8__SI;
typedef union RCU_ROM_BIF_STRAP9__SI regRCU_ROM_BIF_STRAP9__SI;
typedef union RCU_ROM_MSC_STRAPS0__SI regRCU_ROM_MSC_STRAPS0__SI;
typedef union RCU_ROM_MSC_STRAPS1__SI regRCU_ROM_MSC_STRAPS1__SI;
typedef union RCU_ROM_MSC_STRAPS2__SI regRCU_ROM_MSC_STRAPS2__SI;
typedef union RCU_ROM_MSC_STRAPS3__SI regRCU_ROM_MSC_STRAPS3__SI;
typedef union RCU_ROM_MSC_STRAPS4__SI regRCU_ROM_MSC_STRAPS4__SI;
typedef union RCU_ROM_MSC_STRAPS5__SI regRCU_ROM_MSC_STRAPS5__SI;
typedef union RCU_ROM_SPARE_STRAP0__SI regRCU_ROM_SPARE_STRAP0__SI;
typedef union RCU_ROM_SPARE_STRAP1__SI regRCU_ROM_SPARE_STRAP1__SI;
typedef union RCU_ROM_SPARE_STRAP2__SI regRCU_ROM_SPARE_STRAP2__SI;
typedef union RCU_ROM_SPARE_STRAP3__SI regRCU_ROM_SPARE_STRAP3__SI;
typedef union RCU_SCRATCH_0__SI regRCU_SCRATCH_0__SI;
typedef union RCU_SCRATCH_1__SI regRCU_SCRATCH_1__SI;
typedef union RCU_SCRATCH_2__SI regRCU_SCRATCH_2__SI;
typedef union RCU_SPARE_EFUSE__SI regRCU_SPARE_EFUSE__SI;
typedef union RCU_STATUS__SI regRCU_STATUS__SI;
typedef union RCU_SYSRESET__CI regRCU_SYSRESET__CI;
typedef union RCU_SYSRESET__VI regRCU_SYSRESET__VI;
typedef union RCU_UC_EVENTS_DATA__SI regRCU_UC_EVENTS_DATA__SI;
typedef union RCU_UC_EVENTS__CI__VI regRCU_UC_EVENTS__CI__VI;
typedef union RCU_UC_EVENTS__SI regRCU_UC_EVENTS__SI;
typedef union RCU_UC_INT__SI regRCU_UC_INT__SI;
typedef union RCU_UC_ROMRD_INSTR__SI regRCU_UC_ROMRD_INSTR__SI;
typedef union REQ_FIFO_STAT__SI regREQ_FIFO_STAT__SI;
typedef union RESPONSE_INTERRUPT_COUNT__SI regRESPONSE_INTERRUPT_COUNT__SI;
typedef union REVISION_ID regREVISION_ID;
typedef union RE_CTL2_B__SI regRE_CTL2_B__SI;
typedef union RE_CTL2__SI regRE_CTL2__SI;
typedef union RE_CTL__SI regRE_CTL__SI;
typedef union RE_DEBUG_INT_STAT__SI regRE_DEBUG_INT_STAT__SI;
typedef union RE_DEBUG_SI_B__SI regRE_DEBUG_SI_B__SI;
typedef union RE_DEBUG_SI__SI regRE_DEBUG_SI__SI;
typedef union RE_DECODE_CMD__SI regRE_DECODE_CMD__SI;
typedef union RE_HW_DEBUG__SI regRE_HW_DEBUG__SI;
typedef union RE_INT_EN__SI regRE_INT_EN__SI;
typedef union RE_INT_STAT__SI regRE_INT_STAT__SI;
typedef union RE_LMA_ADR__SI regRE_LMA_ADR__SI;
typedef union RE_LMA_CTL__SI regRE_LMA_CTL__SI;
typedef union RE_LMA_DAT__SI regRE_LMA_DAT__SI;
typedef union RE_PES_CTL__SI regRE_PES_CTL__SI;
typedef union RE_PES_DECODE_CMD__SI regRE_PES_DECODE_CMD__SI;
typedef union RE_PES_RESULT__SI regRE_PES_RESULT__SI;
typedef union RE_PES_SHIFTER_STAT__SI regRE_PES_SHIFTER_STAT__SI;
typedef union RE_PPS_INFO__SI regRE_PPS_INFO__SI;
typedef union RE_RESULT__SI regRE_RESULT__SI;
typedef union RE_SHIFTER_B_STAT2__SI regRE_SHIFTER_B_STAT2__SI;
typedef union RE_SHIFTER_CTXT__SI regRE_SHIFTER_CTXT__SI;
typedef union RE_SHIFTER_STAT2__SI regRE_SHIFTER_STAT2__SI;
typedef union RE_SHIFTER_STAT__SI regRE_SHIFTER_STAT__SI;
typedef union RE_SI_B_CTL__SI regRE_SI_B_CTL__SI;
typedef union RE_SI_B_STAT__SI regRE_SI_B_STAT__SI;
typedef union RE_SI_CTL__SI regRE_SI_CTL__SI;
typedef union RE_SI_INT_CTL__SI regRE_SI_INT_CTL__SI;
typedef union RE_SI_STAT__SI regRE_SI_STAT__SI;
typedef union RE_SLICE_INFO__SI regRE_SLICE_INFO__SI;
typedef union RE_SPS_INFO__SI regRE_SPS_INFO__SI;
typedef union RE_SRAM_RM_CTL__SI regRE_SRAM_RM_CTL__SI;
typedef union RE_STAT__SI regRE_STAT__SI;
typedef union RINGOSC_MASK regRINGOSC_MASK;
typedef union RIRB_CONTROL__SI regRIRB_CONTROL__SI;
typedef union RIRB_LOWER_BASE_ADDRESS__SI regRIRB_LOWER_BASE_ADDRESS__SI;
typedef union RIRB_SIZE__SI regRIRB_SIZE__SI;
typedef union RIRB_STATUS__SI regRIRB_STATUS__SI;
typedef union RIRB_UPPER_BASE_ADDRESS__SI regRIRB_UPPER_BASE_ADDRESS__SI;
typedef union RIRB_WRITE_POINTER__SI regRIRB_WRITE_POINTER__SI;
typedef union RI_CRC__SI regRI_CRC__SI;
typedef union RI_CTL__SI regRI_CTL__SI;
typedef union RI_DEBUG_INT_STAT__SI regRI_DEBUG_INT_STAT__SI;
typedef union RI_INT_EN__SI regRI_INT_EN__SI;
typedef union RI_INT_STAT__SI regRI_INT_STAT__SI;
typedef union RLC_AUTO_PG_CTRL regRLC_AUTO_PG_CTRL;
typedef union RLC_CAPTURE_GPU_CLOCK_COUNT regRLC_CAPTURE_GPU_CLOCK_COUNT;
typedef union RLC_CGCG_CGLS_CTRL__CI regRLC_CGCG_CGLS_CTRL__CI;
typedef union RLC_CGCG_CGLS_CTRL__VI regRLC_CGCG_CGLS_CTRL__VI;
typedef union RLC_CGCG_CGLS_CTRL__SI regRLC_CGCG_CGLS_CTRL__SI;
typedef union RLC_CGCG_RAMP_CTRL regRLC_CGCG_RAMP_CTRL;
typedef union RLC_CGTT_MGCG_OVERRIDE regRLC_CGTT_MGCG_OVERRIDE;
typedef union RLC_CLEARSTATE_RESTORE_BASE__SI regRLC_CLEARSTATE_RESTORE_BASE__SI;
typedef union RLC_CNTL regRLC_CNTL;
typedef union RLC_CURRENT_CONTEXT__SI regRLC_CURRENT_CONTEXT__SI;
typedef union RLC_CU_STATUS__CI__VI regRLC_CU_STATUS__CI__VI;
typedef union RLC_CU_STATUS__SI regRLC_CU_STATUS__SI;
typedef union RLC_DEBUG regRLC_DEBUG;
typedef union RLC_DEBUG_SELECT regRLC_DEBUG_SELECT;
typedef union RLC_DRIVER_CPDMA_STATUS__SI__CI regRLC_DRIVER_CPDMA_STATUS__SI__CI;
typedef union RLC_DRMDMA_CURRENT_CONTEXT__SI regRLC_DRMDMA_CURRENT_CONTEXT__SI;
typedef union RLC_DRMDMA_HB_RPTR__SI regRLC_DRMDMA_HB_RPTR__SI;
typedef union RLC_DRMDMA_HB_WPTR_MSB_ADDR__SI regRLC_DRMDMA_HB_WPTR_MSB_ADDR__SI;
typedef union RLC_DRMDMA_HB_WPTR__SI regRLC_DRMDMA_HB_WPTR__SI;
typedef union RLC_DRMDMA_RL_BASE__SI regRLC_DRMDMA_RL_BASE__SI;
typedef union RLC_DRMDMA_RL_SIZE__SI regRLC_DRMDMA_RL_SIZE__SI;
typedef union RLC_DYN_PG_REQUEST__CI__VI regRLC_DYN_PG_REQUEST__CI__VI;
typedef union RLC_DYN_PG_REQUEST__SI regRLC_DYN_PG_REQUEST__SI;
typedef union RLC_DYN_PG_STATUS__CI__VI regRLC_DYN_PG_STATUS__CI__VI;
typedef union RLC_DYN_PG_STATUS__SI regRLC_DYN_PG_STATUS__SI;
typedef union RLC_GCPM_GENERAL_0__SI regRLC_GCPM_GENERAL_0__SI;
typedef union RLC_GCPM_GENERAL_1__SI regRLC_GCPM_GENERAL_1__SI;
typedef union RLC_GCPM_GENERAL_2__SI regRLC_GCPM_GENERAL_2__SI;
typedef union RLC_GCPM_GENERAL_3__SI regRLC_GCPM_GENERAL_3__SI;
typedef union RLC_GCPM_GENERAL_4__SI regRLC_GCPM_GENERAL_4__SI;
typedef union RLC_GCPM_GENERAL_5__SI regRLC_GCPM_GENERAL_5__SI;
typedef union RLC_GCPM_GENERAL_6__SI regRLC_GCPM_GENERAL_6__SI;
typedef union RLC_GCPM_GENERAL_7__SI regRLC_GCPM_GENERAL_7__SI;
typedef union RLC_GPM_CU_PD_TIMEOUT__CI regRLC_GPM_CU_PD_TIMEOUT__CI;
typedef union RLC_GPM_DEBUG_SELECT__CI__VI regRLC_GPM_DEBUG_SELECT__CI__VI;
typedef union RLC_GPM_DEBUG__CI__VI regRLC_GPM_DEBUG__CI__VI;
typedef union RLC_GPM_GENERAL_0__CI__VI regRLC_GPM_GENERAL_0__CI__VI;
typedef union RLC_GPM_GENERAL_1__CI__VI regRLC_GPM_GENERAL_1__CI__VI;
typedef union RLC_GPM_GENERAL_2__CI__VI regRLC_GPM_GENERAL_2__CI__VI;
typedef union RLC_GPM_GENERAL_3__CI__VI regRLC_GPM_GENERAL_3__CI__VI;
typedef union RLC_GPM_GENERAL_4__CI__VI regRLC_GPM_GENERAL_4__CI__VI;
typedef union RLC_GPM_GENERAL_5__CI__VI regRLC_GPM_GENERAL_5__CI__VI;
typedef union RLC_GPM_GENERAL_6__CI__VI regRLC_GPM_GENERAL_6__CI__VI;
typedef union RLC_GPM_GENERAL_7__CI__VI regRLC_GPM_GENERAL_7__CI__VI;
typedef union RLC_GPM_LOG_ADDR__CI regRLC_GPM_LOG_ADDR__CI;
typedef union RLC_GPM_LOG_CONT__CI__VI regRLC_GPM_LOG_CONT__CI__VI;
typedef union RLC_GPM_LOG_SIZE__CI__VI regRLC_GPM_LOG_SIZE__CI__VI;
typedef union RLC_GPM_PERF_COUNT_0__CI__VI regRLC_GPM_PERF_COUNT_0__CI__VI;
typedef union RLC_GPM_PERF_COUNT_1__CI__VI regRLC_GPM_PERF_COUNT_1__CI__VI;
typedef union RLC_GPM_SCRATCH_ADDR__CI__VI regRLC_GPM_SCRATCH_ADDR__CI__VI;
typedef union RLC_GPM_SCRATCH_DATA__CI__VI regRLC_GPM_SCRATCH_DATA__CI__VI;
typedef union RLC_GPM_STAT__CI__VI regRLC_GPM_STAT__CI__VI;
typedef union RLC_GPM_THREAD_ENABLE__CI__VI regRLC_GPM_THREAD_ENABLE__CI__VI;
typedef union RLC_GPM_THREAD_PRIORITY__CI__VI regRLC_GPM_THREAD_PRIORITY__CI__VI;
typedef union RLC_GPM_UCODE_ADDR__CI__VI regRLC_GPM_UCODE_ADDR__CI__VI;
typedef union RLC_GPM_UCODE_DATA__CI__VI regRLC_GPM_UCODE_DATA__CI__VI;
typedef union RLC_GPM_VMID_THREAD0__CI__VI regRLC_GPM_VMID_THREAD0__CI__VI;
typedef union RLC_GPM_VMID_THREAD1__CI__VI regRLC_GPM_VMID_THREAD1__CI__VI;
typedef union RLC_GPR_REG1__CI__VI regRLC_GPR_REG1__CI__VI;
typedef union RLC_GPR_REG2__CI__VI regRLC_GPR_REG2__CI__VI;
typedef union RLC_GPU_CLOCK_32 regRLC_GPU_CLOCK_32;
typedef union RLC_GPU_CLOCK_32_RES_SEL regRLC_GPU_CLOCK_32_RES_SEL;
typedef union RLC_GPU_CLOCK_COUNT_LSB regRLC_GPU_CLOCK_COUNT_LSB;
typedef union RLC_GPU_CLOCK_COUNT_MSB regRLC_GPU_CLOCK_COUNT_MSB;
typedef union RLC_JUMP_TABLE_RESTORE__CI__VI regRLC_JUMP_TABLE_RESTORE__CI__VI;
typedef union RLC_LB_ALWAYS_ACTIVE_CU_MASK__CI__VI regRLC_LB_ALWAYS_ACTIVE_CU_MASK__CI__VI;
typedef union RLC_LB_ALWAYS_ACTIVE_CU_MASK__SI regRLC_LB_ALWAYS_ACTIVE_CU_MASK__SI;
typedef union RLC_LB_CNTL regRLC_LB_CNTL;
typedef union RLC_LB_CNTR_INIT regRLC_LB_CNTR_INIT;
typedef union RLC_LB_CNTR_MAX regRLC_LB_CNTR_MAX;
typedef union RLC_LB_INIT_CU_MASK__CI__VI regRLC_LB_INIT_CU_MASK__CI__VI;
typedef union RLC_LB_INIT_CU_MASK__SI regRLC_LB_INIT_CU_MASK__SI;
typedef union RLC_LB_PARAMS regRLC_LB_PARAMS;
typedef union RLC_LOAD_BALANCE_CNTR regRLC_LOAD_BALANCE_CNTR;
typedef union RLC_MAX_PG_CU regRLC_MAX_PG_CU;
typedef union RLC_MC_CNTL regRLC_MC_CNTL;
typedef union RLC_MEM_SLP_CNTL regRLC_MEM_SLP_CNTL;
typedef union RLC_PERFCOUNTER0_HI regRLC_PERFCOUNTER0_HI;
typedef union RLC_PERFCOUNTER0_LO regRLC_PERFCOUNTER0_LO;
typedef union RLC_PERFCOUNTER0_SELECT regRLC_PERFCOUNTER0_SELECT;
typedef union RLC_PERFCOUNTER1_HI regRLC_PERFCOUNTER1_HI;
typedef union RLC_PERFCOUNTER1_LO regRLC_PERFCOUNTER1_LO;
typedef union RLC_PERFCOUNTER1_SELECT regRLC_PERFCOUNTER1_SELECT;
typedef union RLC_PERFMON_CNTL regRLC_PERFMON_CNTL;
typedef union RLC_PG_ALWAYS_ON_CU_MASK__CI__VI regRLC_PG_ALWAYS_ON_CU_MASK__CI__VI;
typedef union RLC_PG_ALWAYS_ON_CU_MASK__SI regRLC_PG_ALWAYS_ON_CU_MASK__SI;
typedef union RLC_PG_CNTL regRLC_PG_CNTL;
typedef union RLC_PG_DELAY_2__CI__VI regRLC_PG_DELAY_2__CI__VI;
typedef union RLC_PG_DELAY__CI__VI regRLC_PG_DELAY__CI__VI;
typedef union RLC_RL_BASE__SI regRLC_RL_BASE__SI;
typedef union RLC_RL_SIZE__SI regRLC_RL_SIZE__SI;
typedef union RLC_SAFE_MODE__CI regRLC_SAFE_MODE__CI;
typedef union RLC_SAFE_MODE__VI regRLC_SAFE_MODE__VI;
typedef union RLC_SAVE_AND_RESTORE_BASE__SI__CI regRLC_SAVE_AND_RESTORE_BASE__SI__CI;
typedef union RLC_SERDES_CU_MASTER_BUSY__CI__VI regRLC_SERDES_CU_MASTER_BUSY__CI__VI;
typedef union RLC_SERDES_MASTER_BUSY_0__SI regRLC_SERDES_MASTER_BUSY_0__SI;
typedef union RLC_SERDES_MASTER_BUSY_1__SI regRLC_SERDES_MASTER_BUSY_1__SI;
typedef union RLC_SERDES_NONCU_MASTER_BUSY__CI regRLC_SERDES_NONCU_MASTER_BUSY__CI;
typedef union RLC_SERDES_NONCU_MASTER_BUSY__VI regRLC_SERDES_NONCU_MASTER_BUSY__VI;
typedef union RLC_SERDES_RD_DATA_0 regRLC_SERDES_RD_DATA_0;
typedef union RLC_SERDES_RD_DATA_1 regRLC_SERDES_RD_DATA_1;
typedef union RLC_SERDES_RD_DATA_2 regRLC_SERDES_RD_DATA_2;
typedef union RLC_SERDES_RD_MASTER_INDEX__CI regRLC_SERDES_RD_MASTER_INDEX__CI;
typedef union RLC_SERDES_RD_MASTER_INDEX__VI regRLC_SERDES_RD_MASTER_INDEX__VI;
typedef union RLC_SERDES_RD_MASTER_INDEX__SI regRLC_SERDES_RD_MASTER_INDEX__SI;
typedef union RLC_SERDES_WR_CTRL__CI regRLC_SERDES_WR_CTRL__CI;
typedef union RLC_SERDES_WR_CTRL__VI regRLC_SERDES_WR_CTRL__VI;
typedef union RLC_SERDES_WR_CTRL__SI regRLC_SERDES_WR_CTRL__SI;
typedef union RLC_SERDES_WR_CU_MASTER_MASK__CI__VI regRLC_SERDES_WR_CU_MASTER_MASK__CI__VI;
typedef union RLC_SERDES_WR_DATA regRLC_SERDES_WR_DATA;
typedef union RLC_SERDES_WR_MASTER_MASK_0__SI regRLC_SERDES_WR_MASTER_MASK_0__SI;
typedef union RLC_SERDES_WR_MASTER_MASK_1__SI regRLC_SERDES_WR_MASTER_MASK_1__SI;
typedef union RLC_SERDES_WR_NONCU_MASTER_MASK__CI regRLC_SERDES_WR_NONCU_MASTER_MASK__CI;
typedef union RLC_SERDES_WR_NONCU_MASTER_MASK__VI regRLC_SERDES_WR_NONCU_MASTER_MASK__VI;
typedef union RLC_SMU_GRBM_REG_SAVE_CTRL regRLC_SMU_GRBM_REG_SAVE_CTRL;
typedef union RLC_SMU_PG_CTRL__SI__CI regRLC_SMU_PG_CTRL__SI__CI;
typedef union RLC_SMU_PG_WAKE_UP_CTRL__SI__CI regRLC_SMU_PG_WAKE_UP_CTRL__SI__CI;
typedef union RLC_SOFT_RESET_GPU__SI__CI regRLC_SOFT_RESET_GPU__SI__CI;
typedef union RLC_SPM_CB_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_CB_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_CPC_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_CPC_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_CPF_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_CPF_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_CPG_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_CPG_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_DB_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_DB_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_DEBUG_SELECT__CI__VI regRLC_SPM_DEBUG_SELECT__CI__VI;
typedef union RLC_SPM_DEBUG__CI__VI regRLC_SPM_DEBUG__CI__VI;
typedef union RLC_SPM_GDS_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_GDS_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_GLOBAL_MUXSEL_ADDR__CI__VI regRLC_SPM_GLOBAL_MUXSEL_ADDR__CI__VI;
typedef union RLC_SPM_GLOBAL_MUXSEL_DATA__CI__VI regRLC_SPM_GLOBAL_MUXSEL_DATA__CI__VI;
typedef union RLC_SPM_IA_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_IA_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_INT_CNTL__CI__VI regRLC_SPM_INT_CNTL__CI__VI;
typedef union RLC_SPM_INT_STATUS__CI__VI regRLC_SPM_INT_STATUS__CI__VI;
typedef union RLC_SPM_PA_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_PA_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_PERFMON_CNTL__CI__VI regRLC_SPM_PERFMON_CNTL__CI__VI;
typedef union RLC_SPM_PERFMON_RING_BASE_HI__CI__VI regRLC_SPM_PERFMON_RING_BASE_HI__CI__VI;
typedef union RLC_SPM_PERFMON_RING_BASE_LO__CI__VI regRLC_SPM_PERFMON_RING_BASE_LO__CI__VI;
typedef union RLC_SPM_PERFMON_RING_SIZE__CI__VI regRLC_SPM_PERFMON_RING_SIZE__CI__VI;
typedef union RLC_SPM_PERFMON_SEGMENT_SIZE__CI__VI regRLC_SPM_PERFMON_SEGMENT_SIZE__CI__VI;
typedef union RLC_SPM_RING_RDPTR__CI__VI regRLC_SPM_RING_RDPTR__CI__VI;
typedef union RLC_SPM_SC_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_SC_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_SEGMENT_THRESHOLD__CI__VI regRLC_SPM_SEGMENT_THRESHOLD__CI__VI;
typedef union RLC_SPM_SE_MUXSEL_ADDR__CI__VI regRLC_SPM_SE_MUXSEL_ADDR__CI__VI;
typedef union RLC_SPM_SE_MUXSEL_DATA__CI__VI regRLC_SPM_SE_MUXSEL_DATA__CI__VI;
typedef union RLC_SPM_SPI_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_SPI_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_SQG_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_SQG_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_SX_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_SX_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_TA_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_TA_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_TCA_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_TCA_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_TCC_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_TCC_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_TCP_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_TCP_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_TCS_PERFMON_SAMPLE_DELAY__CI regRLC_SPM_TCS_PERFMON_SAMPLE_DELAY__CI;
typedef union RLC_SPM_TD_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_TD_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_VGT_PERFMON_SAMPLE_DELAY__CI__VI regRLC_SPM_VGT_PERFMON_SAMPLE_DELAY__CI__VI;
typedef union RLC_SPM_VMID__CI__VI regRLC_SPM_VMID__CI__VI;
typedef union RLC_STATIC_PG_STATUS__CI__VI regRLC_STATIC_PG_STATUS__CI__VI;
typedef union RLC_STAT__CI__VI regRLC_STAT__CI__VI;
typedef union RLC_STAT__SI regRLC_STAT__SI;
typedef union RLC_THREAD1_DELAY regRLC_THREAD1_DELAY;
typedef union RLC_THREAD_ENABLE__SI regRLC_THREAD_ENABLE__SI;
typedef union RLC_THREAD_PRIORITY__SI regRLC_THREAD_PRIORITY__SI;
typedef union RLC_TTOP_DELAY__SI regRLC_TTOP_DELAY__SI;
typedef union RLC_UCODE_ADDR__SI regRLC_UCODE_ADDR__SI;
typedef union RLC_UCODE_CNTL regRLC_UCODE_CNTL;
typedef union RLC_UCODE_DATA__SI regRLC_UCODE_DATA__SI;
typedef union RLC_VMID_THREAD1__SI regRLC_VMID_THREAD1__SI;
typedef union RLC_VMID_THREAD2__SI regRLC_VMID_THREAD2__SI;
typedef union RLC_VMID_THREAD3__SI regRLC_VMID_THREAD3__SI;
typedef union RLC_VMID__SI regRLC_VMID__SI;
typedef union ROLLING_WINDOW_CAC_AGGR_LOWER__SI__CI regROLLING_WINDOW_CAC_AGGR_LOWER__SI__CI;
typedef union ROLLING_WINDOW_CAC_AGGR_UPPER__CI regROLLING_WINDOW_CAC_AGGR_UPPER__CI;
typedef union ROLLING_WINDOW_CAC_AGGR_UPPER__SI regROLLING_WINDOW_CAC_AGGR_UPPER__SI;
typedef union ROM_BASE_ADDR regROM_BASE_ADDR;
typedef union ROM_CC_BIF_PINSTRAP__CI__VI regROM_CC_BIF_PINSTRAP__CI__VI;
typedef union ROM_CC_STRAP_PIN_REG0__CI__VI regROM_CC_STRAP_PIN_REG0__CI__VI;
typedef union ROM_CNTL regROM_CNTL;
typedef union ROM_DATA regROM_DATA;
typedef union ROM_INDEX regROM_INDEX;
typedef union ROM_SMC_IND_DATA__CI__VI regROM_SMC_IND_DATA__CI__VI;
typedef union ROM_SMC_IND_INDEX__CI__VI regROM_SMC_IND_INDEX__CI__VI;
typedef union ROM_START regROM_START;
typedef union ROM_STATUS regROM_STATUS;
typedef union ROM_SW_CNTL regROM_SW_CNTL;
typedef union ROM_SW_COMMAND regROM_SW_COMMAND;
typedef union ROM_SW_DATA_1 regROM_SW_DATA_1;
typedef union ROM_SW_DATA_10 regROM_SW_DATA_10;
typedef union ROM_SW_DATA_11 regROM_SW_DATA_11;
typedef union ROM_SW_DATA_12 regROM_SW_DATA_12;
typedef union ROM_SW_DATA_13 regROM_SW_DATA_13;
typedef union ROM_SW_DATA_14 regROM_SW_DATA_14;
typedef union ROM_SW_DATA_15 regROM_SW_DATA_15;
typedef union ROM_SW_DATA_16 regROM_SW_DATA_16;
typedef union ROM_SW_DATA_17 regROM_SW_DATA_17;
typedef union ROM_SW_DATA_18 regROM_SW_DATA_18;
typedef union ROM_SW_DATA_19 regROM_SW_DATA_19;
typedef union ROM_SW_DATA_2 regROM_SW_DATA_2;
typedef union ROM_SW_DATA_20 regROM_SW_DATA_20;
typedef union ROM_SW_DATA_21 regROM_SW_DATA_21;
typedef union ROM_SW_DATA_22 regROM_SW_DATA_22;
typedef union ROM_SW_DATA_23 regROM_SW_DATA_23;
typedef union ROM_SW_DATA_24 regROM_SW_DATA_24;
typedef union ROM_SW_DATA_25 regROM_SW_DATA_25;
typedef union ROM_SW_DATA_26 regROM_SW_DATA_26;
typedef union ROM_SW_DATA_27 regROM_SW_DATA_27;
typedef union ROM_SW_DATA_28 regROM_SW_DATA_28;
typedef union ROM_SW_DATA_29 regROM_SW_DATA_29;
typedef union ROM_SW_DATA_3 regROM_SW_DATA_3;
typedef union ROM_SW_DATA_30 regROM_SW_DATA_30;
typedef union ROM_SW_DATA_31 regROM_SW_DATA_31;
typedef union ROM_SW_DATA_32 regROM_SW_DATA_32;
typedef union ROM_SW_DATA_33 regROM_SW_DATA_33;
typedef union ROM_SW_DATA_34 regROM_SW_DATA_34;
typedef union ROM_SW_DATA_35 regROM_SW_DATA_35;
typedef union ROM_SW_DATA_36 regROM_SW_DATA_36;
typedef union ROM_SW_DATA_37 regROM_SW_DATA_37;
typedef union ROM_SW_DATA_38 regROM_SW_DATA_38;
typedef union ROM_SW_DATA_39 regROM_SW_DATA_39;
typedef union ROM_SW_DATA_4 regROM_SW_DATA_4;
typedef union ROM_SW_DATA_40 regROM_SW_DATA_40;
typedef union ROM_SW_DATA_41 regROM_SW_DATA_41;
typedef union ROM_SW_DATA_42 regROM_SW_DATA_42;
typedef union ROM_SW_DATA_43 regROM_SW_DATA_43;
typedef union ROM_SW_DATA_44 regROM_SW_DATA_44;
typedef union ROM_SW_DATA_45 regROM_SW_DATA_45;
typedef union ROM_SW_DATA_46 regROM_SW_DATA_46;
typedef union ROM_SW_DATA_47 regROM_SW_DATA_47;
typedef union ROM_SW_DATA_48 regROM_SW_DATA_48;
typedef union ROM_SW_DATA_49 regROM_SW_DATA_49;
typedef union ROM_SW_DATA_5 regROM_SW_DATA_5;
typedef union ROM_SW_DATA_50 regROM_SW_DATA_50;
typedef union ROM_SW_DATA_51 regROM_SW_DATA_51;
typedef union ROM_SW_DATA_52 regROM_SW_DATA_52;
typedef union ROM_SW_DATA_53 regROM_SW_DATA_53;
typedef union ROM_SW_DATA_54 regROM_SW_DATA_54;
typedef union ROM_SW_DATA_55 regROM_SW_DATA_55;
typedef union ROM_SW_DATA_56 regROM_SW_DATA_56;
typedef union ROM_SW_DATA_57 regROM_SW_DATA_57;
typedef union ROM_SW_DATA_58 regROM_SW_DATA_58;
typedef union ROM_SW_DATA_59 regROM_SW_DATA_59;
typedef union ROM_SW_DATA_6 regROM_SW_DATA_6;
typedef union ROM_SW_DATA_60 regROM_SW_DATA_60;
typedef union ROM_SW_DATA_61 regROM_SW_DATA_61;
typedef union ROM_SW_DATA_62 regROM_SW_DATA_62;
typedef union ROM_SW_DATA_63 regROM_SW_DATA_63;
typedef union ROM_SW_DATA_64 regROM_SW_DATA_64;
typedef union ROM_SW_DATA_7 regROM_SW_DATA_7;
typedef union ROM_SW_DATA_8 regROM_SW_DATA_8;
typedef union ROM_SW_DATA_9 regROM_SW_DATA_9;
typedef union ROM_SW_STATUS regROM_SW_STATUS;
typedef union S0_S1_VID_DC_SMIO_CNTL regS0_S1_VID_DC_SMIO_CNTL;
typedef union S0_VID_SMIO_CNTL regS0_VID_SMIO_CNTL;
typedef union S1_VID_SMIO_CNTL regS1_VID_SMIO_CNTL;
typedef union SCG_DEBUG_01__SI regSCG_DEBUG_01__SI;
typedef union SCG_DEBUG_02__SI regSCG_DEBUG_02__SI;
typedef union SCG_DEBUG_03__SI regSCG_DEBUG_03__SI;
typedef union SCG_DEBUG_04__SI regSCG_DEBUG_04__SI;
typedef union SCLK_CGTT_BLK_CTRL_REG__SI regSCLK_CGTT_BLK_CTRL_REG__SI;
typedef union SCLK_DCI_SOFT_RESET__SI regSCLK_DCI_SOFT_RESET__SI;
typedef union SCLK_DCO_SOFT_RESET__SI regSCLK_DCO_SOFT_RESET__SI;
typedef union SCLK_DEEP_SLEEP_CNTL2__CI regSCLK_DEEP_SLEEP_CNTL2__CI;
typedef union SCLK_DEEP_SLEEP_CNTL2__VI regSCLK_DEEP_SLEEP_CNTL2__VI;
typedef union SCLK_DEEP_SLEEP_CNTL3__CI__VI regSCLK_DEEP_SLEEP_CNTL3__CI__VI;
typedef union SCLK_DEEP_SLEEP_CNTL__CI__VI regSCLK_DEEP_SLEEP_CNTL__CI__VI;
typedef union SCLK_DEEP_SLEEP_MISC_CNTL__CI__VI regSCLK_DEEP_SLEEP_MISC_CNTL__CI__VI;
typedef union SCLK_MIN_DIV__CI__VI regSCLK_MIN_DIV__CI__VI;
typedef union SCLK_PWRMGT_CNTL__CI__VI regSCLK_PWRMGT_CNTL__CI__VI;
typedef union SCLK_PWRMGT_CNTL__SI regSCLK_PWRMGT_CNTL__SI;
typedef union SCLK_STARTUP_DID__CI__VI regSCLK_STARTUP_DID__CI__VI;
typedef union SCL_ALU_CONTROL__SI regSCL_ALU_CONTROL__SI;
typedef union SCL_AUTOMATIC_MODE_CONTROL__SI regSCL_AUTOMATIC_MODE_CONTROL__SI;
typedef union SCL_BYPASS_CONTROL__SI regSCL_BYPASS_CONTROL__SI;
typedef union SCL_COEFRAM__SI regSCL_COEFRAM__SI;
typedef union SCL_COEF_RAM_CONFLICT_STATUS__SI regSCL_COEF_RAM_CONFLICT_STATUS__SI;
typedef union SCL_COEF_RAM_SELECT__SI regSCL_COEF_RAM_SELECT__SI;
typedef union SCL_COEF_RAM_TAP_DATA__SI regSCL_COEF_RAM_TAP_DATA__SI;
typedef union SCL_CONTROL1__SI regSCL_CONTROL1__SI;
typedef union SCL_CONTROL2__SI regSCL_CONTROL2__SI;
typedef union SCL_CONTROL__SI regSCL_CONTROL__SI;
typedef union SCL_CRC_CURRENT__SI regSCL_CRC_CURRENT__SI;
typedef union SCL_CRC_ENABLE__SI regSCL_CRC_ENABLE__SI;
typedef union SCL_CRC_LAST__SI regSCL_CRC_LAST__SI;
typedef union SCL_CRC_MASK__SI regSCL_CRC_MASK__SI;
typedef union SCL_CRC_SOURCE_SEL__SI regSCL_CRC_SOURCE_SEL__SI;
typedef union SCL_CRTC_INTERFACE__SI regSCL_CRTC_INTERFACE__SI;
typedef union SCL_DEBUG_ID__SI regSCL_DEBUG_ID__SI;
typedef union SCL_DEBUG__SI regSCL_DEBUG__SI;
typedef union SCL_DTMTEST_CNTL__SI regSCL_DTMTEST_CNTL__SI;
typedef union SCL_DTMTEST_CRC_BLUE__SI regSCL_DTMTEST_CRC_BLUE__SI;
typedef union SCL_DTMTEST_CRC_GREEN__SI regSCL_DTMTEST_CRC_GREEN__SI;
typedef union SCL_DTMTEST_CRC_RED__SI regSCL_DTMTEST_CRC_RED__SI;
typedef union SCL_F_SHARP_CONTROL__SI regSCL_F_SHARP_CONTROL__SI;
typedef union SCL_HFILT_COEF__SI regSCL_HFILT_COEF__SI;
typedef union SCL_HFILT_IO__SI regSCL_HFILT_IO__SI;
typedef union SCL_HIGH_PASS_FILTER_CONTROL__SI regSCL_HIGH_PASS_FILTER_CONTROL__SI;
typedef union SCL_HORZ_FILTER_CONTROL__SI regSCL_HORZ_FILTER_CONTROL__SI;
typedef union SCL_HORZ_FILTER_INIT_CHROMA__SI regSCL_HORZ_FILTER_INIT_CHROMA__SI;
typedef union SCL_HORZ_FILTER_INIT_RGB_LUMA__SI regSCL_HORZ_FILTER_INIT_RGB_LUMA__SI;
typedef union SCL_HORZ_FILTER_SCALE_RATIO__SI regSCL_HORZ_FILTER_SCALE_RATIO__SI;
typedef union SCL_H_COUNTERS__SI regSCL_H_COUNTERS__SI;
typedef union SCL_LB_INTERFACE__SI regSCL_LB_INTERFACE__SI;
typedef union SCL_LOW_PASS_FILTER_CONTROL__SI regSCL_LOW_PASS_FILTER_CONTROL__SI;
typedef union SCL_MANUAL_REPLICATE_CONTROL__SI regSCL_MANUAL_REPLICATE_CONTROL__SI;
typedef union SCL_MODE_CHANGE_DET1__SI regSCL_MODE_CHANGE_DET1__SI;
typedef union SCL_MODE_CHANGE_DET2__SI regSCL_MODE_CHANGE_DET2__SI;
typedef union SCL_MODE_CHANGE_DET3__SI regSCL_MODE_CHANGE_DET3__SI;
typedef union SCL_MODE_CHANGE_MASK__SI regSCL_MODE_CHANGE_MASK__SI;
typedef union SCL_ONE_SHOT_WATERMARK__SI regSCL_ONE_SHOT_WATERMARK__SI;
typedef union SCL_RBBMIF_RDWR_TIMEOUT__SI regSCL_RBBMIF_RDWR_TIMEOUT__SI;
typedef union SCL_READBBUF_IO__SI regSCL_READBBUF_IO__SI;
typedef union SCL_SCALER_ENABLE__SI regSCL_SCALER_ENABLE__SI;
typedef union SCL_TAP_CONTROL__SI regSCL_TAP_CONTROL__SI;
typedef union SCL_TEST_DEBUG_DATA__SI regSCL_TEST_DEBUG_DATA__SI;
typedef union SCL_TEST_DEBUG_INDEX__SI regSCL_TEST_DEBUG_INDEX__SI;
typedef union SCL_UNDERFLOW_STATUS__SI regSCL_UNDERFLOW_STATUS__SI;
typedef union SCL_UPDATE__SI regSCL_UPDATE__SI;
typedef union SCL_VERT_FILTER_CONTROL__SI regSCL_VERT_FILTER_CONTROL__SI;
typedef union SCL_VERT_FILTER_INIT_BOT__SI regSCL_VERT_FILTER_INIT_BOT__SI;
typedef union SCL_VERT_FILTER_INIT__SI regSCL_VERT_FILTER_INIT__SI;
typedef union SCL_VERT_FILTER_SCALE_RATIO__SI regSCL_VERT_FILTER_SCALE_RATIO__SI;
typedef union SCL_VFILT_COEF__SI regSCL_VFILT_COEF__SI;
typedef union SCL_VFILT_IO__SI regSCL_VFILT_IO__SI;
typedef union SCL_V_COUNTERS__SI regSCL_V_COUNTERS__SI;
typedef union SCRATCH_ADDR__CI__VI regSCRATCH_ADDR__CI__VI;
typedef union SCRATCH_ADDR__SI regSCRATCH_ADDR__SI;
typedef union SCRATCH_REG0 regSCRATCH_REG0;
typedef union SCRATCH_REG1 regSCRATCH_REG1;
typedef union SCRATCH_REG2 regSCRATCH_REG2;
typedef union SCRATCH_REG3 regSCRATCH_REG3;
typedef union SCRATCH_REG4 regSCRATCH_REG4;
typedef union SCRATCH_REG5 regSCRATCH_REG5;
typedef union SCRATCH_REG6 regSCRATCH_REG6;
typedef union SCRATCH_REG7 regSCRATCH_REG7;
typedef union SCRATCH_UMSK__CI__VI regSCRATCH_UMSK__CI__VI;
typedef union SCRATCH_UMSK__SI regSCRATCH_UMSK__SI;
typedef union SD1_CC_EDS_LEVEL_CNTL__SI regSD1_CC_EDS_LEVEL_CNTL__SI;
typedef union SD1_CHROMA_MOD_CNTL__SI regSD1_CHROMA_MOD_CNTL__SI;
typedef union SD1_CHROMA_OFFSET__SI regSD1_CHROMA_OFFSET__SI;
typedef union SD1_COL_SC_DENOMIN__SI regSD1_COL_SC_DENOMIN__SI;
typedef union SD1_COL_SC_INC_CORR__SI regSD1_COL_SC_INC_CORR__SI;
typedef union SD1_COL_SC_INC__SI regSD1_COL_SC_INC__SI;
typedef union SD1_COL_SC_PHASE_CNTL__SI regSD1_COL_SC_PHASE_CNTL__SI;
typedef union SD1_CRC_CNTL__SI regSD1_CRC_CNTL__SI;
typedef union SD1_CRTC_HV_START__SI regSD1_CRTC_HV_START__SI;
typedef union SD1_CRTC_TV_FRAMESTART_CNTL__SI regSD1_CRTC_TV_FRAMESTART_CNTL__SI;
typedef union SD1_FORCE_DAC_DATA__SI regSD1_FORCE_DAC_DATA__SI;
typedef union SD1_LUMA_BLANK_SETUP_LEVELS__SI regSD1_LUMA_BLANK_SETUP_LEVELS__SI;
typedef union SD1_LUMA_COMB_FILT_CNTL1__SI regSD1_LUMA_COMB_FILT_CNTL1__SI;
typedef union SD1_LUMA_COMB_FILT_CNTL2__SI regSD1_LUMA_COMB_FILT_CNTL2__SI;
typedef union SD1_LUMA_COMB_FILT_CNTL3__SI regSD1_LUMA_COMB_FILT_CNTL3__SI;
typedef union SD1_LUMA_COMB_FILT_CNTL4__SI regSD1_LUMA_COMB_FILT_CNTL4__SI;
typedef union SD1_LUMA_FILT_CNTL__SI regSD1_LUMA_FILT_CNTL__SI;
typedef union SD1_LUMA_OFFSET_LIMIT__SI regSD1_LUMA_OFFSET_LIMIT__SI;
typedef union SD1_LUMA_SYNC_TIP_LEVELS__SI regSD1_LUMA_SYNC_TIP_LEVELS__SI;
typedef union SD1_MAIN_CNTL2__SI regSD1_MAIN_CNTL2__SI;
typedef union SD1_MAIN_CNTL__SI regSD1_MAIN_CNTL__SI;
typedef union SD1_MV_AGC_CNTL__SI regSD1_MV_AGC_CNTL__SI;
typedef union SD1_MV_AGC_MAX_LEVELS__SI regSD1_MV_AGC_MAX_LEVELS__SI;
typedef union SD1_MV_AGC_PAL_A_B_LEVELS__SI regSD1_MV_AGC_PAL_A_B_LEVELS__SI;
typedef union SD1_MV_BLANK_SETUP_LEVELS__SI regSD1_MV_BLANK_SETUP_LEVELS__SI;
typedef union SD1_MV_BP_LEVEL__SI regSD1_MV_BP_LEVEL__SI;
typedef union SD1_MV_N0_CONTROL__SI regSD1_MV_N0_CONTROL__SI;
typedef union SD1_MV_N10_PS_AGC__SI regSD1_MV_N10_PS_AGC__SI;
typedef union SD1_MV_N11_N12_PS_AGC__SI regSD1_MV_N11_N12_PS_AGC__SI;
typedef union SD1_MV_N13_N14_PS_AGC_H_EN__SI regSD1_MV_N13_N14_PS_AGC_H_EN__SI;
typedef union SD1_MV_N15_BP_TIMING__SI regSD1_MV_N15_BP_TIMING__SI;
typedef union SD1_MV_N16_CS_H_TIMING__SI regSD1_MV_N16_CS_H_TIMING__SI;
typedef union SD1_MV_N17_TO_N19_CS__SI regSD1_MV_N17_TO_N19_CS__SI;
typedef union SD1_MV_N1_TO_N3_CS__SI regSD1_MV_N1_TO_N3_CS__SI;
typedef union SD1_MV_N20_TO_N22_CS_RGB__SI regSD1_MV_N20_TO_N22_CS_RGB__SI;
typedef union SD1_MV_N4_TO_N7_CS__SI regSD1_MV_N4_TO_N7_CS__SI;
typedef union SD1_MV_N8_PS_AGC__SI regSD1_MV_N8_PS_AGC__SI;
typedef union SD1_MV_N9_PS_AGC__SI regSD1_MV_N9_PS_AGC__SI;
typedef union SD1_MV_TIMING_INTERNAL_INIT__SI regSD1_MV_TIMING_INTERNAL_INIT__SI;
typedef union SD1_MV_V_PS_AGC_TIMING__SI regSD1_MV_V_PS_AGC_TIMING__SI;
typedef union SD1_MV_V_REDUCE_SYNC_ENDS__SI regSD1_MV_V_REDUCE_SYNC_ENDS__SI;
typedef union SD1_RGB_OR_PBPR_BLANK_LEVEL__SI regSD1_RGB_OR_PBPR_BLANK_LEVEL__SI;
typedef union SD1_SCM_COL_SC_DENOMIN__SI regSD1_SCM_COL_SC_DENOMIN__SI;
typedef union SD1_SCM_COL_SC_INC_CORR__SI regSD1_SCM_COL_SC_INC_CORR__SI;
typedef union SD1_SCM_COL_SC_INC__SI regSD1_SCM_COL_SC_INC__SI;
typedef union SD1_SCM_DB_DR_SCALE_FACTORS__SI regSD1_SCM_DB_DR_SCALE_FACTORS__SI;
typedef union SD1_SCM_MAX_DTO_SWING__SI regSD1_SCM_MAX_DTO_SWING__SI;
typedef union SD1_SCM_MIN_DTO_SWING__SI regSD1_SCM_MIN_DTO_SWING__SI;
typedef union SD1_SCM_MOD_CNTL__SI regSD1_SCM_MOD_CNTL__SI;
typedef union SD1_SDTV0_DEBUG__SI regSD1_SDTV0_DEBUG__SI;
typedef union SD1_TIMING_H_134BIT__SI regSD1_TIMING_H_134BIT__SI;
typedef union SD1_TIMING_H_20BIT__SI regSD1_TIMING_H_20BIT__SI;
typedef union SD1_TIMING_H_ACTIVE_FILT_WINDOW1__SI regSD1_TIMING_H_ACTIVE_FILT_WINDOW1__SI;
typedef union SD1_TIMING_H_ACTIVE_FILT_WINDOW2__SI regSD1_TIMING_H_ACTIVE_FILT_WINDOW2__SI;
typedef union SD1_TIMING_H_ADV_ACTIVE__SI regSD1_TIMING_H_ADV_ACTIVE__SI;
typedef union SD1_TIMING_H_ADV_VBI_PASSTHRU__SI regSD1_TIMING_H_ADV_VBI_PASSTHRU__SI;
typedef union SD1_TIMING_H_BURST__SI regSD1_TIMING_H_BURST__SI;
typedef union SD1_TIMING_H_CC_EDS__SI regSD1_TIMING_H_CC_EDS__SI;
typedef union SD1_TIMING_H_COUNT_INIT__SI regSD1_TIMING_H_COUNT_INIT__SI;
typedef union SD1_TIMING_H_COUNT__SI regSD1_TIMING_H_COUNT__SI;
typedef union SD1_TIMING_H_EQUALIZATION1__SI regSD1_TIMING_H_EQUALIZATION1__SI;
typedef union SD1_TIMING_H_EQUALIZATION2__SI regSD1_TIMING_H_EQUALIZATION2__SI;
typedef union SD1_TIMING_H_HSYNC__SI regSD1_TIMING_H_HSYNC__SI;
typedef union SD1_TIMING_H_RUNIN_FILT_WINDOW__SI regSD1_TIMING_H_RUNIN_FILT_WINDOW__SI;
typedef union SD1_TIMING_H_SERATION1__SI regSD1_TIMING_H_SERATION1__SI;
typedef union SD1_TIMING_H_SERATION2__SI regSD1_TIMING_H_SERATION2__SI;
typedef union SD1_TIMING_H_SETUP1__SI regSD1_TIMING_H_SETUP1__SI;
typedef union SD1_TIMING_H_SETUP2__SI regSD1_TIMING_H_SETUP2__SI;
typedef union SD1_TIMING_H_TOTAL__SI regSD1_TIMING_H_TOTAL__SI;
typedef union SD1_TIMING_H_VBI_PASSTHRU_FILT_WINDOW__SI
    regSD1_TIMING_H_VBI_PASSTHRU_FILT_WINDOW__SI;
typedef union SD1_TIMING_H_VBI_PASSTHRU__SI regSD1_TIMING_H_VBI_PASSTHRU__SI;
typedef union SD1_TIMING_H_WSS__SI regSD1_TIMING_H_WSS__SI;
typedef union SD1_TIMING_INTERNAL_INIT__SI regSD1_TIMING_INTERNAL_INIT__SI;
typedef union SD1_TIMING_V_134BIT__SI regSD1_TIMING_V_134BIT__SI;
typedef union SD1_TIMING_V_20BIT__SI regSD1_TIMING_V_20BIT__SI;
typedef union SD1_TIMING_V_ACTIVE1__SI regSD1_TIMING_V_ACTIVE1__SI;
typedef union SD1_TIMING_V_ACTIVE2__SI regSD1_TIMING_V_ACTIVE2__SI;
typedef union SD1_TIMING_V_BURST1__SI regSD1_TIMING_V_BURST1__SI;
typedef union SD1_TIMING_V_BURST2__SI regSD1_TIMING_V_BURST2__SI;
typedef union SD1_TIMING_V_CC_EDS__SI regSD1_TIMING_V_CC_EDS__SI;
typedef union SD1_TIMING_V_EQUALIZATION1__SI regSD1_TIMING_V_EQUALIZATION1__SI;
typedef union SD1_TIMING_V_EQUALIZATION2__SI regSD1_TIMING_V_EQUALIZATION2__SI;
typedef union SD1_TIMING_V_F_COUNT_INIT__SI regSD1_TIMING_V_F_COUNT_INIT__SI;
typedef union SD1_TIMING_V_F_COUNT__SI regSD1_TIMING_V_F_COUNT__SI;
typedef union SD1_TIMING_V_F_TOTAL__SI regSD1_TIMING_V_F_TOTAL__SI;
typedef union SD1_TIMING_V_SERATION1__SI regSD1_TIMING_V_SERATION1__SI;
typedef union SD1_TIMING_V_SERATION2__SI regSD1_TIMING_V_SERATION2__SI;
typedef union SD1_TIMING_V_SETUP1__SI regSD1_TIMING_V_SETUP1__SI;
typedef union SD1_TIMING_V_SETUP2__SI regSD1_TIMING_V_SETUP2__SI;
typedef union SD1_TIMING_V_VBI_PASSTHRU1__SI regSD1_TIMING_V_VBI_PASSTHRU1__SI;
typedef union SD1_TIMING_V_VBI_PASSTHRU2__SI regSD1_TIMING_V_VBI_PASSTHRU2__SI;
typedef union SD1_TIMING_V_WSS__SI regSD1_TIMING_V_WSS__SI;
typedef union SD1_TV_SOURCE_CONTROL__SI regSD1_TV_SOURCE_CONTROL__SI;
typedef union SD1_UPSAMPLE_MODE__SI regSD1_UPSAMPLE_MODE__SI;
typedef union SD1_U_AND_V_GAIN_SETTINGS__SI regSD1_U_AND_V_GAIN_SETTINGS__SI;
typedef union SD1_U_V_BREAK_POINT_SETTINGS__SI regSD1_U_V_BREAK_POINT_SETTINGS__SI;
typedef union SD1_VBI_134BIT_CNTL__SI regSD1_VBI_134BIT_CNTL__SI;
typedef union SD1_VBI_134BIT_DTO_CNTL__SI regSD1_VBI_134BIT_DTO_CNTL__SI;
typedef union SD1_VBI_134BIT_H_DATA__SI regSD1_VBI_134BIT_H_DATA__SI;
typedef union SD1_VBI_134BIT_NULL_PACKET_CNTL__SI regSD1_VBI_134BIT_NULL_PACKET_CNTL__SI;
typedef union SD1_VBI_134BIT_P_DATA0__SI regSD1_VBI_134BIT_P_DATA0__SI;
typedef union SD1_VBI_134BIT_P_DATA1__SI regSD1_VBI_134BIT_P_DATA1__SI;
typedef union SD1_VBI_134BIT_P_DATA2__SI regSD1_VBI_134BIT_P_DATA2__SI;
typedef union SD1_VBI_134BIT_P_DATA3__SI regSD1_VBI_134BIT_P_DATA3__SI;
typedef union SD1_VBI_20BIT_CNTL__SI regSD1_VBI_20BIT_CNTL__SI;
typedef union SD1_VBI_20BIT_DTO_CNTL__SI regSD1_VBI_20BIT_DTO_CNTL__SI;
typedef union SD1_VBI_20BIT_NULL_PACKET_CNTL__SI regSD1_VBI_20BIT_NULL_PACKET_CNTL__SI;
typedef union SD1_VBI_CC_CNTL__SI regSD1_VBI_CC_CNTL__SI;
typedef union SD1_VBI_CC_EDS_DTO_CNTL__SI regSD1_VBI_CC_EDS_DTO_CNTL__SI;
typedef union SD1_VBI_EDS_CNTL__SI regSD1_VBI_EDS_CNTL__SI;
typedef union SD1_VBI_LEVEL_CNTL__SI regSD1_VBI_LEVEL_CNTL__SI;
typedef union SD1_VBI_RUNIN_GAIN_CNTL__SI regSD1_VBI_RUNIN_GAIN_CNTL__SI;
typedef union SD1_VBI_WSS_CNTL__SI regSD1_VBI_WSS_CNTL__SI;
typedef union SD1_VBI_WSS_DTO_CNTL__SI regSD1_VBI_WSS_DTO_CNTL__SI;
typedef union SD1_VIDEO_PORT_SIG__SI regSD1_VIDEO_PORT_SIG__SI;
typedef union SD1_VIDOUT_MUX_CNTL__SI regSD1_VIDOUT_MUX_CNTL__SI;
typedef union SD1_Y_AND_PASSTHRU_GAIN_SETTINGS__SI regSD1_Y_AND_PASSTHRU_GAIN_SETTINGS__SI;
typedef union SD1_Y_BREAK_POINT_SETTING__SI regSD1_Y_BREAK_POINT_SETTING__SI;
typedef union SDMA0_CHICKEN_BITS__CI__VI regSDMA0_CHICKEN_BITS__CI__VI;
typedef union SDMA0_CLK_CTRL__CI__VI regSDMA0_CLK_CTRL__CI__VI;
typedef union SDMA0_CNTL__CI regSDMA0_CNTL__CI;
typedef union SDMA0_CNTL__VI regSDMA0_CNTL__VI;
typedef union SDMA0_F32_CNTL__CI__VI regSDMA0_F32_CNTL__CI__VI;
typedef union SDMA0_FREEZE__CI__VI regSDMA0_FREEZE__CI__VI;
typedef union SDMA0_GFX_APE1_CNTL__CI__VI regSDMA0_GFX_APE1_CNTL__CI__VI;
typedef union SDMA0_GFX_CONTEXT_CNTL__CI__VI regSDMA0_GFX_CONTEXT_CNTL__CI__VI;
typedef union SDMA0_GFX_CONTEXT_STATUS__CI__VI regSDMA0_GFX_CONTEXT_STATUS__CI__VI;
typedef union SDMA0_GFX_DRM_COUNTERDATA0__CI__VI regSDMA0_GFX_DRM_COUNTERDATA0__CI__VI;
typedef union SDMA0_GFX_DRM_COUNTERDATA1__CI__VI regSDMA0_GFX_DRM_COUNTERDATA1__CI__VI;
typedef union SDMA0_GFX_DRM_COUNTERDATA2__CI__VI regSDMA0_GFX_DRM_COUNTERDATA2__CI__VI;
typedef union SDMA0_GFX_DRM_COUNTERDATA3__CI__VI regSDMA0_GFX_DRM_COUNTERDATA3__CI__VI;
typedef union SDMA0_GFX_DRM_COUNTERKEY0__CI__VI regSDMA0_GFX_DRM_COUNTERKEY0__CI__VI;
typedef union SDMA0_GFX_DRM_COUNTERKEY1__CI__VI regSDMA0_GFX_DRM_COUNTERKEY1__CI__VI;
typedef union SDMA0_GFX_DRM_COUNTERKEY2__CI__VI regSDMA0_GFX_DRM_COUNTERKEY2__CI__VI;
typedef union SDMA0_GFX_DRM_COUNTERKEY3__CI__VI regSDMA0_GFX_DRM_COUNTERKEY3__CI__VI;
typedef union SDMA0_GFX_DRM_IVLOAD0__CI__VI regSDMA0_GFX_DRM_IVLOAD0__CI__VI;
typedef union SDMA0_GFX_DRM_IVLOAD1__CI__VI regSDMA0_GFX_DRM_IVLOAD1__CI__VI;
typedef union SDMA0_GFX_DRM_IVLOAD2__CI__VI regSDMA0_GFX_DRM_IVLOAD2__CI__VI;
typedef union SDMA0_GFX_DRM_IVLOAD3__CI__VI regSDMA0_GFX_DRM_IVLOAD3__CI__VI;
typedef union SDMA0_GFX_DRM_IVLOAD4__CI__VI regSDMA0_GFX_DRM_IVLOAD4__CI__VI;
typedef union SDMA0_GFX_DRM_OFFSET__CI__VI regSDMA0_GFX_DRM_OFFSET__CI__VI;
typedef union SDMA0_GFX_DRM_UNROLLKEY__CI__VI regSDMA0_GFX_DRM_UNROLLKEY__CI__VI;
typedef union SDMA0_GFX_DRM_WRAPPEDKEY0__CI__VI regSDMA0_GFX_DRM_WRAPPEDKEY0__CI__VI;
typedef union SDMA0_GFX_DRM_WRAPPEDKEY1__CI__VI regSDMA0_GFX_DRM_WRAPPEDKEY1__CI__VI;
typedef union SDMA0_GFX_DRM_WRAPPEDKEY2__CI__VI regSDMA0_GFX_DRM_WRAPPEDKEY2__CI__VI;
typedef union SDMA0_GFX_DRM_WRAPPEDKEY3__CI__VI regSDMA0_GFX_DRM_WRAPPEDKEY3__CI__VI;
typedef union SDMA0_GFX_IB_BASE_HI__CI__VI regSDMA0_GFX_IB_BASE_HI__CI__VI;
typedef union SDMA0_GFX_IB_BASE_LO__CI__VI regSDMA0_GFX_IB_BASE_LO__CI__VI;
typedef union SDMA0_GFX_IB_CNTL__CI__VI regSDMA0_GFX_IB_CNTL__CI__VI;
typedef union SDMA0_GFX_IB_OFFSET__CI__VI regSDMA0_GFX_IB_OFFSET__CI__VI;
typedef union SDMA0_GFX_IB_RPTR__CI__VI regSDMA0_GFX_IB_RPTR__CI__VI;
typedef union SDMA0_GFX_IB_SIZE__CI__VI regSDMA0_GFX_IB_SIZE__CI__VI;
typedef union SDMA0_GFX_RB_BASE_HI__CI__VI regSDMA0_GFX_RB_BASE_HI__CI__VI;
typedef union SDMA0_GFX_RB_BASE__CI__VI regSDMA0_GFX_RB_BASE__CI__VI;
typedef union SDMA0_GFX_RB_CNTL__CI__VI regSDMA0_GFX_RB_CNTL__CI__VI;
typedef union SDMA0_GFX_RB_RPTR_ADDR_HI__CI__VI regSDMA0_GFX_RB_RPTR_ADDR_HI__CI__VI;
typedef union SDMA0_GFX_RB_RPTR_ADDR_LO__CI__VI regSDMA0_GFX_RB_RPTR_ADDR_LO__CI__VI;
typedef union SDMA0_GFX_RB_RPTR__CI__VI regSDMA0_GFX_RB_RPTR__CI__VI;
typedef union SDMA0_GFX_RB_WPTR_POLL_ADDR_HI__CI__VI regSDMA0_GFX_RB_WPTR_POLL_ADDR_HI__CI__VI;
typedef union SDMA0_GFX_RB_WPTR_POLL_ADDR_LO__CI__VI regSDMA0_GFX_RB_WPTR_POLL_ADDR_LO__CI__VI;
typedef union SDMA0_GFX_RB_WPTR_POLL_CNTL__CI__VI regSDMA0_GFX_RB_WPTR_POLL_CNTL__CI__VI;
typedef union SDMA0_GFX_RB_WPTR__CI__VI regSDMA0_GFX_RB_WPTR__CI__VI;
typedef union SDMA0_GFX_SKIP_CNTL__CI__VI regSDMA0_GFX_SKIP_CNTL__CI__VI;
typedef union SDMA0_GFX_VIRTUAL_ADDR__CI__VI regSDMA0_GFX_VIRTUAL_ADDR__CI__VI;
typedef union SDMA0_HASH__CI__VI regSDMA0_HASH__CI__VI;
typedef union SDMA0_IB_OFFSET_FETCH__CI__VI regSDMA0_IB_OFFSET_FETCH__CI__VI;
typedef union SDMA0_PERFCOUNTER0_RESULT__CI__VI regSDMA0_PERFCOUNTER0_RESULT__CI__VI;
typedef union SDMA0_PERFCOUNTER1_RESULT__CI__VI regSDMA0_PERFCOUNTER1_RESULT__CI__VI;
typedef union SDMA0_PERFMON_CNTL__CI__VI regSDMA0_PERFMON_CNTL__CI__VI;
typedef union SDMA0_PHASE0_QUANTUM__CI__VI regSDMA0_PHASE0_QUANTUM__CI__VI;
typedef union SDMA0_PHASE1_QUANTUM__CI__VI regSDMA0_PHASE1_QUANTUM__CI__VI;
typedef union SDMA0_POWER_CNTL__CI__VI regSDMA0_POWER_CNTL__CI__VI;
typedef union SDMA0_PROGRAM__CI__VI regSDMA0_PROGRAM__CI__VI;
typedef union SDMA0_RB_RPTR_FETCH__CI__VI regSDMA0_RB_RPTR_FETCH__CI__VI;
typedef union SDMA0_RLC0_APE1_CNTL__CI__VI regSDMA0_RLC0_APE1_CNTL__CI__VI;
typedef union SDMA0_RLC0_CONTEXT_STATUS__CI__VI regSDMA0_RLC0_CONTEXT_STATUS__CI__VI;
typedef union SDMA0_RLC0_DOORBELL_LOG__CI__VI regSDMA0_RLC0_DOORBELL_LOG__CI__VI;
typedef union SDMA0_RLC0_DOORBELL__CI__VI regSDMA0_RLC0_DOORBELL__CI__VI;
typedef union SDMA0_RLC0_IB_BASE_HI__CI__VI regSDMA0_RLC0_IB_BASE_HI__CI__VI;
typedef union SDMA0_RLC0_IB_BASE_LO__CI__VI regSDMA0_RLC0_IB_BASE_LO__CI__VI;
typedef union SDMA0_RLC0_IB_CNTL__CI__VI regSDMA0_RLC0_IB_CNTL__CI__VI;
typedef union SDMA0_RLC0_IB_OFFSET__CI__VI regSDMA0_RLC0_IB_OFFSET__CI__VI;
typedef union SDMA0_RLC0_IB_RPTR__CI__VI regSDMA0_RLC0_IB_RPTR__CI__VI;
typedef union SDMA0_RLC0_IB_SIZE__CI__VI regSDMA0_RLC0_IB_SIZE__CI__VI;
typedef union SDMA0_RLC0_RB_BASE_HI__CI__VI regSDMA0_RLC0_RB_BASE_HI__CI__VI;
typedef union SDMA0_RLC0_RB_BASE__CI__VI regSDMA0_RLC0_RB_BASE__CI__VI;
typedef union SDMA0_RLC0_RB_CNTL__CI__VI regSDMA0_RLC0_RB_CNTL__CI__VI;
typedef union SDMA0_RLC0_RB_RPTR_ADDR_HI__CI__VI regSDMA0_RLC0_RB_RPTR_ADDR_HI__CI__VI;
typedef union SDMA0_RLC0_RB_RPTR_ADDR_LO__CI__VI regSDMA0_RLC0_RB_RPTR_ADDR_LO__CI__VI;
typedef union SDMA0_RLC0_RB_RPTR__CI__VI regSDMA0_RLC0_RB_RPTR__CI__VI;
typedef union SDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__CI__VI regSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__CI__VI;
typedef union SDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__CI__VI regSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__CI__VI;
typedef union SDMA0_RLC0_RB_WPTR_POLL_CNTL__CI__VI regSDMA0_RLC0_RB_WPTR_POLL_CNTL__CI__VI;
typedef union SDMA0_RLC0_RB_WPTR__CI__VI regSDMA0_RLC0_RB_WPTR__CI__VI;
typedef union SDMA0_RLC0_SKIP_CNTL__CI__VI regSDMA0_RLC0_SKIP_CNTL__CI__VI;
typedef union SDMA0_RLC0_VIRTUAL_ADDR__CI__VI regSDMA0_RLC0_VIRTUAL_ADDR__CI__VI;
typedef union SDMA0_RLC1_APE1_CNTL__CI__VI regSDMA0_RLC1_APE1_CNTL__CI__VI;
typedef union SDMA0_RLC1_CONTEXT_STATUS__CI__VI regSDMA0_RLC1_CONTEXT_STATUS__CI__VI;
typedef union SDMA0_RLC1_DOORBELL_LOG__CI__VI regSDMA0_RLC1_DOORBELL_LOG__CI__VI;
typedef union SDMA0_RLC1_DOORBELL__CI__VI regSDMA0_RLC1_DOORBELL__CI__VI;
typedef union SDMA0_RLC1_IB_BASE_HI__CI__VI regSDMA0_RLC1_IB_BASE_HI__CI__VI;
typedef union SDMA0_RLC1_IB_BASE_LO__CI__VI regSDMA0_RLC1_IB_BASE_LO__CI__VI;
typedef union SDMA0_RLC1_IB_CNTL__CI__VI regSDMA0_RLC1_IB_CNTL__CI__VI;
typedef union SDMA0_RLC1_IB_OFFSET__CI__VI regSDMA0_RLC1_IB_OFFSET__CI__VI;
typedef union SDMA0_RLC1_IB_RPTR__CI__VI regSDMA0_RLC1_IB_RPTR__CI__VI;
typedef union SDMA0_RLC1_IB_SIZE__CI__VI regSDMA0_RLC1_IB_SIZE__CI__VI;
typedef union SDMA0_RLC1_RB_BASE_HI__CI__VI regSDMA0_RLC1_RB_BASE_HI__CI__VI;
typedef union SDMA0_RLC1_RB_BASE__CI__VI regSDMA0_RLC1_RB_BASE__CI__VI;
typedef union SDMA0_RLC1_RB_CNTL__CI__VI regSDMA0_RLC1_RB_CNTL__CI__VI;
typedef union SDMA0_RLC1_RB_RPTR_ADDR_HI__CI__VI regSDMA0_RLC1_RB_RPTR_ADDR_HI__CI__VI;
typedef union SDMA0_RLC1_RB_RPTR_ADDR_LO__CI__VI regSDMA0_RLC1_RB_RPTR_ADDR_LO__CI__VI;
typedef union SDMA0_RLC1_RB_RPTR__CI__VI regSDMA0_RLC1_RB_RPTR__CI__VI;
typedef union SDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__CI__VI regSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__CI__VI;
typedef union SDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__CI__VI regSDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__CI__VI;
typedef union SDMA0_RLC1_RB_WPTR_POLL_CNTL__CI__VI regSDMA0_RLC1_RB_WPTR_POLL_CNTL__CI__VI;
typedef union SDMA0_RLC1_RB_WPTR__CI__VI regSDMA0_RLC1_RB_WPTR__CI__VI;
typedef union SDMA0_RLC1_SKIP_CNTL__CI__VI regSDMA0_RLC1_SKIP_CNTL__CI__VI;
typedef union SDMA0_RLC1_VIRTUAL_ADDR__CI__VI regSDMA0_RLC1_VIRTUAL_ADDR__CI__VI;
typedef union SDMA0_SEM_INCOMPLETE_TIMER_CNTL__CI regSDMA0_SEM_INCOMPLETE_TIMER_CNTL__CI;
typedef union SDMA0_SEM_WAIT_FAIL_TIMER_CNTL__CI__VI regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL__CI__VI;
typedef union SDMA0_STATUS1_REG__CI__VI regSDMA0_STATUS1_REG__CI__VI;
typedef union SDMA0_STATUS_REG__CI regSDMA0_STATUS_REG__CI;
typedef union SDMA0_STATUS_REG__VI regSDMA0_STATUS_REG__VI;
typedef union SDMA0_TILING_CONFIG__CI__VI regSDMA0_TILING_CONFIG__CI__VI;
typedef union SDMA0_UCODE_ADDR__CI__VI regSDMA0_UCODE_ADDR__CI__VI;
typedef union SDMA0_UCODE_DATA__CI__VI regSDMA0_UCODE_DATA__CI__VI;
typedef union SDMA1_CHICKEN_BITS__CI__VI regSDMA1_CHICKEN_BITS__CI__VI;
typedef union SDMA1_CLK_CTRL__CI__VI regSDMA1_CLK_CTRL__CI__VI;
typedef union SDMA1_CNTL__CI regSDMA1_CNTL__CI;
typedef union SDMA1_CNTL__VI regSDMA1_CNTL__VI;
typedef union SDMA1_CONFIG__CI regSDMA1_CONFIG__CI;
typedef union SDMA1_F32_CNTL__CI__VI regSDMA1_F32_CNTL__CI__VI;
typedef union SDMA1_FREEZE__CI__VI regSDMA1_FREEZE__CI__VI;
typedef union SDMA1_GFX_APE1_CNTL__CI__VI regSDMA1_GFX_APE1_CNTL__CI__VI;
typedef union SDMA1_GFX_CONTEXT_CNTL__CI__VI regSDMA1_GFX_CONTEXT_CNTL__CI__VI;
typedef union SDMA1_GFX_CONTEXT_STATUS__CI__VI regSDMA1_GFX_CONTEXT_STATUS__CI__VI;
typedef union SDMA1_GFX_IB_BASE_HI__CI__VI regSDMA1_GFX_IB_BASE_HI__CI__VI;
typedef union SDMA1_GFX_IB_BASE_LO__CI__VI regSDMA1_GFX_IB_BASE_LO__CI__VI;
typedef union SDMA1_GFX_IB_CNTL__CI__VI regSDMA1_GFX_IB_CNTL__CI__VI;
typedef union SDMA1_GFX_IB_OFFSET__CI__VI regSDMA1_GFX_IB_OFFSET__CI__VI;
typedef union SDMA1_GFX_IB_RPTR__CI__VI regSDMA1_GFX_IB_RPTR__CI__VI;
typedef union SDMA1_GFX_IB_SIZE__CI__VI regSDMA1_GFX_IB_SIZE__CI__VI;
typedef union SDMA1_GFX_RB_BASE_HI__CI__VI regSDMA1_GFX_RB_BASE_HI__CI__VI;
typedef union SDMA1_GFX_RB_BASE__CI__VI regSDMA1_GFX_RB_BASE__CI__VI;
typedef union SDMA1_GFX_RB_CNTL__CI__VI regSDMA1_GFX_RB_CNTL__CI__VI;
typedef union SDMA1_GFX_RB_RPTR_ADDR_HI__CI__VI regSDMA1_GFX_RB_RPTR_ADDR_HI__CI__VI;
typedef union SDMA1_GFX_RB_RPTR_ADDR_LO__CI__VI regSDMA1_GFX_RB_RPTR_ADDR_LO__CI__VI;
typedef union SDMA1_GFX_RB_RPTR__CI__VI regSDMA1_GFX_RB_RPTR__CI__VI;
typedef union SDMA1_GFX_RB_WPTR_POLL_ADDR_HI__CI__VI regSDMA1_GFX_RB_WPTR_POLL_ADDR_HI__CI__VI;
typedef union SDMA1_GFX_RB_WPTR_POLL_ADDR_LO__CI__VI regSDMA1_GFX_RB_WPTR_POLL_ADDR_LO__CI__VI;
typedef union SDMA1_GFX_RB_WPTR_POLL_CNTL__CI__VI regSDMA1_GFX_RB_WPTR_POLL_CNTL__CI__VI;
typedef union SDMA1_GFX_RB_WPTR__CI__VI regSDMA1_GFX_RB_WPTR__CI__VI;
typedef union SDMA1_GFX_SKIP_CNTL__CI__VI regSDMA1_GFX_SKIP_CNTL__CI__VI;
typedef union SDMA1_GFX_VIRTUAL_ADDR__CI__VI regSDMA1_GFX_VIRTUAL_ADDR__CI__VI;
typedef union SDMA1_HASH__CI__VI regSDMA1_HASH__CI__VI;
typedef union SDMA1_IB_OFFSET_FETCH__CI__VI regSDMA1_IB_OFFSET_FETCH__CI__VI;
typedef union SDMA1_PERFCOUNTER0_RESULT__CI__VI regSDMA1_PERFCOUNTER0_RESULT__CI__VI;
typedef union SDMA1_PERFCOUNTER1_RESULT__CI__VI regSDMA1_PERFCOUNTER1_RESULT__CI__VI;
typedef union SDMA1_PERFMON_CNTL__CI__VI regSDMA1_PERFMON_CNTL__CI__VI;
typedef union SDMA1_PHASE0_QUANTUM__CI__VI regSDMA1_PHASE0_QUANTUM__CI__VI;
typedef union SDMA1_PHASE1_QUANTUM__CI__VI regSDMA1_PHASE1_QUANTUM__CI__VI;
typedef union SDMA1_POWER_CNTL__CI__VI regSDMA1_POWER_CNTL__CI__VI;
typedef union SDMA1_PROGRAM__CI__VI regSDMA1_PROGRAM__CI__VI;
typedef union SDMA1_RB_RPTR_FETCH__CI__VI regSDMA1_RB_RPTR_FETCH__CI__VI;
typedef union SDMA1_RLC0_APE1_CNTL__CI__VI regSDMA1_RLC0_APE1_CNTL__CI__VI;
typedef union SDMA1_RLC0_CONTEXT_STATUS__CI__VI regSDMA1_RLC0_CONTEXT_STATUS__CI__VI;
typedef union SDMA1_RLC0_DOORBELL_LOG__CI__VI regSDMA1_RLC0_DOORBELL_LOG__CI__VI;
typedef union SDMA1_RLC0_DOORBELL__CI__VI regSDMA1_RLC0_DOORBELL__CI__VI;
typedef union SDMA1_RLC0_IB_BASE_HI__CI__VI regSDMA1_RLC0_IB_BASE_HI__CI__VI;
typedef union SDMA1_RLC0_IB_BASE_LO__CI__VI regSDMA1_RLC0_IB_BASE_LO__CI__VI;
typedef union SDMA1_RLC0_IB_CNTL__CI__VI regSDMA1_RLC0_IB_CNTL__CI__VI;
typedef union SDMA1_RLC0_IB_OFFSET__CI__VI regSDMA1_RLC0_IB_OFFSET__CI__VI;
typedef union SDMA1_RLC0_IB_RPTR__CI__VI regSDMA1_RLC0_IB_RPTR__CI__VI;
typedef union SDMA1_RLC0_IB_SIZE__CI__VI regSDMA1_RLC0_IB_SIZE__CI__VI;
typedef union SDMA1_RLC0_RB_BASE_HI__CI__VI regSDMA1_RLC0_RB_BASE_HI__CI__VI;
typedef union SDMA1_RLC0_RB_BASE__CI__VI regSDMA1_RLC0_RB_BASE__CI__VI;
typedef union SDMA1_RLC0_RB_CNTL__CI__VI regSDMA1_RLC0_RB_CNTL__CI__VI;
typedef union SDMA1_RLC0_RB_RPTR_ADDR_HI__CI__VI regSDMA1_RLC0_RB_RPTR_ADDR_HI__CI__VI;
typedef union SDMA1_RLC0_RB_RPTR_ADDR_LO__CI__VI regSDMA1_RLC0_RB_RPTR_ADDR_LO__CI__VI;
typedef union SDMA1_RLC0_RB_RPTR__CI__VI regSDMA1_RLC0_RB_RPTR__CI__VI;
typedef union SDMA1_RLC0_RB_WPTR_POLL_ADDR_HI__CI__VI regSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI__CI__VI;
typedef union SDMA1_RLC0_RB_WPTR_POLL_ADDR_LO__CI__VI regSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO__CI__VI;
typedef union SDMA1_RLC0_RB_WPTR_POLL_CNTL__CI__VI regSDMA1_RLC0_RB_WPTR_POLL_CNTL__CI__VI;
typedef union SDMA1_RLC0_RB_WPTR__CI__VI regSDMA1_RLC0_RB_WPTR__CI__VI;
typedef union SDMA1_RLC0_SKIP_CNTL__CI__VI regSDMA1_RLC0_SKIP_CNTL__CI__VI;
typedef union SDMA1_RLC0_VIRTUAL_ADDR__CI__VI regSDMA1_RLC0_VIRTUAL_ADDR__CI__VI;
typedef union SDMA1_RLC1_APE1_CNTL__CI__VI regSDMA1_RLC1_APE1_CNTL__CI__VI;
typedef union SDMA1_RLC1_CONTEXT_STATUS__CI__VI regSDMA1_RLC1_CONTEXT_STATUS__CI__VI;
typedef union SDMA1_RLC1_DOORBELL_LOG__CI__VI regSDMA1_RLC1_DOORBELL_LOG__CI__VI;
typedef union SDMA1_RLC1_DOORBELL__CI__VI regSDMA1_RLC1_DOORBELL__CI__VI;
typedef union SDMA1_RLC1_IB_BASE_HI__CI__VI regSDMA1_RLC1_IB_BASE_HI__CI__VI;
typedef union SDMA1_RLC1_IB_BASE_LO__CI__VI regSDMA1_RLC1_IB_BASE_LO__CI__VI;
typedef union SDMA1_RLC1_IB_CNTL__CI__VI regSDMA1_RLC1_IB_CNTL__CI__VI;
typedef union SDMA1_RLC1_IB_OFFSET__CI__VI regSDMA1_RLC1_IB_OFFSET__CI__VI;
typedef union SDMA1_RLC1_IB_RPTR__CI__VI regSDMA1_RLC1_IB_RPTR__CI__VI;
typedef union SDMA1_RLC1_IB_SIZE__CI__VI regSDMA1_RLC1_IB_SIZE__CI__VI;
typedef union SDMA1_RLC1_RB_BASE_HI__CI__VI regSDMA1_RLC1_RB_BASE_HI__CI__VI;
typedef union SDMA1_RLC1_RB_BASE__CI__VI regSDMA1_RLC1_RB_BASE__CI__VI;
typedef union SDMA1_RLC1_RB_CNTL__CI__VI regSDMA1_RLC1_RB_CNTL__CI__VI;
typedef union SDMA1_RLC1_RB_RPTR_ADDR_HI__CI__VI regSDMA1_RLC1_RB_RPTR_ADDR_HI__CI__VI;
typedef union SDMA1_RLC1_RB_RPTR_ADDR_LO__CI__VI regSDMA1_RLC1_RB_RPTR_ADDR_LO__CI__VI;
typedef union SDMA1_RLC1_RB_RPTR__CI__VI regSDMA1_RLC1_RB_RPTR__CI__VI;
typedef union SDMA1_RLC1_RB_WPTR_POLL_ADDR_HI__CI__VI regSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI__CI__VI;
typedef union SDMA1_RLC1_RB_WPTR_POLL_ADDR_LO__CI__VI regSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO__CI__VI;
typedef union SDMA1_RLC1_RB_WPTR_POLL_CNTL__CI__VI regSDMA1_RLC1_RB_WPTR_POLL_CNTL__CI__VI;
typedef union SDMA1_RLC1_RB_WPTR__CI__VI regSDMA1_RLC1_RB_WPTR__CI__VI;
typedef union SDMA1_RLC1_SKIP_CNTL__CI__VI regSDMA1_RLC1_SKIP_CNTL__CI__VI;
typedef union SDMA1_RLC1_VIRTUAL_ADDR__CI__VI regSDMA1_RLC1_VIRTUAL_ADDR__CI__VI;
typedef union SDMA1_SEM_INCOMPLETE_TIMER_CNTL__CI regSDMA1_SEM_INCOMPLETE_TIMER_CNTL__CI;
typedef union SDMA1_SEM_WAIT_FAIL_TIMER_CNTL__CI__VI regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL__CI__VI;
typedef union SDMA1_STATUS1_REG__CI__VI regSDMA1_STATUS1_REG__CI__VI;
typedef union SDMA1_STATUS_REG__CI regSDMA1_STATUS_REG__CI;
typedef union SDMA1_STATUS_REG__VI regSDMA1_STATUS_REG__VI;
typedef union SDMA1_TILING_CONFIG__CI__VI regSDMA1_TILING_CONFIG__CI__VI;
typedef union SDMA1_UCODE_ADDR__CI__VI regSDMA1_UCODE_ADDR__CI__VI;
typedef union SDMA1_UCODE_DATA__CI__VI regSDMA1_UCODE_DATA__CI__VI;
typedef union SDMA_CONFIG__CI regSDMA_CONFIG__CI;
typedef union SDMA_PGFSM_CONFIG__CI__VI regSDMA_PGFSM_CONFIG__CI__VI;
typedef union SDMA_PGFSM_READ__CI__VI regSDMA_PGFSM_READ__CI__VI;
typedef union SDMA_PGFSM_WRITE__CI__VI regSDMA_PGFSM_WRITE__CI__VI;
typedef union SDMA_POWER_GATING__CI__VI regSDMA_POWER_GATING__CI__VI;
typedef union SDVO_CNTL__SI regSDVO_CNTL__SI;
typedef union SEM_CHICKEN_BITS__CI__VI regSEM_CHICKEN_BITS__CI__VI;
typedef union SEM_EDC_CONFIG__CI__VI regSEM_EDC_CONFIG__CI__VI;
typedef union SEM_MAILBOX regSEM_MAILBOX;
typedef union SEM_MAILBOX_CLIENTCONFIG__CI__VI regSEM_MAILBOX_CLIENTCONFIG__CI__VI;
typedef union SEM_MAILBOX_CLIENTCONFIG__SI regSEM_MAILBOX_CLIENTCONFIG__SI;
typedef union SEM_MAILBOX_CONTROL regSEM_MAILBOX_CONTROL;
typedef union SEM_MCIF_CONFIG regSEM_MCIF_CONFIG;
typedef union SEM_STATUS__CI__VI regSEM_STATUS__CI__VI;
typedef union SEQ00__SI regSEQ00__SI;
typedef union SEQ01__SI regSEQ01__SI;
typedef union SEQ02__SI regSEQ02__SI;
typedef union SEQ03__SI regSEQ03__SI;
typedef union SEQ04__SI regSEQ04__SI;
typedef union SEQ8_DATA__SI regSEQ8_DATA__SI;
typedef union SEQ8_IDX__SI regSEQ8_IDX__SI;
typedef union SETUP_DEBUG_REG0 regSETUP_DEBUG_REG0;
typedef union SETUP_DEBUG_REG1 regSETUP_DEBUG_REG1;
typedef union SETUP_DEBUG_REG2 regSETUP_DEBUG_REG2;
typedef union SETUP_DEBUG_REG3 regSETUP_DEBUG_REG3;
typedef union SETUP_DEBUG_REG4 regSETUP_DEBUG_REG4;
typedef union SETUP_DEBUG_REG5 regSETUP_DEBUG_REG5;
typedef union SH_HIDDEN_PRIVATE_BASE_VMID__CI__VI regSH_HIDDEN_PRIVATE_BASE_VMID__CI__VI;
typedef union SH_MEM_APE1_BASE__CI__VI regSH_MEM_APE1_BASE__CI__VI;
typedef union SH_MEM_APE1_LIMIT__CI__VI regSH_MEM_APE1_LIMIT__CI__VI;
typedef union SH_MEM_BASES__CI__VI regSH_MEM_BASES__CI__VI;
typedef union SH_MEM_CONFIG__CI regSH_MEM_CONFIG__CI;
typedef union SH_MEM_CONFIG__VI regSH_MEM_CONFIG__VI;
typedef union SH_STATIC_MEM_CONFIG__CI__VI regSH_STATIC_MEM_CONFIG__CI__VI;
typedef union SLAVE_COMM_CMD_REG__SI regSLAVE_COMM_CMD_REG__SI;
typedef union SLAVE_COMM_CNTL_REG__SI regSLAVE_COMM_CNTL_REG__SI;
typedef union SLAVE_COMM_DATA_REG1__SI regSLAVE_COMM_DATA_REG1__SI;
typedef union SLAVE_COMM_DATA_REG2__SI regSLAVE_COMM_DATA_REG2__SI;
typedef union SLAVE_COMM_DATA_REG3__SI regSLAVE_COMM_DATA_REG3__SI;
typedef union SLAVE_HANG_ERROR regSLAVE_HANG_ERROR;
typedef union SLAVE_HANG_PROTECTION_CNTL regSLAVE_HANG_PROTECTION_CNTL;
typedef union SLAVE_REQ_CREDIT_CNTL regSLAVE_REQ_CREDIT_CNTL;
typedef union SLOW_AES0 regSLOW_AES0;
typedef union SLOW_AES1 regSLOW_AES1;
typedef union SLOW_AES2 regSLOW_AES2;
typedef union SLOW_AES3 regSLOW_AES3;
typedef union SMBCLK_PAD_CNTL__CI regSMBCLK_PAD_CNTL__CI;
typedef union SMBCLK_PAD_CNTL__VI regSMBCLK_PAD_CNTL__VI;
typedef union SMBDAT_PAD_CNTL__CI regSMBDAT_PAD_CNTL__CI;
typedef union SMBDAT_PAD_CNTL__VI regSMBDAT_PAD_CNTL__VI;
typedef union SMBUS_SLV_CNTL__CI regSMBUS_SLV_CNTL__CI;
typedef union SMC_ACP_RESP__CI__VI regSMC_ACP_RESP__CI__VI;
typedef union SMC_DBG_CNTL__CI__VI regSMC_DBG_CNTL__CI__VI;
typedef union SMC_DEBUG_BUS__SI regSMC_DEBUG_BUS__SI;
typedef union SMC_DMA_CAPTURE_EN regSMC_DMA_CAPTURE_EN;
typedef union SMC_DMA_CORE_CAPT_0 regSMC_DMA_CORE_CAPT_0;
typedef union SMC_DMA_CORE_CAPT_1 regSMC_DMA_CORE_CAPT_1;
typedef union SMC_DMA_CORE_CAPT_2 regSMC_DMA_CORE_CAPT_2;
typedef union SMC_DMA_CORE_CAPT_3 regSMC_DMA_CORE_CAPT_3;
typedef union SMC_DMA_CORE_CAPT_4 regSMC_DMA_CORE_CAPT_4;
typedef union SMC_DMA_CORE_CAPT_5 regSMC_DMA_CORE_CAPT_5;
typedef union SMC_DMA_CORE_CAPT_6 regSMC_DMA_CORE_CAPT_6;
typedef union SMC_DMA_CORE_CAPT_7 regSMC_DMA_CORE_CAPT_7;
typedef union SMC_DMA_CORE_STATUS_0 regSMC_DMA_CORE_STATUS_0;
typedef union SMC_DMA_CORE_STATUS_1 regSMC_DMA_CORE_STATUS_1;
typedef union SMC_DMA_CORE_STATUS_2 regSMC_DMA_CORE_STATUS_2;
typedef union SMC_DMA_CORE_STATUS_3 regSMC_DMA_CORE_STATUS_3;
typedef union SMC_DMA_CORE_STATUS_4 regSMC_DMA_CORE_STATUS_4;
typedef union SMC_DMA_CORE_STATUS_5 regSMC_DMA_CORE_STATUS_5;
typedef union SMC_DMA_CORE_STATUS_6 regSMC_DMA_CORE_STATUS_6;
typedef union SMC_DMA_CORE_STATUS_7 regSMC_DMA_CORE_STATUS_7;
typedef union SMC_DMA_DEVQ_CAPT_0 regSMC_DMA_DEVQ_CAPT_0;
typedef union SMC_DMA_DEVQ_CAPT_1 regSMC_DMA_DEVQ_CAPT_1;
typedef union SMC_DMA_DEVQ_CAPT_2 regSMC_DMA_DEVQ_CAPT_2;
typedef union SMC_DMA_DEVQ_CAPT_3 regSMC_DMA_DEVQ_CAPT_3;
typedef union SMC_DMA_DEVQ_CAPT_4 regSMC_DMA_DEVQ_CAPT_4;
typedef union SMC_DMA_DEVQ_CAPT_5 regSMC_DMA_DEVQ_CAPT_5;
typedef union SMC_DMA_DEVQ_CAPT_6 regSMC_DMA_DEVQ_CAPT_6;
typedef union SMC_DMA_DEVQ_CAPT_7 regSMC_DMA_DEVQ_CAPT_7;
typedef union SMC_DMA_DEVQ_STATUS_0 regSMC_DMA_DEVQ_STATUS_0;
typedef union SMC_DMA_DEVQ_STATUS_1 regSMC_DMA_DEVQ_STATUS_1;
typedef union SMC_DMA_DEVQ_STATUS_2 regSMC_DMA_DEVQ_STATUS_2;
typedef union SMC_DMA_DEVQ_STATUS_3 regSMC_DMA_DEVQ_STATUS_3;
typedef union SMC_DMA_DEVQ_STATUS_4 regSMC_DMA_DEVQ_STATUS_4;
typedef union SMC_DMA_DEVQ_STATUS_5 regSMC_DMA_DEVQ_STATUS_5;
typedef union SMC_DMA_DEVQ_STATUS_6 regSMC_DMA_DEVQ_STATUS_6;
typedef union SMC_DMA_DEVQ_STATUS_7 regSMC_DMA_DEVQ_STATUS_7;
typedef union SMC_DMA_DMEM_CAPT_0 regSMC_DMA_DMEM_CAPT_0;
typedef union SMC_DMA_DMEM_CAPT_1 regSMC_DMA_DMEM_CAPT_1;
typedef union SMC_DMA_DMEM_CAPT_2 regSMC_DMA_DMEM_CAPT_2;
typedef union SMC_DMA_DMEM_CAPT_3 regSMC_DMA_DMEM_CAPT_3;
typedef union SMC_DMA_DMEM_CAPT_4 regSMC_DMA_DMEM_CAPT_4;
typedef union SMC_DMA_DMEM_CAPT_5 regSMC_DMA_DMEM_CAPT_5;
typedef union SMC_DMA_DMEM_CAPT_6 regSMC_DMA_DMEM_CAPT_6;
typedef union SMC_DMA_DMEM_CAPT_7 regSMC_DMA_DMEM_CAPT_7;
typedef union SMC_DMA_DMEM_STATUS_0 regSMC_DMA_DMEM_STATUS_0;
typedef union SMC_DMA_DMEM_STATUS_1 regSMC_DMA_DMEM_STATUS_1;
typedef union SMC_DMA_DMEM_STATUS_2 regSMC_DMA_DMEM_STATUS_2;
typedef union SMC_DMA_DMEM_STATUS_3 regSMC_DMA_DMEM_STATUS_3;
typedef union SMC_DMA_DMEM_STATUS_4 regSMC_DMA_DMEM_STATUS_4;
typedef union SMC_DMA_DMEM_STATUS_5 regSMC_DMA_DMEM_STATUS_5;
typedef union SMC_DMA_DMEM_STATUS_6 regSMC_DMA_DMEM_STATUS_6;
typedef union SMC_DMA_DMEM_STATUS_7 regSMC_DMA_DMEM_STATUS_7;
typedef union SMC_DMA_IMEMQ_CAPT_1 regSMC_DMA_IMEMQ_CAPT_1;
typedef union SMC_DMA_IMEMQ_CAPT_2 regSMC_DMA_IMEMQ_CAPT_2;
typedef union SMC_DMA_IMEMQ_CAPT_3 regSMC_DMA_IMEMQ_CAPT_3;
typedef union SMC_DMA_IMEMQ_CAPT_4 regSMC_DMA_IMEMQ_CAPT_4;
typedef union SMC_DMA_IMEMQ_CAPT_5 regSMC_DMA_IMEMQ_CAPT_5;
typedef union SMC_DMA_IMEMQ_CAPT_6 regSMC_DMA_IMEMQ_CAPT_6;
typedef union SMC_DMA_IMEMQ_CAPT_7 regSMC_DMA_IMEMQ_CAPT_7;
typedef union SMC_DMA_IMEMQ_STATUS_0 regSMC_DMA_IMEMQ_STATUS_0;
typedef union SMC_DMA_IMEMQ_STATUS_1 regSMC_DMA_IMEMQ_STATUS_1;
typedef union SMC_DMA_IMEMQ_STATUS_2 regSMC_DMA_IMEMQ_STATUS_2;
typedef union SMC_DMA_IMEMQ_STATUS_3 regSMC_DMA_IMEMQ_STATUS_3;
typedef union SMC_DMA_IMEMQ_STATUS_4 regSMC_DMA_IMEMQ_STATUS_4;
typedef union SMC_DMA_IMEMQ_STATUS_5 regSMC_DMA_IMEMQ_STATUS_5;
typedef union SMC_DMA_IMEMQ_STATUS_6 regSMC_DMA_IMEMQ_STATUS_6;
typedef union SMC_DMA_IMEMQ_STATUS_7 regSMC_DMA_IMEMQ_STATUS_7;
typedef union SMC_DRAM_ACCESS_CNTL__CI__VI regSMC_DRAM_ACCESS_CNTL__CI__VI;
typedef union SMC_DRAM_CNTL_RDREQ_ADDR regSMC_DRAM_CNTL_RDREQ_ADDR;
typedef union SMC_DRAM_CNTL_RDREQ_CNTL_0__CI__VI regSMC_DRAM_CNTL_RDREQ_CNTL_0__CI__VI;
typedef union SMC_DRAM_CNTL_RDREQ_CNTL_0__SI regSMC_DRAM_CNTL_RDREQ_CNTL_0__SI;
typedef union SMC_DRAM_CNTL_RDREQ_CNTL_1__CI__VI regSMC_DRAM_CNTL_RDREQ_CNTL_1__CI__VI;
typedef union SMC_DRAM_CNTL_RDREQ_CNTL_1__SI regSMC_DRAM_CNTL_RDREQ_CNTL_1__SI;
typedef union SMC_DRAM_CNTL_RDRET_DATA_0_0 regSMC_DRAM_CNTL_RDRET_DATA_0_0;
typedef union SMC_DRAM_CNTL_RDRET_DATA_0_1 regSMC_DRAM_CNTL_RDRET_DATA_0_1;
typedef union SMC_DRAM_CNTL_RDRET_DATA_0_2 regSMC_DRAM_CNTL_RDRET_DATA_0_2;
typedef union SMC_DRAM_CNTL_RDRET_DATA_0_3 regSMC_DRAM_CNTL_RDRET_DATA_0_3;
typedef union SMC_DRAM_CNTL_RDRET_DATA_0_4 regSMC_DRAM_CNTL_RDRET_DATA_0_4;
typedef union SMC_DRAM_CNTL_RDRET_DATA_0_5 regSMC_DRAM_CNTL_RDRET_DATA_0_5;
typedef union SMC_DRAM_CNTL_RDRET_DATA_0_6 regSMC_DRAM_CNTL_RDRET_DATA_0_6;
typedef union SMC_DRAM_CNTL_RDRET_DATA_0_7 regSMC_DRAM_CNTL_RDRET_DATA_0_7;
typedef union SMC_DRAM_CNTL_RDRET_DATA_1_0 regSMC_DRAM_CNTL_RDRET_DATA_1_0;
typedef union SMC_DRAM_CNTL_RDRET_DATA_1_1 regSMC_DRAM_CNTL_RDRET_DATA_1_1;
typedef union SMC_DRAM_CNTL_RDRET_DATA_1_2 regSMC_DRAM_CNTL_RDRET_DATA_1_2;
typedef union SMC_DRAM_CNTL_RDRET_DATA_1_3 regSMC_DRAM_CNTL_RDRET_DATA_1_3;
typedef union SMC_DRAM_CNTL_RDRET_DATA_1_4 regSMC_DRAM_CNTL_RDRET_DATA_1_4;
typedef union SMC_DRAM_CNTL_RDRET_DATA_1_5 regSMC_DRAM_CNTL_RDRET_DATA_1_5;
typedef union SMC_DRAM_CNTL_RDRET_DATA_1_6 regSMC_DRAM_CNTL_RDRET_DATA_1_6;
typedef union SMC_DRAM_CNTL_RDRET_DATA_1_7 regSMC_DRAM_CNTL_RDRET_DATA_1_7;
typedef union SMC_DRAM_CNTL_RDRET_DATA_2_0 regSMC_DRAM_CNTL_RDRET_DATA_2_0;
typedef union SMC_DRAM_CNTL_RDRET_DATA_2_1 regSMC_DRAM_CNTL_RDRET_DATA_2_1;
typedef union SMC_DRAM_CNTL_RDRET_DATA_2_2 regSMC_DRAM_CNTL_RDRET_DATA_2_2;
typedef union SMC_DRAM_CNTL_RDRET_DATA_2_3 regSMC_DRAM_CNTL_RDRET_DATA_2_3;
typedef union SMC_DRAM_CNTL_RDRET_DATA_2_4 regSMC_DRAM_CNTL_RDRET_DATA_2_4;
typedef union SMC_DRAM_CNTL_RDRET_DATA_2_5 regSMC_DRAM_CNTL_RDRET_DATA_2_5;
typedef union SMC_DRAM_CNTL_RDRET_DATA_2_6 regSMC_DRAM_CNTL_RDRET_DATA_2_6;
typedef union SMC_DRAM_CNTL_RDRET_DATA_2_7 regSMC_DRAM_CNTL_RDRET_DATA_2_7;
typedef union SMC_DRAM_CNTL_RDRET_DATA_3_0 regSMC_DRAM_CNTL_RDRET_DATA_3_0;
typedef union SMC_DRAM_CNTL_RDRET_DATA_3_1 regSMC_DRAM_CNTL_RDRET_DATA_3_1;
typedef union SMC_DRAM_CNTL_RDRET_DATA_3_2 regSMC_DRAM_CNTL_RDRET_DATA_3_2;
typedef union SMC_DRAM_CNTL_RDRET_DATA_3_3 regSMC_DRAM_CNTL_RDRET_DATA_3_3;
typedef union SMC_DRAM_CNTL_RDRET_DATA_3_4 regSMC_DRAM_CNTL_RDRET_DATA_3_4;
typedef union SMC_DRAM_CNTL_RDRET_DATA_3_5 regSMC_DRAM_CNTL_RDRET_DATA_3_5;
typedef union SMC_DRAM_CNTL_RDRET_DATA_3_6 regSMC_DRAM_CNTL_RDRET_DATA_3_6;
typedef union SMC_DRAM_CNTL_RDRET_DATA_3_7 regSMC_DRAM_CNTL_RDRET_DATA_3_7;
typedef union SMC_DRAM_CNTL_RDRET_DATA_4_0 regSMC_DRAM_CNTL_RDRET_DATA_4_0;
typedef union SMC_DRAM_CNTL_RDRET_DATA_4_1 regSMC_DRAM_CNTL_RDRET_DATA_4_1;
typedef union SMC_DRAM_CNTL_RDRET_DATA_4_2 regSMC_DRAM_CNTL_RDRET_DATA_4_2;
typedef union SMC_DRAM_CNTL_RDRET_DATA_4_3 regSMC_DRAM_CNTL_RDRET_DATA_4_3;
typedef union SMC_DRAM_CNTL_RDRET_DATA_4_4 regSMC_DRAM_CNTL_RDRET_DATA_4_4;
typedef union SMC_DRAM_CNTL_RDRET_DATA_4_5 regSMC_DRAM_CNTL_RDRET_DATA_4_5;
typedef union SMC_DRAM_CNTL_RDRET_DATA_4_6 regSMC_DRAM_CNTL_RDRET_DATA_4_6;
typedef union SMC_DRAM_CNTL_RDRET_DATA_4_7 regSMC_DRAM_CNTL_RDRET_DATA_4_7;
typedef union SMC_DRAM_CNTL_RDRET_DATA_5_0 regSMC_DRAM_CNTL_RDRET_DATA_5_0;
typedef union SMC_DRAM_CNTL_RDRET_DATA_5_1 regSMC_DRAM_CNTL_RDRET_DATA_5_1;
typedef union SMC_DRAM_CNTL_RDRET_DATA_5_2 regSMC_DRAM_CNTL_RDRET_DATA_5_2;
typedef union SMC_DRAM_CNTL_RDRET_DATA_5_3 regSMC_DRAM_CNTL_RDRET_DATA_5_3;
typedef union SMC_DRAM_CNTL_RDRET_DATA_5_4 regSMC_DRAM_CNTL_RDRET_DATA_5_4;
typedef union SMC_DRAM_CNTL_RDRET_DATA_5_5 regSMC_DRAM_CNTL_RDRET_DATA_5_5;
typedef union SMC_DRAM_CNTL_RDRET_DATA_5_6 regSMC_DRAM_CNTL_RDRET_DATA_5_6;
typedef union SMC_DRAM_CNTL_RDRET_DATA_5_7 regSMC_DRAM_CNTL_RDRET_DATA_5_7;
typedef union SMC_DRAM_CNTL_RDRET_DATA_6_0 regSMC_DRAM_CNTL_RDRET_DATA_6_0;
typedef union SMC_DRAM_CNTL_RDRET_DATA_6_1 regSMC_DRAM_CNTL_RDRET_DATA_6_1;
typedef union SMC_DRAM_CNTL_RDRET_DATA_6_2 regSMC_DRAM_CNTL_RDRET_DATA_6_2;
typedef union SMC_DRAM_CNTL_RDRET_DATA_6_3 regSMC_DRAM_CNTL_RDRET_DATA_6_3;
typedef union SMC_DRAM_CNTL_RDRET_DATA_6_4 regSMC_DRAM_CNTL_RDRET_DATA_6_4;
typedef union SMC_DRAM_CNTL_RDRET_DATA_6_5 regSMC_DRAM_CNTL_RDRET_DATA_6_5;
typedef union SMC_DRAM_CNTL_RDRET_DATA_6_6 regSMC_DRAM_CNTL_RDRET_DATA_6_6;
typedef union SMC_DRAM_CNTL_RDRET_DATA_6_7 regSMC_DRAM_CNTL_RDRET_DATA_6_7;
typedef union SMC_DRAM_CNTL_RDRET_DATA_7_0 regSMC_DRAM_CNTL_RDRET_DATA_7_0;
typedef union SMC_DRAM_CNTL_RDRET_DATA_7_1 regSMC_DRAM_CNTL_RDRET_DATA_7_1;
typedef union SMC_DRAM_CNTL_RDRET_DATA_7_2 regSMC_DRAM_CNTL_RDRET_DATA_7_2;
typedef union SMC_DRAM_CNTL_RDRET_DATA_7_3 regSMC_DRAM_CNTL_RDRET_DATA_7_3;
typedef union SMC_DRAM_CNTL_RDRET_DATA_7_4 regSMC_DRAM_CNTL_RDRET_DATA_7_4;
typedef union SMC_DRAM_CNTL_RDRET_DATA_7_5 regSMC_DRAM_CNTL_RDRET_DATA_7_5;
typedef union SMC_DRAM_CNTL_RDRET_DATA_7_6 regSMC_DRAM_CNTL_RDRET_DATA_7_6;
typedef union SMC_DRAM_CNTL_RDRET_DATA_7_7 regSMC_DRAM_CNTL_RDRET_DATA_7_7;
typedef union SMC_DRAM_CNTL_RDRET_NACK regSMC_DRAM_CNTL_RDRET_NACK;
typedef union SMC_DRAM_CNTL_RDRET_VALID regSMC_DRAM_CNTL_RDRET_VALID;
typedef union SMC_DRAM_CNTL_WRREQ_CNTL regSMC_DRAM_CNTL_WRREQ_CNTL;
typedef union SMC_DRAM_CNTL_WRREQ_DATA_0 regSMC_DRAM_CNTL_WRREQ_DATA_0;
typedef union SMC_DRAM_CNTL_WRREQ_DATA_1 regSMC_DRAM_CNTL_WRREQ_DATA_1;
typedef union SMC_DRAM_CNTL_WRREQ_DATA_2 regSMC_DRAM_CNTL_WRREQ_DATA_2;
typedef union SMC_DRAM_CNTL_WRREQ_DATA_3 regSMC_DRAM_CNTL_WRREQ_DATA_3;
typedef union SMC_DRAM_CNTL_WRREQ_DATA_4 regSMC_DRAM_CNTL_WRREQ_DATA_4;
typedef union SMC_DRAM_CNTL_WRREQ_DATA_5 regSMC_DRAM_CNTL_WRREQ_DATA_5;
typedef union SMC_DRAM_CNTL_WRREQ_DATA_6 regSMC_DRAM_CNTL_WRREQ_DATA_6;
typedef union SMC_DRAM_CNTL_WRREQ_DATA_7 regSMC_DRAM_CNTL_WRREQ_DATA_7;
typedef union SMC_DRAM_CNTL_WRREQ_HIGH_ADDR__CI__VI regSMC_DRAM_CNTL_WRREQ_HIGH_ADDR__CI__VI;
typedef union SMC_DRAM_CNTL_WRREQ_HIGH_ADDR__SI regSMC_DRAM_CNTL_WRREQ_HIGH_ADDR__SI;
typedef union SMC_DRAM_CNTL_WRREQ_LOW_ADDR regSMC_DRAM_CNTL_WRREQ_LOW_ADDR;
typedef union SMC_DRAM_CNTL_WRREQ_MASK regSMC_DRAM_CNTL_WRREQ_MASK;
typedef union SMC_DRAM_CNTL_WRREQ_STATUS regSMC_DRAM_CNTL_WRREQ_STATUS;
typedef union SMC_DRAM_CNTL_WRRET_STATUS_0 regSMC_DRAM_CNTL_WRRET_STATUS_0;
typedef union SMC_DRAM_CNTL_WRRET_STATUS_1__SI regSMC_DRAM_CNTL_WRRET_STATUS_1__SI;
typedef union SMC_DRAM_CNTL_WRRET_STATUS_2__SI regSMC_DRAM_CNTL_WRRET_STATUS_2__SI;
typedef union SMC_DRAM_CNTL_WRRET_STATUS_3__SI regSMC_DRAM_CNTL_WRRET_STATUS_3__SI;
typedef union SMC_EVENT_CLEAR__SI regSMC_EVENT_CLEAR__SI;
typedef union SMC_EVENT_PENDING__SI regSMC_EVENT_PENDING__SI;
typedef union SMC_EVENT_POLARITY__SI regSMC_EVENT_POLARITY__SI;
typedef union SMC_EVENT_SENSE__SI regSMC_EVENT_SENSE__SI;
typedef union SMC_HOST_MSG regSMC_HOST_MSG;
typedef union SMC_HOST_RESP regSMC_HOST_RESP;
typedef union SMC_IND_ACCESS_CNTL regSMC_IND_ACCESS_CNTL;
typedef union SMC_IND_DATA regSMC_IND_DATA;
typedef union SMC_IND_DATA_0__CI__VI regSMC_IND_DATA_0__CI__VI;
typedef union SMC_IND_DATA_1__CI__VI regSMC_IND_DATA_1__CI__VI;
typedef union SMC_IND_DATA_2__CI__VI regSMC_IND_DATA_2__CI__VI;
typedef union SMC_IND_DATA_3__CI__VI regSMC_IND_DATA_3__CI__VI;
typedef union SMC_IND_DATA_4__CI__VI regSMC_IND_DATA_4__CI__VI;
typedef union SMC_IND_DATA_5__CI__VI regSMC_IND_DATA_5__CI__VI;
typedef union SMC_IND_DATA_6__CI__VI regSMC_IND_DATA_6__CI__VI;
typedef union SMC_IND_DATA_7__CI__VI regSMC_IND_DATA_7__CI__VI;
typedef union SMC_IND_INDEX regSMC_IND_INDEX;
typedef union SMC_IND_INDEX_0__CI__VI regSMC_IND_INDEX_0__CI__VI;
typedef union SMC_IND_INDEX_1__CI__VI regSMC_IND_INDEX_1__CI__VI;
typedef union SMC_IND_INDEX_2__CI__VI regSMC_IND_INDEX_2__CI__VI;
typedef union SMC_IND_INDEX_3__CI__VI regSMC_IND_INDEX_3__CI__VI;
typedef union SMC_IND_INDEX_4__CI__VI regSMC_IND_INDEX_4__CI__VI;
typedef union SMC_IND_INDEX_5__CI__VI regSMC_IND_INDEX_5__CI__VI;
typedef union SMC_IND_INDEX_6__CI__VI regSMC_IND_INDEX_6__CI__VI;
typedef union SMC_IND_INDEX_7__CI__VI regSMC_IND_INDEX_7__CI__VI;
typedef union SMC_INTR_CNTL_INTR_ID regSMC_INTR_CNTL_INTR_ID;
typedef union SMC_INTR_CNTL_LEVEL_0 regSMC_INTR_CNTL_LEVEL_0;
typedef union SMC_INTR_CNTL_LEVEL_1 regSMC_INTR_CNTL_LEVEL_1;
typedef union SMC_INTR_CNTL_LINE regSMC_INTR_CNTL_LINE;
typedef union SMC_INTR_CNTL_MASK_0 regSMC_INTR_CNTL_MASK_0;
typedef union SMC_INTR_CNTL_MASK_1 regSMC_INTR_CNTL_MASK_1;
typedef union SMC_INTR_CNTL_PRIORITY_0 regSMC_INTR_CNTL_PRIORITY_0;
typedef union SMC_INTR_CNTL_PRIORITY_1 regSMC_INTR_CNTL_PRIORITY_1;
typedef union SMC_INTR_CNTL_PRIORITY_10 regSMC_INTR_CNTL_PRIORITY_10;
typedef union SMC_INTR_CNTL_PRIORITY_11 regSMC_INTR_CNTL_PRIORITY_11;
typedef union SMC_INTR_CNTL_PRIORITY_12 regSMC_INTR_CNTL_PRIORITY_12;
typedef union SMC_INTR_CNTL_PRIORITY_13 regSMC_INTR_CNTL_PRIORITY_13;
typedef union SMC_INTR_CNTL_PRIORITY_14 regSMC_INTR_CNTL_PRIORITY_14;
typedef union SMC_INTR_CNTL_PRIORITY_15 regSMC_INTR_CNTL_PRIORITY_15;
typedef union SMC_INTR_CNTL_PRIORITY_2 regSMC_INTR_CNTL_PRIORITY_2;
typedef union SMC_INTR_CNTL_PRIORITY_3 regSMC_INTR_CNTL_PRIORITY_3;
typedef union SMC_INTR_CNTL_PRIORITY_4 regSMC_INTR_CNTL_PRIORITY_4;
typedef union SMC_INTR_CNTL_PRIORITY_5 regSMC_INTR_CNTL_PRIORITY_5;
typedef union SMC_INTR_CNTL_PRIORITY_6 regSMC_INTR_CNTL_PRIORITY_6;
typedef union SMC_INTR_CNTL_PRIORITY_7 regSMC_INTR_CNTL_PRIORITY_7;
typedef union SMC_INTR_CNTL_PRIORITY_8 regSMC_INTR_CNTL_PRIORITY_8;
typedef union SMC_INTR_CNTL_PRIORITY_9 regSMC_INTR_CNTL_PRIORITY_9;
typedef union SMC_INTR_CNTL_STATUS_0 regSMC_INTR_CNTL_STATUS_0;
typedef union SMC_INTR_CNTL_STATUS_1 regSMC_INTR_CNTL_STATUS_1;
typedef union SMC_INT_GPIO_CLEAR__SI regSMC_INT_GPIO_CLEAR__SI;
typedef union SMC_INT_GPIO_PENDING__SI regSMC_INT_GPIO_PENDING__SI;
typedef union SMC_INT_GPIO_POLARITY__SI regSMC_INT_GPIO_POLARITY__SI;
typedef union SMC_INT_GPIO_SENSE__SI regSMC_INT_GPIO_SENSE__SI;
typedef union SMC_INT_REQ__SI regSMC_INT_REQ__SI;
typedef union SMC_INT_STATUS__SI regSMC_INT_STATUS__SI;
typedef union SMC_LM32_ADDER0 regSMC_LM32_ADDER0;
typedef union SMC_LM32_ADDER1 regSMC_LM32_ADDER1;
typedef union SMC_LM32_ADDER2 regSMC_LM32_ADDER2;
typedef union SMC_LM32_ARITH_MISC regSMC_LM32_ARITH_MISC;
typedef union SMC_LM32_BP0 regSMC_LM32_BP0;
typedef union SMC_LM32_BP1 regSMC_LM32_BP1;
typedef union SMC_LM32_BP2 regSMC_LM32_BP2;
typedef union SMC_LM32_BP3 regSMC_LM32_BP3;
typedef union SMC_LM32_DC regSMC_LM32_DC;
typedef union SMC_LM32_DEBA regSMC_LM32_DEBA;
typedef union SMC_LM32_GPR_0 regSMC_LM32_GPR_0;
typedef union SMC_LM32_GPR_1 regSMC_LM32_GPR_1;
typedef union SMC_LM32_GPR_10 regSMC_LM32_GPR_10;
typedef union SMC_LM32_GPR_11 regSMC_LM32_GPR_11;
typedef union SMC_LM32_GPR_12 regSMC_LM32_GPR_12;
typedef union SMC_LM32_GPR_13 regSMC_LM32_GPR_13;
typedef union SMC_LM32_GPR_14 regSMC_LM32_GPR_14;
typedef union SMC_LM32_GPR_15 regSMC_LM32_GPR_15;
typedef union SMC_LM32_GPR_16 regSMC_LM32_GPR_16;
typedef union SMC_LM32_GPR_17 regSMC_LM32_GPR_17;
typedef union SMC_LM32_GPR_18 regSMC_LM32_GPR_18;
typedef union SMC_LM32_GPR_19 regSMC_LM32_GPR_19;
typedef union SMC_LM32_GPR_2 regSMC_LM32_GPR_2;
typedef union SMC_LM32_GPR_20 regSMC_LM32_GPR_20;
typedef union SMC_LM32_GPR_21 regSMC_LM32_GPR_21;
typedef union SMC_LM32_GPR_22 regSMC_LM32_GPR_22;
typedef union SMC_LM32_GPR_23 regSMC_LM32_GPR_23;
typedef union SMC_LM32_GPR_24 regSMC_LM32_GPR_24;
typedef union SMC_LM32_GPR_25 regSMC_LM32_GPR_25;
typedef union SMC_LM32_GPR_26 regSMC_LM32_GPR_26;
typedef union SMC_LM32_GPR_27 regSMC_LM32_GPR_27;
typedef union SMC_LM32_GPR_28 regSMC_LM32_GPR_28;
typedef union SMC_LM32_GPR_29 regSMC_LM32_GPR_29;
typedef union SMC_LM32_GPR_3 regSMC_LM32_GPR_3;
typedef union SMC_LM32_GPR_30 regSMC_LM32_GPR_30;
typedef union SMC_LM32_GPR_31 regSMC_LM32_GPR_31;
typedef union SMC_LM32_GPR_4 regSMC_LM32_GPR_4;
typedef union SMC_LM32_GPR_5 regSMC_LM32_GPR_5;
typedef union SMC_LM32_GPR_6 regSMC_LM32_GPR_6;
typedef union SMC_LM32_GPR_7 regSMC_LM32_GPR_7;
typedef union SMC_LM32_GPR_8 regSMC_LM32_GPR_8;
typedef union SMC_LM32_GPR_9 regSMC_LM32_GPR_9;
typedef union SMC_LM32_MC_ARITH regSMC_LM32_MC_ARITH;
typedef union SMC_LM32_MULTIPLIER regSMC_LM32_MULTIPLIER;
typedef union SMC_LM32_MULT_MC0 regSMC_LM32_MULT_MC0;
typedef union SMC_LM32_MULT_MC1 regSMC_LM32_MULT_MC1;
typedef union SMC_LM32_WP0 regSMC_LM32_WP0;
typedef union SMC_LM32_WP1 regSMC_LM32_WP1;
typedef union SMC_LM32_WP2 regSMC_LM32_WP2;
typedef union SMC_LM32_WP3 regSMC_LM32_WP3;
typedef union SMC_MESSAGE_0__CI__VI regSMC_MESSAGE_0__CI__VI;
typedef union SMC_MESSAGE_0__SI regSMC_MESSAGE_0__SI;
typedef union SMC_MESSAGE_10__CI__VI regSMC_MESSAGE_10__CI__VI;
typedef union SMC_MESSAGE_11__CI__VI regSMC_MESSAGE_11__CI__VI;
typedef union SMC_MESSAGE_1__CI__VI regSMC_MESSAGE_1__CI__VI;
typedef union SMC_MESSAGE_1__SI regSMC_MESSAGE_1__SI;
typedef union SMC_MESSAGE_2__CI__VI regSMC_MESSAGE_2__CI__VI;
typedef union SMC_MESSAGE_3__CI__VI regSMC_MESSAGE_3__CI__VI;
typedef union SMC_MESSAGE_4__CI__VI regSMC_MESSAGE_4__CI__VI;
typedef union SMC_MESSAGE_5__CI__VI regSMC_MESSAGE_5__CI__VI;
typedef union SMC_MESSAGE_6__CI__VI regSMC_MESSAGE_6__CI__VI;
typedef union SMC_MESSAGE_7__CI__VI regSMC_MESSAGE_7__CI__VI;
typedef union SMC_MESSAGE_8__CI__VI regSMC_MESSAGE_8__CI__VI;
typedef union SMC_MESSAGE_9__CI__VI regSMC_MESSAGE_9__CI__VI;
typedef union SMC_MISC_HANDSHAKE__CI__VI regSMC_MISC_HANDSHAKE__CI__VI;
typedef union SMC_MSG_ARG_0__CI__VI regSMC_MSG_ARG_0__CI__VI;
typedef union SMC_MSG_ARG_10__CI__VI regSMC_MSG_ARG_10__CI__VI;
typedef union SMC_MSG_ARG_11__CI__VI regSMC_MSG_ARG_11__CI__VI;
typedef union SMC_MSG_ARG_1__CI__VI regSMC_MSG_ARG_1__CI__VI;
typedef union SMC_MSG_ARG_2__CI__VI regSMC_MSG_ARG_2__CI__VI;
typedef union SMC_MSG_ARG_3__CI__VI regSMC_MSG_ARG_3__CI__VI;
typedef union SMC_MSG_ARG_4__CI__VI regSMC_MSG_ARG_4__CI__VI;
typedef union SMC_MSG_ARG_5__CI__VI regSMC_MSG_ARG_5__CI__VI;
typedef union SMC_MSG_ARG_6__CI__VI regSMC_MSG_ARG_6__CI__VI;
typedef union SMC_MSG_ARG_7__CI__VI regSMC_MSG_ARG_7__CI__VI;
typedef union SMC_MSG_ARG_8__CI__VI regSMC_MSG_ARG_8__CI__VI;
typedef union SMC_MSG_ARG_9__CI__VI regSMC_MSG_ARG_9__CI__VI;
typedef union SMC_MUTEX_0__CI__VI regSMC_MUTEX_0__CI__VI;
typedef union SMC_MUTEX_1__CI__VI regSMC_MUTEX_1__CI__VI;
typedef union SMC_MUTEX_2__CI__VI regSMC_MUTEX_2__CI__VI;
typedef union SMC_MUTEX_3__CI__VI regSMC_MUTEX_3__CI__VI;
typedef union SMC_PC_A__CI__VI regSMC_PC_A__CI__VI;
typedef union SMC_PC_C__CI__VI regSMC_PC_C__CI__VI;
typedef union SMC_PC_D__CI__VI regSMC_PC_D__CI__VI;
typedef union SMC_PC_F__CI__VI regSMC_PC_F__CI__VI;
typedef union SMC_PC_M__CI__VI regSMC_PC_M__CI__VI;
typedef union SMC_PC_TRACE_0_BR_INST__CI__VI regSMC_PC_TRACE_0_BR_INST__CI__VI;
typedef union SMC_PC_TRACE_0_BR_INST__SI regSMC_PC_TRACE_0_BR_INST__SI;
typedef union SMC_PC_TRACE_0_BR_TAR__CI__VI regSMC_PC_TRACE_0_BR_TAR__CI__VI;
typedef union SMC_PC_TRACE_0_BR_TAR__SI regSMC_PC_TRACE_0_BR_TAR__SI;
typedef union SMC_PC_TRACE_1_BR_INST__CI__VI regSMC_PC_TRACE_1_BR_INST__CI__VI;
typedef union SMC_PC_TRACE_1_BR_INST__SI regSMC_PC_TRACE_1_BR_INST__SI;
typedef union SMC_PC_TRACE_1_BR_TAR__CI__VI regSMC_PC_TRACE_1_BR_TAR__CI__VI;
typedef union SMC_PC_TRACE_1_BR_TAR__SI regSMC_PC_TRACE_1_BR_TAR__SI;
typedef union SMC_PC_TRACE_2_BR_INST__CI__VI regSMC_PC_TRACE_2_BR_INST__CI__VI;
typedef union SMC_PC_TRACE_2_BR_INST__SI regSMC_PC_TRACE_2_BR_INST__SI;
typedef union SMC_PC_TRACE_2_BR_TAR__CI__VI regSMC_PC_TRACE_2_BR_TAR__CI__VI;
typedef union SMC_PC_TRACE_2_BR_TAR__SI regSMC_PC_TRACE_2_BR_TAR__SI;
typedef union SMC_PC_TRACE_3_BR_INST__CI__VI regSMC_PC_TRACE_3_BR_INST__CI__VI;
typedef union SMC_PC_TRACE_3_BR_INST__SI regSMC_PC_TRACE_3_BR_INST__SI;
typedef union SMC_PC_TRACE_3_BR_TAR__CI__VI regSMC_PC_TRACE_3_BR_TAR__CI__VI;
typedef union SMC_PC_TRACE_3_BR_TAR__SI regSMC_PC_TRACE_3_BR_TAR__SI;
typedef union SMC_PC_W__CI__VI regSMC_PC_W__CI__VI;
typedef union SMC_PC_X__CI__VI regSMC_PC_X__CI__VI;
typedef union SMC_PC__SI regSMC_PC__SI;
typedef union SMC_RAMFLOP_0__CI__VI regSMC_RAMFLOP_0__CI__VI;
typedef union SMC_RAMFLOP_10__CI__VI regSMC_RAMFLOP_10__CI__VI;
typedef union SMC_RAMFLOP_11__CI__VI regSMC_RAMFLOP_11__CI__VI;
typedef union SMC_RAMFLOP_12__CI__VI regSMC_RAMFLOP_12__CI__VI;
typedef union SMC_RAMFLOP_13__CI__VI regSMC_RAMFLOP_13__CI__VI;
typedef union SMC_RAMFLOP_14__CI__VI regSMC_RAMFLOP_14__CI__VI;
typedef union SMC_RAMFLOP_15__CI__VI regSMC_RAMFLOP_15__CI__VI;
typedef union SMC_RAMFLOP_16__CI__VI regSMC_RAMFLOP_16__CI__VI;
typedef union SMC_RAMFLOP_17__CI__VI regSMC_RAMFLOP_17__CI__VI;
typedef union SMC_RAMFLOP_18__CI__VI regSMC_RAMFLOP_18__CI__VI;
typedef union SMC_RAMFLOP_19__CI__VI regSMC_RAMFLOP_19__CI__VI;
typedef union SMC_RAMFLOP_1__CI__VI regSMC_RAMFLOP_1__CI__VI;
typedef union SMC_RAMFLOP_20__CI__VI regSMC_RAMFLOP_20__CI__VI;
typedef union SMC_RAMFLOP_21__CI__VI regSMC_RAMFLOP_21__CI__VI;
typedef union SMC_RAMFLOP_22__CI__VI regSMC_RAMFLOP_22__CI__VI;
typedef union SMC_RAMFLOP_23__CI__VI regSMC_RAMFLOP_23__CI__VI;
typedef union SMC_RAMFLOP_24__CI__VI regSMC_RAMFLOP_24__CI__VI;
typedef union SMC_RAMFLOP_25__CI__VI regSMC_RAMFLOP_25__CI__VI;
typedef union SMC_RAMFLOP_26__CI__VI regSMC_RAMFLOP_26__CI__VI;
typedef union SMC_RAMFLOP_27__CI__VI regSMC_RAMFLOP_27__CI__VI;
typedef union SMC_RAMFLOP_28__CI__VI regSMC_RAMFLOP_28__CI__VI;
typedef union SMC_RAMFLOP_29__CI__VI regSMC_RAMFLOP_29__CI__VI;
typedef union SMC_RAMFLOP_2__CI__VI regSMC_RAMFLOP_2__CI__VI;
typedef union SMC_RAMFLOP_30__CI__VI regSMC_RAMFLOP_30__CI__VI;
typedef union SMC_RAMFLOP_31__CI__VI regSMC_RAMFLOP_31__CI__VI;
typedef union SMC_RAMFLOP_3__CI__VI regSMC_RAMFLOP_3__CI__VI;
typedef union SMC_RAMFLOP_4__CI__VI regSMC_RAMFLOP_4__CI__VI;
typedef union SMC_RAMFLOP_5__CI__VI regSMC_RAMFLOP_5__CI__VI;
typedef union SMC_RAMFLOP_6__CI__VI regSMC_RAMFLOP_6__CI__VI;
typedef union SMC_RAMFLOP_7__CI__VI regSMC_RAMFLOP_7__CI__VI;
typedef union SMC_RAMFLOP_8__CI__VI regSMC_RAMFLOP_8__CI__VI;
typedef union SMC_RAMFLOP_9__CI__VI regSMC_RAMFLOP_9__CI__VI;
typedef union SMC_RESP_0__CI__VI regSMC_RESP_0__CI__VI;
typedef union SMC_RESP_0__SI regSMC_RESP_0__SI;
typedef union SMC_RESP_10__CI__VI regSMC_RESP_10__CI__VI;
typedef union SMC_RESP_11__CI__VI regSMC_RESP_11__CI__VI;
typedef union SMC_RESP_1__CI__VI regSMC_RESP_1__CI__VI;
typedef union SMC_RESP_1__SI regSMC_RESP_1__SI;
typedef union SMC_RESP_2__CI__VI regSMC_RESP_2__CI__VI;
typedef union SMC_RESP_3__CI__VI regSMC_RESP_3__CI__VI;
typedef union SMC_RESP_4__CI__VI regSMC_RESP_4__CI__VI;
typedef union SMC_RESP_5__CI__VI regSMC_RESP_5__CI__VI;
typedef union SMC_RESP_6__CI__VI regSMC_RESP_6__CI__VI;
typedef union SMC_RESP_7__CI__VI regSMC_RESP_7__CI__VI;
typedef union SMC_RESP_8__CI__VI regSMC_RESP_8__CI__VI;
typedef union SMC_RESP_9__CI__VI regSMC_RESP_9__CI__VI;
typedef union SMC_SCRATCH0 regSMC_SCRATCH0;
typedef union SMC_SCRATCH1 regSMC_SCRATCH1;
typedef union SMC_SCRATCH10 regSMC_SCRATCH10;
typedef union SMC_SCRATCH11 regSMC_SCRATCH11;
typedef union SMC_SCRATCH12 regSMC_SCRATCH12;
typedef union SMC_SCRATCH2 regSMC_SCRATCH2;
typedef union SMC_SCRATCH3 regSMC_SCRATCH3;
typedef union SMC_SCRATCH4 regSMC_SCRATCH4;
typedef union SMC_SCRATCH5 regSMC_SCRATCH5;
typedef union SMC_SCRATCH6 regSMC_SCRATCH6;
typedef union SMC_SCRATCH7 regSMC_SCRATCH7;
typedef union SMC_SCRATCH8 regSMC_SCRATCH8;
typedef union SMC_SCRATCH9 regSMC_SCRATCH9;
typedef union SMC_SP__CI__VI regSMC_SP__CI__VI;
typedef union SMC_SRBM_CREDITS regSMC_SRBM_CREDITS;
typedef union SMC_SW_INT_CTXID__CI__VI regSMC_SW_INT_CTXID__CI__VI;
typedef union SMC_SW_INT__CI__VI regSMC_SW_INT__CI__VI;
typedef union SMC_SYSCON_ACP_RESP__CI__VI regSMC_SYSCON_ACP_RESP__CI__VI;
typedef union SMC_SYSCON_DBG_CNTL__CI__VI regSMC_SYSCON_DBG_CNTL__CI__VI;
typedef union SMC_SYSCON_GPIO_IN_0 regSMC_SYSCON_GPIO_IN_0;
typedef union SMC_SYSCON_GPIO_IN_1 regSMC_SYSCON_GPIO_IN_1;
typedef union SMC_SYSCON_GPIO_IN_2 regSMC_SYSCON_GPIO_IN_2;
typedef union SMC_SYSCON_GPIO_IN_3 regSMC_SYSCON_GPIO_IN_3;
typedef union SMC_SYSCON_GPIO_OUT_0 regSMC_SYSCON_GPIO_OUT_0;
typedef union SMC_SYSCON_GPIO_OUT_1 regSMC_SYSCON_GPIO_OUT_1;
typedef union SMC_SYSCON_GPIO_OUT_2 regSMC_SYSCON_GPIO_OUT_2;
typedef union SMC_SYSCON_GPIO_OUT_3 regSMC_SYSCON_GPIO_OUT_3;
typedef union SMC_SYSCON_HOST_RAM_PWRDN_0_1__SI regSMC_SYSCON_HOST_RAM_PWRDN_0_1__SI;
typedef union SMC_SYSCON_HOST_RAM_PWRDN_0__CI__VI regSMC_SYSCON_HOST_RAM_PWRDN_0__CI__VI;
typedef union SMC_SYSCON_HOST_RAM_PWRDN_1__CI__VI regSMC_SYSCON_HOST_RAM_PWRDN_1__CI__VI;
typedef union SMC_SYSCON_HOST_RAM_PWRDN_2_3__SI regSMC_SYSCON_HOST_RAM_PWRDN_2_3__SI;
typedef union SMC_SYSCON_HOST_RAM_PWRDN_2__CI__VI regSMC_SYSCON_HOST_RAM_PWRDN_2__CI__VI;
typedef union SMC_SYSCON_HOST_RAM_PWRDN_3__CI__VI regSMC_SYSCON_HOST_RAM_PWRDN_3__CI__VI;
typedef union SMC_SYSCON_HOST_RAM_PWRDN_4__CI__VI regSMC_SYSCON_HOST_RAM_PWRDN_4__CI__VI;
typedef union SMC_SYSCON_HOST_RAM_PWRDN_4__SI regSMC_SYSCON_HOST_RAM_PWRDN_4__SI;
typedef union SMC_SYSCON_INTR_SERVICE_INDEX__SI regSMC_SYSCON_INTR_SERVICE_INDEX__SI;
typedef union SMC_SYSCON_INTR_STATUS__SI regSMC_SYSCON_INTR_STATUS__SI;
typedef union SMC_SYSCON_LM32_CLOCK_CNTL_0 regSMC_SYSCON_LM32_CLOCK_CNTL_0;
typedef union SMC_SYSCON_LM32_CLOCK_CNTL_1 regSMC_SYSCON_LM32_CLOCK_CNTL_1;
typedef union SMC_SYSCON_LM32_CLOCK_CNTL_2 regSMC_SYSCON_LM32_CLOCK_CNTL_2;
typedef union SMC_SYSCON_LM32_RESET_CNTL regSMC_SYSCON_LM32_RESET_CNTL;
typedef union SMC_SYSCON_MISC_CNTL__CI__VI regSMC_SYSCON_MISC_CNTL__CI__VI;
typedef union SMC_SYSCON_MSG_0__CI__VI regSMC_SYSCON_MSG_0__CI__VI;
typedef union SMC_SYSCON_MSG_0__SI regSMC_SYSCON_MSG_0__SI;
typedef union SMC_SYSCON_MSG_10__CI__VI regSMC_SYSCON_MSG_10__CI__VI;
typedef union SMC_SYSCON_MSG_11__CI__VI regSMC_SYSCON_MSG_11__CI__VI;
typedef union SMC_SYSCON_MSG_1__CI__VI regSMC_SYSCON_MSG_1__CI__VI;
typedef union SMC_SYSCON_MSG_1__SI regSMC_SYSCON_MSG_1__SI;
typedef union SMC_SYSCON_MSG_2__CI__VI regSMC_SYSCON_MSG_2__CI__VI;
typedef union SMC_SYSCON_MSG_3__CI__VI regSMC_SYSCON_MSG_3__CI__VI;
typedef union SMC_SYSCON_MSG_4__CI__VI regSMC_SYSCON_MSG_4__CI__VI;
typedef union SMC_SYSCON_MSG_5__CI__VI regSMC_SYSCON_MSG_5__CI__VI;
typedef union SMC_SYSCON_MSG_6__CI__VI regSMC_SYSCON_MSG_6__CI__VI;
typedef union SMC_SYSCON_MSG_7__CI__VI regSMC_SYSCON_MSG_7__CI__VI;
typedef union SMC_SYSCON_MSG_8__CI__VI regSMC_SYSCON_MSG_8__CI__VI;
typedef union SMC_SYSCON_MSG_9__CI__VI regSMC_SYSCON_MSG_9__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_0__CI__VI regSMC_SYSCON_MSG_ARG_0__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_10__CI__VI regSMC_SYSCON_MSG_ARG_10__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_11__CI__VI regSMC_SYSCON_MSG_ARG_11__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_1__CI__VI regSMC_SYSCON_MSG_ARG_1__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_2__CI__VI regSMC_SYSCON_MSG_ARG_2__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_3__CI__VI regSMC_SYSCON_MSG_ARG_3__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_4__CI__VI regSMC_SYSCON_MSG_ARG_4__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_5__CI__VI regSMC_SYSCON_MSG_ARG_5__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_6__CI__VI regSMC_SYSCON_MSG_ARG_6__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_7__CI__VI regSMC_SYSCON_MSG_ARG_7__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_8__CI__VI regSMC_SYSCON_MSG_ARG_8__CI__VI;
typedef union SMC_SYSCON_MSG_ARG_9__CI__VI regSMC_SYSCON_MSG_ARG_9__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_0__CI__VI regSMC_SYSCON_MSG_RESP_0__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_0__SI regSMC_SYSCON_MSG_RESP_0__SI;
typedef union SMC_SYSCON_MSG_RESP_10__CI__VI regSMC_SYSCON_MSG_RESP_10__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_11__CI__VI regSMC_SYSCON_MSG_RESP_11__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_1__CI__VI regSMC_SYSCON_MSG_RESP_1__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_1__SI regSMC_SYSCON_MSG_RESP_1__SI;
typedef union SMC_SYSCON_MSG_RESP_2__CI__VI regSMC_SYSCON_MSG_RESP_2__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_3__CI__VI regSMC_SYSCON_MSG_RESP_3__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_4__CI__VI regSMC_SYSCON_MSG_RESP_4__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_5__CI__VI regSMC_SYSCON_MSG_RESP_5__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_6__CI__VI regSMC_SYSCON_MSG_RESP_6__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_7__CI__VI regSMC_SYSCON_MSG_RESP_7__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_8__CI__VI regSMC_SYSCON_MSG_RESP_8__CI__VI;
typedef union SMC_SYSCON_MSG_RESP_9__CI__VI regSMC_SYSCON_MSG_RESP_9__CI__VI;
typedef union SMC_SYSCON_MSTRCFG_0 regSMC_SYSCON_MSTRCFG_0;
typedef union SMC_SYSCON_MSTRCFG_1 regSMC_SYSCON_MSTRCFG_1;
typedef union SMC_SYSCON_MSTRCFG_2 regSMC_SYSCON_MSTRCFG_2;
typedef union SMC_SYSCON_MSTRCFG_3 regSMC_SYSCON_MSTRCFG_3;
typedef union SMC_SYSCON_MSTRCFG_4 regSMC_SYSCON_MSTRCFG_4;
typedef union SMC_SYSCON_MSTRCFG_5__CI__VI regSMC_SYSCON_MSTRCFG_5__CI__VI;
typedef union SMC_SYSCON_MUTEX_0__CI__VI regSMC_SYSCON_MUTEX_0__CI__VI;
typedef union SMC_SYSCON_MUTEX_1__CI__VI regSMC_SYSCON_MUTEX_1__CI__VI;
typedef union SMC_SYSCON_MUTEX_2__CI__VI regSMC_SYSCON_MUTEX_2__CI__VI;
typedef union SMC_SYSCON_MUTEX_3__CI__VI regSMC_SYSCON_MUTEX_3__CI__VI;
typedef union SMC_SYSCON_RAM_CFG regSMC_SYSCON_RAM_CFG;
typedef union SMC_SYSCON_SLVCFG regSMC_SYSCON_SLVCFG;
typedef union SMC_SYSCON_SP__CI__VI regSMC_SYSCON_SP__CI__VI;
typedef union SMC_SYSCON_UC_RAM_PWRDN_0_1__SI regSMC_SYSCON_UC_RAM_PWRDN_0_1__SI;
typedef union SMC_SYSCON_UC_RAM_PWRDN_0__CI__VI regSMC_SYSCON_UC_RAM_PWRDN_0__CI__VI;
typedef union SMC_SYSCON_UC_RAM_PWRDN_1__CI__VI regSMC_SYSCON_UC_RAM_PWRDN_1__CI__VI;
typedef union SMC_SYSCON_UC_RAM_PWRDN_2_3__SI regSMC_SYSCON_UC_RAM_PWRDN_2_3__SI;
typedef union SMC_SYSCON_UC_RAM_PWRDN_2__CI__VI regSMC_SYSCON_UC_RAM_PWRDN_2__CI__VI;
typedef union SMC_SYSCON_UC_RAM_PWRDN_3__CI__VI regSMC_SYSCON_UC_RAM_PWRDN_3__CI__VI;
typedef union SMC_SYSCON_UC_RAM_PWRDN_4__CI__VI regSMC_SYSCON_UC_RAM_PWRDN_4__CI__VI;
typedef union SMC_SYSCON_UC_RAM_PWRDN_4__SI regSMC_SYSCON_UC_RAM_PWRDN_4__SI;
typedef union SMC_TIMER_0_0_OCMP regSMC_TIMER_0_0_OCMP;
typedef union SMC_TIMER_0_1_OCMP regSMC_TIMER_0_1_OCMP;
typedef union SMC_TIMER_0_2_OCMP regSMC_TIMER_0_2_OCMP;
typedef union SMC_TIMER_0_3_OCMP regSMC_TIMER_0_3_OCMP;
typedef union SMC_TIMER_0_CMP_AUTOINC regSMC_TIMER_0_CMP_AUTOINC;
typedef union SMC_TIMER_0_CNT regSMC_TIMER_0_CNT;
typedef union SMC_TIMER_0_CTRL_0__CI__VI regSMC_TIMER_0_CTRL_0__CI__VI;
typedef union SMC_TIMER_0_CTRL_0__SI regSMC_TIMER_0_CTRL_0__SI;
typedef union SMC_TIMER_0_CTRL_1__CI__VI regSMC_TIMER_0_CTRL_1__CI__VI;
typedef union SMC_TIMER_0_CTRL_1__SI regSMC_TIMER_0_CTRL_1__SI;
typedef union SMC_TIMER_0_INTERRUPT regSMC_TIMER_0_INTERRUPT;
typedef union SMC_TIMER_1_0_OCMP regSMC_TIMER_1_0_OCMP;
typedef union SMC_TIMER_1_1_OCMP regSMC_TIMER_1_1_OCMP;
typedef union SMC_TIMER_1_2_OCMP regSMC_TIMER_1_2_OCMP;
typedef union SMC_TIMER_1_3_OCMP regSMC_TIMER_1_3_OCMP;
typedef union SMC_TIMER_1_CMP_AUTOINC regSMC_TIMER_1_CMP_AUTOINC;
typedef union SMC_TIMER_1_CNT regSMC_TIMER_1_CNT;
typedef union SMC_TIMER_1_CTRL_0__CI__VI regSMC_TIMER_1_CTRL_0__CI__VI;
typedef union SMC_TIMER_1_CTRL_0__SI regSMC_TIMER_1_CTRL_0__SI;
typedef union SMC_TIMER_1_CTRL_1__CI__VI regSMC_TIMER_1_CTRL_1__CI__VI;
typedef union SMC_TIMER_1_CTRL_1__SI regSMC_TIMER_1_CTRL_1__SI;
typedef union SMC_TIMER_1_INTERRUPT regSMC_TIMER_1_INTERRUPT;
typedef union SMC_TIMER_2_0_OCMP regSMC_TIMER_2_0_OCMP;
typedef union SMC_TIMER_2_1_OCMP regSMC_TIMER_2_1_OCMP;
typedef union SMC_TIMER_2_2_OCMP regSMC_TIMER_2_2_OCMP;
typedef union SMC_TIMER_2_3_OCMP regSMC_TIMER_2_3_OCMP;
typedef union SMC_TIMER_2_CMP_AUTOINC regSMC_TIMER_2_CMP_AUTOINC;
typedef union SMC_TIMER_2_CNT regSMC_TIMER_2_CNT;
typedef union SMC_TIMER_2_CTRL_0__CI__VI regSMC_TIMER_2_CTRL_0__CI__VI;
typedef union SMC_TIMER_2_CTRL_0__SI regSMC_TIMER_2_CTRL_0__SI;
typedef union SMC_TIMER_2_CTRL_1__CI__VI regSMC_TIMER_2_CTRL_1__CI__VI;
typedef union SMC_TIMER_2_CTRL_1__SI regSMC_TIMER_2_CTRL_1__SI;
typedef union SMC_TIMER_2_INTERRUPT regSMC_TIMER_2_INTERRUPT;
typedef union SMC_TIMER_3_0_OCMP regSMC_TIMER_3_0_OCMP;
typedef union SMC_TIMER_3_1_OCMP regSMC_TIMER_3_1_OCMP;
typedef union SMC_TIMER_3_2_OCMP regSMC_TIMER_3_2_OCMP;
typedef union SMC_TIMER_3_3_OCMP regSMC_TIMER_3_3_OCMP;
typedef union SMC_TIMER_3_CMP_AUTOINC regSMC_TIMER_3_CMP_AUTOINC;
typedef union SMC_TIMER_3_CNT regSMC_TIMER_3_CNT;
typedef union SMC_TIMER_3_CTRL_0__CI__VI regSMC_TIMER_3_CTRL_0__CI__VI;
typedef union SMC_TIMER_3_CTRL_0__SI regSMC_TIMER_3_CTRL_0__SI;
typedef union SMC_TIMER_3_CTRL_1__CI__VI regSMC_TIMER_3_CTRL_1__CI__VI;
typedef union SMC_TIMER_3_CTRL_1__SI regSMC_TIMER_3_CTRL_1__SI;
typedef union SMC_TIMER_3_INTERRUPT regSMC_TIMER_3_INTERRUPT;
typedef union SMC_TIMER_4_0_OCMP regSMC_TIMER_4_0_OCMP;
typedef union SMC_TIMER_4_1_OCMP regSMC_TIMER_4_1_OCMP;
typedef union SMC_TIMER_4_2_OCMP regSMC_TIMER_4_2_OCMP;
typedef union SMC_TIMER_4_3_OCMP regSMC_TIMER_4_3_OCMP;
typedef union SMC_TIMER_4_CMP_AUTOINC regSMC_TIMER_4_CMP_AUTOINC;
typedef union SMC_TIMER_4_CNT regSMC_TIMER_4_CNT;
typedef union SMC_TIMER_4_CTRL_0__CI__VI regSMC_TIMER_4_CTRL_0__CI__VI;
typedef union SMC_TIMER_4_CTRL_0__SI regSMC_TIMER_4_CTRL_0__SI;
typedef union SMC_TIMER_4_CTRL_1__CI__VI regSMC_TIMER_4_CTRL_1__CI__VI;
typedef union SMC_TIMER_4_CTRL_1__SI regSMC_TIMER_4_CTRL_1__SI;
typedef union SMC_TIMER_4_INTERRUPT regSMC_TIMER_4_INTERRUPT;
typedef union SMC_TIMER_5_0_OCMP regSMC_TIMER_5_0_OCMP;
typedef union SMC_TIMER_5_1_OCMP regSMC_TIMER_5_1_OCMP;
typedef union SMC_TIMER_5_2_OCMP regSMC_TIMER_5_2_OCMP;
typedef union SMC_TIMER_5_3_OCMP regSMC_TIMER_5_3_OCMP;
typedef union SMC_TIMER_5_CMP_AUTOINC regSMC_TIMER_5_CMP_AUTOINC;
typedef union SMC_TIMER_5_CNT regSMC_TIMER_5_CNT;
typedef union SMC_TIMER_5_CTRL_0__CI__VI regSMC_TIMER_5_CTRL_0__CI__VI;
typedef union SMC_TIMER_5_CTRL_0__SI regSMC_TIMER_5_CTRL_0__SI;
typedef union SMC_TIMER_5_CTRL_1__CI__VI regSMC_TIMER_5_CTRL_1__CI__VI;
typedef union SMC_TIMER_5_CTRL_1__SI regSMC_TIMER_5_CTRL_1__SI;
typedef union SMC_TIMER_5_INTERRUPT regSMC_TIMER_5_INTERRUPT;
typedef union SMC_TIMER_6_0_OCMP regSMC_TIMER_6_0_OCMP;
typedef union SMC_TIMER_6_1_OCMP regSMC_TIMER_6_1_OCMP;
typedef union SMC_TIMER_6_2_OCMP regSMC_TIMER_6_2_OCMP;
typedef union SMC_TIMER_6_3_OCMP regSMC_TIMER_6_3_OCMP;
typedef union SMC_TIMER_6_CMP_AUTOINC regSMC_TIMER_6_CMP_AUTOINC;
typedef union SMC_TIMER_6_CNT regSMC_TIMER_6_CNT;
typedef union SMC_TIMER_6_CTRL_0__CI__VI regSMC_TIMER_6_CTRL_0__CI__VI;
typedef union SMC_TIMER_6_CTRL_0__SI regSMC_TIMER_6_CTRL_0__SI;
typedef union SMC_TIMER_6_CTRL_1__CI__VI regSMC_TIMER_6_CTRL_1__CI__VI;
typedef union SMC_TIMER_6_CTRL_1__SI regSMC_TIMER_6_CTRL_1__SI;
typedef union SMC_TIMER_6_INTERRUPT regSMC_TIMER_6_INTERRUPT;
typedef union SMC_TIMER_7_0_OCMP regSMC_TIMER_7_0_OCMP;
typedef union SMC_TIMER_7_1_OCMP regSMC_TIMER_7_1_OCMP;
typedef union SMC_TIMER_7_2_OCMP regSMC_TIMER_7_2_OCMP;
typedef union SMC_TIMER_7_3_OCMP regSMC_TIMER_7_3_OCMP;
typedef union SMC_TIMER_7_CMP_AUTOINC regSMC_TIMER_7_CMP_AUTOINC;
typedef union SMC_TIMER_7_CNT regSMC_TIMER_7_CNT;
typedef union SMC_TIMER_7_CTRL_0__CI__VI regSMC_TIMER_7_CTRL_0__CI__VI;
typedef union SMC_TIMER_7_CTRL_0__SI regSMC_TIMER_7_CTRL_0__SI;
typedef union SMC_TIMER_7_CTRL_1__CI__VI regSMC_TIMER_7_CTRL_1__CI__VI;
typedef union SMC_TIMER_7_CTRL_1__SI regSMC_TIMER_7_CTRL_1__SI;
typedef union SMC_TIMER_7_INTERRUPT regSMC_TIMER_7_INTERRUPT;
typedef union SMC_UART_CFG__SI__CI regSMC_UART_CFG__SI__CI;
typedef union SMC_UART_CG_CNTL__CI regSMC_UART_CG_CNTL__CI;
typedef union SMC_UART_RXQ_STATUS__SI__CI regSMC_UART_RXQ_STATUS__SI__CI;
typedef union SMC_UART_RX_CFG__SI__CI regSMC_UART_RX_CFG__SI__CI;
typedef union SMC_UART_TX_Q__SI__CI regSMC_UART_TX_Q__SI__CI;
typedef union SMC_UART_TX_STATUS__SI__CI regSMC_UART_TX_STATUS__SI__CI;
typedef union SMIO_ENABLE regSMIO_ENABLE;
typedef union SMU_AUTH_STATUS__CI__VI regSMU_AUTH_STATUS__CI__VI;
typedef union SMU_BLOCKED_DATA__CI__VI regSMU_BLOCKED_DATA__CI__VI;
typedef union SMU_BRIDGE_MSTRCFG__CI__VI regSMU_BRIDGE_MSTRCFG__CI__VI;
typedef union SMU_CABLESAFE__CI__VI regSMU_CABLESAFE__CI__VI;
typedef union SMU_DFT_MISC__CI__VI regSMU_DFT_MISC__CI__VI;
typedef union SMU_DMA_ACTIVE_SAMPLE__CI__VI regSMU_DMA_ACTIVE_SAMPLE__CI__VI;
typedef union SMU_EFUSE_0__CI__VI regSMU_EFUSE_0__CI__VI;
typedef union SMU_FIRMWARE_AUTH__CI__VI regSMU_FIRMWARE_AUTH__CI__VI;
typedef union SMU_GPIOPAD_A__CI__VI regSMU_GPIOPAD_A__CI__VI;
typedef union SMU_GPIOPAD_EN__CI__VI regSMU_GPIOPAD_EN__CI__VI;
typedef union SMU_GPIOPAD_EXTERN_TRIG_CNTL__CI__VI regSMU_GPIOPAD_EXTERN_TRIG_CNTL__CI__VI;
typedef union SMU_GPIOPAD_INT_EN__CI__VI regSMU_GPIOPAD_INT_EN__CI__VI;
typedef union SMU_GPIOPAD_INT_POLARITY__CI__VI regSMU_GPIOPAD_INT_POLARITY__CI__VI;
typedef union SMU_GPIOPAD_INT_STAT_AK__CI__VI regSMU_GPIOPAD_INT_STAT_AK__CI__VI;
typedef union SMU_GPIOPAD_INT_STAT_EN__CI__VI regSMU_GPIOPAD_INT_STAT_EN__CI__VI;
typedef union SMU_GPIOPAD_INT_STAT__CI__VI regSMU_GPIOPAD_INT_STAT__CI__VI;
typedef union SMU_GPIOPAD_INT_TYPE__CI__VI regSMU_GPIOPAD_INT_TYPE__CI__VI;
typedef union SMU_GPIOPAD_MASK__CI__VI regSMU_GPIOPAD_MASK__CI__VI;
typedef union SMU_GPIOPAD_PD_EN__CI__VI regSMU_GPIOPAD_PD_EN__CI__VI;
typedef union SMU_GPIOPAD_PINSTRAPS__CI__VI regSMU_GPIOPAD_PINSTRAPS__CI__VI;
typedef union SMU_GPIOPAD_PU_EN__CI__VI regSMU_GPIOPAD_PU_EN__CI__VI;
typedef union SMU_GPIOPAD_RCVR_SEL__CI__VI regSMU_GPIOPAD_RCVR_SEL__CI__VI;
typedef union SMU_GPIOPAD_STRENGTH__CI__VI regSMU_GPIOPAD_STRENGTH__CI__VI;
typedef union SMU_GPIOPAD_SW_INT_STAT__CI__VI regSMU_GPIOPAD_SW_INT_STAT__CI__VI;
typedef union SMU_GPIOPAD_Y__CI__VI regSMU_GPIOPAD_Y__CI__VI;
typedef union SMU_IOC_CTRL__CI__VI regSMU_IOC_CTRL__CI__VI;
typedef union SMU_IOC_MSTRCFG__CI__VI regSMU_IOC_MSTRCFG__CI__VI;
typedef union SMU_IOC_PHASE1__CI__VI regSMU_IOC_PHASE1__CI__VI;
typedef union SMU_IOC_PHASE2__CI__VI regSMU_IOC_PHASE2__CI__VI;
typedef union SMU_IOC_PHASE3__CI__VI regSMU_IOC_PHASE3__CI__VI;
typedef union SMU_IOC_RDDATA__CI__VI regSMU_IOC_RDDATA__CI__VI;
typedef union SMU_KEY_READ_STATUS__CI__VI regSMU_KEY_READ_STATUS__CI__VI;
typedef union SMU_LCLK_CNTL__CI__VI regSMU_LCLK_CNTL__CI__VI;
typedef union SMU_LCLK_STATUS__CI__VI regSMU_LCLK_STATUS__CI__VI;
typedef union SMU_MAIN_PLL_OP_FREQ__CI__VI regSMU_MAIN_PLL_OP_FREQ__CI__VI;
typedef union SMU_MISC_STATUS__CI__VI regSMU_MISC_STATUS__CI__VI;
typedef union SMU_PM_MISC__CI__VI regSMU_PM_MISC__CI__VI;
typedef union SMU_PM_SIGNALS_OVERRIDE__CI__VI regSMU_PM_SIGNALS_OVERRIDE__CI__VI;
typedef union SMU_PSTATE_CONTROL__CI__VI regSMU_PSTATE_CONTROL__CI__VI;
typedef union SMU_RST_CTRL__CI__VI regSMU_RST_CTRL__CI__VI;
typedef union SMU_RST_OVERRIDE__CI__VI regSMU_RST_OVERRIDE__CI__VI;
typedef union SMU_SCLK_CNTL__CI__VI regSMU_SCLK_CNTL__CI__VI;
typedef union SMU_SCLK_STATUS__CI__VI regSMU_SCLK_STATUS__CI__VI;
typedef union SMU_SCRATCH0__CI__VI regSMU_SCRATCH0__CI__VI;
typedef union SMU_SCRATCH_A__CI__VI regSMU_SCRATCH_A__CI__VI;
typedef union SMU_SCRATCH_B__CI__VI regSMU_SCRATCH_B__CI__VI;
typedef union SMU_SCRATCH_C__CI__VI regSMU_SCRATCH_C__CI__VI;
typedef union SMU_SECURE_KEY_0__CI__VI regSMU_SECURE_KEY_0__CI__VI;
typedef union SMU_SECURE_KEY_1__CI__VI regSMU_SECURE_KEY_1__CI__VI;
typedef union SMU_SECURE_KEY_2__CI__VI regSMU_SECURE_KEY_2__CI__VI;
typedef union SMU_SECURE_KEY_3__CI__VI regSMU_SECURE_KEY_3__CI__VI;
typedef union SMU_SMC_IND_DATA__CI__VI regSMU_SMC_IND_DATA__CI__VI;
typedef union SMU_SMC_IND_INDEX__CI__VI regSMU_SMC_IND_INDEX__CI__VI;
typedef union SMU_SRAM_BLOCK_READ_HIGH_ADDR__CI__VI regSMU_SRAM_BLOCK_READ_HIGH_ADDR__CI__VI;
typedef union SMU_SRAM_BLOCK_READ_LOW_ADDR__CI__VI regSMU_SRAM_BLOCK_READ_LOW_ADDR__CI__VI;
typedef union SMU_SRAM_BLOCK_WRITE_HIGH_ADDR__CI__VI regSMU_SRAM_BLOCK_WRITE_HIGH_ADDR__CI__VI;
typedef union SMU_SRAM_BLOCK_WRITE_LOW_ADDR__CI__VI regSMU_SRAM_BLOCK_WRITE_LOW_ADDR__CI__VI;
typedef union SNAPSHOT_V_COUNTER__SI regSNAPSHOT_V_COUNTER__SI;
typedef union SPI_ARB_CYCLES_0 regSPI_ARB_CYCLES_0;
typedef union SPI_ARB_CYCLES_1 regSPI_ARB_CYCLES_1;
typedef union SPI_ARB_PRIORITY__CI__VI regSPI_ARB_PRIORITY__CI__VI;
typedef union SPI_ARB_PRIORITY__SI regSPI_ARB_PRIORITY__SI;
typedef union SPI_BARYC_CNTL regSPI_BARYC_CNTL;
typedef union SPI_CDBG_SYS_CS0__CI__VI regSPI_CDBG_SYS_CS0__CI__VI;
typedef union SPI_CDBG_SYS_CS1__CI__VI regSPI_CDBG_SYS_CS1__CI__VI;
typedef union SPI_CDBG_SYS_GFX__CI__VI regSPI_CDBG_SYS_GFX__CI__VI;
typedef union SPI_CDBG_SYS_HP3D__CI__VI regSPI_CDBG_SYS_HP3D__CI__VI;
typedef union SPI_COMPUTE_QUEUE_RESET__CI__VI regSPI_COMPUTE_QUEUE_RESET__CI__VI;
typedef union SPI_CONFIG_CNTL regSPI_CONFIG_CNTL;
typedef union SPI_CONFIG_CNTL_1 regSPI_CONFIG_CNTL_1;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_0__CI__VI regSPI_CSQ_WF_ACTIVE_COUNT_0__CI__VI;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_1__CI__VI regSPI_CSQ_WF_ACTIVE_COUNT_1__CI__VI;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_2__CI__VI regSPI_CSQ_WF_ACTIVE_COUNT_2__CI__VI;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_3__CI__VI regSPI_CSQ_WF_ACTIVE_COUNT_3__CI__VI;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_4__CI__VI regSPI_CSQ_WF_ACTIVE_COUNT_4__CI__VI;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_5__CI__VI regSPI_CSQ_WF_ACTIVE_COUNT_5__CI__VI;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_6__CI__VI regSPI_CSQ_WF_ACTIVE_COUNT_6__CI__VI;
typedef union SPI_CSQ_WF_ACTIVE_COUNT_7__CI__VI regSPI_CSQ_WF_ACTIVE_COUNT_7__CI__VI;
typedef union SPI_CSQ_WF_ACTIVE_STATUS__CI__VI regSPI_CSQ_WF_ACTIVE_STATUS__CI__VI;
typedef union SPI_DEBUG_BUSY__CI__VI regSPI_DEBUG_BUSY__CI__VI;
typedef union SPI_DEBUG_BUSY__SI regSPI_DEBUG_BUSY__SI;
typedef union SPI_DEBUG_CNTL__CI__VI regSPI_DEBUG_CNTL__CI__VI;
typedef union SPI_DEBUG_CNTL__SI regSPI_DEBUG_CNTL__SI;
typedef union SPI_DEBUG_READ regSPI_DEBUG_READ;
typedef union SPI_DYN_GPR_LOCK_EN__SI regSPI_DYN_GPR_LOCK_EN__SI;
typedef union SPI_GDBG_TBA_HI__CI__VI regSPI_GDBG_TBA_HI__CI__VI;
typedef union SPI_GDBG_TBA_LO__CI__VI regSPI_GDBG_TBA_LO__CI__VI;
typedef union SPI_GDBG_TMA_HI__CI__VI regSPI_GDBG_TMA_HI__CI__VI;
typedef union SPI_GDBG_TMA_LO__CI__VI regSPI_GDBG_TMA_LO__CI__VI;
typedef union SPI_GDBG_TRAP_CONFIG__CI__VI regSPI_GDBG_TRAP_CONFIG__CI__VI;
typedef union SPI_GDBG_TRAP_DATA0__CI__VI regSPI_GDBG_TRAP_DATA0__CI__VI;
typedef union SPI_GDBG_TRAP_DATA1__CI__VI regSPI_GDBG_TRAP_DATA1__CI__VI;
typedef union SPI_GDBG_TRAP_MASK__CI__VI regSPI_GDBG_TRAP_MASK__CI__VI;
typedef union SPI_GDBG_WAVE_CNTL__CI__VI regSPI_GDBG_WAVE_CNTL__CI__VI;
typedef union SPI_GDS_CREDITS regSPI_GDS_CREDITS;
typedef union SPI_INTERP_CONTROL_0 regSPI_INTERP_CONTROL_0;
typedef union SPI_LB_CTR_CTRL regSPI_LB_CTR_CTRL;
typedef union SPI_LB_CU_MASK regSPI_LB_CU_MASK;
typedef union SPI_LB_DATA_REG regSPI_LB_DATA_REG;
typedef union SPI_P0_TRAP_SCREEN_GPR_MIN__CI__VI regSPI_P0_TRAP_SCREEN_GPR_MIN__CI__VI;
typedef union SPI_P0_TRAP_SCREEN_PSBA_HI__CI__VI regSPI_P0_TRAP_SCREEN_PSBA_HI__CI__VI;
typedef union SPI_P0_TRAP_SCREEN_PSBA_LO__CI__VI regSPI_P0_TRAP_SCREEN_PSBA_LO__CI__VI;
typedef union SPI_P0_TRAP_SCREEN_PSMA_HI__CI__VI regSPI_P0_TRAP_SCREEN_PSMA_HI__CI__VI;
typedef union SPI_P0_TRAP_SCREEN_PSMA_LO__CI__VI regSPI_P0_TRAP_SCREEN_PSMA_LO__CI__VI;
typedef union SPI_P1_TRAP_SCREEN_GPR_MIN__CI__VI regSPI_P1_TRAP_SCREEN_GPR_MIN__CI__VI;
typedef union SPI_P1_TRAP_SCREEN_PSBA_HI__CI__VI regSPI_P1_TRAP_SCREEN_PSBA_HI__CI__VI;
typedef union SPI_P1_TRAP_SCREEN_PSBA_LO__CI__VI regSPI_P1_TRAP_SCREEN_PSBA_LO__CI__VI;
typedef union SPI_P1_TRAP_SCREEN_PSMA_HI__CI__VI regSPI_P1_TRAP_SCREEN_PSMA_HI__CI__VI;
typedef union SPI_P1_TRAP_SCREEN_PSMA_LO__CI__VI regSPI_P1_TRAP_SCREEN_PSMA_LO__CI__VI;
typedef union SPI_PERFCOUNTER0_HI regSPI_PERFCOUNTER0_HI;
typedef union SPI_PERFCOUNTER0_LO regSPI_PERFCOUNTER0_LO;
typedef union SPI_PERFCOUNTER0_SELECT regSPI_PERFCOUNTER0_SELECT;
typedef union SPI_PERFCOUNTER0_SELECT1__CI__VI regSPI_PERFCOUNTER0_SELECT1__CI__VI;
typedef union SPI_PERFCOUNTER1_HI regSPI_PERFCOUNTER1_HI;
typedef union SPI_PERFCOUNTER1_LO regSPI_PERFCOUNTER1_LO;
typedef union SPI_PERFCOUNTER1_SELECT regSPI_PERFCOUNTER1_SELECT;
typedef union SPI_PERFCOUNTER1_SELECT1__CI__VI regSPI_PERFCOUNTER1_SELECT1__CI__VI;
typedef union SPI_PERFCOUNTER2_HI regSPI_PERFCOUNTER2_HI;
typedef union SPI_PERFCOUNTER2_LO regSPI_PERFCOUNTER2_LO;
typedef union SPI_PERFCOUNTER2_SELECT regSPI_PERFCOUNTER2_SELECT;
typedef union SPI_PERFCOUNTER2_SELECT1__CI__VI regSPI_PERFCOUNTER2_SELECT1__CI__VI;
typedef union SPI_PERFCOUNTER3_HI regSPI_PERFCOUNTER3_HI;
typedef union SPI_PERFCOUNTER3_LO regSPI_PERFCOUNTER3_LO;
typedef union SPI_PERFCOUNTER3_SELECT regSPI_PERFCOUNTER3_SELECT;
typedef union SPI_PERFCOUNTER3_SELECT1__CI__VI regSPI_PERFCOUNTER3_SELECT1__CI__VI;
typedef union SPI_PERFCOUNTER4_HI__CI__VI regSPI_PERFCOUNTER4_HI__CI__VI;
typedef union SPI_PERFCOUNTER4_LO__CI__VI regSPI_PERFCOUNTER4_LO__CI__VI;
typedef union SPI_PERFCOUNTER4_SELECT__CI__VI regSPI_PERFCOUNTER4_SELECT__CI__VI;
typedef union SPI_PERFCOUNTER5_HI__CI__VI regSPI_PERFCOUNTER5_HI__CI__VI;
typedef union SPI_PERFCOUNTER5_LO__CI__VI regSPI_PERFCOUNTER5_LO__CI__VI;
typedef union SPI_PERFCOUNTER5_SELECT__CI__VI regSPI_PERFCOUNTER5_SELECT__CI__VI;
typedef union SPI_PERFCOUNTER_BINS regSPI_PERFCOUNTER_BINS;
typedef union SPI_PG_ENABLE_STATIC_CU_MASK regSPI_PG_ENABLE_STATIC_CU_MASK;
typedef union SPI_PS_INPUT_ADDR regSPI_PS_INPUT_ADDR;
typedef union SPI_PS_INPUT_CNTL_0 regSPI_PS_INPUT_CNTL_0;
typedef union SPI_PS_INPUT_CNTL_1 regSPI_PS_INPUT_CNTL_1;
typedef union SPI_PS_INPUT_CNTL_10 regSPI_PS_INPUT_CNTL_10;
typedef union SPI_PS_INPUT_CNTL_11 regSPI_PS_INPUT_CNTL_11;
typedef union SPI_PS_INPUT_CNTL_12 regSPI_PS_INPUT_CNTL_12;
typedef union SPI_PS_INPUT_CNTL_13 regSPI_PS_INPUT_CNTL_13;
typedef union SPI_PS_INPUT_CNTL_14 regSPI_PS_INPUT_CNTL_14;
typedef union SPI_PS_INPUT_CNTL_15 regSPI_PS_INPUT_CNTL_15;
typedef union SPI_PS_INPUT_CNTL_16 regSPI_PS_INPUT_CNTL_16;
typedef union SPI_PS_INPUT_CNTL_17 regSPI_PS_INPUT_CNTL_17;
typedef union SPI_PS_INPUT_CNTL_18 regSPI_PS_INPUT_CNTL_18;
typedef union SPI_PS_INPUT_CNTL_19 regSPI_PS_INPUT_CNTL_19;
typedef union SPI_PS_INPUT_CNTL_2 regSPI_PS_INPUT_CNTL_2;
typedef union SPI_PS_INPUT_CNTL_20 regSPI_PS_INPUT_CNTL_20;
typedef union SPI_PS_INPUT_CNTL_21 regSPI_PS_INPUT_CNTL_21;
typedef union SPI_PS_INPUT_CNTL_22 regSPI_PS_INPUT_CNTL_22;
typedef union SPI_PS_INPUT_CNTL_23 regSPI_PS_INPUT_CNTL_23;
typedef union SPI_PS_INPUT_CNTL_24 regSPI_PS_INPUT_CNTL_24;
typedef union SPI_PS_INPUT_CNTL_25 regSPI_PS_INPUT_CNTL_25;
typedef union SPI_PS_INPUT_CNTL_26 regSPI_PS_INPUT_CNTL_26;
typedef union SPI_PS_INPUT_CNTL_27 regSPI_PS_INPUT_CNTL_27;
typedef union SPI_PS_INPUT_CNTL_28 regSPI_PS_INPUT_CNTL_28;
typedef union SPI_PS_INPUT_CNTL_29 regSPI_PS_INPUT_CNTL_29;
typedef union SPI_PS_INPUT_CNTL_3 regSPI_PS_INPUT_CNTL_3;
typedef union SPI_PS_INPUT_CNTL_30 regSPI_PS_INPUT_CNTL_30;
typedef union SPI_PS_INPUT_CNTL_31 regSPI_PS_INPUT_CNTL_31;
typedef union SPI_PS_INPUT_CNTL_4 regSPI_PS_INPUT_CNTL_4;
typedef union SPI_PS_INPUT_CNTL_5 regSPI_PS_INPUT_CNTL_5;
typedef union SPI_PS_INPUT_CNTL_6 regSPI_PS_INPUT_CNTL_6;
typedef union SPI_PS_INPUT_CNTL_7 regSPI_PS_INPUT_CNTL_7;
typedef union SPI_PS_INPUT_CNTL_8 regSPI_PS_INPUT_CNTL_8;
typedef union SPI_PS_INPUT_CNTL_9 regSPI_PS_INPUT_CNTL_9;
typedef union SPI_PS_INPUT_ENA regSPI_PS_INPUT_ENA;
typedef union SPI_PS_IN_CONTROL regSPI_PS_IN_CONTROL;
typedef union SPI_PS_MAX_WAVE_ID regSPI_PS_MAX_WAVE_ID;
typedef union SPI_RESET_DEBUG__CI__VI regSPI_RESET_DEBUG__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_0__CI__VI regSPI_RESOURCE_RESERVE_CU_0__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_10__CI__VI regSPI_RESOURCE_RESERVE_CU_10__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_11__CI__VI regSPI_RESOURCE_RESERVE_CU_11__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_1__CI__VI regSPI_RESOURCE_RESERVE_CU_1__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_2__CI__VI regSPI_RESOURCE_RESERVE_CU_2__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_3__CI__VI regSPI_RESOURCE_RESERVE_CU_3__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_4__CI__VI regSPI_RESOURCE_RESERVE_CU_4__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_5__CI__VI regSPI_RESOURCE_RESERVE_CU_5__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_6__CI__VI regSPI_RESOURCE_RESERVE_CU_6__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_7__CI__VI regSPI_RESOURCE_RESERVE_CU_7__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_8__CI__VI regSPI_RESOURCE_RESERVE_CU_8__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_9__CI__VI regSPI_RESOURCE_RESERVE_CU_9__CI__VI;
typedef union SPI_RESOURCE_RESERVE_CU_AB_0__SI regSPI_RESOURCE_RESERVE_CU_AB_0__SI;
typedef union SPI_RESOURCE_RESERVE_CU_AB_1__SI regSPI_RESOURCE_RESERVE_CU_AB_1__SI;
typedef union SPI_RESOURCE_RESERVE_CU_AB_2__SI regSPI_RESOURCE_RESERVE_CU_AB_2__SI;
typedef union SPI_RESOURCE_RESERVE_CU_AB_3__SI regSPI_RESOURCE_RESERVE_CU_AB_3__SI;
typedef union SPI_RESOURCE_RESERVE_CU_AB_4__SI regSPI_RESOURCE_RESERVE_CU_AB_4__SI;
typedef union SPI_RESOURCE_RESERVE_CU_AB_5__SI regSPI_RESOURCE_RESERVE_CU_AB_5__SI;
typedef union SPI_RESOURCE_RESERVE_CU_AB_6__SI regSPI_RESOURCE_RESERVE_CU_AB_6__SI;
typedef union SPI_RESOURCE_RESERVE_CU_AB_7__SI regSPI_RESOURCE_RESERVE_CU_AB_7__SI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_0__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_0__CI__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_10__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_10__CI__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_11__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_11__CI__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_1__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_1__CI__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_2__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_2__CI__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_3__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_3__CI__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_4__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_4__CI__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_5__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_5__CI__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_6__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_6__CI__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_7__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_7__CI__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_8__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_8__CI__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_9__CI__VI regSPI_RESOURCE_RESERVE_EN_CU_9__CI__VI;
typedef union SPI_SHADER_COL_FORMAT regSPI_SHADER_COL_FORMAT;
typedef union SPI_SHADER_LATE_ALLOC_VS__CI__VI regSPI_SHADER_LATE_ALLOC_VS__CI__VI;
typedef union SPI_SHADER_PGM_HI_ES regSPI_SHADER_PGM_HI_ES;
typedef union SPI_SHADER_PGM_HI_GS regSPI_SHADER_PGM_HI_GS;
typedef union SPI_SHADER_PGM_HI_HS regSPI_SHADER_PGM_HI_HS;
typedef union SPI_SHADER_PGM_HI_LS regSPI_SHADER_PGM_HI_LS;
typedef union SPI_SHADER_PGM_HI_PS regSPI_SHADER_PGM_HI_PS;
typedef union SPI_SHADER_PGM_HI_VS regSPI_SHADER_PGM_HI_VS;
typedef union SPI_SHADER_PGM_LO_ES regSPI_SHADER_PGM_LO_ES;
typedef union SPI_SHADER_PGM_LO_GS regSPI_SHADER_PGM_LO_GS;
typedef union SPI_SHADER_PGM_LO_HS regSPI_SHADER_PGM_LO_HS;
typedef union SPI_SHADER_PGM_LO_LS regSPI_SHADER_PGM_LO_LS;
typedef union SPI_SHADER_PGM_LO_PS regSPI_SHADER_PGM_LO_PS;
typedef union SPI_SHADER_PGM_LO_VS regSPI_SHADER_PGM_LO_VS;
typedef union SPI_SHADER_PGM_RSRC1_ES regSPI_SHADER_PGM_RSRC1_ES;
typedef union SPI_SHADER_PGM_RSRC1_GS regSPI_SHADER_PGM_RSRC1_GS;
typedef union SPI_SHADER_PGM_RSRC1_HS regSPI_SHADER_PGM_RSRC1_HS;
typedef union SPI_SHADER_PGM_RSRC1_LS regSPI_SHADER_PGM_RSRC1_LS;
typedef union SPI_SHADER_PGM_RSRC1_PS regSPI_SHADER_PGM_RSRC1_PS;
typedef union SPI_SHADER_PGM_RSRC1_VS regSPI_SHADER_PGM_RSRC1_VS;
typedef union SPI_SHADER_PGM_RSRC2_ES regSPI_SHADER_PGM_RSRC2_ES;
typedef union SPI_SHADER_PGM_RSRC2_ES_GS__CI__VI regSPI_SHADER_PGM_RSRC2_ES_GS__CI__VI;
typedef union SPI_SHADER_PGM_RSRC2_ES_VS__CI__VI regSPI_SHADER_PGM_RSRC2_ES_VS__CI__VI;
typedef union SPI_SHADER_PGM_RSRC2_GS regSPI_SHADER_PGM_RSRC2_GS;
typedef union SPI_SHADER_PGM_RSRC2_HS regSPI_SHADER_PGM_RSRC2_HS;
typedef union SPI_SHADER_PGM_RSRC2_LS regSPI_SHADER_PGM_RSRC2_LS;
typedef union SPI_SHADER_PGM_RSRC2_LS_ES__CI__VI regSPI_SHADER_PGM_RSRC2_LS_ES__CI__VI;
typedef union SPI_SHADER_PGM_RSRC2_LS_HS__CI__VI regSPI_SHADER_PGM_RSRC2_LS_HS__CI__VI;
typedef union SPI_SHADER_PGM_RSRC2_LS_VS__CI__VI regSPI_SHADER_PGM_RSRC2_LS_VS__CI__VI;
typedef union SPI_SHADER_PGM_RSRC2_PS regSPI_SHADER_PGM_RSRC2_PS;
typedef union SPI_SHADER_PGM_RSRC2_VS regSPI_SHADER_PGM_RSRC2_VS;
typedef union SPI_SHADER_PGM_RSRC3_ES__CI__VI regSPI_SHADER_PGM_RSRC3_ES__CI__VI;
typedef union SPI_SHADER_PGM_RSRC3_GS__CI__VI regSPI_SHADER_PGM_RSRC3_GS__CI__VI;
typedef union SPI_SHADER_PGM_RSRC3_HS__CI__VI regSPI_SHADER_PGM_RSRC3_HS__CI__VI;
typedef union SPI_SHADER_PGM_RSRC3_LS__CI__VI regSPI_SHADER_PGM_RSRC3_LS__CI__VI;
typedef union SPI_SHADER_PGM_RSRC3_PS__CI__VI regSPI_SHADER_PGM_RSRC3_PS__CI__VI;
typedef union SPI_SHADER_PGM_RSRC3_VS__CI__VI regSPI_SHADER_PGM_RSRC3_VS__CI__VI;
typedef union SPI_SHADER_POS_FORMAT regSPI_SHADER_POS_FORMAT;
typedef union SPI_SHADER_TBA_HI_ES regSPI_SHADER_TBA_HI_ES;
typedef union SPI_SHADER_TBA_HI_GS regSPI_SHADER_TBA_HI_GS;
typedef union SPI_SHADER_TBA_HI_HS regSPI_SHADER_TBA_HI_HS;
typedef union SPI_SHADER_TBA_HI_LS regSPI_SHADER_TBA_HI_LS;
typedef union SPI_SHADER_TBA_HI_PS regSPI_SHADER_TBA_HI_PS;
typedef union SPI_SHADER_TBA_HI_VS regSPI_SHADER_TBA_HI_VS;
typedef union SPI_SHADER_TBA_LO_ES regSPI_SHADER_TBA_LO_ES;
typedef union SPI_SHADER_TBA_LO_GS regSPI_SHADER_TBA_LO_GS;
typedef union SPI_SHADER_TBA_LO_HS regSPI_SHADER_TBA_LO_HS;
typedef union SPI_SHADER_TBA_LO_LS regSPI_SHADER_TBA_LO_LS;
typedef union SPI_SHADER_TBA_LO_PS regSPI_SHADER_TBA_LO_PS;
typedef union SPI_SHADER_TBA_LO_VS regSPI_SHADER_TBA_LO_VS;
typedef union SPI_SHADER_TMA_HI_ES regSPI_SHADER_TMA_HI_ES;
typedef union SPI_SHADER_TMA_HI_GS regSPI_SHADER_TMA_HI_GS;
typedef union SPI_SHADER_TMA_HI_HS regSPI_SHADER_TMA_HI_HS;
typedef union SPI_SHADER_TMA_HI_LS regSPI_SHADER_TMA_HI_LS;
typedef union SPI_SHADER_TMA_HI_PS regSPI_SHADER_TMA_HI_PS;
typedef union SPI_SHADER_TMA_HI_VS regSPI_SHADER_TMA_HI_VS;
typedef union SPI_SHADER_TMA_LO_ES regSPI_SHADER_TMA_LO_ES;
typedef union SPI_SHADER_TMA_LO_GS regSPI_SHADER_TMA_LO_GS;
typedef union SPI_SHADER_TMA_LO_HS regSPI_SHADER_TMA_LO_HS;
typedef union SPI_SHADER_TMA_LO_LS regSPI_SHADER_TMA_LO_LS;
typedef union SPI_SHADER_TMA_LO_PS regSPI_SHADER_TMA_LO_PS;
typedef union SPI_SHADER_TMA_LO_VS regSPI_SHADER_TMA_LO_VS;
typedef union SPI_SHADER_USER_DATA_ES_0 regSPI_SHADER_USER_DATA_ES_0;
typedef union SPI_SHADER_USER_DATA_ES_1 regSPI_SHADER_USER_DATA_ES_1;
typedef union SPI_SHADER_USER_DATA_ES_10 regSPI_SHADER_USER_DATA_ES_10;
typedef union SPI_SHADER_USER_DATA_ES_11 regSPI_SHADER_USER_DATA_ES_11;
typedef union SPI_SHADER_USER_DATA_ES_12 regSPI_SHADER_USER_DATA_ES_12;
typedef union SPI_SHADER_USER_DATA_ES_13 regSPI_SHADER_USER_DATA_ES_13;
typedef union SPI_SHADER_USER_DATA_ES_14 regSPI_SHADER_USER_DATA_ES_14;
typedef union SPI_SHADER_USER_DATA_ES_15 regSPI_SHADER_USER_DATA_ES_15;
typedef union SPI_SHADER_USER_DATA_ES_2 regSPI_SHADER_USER_DATA_ES_2;
typedef union SPI_SHADER_USER_DATA_ES_3 regSPI_SHADER_USER_DATA_ES_3;
typedef union SPI_SHADER_USER_DATA_ES_4 regSPI_SHADER_USER_DATA_ES_4;
typedef union SPI_SHADER_USER_DATA_ES_5 regSPI_SHADER_USER_DATA_ES_5;
typedef union SPI_SHADER_USER_DATA_ES_6 regSPI_SHADER_USER_DATA_ES_6;
typedef union SPI_SHADER_USER_DATA_ES_7 regSPI_SHADER_USER_DATA_ES_7;
typedef union SPI_SHADER_USER_DATA_ES_8 regSPI_SHADER_USER_DATA_ES_8;
typedef union SPI_SHADER_USER_DATA_ES_9 regSPI_SHADER_USER_DATA_ES_9;
typedef union SPI_SHADER_USER_DATA_GS_0 regSPI_SHADER_USER_DATA_GS_0;
typedef union SPI_SHADER_USER_DATA_GS_1 regSPI_SHADER_USER_DATA_GS_1;
typedef union SPI_SHADER_USER_DATA_GS_10 regSPI_SHADER_USER_DATA_GS_10;
typedef union SPI_SHADER_USER_DATA_GS_11 regSPI_SHADER_USER_DATA_GS_11;
typedef union SPI_SHADER_USER_DATA_GS_12 regSPI_SHADER_USER_DATA_GS_12;
typedef union SPI_SHADER_USER_DATA_GS_13 regSPI_SHADER_USER_DATA_GS_13;
typedef union SPI_SHADER_USER_DATA_GS_14 regSPI_SHADER_USER_DATA_GS_14;
typedef union SPI_SHADER_USER_DATA_GS_15 regSPI_SHADER_USER_DATA_GS_15;
typedef union SPI_SHADER_USER_DATA_GS_2 regSPI_SHADER_USER_DATA_GS_2;
typedef union SPI_SHADER_USER_DATA_GS_3 regSPI_SHADER_USER_DATA_GS_3;
typedef union SPI_SHADER_USER_DATA_GS_4 regSPI_SHADER_USER_DATA_GS_4;
typedef union SPI_SHADER_USER_DATA_GS_5 regSPI_SHADER_USER_DATA_GS_5;
typedef union SPI_SHADER_USER_DATA_GS_6 regSPI_SHADER_USER_DATA_GS_6;
typedef union SPI_SHADER_USER_DATA_GS_7 regSPI_SHADER_USER_DATA_GS_7;
typedef union SPI_SHADER_USER_DATA_GS_8 regSPI_SHADER_USER_DATA_GS_8;
typedef union SPI_SHADER_USER_DATA_GS_9 regSPI_SHADER_USER_DATA_GS_9;
typedef union SPI_SHADER_USER_DATA_HS_0 regSPI_SHADER_USER_DATA_HS_0;
typedef union SPI_SHADER_USER_DATA_HS_1 regSPI_SHADER_USER_DATA_HS_1;
typedef union SPI_SHADER_USER_DATA_HS_10 regSPI_SHADER_USER_DATA_HS_10;
typedef union SPI_SHADER_USER_DATA_HS_11 regSPI_SHADER_USER_DATA_HS_11;
typedef union SPI_SHADER_USER_DATA_HS_12 regSPI_SHADER_USER_DATA_HS_12;
typedef union SPI_SHADER_USER_DATA_HS_13 regSPI_SHADER_USER_DATA_HS_13;
typedef union SPI_SHADER_USER_DATA_HS_14 regSPI_SHADER_USER_DATA_HS_14;
typedef union SPI_SHADER_USER_DATA_HS_15 regSPI_SHADER_USER_DATA_HS_15;
typedef union SPI_SHADER_USER_DATA_HS_2 regSPI_SHADER_USER_DATA_HS_2;
typedef union SPI_SHADER_USER_DATA_HS_3 regSPI_SHADER_USER_DATA_HS_3;
typedef union SPI_SHADER_USER_DATA_HS_4 regSPI_SHADER_USER_DATA_HS_4;
typedef union SPI_SHADER_USER_DATA_HS_5 regSPI_SHADER_USER_DATA_HS_5;
typedef union SPI_SHADER_USER_DATA_HS_6 regSPI_SHADER_USER_DATA_HS_6;
typedef union SPI_SHADER_USER_DATA_HS_7 regSPI_SHADER_USER_DATA_HS_7;
typedef union SPI_SHADER_USER_DATA_HS_8 regSPI_SHADER_USER_DATA_HS_8;
typedef union SPI_SHADER_USER_DATA_HS_9 regSPI_SHADER_USER_DATA_HS_9;
typedef union SPI_SHADER_USER_DATA_LS_0 regSPI_SHADER_USER_DATA_LS_0;
typedef union SPI_SHADER_USER_DATA_LS_1 regSPI_SHADER_USER_DATA_LS_1;
typedef union SPI_SHADER_USER_DATA_LS_10 regSPI_SHADER_USER_DATA_LS_10;
typedef union SPI_SHADER_USER_DATA_LS_11 regSPI_SHADER_USER_DATA_LS_11;
typedef union SPI_SHADER_USER_DATA_LS_12 regSPI_SHADER_USER_DATA_LS_12;
typedef union SPI_SHADER_USER_DATA_LS_13 regSPI_SHADER_USER_DATA_LS_13;
typedef union SPI_SHADER_USER_DATA_LS_14 regSPI_SHADER_USER_DATA_LS_14;
typedef union SPI_SHADER_USER_DATA_LS_15 regSPI_SHADER_USER_DATA_LS_15;
typedef union SPI_SHADER_USER_DATA_LS_2 regSPI_SHADER_USER_DATA_LS_2;
typedef union SPI_SHADER_USER_DATA_LS_3 regSPI_SHADER_USER_DATA_LS_3;
typedef union SPI_SHADER_USER_DATA_LS_4 regSPI_SHADER_USER_DATA_LS_4;
typedef union SPI_SHADER_USER_DATA_LS_5 regSPI_SHADER_USER_DATA_LS_5;
typedef union SPI_SHADER_USER_DATA_LS_6 regSPI_SHADER_USER_DATA_LS_6;
typedef union SPI_SHADER_USER_DATA_LS_7 regSPI_SHADER_USER_DATA_LS_7;
typedef union SPI_SHADER_USER_DATA_LS_8 regSPI_SHADER_USER_DATA_LS_8;
typedef union SPI_SHADER_USER_DATA_LS_9 regSPI_SHADER_USER_DATA_LS_9;
typedef union SPI_SHADER_USER_DATA_PS_0 regSPI_SHADER_USER_DATA_PS_0;
typedef union SPI_SHADER_USER_DATA_PS_1 regSPI_SHADER_USER_DATA_PS_1;
typedef union SPI_SHADER_USER_DATA_PS_10 regSPI_SHADER_USER_DATA_PS_10;
typedef union SPI_SHADER_USER_DATA_PS_11 regSPI_SHADER_USER_DATA_PS_11;
typedef union SPI_SHADER_USER_DATA_PS_12 regSPI_SHADER_USER_DATA_PS_12;
typedef union SPI_SHADER_USER_DATA_PS_13 regSPI_SHADER_USER_DATA_PS_13;
typedef union SPI_SHADER_USER_DATA_PS_14 regSPI_SHADER_USER_DATA_PS_14;
typedef union SPI_SHADER_USER_DATA_PS_15 regSPI_SHADER_USER_DATA_PS_15;
typedef union SPI_SHADER_USER_DATA_PS_2 regSPI_SHADER_USER_DATA_PS_2;
typedef union SPI_SHADER_USER_DATA_PS_3 regSPI_SHADER_USER_DATA_PS_3;
typedef union SPI_SHADER_USER_DATA_PS_4 regSPI_SHADER_USER_DATA_PS_4;
typedef union SPI_SHADER_USER_DATA_PS_5 regSPI_SHADER_USER_DATA_PS_5;
typedef union SPI_SHADER_USER_DATA_PS_6 regSPI_SHADER_USER_DATA_PS_6;
typedef union SPI_SHADER_USER_DATA_PS_7 regSPI_SHADER_USER_DATA_PS_7;
typedef union SPI_SHADER_USER_DATA_PS_8 regSPI_SHADER_USER_DATA_PS_8;
typedef union SPI_SHADER_USER_DATA_PS_9 regSPI_SHADER_USER_DATA_PS_9;
typedef union SPI_SHADER_USER_DATA_VS_0 regSPI_SHADER_USER_DATA_VS_0;
typedef union SPI_SHADER_USER_DATA_VS_1 regSPI_SHADER_USER_DATA_VS_1;
typedef union SPI_SHADER_USER_DATA_VS_10 regSPI_SHADER_USER_DATA_VS_10;
typedef union SPI_SHADER_USER_DATA_VS_11 regSPI_SHADER_USER_DATA_VS_11;
typedef union SPI_SHADER_USER_DATA_VS_12 regSPI_SHADER_USER_DATA_VS_12;
typedef union SPI_SHADER_USER_DATA_VS_13 regSPI_SHADER_USER_DATA_VS_13;
typedef union SPI_SHADER_USER_DATA_VS_14 regSPI_SHADER_USER_DATA_VS_14;
typedef union SPI_SHADER_USER_DATA_VS_15 regSPI_SHADER_USER_DATA_VS_15;
typedef union SPI_SHADER_USER_DATA_VS_2 regSPI_SHADER_USER_DATA_VS_2;
typedef union SPI_SHADER_USER_DATA_VS_3 regSPI_SHADER_USER_DATA_VS_3;
typedef union SPI_SHADER_USER_DATA_VS_4 regSPI_SHADER_USER_DATA_VS_4;
typedef union SPI_SHADER_USER_DATA_VS_5 regSPI_SHADER_USER_DATA_VS_5;
typedef union SPI_SHADER_USER_DATA_VS_6 regSPI_SHADER_USER_DATA_VS_6;
typedef union SPI_SHADER_USER_DATA_VS_7 regSPI_SHADER_USER_DATA_VS_7;
typedef union SPI_SHADER_USER_DATA_VS_8 regSPI_SHADER_USER_DATA_VS_8;
typedef union SPI_SHADER_USER_DATA_VS_9 regSPI_SHADER_USER_DATA_VS_9;
typedef union SPI_SHADER_Z_FORMAT regSPI_SHADER_Z_FORMAT;
typedef union SPI_SLAVE_DEBUG_BUSY regSPI_SLAVE_DEBUG_BUSY;
typedef union SPI_STATIC_THREAD_MGMT_1__SI regSPI_STATIC_THREAD_MGMT_1__SI;
typedef union SPI_STATIC_THREAD_MGMT_2__SI regSPI_STATIC_THREAD_MGMT_2__SI;
typedef union SPI_STATIC_THREAD_MGMT_3__SI regSPI_STATIC_THREAD_MGMT_3__SI;
typedef union SPI_SX_EXPORT_BUFFER_SIZES regSPI_SX_EXPORT_BUFFER_SIZES;
typedef union SPI_SX_SCOREBOARD_BUFFER_SIZES regSPI_SX_SCOREBOARD_BUFFER_SIZES;
typedef union SPI_TMPRING_SIZE regSPI_TMPRING_SIZE;
typedef union SPI_VS_OUT_CONFIG regSPI_VS_OUT_CONFIG;
typedef union SPI_WAVE_MGMT_1__SI regSPI_WAVE_MGMT_1__SI;
typedef union SPI_WAVE_MGMT_2__SI regSPI_WAVE_MGMT_2__SI;
typedef union SPI_WCL_PIPE_PERCENT_CS0__CI__VI regSPI_WCL_PIPE_PERCENT_CS0__CI__VI;
typedef union SPI_WCL_PIPE_PERCENT_CS1__CI__VI regSPI_WCL_PIPE_PERCENT_CS1__CI__VI;
typedef union SPI_WCL_PIPE_PERCENT_CS2__CI__VI regSPI_WCL_PIPE_PERCENT_CS2__CI__VI;
typedef union SPI_WCL_PIPE_PERCENT_CS3__CI__VI regSPI_WCL_PIPE_PERCENT_CS3__CI__VI;
typedef union SPI_WCL_PIPE_PERCENT_CS4__CI__VI regSPI_WCL_PIPE_PERCENT_CS4__CI__VI;
typedef union SPI_WCL_PIPE_PERCENT_CS5__CI__VI regSPI_WCL_PIPE_PERCENT_CS5__CI__VI;
typedef union SPI_WCL_PIPE_PERCENT_CS6__CI__VI regSPI_WCL_PIPE_PERCENT_CS6__CI__VI;
typedef union SPI_WCL_PIPE_PERCENT_CS7__CI__VI regSPI_WCL_PIPE_PERCENT_CS7__CI__VI;
typedef union SPI_WCL_PIPE_PERCENT_GFX__CI__VI regSPI_WCL_PIPE_PERCENT_GFX__CI__VI;
typedef union SPI_WCL_PIPE_PERCENT_HP3D__CI__VI regSPI_WCL_PIPE_PERCENT_HP3D__CI__VI;
typedef union SPI_WF_LIFETIME_CNTL__CI__VI regSPI_WF_LIFETIME_CNTL__CI__VI;
typedef union SPI_WF_LIFETIME_DEBUG__CI__VI regSPI_WF_LIFETIME_DEBUG__CI__VI;
typedef union SPI_WF_LIFETIME_LIMIT_0__CI__VI regSPI_WF_LIFETIME_LIMIT_0__CI__VI;
typedef union SPI_WF_LIFETIME_LIMIT_1__CI__VI regSPI_WF_LIFETIME_LIMIT_1__CI__VI;
typedef union SPI_WF_LIFETIME_LIMIT_2__CI__VI regSPI_WF_LIFETIME_LIMIT_2__CI__VI;
typedef union SPI_WF_LIFETIME_LIMIT_3__CI__VI regSPI_WF_LIFETIME_LIMIT_3__CI__VI;
typedef union SPI_WF_LIFETIME_LIMIT_4__CI__VI regSPI_WF_LIFETIME_LIMIT_4__CI__VI;
typedef union SPI_WF_LIFETIME_LIMIT_5__CI__VI regSPI_WF_LIFETIME_LIMIT_5__CI__VI;
typedef union SPI_WF_LIFETIME_LIMIT_6__CI__VI regSPI_WF_LIFETIME_LIMIT_6__CI__VI;
typedef union SPI_WF_LIFETIME_LIMIT_7__CI__VI regSPI_WF_LIFETIME_LIMIT_7__CI__VI;
typedef union SPI_WF_LIFETIME_LIMIT_8__CI__VI regSPI_WF_LIFETIME_LIMIT_8__CI__VI;
typedef union SPI_WF_LIFETIME_LIMIT_9__CI__VI regSPI_WF_LIFETIME_LIMIT_9__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_0__CI__VI regSPI_WF_LIFETIME_STATUS_0__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_10__CI__VI regSPI_WF_LIFETIME_STATUS_10__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_11__CI__VI regSPI_WF_LIFETIME_STATUS_11__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_12__CI__VI regSPI_WF_LIFETIME_STATUS_12__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_13__CI__VI regSPI_WF_LIFETIME_STATUS_13__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_14__CI__VI regSPI_WF_LIFETIME_STATUS_14__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_15__CI__VI regSPI_WF_LIFETIME_STATUS_15__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_16__CI__VI regSPI_WF_LIFETIME_STATUS_16__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_17__CI__VI regSPI_WF_LIFETIME_STATUS_17__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_18__CI__VI regSPI_WF_LIFETIME_STATUS_18__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_19__CI__VI regSPI_WF_LIFETIME_STATUS_19__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_1__CI__VI regSPI_WF_LIFETIME_STATUS_1__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_20__CI__VI regSPI_WF_LIFETIME_STATUS_20__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_2__CI__VI regSPI_WF_LIFETIME_STATUS_2__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_3__CI__VI regSPI_WF_LIFETIME_STATUS_3__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_4__CI__VI regSPI_WF_LIFETIME_STATUS_4__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_5__CI__VI regSPI_WF_LIFETIME_STATUS_5__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_6__CI__VI regSPI_WF_LIFETIME_STATUS_6__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_7__CI__VI regSPI_WF_LIFETIME_STATUS_7__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_8__CI__VI regSPI_WF_LIFETIME_STATUS_8__CI__VI;
typedef union SPI_WF_LIFETIME_STATUS_9__CI__VI regSPI_WF_LIFETIME_STATUS_9__CI__VI;
typedef union SPLL_CNTL_MODE__CI__VI regSPLL_CNTL_MODE__CI__VI;
typedef union SPLL_CNTL_MODE__SI regSPLL_CNTL_MODE__SI;
typedef union SPLL_TIME regSPLL_TIME;
typedef union SPMI_C6_STATE_0__CI__VI regSPMI_C6_STATE_0__CI__VI;
typedef union SPMI_C6_STATE_1__CI regSPMI_C6_STATE_1__CI;
typedef union SPMI_CONFIG_0_0__CI regSPMI_CONFIG_0_0__CI;
typedef union SPMI_CONFIG_0_1__CI regSPMI_CONFIG_0_1__CI;
typedef union SPMI_CONFIG_1_0__CI regSPMI_CONFIG_1_0__CI;
typedef union SPMI_CONFIG_1_1__CI regSPMI_CONFIG_1_1__CI;
typedef union SPMI_FSM_BUSY_0__CI__VI regSPMI_FSM_BUSY_0__CI__VI;
typedef union SPMI_FSM_BUSY_1__CI regSPMI_FSM_BUSY_1__CI;
typedef union SPMI_FSM_READ_TRIGGER_0__CI__VI regSPMI_FSM_READ_TRIGGER_0__CI__VI;
typedef union SPMI_FSM_READ_TRIGGER_1__CI regSPMI_FSM_READ_TRIGGER_1__CI;
typedef union SPMI_FSM_RESET_TRIGGER_0__CI__VI regSPMI_FSM_RESET_TRIGGER_0__CI__VI;
typedef union SPMI_FSM_RESET_TRIGGER_1__CI regSPMI_FSM_RESET_TRIGGER_1__CI;
typedef union SPMI_FSM_WRITE_TRIGGER_0__CI__VI regSPMI_FSM_WRITE_TRIGGER_0__CI__VI;
typedef union SPMI_FSM_WRITE_TRIGGER_1__CI regSPMI_FSM_WRITE_TRIGGER_1__CI;
typedef union SPMI_IND_ADDR__CI__VI regSPMI_IND_ADDR__CI__VI;
typedef union SPMI_IND_DATA__CI__VI regSPMI_IND_DATA__CI__VI;
typedef union SPMI_JTAG_OVER_0__CI__VI regSPMI_JTAG_OVER_0__CI__VI;
typedef union SPMI_JTAG_OVER_1__CI regSPMI_JTAG_OVER_1__CI;
typedef union SPMI_PATH_0__CI__VI regSPMI_PATH_0__CI__VI;
typedef union SPMI_PATH_1__CI regSPMI_PATH_1__CI;
typedef union SPMI_RESET__CI regSPMI_RESET__CI;
typedef union SPMI_RESET__VI regSPMI_RESET__VI;
typedef union SPMI_SMC_IND_DATA__CI__VI regSPMI_SMC_IND_DATA__CI__VI;
typedef union SPMI_SMC_IND_INDEX__CI__VI regSPMI_SMC_IND_INDEX__CI__VI;
typedef union SPMI_SRAM_ADDRESS__CI__VI regSPMI_SRAM_ADDRESS__CI__VI;
typedef union SPMI_SRAM_DATA__CI__VI regSPMI_SRAM_DATA__CI__VI;
typedef union SPMI_TIMER__CI regSPMI_TIMER__CI;
typedef union SQC_CACHES__SI__CI regSQC_CACHES__SI__CI;
typedef union SQC_CACHES__VI regSQC_CACHES__VI;
typedef union SQC_CONFIG regSQC_CONFIG;
typedef union SQC_POLICY__CI regSQC_POLICY__CI;
typedef union SQC_SECDED_CNT__SI__CI regSQC_SECDED_CNT__SI__CI;
typedef union SQC_VOLATILE__CI regSQC_VOLATILE__CI;
typedef union SQ_ALU_CLK_CTRL regSQ_ALU_CLK_CTRL;
typedef union SQ_BUF_RSRC_WORD0 regSQ_BUF_RSRC_WORD0;
typedef union SQ_BUF_RSRC_WORD1 regSQ_BUF_RSRC_WORD1;
typedef union SQ_BUF_RSRC_WORD2 regSQ_BUF_RSRC_WORD2;
typedef union SQ_BUF_RSRC_WORD3 regSQ_BUF_RSRC_WORD3;
typedef union SQ_CAC_MASK__SI regSQ_CAC_MASK__SI;
typedef union SQ_CMD_TIMESTAMP__CI__VI regSQ_CMD_TIMESTAMP__CI__VI;
typedef union SQ_CMD__CI regSQ_CMD__CI;
typedef union SQ_CMD__VI regSQ_CMD__VI;
typedef union SQ_CONFIG__SI__CI regSQ_CONFIG__SI__CI;
typedef union SQ_CONFIG__VI regSQ_CONFIG__VI;
typedef union SQ_DEBUG_CTRL_LOCAL regSQ_DEBUG_CTRL_LOCAL;
typedef union SQ_DEBUG_STS_GLOBAL regSQ_DEBUG_STS_GLOBAL;
typedef union SQ_DEBUG_STS_GLOBAL2__CI__VI regSQ_DEBUG_STS_GLOBAL2__CI__VI;
typedef union SQ_DEBUG_STS_GLOBAL3__CI__VI regSQ_DEBUG_STS_GLOBAL3__CI__VI;
typedef union SQ_DEBUG_STS_LOCAL regSQ_DEBUG_STS_LOCAL;
typedef union SQ_DED_CNT__SI__CI regSQ_DED_CNT__SI__CI;
typedef union SQ_DED_INFO__SI__CI regSQ_DED_INFO__SI__CI;
typedef union SQ_DS_0__SI__CI regSQ_DS_0__SI__CI;
typedef union SQ_DS_0__VI regSQ_DS_0__VI;
typedef union SQ_DS_1 regSQ_DS_1;
typedef union SQ_EXP_0 regSQ_EXP_0;
typedef union SQ_EXP_1 regSQ_EXP_1;
typedef union SQ_FIFO_SIZES regSQ_FIFO_SIZES;
typedef union SQ_FLAT_0__CI__VI regSQ_FLAT_0__CI__VI;
typedef union SQ_FLAT_1__CI__VI regSQ_FLAT_1__CI__VI;
typedef union SQ_FLAT_SCRATCH_WORD0__CI__VI regSQ_FLAT_SCRATCH_WORD0__CI__VI;
typedef union SQ_FLAT_SCRATCH_WORD1__CI__VI regSQ_FLAT_SCRATCH_WORD1__CI__VI;
typedef union SQ_HV_VMID_CTRL__CI__VI regSQ_HV_VMID_CTRL__CI__VI;
typedef union SQ_IMG_RSRC_WORD0 regSQ_IMG_RSRC_WORD0;
typedef union SQ_IMG_RSRC_WORD1 regSQ_IMG_RSRC_WORD1;
typedef union SQ_IMG_RSRC_WORD2 regSQ_IMG_RSRC_WORD2;
typedef union SQ_IMG_RSRC_WORD3 regSQ_IMG_RSRC_WORD3;
typedef union SQ_IMG_RSRC_WORD4 regSQ_IMG_RSRC_WORD4;
typedef union SQ_IMG_RSRC_WORD5 regSQ_IMG_RSRC_WORD5;
typedef union SQ_IMG_RSRC_WORD6 regSQ_IMG_RSRC_WORD6;
typedef union SQ_IMG_RSRC_WORD7 regSQ_IMG_RSRC_WORD7;
typedef union SQ_IMG_SAMP_WORD0 regSQ_IMG_SAMP_WORD0;
typedef union SQ_IMG_SAMP_WORD1 regSQ_IMG_SAMP_WORD1;
typedef union SQ_IMG_SAMP_WORD2 regSQ_IMG_SAMP_WORD2;
typedef union SQ_IMG_SAMP_WORD3 regSQ_IMG_SAMP_WORD3;
typedef union SQ_IND_CMD__SI__CI regSQ_IND_CMD__SI__CI;
typedef union SQ_IND_DATA regSQ_IND_DATA;
typedef union SQ_IND_INDEX regSQ_IND_INDEX;
typedef union SQ_INST regSQ_INST;
typedef union SQ_INTERRUPT_AUTO_MASK__CI__VI regSQ_INTERRUPT_AUTO_MASK__CI__VI;
typedef union SQ_INTERRUPT_MSG_CTRL__CI__VI regSQ_INTERRUPT_MSG_CTRL__CI__VI;
typedef union SQ_INTERRUPT_WORD_AUTO__CI__VI regSQ_INTERRUPT_WORD_AUTO__CI__VI;
typedef union SQ_INTERRUPT_WORD_AUTO__SI regSQ_INTERRUPT_WORD_AUTO__SI;
typedef union SQ_INTERRUPT_WORD_CMN__CI__VI regSQ_INTERRUPT_WORD_CMN__CI__VI;
typedef union SQ_INTERRUPT_WORD_CMN__SI regSQ_INTERRUPT_WORD_CMN__SI;
typedef union SQ_INTERRUPT_WORD_WAVE__CI__VI regSQ_INTERRUPT_WORD_WAVE__CI__VI;
typedef union SQ_INTERRUPT_WORD_WAVE__SI regSQ_INTERRUPT_WORD_WAVE__SI;
typedef union SQ_LB_CTR_CTRL regSQ_LB_CTR_CTRL;
typedef union SQ_LB_DATA_ALU_CYCLES regSQ_LB_DATA_ALU_CYCLES;
typedef union SQ_LB_DATA_ALU_STALLS regSQ_LB_DATA_ALU_STALLS;
typedef union SQ_LB_DATA_TEX_CYCLES regSQ_LB_DATA_TEX_CYCLES;
typedef union SQ_LB_DATA_TEX_STALLS regSQ_LB_DATA_TEX_STALLS;
typedef union SQ_LDS_CLK_CTRL__CI__VI regSQ_LDS_CLK_CTRL__CI__VI;
typedef union SQ_MIMG_0 regSQ_MIMG_0;
typedef union SQ_MIMG_1 regSQ_MIMG_1;
typedef union SQ_MTBUF_0__SI__CI regSQ_MTBUF_0__SI__CI;
typedef union SQ_MTBUF_0__VI regSQ_MTBUF_0__VI;
typedef union SQ_MTBUF_1 regSQ_MTBUF_1;
typedef union SQ_MUBUF_0 regSQ_MUBUF_0;
typedef union SQ_MUBUF_1__SI__CI regSQ_MUBUF_1__SI__CI;
typedef union SQ_MUBUF_1__VI regSQ_MUBUF_1__VI;
typedef union SQ_PERFCOUNTER0_HI regSQ_PERFCOUNTER0_HI;
typedef union SQ_PERFCOUNTER0_LO regSQ_PERFCOUNTER0_LO;
typedef union SQ_PERFCOUNTER0_SELECT__CI__VI regSQ_PERFCOUNTER0_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER0_SELECT__SI regSQ_PERFCOUNTER0_SELECT__SI;
typedef union SQ_PERFCOUNTER10_HI regSQ_PERFCOUNTER10_HI;
typedef union SQ_PERFCOUNTER10_LO regSQ_PERFCOUNTER10_LO;
typedef union SQ_PERFCOUNTER10_SELECT__CI__VI regSQ_PERFCOUNTER10_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER10_SELECT__SI regSQ_PERFCOUNTER10_SELECT__SI;
typedef union SQ_PERFCOUNTER11_HI regSQ_PERFCOUNTER11_HI;
typedef union SQ_PERFCOUNTER11_LO regSQ_PERFCOUNTER11_LO;
typedef union SQ_PERFCOUNTER11_SELECT__CI__VI regSQ_PERFCOUNTER11_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER11_SELECT__SI regSQ_PERFCOUNTER11_SELECT__SI;
typedef union SQ_PERFCOUNTER12_HI regSQ_PERFCOUNTER12_HI;
typedef union SQ_PERFCOUNTER12_LO regSQ_PERFCOUNTER12_LO;
typedef union SQ_PERFCOUNTER12_SELECT__CI__VI regSQ_PERFCOUNTER12_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER12_SELECT__SI regSQ_PERFCOUNTER12_SELECT__SI;
typedef union SQ_PERFCOUNTER13_HI regSQ_PERFCOUNTER13_HI;
typedef union SQ_PERFCOUNTER13_LO regSQ_PERFCOUNTER13_LO;
typedef union SQ_PERFCOUNTER13_SELECT__CI__VI regSQ_PERFCOUNTER13_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER13_SELECT__SI regSQ_PERFCOUNTER13_SELECT__SI;
typedef union SQ_PERFCOUNTER14_HI regSQ_PERFCOUNTER14_HI;
typedef union SQ_PERFCOUNTER14_LO regSQ_PERFCOUNTER14_LO;
typedef union SQ_PERFCOUNTER14_SELECT__CI__VI regSQ_PERFCOUNTER14_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER14_SELECT__SI regSQ_PERFCOUNTER14_SELECT__SI;
typedef union SQ_PERFCOUNTER15_HI regSQ_PERFCOUNTER15_HI;
typedef union SQ_PERFCOUNTER15_LO regSQ_PERFCOUNTER15_LO;
typedef union SQ_PERFCOUNTER15_SELECT__CI__VI regSQ_PERFCOUNTER15_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER15_SELECT__SI regSQ_PERFCOUNTER15_SELECT__SI;
typedef union SQ_PERFCOUNTER1_HI regSQ_PERFCOUNTER1_HI;
typedef union SQ_PERFCOUNTER1_LO regSQ_PERFCOUNTER1_LO;
typedef union SQ_PERFCOUNTER1_SELECT__CI__VI regSQ_PERFCOUNTER1_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER1_SELECT__SI regSQ_PERFCOUNTER1_SELECT__SI;
typedef union SQ_PERFCOUNTER2_HI regSQ_PERFCOUNTER2_HI;
typedef union SQ_PERFCOUNTER2_LO regSQ_PERFCOUNTER2_LO;
typedef union SQ_PERFCOUNTER2_SELECT__CI__VI regSQ_PERFCOUNTER2_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER2_SELECT__SI regSQ_PERFCOUNTER2_SELECT__SI;
typedef union SQ_PERFCOUNTER3_HI regSQ_PERFCOUNTER3_HI;
typedef union SQ_PERFCOUNTER3_LO regSQ_PERFCOUNTER3_LO;
typedef union SQ_PERFCOUNTER3_SELECT__CI__VI regSQ_PERFCOUNTER3_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER3_SELECT__SI regSQ_PERFCOUNTER3_SELECT__SI;
typedef union SQ_PERFCOUNTER4_HI regSQ_PERFCOUNTER4_HI;
typedef union SQ_PERFCOUNTER4_LO regSQ_PERFCOUNTER4_LO;
typedef union SQ_PERFCOUNTER4_SELECT__CI__VI regSQ_PERFCOUNTER4_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER4_SELECT__SI regSQ_PERFCOUNTER4_SELECT__SI;
typedef union SQ_PERFCOUNTER5_HI regSQ_PERFCOUNTER5_HI;
typedef union SQ_PERFCOUNTER5_LO regSQ_PERFCOUNTER5_LO;
typedef union SQ_PERFCOUNTER5_SELECT__CI__VI regSQ_PERFCOUNTER5_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER5_SELECT__SI regSQ_PERFCOUNTER5_SELECT__SI;
typedef union SQ_PERFCOUNTER6_HI regSQ_PERFCOUNTER6_HI;
typedef union SQ_PERFCOUNTER6_LO regSQ_PERFCOUNTER6_LO;
typedef union SQ_PERFCOUNTER6_SELECT__CI__VI regSQ_PERFCOUNTER6_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER6_SELECT__SI regSQ_PERFCOUNTER6_SELECT__SI;
typedef union SQ_PERFCOUNTER7_HI regSQ_PERFCOUNTER7_HI;
typedef union SQ_PERFCOUNTER7_LO regSQ_PERFCOUNTER7_LO;
typedef union SQ_PERFCOUNTER7_SELECT__CI__VI regSQ_PERFCOUNTER7_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER7_SELECT__SI regSQ_PERFCOUNTER7_SELECT__SI;
typedef union SQ_PERFCOUNTER8_HI regSQ_PERFCOUNTER8_HI;
typedef union SQ_PERFCOUNTER8_LO regSQ_PERFCOUNTER8_LO;
typedef union SQ_PERFCOUNTER8_SELECT__CI__VI regSQ_PERFCOUNTER8_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER8_SELECT__SI regSQ_PERFCOUNTER8_SELECT__SI;
typedef union SQ_PERFCOUNTER9_HI regSQ_PERFCOUNTER9_HI;
typedef union SQ_PERFCOUNTER9_LO regSQ_PERFCOUNTER9_LO;
typedef union SQ_PERFCOUNTER9_SELECT__CI__VI regSQ_PERFCOUNTER9_SELECT__CI__VI;
typedef union SQ_PERFCOUNTER9_SELECT__SI regSQ_PERFCOUNTER9_SELECT__SI;
typedef union SQ_PERFCOUNTER_CTRL regSQ_PERFCOUNTER_CTRL;
typedef union SQ_PERFCOUNTER_CTRL2__CI__VI regSQ_PERFCOUNTER_CTRL2__CI__VI;
typedef union SQ_PERFCOUNTER_MASK__CI__VI regSQ_PERFCOUNTER_MASK__CI__VI;
typedef union SQ_POWER_THROTTLE regSQ_POWER_THROTTLE;
typedef union SQ_POWER_THROTTLE2 regSQ_POWER_THROTTLE2;
typedef union SQ_RANDOM_WAVE_PRI regSQ_RANDOM_WAVE_PRI;
typedef union SQ_REG_CREDITS regSQ_REG_CREDITS;
typedef union SQ_REG_TIMESTAMP__CI__VI regSQ_REG_TIMESTAMP__CI__VI;
typedef union SQ_SEC_CNT__SI__CI regSQ_SEC_CNT__SI__CI;
typedef union SQ_SMRD__SI__CI regSQ_SMRD__SI__CI;
typedef union SQ_SOP1 regSQ_SOP1;
typedef union SQ_SOP2 regSQ_SOP2;
typedef union SQ_SOPC regSQ_SOPC;
typedef union SQ_SOPK regSQ_SOPK;
typedef union SQ_SOPP regSQ_SOPP;
typedef union SQ_TEX_CLK_CTRL regSQ_TEX_CLK_CTRL;
typedef union SQ_THREAD_TRACE_BASE regSQ_THREAD_TRACE_BASE;
typedef union SQ_THREAD_TRACE_BASE2__CI__VI regSQ_THREAD_TRACE_BASE2__CI__VI;
typedef union SQ_THREAD_TRACE_CNTR regSQ_THREAD_TRACE_CNTR;
typedef union SQ_THREAD_TRACE_CTRL regSQ_THREAD_TRACE_CTRL;
typedef union SQ_THREAD_TRACE_HIWATER regSQ_THREAD_TRACE_HIWATER;
typedef union SQ_THREAD_TRACE_MASK regSQ_THREAD_TRACE_MASK;
typedef union SQ_THREAD_TRACE_MODE regSQ_THREAD_TRACE_MODE;
typedef union SQ_THREAD_TRACE_PERF_MASK regSQ_THREAD_TRACE_PERF_MASK;
typedef union SQ_THREAD_TRACE_SIZE regSQ_THREAD_TRACE_SIZE;
typedef union SQ_THREAD_TRACE_STATUS regSQ_THREAD_TRACE_STATUS;
typedef union SQ_THREAD_TRACE_TOKEN_MASK regSQ_THREAD_TRACE_TOKEN_MASK;
typedef union SQ_THREAD_TRACE_TOKEN_MASK2__CI regSQ_THREAD_TRACE_TOKEN_MASK2__CI;
typedef union SQ_THREAD_TRACE_TOKEN_MASK2__VI regSQ_THREAD_TRACE_TOKEN_MASK2__VI;
typedef union SQ_THREAD_TRACE_USERDATA_0 regSQ_THREAD_TRACE_USERDATA_0;
typedef union SQ_THREAD_TRACE_USERDATA_1 regSQ_THREAD_TRACE_USERDATA_1;
typedef union SQ_THREAD_TRACE_USERDATA_2 regSQ_THREAD_TRACE_USERDATA_2;
typedef union SQ_THREAD_TRACE_USERDATA_3 regSQ_THREAD_TRACE_USERDATA_3;
typedef union SQ_THREAD_TRACE_WORD_CMN regSQ_THREAD_TRACE_WORD_CMN;
typedef union SQ_THREAD_TRACE_WORD_EVENT regSQ_THREAD_TRACE_WORD_EVENT;
typedef union SQ_THREAD_TRACE_WORD_INST__SI__CI regSQ_THREAD_TRACE_WORD_INST__SI__CI;
typedef union SQ_THREAD_TRACE_WORD_INST__VI regSQ_THREAD_TRACE_WORD_INST__VI;
typedef union SQ_THREAD_TRACE_WORD_INST_PC_1_OF_2 regSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2;
typedef union SQ_THREAD_TRACE_WORD_INST_PC_2_OF_2 regSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2;
typedef union SQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2
    regSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2;
typedef union SQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2
    regSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2;
typedef union SQ_THREAD_TRACE_WORD_ISSUE regSQ_THREAD_TRACE_WORD_ISSUE;
typedef union SQ_THREAD_TRACE_WORD_MISC__CI__VI regSQ_THREAD_TRACE_WORD_MISC__CI__VI;
typedef union SQ_THREAD_TRACE_WORD_MISC__SI regSQ_THREAD_TRACE_WORD_MISC__SI;
typedef union SQ_THREAD_TRACE_WORD_PERF_1_OF_2 regSQ_THREAD_TRACE_WORD_PERF_1_OF_2;
typedef union SQ_THREAD_TRACE_WORD_PERF_2_OF_2 regSQ_THREAD_TRACE_WORD_PERF_2_OF_2;
typedef union SQ_THREAD_TRACE_WORD_REG_1_OF_2__CI__VI regSQ_THREAD_TRACE_WORD_REG_1_OF_2__CI__VI;
typedef union SQ_THREAD_TRACE_WORD_REG_1_OF_2__SI regSQ_THREAD_TRACE_WORD_REG_1_OF_2__SI;
typedef union SQ_THREAD_TRACE_WORD_REG_2_OF_2 regSQ_THREAD_TRACE_WORD_REG_2_OF_2;
typedef union SQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__CI__VI
    regSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__CI__VI;
typedef union SQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__CI__VI
    regSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__CI__VI;
typedef union SQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2 regSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2;
typedef union SQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2 regSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2;
typedef union SQ_THREAD_TRACE_WORD_TIME__SI regSQ_THREAD_TRACE_WORD_TIME__SI;
typedef union SQ_THREAD_TRACE_WORD_WAVE regSQ_THREAD_TRACE_WORD_WAVE;
typedef union SQ_THREAD_TRACE_WORD_WAVE_START regSQ_THREAD_TRACE_WORD_WAVE_START;
typedef union SQ_THREAD_TRACE_WPTR regSQ_THREAD_TRACE_WPTR;
typedef union SQ_TIME_HI regSQ_TIME_HI;
typedef union SQ_TIME_LO regSQ_TIME_LO;
typedef union SQ_VINTRP regSQ_VINTRP;
typedef union SQ_VOP1 regSQ_VOP1;
typedef union SQ_VOP2 regSQ_VOP2;
typedef union SQ_VOP3_0__SI__CI regSQ_VOP3_0__SI__CI;
typedef union SQ_VOP3_0__VI regSQ_VOP3_0__VI;
typedef union SQ_VOP3_0_SDST_ENC__SI__CI regSQ_VOP3_0_SDST_ENC__SI__CI;
typedef union SQ_VOP3_0_SDST_ENC__VI regSQ_VOP3_0_SDST_ENC__VI;
typedef union SQ_VOP3_1 regSQ_VOP3_1;
typedef union SQ_VOPC regSQ_VOPC;
typedef union SQ_WAVE_EXEC_HI regSQ_WAVE_EXEC_HI;
typedef union SQ_WAVE_EXEC_LO regSQ_WAVE_EXEC_LO;
typedef union SQ_WAVE_GPR_ALLOC regSQ_WAVE_GPR_ALLOC;
typedef union SQ_WAVE_HW_ID__CI__VI regSQ_WAVE_HW_ID__CI__VI;
typedef union SQ_WAVE_HW_ID__SI regSQ_WAVE_HW_ID__SI;
typedef union SQ_WAVE_IB_DBG0__SI__CI regSQ_WAVE_IB_DBG0__SI__CI;
typedef union SQ_WAVE_IB_DBG0__VI regSQ_WAVE_IB_DBG0__VI;
typedef union SQ_WAVE_IB_STS__CI__VI regSQ_WAVE_IB_STS__CI__VI;
typedef union SQ_WAVE_IB_STS__SI regSQ_WAVE_IB_STS__SI;
typedef union SQ_WAVE_INST_DW0 regSQ_WAVE_INST_DW0;
typedef union SQ_WAVE_INST_DW1 regSQ_WAVE_INST_DW1;
typedef union SQ_WAVE_LDS_ALLOC regSQ_WAVE_LDS_ALLOC;
typedef union SQ_WAVE_M0 regSQ_WAVE_M0;
typedef union SQ_WAVE_MODE regSQ_WAVE_MODE;
typedef union SQ_WAVE_PC_HI regSQ_WAVE_PC_HI;
typedef union SQ_WAVE_PC_LO regSQ_WAVE_PC_LO;
typedef union SQ_WAVE_STATUS__SI__CI regSQ_WAVE_STATUS__SI__CI;
typedef union SQ_WAVE_STATUS__VI regSQ_WAVE_STATUS__VI;
typedef union SQ_WAVE_TBA_HI regSQ_WAVE_TBA_HI;
typedef union SQ_WAVE_TBA_LO regSQ_WAVE_TBA_LO;
typedef union SQ_WAVE_TMA_HI regSQ_WAVE_TMA_HI;
typedef union SQ_WAVE_TMA_LO regSQ_WAVE_TMA_LO;
typedef union SQ_WAVE_TRAPSTS regSQ_WAVE_TRAPSTS;
typedef union SQ_WAVE_TTMP0 regSQ_WAVE_TTMP0;
typedef union SQ_WAVE_TTMP1 regSQ_WAVE_TTMP1;
typedef union SQ_WAVE_TTMP10 regSQ_WAVE_TTMP10;
typedef union SQ_WAVE_TTMP11 regSQ_WAVE_TTMP11;
typedef union SQ_WAVE_TTMP2 regSQ_WAVE_TTMP2;
typedef union SQ_WAVE_TTMP3 regSQ_WAVE_TTMP3;
typedef union SQ_WAVE_TTMP4 regSQ_WAVE_TTMP4;
typedef union SQ_WAVE_TTMP5 regSQ_WAVE_TTMP5;
typedef union SQ_WAVE_TTMP6 regSQ_WAVE_TTMP6;
typedef union SQ_WAVE_TTMP7 regSQ_WAVE_TTMP7;
typedef union SQ_WAVE_TTMP8 regSQ_WAVE_TTMP8;
typedef union SQ_WAVE_TTMP9 regSQ_WAVE_TTMP9;
typedef union SRBM_CAM_DATA regSRBM_CAM_DATA;
typedef union SRBM_CAM_INDEX regSRBM_CAM_INDEX;
typedef union SRBM_CHIP_REVISION regSRBM_CHIP_REVISION;
typedef union SRBM_CNTL regSRBM_CNTL;
typedef union SRBM_DEBUG_CNTL regSRBM_DEBUG_CNTL;
typedef union SRBM_DEBUG_DATA regSRBM_DEBUG_DATA;
typedef union SRBM_DEBUG_SNAPSHOT__SI__CI regSRBM_DEBUG_SNAPSHOT__SI__CI;
typedef union SRBM_DEBUG_SNAPSHOT__VI regSRBM_DEBUG_SNAPSHOT__VI;
typedef union SRBM_DEBUG__CI__VI regSRBM_DEBUG__CI__VI;
typedef union SRBM_DEBUG__SI regSRBM_DEBUG__SI;
typedef union SRBM_DRMDMA_CLKEN_CNTL__SI regSRBM_DRMDMA_CLKEN_CNTL__SI;
typedef union SRBM_GFX_CNTL__CI__VI regSRBM_GFX_CNTL__CI__VI;
typedef union SRBM_GFX_CNTL__SI regSRBM_GFX_CNTL__SI;
typedef union SRBM_INT_ACK regSRBM_INT_ACK;
typedef union SRBM_INT_CNTL regSRBM_INT_CNTL;
typedef union SRBM_INT_STATUS regSRBM_INT_STATUS;
typedef union SRBM_MC_CLKEN_CNTL__CI__VI regSRBM_MC_CLKEN_CNTL__CI__VI;
typedef union SRBM_PERFCOUNTER0_HI regSRBM_PERFCOUNTER0_HI;
typedef union SRBM_PERFCOUNTER0_LO regSRBM_PERFCOUNTER0_LO;
typedef union SRBM_PERFCOUNTER0_SELECT regSRBM_PERFCOUNTER0_SELECT;
typedef union SRBM_PERFCOUNTER1_HI regSRBM_PERFCOUNTER1_HI;
typedef union SRBM_PERFCOUNTER1_LO regSRBM_PERFCOUNTER1_LO;
typedef union SRBM_PERFCOUNTER1_SELECT regSRBM_PERFCOUNTER1_SELECT;
typedef union SRBM_PERFMON_CNTL regSRBM_PERFMON_CNTL;
typedef union SRBM_READ_ERROR__CI regSRBM_READ_ERROR__CI;
typedef union SRBM_READ_ERROR__VI regSRBM_READ_ERROR__VI;
typedef union SRBM_READ_ERROR__SI regSRBM_READ_ERROR__SI;
typedef union SRBM_SAM_CLKEN_CNTL__CI__VI regSRBM_SAM_CLKEN_CNTL__CI__VI;
typedef union SRBM_SDMA_CLKEN_CNTL__CI__VI regSRBM_SDMA_CLKEN_CNTL__CI__VI;
typedef union SRBM_SOFT_RESET__CI regSRBM_SOFT_RESET__CI;
typedef union SRBM_SOFT_RESET__VI regSRBM_SOFT_RESET__VI;
typedef union SRBM_SOFT_RESET__SI regSRBM_SOFT_RESET__SI;
typedef union SRBM_STATUS__SI__CI regSRBM_STATUS__SI__CI;
typedef union SRBM_STATUS__VI regSRBM_STATUS__VI;
typedef union SRBM_STATUS2__CI regSRBM_STATUS2__CI;
typedef union SRBM_STATUS2__VI regSRBM_STATUS2__VI;
typedef union SRBM_STATUS2__SI regSRBM_STATUS2__SI;
typedef union SRBM_SYS_CLKEN_CNTL regSRBM_SYS_CLKEN_CNTL;
typedef union SRBM_UVD_CLKEN_CNTL regSRBM_UVD_CLKEN_CNTL;
typedef union SRBM_VCE_CLKEN_CNTL regSRBM_VCE_CLKEN_CNTL;
typedef union STATE_CHANGE_STATUS__SI regSTATE_CHANGE_STATUS__SI;
typedef union STATUS regSTATUS;
typedef union STREAM_SYNCHRONIZATION__SI regSTREAM_SYNCHRONIZATION__SI;
typedef union STUTTER_A_CNT__SI regSTUTTER_A_CNT__SI;
typedef union STUTTER_B_CNT__SI regSTUTTER_B_CNT__SI;
typedef union SUB_CLASS regSUB_CLASS;
typedef union SVI2_NB_STATUS__CI__VI regSVI2_NB_STATUS__CI__VI;
typedef union SXIFCCG_DEBUG_REG0 regSXIFCCG_DEBUG_REG0;
typedef union SXIFCCG_DEBUG_REG1 regSXIFCCG_DEBUG_REG1;
typedef union SXIFCCG_DEBUG_REG2 regSXIFCCG_DEBUG_REG2;
typedef union SXIFCCG_DEBUG_REG3 regSXIFCCG_DEBUG_REG3;
typedef union SX_DEBUG_1__SI__CI regSX_DEBUG_1__SI__CI;
typedef union SX_DEBUG_1__VI regSX_DEBUG_1__VI;
typedef union SX_DEBUG_BUSY regSX_DEBUG_BUSY;
typedef union SX_DEBUG_BUSY_2__CI__VI regSX_DEBUG_BUSY_2__CI__VI;
typedef union SX_DEBUG_BUSY_2__SI regSX_DEBUG_BUSY_2__SI;
typedef union SX_DEBUG_BUSY_3 regSX_DEBUG_BUSY_3;
typedef union SX_DEBUG_BUSY_4 regSX_DEBUG_BUSY_4;
typedef union SX_PERFCOUNTER0_HI regSX_PERFCOUNTER0_HI;
typedef union SX_PERFCOUNTER0_LO regSX_PERFCOUNTER0_LO;
typedef union SX_PERFCOUNTER0_SELECT regSX_PERFCOUNTER0_SELECT;
typedef union SX_PERFCOUNTER0_SELECT1__CI__VI regSX_PERFCOUNTER0_SELECT1__CI__VI;
typedef union SX_PERFCOUNTER1_HI regSX_PERFCOUNTER1_HI;
typedef union SX_PERFCOUNTER1_LO regSX_PERFCOUNTER1_LO;
typedef union SX_PERFCOUNTER1_SELECT regSX_PERFCOUNTER1_SELECT;
typedef union SX_PERFCOUNTER1_SELECT1__CI__VI regSX_PERFCOUNTER1_SELECT1__CI__VI;
typedef union SX_PERFCOUNTER2_HI regSX_PERFCOUNTER2_HI;
typedef union SX_PERFCOUNTER2_LO regSX_PERFCOUNTER2_LO;
typedef union SX_PERFCOUNTER2_SELECT regSX_PERFCOUNTER2_SELECT;
typedef union SX_PERFCOUNTER3_HI regSX_PERFCOUNTER3_HI;
typedef union SX_PERFCOUNTER3_LO regSX_PERFCOUNTER3_LO;
typedef union SX_PERFCOUNTER3_SELECT regSX_PERFCOUNTER3_SELECT;
typedef union TARGET_AND_CURRENT_PROFILE_INDEX_1 regTARGET_AND_CURRENT_PROFILE_INDEX_1;
typedef union TARGET_AND_CURRENT_PROFILE_INDEX__CI__VI regTARGET_AND_CURRENT_PROFILE_INDEX__CI__VI;
typedef union TARGET_AND_CURRENT_PROFILE_INDEX__SI regTARGET_AND_CURRENT_PROFILE_INDEX__SI;
typedef union TA_BC_BASE_ADDR regTA_BC_BASE_ADDR;
typedef union TA_BC_BASE_ADDR_HI__CI__VI regTA_BC_BASE_ADDR_HI__CI__VI;
typedef union TA_CGTT_CTRL regTA_CGTT_CTRL;
typedef union TA_CNTL regTA_CNTL;
typedef union TA_CNTL_AUX regTA_CNTL_AUX;
typedef union TA_CS_BC_BASE_ADDR regTA_CS_BC_BASE_ADDR;
typedef union TA_CS_BC_BASE_ADDR_HI__CI__VI regTA_CS_BC_BASE_ADDR_HI__CI__VI;
typedef union TA_DEBUG_DATA regTA_DEBUG_DATA;
typedef union TA_DEBUG_INDEX regTA_DEBUG_INDEX;
typedef union TA_PERFCOUNTER0_HI regTA_PERFCOUNTER0_HI;
typedef union TA_PERFCOUNTER0_LO regTA_PERFCOUNTER0_LO;
typedef union TA_PERFCOUNTER0_SELECT regTA_PERFCOUNTER0_SELECT;
typedef union TA_PERFCOUNTER0_SELECT1__CI__VI regTA_PERFCOUNTER0_SELECT1__CI__VI;
typedef union TA_PERFCOUNTER1_HI regTA_PERFCOUNTER1_HI;
typedef union TA_PERFCOUNTER1_LO regTA_PERFCOUNTER1_LO;
typedef union TA_PERFCOUNTER1_SELECT regTA_PERFCOUNTER1_SELECT;
typedef union TA_RESERVED_010C__CI__VI regTA_RESERVED_010C__CI__VI;
typedef union TA_SCRATCH regTA_SCRATCH;
typedef union TA_STATUS regTA_STATUS;
typedef union TCA_CGTT_SCLK_CTRL regTCA_CGTT_SCLK_CTRL;
typedef union TCA_CTRL regTCA_CTRL;
typedef union TCA_PERFCOUNTER0_HI regTCA_PERFCOUNTER0_HI;
typedef union TCA_PERFCOUNTER0_LO regTCA_PERFCOUNTER0_LO;
typedef union TCA_PERFCOUNTER0_SELECT1__CI__VI regTCA_PERFCOUNTER0_SELECT1__CI__VI;
typedef union TCA_PERFCOUNTER0_SELECT__CI__VI regTCA_PERFCOUNTER0_SELECT__CI__VI;
typedef union TCA_PERFCOUNTER0_SELECT__SI regTCA_PERFCOUNTER0_SELECT__SI;
typedef union TCA_PERFCOUNTER1_HI regTCA_PERFCOUNTER1_HI;
typedef union TCA_PERFCOUNTER1_LO regTCA_PERFCOUNTER1_LO;
typedef union TCA_PERFCOUNTER1_SELECT1__CI__VI regTCA_PERFCOUNTER1_SELECT1__CI__VI;
typedef union TCA_PERFCOUNTER1_SELECT__CI__VI regTCA_PERFCOUNTER1_SELECT__CI__VI;
typedef union TCA_PERFCOUNTER1_SELECT__SI regTCA_PERFCOUNTER1_SELECT__SI;
typedef union TCA_PERFCOUNTER2_HI regTCA_PERFCOUNTER2_HI;
typedef union TCA_PERFCOUNTER2_LO regTCA_PERFCOUNTER2_LO;
typedef union TCA_PERFCOUNTER2_SELECT__CI__VI regTCA_PERFCOUNTER2_SELECT__CI__VI;
typedef union TCA_PERFCOUNTER2_SELECT__SI regTCA_PERFCOUNTER2_SELECT__SI;
typedef union TCA_PERFCOUNTER3_HI regTCA_PERFCOUNTER3_HI;
typedef union TCA_PERFCOUNTER3_LO regTCA_PERFCOUNTER3_LO;
typedef union TCA_PERFCOUNTER3_SELECT__CI__VI regTCA_PERFCOUNTER3_SELECT__CI__VI;
typedef union TCA_PERFCOUNTER3_SELECT__SI regTCA_PERFCOUNTER3_SELECT__SI;
typedef union TCC_CGTT_SCLK_CTRL regTCC_CGTT_SCLK_CTRL;
typedef union TCC_CTRL regTCC_CTRL;
typedef union TCC_EDC_COUNTER__SI__CI regTCC_EDC_COUNTER__SI__CI;
typedef union TCC_PERFCOUNTER0_HI regTCC_PERFCOUNTER0_HI;
typedef union TCC_PERFCOUNTER0_LO regTCC_PERFCOUNTER0_LO;
typedef union TCC_PERFCOUNTER0_SELECT1__CI__VI regTCC_PERFCOUNTER0_SELECT1__CI__VI;
typedef union TCC_PERFCOUNTER0_SELECT__CI__VI regTCC_PERFCOUNTER0_SELECT__CI__VI;
typedef union TCC_PERFCOUNTER0_SELECT__SI regTCC_PERFCOUNTER0_SELECT__SI;
typedef union TCC_PERFCOUNTER1_HI regTCC_PERFCOUNTER1_HI;
typedef union TCC_PERFCOUNTER1_LO regTCC_PERFCOUNTER1_LO;
typedef union TCC_PERFCOUNTER1_SELECT1__CI__VI regTCC_PERFCOUNTER1_SELECT1__CI__VI;
typedef union TCC_PERFCOUNTER1_SELECT__CI__VI regTCC_PERFCOUNTER1_SELECT__CI__VI;
typedef union TCC_PERFCOUNTER1_SELECT__SI regTCC_PERFCOUNTER1_SELECT__SI;
typedef union TCC_PERFCOUNTER2_HI regTCC_PERFCOUNTER2_HI;
typedef union TCC_PERFCOUNTER2_LO regTCC_PERFCOUNTER2_LO;
typedef union TCC_PERFCOUNTER2_SELECT__CI__VI regTCC_PERFCOUNTER2_SELECT__CI__VI;
typedef union TCC_PERFCOUNTER2_SELECT__SI regTCC_PERFCOUNTER2_SELECT__SI;
typedef union TCC_PERFCOUNTER3_HI regTCC_PERFCOUNTER3_HI;
typedef union TCC_PERFCOUNTER3_LO regTCC_PERFCOUNTER3_LO;
typedef union TCC_PERFCOUNTER3_SELECT__CI__VI regTCC_PERFCOUNTER3_SELECT__CI__VI;
typedef union TCC_PERFCOUNTER3_SELECT__SI regTCC_PERFCOUNTER3_SELECT__SI;
typedef union TCC_REDUNDANCY__CI__VI regTCC_REDUNDANCY__CI__VI;
typedef union TCI_CNTL_1 regTCI_CNTL_1;
typedef union TCI_CNTL_2 regTCI_CNTL_2;
typedef union TCI_STATUS regTCI_STATUS;
typedef union TCP_ADDR_CONFIG regTCP_ADDR_CONFIG;
typedef union TCP_BUFFER_ADDR_HASH_CNTL regTCP_BUFFER_ADDR_HASH_CNTL;
typedef union TCP_CHAN_STEER_HI regTCP_CHAN_STEER_HI;
typedef union TCP_CHAN_STEER_LO regTCP_CHAN_STEER_LO;
typedef union TCP_CNTL regTCP_CNTL;
typedef union TCP_CREDIT regTCP_CREDIT;
typedef union TCP_DEBUG_DATA regTCP_DEBUG_DATA;
typedef union TCP_DEBUG_INDEX regTCP_DEBUG_INDEX;
typedef union TCP_EDC_COUNTER__SI__CI regTCP_EDC_COUNTER__SI__CI;
typedef union TCP_INVALIDATE regTCP_INVALIDATE;
typedef union TCP_PERFCOUNTER0_HI regTCP_PERFCOUNTER0_HI;
typedef union TCP_PERFCOUNTER0_LO regTCP_PERFCOUNTER0_LO;
typedef union TCP_PERFCOUNTER0_SELECT1__CI__VI regTCP_PERFCOUNTER0_SELECT1__CI__VI;
typedef union TCP_PERFCOUNTER0_SELECT__CI__VI regTCP_PERFCOUNTER0_SELECT__CI__VI;
typedef union TCP_PERFCOUNTER0_SELECT__SI regTCP_PERFCOUNTER0_SELECT__SI;
typedef union TCP_PERFCOUNTER1_HI regTCP_PERFCOUNTER1_HI;
typedef union TCP_PERFCOUNTER1_LO regTCP_PERFCOUNTER1_LO;
typedef union TCP_PERFCOUNTER1_SELECT1__CI__VI regTCP_PERFCOUNTER1_SELECT1__CI__VI;
typedef union TCP_PERFCOUNTER1_SELECT__CI__VI regTCP_PERFCOUNTER1_SELECT__CI__VI;
typedef union TCP_PERFCOUNTER1_SELECT__SI regTCP_PERFCOUNTER1_SELECT__SI;
typedef union TCP_PERFCOUNTER2_HI regTCP_PERFCOUNTER2_HI;
typedef union TCP_PERFCOUNTER2_LO regTCP_PERFCOUNTER2_LO;
typedef union TCP_PERFCOUNTER2_SELECT__CI__VI regTCP_PERFCOUNTER2_SELECT__CI__VI;
typedef union TCP_PERFCOUNTER2_SELECT__SI regTCP_PERFCOUNTER2_SELECT__SI;
typedef union TCP_PERFCOUNTER3_HI regTCP_PERFCOUNTER3_HI;
typedef union TCP_PERFCOUNTER3_LO regTCP_PERFCOUNTER3_LO;
typedef union TCP_PERFCOUNTER3_SELECT__CI__VI regTCP_PERFCOUNTER3_SELECT__CI__VI;
typedef union TCP_PERFCOUNTER3_SELECT__SI regTCP_PERFCOUNTER3_SELECT__SI;
typedef union TCP_STATUS regTCP_STATUS;
typedef union TCP_WATCH0_ADDR_H__CI__VI regTCP_WATCH0_ADDR_H__CI__VI;
typedef union TCP_WATCH0_ADDR_L__CI__VI regTCP_WATCH0_ADDR_L__CI__VI;
typedef union TCP_WATCH0_CNTL__CI__VI regTCP_WATCH0_CNTL__CI__VI;
typedef union TCP_WATCH1_ADDR_H__CI__VI regTCP_WATCH1_ADDR_H__CI__VI;
typedef union TCP_WATCH1_ADDR_L__CI__VI regTCP_WATCH1_ADDR_L__CI__VI;
typedef union TCP_WATCH1_CNTL__CI__VI regTCP_WATCH1_CNTL__CI__VI;
typedef union TCP_WATCH2_ADDR_H__CI__VI regTCP_WATCH2_ADDR_H__CI__VI;
typedef union TCP_WATCH2_ADDR_L__CI__VI regTCP_WATCH2_ADDR_L__CI__VI;
typedef union TCP_WATCH2_CNTL__CI__VI regTCP_WATCH2_CNTL__CI__VI;
typedef union TCP_WATCH3_ADDR_H__CI__VI regTCP_WATCH3_ADDR_H__CI__VI;
typedef union TCP_WATCH3_ADDR_L__CI__VI regTCP_WATCH3_ADDR_L__CI__VI;
typedef union TCP_WATCH3_CNTL__CI__VI regTCP_WATCH3_CNTL__CI__VI;
typedef union TCS_CGTT_SCLK_CTRL__CI regTCS_CGTT_SCLK_CTRL__CI;
typedef union TCS_CTRL__CI regTCS_CTRL__CI;
typedef union TCS_PERFCOUNTER0_HI__CI regTCS_PERFCOUNTER0_HI__CI;
typedef union TCS_PERFCOUNTER0_LO__CI regTCS_PERFCOUNTER0_LO__CI;
typedef union TCS_PERFCOUNTER0_SELECT1__CI regTCS_PERFCOUNTER0_SELECT1__CI;
typedef union TCS_PERFCOUNTER0_SELECT__CI regTCS_PERFCOUNTER0_SELECT__CI;
typedef union TCS_PERFCOUNTER1_HI__CI regTCS_PERFCOUNTER1_HI__CI;
typedef union TCS_PERFCOUNTER1_LO__CI regTCS_PERFCOUNTER1_LO__CI;
typedef union TCS_PERFCOUNTER1_SELECT__CI regTCS_PERFCOUNTER1_SELECT__CI;
typedef union TCS_PERFCOUNTER2_HI__CI regTCS_PERFCOUNTER2_HI__CI;
typedef union TCS_PERFCOUNTER2_LO__CI regTCS_PERFCOUNTER2_LO__CI;
typedef union TCS_PERFCOUNTER2_SELECT__CI regTCS_PERFCOUNTER2_SELECT__CI;
typedef union TCS_PERFCOUNTER3_HI__CI regTCS_PERFCOUNTER3_HI__CI;
typedef union TCS_PERFCOUNTER3_LO__CI regTCS_PERFCOUNTER3_LO__CI;
typedef union TCS_PERFCOUNTER3_SELECT__CI regTCS_PERFCOUNTER3_SELECT__CI;
typedef union TC_CFG_L1_LOAD_POLICY0__CI__VI regTC_CFG_L1_LOAD_POLICY0__CI__VI;
typedef union TC_CFG_L1_LOAD_POLICY1__CI__VI regTC_CFG_L1_LOAD_POLICY1__CI__VI;
typedef union TC_CFG_L1_STORE_POLICY__CI__VI regTC_CFG_L1_STORE_POLICY__CI__VI;
typedef union TC_CFG_L1_VOLATILE__CI__VI regTC_CFG_L1_VOLATILE__CI__VI;
typedef union TC_CFG_L2_ATOMIC_POLICY__CI__VI regTC_CFG_L2_ATOMIC_POLICY__CI__VI;
typedef union TC_CFG_L2_LOAD_POLICY0__CI__VI regTC_CFG_L2_LOAD_POLICY0__CI__VI;
typedef union TC_CFG_L2_LOAD_POLICY1__CI__VI regTC_CFG_L2_LOAD_POLICY1__CI__VI;
typedef union TC_CFG_L2_STORE_POLICY0__CI__VI regTC_CFG_L2_STORE_POLICY0__CI__VI;
typedef union TC_CFG_L2_STORE_POLICY1__CI__VI regTC_CFG_L2_STORE_POLICY1__CI__VI;
typedef union TC_CFG_L2_VOLATILE__CI__VI regTC_CFG_L2_VOLATILE__CI__VI;
typedef union TDP_ACC_CORE_0__CI__VI regTDP_ACC_CORE_0__CI__VI;
typedef union TDP_ACC_CORE_1__CI__VI regTDP_ACC_CORE_1__CI__VI;
typedef union TD_CGTT_CTRL regTD_CGTT_CTRL;
typedef union TD_CNTL regTD_CNTL;
typedef union TD_DEBUG_DATA__CI__VI regTD_DEBUG_DATA__CI__VI;
typedef union TD_DEBUG_DATA__SI regTD_DEBUG_DATA__SI;
typedef union TD_DEBUG_INDEX regTD_DEBUG_INDEX;
typedef union TD_PERFCOUNTER0_HI regTD_PERFCOUNTER0_HI;
typedef union TD_PERFCOUNTER0_LO regTD_PERFCOUNTER0_LO;
typedef union TD_PERFCOUNTER0_SELECT regTD_PERFCOUNTER0_SELECT;
typedef union TD_PERFCOUNTER0_SELECT1__CI__VI regTD_PERFCOUNTER0_SELECT1__CI__VI;
typedef union TD_PERFCOUNTER1_HI__CI__VI regTD_PERFCOUNTER1_HI__CI__VI;
typedef union TD_PERFCOUNTER1_LO__CI__VI regTD_PERFCOUNTER1_LO__CI__VI;
typedef union TD_PERFCOUNTER1_SELECT__CI__VI regTD_PERFCOUNTER1_SELECT__CI__VI;
typedef union TD_SCRATCH regTD_SCRATCH;
typedef union TD_STATUS regTD_STATUS;
typedef union THERMAL_PROTECT_COUNTER__SI regTHERMAL_PROTECT_COUNTER__SI;
typedef union THM_CLK_CNTL regTHM_CLK_CNTL;
typedef union THM_CMON_CTRL2__SI regTHM_CMON_CTRL2__SI;
typedef union THM_CMON_CTRL__SI regTHM_CMON_CTRL__SI;
typedef union THM_CTF_DELAY__CI regTHM_CTF_DELAY__CI;
typedef union THM_CTF_STATUS__CI regTHM_CTF_STATUS__CI;
typedef union THM_SMC_IND_DATA__CI regTHM_SMC_IND_DATA__CI;
typedef union THM_SMC_IND_INDEX__CI regTHM_SMC_IND_INDEX__CI;
typedef union THM_SW_TEMP__CI regTHM_SW_TEMP__CI;
typedef union THM_TMON0_CSR_RD__SI__CI regTHM_TMON0_CSR_RD__SI__CI;
typedef union THM_TMON0_CSR_WR__SI__CI regTHM_TMON0_CSR_WR__SI__CI;
typedef union THM_TMON0_CTRL__SI__CI regTHM_TMON0_CTRL__SI__CI;
typedef union THM_TMON0_CTRL2__SI__CI regTHM_TMON0_CTRL2__SI__CI;
typedef union THM_TMON0_DEBUG__SI__CI regTHM_TMON0_DEBUG__SI__CI;
typedef union THM_TMON0_INT_DATA__SI__CI regTHM_TMON0_INT_DATA__SI__CI;
typedef union THM_TMON0_RDIL0_DATA__SI__CI regTHM_TMON0_RDIL0_DATA__SI__CI;
typedef union THM_TMON0_RDIL10_DATA__SI__CI regTHM_TMON0_RDIL10_DATA__SI__CI;
typedef union THM_TMON0_RDIL11_DATA__SI__CI regTHM_TMON0_RDIL11_DATA__SI__CI;
typedef union THM_TMON0_RDIL12_DATA__SI__CI regTHM_TMON0_RDIL12_DATA__SI__CI;
typedef union THM_TMON0_RDIL13_DATA__SI__CI regTHM_TMON0_RDIL13_DATA__SI__CI;
typedef union THM_TMON0_RDIL14_DATA__SI__CI regTHM_TMON0_RDIL14_DATA__SI__CI;
typedef union THM_TMON0_RDIL15_DATA__SI__CI regTHM_TMON0_RDIL15_DATA__SI__CI;
typedef union THM_TMON0_RDIL1_DATA__SI__CI regTHM_TMON0_RDIL1_DATA__SI__CI;
typedef union THM_TMON0_RDIL2_DATA__SI__CI regTHM_TMON0_RDIL2_DATA__SI__CI;
typedef union THM_TMON0_RDIL3_DATA__SI__CI regTHM_TMON0_RDIL3_DATA__SI__CI;
typedef union THM_TMON0_RDIL4_DATA__SI__CI regTHM_TMON0_RDIL4_DATA__SI__CI;
typedef union THM_TMON0_RDIL5_DATA__SI__CI regTHM_TMON0_RDIL5_DATA__SI__CI;
typedef union THM_TMON0_RDIL6_DATA__SI__CI regTHM_TMON0_RDIL6_DATA__SI__CI;
typedef union THM_TMON0_RDIL7_DATA__SI__CI regTHM_TMON0_RDIL7_DATA__SI__CI;
typedef union THM_TMON0_RDIL8_DATA__SI__CI regTHM_TMON0_RDIL8_DATA__SI__CI;
typedef union THM_TMON0_RDIL9_DATA__SI__CI regTHM_TMON0_RDIL9_DATA__SI__CI;
typedef union THM_TMON0_RDIR0_DATA__SI__CI regTHM_TMON0_RDIR0_DATA__SI__CI;
typedef union THM_TMON0_RDIR10_DATA__SI__CI regTHM_TMON0_RDIR10_DATA__SI__CI;
typedef union THM_TMON0_RDIR11_DATA__SI__CI regTHM_TMON0_RDIR11_DATA__SI__CI;
typedef union THM_TMON0_RDIR12_DATA__SI__CI regTHM_TMON0_RDIR12_DATA__SI__CI;
typedef union THM_TMON0_RDIR13_DATA__SI__CI regTHM_TMON0_RDIR13_DATA__SI__CI;
typedef union THM_TMON0_RDIR14_DATA__SI__CI regTHM_TMON0_RDIR14_DATA__SI__CI;
typedef union THM_TMON0_RDIR15_DATA__SI__CI regTHM_TMON0_RDIR15_DATA__SI__CI;
typedef union THM_TMON0_RDIR1_DATA__SI__CI regTHM_TMON0_RDIR1_DATA__SI__CI;
typedef union THM_TMON0_RDIR2_DATA__SI__CI regTHM_TMON0_RDIR2_DATA__SI__CI;
typedef union THM_TMON0_RDIR3_DATA__SI__CI regTHM_TMON0_RDIR3_DATA__SI__CI;
typedef union THM_TMON0_RDIR4_DATA__SI__CI regTHM_TMON0_RDIR4_DATA__SI__CI;
typedef union THM_TMON0_RDIR5_DATA__SI__CI regTHM_TMON0_RDIR5_DATA__SI__CI;
typedef union THM_TMON0_RDIR6_DATA__SI__CI regTHM_TMON0_RDIR6_DATA__SI__CI;
typedef union THM_TMON0_RDIR7_DATA__SI__CI regTHM_TMON0_RDIR7_DATA__SI__CI;
typedef union THM_TMON0_RDIR8_DATA__SI__CI regTHM_TMON0_RDIR8_DATA__SI__CI;
typedef union THM_TMON0_RDIR9_DATA__SI__CI regTHM_TMON0_RDIR9_DATA__SI__CI;
typedef union THM_TMON1_CSR_RD__SI__CI regTHM_TMON1_CSR_RD__SI__CI;
typedef union THM_TMON1_CSR_WR__SI__CI regTHM_TMON1_CSR_WR__SI__CI;
typedef union THM_TMON1_CTRL__SI__CI regTHM_TMON1_CTRL__SI__CI;
typedef union THM_TMON1_CTRL2__SI__CI regTHM_TMON1_CTRL2__SI__CI;
typedef union THM_TMON1_DEBUG__SI__CI regTHM_TMON1_DEBUG__SI__CI;
typedef union THM_TMON1_INT_DATA__SI__CI regTHM_TMON1_INT_DATA__SI__CI;
typedef union THM_TMON1_RDIL0_DATA__SI__CI regTHM_TMON1_RDIL0_DATA__SI__CI;
typedef union THM_TMON1_RDIL10_DATA__SI__CI regTHM_TMON1_RDIL10_DATA__SI__CI;
typedef union THM_TMON1_RDIL11_DATA__SI__CI regTHM_TMON1_RDIL11_DATA__SI__CI;
typedef union THM_TMON1_RDIL12_DATA__SI__CI regTHM_TMON1_RDIL12_DATA__SI__CI;
typedef union THM_TMON1_RDIL13_DATA__SI__CI regTHM_TMON1_RDIL13_DATA__SI__CI;
typedef union THM_TMON1_RDIL14_DATA__SI__CI regTHM_TMON1_RDIL14_DATA__SI__CI;
typedef union THM_TMON1_RDIL15_DATA__SI__CI regTHM_TMON1_RDIL15_DATA__SI__CI;
typedef union THM_TMON1_RDIL1_DATA__SI__CI regTHM_TMON1_RDIL1_DATA__SI__CI;
typedef union THM_TMON1_RDIL2_DATA__SI__CI regTHM_TMON1_RDIL2_DATA__SI__CI;
typedef union THM_TMON1_RDIL3_DATA__SI__CI regTHM_TMON1_RDIL3_DATA__SI__CI;
typedef union THM_TMON1_RDIL4_DATA__SI__CI regTHM_TMON1_RDIL4_DATA__SI__CI;
typedef union THM_TMON1_RDIL5_DATA__SI__CI regTHM_TMON1_RDIL5_DATA__SI__CI;
typedef union THM_TMON1_RDIL6_DATA__SI__CI regTHM_TMON1_RDIL6_DATA__SI__CI;
typedef union THM_TMON1_RDIL7_DATA__SI__CI regTHM_TMON1_RDIL7_DATA__SI__CI;
typedef union THM_TMON1_RDIL8_DATA__SI__CI regTHM_TMON1_RDIL8_DATA__SI__CI;
typedef union THM_TMON1_RDIL9_DATA__SI__CI regTHM_TMON1_RDIL9_DATA__SI__CI;
typedef union THM_TMON1_RDIR0_DATA__SI__CI regTHM_TMON1_RDIR0_DATA__SI__CI;
typedef union THM_TMON1_RDIR10_DATA__SI__CI regTHM_TMON1_RDIR10_DATA__SI__CI;
typedef union THM_TMON1_RDIR11_DATA__SI__CI regTHM_TMON1_RDIR11_DATA__SI__CI;
typedef union THM_TMON1_RDIR12_DATA__SI__CI regTHM_TMON1_RDIR12_DATA__SI__CI;
typedef union THM_TMON1_RDIR13_DATA__SI__CI regTHM_TMON1_RDIR13_DATA__SI__CI;
typedef union THM_TMON1_RDIR14_DATA__SI__CI regTHM_TMON1_RDIR14_DATA__SI__CI;
typedef union THM_TMON1_RDIR15_DATA__SI__CI regTHM_TMON1_RDIR15_DATA__SI__CI;
typedef union THM_TMON1_RDIR1_DATA__SI__CI regTHM_TMON1_RDIR1_DATA__SI__CI;
typedef union THM_TMON1_RDIR2_DATA__SI__CI regTHM_TMON1_RDIR2_DATA__SI__CI;
typedef union THM_TMON1_RDIR3_DATA__SI__CI regTHM_TMON1_RDIR3_DATA__SI__CI;
typedef union THM_TMON1_RDIR4_DATA__SI__CI regTHM_TMON1_RDIR4_DATA__SI__CI;
typedef union THM_TMON1_RDIR5_DATA__SI__CI regTHM_TMON1_RDIR5_DATA__SI__CI;
typedef union THM_TMON1_RDIR6_DATA__SI__CI regTHM_TMON1_RDIR6_DATA__SI__CI;
typedef union THM_TMON1_RDIR7_DATA__SI__CI regTHM_TMON1_RDIR7_DATA__SI__CI;
typedef union THM_TMON1_RDIR8_DATA__SI__CI regTHM_TMON1_RDIR8_DATA__SI__CI;
typedef union THM_TMON1_RDIR9_DATA__SI__CI regTHM_TMON1_RDIR9_DATA__SI__CI;
typedef union THM_TMON_CONFIG2__SI__CI regTHM_TMON_CONFIG2__SI__CI;
typedef union THM_TMON_CONFIG__CI regTHM_TMON_CONFIG__CI;
typedef union THM_TMON_CONFIG__SI regTHM_TMON_CONFIG__SI;
typedef union TMDS_CNTL__SI regTMDS_CNTL__SI;
typedef union TMDS_CONTROL0_FEEDBACK__SI regTMDS_CONTROL0_FEEDBACK__SI;
typedef union TMDS_CONTROL_CHAR__SI regTMDS_CONTROL_CHAR__SI;
typedef union TMDS_CTL0_1_GEN_CNTL__SI regTMDS_CTL0_1_GEN_CNTL__SI;
typedef union TMDS_CTL2_3_GEN_CNTL__SI regTMDS_CTL2_3_GEN_CNTL__SI;
typedef union TMDS_CTL_BITS__SI regTMDS_CTL_BITS__SI;
typedef union TMDS_DCBALANCER_CONTROL__SI regTMDS_DCBALANCER_CONTROL__SI;
typedef union TMDS_DEBUG__SI regTMDS_DEBUG__SI;
typedef union TMDS_STEREOSYNC_CTL_SEL__SI regTMDS_STEREOSYNC_CTL_SEL__SI;
typedef union TMDS_SYNC_CHAR_PATTERN_0_1__SI regTMDS_SYNC_CHAR_PATTERN_0_1__SI;
typedef union TMDS_SYNC_CHAR_PATTERN_2_3__SI regTMDS_SYNC_CHAR_PATTERN_2_3__SI;
typedef union TMDS_SYNC_DCBALANCE_CHAR__SI regTMDS_SYNC_DCBALANCE_CHAR__SI;
typedef union TST_MISC_CTRL regTST_MISC_CTRL;
typedef union TST_TC_JTAG_0 regTST_TC_JTAG_0;
typedef union TST_TC_JTAG_1 regTST_TC_JTAG_1;
typedef union UART_CLK_GPIO_SEL regUART_CLK_GPIO_SEL;
typedef union UNDERFLOW_STATUS__SI regUNDERFLOW_STATUS__SI;
typedef union UNIPHY_DATA_SYNCHRONIZATION__SI regUNIPHY_DATA_SYNCHRONIZATION__SI;
typedef union UNIPHY_IMPCAL_LINKA__SI regUNIPHY_IMPCAL_LINKA__SI;
typedef union UNIPHY_IMPCAL_LINKB__SI regUNIPHY_IMPCAL_LINKB__SI;
typedef union UNIPHY_IMPCAL_LINKC__SI regUNIPHY_IMPCAL_LINKC__SI;
typedef union UNIPHY_IMPCAL_LINKD__SI regUNIPHY_IMPCAL_LINKD__SI;
typedef union UNIPHY_IMPCAL_LINKE__SI regUNIPHY_IMPCAL_LINKE__SI;
typedef union UNIPHY_IMPCAL_LINKF__SI regUNIPHY_IMPCAL_LINKF__SI;
typedef union UNIPHY_IMPCAL_PERIOD__SI regUNIPHY_IMPCAL_PERIOD__SI;
typedef union UNIPHY_MACRO_CONTROL1__SI regUNIPHY_MACRO_CONTROL1__SI;
typedef union UNIPHY_MACRO_CONTROL2__SI regUNIPHY_MACRO_CONTROL2__SI;
typedef union UNIPHY_MACRO_CONTROL3__SI regUNIPHY_MACRO_CONTROL3__SI;
typedef union UNIPHY_MACRO_CONTROL4__SI regUNIPHY_MACRO_CONTROL4__SI;
typedef union UNIPHY_REG_TEST_OUTPUT__SI regUNIPHY_REG_TEST_OUTPUT__SI;
typedef union UNIPHY_TRANSMITTER_CONTROL__SI regUNIPHY_TRANSMITTER_CONTROL__SI;
typedef union URGENCY_STAT__SI regURGENCY_STAT__SI;
typedef union USER_SQC_BANK_DISABLE regUSER_SQC_BANK_DISABLE;
typedef union UVD_ADDR_MODE__SI regUVD_ADDR_MODE__SI;
typedef union UVD_AVP_COOKIE_ID__SI regUVD_AVP_COOKIE_ID__SI;
typedef union UVD_AVP_CSA_ADDR__SI regUVD_AVP_CSA_ADDR__SI;
typedef union UVD_AVP_CSA_SIZE__SI regUVD_AVP_CSA_SIZE__SI;
typedef union UVD_AVP_EXT_INT_CTX_ID__SI regUVD_AVP_EXT_INT_CTX_ID__SI;
typedef union UVD_AVP_EXT_INT_ID__SI regUVD_AVP_EXT_INT_ID__SI;
typedef union UVD_AVP_FCS_STATUS__SI regUVD_AVP_FCS_STATUS__SI;
typedef union UVD_AVP_IDLE_COOKIE_ID__SI regUVD_AVP_IDLE_COOKIE_ID__SI;
typedef union UVD_AVP_RLC_HB_BASE__SI regUVD_AVP_RLC_HB_BASE__SI;
typedef union UVD_AVP_RLC_HB_CNTL__SI regUVD_AVP_RLC_HB_CNTL__SI;
typedef union UVD_AVP_RLC_HB_RPTR__SI regUVD_AVP_RLC_HB_RPTR__SI;
typedef union UVD_AVP_RLC_HB_WPTR_LSB_ADDR__SI regUVD_AVP_RLC_HB_WPTR_LSB_ADDR__SI;
typedef union UVD_AVP_RLC_HB_WPTR_MSB_ADDR__SI regUVD_AVP_RLC_HB_WPTR_MSB_ADDR__SI;
typedef union UVD_AVP_RLC_HB_WPTR__SI regUVD_AVP_RLC_HB_WPTR__SI;
typedef union UVD_AVP_RLC_RL_BASE__SI regUVD_AVP_RLC_RL_BASE__SI;
typedef union UVD_AVP_RLC_RL_SIZE__SI regUVD_AVP_RLC_RL_SIZE__SI;
typedef union UVD_AVP_RLC_SCRATCH__SI regUVD_AVP_RLC_SCRATCH__SI;
typedef union UVD_CBUF_ID__SI regUVD_CBUF_ID__SI;
typedef union UVD_CGC_CTRL__SI regUVD_CGC_CTRL__SI;
typedef union UVD_CGC_GATE__SI regUVD_CGC_GATE__SI;
typedef union UVD_CGC_STATUS__SI regUVD_CGC_STATUS__SI;
typedef union UVD_CONFIG__SI__CI regUVD_CONFIG__SI__CI;
typedef union UVD_CONTEXT_ID__SI regUVD_CONTEXT_ID__SI;
typedef union UVD_COOKIE_ID__SI regUVD_COOKIE_ID__SI;
typedef union UVD_CSA_ADDR__SI regUVD_CSA_ADDR__SI;
typedef union UVD_CSA_SIZE__SI regUVD_CSA_SIZE__SI;
typedef union UVD_CTX_DATA__SI regUVD_CTX_DATA__SI;
typedef union UVD_CTX_INDEX__SI regUVD_CTX_INDEX__SI;
typedef union UVD_CXW_BLOCK_STATUS__SI regUVD_CXW_BLOCK_STATUS__SI;
typedef union UVD_CXW_CNTL__SI regUVD_CXW_CNTL__SI;
typedef union UVD_CXW_EN__SI regUVD_CXW_EN__SI;
typedef union UVD_CXW_EVENT__SI regUVD_CXW_EVENT__SI;
typedef union UVD_CXW_FINISHED__SI regUVD_CXW_FINISHED__SI;
typedef union UVD_CXW_INT_ID__SI regUVD_CXW_INT_ID__SI;
typedef union UVD_CXW_SAVE_AREA_ADDR__SI regUVD_CXW_SAVE_AREA_ADDR__SI;
typedef union UVD_CXW_SAVE_AREA_SIZE__SI regUVD_CXW_SAVE_AREA_SIZE__SI;
typedef union UVD_CXW_SCAN_AREA_OFFSET__SI regUVD_CXW_SCAN_AREA_OFFSET__SI;
typedef union UVD_CXW_SE__SI regUVD_CXW_SE__SI;
typedef union UVD_CXW_SHIFT_CNTL__SI regUVD_CXW_SHIFT_CNTL__SI;
typedef union UVD_CXW_SHIFT_FINISHED__SI regUVD_CXW_SHIFT_FINISHED__SI;
typedef union UVD_CXW_START__SI regUVD_CXW_START__SI;
typedef union UVD_CXW_WR_INT_CTX_ID__SI regUVD_CXW_WR_INT_CTX_ID__SI;
typedef union UVD_CXW_WR_INT_ID__SI regUVD_CXW_WR_INT_ID__SI;
typedef union UVD_CXW_WR__SI regUVD_CXW_WR__SI;
typedef union UVD_DBW_BUF_SIZE__SI regUVD_DBW_BUF_SIZE__SI;
typedef union UVD_DBW_CHROMA_ADR__SI regUVD_DBW_CHROMA_ADR__SI;
typedef union UVD_DBW_CHROMA_BOT_ADR__SI regUVD_DBW_CHROMA_BOT_ADR__SI;
typedef union UVD_DBW_LUMA_ADR__SI regUVD_DBW_LUMA_ADR__SI;
typedef union UVD_DBW_LUMA_BOT_ADR__SI regUVD_DBW_LUMA_BOT_ADR__SI;
typedef union UVD_DBW_MACRO_TILE_CONFIG__SI regUVD_DBW_MACRO_TILE_CONFIG__SI;
typedef union UVD_DBW_MEM_ADDR_SEL_0__SI regUVD_DBW_MEM_ADDR_SEL_0__SI;
typedef union UVD_DBW_MEM_ADDR_SEL_1__SI regUVD_DBW_MEM_ADDR_SEL_1__SI;
typedef union UVD_DB_MACRO_TILE_CONFIG__SI regUVD_DB_MACRO_TILE_CONFIG__SI;
typedef union UVD_DB_MEM_ADDR_SEL_0__SI regUVD_DB_MEM_ADDR_SEL_0__SI;
typedef union UVD_DB_MEM_ADDR_SEL_1__SI regUVD_DB_MEM_ADDR_SEL_1__SI;
typedef union UVD_DEBUG_CTRL__SI regUVD_DEBUG_CTRL__SI;
typedef union UVD_DEBUG_SCRATCH__SI regUVD_DEBUG_SCRATCH__SI;
typedef union UVD_DRM_CMD__SI regUVD_DRM_CMD__SI;
typedef union UVD_DRM_CNTDAT0__SI regUVD_DRM_CNTDAT0__SI;
typedef union UVD_DRM_CNTDAT1__SI regUVD_DRM_CNTDAT1__SI;
typedef union UVD_DRM_CNTDAT2__SI regUVD_DRM_CNTDAT2__SI;
typedef union UVD_DRM_CNTDAT3__SI regUVD_DRM_CNTDAT3__SI;
typedef union UVD_DRM_CNTKEY0__SI regUVD_DRM_CNTKEY0__SI;
typedef union UVD_DRM_CNTKEY1__SI regUVD_DRM_CNTKEY1__SI;
typedef union UVD_DRM_CNTKEY2__SI regUVD_DRM_CNTKEY2__SI;
typedef union UVD_DRM_CNTKEY3__SI regUVD_DRM_CNTKEY3__SI;
typedef union UVD_DRM_KEY0__SI regUVD_DRM_KEY0__SI;
typedef union UVD_DRM_KEY1__SI regUVD_DRM_KEY1__SI;
typedef union UVD_DRM_KEY2__SI regUVD_DRM_KEY2__SI;
typedef union UVD_DRM_KEY3__SI regUVD_DRM_KEY3__SI;
typedef union UVD_DRM_OFFSET__SI regUVD_DRM_OFFSET__SI;
typedef union UVD_DRV_FW_MSG__SI regUVD_DRV_FW_MSG__SI;
typedef union UVD_DXVA_BUF_SIZE__SI regUVD_DXVA_BUF_SIZE__SI;
typedef union UVD_ENGINE_CNTL__SI regUVD_ENGINE_CNTL__SI;
typedef union UVD_FCS_AVP_SYS_INT_ACK__SI regUVD_FCS_AVP_SYS_INT_ACK__SI;
typedef union UVD_FCS_AVP_SYS_INT_EN__SI regUVD_FCS_AVP_SYS_INT_EN__SI;
typedef union UVD_FCS_AVP_SYS_INT_STAT__SI regUVD_FCS_AVP_SYS_INT_STAT__SI;
typedef union UVD_FCS_AVP_VCPU_INT_ACK__SI regUVD_FCS_AVP_VCPU_INT_ACK__SI;
typedef union UVD_FCS_AVP_VCPU_INT_EN__SI regUVD_FCS_AVP_VCPU_INT_EN__SI;
typedef union UVD_FCS_AVP_VCPU_INT_STAT__SI regUVD_FCS_AVP_VCPU_INT_STAT__SI;
typedef union UVD_FCS_CTRL__SI regUVD_FCS_CTRL__SI;
typedef union UVD_FCS_STATUS__SI regUVD_FCS_STATUS__SI;
typedef union UVD_FCS_SYS_INT_ACK__SI regUVD_FCS_SYS_INT_ACK__SI;
typedef union UVD_FCS_SYS_INT_EN__SI regUVD_FCS_SYS_INT_EN__SI;
typedef union UVD_FCS_SYS_INT_STAT__SI regUVD_FCS_SYS_INT_STAT__SI;
typedef union UVD_FCS_VCPU_INT_ACK__SI regUVD_FCS_VCPU_INT_ACK__SI;
typedef union UVD_FCS_VCPU_INT_EN__SI regUVD_FCS_VCPU_INT_EN__SI;
typedef union UVD_FCS_VCPU_INT_STAT__SI regUVD_FCS_VCPU_INT_STAT__SI;
typedef union UVD_FW_BYTECNT__SI regUVD_FW_BYTECNT__SI;
typedef union UVD_FW_DEBUG_ADDR__SI regUVD_FW_DEBUG_ADDR__SI;
typedef union UVD_FW_DEBUG_DATA__SI regUVD_FW_DEBUG_DATA__SI;
typedef union UVD_FW_DRV_MSG_ACK__SI regUVD_FW_DRV_MSG_ACK__SI;
typedef union UVD_FW_EXP_RESULT0__SI regUVD_FW_EXP_RESULT0__SI;
typedef union UVD_FW_EXP_RESULT1__SI regUVD_FW_EXP_RESULT1__SI;
typedef union UVD_FW_EXP_RESULT2__SI regUVD_FW_EXP_RESULT2__SI;
typedef union UVD_FW_EXP_RESULT3__SI regUVD_FW_EXP_RESULT3__SI;
typedef union UVD_FW_LENGTH__SI regUVD_FW_LENGTH__SI;
typedef union UVD_FW_NONCE0__SI regUVD_FW_NONCE0__SI;
typedef union UVD_FW_NONCE1__SI regUVD_FW_NONCE1__SI;
typedef union UVD_FW_NONCE2__SI regUVD_FW_NONCE2__SI;
typedef union UVD_FW_NONCE3__SI regUVD_FW_NONCE3__SI;
typedef union UVD_FW_PERIODIC_CNTL__SI regUVD_FW_PERIODIC_CNTL__SI;
typedef union UVD_FW_SELF_RECOVERY_CNTL__SI regUVD_FW_SELF_RECOVERY_CNTL__SI;
typedef union UVD_FW_START__SI regUVD_FW_START__SI;
typedef union UVD_FW_STATS__SI regUVD_FW_STATS__SI;
typedef union UVD_FW_STATUS__SI regUVD_FW_STATUS__SI;
typedef union UVD_GPCOM_SYS_CMD__SI regUVD_GPCOM_SYS_CMD__SI;
typedef union UVD_GPCOM_SYS_DATA0__SI regUVD_GPCOM_SYS_DATA0__SI;
typedef union UVD_GPCOM_SYS_DATA1__SI regUVD_GPCOM_SYS_DATA1__SI;
typedef union UVD_GPCOM_VCPU_CMD__SI regUVD_GPCOM_VCPU_CMD__SI;
typedef union UVD_GPCOM_VCPU_DATA0__SI regUVD_GPCOM_VCPU_DATA0__SI;
typedef union UVD_GPCOM_VCPU_DATA1__SI regUVD_GPCOM_VCPU_DATA1__SI;
typedef union UVD_GPF_STATUS__SI regUVD_GPF_STATUS__SI;
typedef union UVD_GP_SCRATCH0__SI regUVD_GP_SCRATCH0__SI;
typedef union UVD_GP_SCRATCH1__SI regUVD_GP_SCRATCH1__SI;
typedef union UVD_GP_SCRATCH2__SI regUVD_GP_SCRATCH2__SI;
typedef union UVD_GP_SCRATCH3__SI regUVD_GP_SCRATCH3__SI;
typedef union UVD_GP_SCRATCH4__SI regUVD_GP_SCRATCH4__SI;
typedef union UVD_GP_SCRATCH5__SI regUVD_GP_SCRATCH5__SI;
typedef union UVD_GP_SCRATCH6__SI regUVD_GP_SCRATCH6__SI;
typedef union UVD_GP_SCRATCH7__SI regUVD_GP_SCRATCH7__SI;
typedef union UVD_HEIGHT__SI regUVD_HEIGHT__SI;
typedef union UVD_IDLE_COOKIE_ID__SI regUVD_IDLE_COOKIE_ID__SI;
typedef union UVD_JOB_DONE__SI regUVD_JOB_DONE__SI;
typedef union UVD_JOB_START__SI regUVD_JOB_START__SI;
typedef union UVD_LBSI_ADDR_0__SI regUVD_LBSI_ADDR_0__SI;
typedef union UVD_LBSI_ADDR_1__SI regUVD_LBSI_ADDR_1__SI;
typedef union UVD_LBSI_BURST_LEN__SI regUVD_LBSI_BURST_LEN__SI;
typedef union UVD_LBSI_CONFIG__SI regUVD_LBSI_CONFIG__SI;
typedef union UVD_LBSI_CURR_ADDR__SI regUVD_LBSI_CURR_ADDR__SI;
typedef union UVD_LBSI_DRM_FLUSH_CTL_STATUS__SI regUVD_LBSI_DRM_FLUSH_CTL_STATUS__SI;
typedef union UVD_LBSI_LEN_0__SI regUVD_LBSI_LEN_0__SI;
typedef union UVD_LBSI_LEN_1__SI regUVD_LBSI_LEN_1__SI;
typedef union UVD_LBSI_PF_BUFF_COUNT__SI regUVD_LBSI_PF_BUFF_COUNT__SI;
typedef union UVD_LBSI_RE_WAIT_COUNT__SI regUVD_LBSI_RE_WAIT_COUNT__SI;
typedef union UVD_LMI_ADDR_EXT__SI regUVD_LMI_ADDR_EXT__SI;
typedef union UVD_LMI_ARB_CTRL__SI regUVD_LMI_ARB_CTRL__SI;
typedef union UVD_LMI_AVG_LAT_CNTR__SI regUVD_LMI_AVG_LAT_CNTR__SI;
typedef union UVD_LMI_AXI_ERR_STATUS__SI regUVD_LMI_AXI_ERR_STATUS__SI;
typedef union UVD_LMI_CACHE_CTRL__SI regUVD_LMI_CACHE_CTRL__SI;
typedef union UVD_LMI_CLEAN_STATUS__SI regUVD_LMI_CLEAN_STATUS__SI;
typedef union UVD_LMI_CRC0__SI regUVD_LMI_CRC0__SI;
typedef union UVD_LMI_CRC1__SI regUVD_LMI_CRC1__SI;
typedef union UVD_LMI_CRC2__SI regUVD_LMI_CRC2__SI;
typedef union UVD_LMI_CRC3__SI regUVD_LMI_CRC3__SI;
typedef union UVD_LMI_CRC4__SI regUVD_LMI_CRC4__SI;
typedef union UVD_LMI_CRC5__SI regUVD_LMI_CRC5__SI;
typedef union UVD_LMI_CRC6__SI regUVD_LMI_CRC6__SI;
typedef union UVD_LMI_CRC7__SI regUVD_LMI_CRC7__SI;
typedef union UVD_LMI_CTRL2__SI regUVD_LMI_CTRL2__SI;
typedef union UVD_LMI_CTRL__SI regUVD_LMI_CTRL__SI;
typedef union UVD_LMI_EXT40_ADDR__SI regUVD_LMI_EXT40_ADDR__SI;
typedef union UVD_LMI_ISOC_CTRL__SI regUVD_LMI_ISOC_CTRL__SI;
typedef union UVD_LMI_ISOC_PREF_BASE1__SI regUVD_LMI_ISOC_PREF_BASE1__SI;
typedef union UVD_LMI_ISOC_PREF_BASE2__SI regUVD_LMI_ISOC_PREF_BASE2__SI;
typedef union UVD_LMI_ISOC_PREF_LIMIT1__SI regUVD_LMI_ISOC_PREF_LIMIT1__SI;
typedef union UVD_LMI_ISOC_PREF_LIMIT2__SI regUVD_LMI_ISOC_PREF_LIMIT2__SI;
typedef union UVD_LMI_LAT_CNTR__SI regUVD_LMI_LAT_CNTR__SI;
typedef union UVD_LMI_LAT_CTRL__SI regUVD_LMI_LAT_CTRL__SI;
typedef union UVD_LMI_MC_CREDITS__SI regUVD_LMI_MC_CREDITS__SI;
typedef union UVD_LMI_PERFMON_COUNT_HI__SI regUVD_LMI_PERFMON_COUNT_HI__SI;
typedef union UVD_LMI_PERFMON_COUNT_LO__SI regUVD_LMI_PERFMON_COUNT_LO__SI;
typedef union UVD_LMI_PERFMON_CTRL__SI regUVD_LMI_PERFMON_CTRL__SI;
typedef union UVD_LMI_RD_BURST_CTRL__SI regUVD_LMI_RD_BURST_CTRL__SI;
typedef union UVD_LMI_SPH__SI regUVD_LMI_SPH__SI;
typedef union UVD_LMI_STATUS__SI regUVD_LMI_STATUS__SI;
typedef union UVD_LMI_SWAP_CNTL__SI regUVD_LMI_SWAP_CNTL__SI;
typedef union UVD_LMI_URGENT_CTRL__SI regUVD_LMI_URGENT_CTRL__SI;
typedef union UVD_LMI_UVD_SWAP__SI regUVD_LMI_UVD_SWAP__SI;
typedef union UVD_LMI_VCPU_VM1__SI regUVD_LMI_VCPU_VM1__SI;
typedef union UVD_LMI_VCPU_VM__SI regUVD_LMI_VCPU_VM__SI;
typedef union UVD_LMI_VM_CTRL__SI regUVD_LMI_VM_CTRL__SI;
typedef union UVD_LMI_WR_BURST_CTRL__SI regUVD_LMI_WR_BURST_CTRL__SI;
typedef union UVD_LMI_WR_COMB_CTRL__SI regUVD_LMI_WR_COMB_CTRL__SI;
typedef union UVD_MACRO_TILE_CONFIG__SI regUVD_MACRO_TILE_CONFIG__SI;
typedef union UVD_MASTINT_EN__SI regUVD_MASTINT_EN__SI;
typedef union UVD_MB_CTL_BUF_BASE__SI regUVD_MB_CTL_BUF_BASE__SI;
typedef union UVD_MEM_ADDR_SEL_0__SI regUVD_MEM_ADDR_SEL_0__SI;
typedef union UVD_MEM_ADDR_SEL_1__SI regUVD_MEM_ADDR_SEL_1__SI;
typedef union UVD_MPC_CHROMA_HITPEND__SI regUVD_MPC_CHROMA_HITPEND__SI;
typedef union UVD_MPC_CHROMA_HIT__SI regUVD_MPC_CHROMA_HIT__SI;
typedef union UVD_MPC_CHROMA_SRCH__SI regUVD_MPC_CHROMA_SRCH__SI;
typedef union UVD_MPC_CNTL__SI regUVD_MPC_CNTL__SI;
typedef union UVD_MPC_LUMA_HITPEND__SI regUVD_MPC_LUMA_HITPEND__SI;
typedef union UVD_MPC_LUMA_HIT__SI regUVD_MPC_LUMA_HIT__SI;
typedef union UVD_MPC_LUMA_SRCH__SI regUVD_MPC_LUMA_SRCH__SI;
typedef union UVD_MPC_PERF0__SI regUVD_MPC_PERF0__SI;
typedef union UVD_MPC_PERF1__SI regUVD_MPC_PERF1__SI;
typedef union UVD_MPC_PITCH__SI regUVD_MPC_PITCH__SI;
typedef union UVD_MPC_REF_BAR0__SI regUVD_MPC_REF_BAR0__SI;
typedef union UVD_MPC_REF_BAR10__SI regUVD_MPC_REF_BAR10__SI;
typedef union UVD_MPC_REF_BAR11__SI regUVD_MPC_REF_BAR11__SI;
typedef union UVD_MPC_REF_BAR12__SI regUVD_MPC_REF_BAR12__SI;
typedef union UVD_MPC_REF_BAR13__SI regUVD_MPC_REF_BAR13__SI;
typedef union UVD_MPC_REF_BAR14__SI regUVD_MPC_REF_BAR14__SI;
typedef union UVD_MPC_REF_BAR15__SI regUVD_MPC_REF_BAR15__SI;
typedef union UVD_MPC_REF_BAR16__SI regUVD_MPC_REF_BAR16__SI;
typedef union UVD_MPC_REF_BAR1__SI regUVD_MPC_REF_BAR1__SI;
typedef union UVD_MPC_REF_BAR2__SI regUVD_MPC_REF_BAR2__SI;
typedef union UVD_MPC_REF_BAR3__SI regUVD_MPC_REF_BAR3__SI;
typedef union UVD_MPC_REF_BAR4__SI regUVD_MPC_REF_BAR4__SI;
typedef union UVD_MPC_REF_BAR5__SI regUVD_MPC_REF_BAR5__SI;
typedef union UVD_MPC_REF_BAR6__SI regUVD_MPC_REF_BAR6__SI;
typedef union UVD_MPC_REF_BAR7__SI regUVD_MPC_REF_BAR7__SI;
typedef union UVD_MPC_REF_BAR8__SI regUVD_MPC_REF_BAR8__SI;
typedef union UVD_MPC_REF_BAR9__SI regUVD_MPC_REF_BAR9__SI;
typedef union UVD_MPC_REF_PIC_ADDR_CONF__SI regUVD_MPC_REF_PIC_ADDR_CONF__SI;
typedef union UVD_MPC_SET_ALU__SI regUVD_MPC_SET_ALU__SI;
typedef union UVD_MPC_SET_MUXA0__SI regUVD_MPC_SET_MUXA0__SI;
typedef union UVD_MPC_SET_MUXA1__SI regUVD_MPC_SET_MUXA1__SI;
typedef union UVD_MPC_SET_MUXB0__SI regUVD_MPC_SET_MUXB0__SI;
typedef union UVD_MPC_SET_MUXB1__SI regUVD_MPC_SET_MUXB1__SI;
typedef union UVD_MPC_SET_MUX__SI regUVD_MPC_SET_MUX__SI;
typedef union UVD_MPEG2_CTRL__SI regUVD_MPEG2_CTRL__SI;
typedef union UVD_MPEG2_ERROR__SI regUVD_MPEG2_ERROR__SI;
typedef union UVD_MPRD_INITIAL_XY__SI regUVD_MPRD_INITIAL_XY__SI;
typedef union UVD_MP_SWAP_CNTL__SI regUVD_MP_SWAP_CNTL__SI;
typedef union UVD_NO_OP__SI regUVD_NO_OP__SI;
typedef union UVD_PERF_BANK_CONF__SI regUVD_PERF_BANK_CONF__SI;
typedef union UVD_PERF_BANK_COUNT0__SI regUVD_PERF_BANK_COUNT0__SI;
typedef union UVD_PERF_BANK_COUNT1__SI regUVD_PERF_BANK_COUNT1__SI;
typedef union UVD_PERF_BANK_COUNT2__SI regUVD_PERF_BANK_COUNT2__SI;
typedef union UVD_PERF_BANK_COUNT3__SI regUVD_PERF_BANK_COUNT3__SI;
typedef union UVD_PERF_BANK_COUNT4__SI regUVD_PERF_BANK_COUNT4__SI;
typedef union UVD_PERF_BANK_COUNT5__SI regUVD_PERF_BANK_COUNT5__SI;
typedef union UVD_PERF_BANK_COUNT6__SI regUVD_PERF_BANK_COUNT6__SI;
typedef union UVD_PERF_BANK_COUNT7__SI regUVD_PERF_BANK_COUNT7__SI;
typedef union UVD_PERF_BANK_EVENT_SEL0__SI regUVD_PERF_BANK_EVENT_SEL0__SI;
typedef union UVD_PERF_BANK_EVENT_SEL1__SI regUVD_PERF_BANK_EVENT_SEL1__SI;
typedef union UVD_PICCOUNT__SI regUVD_PICCOUNT__SI;
typedef union UVD_PIC_CTL_BUF_BASE__SI regUVD_PIC_CTL_BUF_BASE__SI;
typedef union UVD_PITCH__SI regUVD_PITCH__SI;
typedef union UVD_PRIVILEGE_REG_MASK_1__SI regUVD_PRIVILEGE_REG_MASK_1__SI;
typedef union UVD_PRIVILEGE_REG_MASK_IDCT__SI regUVD_PRIVILEGE_REG_MASK_IDCT__SI;
typedef union UVD_PWR_STATUS__SI regUVD_PWR_STATUS__SI;
typedef union UVD_RBC_BDM_PRE__SI regUVD_RBC_BDM_PRE__SI;
typedef union UVD_RBC_BUF_STATUS__SI regUVD_RBC_BUF_STATUS__SI;
typedef union UVD_RBC_CAM_DATA__SI regUVD_RBC_CAM_DATA__SI;
typedef union UVD_RBC_CAM_EN__SI regUVD_RBC_CAM_EN__SI;
typedef union UVD_RBC_CAM_INDEX__SI regUVD_RBC_CAM_INDEX__SI;
typedef union UVD_RBC_CXW_RELEASE__SI regUVD_RBC_CXW_RELEASE__SI;
typedef union UVD_RBC_IB_BASE__SI regUVD_RBC_IB_BASE__SI;
typedef union UVD_RBC_IB_PRIVILEGE_REG_CHECK__SI regUVD_RBC_IB_PRIVILEGE_REG_CHECK__SI;
typedef union UVD_RBC_IB_SIZE_UPDATE__SI regUVD_RBC_IB_SIZE_UPDATE__SI;
typedef union UVD_RBC_IB_SIZE__SI regUVD_RBC_IB_SIZE__SI;
typedef union UVD_RBC_PRIV_FAULT_REG__SI regUVD_RBC_PRIV_FAULT_REG__SI;
typedef union UVD_RBC_RB_BASE__SI regUVD_RBC_RB_BASE__SI;
typedef union UVD_RBC_RB_CNTL__SI regUVD_RBC_RB_CNTL__SI;
typedef union UVD_RBC_RB_RPTR_ADDR__SI regUVD_RBC_RB_RPTR_ADDR__SI;
typedef union UVD_RBC_RB_RPTR__SI regUVD_RBC_RB_RPTR__SI;
typedef union UVD_RBC_RB_WPTR_CNTL__SI regUVD_RBC_RB_WPTR_CNTL__SI;
typedef union UVD_RBC_RB_WPTR__SI regUVD_RBC_RB_WPTR__SI;
typedef union UVD_RBC_READ_REQ_URGENT_CNTL__SI regUVD_RBC_READ_REQ_URGENT_CNTL__SI;
typedef union UVD_RBC_VCPU_ACCESS__SI regUVD_RBC_VCPU_ACCESS__SI;
typedef union UVD_RBC_WPTR_POLL_ADDR__SI regUVD_RBC_WPTR_POLL_ADDR__SI;
typedef union UVD_RBC_WPTR_POLL_CNTL__SI regUVD_RBC_WPTR_POLL_CNTL__SI;
typedef union UVD_RBC_WPTR_STATUS__SI regUVD_RBC_WPTR_STATUS__SI;
typedef union UVD_RB_ARB_CTRL__SI regUVD_RB_ARB_CTRL__SI;
typedef union UVD_REPLAY_OFFSET__SI regUVD_REPLAY_OFFSET__SI;
typedef union UVD_RESERVED_0__SI regUVD_RESERVED_0__SI;
typedef union UVD_RESERVED_1__SI regUVD_RESERVED_1__SI;
typedef union UVD_RESERVED_2__SI regUVD_RESERVED_2__SI;
typedef union UVD_RLC_CONTROL__SI regUVD_RLC_CONTROL__SI;
typedef union UVD_RLC_HB_BASE__SI regUVD_RLC_HB_BASE__SI;
typedef union UVD_RLC_HB_CNTL__SI regUVD_RLC_HB_CNTL__SI;
typedef union UVD_RLC_HB_RPTR__SI regUVD_RLC_HB_RPTR__SI;
typedef union UVD_RLC_HB_WPTR_LSB_ADDR__SI regUVD_RLC_HB_WPTR_LSB_ADDR__SI;
typedef union UVD_RLC_HB_WPTR_MSB_ADDR__SI regUVD_RLC_HB_WPTR_MSB_ADDR__SI;
typedef union UVD_RLC_HB_WPTR__SI regUVD_RLC_HB_WPTR__SI;
typedef union UVD_RLC_RL_BASE__SI regUVD_RLC_RL_BASE__SI;
typedef union UVD_RLC_RL_SIZE__SI regUVD_RLC_RL_SIZE__SI;
typedef union UVD_RLC_SCRATCH__SI regUVD_RLC_SCRATCH__SI;
typedef union UVD_RMAP_CONF__SI regUVD_RMAP_CONF__SI;
typedef union UVD_SCRATCH_NP__SI regUVD_SCRATCH_NP__SI;
typedef union UVD_SEMA_ADDR_HIGH__SI regUVD_SEMA_ADDR_HIGH__SI;
typedef union UVD_SEMA_ADDR_LOW__SI regUVD_SEMA_ADDR_LOW__SI;
typedef union UVD_SEMA_CMD__SI regUVD_SEMA_CMD__SI;
typedef union UVD_SEMA_CNTL__SI regUVD_SEMA_CNTL__SI;
typedef union UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SI
    regUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SI;
typedef union UVD_SEMA_TIMEOUT_STATUS__SI regUVD_SEMA_TIMEOUT_STATUS__SI;
typedef union UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__SI regUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__SI;
typedef union UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__SI
    regUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__SI;
typedef union UVD_SOFT_RESET__SI regUVD_SOFT_RESET__SI;
typedef union UVD_STATUS__SI regUVD_STATUS__SI;
typedef union UVD_STOP_CONTEXT__SI regUVD_STOP_CONTEXT__SI;
typedef union UVD_SW_SCRATCH_00__SI regUVD_SW_SCRATCH_00__SI;
typedef union UVD_SW_SCRATCH_01__SI regUVD_SW_SCRATCH_01__SI;
typedef union UVD_SW_SCRATCH_02__SI regUVD_SW_SCRATCH_02__SI;
typedef union UVD_SW_SCRATCH_03__SI regUVD_SW_SCRATCH_03__SI;
typedef union UVD_SW_SCRATCH_04__SI regUVD_SW_SCRATCH_04__SI;
typedef union UVD_SW_SCRATCH_05__SI regUVD_SW_SCRATCH_05__SI;
typedef union UVD_SW_SCRATCH_06__SI regUVD_SW_SCRATCH_06__SI;
typedef union UVD_SW_SCRATCH_07__SI regUVD_SW_SCRATCH_07__SI;
typedef union UVD_SW_SCRATCH_08__SI regUVD_SW_SCRATCH_08__SI;
typedef union UVD_SW_SCRATCH_09__SI regUVD_SW_SCRATCH_09__SI;
typedef union UVD_SW_SCRATCH_10__SI regUVD_SW_SCRATCH_10__SI;
typedef union UVD_SW_SCRATCH_11__SI regUVD_SW_SCRATCH_11__SI;
typedef union UVD_SW_SCRATCH_12__SI regUVD_SW_SCRATCH_12__SI;
typedef union UVD_SW_SCRATCH_13__SI regUVD_SW_SCRATCH_13__SI;
typedef union UVD_SW_SCRATCH_14__SI regUVD_SW_SCRATCH_14__SI;
typedef union UVD_SW_SCRATCH_15__SI regUVD_SW_SCRATCH_15__SI;
typedef union UVD_SYS_INT_ACK__SI regUVD_SYS_INT_ACK__SI;
typedef union UVD_SYS_INT_EN__SI regUVD_SYS_INT_EN__SI;
typedef union UVD_SYS_INT_STATUS__SI regUVD_SYS_INT_STATUS__SI;
typedef union UVD_UDEC_ADR__SI regUVD_UDEC_ADR__SI;
typedef union UVD_UDEC_DBW_TILING_CONFIG__SI regUVD_UDEC_DBW_TILING_CONFIG__SI;
typedef union UVD_UDEC_DB_TILING_CONFIG__SI regUVD_UDEC_DB_TILING_CONFIG__SI;
typedef union UVD_UDEC_DEBUG_MUX__SI regUVD_UDEC_DEBUG_MUX__SI;
typedef union UVD_UDEC_TILING_CONFIG__SI regUVD_UDEC_TILING_CONFIG__SI;
typedef union UVD_UMC_AVP_BLOCK_REQ__SI regUVD_UMC_AVP_BLOCK_REQ__SI;
typedef union UVD_UMC_AVP_CTL_CMD__SI regUVD_UMC_AVP_CTL_CMD__SI;
typedef union UVD_UMC_IDCT_BLOCK_REQ__SI regUVD_UMC_IDCT_BLOCK_REQ__SI;
typedef union UVD_UMC_IDCT_CTL_CMD__SI regUVD_UMC_IDCT_CTL_CMD__SI;
typedef union UVD_UMC_UVD_BLOCK_REQ__SI regUVD_UMC_UVD_BLOCK_REQ__SI;
typedef union UVD_UMC_UVD_CTL_CMD__SI regUVD_UMC_UVD_CTL_CMD__SI;
typedef union UVD_UVBASE__SI regUVD_UVBASE__SI;
typedef union UVD_VCPU_CACHE_OFFSET0__SI regUVD_VCPU_CACHE_OFFSET0__SI;
typedef union UVD_VCPU_CACHE_OFFSET1__SI regUVD_VCPU_CACHE_OFFSET1__SI;
typedef union UVD_VCPU_CACHE_OFFSET2__SI regUVD_VCPU_CACHE_OFFSET2__SI;
typedef union UVD_VCPU_CACHE_OFFSET3__SI regUVD_VCPU_CACHE_OFFSET3__SI;
typedef union UVD_VCPU_CACHE_OFFSET4__SI regUVD_VCPU_CACHE_OFFSET4__SI;
typedef union UVD_VCPU_CACHE_OFFSET5__SI regUVD_VCPU_CACHE_OFFSET5__SI;
typedef union UVD_VCPU_CACHE_OFFSET6__SI regUVD_VCPU_CACHE_OFFSET6__SI;
typedef union UVD_VCPU_CACHE_OFFSET7__SI regUVD_VCPU_CACHE_OFFSET7__SI;
typedef union UVD_VCPU_CACHE_OFFSET8__SI regUVD_VCPU_CACHE_OFFSET8__SI;
typedef union UVD_VCPU_CACHE_SIZE0__SI regUVD_VCPU_CACHE_SIZE0__SI;
typedef union UVD_VCPU_CACHE_SIZE1__SI regUVD_VCPU_CACHE_SIZE1__SI;
typedef union UVD_VCPU_CACHE_SIZE2__SI regUVD_VCPU_CACHE_SIZE2__SI;
typedef union UVD_VCPU_CACHE_SIZE3__SI regUVD_VCPU_CACHE_SIZE3__SI;
typedef union UVD_VCPU_CACHE_SIZE4__SI regUVD_VCPU_CACHE_SIZE4__SI;
typedef union UVD_VCPU_CACHE_SIZE5__SI regUVD_VCPU_CACHE_SIZE5__SI;
typedef union UVD_VCPU_CACHE_SIZE6__SI regUVD_VCPU_CACHE_SIZE6__SI;
typedef union UVD_VCPU_CACHE_SIZE7__SI regUVD_VCPU_CACHE_SIZE7__SI;
typedef union UVD_VCPU_CACHE_SIZE8__SI regUVD_VCPU_CACHE_SIZE8__SI;
typedef union UVD_VCPU_CNTL__SI regUVD_VCPU_CNTL__SI;
typedef union UVD_VCPU_DBG__SI regUVD_VCPU_DBG__SI;
typedef union UVD_VCPU_INT_ACK__SI regUVD_VCPU_INT_ACK__SI;
typedef union UVD_VCPU_INT_EN__SI regUVD_VCPU_INT_EN__SI;
typedef union UVD_VCPU_INT_ROUTE__SI regUVD_VCPU_INT_ROUTE__SI;
typedef union UVD_VCPU_INT_STATUS__SI regUVD_VCPU_INT_STATUS__SI;
typedef union UVD_VCPU_NONCACHE_OFFSET0__SI regUVD_VCPU_NONCACHE_OFFSET0__SI;
typedef union UVD_VCPU_NONCACHE_OFFSET1__SI regUVD_VCPU_NONCACHE_OFFSET1__SI;
typedef union UVD_VCPU_NONCACHE_SIZE0__SI regUVD_VCPU_NONCACHE_SIZE0__SI;
typedef union UVD_VCPU_NONCACHE_SIZE1__SI regUVD_VCPU_NONCACHE_SIZE1__SI;
typedef union UVD_VCPU_PDEBUG_CCOUNT__SI regUVD_VCPU_PDEBUG_CCOUNT__SI;
typedef union UVD_VCPU_PDEBUG_DATA_H__SI regUVD_VCPU_PDEBUG_DATA_H__SI;
typedef union UVD_VCPU_PDEBUG_DATA_L__SI regUVD_VCPU_PDEBUG_DATA_L__SI;
typedef union UVD_VCPU_PDEBUG_EPC__SI regUVD_VCPU_PDEBUG_EPC__SI;
typedef union UVD_VCPU_PDEBUG_EXCCAUSE__SI regUVD_VCPU_PDEBUG_EXCCAUSE__SI;
typedef union UVD_VCPU_PDEBUG_ICOUNT__SI regUVD_VCPU_PDEBUG_ICOUNT__SI;
typedef union UVD_VCPU_PDEBUG_PSTATUS__SI regUVD_VCPU_PDEBUG_PSTATUS__SI;
typedef union UVD_VCPU_PDEBUG_PS__SI regUVD_VCPU_PDEBUG_PS__SI;
typedef union UVD_VCPU_PRID__SI regUVD_VCPU_PRID__SI;
typedef union UVD_VCPU_TRCE_RD__SI regUVD_VCPU_TRCE_RD__SI;
typedef union UVD_VCPU_TRCE__SI regUVD_VCPU_TRCE__SI;
typedef union UVD_WIDTH__SI regUVD_WIDTH__SI;
typedef union UVD_YBASE__SI regUVD_YBASE__SI;
typedef union VBLANK_STATUS__SI regVBLANK_STATUS__SI;
typedef union VCE_CONFIG__CI regVCE_CONFIG__CI;
typedef union VENDOR_CAP_LIST__CI__VI regVENDOR_CAP_LIST__CI__VI;
typedef union VENDOR_ID regVENDOR_ID;
typedef union VGA25_PPLL_CNTL__SI regVGA25_PPLL_CNTL__SI;
typedef union VGA25_PPLL_FB_DIV__SI regVGA25_PPLL_FB_DIV__SI;
typedef union VGA25_PPLL_POST_DIV_SRC__SI regVGA25_PPLL_POST_DIV_SRC__SI;
typedef union VGA25_PPLL_POST_DIV__SI regVGA25_PPLL_POST_DIV__SI;
typedef union VGA25_PPLL_REF_DIV_SRC__SI regVGA25_PPLL_REF_DIV_SRC__SI;
typedef union VGA25_PPLL_REF_DIV__SI regVGA25_PPLL_REF_DIV__SI;
typedef union VGA28_PPLL_CNTL__SI regVGA28_PPLL_CNTL__SI;
typedef union VGA28_PPLL_FB_DIV__SI regVGA28_PPLL_FB_DIV__SI;
typedef union VGA28_PPLL_POST_DIV_SRC__SI regVGA28_PPLL_POST_DIV_SRC__SI;
typedef union VGA28_PPLL_POST_DIV__SI regVGA28_PPLL_POST_DIV__SI;
typedef union VGA28_PPLL_REF_DIV_SRC__SI regVGA28_PPLL_REF_DIV_SRC__SI;
typedef union VGA28_PPLL_REF_DIV__SI regVGA28_PPLL_REF_DIV__SI;
typedef union VGA41_PPLL_CNTL__SI regVGA41_PPLL_CNTL__SI;
typedef union VGA41_PPLL_FB_DIV__SI regVGA41_PPLL_FB_DIV__SI;
typedef union VGA41_PPLL_POST_DIV_SRC__SI regVGA41_PPLL_POST_DIV_SRC__SI;
typedef union VGA41_PPLL_POST_DIV__SI regVGA41_PPLL_POST_DIV__SI;
typedef union VGA41_PPLL_REF_DIV_SRC__SI regVGA41_PPLL_REF_DIV_SRC__SI;
typedef union VGA41_PPLL_REF_DIV__SI regVGA41_PPLL_REF_DIV__SI;
typedef union VGADCCIF_HOSTIF_R_ADDR__SI regVGADCCIF_HOSTIF_R_ADDR__SI;
typedef union VGADCCIF_HOSTIF_W_ADDR__SI regVGADCCIF_HOSTIF_W_ADDR__SI;
typedef union VGADCCIF_RENDERIF_R_ADDR__SI regVGADCCIF_RENDERIF_R_ADDR__SI;
typedef union VGADCCIF_RENDERIF_W_ADDR__SI regVGADCCIF_RENDERIF_W_ADDR__SI;
typedef union VGADCC_DBG_DCCIF_A__SI regVGADCC_DBG_DCCIF_A__SI;
typedef union VGADCC_DBG_DCCIF_B__SI regVGADCC_DBG_DCCIF_B__SI;
typedef union VGADCC_DBG_DCCIF_C__SI regVGADCC_DBG_DCCIF_C__SI;
typedef union VGADCC_DBG_DCCIF_D__SI regVGADCC_DBG_DCCIF_D__SI;
typedef union VGADCC_DBG_DCCIF_E__SI regVGADCC_DBG_DCCIF_E__SI;
typedef union VGADCC_DBG_DCCIF_F__SI regVGADCC_DBG_DCCIF_F__SI;
typedef union VGADCC_DBG_DCCIF_G__SI regVGADCC_DBG_DCCIF_G__SI;
typedef union VGADCC_DBG_DCCIF_H__SI regVGADCC_DBG_DCCIF_H__SI;
typedef union VGADCC_DBG_DCCIF_I__SI regVGADCC_DBG_DCCIF_I__SI;
typedef union VGADCC_DBG_DCCIF_J__SI regVGADCC_DBG_DCCIF_J__SI;
typedef union VGADCC_DBG_DCCIF_K__SI regVGADCC_DBG_DCCIF_K__SI;
typedef union VGADCC_DBG_DCCIF_L__SI regVGADCC_DBG_DCCIF_L__SI;
typedef union VGADCC_DBG_DCCIF_M__SI regVGADCC_DBG_DCCIF_M__SI;
typedef union VGADCC_DBG_DCCIF_N__SI regVGADCC_DBG_DCCIF_N__SI;
typedef union VGADCC_DBG_DCCIF_O__SI regVGADCC_DBG_DCCIF_O__SI;
typedef union VGADCC_DBG_DCCIF_P__SI regVGADCC_DBG_DCCIF_P__SI;
typedef union VGA_ADDR__SI regVGA_ADDR__SI;
typedef union VGA_CACHE_CONTROL__SI regVGA_CACHE_CONTROL__SI;
typedef union VGA_COHERENCY_TIMER_CNTL__SI regVGA_COHERENCY_TIMER_CNTL__SI;
typedef union VGA_CRTC__SI regVGA_CRTC__SI;
typedef union VGA_DEBUG_ID__SI regVGA_DEBUG_ID__SI;
typedef union VGA_DEBUG_READBACK_DATA__SI regVGA_DEBUG_READBACK_DATA__SI;
typedef union VGA_DEBUG_READBACK_INDEX__SI regVGA_DEBUG_READBACK_INDEX__SI;
typedef union VGA_DISPBUF1_SURFACE_ADDR__SI regVGA_DISPBUF1_SURFACE_ADDR__SI;
typedef union VGA_DISPBUF2_SURFACE_ADDR__SI regVGA_DISPBUF2_SURFACE_ADDR__SI;
typedef union VGA_GRAPH__SI regVGA_GRAPH__SI;
typedef union VGA_HDP_CONTROL__SI regVGA_HDP_CONTROL__SI;
typedef union VGA_HDP__SI regVGA_HDP__SI;
typedef union VGA_HW_DEBUG__SI regVGA_HW_DEBUG__SI;
typedef union VGA_INTERRUPT_CONTROL__SI regVGA_INTERRUPT_CONTROL__SI;
typedef union VGA_INTERRUPT_STATUS__SI regVGA_INTERRUPT_STATUS__SI;
typedef union VGA_MAIN_CONTROL__SI regVGA_MAIN_CONTROL__SI;
typedef union VGA_MAIN__SI regVGA_MAIN__SI;
typedef union VGA_MEMORY_BASE_ADDRESS_HIGH__SI regVGA_MEMORY_BASE_ADDRESS_HIGH__SI;
typedef union VGA_MEMORY_BASE_ADDRESS__SI regVGA_MEMORY_BASE_ADDRESS__SI;
typedef union VGA_MEM_READ_PAGE_ADDR__SI regVGA_MEM_READ_PAGE_ADDR__SI;
typedef union VGA_MEM_WRITE_PAGE_ADDR__SI regVGA_MEM_WRITE_PAGE_ADDR__SI;
typedef union VGA_MODE_CONTROL__SI regVGA_MODE_CONTROL__SI;
typedef union VGA_REG__SI regVGA_REG__SI;
typedef union VGA_RENDER_CONTROL__SI regVGA_RENDER_CONTROL__SI;
typedef union VGA_SEQUENCER_RESET_CONTROL__SI regVGA_SEQUENCER_RESET_CONTROL__SI;
typedef union VGA_SOURCE_SELECT__SI regVGA_SOURCE_SELECT__SI;
typedef union VGA_STATUS_CLEAR__SI regVGA_STATUS_CLEAR__SI;
typedef union VGA_STATUS__SI regVGA_STATUS__SI;
typedef union VGA_SURFACE_PITCH_SELECT__SI regVGA_SURFACE_PITCH_SELECT__SI;
typedef union VGA_TEST_CONTROL__SI regVGA_TEST_CONTROL__SI;
typedef union VGA_TEST_DEBUG_DATA__SI regVGA_TEST_DEBUG_DATA__SI;
typedef union VGA_TEST_DEBUG_INDEX__SI regVGA_TEST_DEBUG_INDEX__SI;
typedef union VGA_TEXT__SI regVGA_TEXT__SI;
typedef union VGA_VGADCCIF__SI regVGA_VGADCCIF__SI;
typedef union VGT_CACHE_INVALIDATION regVGT_CACHE_INVALIDATION;
typedef union VGT_CNTL_STATUS regVGT_CNTL_STATUS;
typedef union VGT_DEBUG_CNTL regVGT_DEBUG_CNTL;
typedef union VGT_DEBUG_DATA regVGT_DEBUG_DATA;
typedef union VGT_DEBUG_REG0 regVGT_DEBUG_REG0;
typedef union VGT_DEBUG_REG1 regVGT_DEBUG_REG1;
typedef union VGT_DEBUG_REG10__CI__VI regVGT_DEBUG_REG10__CI__VI;
typedef union VGT_DEBUG_REG10__SI regVGT_DEBUG_REG10__SI;
typedef union VGT_DEBUG_REG11__CI__VI regVGT_DEBUG_REG11__CI__VI;
typedef union VGT_DEBUG_REG11__SI regVGT_DEBUG_REG11__SI;
typedef union VGT_DEBUG_REG12 regVGT_DEBUG_REG12;
typedef union VGT_DEBUG_REG13 regVGT_DEBUG_REG13;
typedef union VGT_DEBUG_REG14 regVGT_DEBUG_REG14;
typedef union VGT_DEBUG_REG15__CI__VI regVGT_DEBUG_REG15__CI__VI;
typedef union VGT_DEBUG_REG15__SI regVGT_DEBUG_REG15__SI;
typedef union VGT_DEBUG_REG16__CI__VI regVGT_DEBUG_REG16__CI__VI;
typedef union VGT_DEBUG_REG16__SI regVGT_DEBUG_REG16__SI;
typedef union VGT_DEBUG_REG17 regVGT_DEBUG_REG17;
typedef union VGT_DEBUG_REG18__CI__VI regVGT_DEBUG_REG18__CI__VI;
typedef union VGT_DEBUG_REG18__SI regVGT_DEBUG_REG18__SI;
typedef union VGT_DEBUG_REG19__CI__VI regVGT_DEBUG_REG19__CI__VI;
typedef union VGT_DEBUG_REG19__SI regVGT_DEBUG_REG19__SI;
typedef union VGT_DEBUG_REG20 regVGT_DEBUG_REG20;
typedef union VGT_DEBUG_REG21 regVGT_DEBUG_REG21;
typedef union VGT_DEBUG_REG22 regVGT_DEBUG_REG22;
typedef union VGT_DEBUG_REG23 regVGT_DEBUG_REG23;
typedef union VGT_DEBUG_REG24 regVGT_DEBUG_REG24;
typedef union VGT_DEBUG_REG25 regVGT_DEBUG_REG25;
typedef union VGT_DEBUG_REG26__CI__VI regVGT_DEBUG_REG26__CI__VI;
typedef union VGT_DEBUG_REG26__SI regVGT_DEBUG_REG26__SI;
typedef union VGT_DEBUG_REG27 regVGT_DEBUG_REG27;
typedef union VGT_DEBUG_REG28 regVGT_DEBUG_REG28;
typedef union VGT_DEBUG_REG29 regVGT_DEBUG_REG29;
typedef union VGT_DEBUG_REG2__CI__VI regVGT_DEBUG_REG2__CI__VI;
typedef union VGT_DEBUG_REG2__SI regVGT_DEBUG_REG2__SI;
typedef union VGT_DEBUG_REG30__CI regVGT_DEBUG_REG30__CI;
typedef union VGT_DEBUG_REG30__SI regVGT_DEBUG_REG30__SI;
typedef union VGT_DEBUG_REG31__CI__VI regVGT_DEBUG_REG31__CI__VI;
typedef union VGT_DEBUG_REG31__SI regVGT_DEBUG_REG31__SI;
typedef union VGT_DEBUG_REG32__CI__VI regVGT_DEBUG_REG32__CI__VI;
typedef union VGT_DEBUG_REG32__SI regVGT_DEBUG_REG32__SI;
typedef union VGT_DEBUG_REG33__CI__VI regVGT_DEBUG_REG33__CI__VI;
typedef union VGT_DEBUG_REG33__SI regVGT_DEBUG_REG33__SI;
typedef union VGT_DEBUG_REG34__CI__VI regVGT_DEBUG_REG34__CI__VI;
typedef union VGT_DEBUG_REG34__SI regVGT_DEBUG_REG34__SI;
typedef union VGT_DEBUG_REG35__CI regVGT_DEBUG_REG35__CI;
typedef union VGT_DEBUG_REG35__SI regVGT_DEBUG_REG35__SI;
typedef union VGT_DEBUG_REG36__SI regVGT_DEBUG_REG36__SI;
typedef union VGT_DEBUG_REG36__VI regVGT_DEBUG_REG36__VI;
typedef union VGT_DEBUG_REG37__SI regVGT_DEBUG_REG37__SI;
typedef union VGT_DEBUG_REG38__SI regVGT_DEBUG_REG38__SI;
typedef union VGT_DEBUG_REG39__SI regVGT_DEBUG_REG39__SI;
typedef union VGT_DEBUG_REG3__CI__VI regVGT_DEBUG_REG3__CI__VI;
typedef union VGT_DEBUG_REG3__SI regVGT_DEBUG_REG3__SI;
typedef union VGT_DEBUG_REG40__SI regVGT_DEBUG_REG40__SI;
typedef union VGT_DEBUG_REG41__SI regVGT_DEBUG_REG41__SI;
typedef union VGT_DEBUG_REG42__SI regVGT_DEBUG_REG42__SI;
typedef union VGT_DEBUG_REG4__CI__VI regVGT_DEBUG_REG4__CI__VI;
typedef union VGT_DEBUG_REG4__SI regVGT_DEBUG_REG4__SI;
typedef union VGT_DEBUG_REG5__CI__VI regVGT_DEBUG_REG5__CI__VI;
typedef union VGT_DEBUG_REG5__SI regVGT_DEBUG_REG5__SI;
typedef union VGT_DEBUG_REG6__CI__VI regVGT_DEBUG_REG6__CI__VI;
typedef union VGT_DEBUG_REG6__SI regVGT_DEBUG_REG6__SI;
typedef union VGT_DEBUG_REG7__CI__VI regVGT_DEBUG_REG7__CI__VI;
typedef union VGT_DEBUG_REG7__SI regVGT_DEBUG_REG7__SI;
typedef union VGT_DEBUG_REG8__CI__VI regVGT_DEBUG_REG8__CI__VI;
typedef union VGT_DEBUG_REG8__SI regVGT_DEBUG_REG8__SI;
typedef union VGT_DEBUG_REG9 regVGT_DEBUG_REG9;
typedef union VGT_DMA_BASE regVGT_DMA_BASE;
typedef union VGT_DMA_BASE_HI regVGT_DMA_BASE_HI;
typedef union VGT_DMA_CONTROL__CI__VI regVGT_DMA_CONTROL__CI__VI;
typedef union VGT_DMA_DATA_FIFO_DEPTH regVGT_DMA_DATA_FIFO_DEPTH;
typedef union VGT_DMA_INDEX_TYPE__SI__CI regVGT_DMA_INDEX_TYPE__SI__CI;
typedef union VGT_DMA_INDEX_TYPE__VI regVGT_DMA_INDEX_TYPE__VI;
typedef union VGT_DMA_LS_HS_CONFIG__CI__VI regVGT_DMA_LS_HS_CONFIG__CI__VI;
typedef union VGT_DMA_MAX_SIZE regVGT_DMA_MAX_SIZE;
typedef union VGT_DMA_NUM_INSTANCES regVGT_DMA_NUM_INSTANCES;
typedef union VGT_DMA_PRIMITIVE_TYPE__CI__VI regVGT_DMA_PRIMITIVE_TYPE__CI__VI;
typedef union VGT_DMA_REQ_FIFO_DEPTH regVGT_DMA_REQ_FIFO_DEPTH;
typedef union VGT_DMA_SIZE regVGT_DMA_SIZE;
typedef union VGT_DRAW_INITIATOR regVGT_DRAW_INITIATOR;
typedef union VGT_DRAW_INIT_FIFO_DEPTH regVGT_DRAW_INIT_FIFO_DEPTH;
typedef union VGT_ENHANCE regVGT_ENHANCE;
typedef union VGT_ESGS_RING_ITEMSIZE regVGT_ESGS_RING_ITEMSIZE;
typedef union VGT_ESGS_RING_SIZE regVGT_ESGS_RING_SIZE;
typedef union VGT_ES_PER_GS regVGT_ES_PER_GS;
typedef union VGT_EVENT_ADDRESS_REG regVGT_EVENT_ADDRESS_REG;
typedef union VGT_EVENT_INITIATOR regVGT_EVENT_INITIATOR;
typedef union VGT_FIFO_DEPTHS regVGT_FIFO_DEPTHS;
typedef union VGT_GROUP_DECR regVGT_GROUP_DECR;
typedef union VGT_GROUP_FIRST_DECR regVGT_GROUP_FIRST_DECR;
typedef union VGT_GROUP_PRIM_TYPE regVGT_GROUP_PRIM_TYPE;
typedef union VGT_GROUP_VECT_0_CNTL regVGT_GROUP_VECT_0_CNTL;
typedef union VGT_GROUP_VECT_0_FMT_CNTL regVGT_GROUP_VECT_0_FMT_CNTL;
typedef union VGT_GROUP_VECT_1_CNTL regVGT_GROUP_VECT_1_CNTL;
typedef union VGT_GROUP_VECT_1_FMT_CNTL regVGT_GROUP_VECT_1_FMT_CNTL;
typedef union VGT_GSVS_RING_ITEMSIZE regVGT_GSVS_RING_ITEMSIZE;
typedef union VGT_GSVS_RING_OFFSET_1 regVGT_GSVS_RING_OFFSET_1;
typedef union VGT_GSVS_RING_OFFSET_2 regVGT_GSVS_RING_OFFSET_2;
typedef union VGT_GSVS_RING_OFFSET_3 regVGT_GSVS_RING_OFFSET_3;
typedef union VGT_GSVS_RING_SIZE regVGT_GSVS_RING_SIZE;
typedef union VGT_GS_INSTANCE_CNT regVGT_GS_INSTANCE_CNT;
typedef union VGT_GS_MAX_VERT_OUT regVGT_GS_MAX_VERT_OUT;
typedef union VGT_GS_MODE regVGT_GS_MODE;
typedef union VGT_GS_ONCHIP_CNTL__CI__VI regVGT_GS_ONCHIP_CNTL__CI__VI;
typedef union VGT_GS_OUT_PRIM_TYPE regVGT_GS_OUT_PRIM_TYPE;
typedef union VGT_GS_PER_ES regVGT_GS_PER_ES;
typedef union VGT_GS_PER_VS regVGT_GS_PER_VS;
typedef union VGT_GS_VERTEX_REUSE regVGT_GS_VERTEX_REUSE;
typedef union VGT_GS_VERT_ITEMSIZE regVGT_GS_VERT_ITEMSIZE;
typedef union VGT_GS_VERT_ITEMSIZE_1 regVGT_GS_VERT_ITEMSIZE_1;
typedef union VGT_GS_VERT_ITEMSIZE_2 regVGT_GS_VERT_ITEMSIZE_2;
typedef union VGT_GS_VERT_ITEMSIZE_3 regVGT_GS_VERT_ITEMSIZE_3;
typedef union VGT_HOS_CNTL regVGT_HOS_CNTL;
typedef union VGT_HOS_MAX_TESS_LEVEL regVGT_HOS_MAX_TESS_LEVEL;
typedef union VGT_HOS_MIN_TESS_LEVEL regVGT_HOS_MIN_TESS_LEVEL;
typedef union VGT_HOS_REUSE_DEPTH regVGT_HOS_REUSE_DEPTH;
typedef union VGT_HS_OFFCHIP_PARAM regVGT_HS_OFFCHIP_PARAM;
typedef union VGT_IMMED_DATA regVGT_IMMED_DATA;
typedef union VGT_INDEX_TYPE regVGT_INDEX_TYPE;
typedef union VGT_INDX_OFFSET regVGT_INDX_OFFSET;
typedef union VGT_INSTANCE_STEP_RATE_0 regVGT_INSTANCE_STEP_RATE_0;
typedef union VGT_INSTANCE_STEP_RATE_1 regVGT_INSTANCE_STEP_RATE_1;
typedef union VGT_LAST_COPY_STATE regVGT_LAST_COPY_STATE;
typedef union VGT_LS_HS_CONFIG regVGT_LS_HS_CONFIG;
typedef union VGT_MAX_VTX_INDX regVGT_MAX_VTX_INDX;
typedef union VGT_MC_LAT_CNTL regVGT_MC_LAT_CNTL;
typedef union VGT_MIN_VTX_INDX regVGT_MIN_VTX_INDX;
typedef union VGT_MULTI_PRIM_IB_RESET_EN regVGT_MULTI_PRIM_IB_RESET_EN;
typedef union VGT_MULTI_PRIM_IB_RESET_INDX regVGT_MULTI_PRIM_IB_RESET_INDX;
typedef union VGT_NUM_INDICES regVGT_NUM_INDICES;
typedef union VGT_NUM_INSTANCES regVGT_NUM_INSTANCES;
typedef union VGT_OUTPUT_PATH_CNTL regVGT_OUTPUT_PATH_CNTL;
typedef union VGT_OUT_DEALLOC_CNTL regVGT_OUT_DEALLOC_CNTL;
typedef union VGT_PERFCOUNTER0_HI regVGT_PERFCOUNTER0_HI;
typedef union VGT_PERFCOUNTER0_LO regVGT_PERFCOUNTER0_LO;
typedef union VGT_PERFCOUNTER0_SELECT1__CI__VI regVGT_PERFCOUNTER0_SELECT1__CI__VI;
typedef union VGT_PERFCOUNTER0_SELECT__CI__VI regVGT_PERFCOUNTER0_SELECT__CI__VI;
typedef union VGT_PERFCOUNTER0_SELECT__SI regVGT_PERFCOUNTER0_SELECT__SI;
typedef union VGT_PERFCOUNTER1_HI regVGT_PERFCOUNTER1_HI;
typedef union VGT_PERFCOUNTER1_LO regVGT_PERFCOUNTER1_LO;
typedef union VGT_PERFCOUNTER1_SELECT1__CI__VI regVGT_PERFCOUNTER1_SELECT1__CI__VI;
typedef union VGT_PERFCOUNTER1_SELECT__CI__VI regVGT_PERFCOUNTER1_SELECT__CI__VI;
typedef union VGT_PERFCOUNTER1_SELECT__SI regVGT_PERFCOUNTER1_SELECT__SI;
typedef union VGT_PERFCOUNTER2_HI regVGT_PERFCOUNTER2_HI;
typedef union VGT_PERFCOUNTER2_LO regVGT_PERFCOUNTER2_LO;
typedef union VGT_PERFCOUNTER2_SELECT regVGT_PERFCOUNTER2_SELECT;
typedef union VGT_PERFCOUNTER3_HI regVGT_PERFCOUNTER3_HI;
typedef union VGT_PERFCOUNTER3_LO regVGT_PERFCOUNTER3_LO;
typedef union VGT_PERFCOUNTER3_SELECT regVGT_PERFCOUNTER3_SELECT;
typedef union VGT_PERFCOUNTER_SEID_MASK regVGT_PERFCOUNTER_SEID_MASK;
typedef union VGT_PRIMITIVEID_EN regVGT_PRIMITIVEID_EN;
typedef union VGT_PRIMITIVEID_RESET regVGT_PRIMITIVEID_RESET;
typedef union VGT_PRIMITIVE_TYPE regVGT_PRIMITIVE_TYPE;
typedef union VGT_RESET_DEBUG__CI__VI regVGT_RESET_DEBUG__CI__VI;
typedef union VGT_REUSE_OFF regVGT_REUSE_OFF;
typedef union VGT_SHADER_STAGES_EN regVGT_SHADER_STAGES_EN;
typedef union VGT_STRMOUT_BUFFER_CONFIG regVGT_STRMOUT_BUFFER_CONFIG;
typedef union VGT_STRMOUT_BUFFER_FILLED_SIZE_0 regVGT_STRMOUT_BUFFER_FILLED_SIZE_0;
typedef union VGT_STRMOUT_BUFFER_FILLED_SIZE_1 regVGT_STRMOUT_BUFFER_FILLED_SIZE_1;
typedef union VGT_STRMOUT_BUFFER_FILLED_SIZE_2 regVGT_STRMOUT_BUFFER_FILLED_SIZE_2;
typedef union VGT_STRMOUT_BUFFER_FILLED_SIZE_3 regVGT_STRMOUT_BUFFER_FILLED_SIZE_3;
typedef union VGT_STRMOUT_BUFFER_OFFSET_0 regVGT_STRMOUT_BUFFER_OFFSET_0;
typedef union VGT_STRMOUT_BUFFER_OFFSET_1 regVGT_STRMOUT_BUFFER_OFFSET_1;
typedef union VGT_STRMOUT_BUFFER_OFFSET_2 regVGT_STRMOUT_BUFFER_OFFSET_2;
typedef union VGT_STRMOUT_BUFFER_OFFSET_3 regVGT_STRMOUT_BUFFER_OFFSET_3;
typedef union VGT_STRMOUT_BUFFER_SIZE_0 regVGT_STRMOUT_BUFFER_SIZE_0;
typedef union VGT_STRMOUT_BUFFER_SIZE_1 regVGT_STRMOUT_BUFFER_SIZE_1;
typedef union VGT_STRMOUT_BUFFER_SIZE_2 regVGT_STRMOUT_BUFFER_SIZE_2;
typedef union VGT_STRMOUT_BUFFER_SIZE_3 regVGT_STRMOUT_BUFFER_SIZE_3;
typedef union VGT_STRMOUT_CONFIG regVGT_STRMOUT_CONFIG;
typedef union VGT_STRMOUT_DELAY__CI__VI regVGT_STRMOUT_DELAY__CI__VI;
typedef union VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE
    regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE;
typedef union VGT_STRMOUT_DRAW_OPAQUE_OFFSET regVGT_STRMOUT_DRAW_OPAQUE_OFFSET;
typedef union VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE;
typedef union VGT_STRMOUT_VTX_STRIDE_0 regVGT_STRMOUT_VTX_STRIDE_0;
typedef union VGT_STRMOUT_VTX_STRIDE_1 regVGT_STRMOUT_VTX_STRIDE_1;
typedef union VGT_STRMOUT_VTX_STRIDE_2 regVGT_STRMOUT_VTX_STRIDE_2;
typedef union VGT_STRMOUT_VTX_STRIDE_3 regVGT_STRMOUT_VTX_STRIDE_3;
typedef union VGT_SYS_CONFIG regVGT_SYS_CONFIG;
typedef union VGT_TF_MEMORY_BASE regVGT_TF_MEMORY_BASE;
typedef union VGT_TF_PARAM regVGT_TF_PARAM;
typedef union VGT_TF_RING_SIZE regVGT_TF_RING_SIZE;
typedef union VGT_VERTEX_REUSE_BLOCK_CNTL regVGT_VERTEX_REUSE_BLOCK_CNTL;
typedef union VGT_VS_MAX_WAVE_ID__CI__VI regVGT_VS_MAX_WAVE_ID__CI__VI;
typedef union VGT_VTX_CNT_EN regVGT_VTX_CNT_EN;
typedef union VGT_VTX_VECT_EJECT_REG regVGT_VTX_VECT_EJECT_REG;
typedef union VID_BUFFER_CONTROL__SI regVID_BUFFER_CONTROL__SI;
typedef union VIEWPORT_SIZE__SI regVIEWPORT_SIZE__SI;
typedef union VIEWPORT_START__SI regVIEWPORT_START__SI;
typedef union VIPH_CH0_ABCNT__SI regVIPH_CH0_ABCNT__SI;
typedef union VIPH_CH0_ADDR__SI regVIPH_CH0_ADDR__SI;
typedef union VIPH_CH0_DATA__SI regVIPH_CH0_DATA__SI;
typedef union VIPH_CH0_SBCNT__SI regVIPH_CH0_SBCNT__SI;
typedef union VIPH_CH1_ABCNT__SI regVIPH_CH1_ABCNT__SI;
typedef union VIPH_CH1_ADDR__SI regVIPH_CH1_ADDR__SI;
typedef union VIPH_CH1_DATA__SI regVIPH_CH1_DATA__SI;
typedef union VIPH_CH1_SBCNT__SI regVIPH_CH1_SBCNT__SI;
typedef union VIPH_CH2_ABCNT__SI regVIPH_CH2_ABCNT__SI;
typedef union VIPH_CH2_ADDR__SI regVIPH_CH2_ADDR__SI;
typedef union VIPH_CH2_DATA__SI regVIPH_CH2_DATA__SI;
typedef union VIPH_CH2_SBCNT__SI regVIPH_CH2_SBCNT__SI;
typedef union VIPH_CH3_ABCNT__SI regVIPH_CH3_ABCNT__SI;
typedef union VIPH_CH3_ADDR__SI regVIPH_CH3_ADDR__SI;
typedef union VIPH_CH3_DATA__SI regVIPH_CH3_DATA__SI;
typedef union VIPH_CH3_SBCNT__SI regVIPH_CH3_SBCNT__SI;
typedef union VIPH_CONTROL__SI regVIPH_CONTROL__SI;
typedef union VIPH_DMA_CHUNK__SI regVIPH_DMA_CHUNK__SI;
typedef union VIPH_DV_INT__SI regVIPH_DV_INT__SI;
typedef union VIPH_DV_LAT__SI regVIPH_DV_LAT__SI;
typedef union VIPH_READ_URG__SI regVIPH_READ_URG__SI;
typedef union VIPH_REG_ADDR__SI regVIPH_REG_ADDR__SI;
typedef union VIPH_REG_DATA__SI regVIPH_REG_DATA__SI;
typedef union VIPH_TIMEOUT_STAT__SI regVIPH_TIMEOUT_STAT__SI;
typedef union VIPH_WRCOMB_STALL__SI regVIPH_WRCOMB_STALL__SI;
typedef union VIPH_WRCOMB_STAT0__SI regVIPH_WRCOMB_STAT0__SI;
typedef union VIPH_WRCOMB_STAT1__SI regVIPH_WRCOMB_STAT1__SI;
typedef union VIPPAD_A__SI regVIPPAD_A__SI;
typedef union VIPPAD_EN__SI regVIPPAD_EN__SI;
typedef union VIPPAD_MASK__SI regVIPPAD_MASK__SI;
typedef union VIPPAD_PD_DIS__SI regVIPPAD_PD_DIS__SI;
typedef union VIPPAD_RECV__SI regVIPPAD_RECV__SI;
typedef union VIPPAD_STRENGTH__SI regVIPPAD_STRENGTH__SI;
typedef union VIPPAD_Y__SI regVIPPAD_Y__SI;
typedef union VIP_DCCIF_CNTL__SI regVIP_DCCIF_CNTL__SI;
typedef union VIP_HW_DEBUG__SI regVIP_HW_DEBUG__SI;
typedef union VIP_INT__SI regVIP_INT__SI;
typedef union VIP_MCIF_CNTL__SI regVIP_MCIF_CNTL__SI;
typedef union VLINE_START_END__SI regVLINE_START_END__SI;
typedef union VLINE_STATUS__SI regVLINE_STATUS__SI;
typedef union VM_CONTEXT0_CNTL__SI__CI regVM_CONTEXT0_CNTL__SI__CI;
typedef union VM_CONTEXT0_CNTL__VI regVM_CONTEXT0_CNTL__VI;
typedef union VM_CONTEXT0_CNTL2 regVM_CONTEXT0_CNTL2;
typedef union VM_CONTEXT0_PAGE_TABLE_BASE_ADDR regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT0_PAGE_TABLE_END_ADDR regVM_CONTEXT0_PAGE_TABLE_END_ADDR;
typedef union VM_CONTEXT0_PAGE_TABLE_START_ADDR regVM_CONTEXT0_PAGE_TABLE_START_ADDR;
typedef union VM_CONTEXT0_PROTECTION_FAULT_ADDR regVM_CONTEXT0_PROTECTION_FAULT_ADDR;
typedef union VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR
    regVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR;
typedef union VM_CONTEXT0_PROTECTION_FAULT_MCCLIENT__CI__VI
    regVM_CONTEXT0_PROTECTION_FAULT_MCCLIENT__CI__VI;
typedef union VM_CONTEXT0_PROTECTION_FAULT_STATUS regVM_CONTEXT0_PROTECTION_FAULT_STATUS;
typedef union VM_CONTEXT10_PAGE_TABLE_BASE_ADDR regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT11_PAGE_TABLE_BASE_ADDR regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT12_PAGE_TABLE_BASE_ADDR regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT13_PAGE_TABLE_BASE_ADDR regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT14_PAGE_TABLE_BASE_ADDR regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT15_PAGE_TABLE_BASE_ADDR regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT1_CNTL__SI__CI regVM_CONTEXT1_CNTL__SI__CI;
typedef union VM_CONTEXT1_CNTL__VI regVM_CONTEXT1_CNTL__VI;
typedef union VM_CONTEXT1_CNTL2 regVM_CONTEXT1_CNTL2;
typedef union VM_CONTEXT1_PAGE_TABLE_BASE_ADDR regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT1_PAGE_TABLE_END_ADDR regVM_CONTEXT1_PAGE_TABLE_END_ADDR;
typedef union VM_CONTEXT1_PAGE_TABLE_START_ADDR regVM_CONTEXT1_PAGE_TABLE_START_ADDR;
typedef union VM_CONTEXT1_PROTECTION_FAULT_ADDR regVM_CONTEXT1_PROTECTION_FAULT_ADDR;
typedef union VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR
    regVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR;
typedef union VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT__CI__VI
    regVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT__CI__VI;
typedef union VM_CONTEXT1_PROTECTION_FAULT_STATUS regVM_CONTEXT1_PROTECTION_FAULT_STATUS;
typedef union VM_CONTEXT2_PAGE_TABLE_BASE_ADDR regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT3_PAGE_TABLE_BASE_ADDR regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT4_PAGE_TABLE_BASE_ADDR regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT5_PAGE_TABLE_BASE_ADDR regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT6_PAGE_TABLE_BASE_ADDR regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT7_PAGE_TABLE_BASE_ADDR regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT8_PAGE_TABLE_BASE_ADDR regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXT9_PAGE_TABLE_BASE_ADDR regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR;
typedef union VM_CONTEXTS_DISABLE regVM_CONTEXTS_DISABLE;
typedef union VM_DEBUG regVM_DEBUG;
typedef union VM_DUMMY_PAGE_FAULT_ADDR regVM_DUMMY_PAGE_FAULT_ADDR;
typedef union VM_DUMMY_PAGE_FAULT_CNTL regVM_DUMMY_PAGE_FAULT_CNTL;
typedef union VM_FAULT_CLIENT_ID regVM_FAULT_CLIENT_ID;
typedef union VM_INVALIDATE_REQUEST regVM_INVALIDATE_REQUEST;
typedef union VM_INVALIDATE_RESPONSE regVM_INVALIDATE_RESPONSE;
typedef union VM_L2_BANK_SELECT_MASKA regVM_L2_BANK_SELECT_MASKA;
typedef union VM_L2_BANK_SELECT_MASKB regVM_L2_BANK_SELECT_MASKB;
typedef union VM_L2_CG regVM_L2_CG;
typedef union VM_L2_CNTL2 regVM_L2_CNTL2;
typedef union VM_L2_CNTL3 regVM_L2_CNTL3;
typedef union VM_L2_CNTL__CI__VI regVM_L2_CNTL__CI__VI;
typedef union VM_L2_CNTL__SI regVM_L2_CNTL__SI;
typedef union VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR
    regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR;
typedef union VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR
    regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR;
typedef union VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET;
typedef union VM_L2_PERF_COUNTER_CNTL__SI regVM_L2_PERF_COUNTER_CNTL__SI;
typedef union VM_L2_PERF_COUNTER_STATUS__SI regVM_L2_PERF_COUNTER_STATUS__SI;
typedef union VM_L2_STATUS regVM_L2_STATUS;
typedef union VM_PRT_APERTURE0_HIGH_ADDR regVM_PRT_APERTURE0_HIGH_ADDR;
typedef union VM_PRT_APERTURE0_LOW_ADDR regVM_PRT_APERTURE0_LOW_ADDR;
typedef union VM_PRT_APERTURE1_HIGH_ADDR regVM_PRT_APERTURE1_HIGH_ADDR;
typedef union VM_PRT_APERTURE1_LOW_ADDR regVM_PRT_APERTURE1_LOW_ADDR;
typedef union VM_PRT_APERTURE2_HIGH_ADDR regVM_PRT_APERTURE2_HIGH_ADDR;
typedef union VM_PRT_APERTURE2_LOW_ADDR regVM_PRT_APERTURE2_LOW_ADDR;
typedef union VM_PRT_APERTURE3_HIGH_ADDR regVM_PRT_APERTURE3_HIGH_ADDR;
typedef union VM_PRT_APERTURE3_LOW_ADDR regVM_PRT_APERTURE3_LOW_ADDR;
typedef union VM_PRT_CNTL__CI__VI regVM_PRT_CNTL__CI__VI;
typedef union VM_PRT_CNTL__SI regVM_PRT_CNTL__SI;
typedef union VM_SECURE_FAULT_CNTL regVM_SECURE_FAULT_CNTL;
typedef union V_COUNTER__SI regV_COUNTER__SI;
typedef union WAIT_UNTIL_POLL_CNTL__SI regWAIT_UNTIL_POLL_CNTL__SI;
typedef union WAIT_UNTIL_POLL_MASK__SI regWAIT_UNTIL_POLL_MASK__SI;
typedef union WAIT_UNTIL_POLL_REFDATA__SI regWAIT_UNTIL_POLL_REFDATA__SI;
typedef union WAIT_UNTIL__SI regWAIT_UNTIL__SI;
typedef union WAKE_ENABLE__SI regWAKE_ENABLE__SI;
typedef union WALL_CLOCK_COUNTER_ALIAS__SI regWALL_CLOCK_COUNTER_ALIAS__SI;
typedef union WALL_CLOCK_COUNTER__SI regWALL_CLOCK_COUNTER__SI;
typedef union WD_CNTL_STATUS__CI__VI regWD_CNTL_STATUS__CI__VI;
typedef union WD_DEBUG_CNTL__CI__VI regWD_DEBUG_CNTL__CI__VI;
typedef union WD_DEBUG_DATA__CI__VI regWD_DEBUG_DATA__CI__VI;
typedef union WD_DEBUG_REG0__CI__VI regWD_DEBUG_REG0__CI__VI;
typedef union WD_DEBUG_REG1__CI__VI regWD_DEBUG_REG1__CI__VI;
typedef union WD_DEBUG_REG2__CI__VI regWD_DEBUG_REG2__CI__VI;
typedef union WD_DEBUG_REG3__CI__VI regWD_DEBUG_REG3__CI__VI;
typedef union WD_DEBUG_REG4__CI__VI regWD_DEBUG_REG4__CI__VI;
typedef union WD_DEBUG_REG5__CI__VI regWD_DEBUG_REG5__CI__VI;
typedef union WD_ENHANCE__CI__VI regWD_ENHANCE__CI__VI;
typedef union WD_PERFCOUNTER0_HI__CI__VI regWD_PERFCOUNTER0_HI__CI__VI;
typedef union WD_PERFCOUNTER0_LO__CI__VI regWD_PERFCOUNTER0_LO__CI__VI;
typedef union WD_PERFCOUNTER0_SELECT__CI__VI regWD_PERFCOUNTER0_SELECT__CI__VI;
typedef union WD_PERFCOUNTER1_HI__CI__VI regWD_PERFCOUNTER1_HI__CI__VI;
typedef union WD_PERFCOUNTER1_LO__CI__VI regWD_PERFCOUNTER1_LO__CI__VI;
typedef union WD_PERFCOUNTER1_SELECT__CI__VI regWD_PERFCOUNTER1_SELECT__CI__VI;
typedef union WD_PERFCOUNTER2_HI__CI__VI regWD_PERFCOUNTER2_HI__CI__VI;
typedef union WD_PERFCOUNTER2_LO__CI__VI regWD_PERFCOUNTER2_LO__CI__VI;
typedef union WD_PERFCOUNTER2_SELECT__CI__VI regWD_PERFCOUNTER2_SELECT__CI__VI;
typedef union WD_PERFCOUNTER3_HI__CI__VI regWD_PERFCOUNTER3_HI__CI__VI;
typedef union WD_PERFCOUNTER3_LO__CI__VI regWD_PERFCOUNTER3_LO__CI__VI;
typedef union WD_PERFCOUNTER3_SELECT__CI__VI regWD_PERFCOUNTER3_SELECT__CI__VI;
typedef union ATC_ATS_FAULT_STATUS_INFO2__VI regATC_ATS_FAULT_STATUS_INFO2__VI;
typedef union ATC_ATS_VMID_STATUS__VI regATC_ATS_VMID_STATUS__VI;
typedef union ATC_L1RD_DEBUG2_TLB__VI regATC_L1RD_DEBUG2_TLB__VI;
typedef union ATC_L1WR_DEBUG2_TLB__VI regATC_L1WR_DEBUG2_TLB__VI;
typedef union ATC_L2_CACHE_DATA0__VI regATC_L2_CACHE_DATA0__VI;
typedef union ATC_L2_CACHE_DATA1__VI regATC_L2_CACHE_DATA1__VI;
typedef union ATC_L2_CACHE_DATA2__VI regATC_L2_CACHE_DATA2__VI;
typedef union ATC_L2_CNTL3__VI regATC_L2_CNTL3__VI;
typedef union ATC_L2_STATUS__VI regATC_L2_STATUS__VI;
typedef union ATC_L2_STATUS2__VI regATC_L2_STATUS2__VI;
typedef union BF_ANA_ISO_CNTL__VI regBF_ANA_ISO_CNTL__VI;
typedef union BIF_ATOMIC_ERR_LOG__VI regBIF_ATOMIC_ERR_LOG__VI;
typedef union BIF_BME_STATUS__VI regBIF_BME_STATUS__VI;
typedef union BIF_CLK_CTRL__VI regBIF_CLK_CTRL__VI;
typedef union BIF_DOORBELL_APER_EN__VI regBIF_DOORBELL_APER_EN__VI;
typedef union BIF_DOORBELL_GBLAPER1_LOWER__VI regBIF_DOORBELL_GBLAPER1_LOWER__VI;
typedef union BIF_DOORBELL_GBLAPER1_UPPER__VI regBIF_DOORBELL_GBLAPER1_UPPER__VI;
typedef union BIF_DOORBELL_GBLAPER2_LOWER__VI regBIF_DOORBELL_GBLAPER2_LOWER__VI;
typedef union BIF_DOORBELL_GBLAPER2_UPPER__VI regBIF_DOORBELL_GBLAPER2_UPPER__VI;
typedef union BIF_GPUIOV_RESET_NOTIFICATION__VI regBIF_GPUIOV_RESET_NOTIFICATION__VI;
typedef union BIF_GPUIOV_VM_INIT_STATUS__VI regBIF_GPUIOV_VM_INIT_STATUS__VI;
typedef union BIF_MM_INDACCESS_CNTL__VI regBIF_MM_INDACCESS_CNTL__VI;
typedef union BIF_RB_BASE__VI regBIF_RB_BASE__VI;
typedef union BIF_RB_CNTL__VI regBIF_RB_CNTL__VI;
typedef union BIF_RB_RPTR__VI regBIF_RB_RPTR__VI;
typedef union BIF_RB_WPTR__VI regBIF_RB_WPTR__VI;
typedef union BIF_RB_WPTR_ADDR_HI__VI regBIF_RB_WPTR_ADDR_HI__VI;
typedef union BIF_RB_WPTR_ADDR_LO__VI regBIF_RB_WPTR_ADDR_LO__VI;
typedef union BIF_RFE_MST_SMBUS_CMDSTATUS__VI regBIF_RFE_MST_SMBUS_CMDSTATUS__VI;
typedef union BIF_RFE_WARMRST_CNTL__VI regBIF_RFE_WARMRST_CNTL__VI;
typedef union BIF_RLC_INTR_CNTL__VI regBIF_RLC_INTR_CNTL__VI;
typedef union BIF_SMU_DATA__VI regBIF_SMU_DATA__VI;
typedef union BIF_SMU_INDEX__VI regBIF_SMU_INDEX__VI;
typedef union BIF_VDDGFX_FB_CMP__VI regBIF_VDDGFX_FB_CMP__VI;
typedef union BIF_VDDGFX_GFX0_LOWER__VI regBIF_VDDGFX_GFX0_LOWER__VI;
typedef union BIF_VDDGFX_GFX0_UPPER__VI regBIF_VDDGFX_GFX0_UPPER__VI;
typedef union BIF_VDDGFX_GFX1_LOWER__VI regBIF_VDDGFX_GFX1_LOWER__VI;
typedef union BIF_VDDGFX_GFX1_UPPER__VI regBIF_VDDGFX_GFX1_UPPER__VI;
typedef union BIF_VDDGFX_GFX2_LOWER__VI regBIF_VDDGFX_GFX2_LOWER__VI;
typedef union BIF_VDDGFX_GFX2_UPPER__VI regBIF_VDDGFX_GFX2_UPPER__VI;
typedef union BIF_VDDGFX_GFX3_LOWER__VI regBIF_VDDGFX_GFX3_LOWER__VI;
typedef union BIF_VDDGFX_GFX3_UPPER__VI regBIF_VDDGFX_GFX3_UPPER__VI;
typedef union BIF_VDDGFX_GFX4_LOWER__VI regBIF_VDDGFX_GFX4_LOWER__VI;
typedef union BIF_VDDGFX_GFX4_UPPER__VI regBIF_VDDGFX_GFX4_UPPER__VI;
typedef union BIF_VDDGFX_GFX5_LOWER__VI regBIF_VDDGFX_GFX5_LOWER__VI;
typedef union BIF_VDDGFX_GFX5_UPPER__VI regBIF_VDDGFX_GFX5_UPPER__VI;
typedef union BIF_VDDGFX_RSV1_LOWER__VI regBIF_VDDGFX_RSV1_LOWER__VI;
typedef union BIF_VDDGFX_RSV1_UPPER__VI regBIF_VDDGFX_RSV1_UPPER__VI;
typedef union BIF_VDDGFX_RSV2_LOWER__VI regBIF_VDDGFX_RSV2_LOWER__VI;
typedef union BIF_VDDGFX_RSV2_UPPER__VI regBIF_VDDGFX_RSV2_UPPER__VI;
typedef union BIF_VDDGFX_RSV3_LOWER__VI regBIF_VDDGFX_RSV3_LOWER__VI;
typedef union BIF_VDDGFX_RSV3_UPPER__VI regBIF_VDDGFX_RSV3_UPPER__VI;
typedef union BIF_VDDGFX_RSV4_LOWER__VI regBIF_VDDGFX_RSV4_LOWER__VI;
typedef union BIF_VDDGFX_RSV4_UPPER__VI regBIF_VDDGFX_RSV4_UPPER__VI;
typedef union BIF_VIRT_RESET_REQ__VI regBIF_VIRT_RESET_REQ__VI;
typedef union BX_RESET_CNTL__VI regBX_RESET_CNTL__VI;
typedef union CB_COLOR0_DCC_BASE__VI regCB_COLOR0_DCC_BASE__VI;
typedef union CB_COLOR0_DCC_CONTROL__VI regCB_COLOR0_DCC_CONTROL__VI;
typedef union CB_COLOR1_DCC_BASE__VI regCB_COLOR1_DCC_BASE__VI;
typedef union CB_COLOR1_DCC_CONTROL__VI regCB_COLOR1_DCC_CONTROL__VI;
typedef union CB_COLOR2_DCC_BASE__VI regCB_COLOR2_DCC_BASE__VI;
typedef union CB_COLOR2_DCC_CONTROL__VI regCB_COLOR2_DCC_CONTROL__VI;
typedef union CB_COLOR3_DCC_BASE__VI regCB_COLOR3_DCC_BASE__VI;
typedef union CB_COLOR3_DCC_CONTROL__VI regCB_COLOR3_DCC_CONTROL__VI;
typedef union CB_COLOR4_DCC_BASE__VI regCB_COLOR4_DCC_BASE__VI;
typedef union CB_COLOR4_DCC_CONTROL__VI regCB_COLOR4_DCC_CONTROL__VI;
typedef union CB_COLOR5_DCC_BASE__VI regCB_COLOR5_DCC_BASE__VI;
typedef union CB_COLOR5_DCC_CONTROL__VI regCB_COLOR5_DCC_CONTROL__VI;
typedef union CB_COLOR6_DCC_BASE__VI regCB_COLOR6_DCC_BASE__VI;
typedef union CB_COLOR6_DCC_CONTROL__VI regCB_COLOR6_DCC_CONTROL__VI;
typedef union CB_COLOR7_DCC_BASE__VI regCB_COLOR7_DCC_BASE__VI;
typedef union CB_COLOR7_DCC_CONTROL__VI regCB_COLOR7_DCC_CONTROL__VI;
typedef union CB_DCC_CONFIG__VI regCB_DCC_CONFIG__VI;
typedef union CB_DCC_CONTROL__VI regCB_DCC_CONTROL__VI;
typedef union CB_DEBUG_BUS_19__VI regCB_DEBUG_BUS_19__VI;
typedef union CB_DEBUG_BUS_20__VI regCB_DEBUG_BUS_20__VI;
typedef union CB_DEBUG_BUS_21__VI regCB_DEBUG_BUS_21__VI;
typedef union CB_DEBUG_BUS_22__VI regCB_DEBUG_BUS_22__VI;
typedef union CC_BIF_BX_PINSTRAP1__VI regCC_BIF_BX_PINSTRAP1__VI;
typedef union CC_BIF_BX_PINSTRAP2__VI regCC_BIF_BX_PINSTRAP2__VI;
typedef union CC_BIF_BX_STRAP2__VI regCC_BIF_BX_STRAP2__VI;
typedef union CC_BIF_HARDCODE_STRAPS0__VI regCC_BIF_HARDCODE_STRAPS0__VI;
typedef union CC_BIF_HARDCODE_STRAPS1__VI regCC_BIF_HARDCODE_STRAPS1__VI;
typedef union CC_BIF_HARDCODE_STRAPS2__VI regCC_BIF_HARDCODE_STRAPS2__VI;
typedef union CC_BIF_HARDCODE_STRAPS3__VI regCC_BIF_HARDCODE_STRAPS3__VI;
typedef union CC_BIF_HARDCODE_STRAPS4__VI regCC_BIF_HARDCODE_STRAPS4__VI;
typedef union CC_BIF_HARDCODE_STRAPS5_PORT_A__VI regCC_BIF_HARDCODE_STRAPS5_PORT_A__VI;
typedef union CC_BIF_SMB_PINSTRAP0__VI regCC_BIF_SMB_PINSTRAP0__VI;
typedef union CC_BIF_SMB_STRAP0__VI regCC_BIF_SMB_STRAP0__VI;
typedef union CC_BIF_SMB_STRAP1__VI regCC_BIF_SMB_STRAP1__VI;
typedef union CC_BIF_SMB_STRAP2__VI regCC_BIF_SMB_STRAP2__VI;
typedef union CC_BIF_SMB_STRAP3__VI regCC_BIF_SMB_STRAP3__VI;
typedef union CC_BIF_SMB_STRAP4__VI regCC_BIF_SMB_STRAP4__VI;
typedef union CC_BIF_STRAP10_A__VI regCC_BIF_STRAP10_A__VI;
typedef union CC_BIF_STRAP11_A__VI regCC_BIF_STRAP11_A__VI;
typedef union CC_BIF_STRAP9_A__VI regCC_BIF_STRAP9_A__VI;
typedef union CC_FCTRL_FUSES__VI regCC_FCTRL_FUSES__VI;
typedef union CC_GC_SHADER_RATE_CONFIG__VI regCC_GC_SHADER_RATE_CONFIG__VI;
typedef union CC_HARVEST_FUSES__VI regCC_HARVEST_FUSES__VI;
typedef union CFG_LNC_WINDOW__VI regCFG_LNC_WINDOW__VI;
typedef union CG_ACLK_DIV_CNTL__VI regCG_ACLK_DIV_CNTL__VI;
typedef union CG_ACLK_DIV_PSPCLK_OVERCLOCKING_ATTEMPTS__VI
    regCG_ACLK_DIV_PSPCLK_OVERCLOCKING_ATTEMPTS__VI;
typedef union CG_ACLK_DIV_STATUS__VI regCG_ACLK_DIV_STATUS__VI;
typedef union CG_CLK_DIVIDER_STATUS_2__VI regCG_CLK_DIVIDER_STATUS_2__VI;
typedef union CG_PSPCLK_CNTL__VI regCG_PSPCLK_CNTL__VI;
typedef union CG_PSPCLK_STATUS__VI regCG_PSPCLK_STATUS__VI;
typedef union CG_SPLL_FUNC_CNTL_7__VI regCG_SPLL_FUNC_CNTL_7__VI;
typedef union CLKREQB_PERF_COUNTER__VI regCLKREQB_PERF_COUNTER__VI;
typedef union COMPUTE_DISPATCH_ID__VI regCOMPUTE_DISPATCH_ID__VI;
typedef union COMPUTE_NOWHERE__VI regCOMPUTE_NOWHERE__VI;
typedef union COMPUTE_RELAUNCH__VI regCOMPUTE_RELAUNCH__VI;
typedef union COMPUTE_THREADGROUP_ID__VI regCOMPUTE_THREADGROUP_ID__VI;
typedef union COMPUTE_WAVE_RESTORE_ADDR_HI__VI regCOMPUTE_WAVE_RESTORE_ADDR_HI__VI;
typedef union COMPUTE_WAVE_RESTORE_ADDR_LO__VI regCOMPUTE_WAVE_RESTORE_ADDR_LO__VI;
typedef union COMPUTE_WAVE_RESTORE_CONTROL__VI regCOMPUTE_WAVE_RESTORE_CONTROL__VI;
typedef union CPM_CONTROL__VI regCPM_CONTROL__VI;
typedef union CP_ATCL1_CNTL__VI regCP_ATCL1_CNTL__VI;
typedef union CP_CE_COMPLETION_STATUS__VI regCP_CE_COMPLETION_STATUS__VI;
typedef union CP_CE_METADATA_BASE_ADDR__VI regCP_CE_METADATA_BASE_ADDR__VI;
typedef union CP_CE_METADATA_BASE_ADDR_HI__VI regCP_CE_METADATA_BASE_ADDR_HI__VI;
typedef union CP_CE_RB_OFFSET__VI regCP_CE_RB_OFFSET__VI;
typedef union CP_CPC_IC_BASE_CNTL__VI regCP_CPC_IC_BASE_CNTL__VI;
typedef union CP_CPC_IC_BASE_HI__VI regCP_CPC_IC_BASE_HI__VI;
typedef union CP_CPC_IC_BASE_LO__VI regCP_CPC_IC_BASE_LO__VI;
typedef union CP_CPC_IC_OP_CNTL__VI regCP_CPC_IC_OP_CNTL__VI;
typedef union CP_CPC_MGCG_SYNC_CNTL__VI regCP_CPC_MGCG_SYNC_CNTL__VI;
typedef union CP_DFY_CMD__VI regCP_DFY_CMD__VI;
typedef union CP_DISPATCH_INDR_ADDR__VI regCP_DISPATCH_INDR_ADDR__VI;
typedef union CP_DISPATCH_INDR_ADDR_HI__VI regCP_DISPATCH_INDR_ADDR_HI__VI;
typedef union CP_DRAW_INDX_INDR_ADDR__VI regCP_DRAW_INDX_INDR_ADDR__VI;
typedef union CP_DRAW_INDX_INDR_ADDR_HI__VI regCP_DRAW_INDX_INDR_ADDR_HI__VI;
typedef union CP_DRAW_OBJECT__VI regCP_DRAW_OBJECT__VI;
typedef union CP_DRAW_OBJECT_COUNTER__VI regCP_DRAW_OBJECT_COUNTER__VI;
typedef union CP_DRAW_WINDOW_CNTL__VI regCP_DRAW_WINDOW_CNTL__VI;
typedef union CP_DRAW_WINDOW_HI__VI regCP_DRAW_WINDOW_HI__VI;
typedef union CP_DRAW_WINDOW_LO__VI regCP_DRAW_WINDOW_LO__VI;
typedef union CP_DRAW_WINDOW_MASK_HI__VI regCP_DRAW_WINDOW_MASK_HI__VI;
typedef union CP_EOP_DONE_CNTX_ID__VI regCP_EOP_DONE_CNTX_ID__VI;
typedef union CP_GDS_BKUP_ADDR__VI regCP_GDS_BKUP_ADDR__VI;
typedef union CP_GDS_BKUP_ADDR_HI__VI regCP_GDS_BKUP_ADDR_HI__VI;
typedef union CP_HPD_STATUS0__VI regCP_HPD_STATUS0__VI;
typedef union CP_HQD_CNTL_STACK_OFFSET__VI regCP_HQD_CNTL_STACK_OFFSET__VI;
typedef union CP_HQD_CNTL_STACK_SIZE__VI regCP_HQD_CNTL_STACK_SIZE__VI;
typedef union CP_HQD_CTX_SAVE_BASE_ADDR_HI__VI regCP_HQD_CTX_SAVE_BASE_ADDR_HI__VI;
typedef union CP_HQD_CTX_SAVE_BASE_ADDR_LO__VI regCP_HQD_CTX_SAVE_BASE_ADDR_LO__VI;
typedef union CP_HQD_CTX_SAVE_CONTROL__VI regCP_HQD_CTX_SAVE_CONTROL__VI;
typedef union CP_HQD_CTX_SAVE_SIZE__VI regCP_HQD_CTX_SAVE_SIZE__VI;
typedef union CP_HQD_EOP_BASE_ADDR__VI regCP_HQD_EOP_BASE_ADDR__VI;
typedef union CP_HQD_EOP_BASE_ADDR_HI__VI regCP_HQD_EOP_BASE_ADDR_HI__VI;
typedef union CP_HQD_EOP_CONTROL__VI regCP_HQD_EOP_CONTROL__VI;
typedef union CP_HQD_EOP_DONES__VI regCP_HQD_EOP_DONES__VI;
typedef union CP_HQD_EOP_EVENTS__VI regCP_HQD_EOP_EVENTS__VI;
typedef union CP_HQD_EOP_RPTR__VI regCP_HQD_EOP_RPTR__VI;
typedef union CP_HQD_EOP_WPTR__VI regCP_HQD_EOP_WPTR__VI;
typedef union CP_HQD_EOP_WPTR_MEM__VI regCP_HQD_EOP_WPTR_MEM__VI;
typedef union CP_HQD_ERROR__VI regCP_HQD_ERROR__VI;
typedef union CP_HQD_GDS_RESOURCE_STATE__VI regCP_HQD_GDS_RESOURCE_STATE__VI;
typedef union CP_HQD_HQ_CONTROL0__VI regCP_HQD_HQ_CONTROL0__VI;
typedef union CP_HQD_HQ_CONTROL1__VI regCP_HQD_HQ_CONTROL1__VI;
typedef union CP_HQD_HQ_STATUS0__VI regCP_HQD_HQ_STATUS0__VI;
typedef union CP_HQD_HQ_STATUS1__VI regCP_HQD_HQ_STATUS1__VI;
typedef union CP_HQD_OFFLOAD__VI regCP_HQD_OFFLOAD__VI;
typedef union CP_HQD_WG_STATE_OFFSET__VI regCP_HQD_WG_STATE_OFFSET__VI;
typedef union CP_HYP_CE_UCODE_ADDR__VI regCP_HYP_CE_UCODE_ADDR__VI;
typedef union CP_HYP_CE_UCODE_DATA__VI regCP_HYP_CE_UCODE_DATA__VI;
typedef union CP_HYP_CONFIG_RANGE_BASE_1__VI regCP_HYP_CONFIG_RANGE_BASE_1__VI;
typedef union CP_HYP_CONFIG_RANGE_BASE_2__VI regCP_HYP_CONFIG_RANGE_BASE_2__VI;
typedef union CP_HYP_CONFIG_RANGE_END_1__VI regCP_HYP_CONFIG_RANGE_END_1__VI;
typedef union CP_HYP_CONFIG_RANGE_END_2__VI regCP_HYP_CONFIG_RANGE_END_2__VI;
typedef union CP_HYP_CONTEXT_RANGE_BASE__VI regCP_HYP_CONTEXT_RANGE_BASE__VI;
typedef union CP_HYP_CONTEXT_RANGE_END__VI regCP_HYP_CONTEXT_RANGE_END__VI;
typedef union CP_HYP_MEC1_UCODE_ADDR__VI regCP_HYP_MEC1_UCODE_ADDR__VI;
typedef union CP_HYP_MEC1_UCODE_DATA__VI regCP_HYP_MEC1_UCODE_DATA__VI;
typedef union CP_HYP_MEC2_UCODE_ADDR__VI regCP_HYP_MEC2_UCODE_ADDR__VI;
typedef union CP_HYP_MEC2_UCODE_DATA__VI regCP_HYP_MEC2_UCODE_DATA__VI;
typedef union CP_HYP_ME_UCODE_ADDR__VI regCP_HYP_ME_UCODE_ADDR__VI;
typedef union CP_HYP_ME_UCODE_DATA__VI regCP_HYP_ME_UCODE_DATA__VI;
typedef union CP_HYP_PFP_UCODE_ADDR__VI regCP_HYP_PFP_UCODE_ADDR__VI;
typedef union CP_HYP_PFP_UCODE_DATA__VI regCP_HYP_PFP_UCODE_DATA__VI;
typedef union CP_HYP_SHADER_RANGE_BASE__VI regCP_HYP_SHADER_RANGE_BASE__VI;
typedef union CP_HYP_SHADER_RANGE_END__VI regCP_HYP_SHADER_RANGE_END__VI;
typedef union CP_HYP_UCONFIG_RANGE_BASE__VI regCP_HYP_UCONFIG_RANGE_BASE__VI;
typedef union CP_HYP_UCONFIG_RANGE_END__VI regCP_HYP_UCONFIG_RANGE_END__VI;
typedef union CP_INDEX_BASE_ADDR__VI regCP_INDEX_BASE_ADDR__VI;
typedef union CP_INDEX_BASE_ADDR_HI__VI regCP_INDEX_BASE_ADDR_HI__VI;
typedef union CP_INDEX_TYPE__VI regCP_INDEX_TYPE__VI;
typedef union CP_MEC1_F32_INT_DIS__VI regCP_MEC1_F32_INT_DIS__VI;
typedef union CP_MEC2_F32_INT_DIS__VI regCP_MEC2_F32_INT_DIS__VI;
typedef union CP_MEC_DOORBELL_RANGE_LOWER__VI regCP_MEC_DOORBELL_RANGE_LOWER__VI;
typedef union CP_MEC_DOORBELL_RANGE_UPPER__VI regCP_MEC_DOORBELL_RANGE_UPPER__VI;
typedef union CP_PFP_COMPLETION_STATUS__VI regCP_PFP_COMPLETION_STATUS__VI;
typedef union CP_PFP_METADATA_BASE_ADDR__VI regCP_PFP_METADATA_BASE_ADDR__VI;
typedef union CP_PFP_METADATA_BASE_ADDR_HI__VI regCP_PFP_METADATA_BASE_ADDR_HI__VI;
typedef union CP_PIPE_STATS_CONTROL__VI regCP_PIPE_STATS_CONTROL__VI;
typedef union CP_PQ_STATUS__VI regCP_PQ_STATUS__VI;
typedef union CP_PRED_NOT_VISIBLE__VI regCP_PRED_NOT_VISIBLE__VI;
typedef union CP_RB_DOORBELL_CONTROL__VI regCP_RB_DOORBELL_CONTROL__VI;
typedef union CP_RB_DOORBELL_RANGE_LOWER__VI regCP_RB_DOORBELL_RANGE_LOWER__VI;
typedef union CP_RB_DOORBELL_RANGE_UPPER__VI regCP_RB_DOORBELL_RANGE_UPPER__VI;
typedef union CP_SAMPLE_STATUS__VI regCP_SAMPLE_STATUS__VI;
typedef union CP_STREAM_OUT_CONTROL__VI regCP_STREAM_OUT_CONTROL__VI;
typedef union CP_VMID_STATUS__VI regCP_VMID_STATUS__VI;
typedef union DBG_SMB_BYPASS_SRBM_ACCESS__VI regDBG_SMB_BYPASS_SRBM_ACCESS__VI;
typedef union DIDT_DBR_CTRL0__VI regDIDT_DBR_CTRL0__VI;
typedef union DIDT_DBR_CTRL1__VI regDIDT_DBR_CTRL1__VI;
typedef union DIDT_DBR_CTRL2__VI regDIDT_DBR_CTRL2__VI;
typedef union DIDT_DBR_CTRL_OCP__VI regDIDT_DBR_CTRL_OCP__VI;
typedef union DIDT_DBR_WEIGHT0_3__VI regDIDT_DBR_WEIGHT0_3__VI;
typedef union DIDT_DBR_WEIGHT4_7__VI regDIDT_DBR_WEIGHT4_7__VI;
typedef union DIDT_DBR_WEIGHT8_11__VI regDIDT_DBR_WEIGHT8_11__VI;
typedef union DIDT_DB_CTRL_OCP__VI regDIDT_DB_CTRL_OCP__VI;
typedef union DIDT_SQ_CTRL_OCP__VI regDIDT_SQ_CTRL_OCP__VI;
typedef union DIDT_TCP_CTRL_OCP__VI regDIDT_TCP_CTRL_OCP__VI;
typedef union DIDT_TD_CTRL_OCP__VI regDIDT_TD_CTRL_OCP__VI;
typedef union GARLIC_COHE_CP_DMA_ME_COMMAND__VI regGARLIC_COHE_CP_DMA_ME_COMMAND__VI;
typedef union GARLIC_COHE_CP_DMA_PFP_COMMAND__VI regGARLIC_COHE_CP_DMA_PFP_COMMAND__VI;
typedef union GARLIC_COHE_CP_DMA_PIO_COMMAND__VI regGARLIC_COHE_CP_DMA_PIO_COMMAND__VI;
typedef union GARLIC_COHE_CP_RB0_WPTR__VI regGARLIC_COHE_CP_RB0_WPTR__VI;
typedef union GARLIC_COHE_CP_RB1_WPTR__VI regGARLIC_COHE_CP_RB1_WPTR__VI;
typedef union GARLIC_COHE_CP_RB2_WPTR__VI regGARLIC_COHE_CP_RB2_WPTR__VI;
typedef union GARLIC_COHE_GARLIC_FLUSH_REQ__VI regGARLIC_COHE_GARLIC_FLUSH_REQ__VI;
typedef union GARLIC_COHE_SAM_SAB_RBI_WPTR__VI regGARLIC_COHE_SAM_SAB_RBI_WPTR__VI;
typedef union GARLIC_COHE_SAM_SAB_RBO_WPTR__VI regGARLIC_COHE_SAM_SAB_RBO_WPTR__VI;
typedef union GARLIC_COHE_SDMA0_GFX_RB_WPTR__VI regGARLIC_COHE_SDMA0_GFX_RB_WPTR__VI;
typedef union GARLIC_COHE_SDMA1_GFX_RB_WPTR__VI regGARLIC_COHE_SDMA1_GFX_RB_WPTR__VI;
typedef union GARLIC_COHE_SDMA2_GFX_RB_WPTR__VI regGARLIC_COHE_SDMA2_GFX_RB_WPTR__VI;
typedef union GARLIC_COHE_SDMA3_GFX_RB_WPTR__VI regGARLIC_COHE_SDMA3_GFX_RB_WPTR__VI;
typedef union GARLIC_COHE_UVD_RBC_RB_WPTR__VI regGARLIC_COHE_UVD_RBC_RB_WPTR__VI;
typedef union GARLIC_COHE_VCE_OUT_RB_WPTR__VI regGARLIC_COHE_VCE_OUT_RB_WPTR__VI;
typedef union GARLIC_COHE_VCE_RB_WPTR__VI regGARLIC_COHE_VCE_RB_WPTR__VI;
typedef union GARLIC_COHE_VCE_RB_WPTR2__VI regGARLIC_COHE_VCE_RB_WPTR2__VI;
typedef union GCK_ACLK_DIV_FUSES__VI regGCK_ACLK_DIV_FUSES__VI;
typedef union GCK_ADFS_CLK_BYPASS_CNTL1__VI regGCK_ADFS_CLK_BYPASS_CNTL1__VI;
typedef union GCK_ADFS_CLK_BYPASS_CNTL2__VI regGCK_ADFS_CLK_BYPASS_CNTL2__VI;
typedef union GCK_DFS_BYPASS_CNTL__VI regGCK_DFS_BYPASS_CNTL__VI;
typedef union GCK_GPUPLL_DGCK_CNTL_1__VI regGCK_GPUPLL_DGCK_CNTL_1__VI;
typedef union GCK_GPUPLL_DGCK_CNTL_3__VI regGCK_GPUPLL_DGCK_CNTL_3__VI;
typedef union GCK_GPUPLL_DGCK_CNTL_6__VI regGCK_GPUPLL_DGCK_CNTL_6__VI;
typedef union GCK_GPUPLL_DGCK_CNTL_7__VI regGCK_GPUPLL_DGCK_CNTL_7__VI;
typedef union GCK_LCLK_FUSES__VI regGCK_LCLK_FUSES__VI;
typedef union GCK_PLL_TEST_CNTL_2__VI regGCK_PLL_TEST_CNTL_2__VI;
typedef union GCK_PSPCLK_FUSES__VI regGCK_PSPCLK_FUSES__VI;
typedef union GCK_RESET_TMR_FUSES__VI regGCK_RESET_TMR_FUSES__VI;
typedef union GCK_SPARE_1__VI regGCK_SPARE_1__VI;
typedef union GCK_TPLL_FUSES__VI regGCK_TPLL_FUSES__VI;
typedef union GC_CAC_ACC_BCI0__VI regGC_CAC_ACC_BCI0__VI;
typedef union GC_CAC_ACC_CB0__VI regGC_CAC_ACC_CB0__VI;
typedef union GC_CAC_ACC_CB1__VI regGC_CAC_ACC_CB1__VI;
typedef union GC_CAC_ACC_CB2__VI regGC_CAC_ACC_CB2__VI;
typedef union GC_CAC_ACC_CB3__VI regGC_CAC_ACC_CB3__VI;
typedef union GC_CAC_ACC_CP0__VI regGC_CAC_ACC_CP0__VI;
typedef union GC_CAC_ACC_CP1__VI regGC_CAC_ACC_CP1__VI;
typedef union GC_CAC_ACC_CP2__VI regGC_CAC_ACC_CP2__VI;
typedef union GC_CAC_ACC_CU0__VI regGC_CAC_ACC_CU0__VI;
typedef union GC_CAC_ACC_CU1__VI regGC_CAC_ACC_CU1__VI;
typedef union GC_CAC_ACC_CU2__VI regGC_CAC_ACC_CU2__VI;
typedef union GC_CAC_ACC_CU3__VI regGC_CAC_ACC_CU3__VI;
typedef union GC_CAC_ACC_CU_LKG0__VI regGC_CAC_ACC_CU_LKG0__VI;
typedef union GC_CAC_ACC_CU_LKG1__VI regGC_CAC_ACC_CU_LKG1__VI;
typedef union GC_CAC_ACC_CU_LKG2__VI regGC_CAC_ACC_CU_LKG2__VI;
typedef union GC_CAC_ACC_CU_LKG3__VI regGC_CAC_ACC_CU_LKG3__VI;
typedef union GC_CAC_ACC_CU_LKG4__VI regGC_CAC_ACC_CU_LKG4__VI;
typedef union GC_CAC_ACC_CU_LKG5__VI regGC_CAC_ACC_CU_LKG5__VI;
typedef union GC_CAC_ACC_CU_LKG6__VI regGC_CAC_ACC_CU_LKG6__VI;
typedef union GC_CAC_ACC_CU_LKG7__VI regGC_CAC_ACC_CU_LKG7__VI;
typedef union GC_CAC_ACC_DB0__VI regGC_CAC_ACC_DB0__VI;
typedef union GC_CAC_ACC_DB1__VI regGC_CAC_ACC_DB1__VI;
typedef union GC_CAC_ACC_DB2__VI regGC_CAC_ACC_DB2__VI;
typedef union GC_CAC_ACC_DB3__VI regGC_CAC_ACC_DB3__VI;
typedef union GC_CAC_ACC_GCATCL20__VI regGC_CAC_ACC_GCATCL20__VI;
typedef union GC_CAC_ACC_GDS0__VI regGC_CAC_ACC_GDS0__VI;
typedef union GC_CAC_ACC_GDS1__VI regGC_CAC_ACC_GDS1__VI;
typedef union GC_CAC_ACC_GDS2__VI regGC_CAC_ACC_GDS2__VI;
typedef union GC_CAC_ACC_GDS3__VI regGC_CAC_ACC_GDS3__VI;
typedef union GC_CAC_ACC_IA0__VI regGC_CAC_ACC_IA0__VI;
typedef union GC_CAC_ACC_LDS0__VI regGC_CAC_ACC_LDS0__VI;
typedef union GC_CAC_ACC_LDS1__VI regGC_CAC_ACC_LDS1__VI;
typedef union GC_CAC_ACC_LDS2__VI regGC_CAC_ACC_LDS2__VI;
typedef union GC_CAC_ACC_LDS3__VI regGC_CAC_ACC_LDS3__VI;
typedef union GC_CAC_ACC_NONCU_LKG0__VI regGC_CAC_ACC_NONCU_LKG0__VI;
typedef union GC_CAC_ACC_NONCU_LKG1__VI regGC_CAC_ACC_NONCU_LKG1__VI;
typedef union GC_CAC_ACC_NONCU_LKG2__VI regGC_CAC_ACC_NONCU_LKG2__VI;
typedef union GC_CAC_ACC_NONCU_LKG3__VI regGC_CAC_ACC_NONCU_LKG3__VI;
typedef union GC_CAC_ACC_NONCU_LKG4__VI regGC_CAC_ACC_NONCU_LKG4__VI;
typedef union GC_CAC_ACC_NONCU_LKG5__VI regGC_CAC_ACC_NONCU_LKG5__VI;
typedef union GC_CAC_ACC_NONCU_LKG6__VI regGC_CAC_ACC_NONCU_LKG6__VI;
typedef union GC_CAC_ACC_PA0__VI regGC_CAC_ACC_PA0__VI;
typedef union GC_CAC_ACC_PA1__VI regGC_CAC_ACC_PA1__VI;
typedef union GC_CAC_ACC_PC0__VI regGC_CAC_ACC_PC0__VI;
typedef union GC_CAC_ACC_SC0__VI regGC_CAC_ACC_SC0__VI;
typedef union GC_CAC_ACC_SPI0__VI regGC_CAC_ACC_SPI0__VI;
typedef union GC_CAC_ACC_SPI1__VI regGC_CAC_ACC_SPI1__VI;
typedef union GC_CAC_ACC_SPI2__VI regGC_CAC_ACC_SPI2__VI;
typedef union GC_CAC_ACC_SPI3__VI regGC_CAC_ACC_SPI3__VI;
typedef union GC_CAC_ACC_SPI4__VI regGC_CAC_ACC_SPI4__VI;
typedef union GC_CAC_ACC_SPI5__VI regGC_CAC_ACC_SPI5__VI;
typedef union GC_CAC_ACC_SQ0_LOWER__VI regGC_CAC_ACC_SQ0_LOWER__VI;
typedef union GC_CAC_ACC_SQ0_UPPER__VI regGC_CAC_ACC_SQ0_UPPER__VI;
typedef union GC_CAC_ACC_SQ1_LOWER__VI regGC_CAC_ACC_SQ1_LOWER__VI;
typedef union GC_CAC_ACC_SQ1_UPPER__VI regGC_CAC_ACC_SQ1_UPPER__VI;
typedef union GC_CAC_ACC_SQ2_LOWER__VI regGC_CAC_ACC_SQ2_LOWER__VI;
typedef union GC_CAC_ACC_SQ2_UPPER__VI regGC_CAC_ACC_SQ2_UPPER__VI;
typedef union GC_CAC_ACC_SQ3_LOWER__VI regGC_CAC_ACC_SQ3_LOWER__VI;
typedef union GC_CAC_ACC_SQ3_UPPER__VI regGC_CAC_ACC_SQ3_UPPER__VI;
typedef union GC_CAC_ACC_SQ4_LOWER__VI regGC_CAC_ACC_SQ4_LOWER__VI;
typedef union GC_CAC_ACC_SQ4_UPPER__VI regGC_CAC_ACC_SQ4_UPPER__VI;
typedef union GC_CAC_ACC_SQ5_LOWER__VI regGC_CAC_ACC_SQ5_LOWER__VI;
typedef union GC_CAC_ACC_SQ5_UPPER__VI regGC_CAC_ACC_SQ5_UPPER__VI;
typedef union GC_CAC_ACC_SQ6_LOWER__VI regGC_CAC_ACC_SQ6_LOWER__VI;
typedef union GC_CAC_ACC_SQ6_UPPER__VI regGC_CAC_ACC_SQ6_UPPER__VI;
typedef union GC_CAC_ACC_SQ7_LOWER__VI regGC_CAC_ACC_SQ7_LOWER__VI;
typedef union GC_CAC_ACC_SQ7_UPPER__VI regGC_CAC_ACC_SQ7_UPPER__VI;
typedef union GC_CAC_ACC_SQ8_LOWER__VI regGC_CAC_ACC_SQ8_LOWER__VI;
typedef union GC_CAC_ACC_SQ8_UPPER__VI regGC_CAC_ACC_SQ8_UPPER__VI;
typedef union GC_CAC_ACC_SX0__VI regGC_CAC_ACC_SX0__VI;
typedef union GC_CAC_ACC_SXRB0__VI regGC_CAC_ACC_SXRB0__VI;
typedef union GC_CAC_ACC_SXRB1__VI regGC_CAC_ACC_SXRB1__VI;
typedef union GC_CAC_ACC_TA0__VI regGC_CAC_ACC_TA0__VI;
typedef union GC_CAC_ACC_TCC0__VI regGC_CAC_ACC_TCC0__VI;
typedef union GC_CAC_ACC_TCC1__VI regGC_CAC_ACC_TCC1__VI;
typedef union GC_CAC_ACC_TCC2__VI regGC_CAC_ACC_TCC2__VI;
typedef union GC_CAC_ACC_TCC3__VI regGC_CAC_ACC_TCC3__VI;
typedef union GC_CAC_ACC_TCC4__VI regGC_CAC_ACC_TCC4__VI;
typedef union GC_CAC_ACC_TCP0__VI regGC_CAC_ACC_TCP0__VI;
typedef union GC_CAC_ACC_TCP1__VI regGC_CAC_ACC_TCP1__VI;
typedef union GC_CAC_ACC_TCP2__VI regGC_CAC_ACC_TCP2__VI;
typedef union GC_CAC_ACC_TCP3__VI regGC_CAC_ACC_TCP3__VI;
typedef union GC_CAC_ACC_TCP4__VI regGC_CAC_ACC_TCP4__VI;
typedef union GC_CAC_ACC_TD0__VI regGC_CAC_ACC_TD0__VI;
typedef union GC_CAC_ACC_TD1__VI regGC_CAC_ACC_TD1__VI;
typedef union GC_CAC_ACC_TD2__VI regGC_CAC_ACC_TD2__VI;
typedef union GC_CAC_ACC_TD3__VI regGC_CAC_ACC_TD3__VI;
typedef union GC_CAC_ACC_TD4__VI regGC_CAC_ACC_TD4__VI;
typedef union GC_CAC_ACC_TD5__VI regGC_CAC_ACC_TD5__VI;
typedef union GC_CAC_ACC_VGT0__VI regGC_CAC_ACC_VGT0__VI;
typedef union GC_CAC_ACC_VGT1__VI regGC_CAC_ACC_VGT1__VI;
typedef union GC_CAC_ACC_VGT2__VI regGC_CAC_ACC_VGT2__VI;
typedef union GC_CAC_ACC_WD0__VI regGC_CAC_ACC_WD0__VI;
typedef union GC_CAC_AGGR_LOWER__VI regGC_CAC_AGGR_LOWER__VI;
typedef union GC_CAC_AGGR_UPPER__VI regGC_CAC_AGGR_UPPER__VI;
typedef union GC_CAC_CGTT_CLK_CTRL__VI regGC_CAC_CGTT_CLK_CTRL__VI;
typedef union GC_CAC_CNTL__VI regGC_CAC_CNTL__VI;
typedef union GC_CAC_CTRL_1__VI regGC_CAC_CTRL_1__VI;
typedef union GC_CAC_CTRL_2__VI regGC_CAC_CTRL_2__VI;
typedef union GC_CAC_IND_DATA__VI regGC_CAC_IND_DATA__VI;
typedef union GC_CAC_IND_INDEX__VI regGC_CAC_IND_INDEX__VI;
typedef union GC_CAC_LKG_AGGR_LOWER__VI regGC_CAC_LKG_AGGR_LOWER__VI;
typedef union GC_CAC_LKG_AGGR_UPPER__VI regGC_CAC_LKG_AGGR_UPPER__VI;
typedef union GC_CAC_OVRD_BCI__VI regGC_CAC_OVRD_BCI__VI;
typedef union GC_CAC_OVRD_CB__VI regGC_CAC_OVRD_CB__VI;
typedef union GC_CAC_OVRD_CP__VI regGC_CAC_OVRD_CP__VI;
typedef union GC_CAC_OVRD_CU__VI regGC_CAC_OVRD_CU__VI;
typedef union GC_CAC_OVRD_CU_LKG__VI regGC_CAC_OVRD_CU_LKG__VI;
typedef union GC_CAC_OVRD_DB__VI regGC_CAC_OVRD_DB__VI;
typedef union GC_CAC_OVRD_GCATCL2__VI regGC_CAC_OVRD_GCATCL2__VI;
typedef union GC_CAC_OVRD_GDS__VI regGC_CAC_OVRD_GDS__VI;
typedef union GC_CAC_OVRD_IA__VI regGC_CAC_OVRD_IA__VI;
typedef union GC_CAC_OVRD_LDS__VI regGC_CAC_OVRD_LDS__VI;
typedef union GC_CAC_OVRD_NONCU_LKG__VI regGC_CAC_OVRD_NONCU_LKG__VI;
typedef union GC_CAC_OVRD_PA__VI regGC_CAC_OVRD_PA__VI;
typedef union GC_CAC_OVRD_PC__VI regGC_CAC_OVRD_PC__VI;
typedef union GC_CAC_OVRD_SC__VI regGC_CAC_OVRD_SC__VI;
typedef union GC_CAC_OVRD_SPI__VI regGC_CAC_OVRD_SPI__VI;
typedef union GC_CAC_OVRD_SQ__VI regGC_CAC_OVRD_SQ__VI;
typedef union GC_CAC_OVRD_SX__VI regGC_CAC_OVRD_SX__VI;
typedef union GC_CAC_OVRD_SXRB__VI regGC_CAC_OVRD_SXRB__VI;
typedef union GC_CAC_OVRD_TA__VI regGC_CAC_OVRD_TA__VI;
typedef union GC_CAC_OVRD_TCC__VI regGC_CAC_OVRD_TCC__VI;
typedef union GC_CAC_OVRD_TCP__VI regGC_CAC_OVRD_TCP__VI;
typedef union GC_CAC_OVRD_TD__VI regGC_CAC_OVRD_TD__VI;
typedef union GC_CAC_OVRD_VGT__VI regGC_CAC_OVRD_VGT__VI;
typedef union GC_CAC_OVRD_WD__VI regGC_CAC_OVRD_WD__VI;
typedef union GC_CAC_OVR_SEL__VI regGC_CAC_OVR_SEL__VI;
typedef union GC_CAC_OVR_VAL__VI regGC_CAC_OVR_VAL__VI;
typedef union GC_CAC_WEIGHT_BCI_0__VI regGC_CAC_WEIGHT_BCI_0__VI;
typedef union GC_CAC_WEIGHT_CB_0__VI regGC_CAC_WEIGHT_CB_0__VI;
typedef union GC_CAC_WEIGHT_CB_1__VI regGC_CAC_WEIGHT_CB_1__VI;
typedef union GC_CAC_WEIGHT_CP_0__VI regGC_CAC_WEIGHT_CP_0__VI;
typedef union GC_CAC_WEIGHT_CP_1__VI regGC_CAC_WEIGHT_CP_1__VI;
typedef union GC_CAC_WEIGHT_CU_0__VI regGC_CAC_WEIGHT_CU_0__VI;
typedef union GC_CAC_WEIGHT_CU_1__VI regGC_CAC_WEIGHT_CU_1__VI;
typedef union GC_CAC_WEIGHT_CU_LKG_0__VI regGC_CAC_WEIGHT_CU_LKG_0__VI;
typedef union GC_CAC_WEIGHT_CU_LKG_1__VI regGC_CAC_WEIGHT_CU_LKG_1__VI;
typedef union GC_CAC_WEIGHT_CU_LKG_2__VI regGC_CAC_WEIGHT_CU_LKG_2__VI;
typedef union GC_CAC_WEIGHT_CU_LKG_3__VI regGC_CAC_WEIGHT_CU_LKG_3__VI;
typedef union GC_CAC_WEIGHT_DB_0__VI regGC_CAC_WEIGHT_DB_0__VI;
typedef union GC_CAC_WEIGHT_DB_1__VI regGC_CAC_WEIGHT_DB_1__VI;
typedef union GC_CAC_WEIGHT_GCATCL2_0__VI regGC_CAC_WEIGHT_GCATCL2_0__VI;
typedef union GC_CAC_WEIGHT_GDS_0__VI regGC_CAC_WEIGHT_GDS_0__VI;
typedef union GC_CAC_WEIGHT_GDS_1__VI regGC_CAC_WEIGHT_GDS_1__VI;
typedef union GC_CAC_WEIGHT_IA_0__VI regGC_CAC_WEIGHT_IA_0__VI;
typedef union GC_CAC_WEIGHT_LDS_0__VI regGC_CAC_WEIGHT_LDS_0__VI;
typedef union GC_CAC_WEIGHT_LDS_1__VI regGC_CAC_WEIGHT_LDS_1__VI;
typedef union GC_CAC_WEIGHT_NONCU_LKG_0__VI regGC_CAC_WEIGHT_NONCU_LKG_0__VI;
typedef union GC_CAC_WEIGHT_NONCU_LKG_1__VI regGC_CAC_WEIGHT_NONCU_LKG_1__VI;
typedef union GC_CAC_WEIGHT_NONCU_LKG_2__VI regGC_CAC_WEIGHT_NONCU_LKG_2__VI;
typedef union GC_CAC_WEIGHT_NONCU_LKG_3__VI regGC_CAC_WEIGHT_NONCU_LKG_3__VI;
typedef union GC_CAC_WEIGHT_PA_0__VI regGC_CAC_WEIGHT_PA_0__VI;
typedef union GC_CAC_WEIGHT_PC_0__VI regGC_CAC_WEIGHT_PC_0__VI;
typedef union GC_CAC_WEIGHT_SC_0__VI regGC_CAC_WEIGHT_SC_0__VI;
typedef union GC_CAC_WEIGHT_SPI_0__VI regGC_CAC_WEIGHT_SPI_0__VI;
typedef union GC_CAC_WEIGHT_SPI_1__VI regGC_CAC_WEIGHT_SPI_1__VI;
typedef union GC_CAC_WEIGHT_SPI_2__VI regGC_CAC_WEIGHT_SPI_2__VI;
typedef union GC_CAC_WEIGHT_SQ_0__VI regGC_CAC_WEIGHT_SQ_0__VI;
typedef union GC_CAC_WEIGHT_SQ_1__VI regGC_CAC_WEIGHT_SQ_1__VI;
typedef union GC_CAC_WEIGHT_SQ_2__VI regGC_CAC_WEIGHT_SQ_2__VI;
typedef union GC_CAC_WEIGHT_SQ_3__VI regGC_CAC_WEIGHT_SQ_3__VI;
typedef union GC_CAC_WEIGHT_SQ_4__VI regGC_CAC_WEIGHT_SQ_4__VI;
typedef union GC_CAC_WEIGHT_SXRB_0__VI regGC_CAC_WEIGHT_SXRB_0__VI;
typedef union GC_CAC_WEIGHT_SX_0__VI regGC_CAC_WEIGHT_SX_0__VI;
typedef union GC_CAC_WEIGHT_TA_0__VI regGC_CAC_WEIGHT_TA_0__VI;
typedef union GC_CAC_WEIGHT_TCC_0__VI regGC_CAC_WEIGHT_TCC_0__VI;
typedef union GC_CAC_WEIGHT_TCC_1__VI regGC_CAC_WEIGHT_TCC_1__VI;
typedef union GC_CAC_WEIGHT_TCC_2__VI regGC_CAC_WEIGHT_TCC_2__VI;
typedef union GC_CAC_WEIGHT_TCP_0__VI regGC_CAC_WEIGHT_TCP_0__VI;
typedef union GC_CAC_WEIGHT_TCP_1__VI regGC_CAC_WEIGHT_TCP_1__VI;
typedef union GC_CAC_WEIGHT_TCP_2__VI regGC_CAC_WEIGHT_TCP_2__VI;
typedef union GC_CAC_WEIGHT_TD_0__VI regGC_CAC_WEIGHT_TD_0__VI;
typedef union GC_CAC_WEIGHT_TD_1__VI regGC_CAC_WEIGHT_TD_1__VI;
typedef union GC_CAC_WEIGHT_TD_2__VI regGC_CAC_WEIGHT_TD_2__VI;
typedef union GC_CAC_WEIGHT_VGT_0__VI regGC_CAC_WEIGHT_VGT_0__VI;
typedef union GC_CAC_WEIGHT_VGT_1__VI regGC_CAC_WEIGHT_VGT_1__VI;
typedef union GC_CAC_WEIGHT_WD_0__VI regGC_CAC_WEIGHT_WD_0__VI;
typedef union GC_USER_SHADER_RATE_CONFIG__VI regGC_USER_SHADER_RATE_CONFIG__VI;
typedef union GDS_CS_CTXSW_CNT0__VI regGDS_CS_CTXSW_CNT0__VI;
typedef union GDS_CS_CTXSW_CNT1__VI regGDS_CS_CTXSW_CNT1__VI;
typedef union GDS_CS_CTXSW_CNT2__VI regGDS_CS_CTXSW_CNT2__VI;
typedef union GDS_CS_CTXSW_CNT3__VI regGDS_CS_CTXSW_CNT3__VI;
typedef union GDS_CS_CTXSW_STATUS__VI regGDS_CS_CTXSW_STATUS__VI;
typedef union GDS_DSM_CNTL__VI regGDS_DSM_CNTL__VI;
typedef union GDS_EDC_CNT__VI regGDS_EDC_CNT__VI;
typedef union GDS_EDC_GRBM_CNT__VI regGDS_EDC_GRBM_CNT__VI;
typedef union GDS_EDC_OA_DED__VI regGDS_EDC_OA_DED__VI;
typedef union GDS_GFX_CTXSW_STATUS__VI regGDS_GFX_CTXSW_STATUS__VI;
typedef union GDS_PS0_CTXSW_CNT0__VI regGDS_PS0_CTXSW_CNT0__VI;
typedef union GDS_PS0_CTXSW_CNT1__VI regGDS_PS0_CTXSW_CNT1__VI;
typedef union GDS_PS0_CTXSW_CNT2__VI regGDS_PS0_CTXSW_CNT2__VI;
typedef union GDS_PS0_CTXSW_CNT3__VI regGDS_PS0_CTXSW_CNT3__VI;
typedef union GDS_PS1_CTXSW_CNT0__VI regGDS_PS1_CTXSW_CNT0__VI;
typedef union GDS_PS1_CTXSW_CNT1__VI regGDS_PS1_CTXSW_CNT1__VI;
typedef union GDS_PS1_CTXSW_CNT2__VI regGDS_PS1_CTXSW_CNT2__VI;
typedef union GDS_PS1_CTXSW_CNT3__VI regGDS_PS1_CTXSW_CNT3__VI;
typedef union GDS_PS2_CTXSW_CNT0__VI regGDS_PS2_CTXSW_CNT0__VI;
typedef union GDS_PS2_CTXSW_CNT1__VI regGDS_PS2_CTXSW_CNT1__VI;
typedef union GDS_PS2_CTXSW_CNT2__VI regGDS_PS2_CTXSW_CNT2__VI;
typedef union GDS_PS2_CTXSW_CNT3__VI regGDS_PS2_CTXSW_CNT3__VI;
typedef union GDS_PS3_CTXSW_CNT0__VI regGDS_PS3_CTXSW_CNT0__VI;
typedef union GDS_PS3_CTXSW_CNT1__VI regGDS_PS3_CTXSW_CNT1__VI;
typedef union GDS_PS3_CTXSW_CNT2__VI regGDS_PS3_CTXSW_CNT2__VI;
typedef union GDS_PS3_CTXSW_CNT3__VI regGDS_PS3_CTXSW_CNT3__VI;
typedef union GDS_PS4_CTXSW_CNT0__VI regGDS_PS4_CTXSW_CNT0__VI;
typedef union GDS_PS4_CTXSW_CNT1__VI regGDS_PS4_CTXSW_CNT1__VI;
typedef union GDS_PS4_CTXSW_CNT2__VI regGDS_PS4_CTXSW_CNT2__VI;
typedef union GDS_PS4_CTXSW_CNT3__VI regGDS_PS4_CTXSW_CNT3__VI;
typedef union GDS_PS5_CTXSW_CNT0__VI regGDS_PS5_CTXSW_CNT0__VI;
typedef union GDS_PS5_CTXSW_CNT1__VI regGDS_PS5_CTXSW_CNT1__VI;
typedef union GDS_PS5_CTXSW_CNT2__VI regGDS_PS5_CTXSW_CNT2__VI;
typedef union GDS_PS5_CTXSW_CNT3__VI regGDS_PS5_CTXSW_CNT3__VI;
typedef union GDS_PS6_CTXSW_CNT0__VI regGDS_PS6_CTXSW_CNT0__VI;
typedef union GDS_PS6_CTXSW_CNT1__VI regGDS_PS6_CTXSW_CNT1__VI;
typedef union GDS_PS6_CTXSW_CNT2__VI regGDS_PS6_CTXSW_CNT2__VI;
typedef union GDS_PS6_CTXSW_CNT3__VI regGDS_PS6_CTXSW_CNT3__VI;
typedef union GDS_PS7_CTXSW_CNT0__VI regGDS_PS7_CTXSW_CNT0__VI;
typedef union GDS_PS7_CTXSW_CNT1__VI regGDS_PS7_CTXSW_CNT1__VI;
typedef union GDS_PS7_CTXSW_CNT2__VI regGDS_PS7_CTXSW_CNT2__VI;
typedef union GDS_PS7_CTXSW_CNT3__VI regGDS_PS7_CTXSW_CNT3__VI;
typedef union GDS_VS_CTXSW_CNT0__VI regGDS_VS_CTXSW_CNT0__VI;
typedef union GDS_VS_CTXSW_CNT1__VI regGDS_VS_CTXSW_CNT1__VI;
typedef union GDS_VS_CTXSW_CNT2__VI regGDS_VS_CTXSW_CNT2__VI;
typedef union GDS_VS_CTXSW_CNT3__VI regGDS_VS_CTXSW_CNT3__VI;
typedef union GMCON_LPT_TARGET__VI regGMCON_LPT_TARGET__VI;
typedef union GPU_BIST_CONTROL__VI regGPU_BIST_CONTROL__VI;
typedef union GRBM_CGTT_CLK_CNTL__VI regGRBM_CGTT_CLK_CNTL__VI;
typedef union GRBM_DSM_BYPASS__VI regGRBM_DSM_BYPASS__VI;
typedef union GRBM_HYP_CAM_DATA__VI regGRBM_HYP_CAM_DATA__VI;
typedef union GRBM_HYP_CAM_INDEX__VI regGRBM_HYP_CAM_INDEX__VI;
typedef union GRBM_TRAP_ADDR__VI regGRBM_TRAP_ADDR__VI;
typedef union GRBM_TRAP_ADDR_MSK__VI regGRBM_TRAP_ADDR_MSK__VI;
typedef union GRBM_TRAP_OP__VI regGRBM_TRAP_OP__VI;
typedef union GRBM_TRAP_WD__VI regGRBM_TRAP_WD__VI;
typedef union GRBM_TRAP_WD_MSK__VI regGRBM_TRAP_WD_MSK__VI;
typedef union GRBM_WRITE_ERROR__VI regGRBM_WRITE_ERROR__VI;
typedef union GSKT_CONTROL__VI regGSKT_CONTROL__VI;
typedef union IH_DSM_MATCH_DATA_CONTROL__VI regIH_DSM_MATCH_DATA_CONTROL__VI;
typedef union IH_DSM_MATCH_FIELD_CONTROL__VI regIH_DSM_MATCH_FIELD_CONTROL__VI;
typedef union IH_DSM_MATCH_VALUE_BIT_31_0__VI regIH_DSM_MATCH_VALUE_BIT_31_0__VI;
typedef union IH_DSM_MATCH_VALUE_BIT_63_32__VI regIH_DSM_MATCH_VALUE_BIT_63_32__VI;
typedef union IH_DSM_MATCH_VALUE_BIT_95_64__VI regIH_DSM_MATCH_VALUE_BIT_95_64__VI;
typedef union IH_VERSION__VI regIH_VERSION__VI;
typedef union LM_CONTROL__VI regLM_CONTROL__VI;
typedef union LM_LANEENABLE__VI regLM_LANEENABLE__VI;
typedef union LM_PCIERXMUX0__VI regLM_PCIERXMUX0__VI;
typedef union LM_PCIERXMUX1__VI regLM_PCIERXMUX1__VI;
typedef union LM_PCIERXMUX2__VI regLM_PCIERXMUX2__VI;
typedef union LM_PCIERXMUX3__VI regLM_PCIERXMUX3__VI;
typedef union LM_PCIETXMUX0__VI regLM_PCIETXMUX0__VI;
typedef union LM_PCIETXMUX1__VI regLM_PCIETXMUX1__VI;
typedef union LM_PCIETXMUX2__VI regLM_PCIETXMUX2__VI;
typedef union LM_PCIETXMUX3__VI regLM_PCIETXMUX3__VI;
typedef union LM_POWERCONTROL__VI regLM_POWERCONTROL__VI;
typedef union LM_POWERCONTROL1__VI regLM_POWERCONTROL1__VI;
typedef union LM_POWERCONTROL2__VI regLM_POWERCONTROL2__VI;
typedef union LM_POWERCONTROL3__VI regLM_POWERCONTROL3__VI;
typedef union LM_POWERCONTROL4__VI regLM_POWERCONTROL4__VI;
typedef union LM_PRBSCONTROL__VI regLM_PRBSCONTROL__VI;
typedef union LNCNT_QUAN_THRD__VI regLNCNT_QUAN_THRD__VI;
typedef union LNCNT_WEIGHT__VI regLNCNT_WEIGHT__VI;
typedef union LNC_BW_WACC__VI regLNC_BW_WACC__VI;
typedef union LNC_CMN_WACC__VI regLNC_CMN_WACC__VI;
typedef union LNC_TOTAL_WACC__VI regLNC_TOTAL_WACC__VI;
typedef union MAILBOX_CONTROL__VI regMAILBOX_CONTROL__VI;
typedef union MAILBOX_INDEX__VI regMAILBOX_INDEX__VI;
typedef union MAILBOX_INT_CNTL__VI regMAILBOX_INT_CNTL__VI;
typedef union MAILBOX_MSGBUF_RCV_DW0__VI regMAILBOX_MSGBUF_RCV_DW0__VI;
typedef union MAILBOX_MSGBUF_RCV_DW1__VI regMAILBOX_MSGBUF_RCV_DW1__VI;
typedef union MAILBOX_MSGBUF_RCV_DW2__VI regMAILBOX_MSGBUF_RCV_DW2__VI;
typedef union MAILBOX_MSGBUF_RCV_DW3__VI regMAILBOX_MSGBUF_RCV_DW3__VI;
typedef union MAILBOX_MSGBUF_TRN_DW0__VI regMAILBOX_MSGBUF_TRN_DW0__VI;
typedef union MAILBOX_MSGBUF_TRN_DW1__VI regMAILBOX_MSGBUF_TRN_DW1__VI;
typedef union MAILBOX_MSGBUF_TRN_DW2__VI regMAILBOX_MSGBUF_TRN_DW2__VI;
typedef union MAILBOX_MSGBUF_TRN_DW3__VI regMAILBOX_MSGBUF_TRN_DW3__VI;
typedef union MC_ARB_ATOMIC__VI regMC_ARB_ATOMIC__VI;
typedef union MC_ARB_GRUB__VI regMC_ARB_GRUB__VI;
typedef union MC_ARB_GRUB2__VI regMC_ARB_GRUB2__VI;
typedef union MC_ARB_GRUB_PRIORITY1_RD__VI regMC_ARB_GRUB_PRIORITY1_RD__VI;
typedef union MC_ARB_GRUB_PRIORITY1_WR__VI regMC_ARB_GRUB_PRIORITY1_WR__VI;
typedef union MC_ARB_GRUB_PRIORITY2_RD__VI regMC_ARB_GRUB_PRIORITY2_RD__VI;
typedef union MC_ARB_GRUB_PRIORITY2_WR__VI regMC_ARB_GRUB_PRIORITY2_WR__VI;
typedef union MC_ARB_GRUB_PROMOTE__VI regMC_ARB_GRUB_PROMOTE__VI;
typedef union MC_ARB_GRUB_REALTIME_RD__VI regMC_ARB_GRUB_REALTIME_RD__VI;
typedef union MC_ARB_GRUB_REALTIME_WR__VI regMC_ARB_GRUB_REALTIME_WR__VI;
typedef union MC_ARB_PERF_CID__VI regMC_ARB_PERF_CID__VI;
typedef union MC_ARB_SNOOP__VI regMC_ARB_SNOOP__VI;
typedef union MC_CITF_CREDITS_ARB_RD2__VI regMC_CITF_CREDITS_ARB_RD2__VI;
typedef union MC_FUS_ARB_GARLIC_CNTL__VI regMC_FUS_ARB_GARLIC_CNTL__VI;
typedef union MC_FUS_ARB_GARLIC_ISOC_PRI__VI regMC_FUS_ARB_GARLIC_ISOC_PRI__VI;
typedef union MC_FUS_ARB_GARLIC_WR_PRI__VI regMC_FUS_ARB_GARLIC_WR_PRI__VI;
typedef union MC_FUS_ARB_GARLIC_WR_PRI2__VI regMC_FUS_ARB_GARLIC_WR_PRI2__VI;
typedef union MC_FUS_DRAM0_BANK_ADDR_MAPPING__VI regMC_FUS_DRAM0_BANK_ADDR_MAPPING__VI;
typedef union MC_FUS_DRAM0_CS01_MASK__VI regMC_FUS_DRAM0_CS01_MASK__VI;
typedef union MC_FUS_DRAM0_CS0_BASE__VI regMC_FUS_DRAM0_CS0_BASE__VI;
typedef union MC_FUS_DRAM0_CS1_BASE__VI regMC_FUS_DRAM0_CS1_BASE__VI;
typedef union MC_FUS_DRAM0_CS23_MASK__VI regMC_FUS_DRAM0_CS23_MASK__VI;
typedef union MC_FUS_DRAM0_CS2_BASE__VI regMC_FUS_DRAM0_CS2_BASE__VI;
typedef union MC_FUS_DRAM0_CS3_BASE__VI regMC_FUS_DRAM0_CS3_BASE__VI;
typedef union MC_FUS_DRAM0_CTL_BASE__VI regMC_FUS_DRAM0_CTL_BASE__VI;
typedef union MC_FUS_DRAM0_CTL_LIMIT__VI regMC_FUS_DRAM0_CTL_LIMIT__VI;
typedef union MC_FUS_DRAM1_BANK_ADDR_MAPPING__VI regMC_FUS_DRAM1_BANK_ADDR_MAPPING__VI;
typedef union MC_FUS_DRAM1_CS01_MASK__VI regMC_FUS_DRAM1_CS01_MASK__VI;
typedef union MC_FUS_DRAM1_CS0_BASE__VI regMC_FUS_DRAM1_CS0_BASE__VI;
typedef union MC_FUS_DRAM1_CS1_BASE__VI regMC_FUS_DRAM1_CS1_BASE__VI;
typedef union MC_FUS_DRAM1_CS23_MASK__VI regMC_FUS_DRAM1_CS23_MASK__VI;
typedef union MC_FUS_DRAM1_CS2_BASE__VI regMC_FUS_DRAM1_CS2_BASE__VI;
typedef union MC_FUS_DRAM1_CS3_BASE__VI regMC_FUS_DRAM1_CS3_BASE__VI;
typedef union MC_FUS_DRAM1_CTL_BASE__VI regMC_FUS_DRAM1_CTL_BASE__VI;
typedef union MC_FUS_DRAM1_CTL_LIMIT__VI regMC_FUS_DRAM1_CTL_LIMIT__VI;
typedef union MC_FUS_DRAM_APER_BASE__VI regMC_FUS_DRAM_APER_BASE__VI;
typedef union MC_FUS_DRAM_APER_DEF__VI regMC_FUS_DRAM_APER_DEF__VI;
typedef union MC_FUS_DRAM_APER_TOP__VI regMC_FUS_DRAM_APER_TOP__VI;
typedef union MC_FUS_DRAM_CTL_HIGH_01__VI regMC_FUS_DRAM_CTL_HIGH_01__VI;
typedef union MC_FUS_DRAM_CTL_HIGH_23__VI regMC_FUS_DRAM_CTL_HIGH_23__VI;
typedef union MC_FUS_DRAM_MODE__VI regMC_FUS_DRAM_MODE__VI;
typedef union MC_GRUB_FEATURES__VI regMC_GRUB_FEATURES__VI;
typedef union MC_GRUB_PERFCOUNTER0_CFG__VI regMC_GRUB_PERFCOUNTER0_CFG__VI;
typedef union MC_GRUB_PERFCOUNTER1_CFG__VI regMC_GRUB_PERFCOUNTER1_CFG__VI;
typedef union MC_GRUB_PERFCOUNTER_HI__VI regMC_GRUB_PERFCOUNTER_HI__VI;
typedef union MC_GRUB_PERFCOUNTER_LO__VI regMC_GRUB_PERFCOUNTER_LO__VI;
typedef union MC_GRUB_PERFCOUNTER_RSLT_CNTL__VI regMC_GRUB_PERFCOUNTER_RSLT_CNTL__VI;
typedef union MC_GRUB_POST_PROBE_DELAY__VI regMC_GRUB_POST_PROBE_DELAY__VI;
typedef union MC_GRUB_PROBE_CREDITS__VI regMC_GRUB_PROBE_CREDITS__VI;
typedef union MC_GRUB_PROBE_MAP__VI regMC_GRUB_PROBE_MAP__VI;
typedef union MC_GRUB_TCB_DATA_HI__VI regMC_GRUB_TCB_DATA_HI__VI;
typedef union MC_GRUB_TCB_DATA_LO__VI regMC_GRUB_TCB_DATA_LO__VI;
typedef union MC_GRUB_TCB_INDEX__VI regMC_GRUB_TCB_INDEX__VI;
typedef union MC_GRUB_TX_CREDITS__VI regMC_GRUB_TX_CREDITS__VI;
typedef union MC_HUB_MISC_ATOMIC_IDLE_STATUS__VI regMC_HUB_MISC_ATOMIC_IDLE_STATUS__VI;
typedef union MC_HUB_RDREQ_BYPASS_GBL0__VI regMC_HUB_RDREQ_BYPASS_GBL0__VI;
typedef union MC_HUB_RDREQ_ISP_CCPU__VI regMC_HUB_RDREQ_ISP_CCPU__VI;
typedef union MC_HUB_RDREQ_ISP_MPM__VI regMC_HUB_RDREQ_ISP_MPM__VI;
typedef union MC_HUB_RDREQ_ISP_SPM__VI regMC_HUB_RDREQ_ISP_SPM__VI;
typedef union MC_HUB_RDREQ_MCDS__VI regMC_HUB_RDREQ_MCDS__VI;
typedef union MC_HUB_RDREQ_MCDT__VI regMC_HUB_RDREQ_MCDT__VI;
typedef union MC_HUB_RDREQ_MCDU__VI regMC_HUB_RDREQ_MCDU__VI;
typedef union MC_HUB_RDREQ_MCDV__VI regMC_HUB_RDREQ_MCDV__VI;
typedef union MC_HUB_RDREQ_SAMMSP__VI regMC_HUB_RDREQ_SAMMSP__VI;
typedef union MC_HUB_RDREQ_VCE0__VI regMC_HUB_RDREQ_VCE0__VI;
typedef union MC_HUB_RDREQ_VCE1__VI regMC_HUB_RDREQ_VCE1__VI;
typedef union MC_HUB_RDREQ_VCEU0__VI regMC_HUB_RDREQ_VCEU0__VI;
typedef union MC_HUB_RDREQ_VCEU1__VI regMC_HUB_RDREQ_VCEU1__VI;
typedef union MC_HUB_RDREQ_VP8__VI regMC_HUB_RDREQ_VP8__VI;
typedef union MC_HUB_WDP_BP2__VI regMC_HUB_WDP_BP2__VI;
typedef union MC_HUB_WDP_BYPASS_GBL0__VI regMC_HUB_WDP_BYPASS_GBL0__VI;
typedef union MC_HUB_WDP_BYPASS_GBL1__VI regMC_HUB_WDP_BYPASS_GBL1__VI;
typedef union MC_HUB_WDP_CREDITS2__VI regMC_HUB_WDP_CREDITS2__VI;
typedef union MC_HUB_WDP_CREDITS_MCDS__VI regMC_HUB_WDP_CREDITS_MCDS__VI;
typedef union MC_HUB_WDP_CREDITS_MCDT__VI regMC_HUB_WDP_CREDITS_MCDT__VI;
typedef union MC_HUB_WDP_CREDITS_MCDU__VI regMC_HUB_WDP_CREDITS_MCDU__VI;
typedef union MC_HUB_WDP_CREDITS_MCDV__VI regMC_HUB_WDP_CREDITS_MCDV__VI;
typedef union MC_HUB_WDP_CREDITS_MCDW__VI regMC_HUB_WDP_CREDITS_MCDW__VI;
typedef union MC_HUB_WDP_CREDITS_MCDX__VI regMC_HUB_WDP_CREDITS_MCDX__VI;
typedef union MC_HUB_WDP_CREDITS_MCDY__VI regMC_HUB_WDP_CREDITS_MCDY__VI;
typedef union MC_HUB_WDP_CREDITS_MCDZ__VI regMC_HUB_WDP_CREDITS_MCDZ__VI;
typedef union MC_HUB_WDP_ISP_CCPU__VI regMC_HUB_WDP_ISP_CCPU__VI;
typedef union MC_HUB_WDP_ISP_MPM__VI regMC_HUB_WDP_ISP_MPM__VI;
typedef union MC_HUB_WDP_ISP_MPS__VI regMC_HUB_WDP_ISP_MPS__VI;
typedef union MC_HUB_WDP_ISP_SPM__VI regMC_HUB_WDP_ISP_SPM__VI;
typedef union MC_HUB_WDP_MCDS__VI regMC_HUB_WDP_MCDS__VI;
typedef union MC_HUB_WDP_MCDT__VI regMC_HUB_WDP_MCDT__VI;
typedef union MC_HUB_WDP_MCDU__VI regMC_HUB_WDP_MCDU__VI;
typedef union MC_HUB_WDP_MCDV__VI regMC_HUB_WDP_MCDV__VI;
typedef union MC_HUB_WDP_SAMMSP__VI regMC_HUB_WDP_SAMMSP__VI;
typedef union MC_HUB_WDP_VCE0__VI regMC_HUB_WDP_VCE0__VI;
typedef union MC_HUB_WDP_VCE1__VI regMC_HUB_WDP_VCE1__VI;
typedef union MC_HUB_WDP_VCEU0__VI regMC_HUB_WDP_VCEU0__VI;
typedef union MC_HUB_WDP_VCEU1__VI regMC_HUB_WDP_VCEU1__VI;
typedef union MC_HUB_WDP_VP8__VI regMC_HUB_WDP_VP8__VI;
typedef union MC_HUB_WRRET_MCDS__VI regMC_HUB_WRRET_MCDS__VI;
typedef union MC_HUB_WRRET_MCDT__VI regMC_HUB_WRRET_MCDT__VI;
typedef union MC_HUB_WRRET_MCDU__VI regMC_HUB_WRRET_MCDU__VI;
typedef union MC_HUB_WRRET_MCDV__VI regMC_HUB_WRRET_MCDV__VI;
typedef union MC_RPB_TCI_CNTL__VI regMC_RPB_TCI_CNTL__VI;
typedef union MC_RPB_TCI_CNTL2__VI regMC_RPB_TCI_CNTL2__VI;
typedef union MC_SHARED_ACTIVE_FCN_ID__VI regMC_SHARED_ACTIVE_FCN_ID__VI;
typedef union MC_SHARED_CHREMAP2__VI regMC_SHARED_CHREMAP2__VI;
typedef union MC_SHARED_VF_ENABLE__VI regMC_SHARED_VF_ENABLE__VI;
typedef union MC_SHARED_VIRT_RESET_REQ__VI regMC_SHARED_VIRT_RESET_REQ__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF0__VI regMC_VM_FB_SIZE_OFFSET_VF0__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF1__VI regMC_VM_FB_SIZE_OFFSET_VF1__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF10__VI regMC_VM_FB_SIZE_OFFSET_VF10__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF11__VI regMC_VM_FB_SIZE_OFFSET_VF11__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF12__VI regMC_VM_FB_SIZE_OFFSET_VF12__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF13__VI regMC_VM_FB_SIZE_OFFSET_VF13__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF14__VI regMC_VM_FB_SIZE_OFFSET_VF14__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF15__VI regMC_VM_FB_SIZE_OFFSET_VF15__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF2__VI regMC_VM_FB_SIZE_OFFSET_VF2__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF3__VI regMC_VM_FB_SIZE_OFFSET_VF3__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF4__VI regMC_VM_FB_SIZE_OFFSET_VF4__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF5__VI regMC_VM_FB_SIZE_OFFSET_VF5__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF6__VI regMC_VM_FB_SIZE_OFFSET_VF6__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF7__VI regMC_VM_FB_SIZE_OFFSET_VF7__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF8__VI regMC_VM_FB_SIZE_OFFSET_VF8__VI;
typedef union MC_VM_FB_SIZE_OFFSET_VF9__VI regMC_VM_FB_SIZE_OFFSET_VF9__VI;
typedef union MC_VM_MB_L1_TLB1_DEBUG__VI regMC_VM_MB_L1_TLB1_DEBUG__VI;
typedef union MC_VM_NB_LOWER_TOP_OF_DRAM2__VI regMC_VM_NB_LOWER_TOP_OF_DRAM2__VI;
typedef union MC_VM_NB_MMIOBASE__VI regMC_VM_NB_MMIOBASE__VI;
typedef union MC_VM_NB_MMIOLIMIT__VI regMC_VM_NB_MMIOLIMIT__VI;
typedef union MC_VM_NB_PCI_ARB__VI regMC_VM_NB_PCI_ARB__VI;
typedef union MC_VM_NB_PCI_CTRL__VI regMC_VM_NB_PCI_CTRL__VI;
typedef union MC_VM_NB_TOP_OF_DRAM3__VI regMC_VM_NB_TOP_OF_DRAM3__VI;
typedef union MC_VM_NB_TOP_OF_DRAM_SLOT1__VI regMC_VM_NB_TOP_OF_DRAM_SLOT1__VI;
typedef union MC_VM_NB_UPPER_TOP_OF_DRAM2__VI regMC_VM_NB_UPPER_TOP_OF_DRAM2__VI;
typedef union MC_XBAR_FIFO_MON_CNTL0__VI regMC_XBAR_FIFO_MON_CNTL0__VI;
typedef union MC_XBAR_FIFO_MON_CNTL1__VI regMC_XBAR_FIFO_MON_CNTL1__VI;
typedef union MC_XBAR_FIFO_MON_CNTL2__VI regMC_XBAR_FIFO_MON_CNTL2__VI;
typedef union MC_XBAR_FIFO_MON_MAX_THSH__VI regMC_XBAR_FIFO_MON_MAX_THSH__VI;
typedef union MC_XBAR_FIFO_MON_RSLT0__VI regMC_XBAR_FIFO_MON_RSLT0__VI;
typedef union MC_XBAR_FIFO_MON_RSLT1__VI regMC_XBAR_FIFO_MON_RSLT1__VI;
typedef union MC_XBAR_FIFO_MON_RSLT2__VI regMC_XBAR_FIFO_MON_RSLT2__VI;
typedef union MC_XBAR_FIFO_MON_RSLT3__VI regMC_XBAR_FIFO_MON_RSLT3__VI;
typedef union MP_FPS_CNT__VI regMP_FPS_CNT__VI;
typedef union MSI_MASK__VI regMSI_MASK__VI;
typedef union MSI_MASK_64__VI regMSI_MASK_64__VI;
typedef union MSI_PENDING__VI regMSI_PENDING__VI;
typedef union MSI_PENDING_64__VI regMSI_PENDING_64__VI;
typedef union ORB_IF_config__VI regORB_IF_config__VI;
typedef union PA_SC_DSM_CNTL__VI regPA_SC_DSM_CNTL__VI;
typedef union PA_SC_ENHANCE_1__VI regPA_SC_ENHANCE_1__VI;
typedef union PA_SC_SHADER_CONTROL__VI regPA_SC_SHADER_CONTROL__VI;
typedef union PB0_PIF_BIF_CMD_STATUS__VI regPB0_PIF_BIF_CMD_STATUS__VI;
typedef union PB0_PIF_CMD_BUS_CTRL__VI regPB0_PIF_CMD_BUS_CTRL__VI;
typedef union PB0_PIF_CMD_BUS_GLB_OVRD__VI regPB0_PIF_CMD_BUS_GLB_OVRD__VI;
typedef union PB0_PIF_CTRL__VI regPB0_PIF_CTRL__VI;
typedef union PB0_PIF_GLB_OVRD__VI regPB0_PIF_GLB_OVRD__VI;
typedef union PB0_PIF_GLB_OVRD2__VI regPB0_PIF_GLB_OVRD2__VI;
typedef union PB0_PIF_LANE0_OVRD__VI regPB0_PIF_LANE0_OVRD__VI;
typedef union PB0_PIF_LANE0_OVRD2__VI regPB0_PIF_LANE0_OVRD2__VI;
typedef union PB0_PIF_LANE1_OVRD__VI regPB0_PIF_LANE1_OVRD__VI;
typedef union PB0_PIF_LANE1_OVRD2__VI regPB0_PIF_LANE1_OVRD2__VI;
typedef union PB0_PIF_LANE2_OVRD__VI regPB0_PIF_LANE2_OVRD__VI;
typedef union PB0_PIF_LANE2_OVRD2__VI regPB0_PIF_LANE2_OVRD2__VI;
typedef union PB0_PIF_LANE3_OVRD__VI regPB0_PIF_LANE3_OVRD__VI;
typedef union PB0_PIF_LANE3_OVRD2__VI regPB0_PIF_LANE3_OVRD2__VI;
typedef union PB0_PIF_LANE4_OVRD__VI regPB0_PIF_LANE4_OVRD__VI;
typedef union PB0_PIF_LANE4_OVRD2__VI regPB0_PIF_LANE4_OVRD2__VI;
typedef union PB0_PIF_LANE5_OVRD__VI regPB0_PIF_LANE5_OVRD__VI;
typedef union PB0_PIF_LANE5_OVRD2__VI regPB0_PIF_LANE5_OVRD2__VI;
typedef union PB0_PIF_LANE6_OVRD__VI regPB0_PIF_LANE6_OVRD__VI;
typedef union PB0_PIF_LANE6_OVRD2__VI regPB0_PIF_LANE6_OVRD2__VI;
typedef union PB0_PIF_LANE7_OVRD__VI regPB0_PIF_LANE7_OVRD__VI;
typedef union PB0_PIF_LANE7_OVRD2__VI regPB0_PIF_LANE7_OVRD2__VI;
typedef union PB0_PIF_RX_CTRL__VI regPB0_PIF_RX_CTRL__VI;
typedef union PB0_PIF_RX_CTRL2__VI regPB0_PIF_RX_CTRL2__VI;
typedef union PB0_PIF_STRAP_0__VI regPB0_PIF_STRAP_0__VI;
typedef union PB0_PIF_TX_CTRL__VI regPB0_PIF_TX_CTRL__VI;
typedef union PB0_PIF_TX_CTRL2__VI regPB0_PIF_TX_CTRL2__VI;
typedef union PB0_STRAP_GLB_REG1__VI regPB0_STRAP_GLB_REG1__VI;
typedef union PB0_STRAP_GLB_REG2__VI regPB0_STRAP_GLB_REG2__VI;
typedef union PB1_PIF_BIF_CMD_STATUS__VI regPB1_PIF_BIF_CMD_STATUS__VI;
typedef union PB1_PIF_CMD_BUS_CTRL__VI regPB1_PIF_CMD_BUS_CTRL__VI;
typedef union PB1_PIF_CMD_BUS_GLB_OVRD__VI regPB1_PIF_CMD_BUS_GLB_OVRD__VI;
typedef union PB1_PIF_CTRL__VI regPB1_PIF_CTRL__VI;
typedef union PB1_PIF_GLB_OVRD__VI regPB1_PIF_GLB_OVRD__VI;
typedef union PB1_PIF_GLB_OVRD2__VI regPB1_PIF_GLB_OVRD2__VI;
typedef union PB1_PIF_LANE0_OVRD__VI regPB1_PIF_LANE0_OVRD__VI;
typedef union PB1_PIF_LANE0_OVRD2__VI regPB1_PIF_LANE0_OVRD2__VI;
typedef union PB1_PIF_LANE1_OVRD__VI regPB1_PIF_LANE1_OVRD__VI;
typedef union PB1_PIF_LANE1_OVRD2__VI regPB1_PIF_LANE1_OVRD2__VI;
typedef union PB1_PIF_LANE2_OVRD__VI regPB1_PIF_LANE2_OVRD__VI;
typedef union PB1_PIF_LANE2_OVRD2__VI regPB1_PIF_LANE2_OVRD2__VI;
typedef union PB1_PIF_LANE3_OVRD__VI regPB1_PIF_LANE3_OVRD__VI;
typedef union PB1_PIF_LANE3_OVRD2__VI regPB1_PIF_LANE3_OVRD2__VI;
typedef union PB1_PIF_LANE4_OVRD__VI regPB1_PIF_LANE4_OVRD__VI;
typedef union PB1_PIF_LANE4_OVRD2__VI regPB1_PIF_LANE4_OVRD2__VI;
typedef union PB1_PIF_LANE5_OVRD__VI regPB1_PIF_LANE5_OVRD__VI;
typedef union PB1_PIF_LANE5_OVRD2__VI regPB1_PIF_LANE5_OVRD2__VI;
typedef union PB1_PIF_LANE6_OVRD__VI regPB1_PIF_LANE6_OVRD__VI;
typedef union PB1_PIF_LANE6_OVRD2__VI regPB1_PIF_LANE6_OVRD2__VI;
typedef union PB1_PIF_LANE7_OVRD__VI regPB1_PIF_LANE7_OVRD__VI;
typedef union PB1_PIF_LANE7_OVRD2__VI regPB1_PIF_LANE7_OVRD2__VI;
typedef union PB1_PIF_RX_CTRL__VI regPB1_PIF_RX_CTRL__VI;
typedef union PB1_PIF_RX_CTRL2__VI regPB1_PIF_RX_CTRL2__VI;
typedef union PB1_PIF_STRAP_0__VI regPB1_PIF_STRAP_0__VI;
typedef union PB1_PIF_TX_CTRL__VI regPB1_PIF_TX_CTRL__VI;
typedef union PB1_PIF_TX_CTRL2__VI regPB1_PIF_TX_CTRL2__VI;
typedef union PB1_STRAP_GLB_REG1__VI regPB1_STRAP_GLB_REG1__VI;
typedef union PB1_STRAP_GLB_REG2__VI regPB1_STRAP_GLB_REG2__VI;
typedef union PCIEP_ERROR_INJECT_PHYSICAL__VI regPCIEP_ERROR_INJECT_PHYSICAL__VI;
typedef union PCIEP_ERROR_INJECT_TRANSACTION__VI regPCIEP_ERROR_INJECT_TRANSACTION__VI;
typedef union PCIEP_SRIOV_PRIV_CTRL__VI regPCIEP_SRIOV_PRIV_CTRL__VI;
typedef union PCIE_ARI_CAP__VI regPCIE_ARI_CAP__VI;
typedef union PCIE_ARI_CNTL__VI regPCIE_ARI_CNTL__VI;
typedef union PCIE_ARI_ENH_CAP_LIST__VI regPCIE_ARI_ENH_CAP_LIST__VI;
typedef union PCIE_EFUSE__VI regPCIE_EFUSE__VI;
typedef union PCIE_EFUSE2__VI regPCIE_EFUSE2__VI;
typedef union PCIE_EFUSE3__VI regPCIE_EFUSE3__VI;
typedef union PCIE_EFUSE4__VI regPCIE_EFUSE4__VI;
typedef union PCIE_EFUSE5__VI regPCIE_EFUSE5__VI;
typedef union PCIE_HOLD_TRAINING_A__VI regPCIE_HOLD_TRAINING_A__VI;
typedef union PCIE_LC_BEST_EQ_SETTINGS__VI regPCIE_LC_BEST_EQ_SETTINGS__VI;
typedef union PCIE_LC_CNTL6__VI regPCIE_LC_CNTL6__VI;
typedef union PCIE_LC_FORCE_EQ_REQ_COEFF__VI regPCIE_LC_FORCE_EQ_REQ_COEFF__VI;
typedef union PCIE_LTR_CAP__VI regPCIE_LTR_CAP__VI;
typedef union PCIE_LTR_ENH_CAP_LIST__VI regPCIE_LTR_ENH_CAP_LIST__VI;
typedef union PCIE_MC_ADDR0__VI regPCIE_MC_ADDR0__VI;
typedef union PCIE_MC_ADDR1__VI regPCIE_MC_ADDR1__VI;
typedef union PCIE_MC_BLOCK_ALL0__VI regPCIE_MC_BLOCK_ALL0__VI;
typedef union PCIE_MC_BLOCK_ALL1__VI regPCIE_MC_BLOCK_ALL1__VI;
typedef union PCIE_MC_BLOCK_UNTRANSLATED_0__VI regPCIE_MC_BLOCK_UNTRANSLATED_0__VI;
typedef union PCIE_MC_BLOCK_UNTRANSLATED_1__VI regPCIE_MC_BLOCK_UNTRANSLATED_1__VI;
typedef union PCIE_MC_CAP__VI regPCIE_MC_CAP__VI;
typedef union PCIE_MC_CNTL__VI regPCIE_MC_CNTL__VI;
typedef union PCIE_MC_ENH_CAP_LIST__VI regPCIE_MC_ENH_CAP_LIST__VI;
typedef union PCIE_MC_RCV0__VI regPCIE_MC_RCV0__VI;
typedef union PCIE_MC_RCV1__VI regPCIE_MC_RCV1__VI;
typedef union PCIE_OBFF_CNTL__VI regPCIE_OBFF_CNTL__VI;
typedef union PCIE_RXDET_OVERRIDE__VI regPCIE_RXDET_OVERRIDE__VI;
typedef union PCIE_SRIOV_CAP__VI regPCIE_SRIOV_CAP__VI;
typedef union PCIE_SRIOV_CONTROL__VI regPCIE_SRIOV_CONTROL__VI;
typedef union PCIE_SRIOV_ENH_CAP_LIST__VI regPCIE_SRIOV_ENH_CAP_LIST__VI;
typedef union PCIE_SRIOV_FIRST_VF_OFFSET__VI regPCIE_SRIOV_FIRST_VF_OFFSET__VI;
typedef union PCIE_SRIOV_FUNC_DEP_LINK__VI regPCIE_SRIOV_FUNC_DEP_LINK__VI;
typedef union PCIE_SRIOV_INITIAL_VFS__VI regPCIE_SRIOV_INITIAL_VFS__VI;
typedef union PCIE_SRIOV_NUM_VFS__VI regPCIE_SRIOV_NUM_VFS__VI;
typedef union PCIE_SRIOV_STATUS__VI regPCIE_SRIOV_STATUS__VI;
typedef union PCIE_SRIOV_SUPPORTED_PAGE_SIZE__VI regPCIE_SRIOV_SUPPORTED_PAGE_SIZE__VI;
typedef union PCIE_SRIOV_SYSTEM_PAGE_SIZE__VI regPCIE_SRIOV_SYSTEM_PAGE_SIZE__VI;
typedef union PCIE_SRIOV_TOTAL_VFS__VI regPCIE_SRIOV_TOTAL_VFS__VI;
typedef union PCIE_SRIOV_VF_BASE_ADDR_0__VI regPCIE_SRIOV_VF_BASE_ADDR_0__VI;
typedef union PCIE_SRIOV_VF_BASE_ADDR_1__VI regPCIE_SRIOV_VF_BASE_ADDR_1__VI;
typedef union PCIE_SRIOV_VF_BASE_ADDR_2__VI regPCIE_SRIOV_VF_BASE_ADDR_2__VI;
typedef union PCIE_SRIOV_VF_BASE_ADDR_3__VI regPCIE_SRIOV_VF_BASE_ADDR_3__VI;
typedef union PCIE_SRIOV_VF_BASE_ADDR_4__VI regPCIE_SRIOV_VF_BASE_ADDR_4__VI;
typedef union PCIE_SRIOV_VF_BASE_ADDR_5__VI regPCIE_SRIOV_VF_BASE_ADDR_5__VI;
typedef union PCIE_SRIOV_VF_DEVICE_ID__VI regPCIE_SRIOV_VF_DEVICE_ID__VI;
typedef union PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET__VI
    regPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET__VI;
typedef union PCIE_SRIOV_VF_STRIDE__VI regPCIE_SRIOV_VF_STRIDE__VI;
typedef union PCIE_TPH_REQR_CAP__VI regPCIE_TPH_REQR_CAP__VI;
typedef union PCIE_TPH_REQR_CNTL__VI regPCIE_TPH_REQR_CNTL__VI;
typedef union PCIE_TPH_REQR_ENH_CAP_LIST__VI regPCIE_TPH_REQR_ENH_CAP_LIST__VI;
typedef union PCIE_TX_LTR_CNTL__VI regPCIE_TX_LTR_CNTL__VI;
typedef union PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__VI
    regPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__VI;
typedef union PCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VI regPCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VI;
typedef union PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL__VI
    regPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL__VI;
typedef union PCIE_WRAP_DTM_MISC__VI regPCIE_WRAP_DTM_MISC__VI;
typedef union PCIE_WRAP_MISC__VI regPCIE_WRAP_MISC__VI;
typedef union PCIE_WRAP_PIF_MISC__VI regPCIE_WRAP_PIF_MISC__VI;
typedef union PCIE_WRAP_REG_TARG_MISC__VI regPCIE_WRAP_REG_TARG_MISC__VI;
typedef union PCIE_WRAP_SCRATCH1__VI regPCIE_WRAP_SCRATCH1__VI;
typedef union PCIE_WRAP_SCRATCH2__VI regPCIE_WRAP_SCRATCH2__VI;
typedef union PCIE_WRAP_TURNAROUND_DAISYCHAIN__VI regPCIE_WRAP_TURNAROUND_DAISYCHAIN__VI;
typedef union PWR_OBSRV_CNTL__VI regPWR_OBSRV_CNTL__VI;
typedef union RAS_TA_SIGNATURE1__VI regRAS_TA_SIGNATURE1__VI;
typedef union REG_ADAPT_pciecore0_CONTROL__VI regREG_ADAPT_pciecore0_CONTROL__VI;
typedef union REG_ADAPT_pif0_CONTROL__VI regREG_ADAPT_pif0_CONTROL__VI;
typedef union REG_ADAPT_pwregr_CONTROL__VI regREG_ADAPT_pwregr_CONTROL__VI;
typedef union REG_ADAPT_pwregt_CONTROL__VI regREG_ADAPT_pwregt_CONTROL__VI;
typedef union REMAP_HDP_MEM_FLUSH_CNTL__VI regREMAP_HDP_MEM_FLUSH_CNTL__VI;
typedef union REMAP_HDP_REG_FLUSH_CNTL__VI regREMAP_HDP_REG_FLUSH_CNTL__VI;
typedef union RLC_CLK_CNTL__VI regRLC_CLK_CNTL__VI;
typedef union RLC_CP_RESPONSE0__VI regRLC_CP_RESPONSE0__VI;
typedef union RLC_CP_RESPONSE1__VI regRLC_CP_RESPONSE1__VI;
typedef union RLC_CP_RESPONSE2__VI regRLC_CP_RESPONSE2__VI;
typedef union RLC_CP_RESPONSE3__VI regRLC_CP_RESPONSE3__VI;
typedef union RLC_CP_SCHEDULERS__VI regRLC_CP_SCHEDULERS__VI;
typedef union RLC_CSIB_ADDR_HI__VI regRLC_CSIB_ADDR_HI__VI;
typedef union RLC_CSIB_ADDR_LO__VI regRLC_CSIB_ADDR_LO__VI;
typedef union RLC_CSIB_LENGTH__VI regRLC_CSIB_LENGTH__VI;
typedef union RLC_DEBE_0__VI regRLC_DEBE_0__VI;
typedef union RLC_DEBE_1__VI regRLC_DEBE_1__VI;
typedef union RLC_DEBE_2__VI regRLC_DEBE_2__VI;
typedef union RLC_DEBE_3__VI regRLC_DEBE_3__VI;
typedef union RLC_DEBE_WRITE_DIS__VI regRLC_DEBE_WRITE_DIS__VI;
typedef union RLC_GPM_GENERAL_10__VI regRLC_GPM_GENERAL_10__VI;
typedef union RLC_GPM_GENERAL_11__VI regRLC_GPM_GENERAL_11__VI;
typedef union RLC_GPM_GENERAL_12__VI regRLC_GPM_GENERAL_12__VI;
typedef union RLC_GPM_GENERAL_8__VI regRLC_GPM_GENERAL_8__VI;
typedef union RLC_GPM_GENERAL_9__VI regRLC_GPM_GENERAL_9__VI;
typedef union RLC_GPM_INT_DISABLE_TH0__VI regRLC_GPM_INT_DISABLE_TH0__VI;
typedef union RLC_GPM_INT_DISABLE_TH1__VI regRLC_GPM_INT_DISABLE_TH1__VI;
typedef union RLC_GPM_INT_FORCE_TH0__VI regRLC_GPM_INT_FORCE_TH0__VI;
typedef union RLC_GPM_INT_FORCE_TH1__VI regRLC_GPM_INT_FORCE_TH1__VI;
typedef union RLC_GPM_THREAD_RESET__VI regRLC_GPM_THREAD_RESET__VI;
typedef union RLC_GPU_IOV_ACTIVE_FCN_ID__VI regRLC_GPU_IOV_ACTIVE_FCN_ID__VI;
typedef union RLC_GPU_IOV_RLC_RESPONSE__VI regRLC_GPU_IOV_RLC_RESPONSE__VI;
typedef union RLC_GPU_IOV_VF_ENABLE__VI regRLC_GPU_IOV_VF_ENABLE__VI;
typedef union RLC_MGCG_CTRL__VI regRLC_MGCG_CTRL__VI;
typedef union RLC_PERFMON_CLK_CNTL__VI regRLC_PERFMON_CLK_CNTL__VI;
typedef union RLC_PG_DELAY_3__VI regRLC_PG_DELAY_3__VI;
typedef union RLC_RLCV_COMMAND__VI regRLC_RLCV_COMMAND__VI;
typedef union RLC_RLCV_SAFE_MODE__VI regRLC_RLCV_SAFE_MODE__VI;
typedef union RLC_ROM_CNTL__VI regRLC_ROM_CNTL__VI;
typedef union RLC_SMU_ARGUMENT_1__VI regRLC_SMU_ARGUMENT_1__VI;
typedef union RLC_SMU_ARGUMENT_2__VI regRLC_SMU_ARGUMENT_2__VI;
typedef union RLC_SMU_COMMAND__VI regRLC_SMU_COMMAND__VI;
typedef union RLC_SMU_MESSAGE__VI regRLC_SMU_MESSAGE__VI;
typedef union RLC_SMU_RESP__VI regRLC_SMU_RESP__VI;
typedef union RLC_SMU_SAFE_MODE__VI regRLC_SMU_SAFE_MODE__VI;
typedef union RLC_SRM_ARAM_ADDR__VI regRLC_SRM_ARAM_ADDR__VI;
typedef union RLC_SRM_ARAM_DATA__VI regRLC_SRM_ARAM_DATA__VI;
typedef union RLC_SRM_CNTL__VI regRLC_SRM_CNTL__VI;
typedef union RLC_SRM_DEBUG__VI regRLC_SRM_DEBUG__VI;
typedef union RLC_SRM_DEBUG_SELECT__VI regRLC_SRM_DEBUG_SELECT__VI;
typedef union RLC_SRM_DRAM_ADDR__VI regRLC_SRM_DRAM_ADDR__VI;
typedef union RLC_SRM_DRAM_DATA__VI regRLC_SRM_DRAM_DATA__VI;
typedef union RLC_SRM_GPM_ABORT__VI regRLC_SRM_GPM_ABORT__VI;
typedef union RLC_SRM_GPM_COMMAND__VI regRLC_SRM_GPM_COMMAND__VI;
typedef union RLC_SRM_GPM_COMMAND_STATUS__VI regRLC_SRM_GPM_COMMAND_STATUS__VI;
typedef union RLC_SRM_INDEX_CNTL_ADDR_0__VI regRLC_SRM_INDEX_CNTL_ADDR_0__VI;
typedef union RLC_SRM_INDEX_CNTL_ADDR_1__VI regRLC_SRM_INDEX_CNTL_ADDR_1__VI;
typedef union RLC_SRM_INDEX_CNTL_ADDR_2__VI regRLC_SRM_INDEX_CNTL_ADDR_2__VI;
typedef union RLC_SRM_INDEX_CNTL_ADDR_3__VI regRLC_SRM_INDEX_CNTL_ADDR_3__VI;
typedef union RLC_SRM_INDEX_CNTL_ADDR_4__VI regRLC_SRM_INDEX_CNTL_ADDR_4__VI;
typedef union RLC_SRM_INDEX_CNTL_ADDR_5__VI regRLC_SRM_INDEX_CNTL_ADDR_5__VI;
typedef union RLC_SRM_INDEX_CNTL_ADDR_6__VI regRLC_SRM_INDEX_CNTL_ADDR_6__VI;
typedef union RLC_SRM_INDEX_CNTL_ADDR_7__VI regRLC_SRM_INDEX_CNTL_ADDR_7__VI;
typedef union RLC_SRM_INDEX_CNTL_DATA_0__VI regRLC_SRM_INDEX_CNTL_DATA_0__VI;
typedef union RLC_SRM_INDEX_CNTL_DATA_1__VI regRLC_SRM_INDEX_CNTL_DATA_1__VI;
typedef union RLC_SRM_INDEX_CNTL_DATA_2__VI regRLC_SRM_INDEX_CNTL_DATA_2__VI;
typedef union RLC_SRM_INDEX_CNTL_DATA_3__VI regRLC_SRM_INDEX_CNTL_DATA_3__VI;
typedef union RLC_SRM_INDEX_CNTL_DATA_4__VI regRLC_SRM_INDEX_CNTL_DATA_4__VI;
typedef union RLC_SRM_INDEX_CNTL_DATA_5__VI regRLC_SRM_INDEX_CNTL_DATA_5__VI;
typedef union RLC_SRM_INDEX_CNTL_DATA_6__VI regRLC_SRM_INDEX_CNTL_DATA_6__VI;
typedef union RLC_SRM_INDEX_CNTL_DATA_7__VI regRLC_SRM_INDEX_CNTL_DATA_7__VI;
typedef union RLC_SRM_RLCV_COMMAND__VI regRLC_SRM_RLCV_COMMAND__VI;
typedef union RLC_SRM_RLCV_COMMAND_STATUS__VI regRLC_SRM_RLCV_COMMAND_STATUS__VI;
typedef union RLC_SRM_STAT__VI regRLC_SRM_STAT__VI;
typedef union SDMA0_ACTIVE_FCN_ID__VI regSDMA0_ACTIVE_FCN_ID__VI;
typedef union SDMA0_ATOMIC_CNTL__VI regSDMA0_ATOMIC_CNTL__VI;
typedef union SDMA0_ATOMIC_PREOP_HI__VI regSDMA0_ATOMIC_PREOP_HI__VI;
typedef union SDMA0_ATOMIC_PREOP_LO__VI regSDMA0_ATOMIC_PREOP_LO__VI;
typedef union SDMA0_BA_THRESHOLD__VI regSDMA0_BA_THRESHOLD__VI;
typedef union SDMA0_CONTEXT_REG_TYPE0__VI regSDMA0_CONTEXT_REG_TYPE0__VI;
typedef union SDMA0_CONTEXT_REG_TYPE1__VI regSDMA0_CONTEXT_REG_TYPE1__VI;
typedef union SDMA0_CONTEXT_REG_TYPE2__VI regSDMA0_CONTEXT_REG_TYPE2__VI;
typedef union SDMA0_EDC_CONFIG__VI regSDMA0_EDC_CONFIG__VI;
typedef union SDMA0_GFX_CSA_ADDR_HI__VI regSDMA0_GFX_CSA_ADDR_HI__VI;
typedef union SDMA0_GFX_CSA_ADDR_LO__VI regSDMA0_GFX_CSA_ADDR_LO__VI;
typedef union SDMA0_GFX_DOORBELL__VI regSDMA0_GFX_DOORBELL__VI;
typedef union SDMA0_GFX_DOORBELL_LOG__VI regSDMA0_GFX_DOORBELL_LOG__VI;
typedef union SDMA0_GFX_DUMMY_REG__VI regSDMA0_GFX_DUMMY_REG__VI;
typedef union SDMA0_GFX_IB_SUB_REMAIN__VI regSDMA0_GFX_IB_SUB_REMAIN__VI;
typedef union SDMA0_GFX_MIDCMD_CNTL__VI regSDMA0_GFX_MIDCMD_CNTL__VI;
typedef union SDMA0_GFX_MIDCMD_DATA0__VI regSDMA0_GFX_MIDCMD_DATA0__VI;
typedef union SDMA0_GFX_MIDCMD_DATA1__VI regSDMA0_GFX_MIDCMD_DATA1__VI;
typedef union SDMA0_GFX_MIDCMD_DATA2__VI regSDMA0_GFX_MIDCMD_DATA2__VI;
typedef union SDMA0_GFX_MIDCMD_DATA3__VI regSDMA0_GFX_MIDCMD_DATA3__VI;
typedef union SDMA0_GFX_MIDCMD_DATA4__VI regSDMA0_GFX_MIDCMD_DATA4__VI;
typedef union SDMA0_GFX_MIDCMD_DATA5__VI regSDMA0_GFX_MIDCMD_DATA5__VI;
typedef union SDMA0_GFX_PREEMPT__VI regSDMA0_GFX_PREEMPT__VI;
typedef union SDMA0_GFX_WATERMARK__VI regSDMA0_GFX_WATERMARK__VI;
typedef union SDMA0_ID__VI regSDMA0_ID__VI;
typedef union SDMA0_PERF_REG_TYPE0__VI regSDMA0_PERF_REG_TYPE0__VI;
typedef union SDMA0_PUB_REG_TYPE0__VI regSDMA0_PUB_REG_TYPE0__VI;
typedef union SDMA0_PUB_REG_TYPE1__VI regSDMA0_PUB_REG_TYPE1__VI;
typedef union SDMA0_RD_BURST_CNTL__VI regSDMA0_RD_BURST_CNTL__VI;
typedef union SDMA0_RLC0_CSA_ADDR_HI__VI regSDMA0_RLC0_CSA_ADDR_HI__VI;
typedef union SDMA0_RLC0_CSA_ADDR_LO__VI regSDMA0_RLC0_CSA_ADDR_LO__VI;
typedef union SDMA0_RLC0_DUMMY_REG__VI regSDMA0_RLC0_DUMMY_REG__VI;
typedef union SDMA0_RLC0_IB_SUB_REMAIN__VI regSDMA0_RLC0_IB_SUB_REMAIN__VI;
typedef union SDMA0_RLC0_MIDCMD_CNTL__VI regSDMA0_RLC0_MIDCMD_CNTL__VI;
typedef union SDMA0_RLC0_MIDCMD_DATA0__VI regSDMA0_RLC0_MIDCMD_DATA0__VI;
typedef union SDMA0_RLC0_MIDCMD_DATA1__VI regSDMA0_RLC0_MIDCMD_DATA1__VI;
typedef union SDMA0_RLC0_MIDCMD_DATA2__VI regSDMA0_RLC0_MIDCMD_DATA2__VI;
typedef union SDMA0_RLC0_MIDCMD_DATA3__VI regSDMA0_RLC0_MIDCMD_DATA3__VI;
typedef union SDMA0_RLC0_MIDCMD_DATA4__VI regSDMA0_RLC0_MIDCMD_DATA4__VI;
typedef union SDMA0_RLC0_MIDCMD_DATA5__VI regSDMA0_RLC0_MIDCMD_DATA5__VI;
typedef union SDMA0_RLC0_PREEMPT__VI regSDMA0_RLC0_PREEMPT__VI;
typedef union SDMA0_RLC0_WATERMARK__VI regSDMA0_RLC0_WATERMARK__VI;
typedef union SDMA0_RLC1_CSA_ADDR_HI__VI regSDMA0_RLC1_CSA_ADDR_HI__VI;
typedef union SDMA0_RLC1_CSA_ADDR_LO__VI regSDMA0_RLC1_CSA_ADDR_LO__VI;
typedef union SDMA0_RLC1_DUMMY_REG__VI regSDMA0_RLC1_DUMMY_REG__VI;
typedef union SDMA0_RLC1_IB_SUB_REMAIN__VI regSDMA0_RLC1_IB_SUB_REMAIN__VI;
typedef union SDMA0_RLC1_MIDCMD_CNTL__VI regSDMA0_RLC1_MIDCMD_CNTL__VI;
typedef union SDMA0_RLC1_MIDCMD_DATA0__VI regSDMA0_RLC1_MIDCMD_DATA0__VI;
typedef union SDMA0_RLC1_MIDCMD_DATA1__VI regSDMA0_RLC1_MIDCMD_DATA1__VI;
typedef union SDMA0_RLC1_MIDCMD_DATA2__VI regSDMA0_RLC1_MIDCMD_DATA2__VI;
typedef union SDMA0_RLC1_MIDCMD_DATA3__VI regSDMA0_RLC1_MIDCMD_DATA3__VI;
typedef union SDMA0_RLC1_MIDCMD_DATA4__VI regSDMA0_RLC1_MIDCMD_DATA4__VI;
typedef union SDMA0_RLC1_MIDCMD_DATA5__VI regSDMA0_RLC1_MIDCMD_DATA5__VI;
typedef union SDMA0_RLC1_PREEMPT__VI regSDMA0_RLC1_PREEMPT__VI;
typedef union SDMA0_RLC1_WATERMARK__VI regSDMA0_RLC1_WATERMARK__VI;
typedef union SDMA0_STATUS2_REG__VI regSDMA0_STATUS2_REG__VI;
typedef union SDMA0_VERSION__VI regSDMA0_VERSION__VI;
typedef union SDMA0_VF_ENABLE__VI regSDMA0_VF_ENABLE__VI;
typedef union SDMA0_VIRT_RESET_REQ__VI regSDMA0_VIRT_RESET_REQ__VI;
typedef union SDMA0_VM_CNTL__VI regSDMA0_VM_CNTL__VI;
typedef union SDMA0_VM_CTX_CNTL__VI regSDMA0_VM_CTX_CNTL__VI;
typedef union SDMA0_VM_CTX_HI__VI regSDMA0_VM_CTX_HI__VI;
typedef union SDMA0_VM_CTX_LO__VI regSDMA0_VM_CTX_LO__VI;
typedef union SDMA1_ACTIVE_FCN_ID__VI regSDMA1_ACTIVE_FCN_ID__VI;
typedef union SDMA1_ATOMIC_CNTL__VI regSDMA1_ATOMIC_CNTL__VI;
typedef union SDMA1_ATOMIC_PREOP_HI__VI regSDMA1_ATOMIC_PREOP_HI__VI;
typedef union SDMA1_ATOMIC_PREOP_LO__VI regSDMA1_ATOMIC_PREOP_LO__VI;
typedef union SDMA1_BA_THRESHOLD__VI regSDMA1_BA_THRESHOLD__VI;
typedef union SDMA1_CONTEXT_REG_TYPE0__VI regSDMA1_CONTEXT_REG_TYPE0__VI;
typedef union SDMA1_CONTEXT_REG_TYPE1__VI regSDMA1_CONTEXT_REG_TYPE1__VI;
typedef union SDMA1_CONTEXT_REG_TYPE2__VI regSDMA1_CONTEXT_REG_TYPE2__VI;
typedef union SDMA1_EDC_CONFIG__VI regSDMA1_EDC_CONFIG__VI;
typedef union SDMA1_GFX_CSA_ADDR_HI__VI regSDMA1_GFX_CSA_ADDR_HI__VI;
typedef union SDMA1_GFX_CSA_ADDR_LO__VI regSDMA1_GFX_CSA_ADDR_LO__VI;
typedef union SDMA1_GFX_DOORBELL__VI regSDMA1_GFX_DOORBELL__VI;
typedef union SDMA1_GFX_DOORBELL_LOG__VI regSDMA1_GFX_DOORBELL_LOG__VI;
typedef union SDMA1_GFX_DUMMY_REG__VI regSDMA1_GFX_DUMMY_REG__VI;
typedef union SDMA1_GFX_IB_SUB_REMAIN__VI regSDMA1_GFX_IB_SUB_REMAIN__VI;
typedef union SDMA1_GFX_MIDCMD_CNTL__VI regSDMA1_GFX_MIDCMD_CNTL__VI;
typedef union SDMA1_GFX_MIDCMD_DATA0__VI regSDMA1_GFX_MIDCMD_DATA0__VI;
typedef union SDMA1_GFX_MIDCMD_DATA1__VI regSDMA1_GFX_MIDCMD_DATA1__VI;
typedef union SDMA1_GFX_MIDCMD_DATA2__VI regSDMA1_GFX_MIDCMD_DATA2__VI;
typedef union SDMA1_GFX_MIDCMD_DATA3__VI regSDMA1_GFX_MIDCMD_DATA3__VI;
typedef union SDMA1_GFX_MIDCMD_DATA4__VI regSDMA1_GFX_MIDCMD_DATA4__VI;
typedef union SDMA1_GFX_MIDCMD_DATA5__VI regSDMA1_GFX_MIDCMD_DATA5__VI;
typedef union SDMA1_GFX_PREEMPT__VI regSDMA1_GFX_PREEMPT__VI;
typedef union SDMA1_GFX_WATERMARK__VI regSDMA1_GFX_WATERMARK__VI;
typedef union SDMA1_ID__VI regSDMA1_ID__VI;
typedef union SDMA1_PERF_REG_TYPE0__VI regSDMA1_PERF_REG_TYPE0__VI;
typedef union SDMA1_PUB_REG_TYPE0__VI regSDMA1_PUB_REG_TYPE0__VI;
typedef union SDMA1_PUB_REG_TYPE1__VI regSDMA1_PUB_REG_TYPE1__VI;
typedef union SDMA1_RD_BURST_CNTL__VI regSDMA1_RD_BURST_CNTL__VI;
typedef union SDMA1_RLC0_CSA_ADDR_HI__VI regSDMA1_RLC0_CSA_ADDR_HI__VI;
typedef union SDMA1_RLC0_CSA_ADDR_LO__VI regSDMA1_RLC0_CSA_ADDR_LO__VI;
typedef union SDMA1_RLC0_DUMMY_REG__VI regSDMA1_RLC0_DUMMY_REG__VI;
typedef union SDMA1_RLC0_IB_SUB_REMAIN__VI regSDMA1_RLC0_IB_SUB_REMAIN__VI;
typedef union SDMA1_RLC0_MIDCMD_CNTL__VI regSDMA1_RLC0_MIDCMD_CNTL__VI;
typedef union SDMA1_RLC0_MIDCMD_DATA0__VI regSDMA1_RLC0_MIDCMD_DATA0__VI;
typedef union SDMA1_RLC0_MIDCMD_DATA1__VI regSDMA1_RLC0_MIDCMD_DATA1__VI;
typedef union SDMA1_RLC0_MIDCMD_DATA2__VI regSDMA1_RLC0_MIDCMD_DATA2__VI;
typedef union SDMA1_RLC0_MIDCMD_DATA3__VI regSDMA1_RLC0_MIDCMD_DATA3__VI;
typedef union SDMA1_RLC0_MIDCMD_DATA4__VI regSDMA1_RLC0_MIDCMD_DATA4__VI;
typedef union SDMA1_RLC0_MIDCMD_DATA5__VI regSDMA1_RLC0_MIDCMD_DATA5__VI;
typedef union SDMA1_RLC0_PREEMPT__VI regSDMA1_RLC0_PREEMPT__VI;
typedef union SDMA1_RLC0_WATERMARK__VI regSDMA1_RLC0_WATERMARK__VI;
typedef union SDMA1_RLC1_CSA_ADDR_HI__VI regSDMA1_RLC1_CSA_ADDR_HI__VI;
typedef union SDMA1_RLC1_CSA_ADDR_LO__VI regSDMA1_RLC1_CSA_ADDR_LO__VI;
typedef union SDMA1_RLC1_DUMMY_REG__VI regSDMA1_RLC1_DUMMY_REG__VI;
typedef union SDMA1_RLC1_IB_SUB_REMAIN__VI regSDMA1_RLC1_IB_SUB_REMAIN__VI;
typedef union SDMA1_RLC1_MIDCMD_CNTL__VI regSDMA1_RLC1_MIDCMD_CNTL__VI;
typedef union SDMA1_RLC1_MIDCMD_DATA0__VI regSDMA1_RLC1_MIDCMD_DATA0__VI;
typedef union SDMA1_RLC1_MIDCMD_DATA1__VI regSDMA1_RLC1_MIDCMD_DATA1__VI;
typedef union SDMA1_RLC1_MIDCMD_DATA2__VI regSDMA1_RLC1_MIDCMD_DATA2__VI;
typedef union SDMA1_RLC1_MIDCMD_DATA3__VI regSDMA1_RLC1_MIDCMD_DATA3__VI;
typedef union SDMA1_RLC1_MIDCMD_DATA4__VI regSDMA1_RLC1_MIDCMD_DATA4__VI;
typedef union SDMA1_RLC1_MIDCMD_DATA5__VI regSDMA1_RLC1_MIDCMD_DATA5__VI;
typedef union SDMA1_RLC1_PREEMPT__VI regSDMA1_RLC1_PREEMPT__VI;
typedef union SDMA1_RLC1_WATERMARK__VI regSDMA1_RLC1_WATERMARK__VI;
typedef union SDMA1_STATUS2_REG__VI regSDMA1_STATUS2_REG__VI;
typedef union SDMA1_VERSION__VI regSDMA1_VERSION__VI;
typedef union SDMA1_VF_ENABLE__VI regSDMA1_VF_ENABLE__VI;
typedef union SDMA1_VIRT_RESET_REQ__VI regSDMA1_VIRT_RESET_REQ__VI;
typedef union SDMA1_VM_CNTL__VI regSDMA1_VM_CNTL__VI;
typedef union SDMA1_VM_CTX_CNTL__VI regSDMA1_VM_CTX_CNTL__VI;
typedef union SDMA1_VM_CTX_HI__VI regSDMA1_VM_CTX_HI__VI;
typedef union SDMA1_VM_CTX_LO__VI regSDMA1_VM_CTX_LO__VI;
typedef union SEM_ACTIVE_FCN_ID__VI regSEM_ACTIVE_FCN_ID__VI;
typedef union SEM_MAILBOX_CLIENTCONFIG_EXTRA__VI regSEM_MAILBOX_CLIENTCONFIG_EXTRA__VI;
typedef union SEM_PERFCOUNTER0_RESULT__VI regSEM_PERFCOUNTER0_RESULT__VI;
typedef union SEM_PERFCOUNTER1_RESULT__VI regSEM_PERFCOUNTER1_RESULT__VI;
typedef union SEM_PERFMON_CNTL__VI regSEM_PERFMON_CNTL__VI;
typedef union SEM_VF_ENABLE__VI regSEM_VF_ENABLE__VI;
typedef union SEM_VIRT_RESET_REQ__VI regSEM_VIRT_RESET_REQ__VI;
typedef union SE_CAC_CGTT_CLK_CTRL__VI regSE_CAC_CGTT_CLK_CTRL__VI;
typedef union SMBUS_BACO_DUMMY__VI regSMBUS_BACO_DUMMY__VI;
typedef union SMBUS_BLKRD_CMD_CTRL0__VI regSMBUS_BLKRD_CMD_CTRL0__VI;
typedef union SMBUS_BLKRD_CMD_CTRL1__VI regSMBUS_BLKRD_CMD_CTRL1__VI;
typedef union SMBUS_BLKWR_CMD_CTRL0__VI regSMBUS_BLKWR_CMD_CTRL0__VI;
typedef union SMBUS_BLKWR_CMD_CTRL1__VI regSMBUS_BLKWR_CMD_CTRL1__VI;
typedef union SMBUS_CNTL0__VI regSMBUS_CNTL0__VI;
typedef union SMBUS_CNTL1__VI regSMBUS_CNTL1__VI;
typedef union SMBUS_TIMING_CNTL0__VI regSMBUS_TIMING_CNTL0__VI;
typedef union SMBUS_TIMING_CNTL1__VI regSMBUS_TIMING_CNTL1__VI;
typedef union SMBUS_TIMING_CNTL2__VI regSMBUS_TIMING_CNTL2__VI;
typedef union SMBUS_TRIGGER_CNTL__VI regSMBUS_TRIGGER_CNTL__VI;
typedef union SMBUS_UDID_CNTL0__VI regSMBUS_UDID_CNTL0__VI;
typedef union SMBUS_UDID_CNTL1__VI regSMBUS_UDID_CNTL1__VI;
typedef union SMBUS_UDID_CNTL2__VI regSMBUS_UDID_CNTL2__VI;
typedef union SMU_ACTIVE_FCN_ID__VI regSMU_ACTIVE_FCN_ID__VI;
typedef union SMU_AUTH_INPUT_DATA__VI regSMU_AUTH_INPUT_DATA__VI;
typedef union SMU_BIF_VDDGFX_PWR_STATUS__VI regSMU_BIF_VDDGFX_PWR_STATUS__VI;
typedef union SMU_CG_FPS_CNT__VI regSMU_CG_FPS_CNT__VI;
typedef union SMU_COMPUTE_UNIT_POWER_STATUS_HIGH__VI regSMU_COMPUTE_UNIT_POWER_STATUS_HIGH__VI;
typedef union SMU_DC_CNTL__VI regSMU_DC_CNTL__VI;
typedef union SMU_IND_DATA_0__VI regSMU_IND_DATA_0__VI;
typedef union SMU_IND_DATA_1__VI regSMU_IND_DATA_1__VI;
typedef union SMU_IND_DATA_2__VI regSMU_IND_DATA_2__VI;
typedef union SMU_IND_DATA_3__VI regSMU_IND_DATA_3__VI;
typedef union SMU_IND_DATA_4__VI regSMU_IND_DATA_4__VI;
typedef union SMU_IND_DATA_5__VI regSMU_IND_DATA_5__VI;
typedef union SMU_IND_DATA_6__VI regSMU_IND_DATA_6__VI;
typedef union SMU_IND_DATA_7__VI regSMU_IND_DATA_7__VI;
typedef union SMU_IND_INDEX_0__VI regSMU_IND_INDEX_0__VI;
typedef union SMU_IND_INDEX_1__VI regSMU_IND_INDEX_1__VI;
typedef union SMU_IND_INDEX_2__VI regSMU_IND_INDEX_2__VI;
typedef union SMU_IND_INDEX_3__VI regSMU_IND_INDEX_3__VI;
typedef union SMU_IND_INDEX_4__VI regSMU_IND_INDEX_4__VI;
typedef union SMU_IND_INDEX_5__VI regSMU_IND_INDEX_5__VI;
typedef union SMU_IND_INDEX_6__VI regSMU_IND_INDEX_6__VI;
typedef union SMU_IND_INDEX_7__VI regSMU_IND_INDEX_7__VI;
typedef union SMU_MP1_RLC2MP_RESP__VI regSMU_MP1_RLC2MP_RESP__VI;
typedef union SMU_MP1_SRBM2P_MSG_5__VI regSMU_MP1_SRBM2P_MSG_5__VI;
typedef union SMU_PM_STATUS_0__VI regSMU_PM_STATUS_0__VI;
typedef union SMU_PM_STATUS_1__VI regSMU_PM_STATUS_1__VI;
typedef union SMU_PM_STATUS_10__VI regSMU_PM_STATUS_10__VI;
typedef union SMU_PM_STATUS_100__VI regSMU_PM_STATUS_100__VI;
typedef union SMU_PM_STATUS_101__VI regSMU_PM_STATUS_101__VI;
typedef union SMU_PM_STATUS_102__VI regSMU_PM_STATUS_102__VI;
typedef union SMU_PM_STATUS_103__VI regSMU_PM_STATUS_103__VI;
typedef union SMU_PM_STATUS_104__VI regSMU_PM_STATUS_104__VI;
typedef union SMU_PM_STATUS_105__VI regSMU_PM_STATUS_105__VI;
typedef union SMU_PM_STATUS_106__VI regSMU_PM_STATUS_106__VI;
typedef union SMU_PM_STATUS_107__VI regSMU_PM_STATUS_107__VI;
typedef union SMU_PM_STATUS_108__VI regSMU_PM_STATUS_108__VI;
typedef union SMU_PM_STATUS_109__VI regSMU_PM_STATUS_109__VI;
typedef union SMU_PM_STATUS_11__VI regSMU_PM_STATUS_11__VI;
typedef union SMU_PM_STATUS_110__VI regSMU_PM_STATUS_110__VI;
typedef union SMU_PM_STATUS_111__VI regSMU_PM_STATUS_111__VI;
typedef union SMU_PM_STATUS_112__VI regSMU_PM_STATUS_112__VI;
typedef union SMU_PM_STATUS_113__VI regSMU_PM_STATUS_113__VI;
typedef union SMU_PM_STATUS_114__VI regSMU_PM_STATUS_114__VI;
typedef union SMU_PM_STATUS_115__VI regSMU_PM_STATUS_115__VI;
typedef union SMU_PM_STATUS_116__VI regSMU_PM_STATUS_116__VI;
typedef union SMU_PM_STATUS_117__VI regSMU_PM_STATUS_117__VI;
typedef union SMU_PM_STATUS_118__VI regSMU_PM_STATUS_118__VI;
typedef union SMU_PM_STATUS_119__VI regSMU_PM_STATUS_119__VI;
typedef union SMU_PM_STATUS_12__VI regSMU_PM_STATUS_12__VI;
typedef union SMU_PM_STATUS_120__VI regSMU_PM_STATUS_120__VI;
typedef union SMU_PM_STATUS_121__VI regSMU_PM_STATUS_121__VI;
typedef union SMU_PM_STATUS_122__VI regSMU_PM_STATUS_122__VI;
typedef union SMU_PM_STATUS_123__VI regSMU_PM_STATUS_123__VI;
typedef union SMU_PM_STATUS_124__VI regSMU_PM_STATUS_124__VI;
typedef union SMU_PM_STATUS_125__VI regSMU_PM_STATUS_125__VI;
typedef union SMU_PM_STATUS_126__VI regSMU_PM_STATUS_126__VI;
typedef union SMU_PM_STATUS_127__VI regSMU_PM_STATUS_127__VI;
typedef union SMU_PM_STATUS_13__VI regSMU_PM_STATUS_13__VI;
typedef union SMU_PM_STATUS_14__VI regSMU_PM_STATUS_14__VI;
typedef union SMU_PM_STATUS_15__VI regSMU_PM_STATUS_15__VI;
typedef union SMU_PM_STATUS_16__VI regSMU_PM_STATUS_16__VI;
typedef union SMU_PM_STATUS_17__VI regSMU_PM_STATUS_17__VI;
typedef union SMU_PM_STATUS_18__VI regSMU_PM_STATUS_18__VI;
typedef union SMU_PM_STATUS_19__VI regSMU_PM_STATUS_19__VI;
typedef union SMU_PM_STATUS_2__VI regSMU_PM_STATUS_2__VI;
typedef union SMU_PM_STATUS_20__VI regSMU_PM_STATUS_20__VI;
typedef union SMU_PM_STATUS_21__VI regSMU_PM_STATUS_21__VI;
typedef union SMU_PM_STATUS_22__VI regSMU_PM_STATUS_22__VI;
typedef union SMU_PM_STATUS_23__VI regSMU_PM_STATUS_23__VI;
typedef union SMU_PM_STATUS_24__VI regSMU_PM_STATUS_24__VI;
typedef union SMU_PM_STATUS_25__VI regSMU_PM_STATUS_25__VI;
typedef union SMU_PM_STATUS_26__VI regSMU_PM_STATUS_26__VI;
typedef union SMU_PM_STATUS_27__VI regSMU_PM_STATUS_27__VI;
typedef union SMU_PM_STATUS_28__VI regSMU_PM_STATUS_28__VI;
typedef union SMU_PM_STATUS_29__VI regSMU_PM_STATUS_29__VI;
typedef union SMU_PM_STATUS_3__VI regSMU_PM_STATUS_3__VI;
typedef union SMU_PM_STATUS_30__VI regSMU_PM_STATUS_30__VI;
typedef union SMU_PM_STATUS_31__VI regSMU_PM_STATUS_31__VI;
typedef union SMU_PM_STATUS_32__VI regSMU_PM_STATUS_32__VI;
typedef union SMU_PM_STATUS_33__VI regSMU_PM_STATUS_33__VI;
typedef union SMU_PM_STATUS_34__VI regSMU_PM_STATUS_34__VI;
typedef union SMU_PM_STATUS_35__VI regSMU_PM_STATUS_35__VI;
typedef union SMU_PM_STATUS_36__VI regSMU_PM_STATUS_36__VI;
typedef union SMU_PM_STATUS_37__VI regSMU_PM_STATUS_37__VI;
typedef union SMU_PM_STATUS_38__VI regSMU_PM_STATUS_38__VI;
typedef union SMU_PM_STATUS_39__VI regSMU_PM_STATUS_39__VI;
typedef union SMU_PM_STATUS_4__VI regSMU_PM_STATUS_4__VI;
typedef union SMU_PM_STATUS_40__VI regSMU_PM_STATUS_40__VI;
typedef union SMU_PM_STATUS_41__VI regSMU_PM_STATUS_41__VI;
typedef union SMU_PM_STATUS_42__VI regSMU_PM_STATUS_42__VI;
typedef union SMU_PM_STATUS_43__VI regSMU_PM_STATUS_43__VI;
typedef union SMU_PM_STATUS_44__VI regSMU_PM_STATUS_44__VI;
typedef union SMU_PM_STATUS_45__VI regSMU_PM_STATUS_45__VI;
typedef union SMU_PM_STATUS_46__VI regSMU_PM_STATUS_46__VI;
typedef union SMU_PM_STATUS_47__VI regSMU_PM_STATUS_47__VI;
typedef union SMU_PM_STATUS_48__VI regSMU_PM_STATUS_48__VI;
typedef union SMU_PM_STATUS_49__VI regSMU_PM_STATUS_49__VI;
typedef union SMU_PM_STATUS_5__VI regSMU_PM_STATUS_5__VI;
typedef union SMU_PM_STATUS_50__VI regSMU_PM_STATUS_50__VI;
typedef union SMU_PM_STATUS_51__VI regSMU_PM_STATUS_51__VI;
typedef union SMU_PM_STATUS_52__VI regSMU_PM_STATUS_52__VI;
typedef union SMU_PM_STATUS_53__VI regSMU_PM_STATUS_53__VI;
typedef union SMU_PM_STATUS_54__VI regSMU_PM_STATUS_54__VI;
typedef union SMU_PM_STATUS_55__VI regSMU_PM_STATUS_55__VI;
typedef union SMU_PM_STATUS_56__VI regSMU_PM_STATUS_56__VI;
typedef union SMU_PM_STATUS_57__VI regSMU_PM_STATUS_57__VI;
typedef union SMU_PM_STATUS_58__VI regSMU_PM_STATUS_58__VI;
typedef union SMU_PM_STATUS_59__VI regSMU_PM_STATUS_59__VI;
typedef union SMU_PM_STATUS_6__VI regSMU_PM_STATUS_6__VI;
typedef union SMU_PM_STATUS_60__VI regSMU_PM_STATUS_60__VI;
typedef union SMU_PM_STATUS_61__VI regSMU_PM_STATUS_61__VI;
typedef union SMU_PM_STATUS_62__VI regSMU_PM_STATUS_62__VI;
typedef union SMU_PM_STATUS_63__VI regSMU_PM_STATUS_63__VI;
typedef union SMU_PM_STATUS_64__VI regSMU_PM_STATUS_64__VI;
typedef union SMU_PM_STATUS_65__VI regSMU_PM_STATUS_65__VI;
typedef union SMU_PM_STATUS_66__VI regSMU_PM_STATUS_66__VI;
typedef union SMU_PM_STATUS_67__VI regSMU_PM_STATUS_67__VI;
typedef union SMU_PM_STATUS_68__VI regSMU_PM_STATUS_68__VI;
typedef union SMU_PM_STATUS_69__VI regSMU_PM_STATUS_69__VI;
typedef union SMU_PM_STATUS_7__VI regSMU_PM_STATUS_7__VI;
typedef union SMU_PM_STATUS_70__VI regSMU_PM_STATUS_70__VI;
typedef union SMU_PM_STATUS_71__VI regSMU_PM_STATUS_71__VI;
typedef union SMU_PM_STATUS_72__VI regSMU_PM_STATUS_72__VI;
typedef union SMU_PM_STATUS_73__VI regSMU_PM_STATUS_73__VI;
typedef union SMU_PM_STATUS_74__VI regSMU_PM_STATUS_74__VI;
typedef union SMU_PM_STATUS_75__VI regSMU_PM_STATUS_75__VI;
typedef union SMU_PM_STATUS_76__VI regSMU_PM_STATUS_76__VI;
typedef union SMU_PM_STATUS_77__VI regSMU_PM_STATUS_77__VI;
typedef union SMU_PM_STATUS_78__VI regSMU_PM_STATUS_78__VI;
typedef union SMU_PM_STATUS_79__VI regSMU_PM_STATUS_79__VI;
typedef union SMU_PM_STATUS_8__VI regSMU_PM_STATUS_8__VI;
typedef union SMU_PM_STATUS_80__VI regSMU_PM_STATUS_80__VI;
typedef union SMU_PM_STATUS_81__VI regSMU_PM_STATUS_81__VI;
typedef union SMU_PM_STATUS_82__VI regSMU_PM_STATUS_82__VI;
typedef union SMU_PM_STATUS_83__VI regSMU_PM_STATUS_83__VI;
typedef union SMU_PM_STATUS_84__VI regSMU_PM_STATUS_84__VI;
typedef union SMU_PM_STATUS_85__VI regSMU_PM_STATUS_85__VI;
typedef union SMU_PM_STATUS_86__VI regSMU_PM_STATUS_86__VI;
typedef union SMU_PM_STATUS_87__VI regSMU_PM_STATUS_87__VI;
typedef union SMU_PM_STATUS_88__VI regSMU_PM_STATUS_88__VI;
typedef union SMU_PM_STATUS_89__VI regSMU_PM_STATUS_89__VI;
typedef union SMU_PM_STATUS_9__VI regSMU_PM_STATUS_9__VI;
typedef union SMU_PM_STATUS_90__VI regSMU_PM_STATUS_90__VI;
typedef union SMU_PM_STATUS_91__VI regSMU_PM_STATUS_91__VI;
typedef union SMU_PM_STATUS_92__VI regSMU_PM_STATUS_92__VI;
typedef union SMU_PM_STATUS_93__VI regSMU_PM_STATUS_93__VI;
typedef union SMU_PM_STATUS_94__VI regSMU_PM_STATUS_94__VI;
typedef union SMU_PM_STATUS_95__VI regSMU_PM_STATUS_95__VI;
typedef union SMU_PM_STATUS_96__VI regSMU_PM_STATUS_96__VI;
typedef union SMU_PM_STATUS_97__VI regSMU_PM_STATUS_97__VI;
typedef union SMU_PM_STATUS_98__VI regSMU_PM_STATUS_98__VI;
typedef union SMU_PM_STATUS_99__VI regSMU_PM_STATUS_99__VI;
typedef union SMU_PSTATE_COMPUTE_UNIT_0__VI regSMU_PSTATE_COMPUTE_UNIT_0__VI;
typedef union SMU_PSTATE_COMPUTE_UNIT_1__VI regSMU_PSTATE_COMPUTE_UNIT_1__VI;
typedef union SMU_PSTATE_CONFIGURATION__VI regSMU_PSTATE_CONFIGURATION__VI;
typedef union SMU_PSTATE_CONFIGURATION_0__VI regSMU_PSTATE_CONFIGURATION_0__VI;
typedef union SMU_PSTATE_CONFIGURATION_1__VI regSMU_PSTATE_CONFIGURATION_1__VI;
typedef union SMU_PSTATE_CONFIGURATION_2__VI regSMU_PSTATE_CONFIGURATION_2__VI;
typedef union SMU_PSTATE_CONFIGURATION_3__VI regSMU_PSTATE_CONFIGURATION_3__VI;
typedef union SMU_PSTATE_CONFIGURATION_4__VI regSMU_PSTATE_CONFIGURATION_4__VI;
typedef union SMU_PSTATE_CONFIGURATION_5__VI regSMU_PSTATE_CONFIGURATION_5__VI;
typedef union SMU_PSTATE_CONFIGURATION_6__VI regSMU_PSTATE_CONFIGURATION_6__VI;
typedef union SMU_PSTATE_CONFIGURATION_7__VI regSMU_PSTATE_CONFIGURATION_7__VI;
typedef union SMU_PSTATE_CONTROL_AND_STATUS__VI regSMU_PSTATE_CONTROL_AND_STATUS__VI;
typedef union SMU_RLC_RESPONSE__VI regSMU_RLC_RESPONSE__VI;
typedef union SMU_TCON_0__VI regSMU_TCON_0__VI;
typedef union SMU_TP_SHORT_INIT__VI regSMU_TP_SHORT_INIT__VI;
typedef union SMU_UVD_CNTL__VI regSMU_UVD_CNTL__VI;
typedef union SMU_VCE_CNTL__VI regSMU_VCE_CNTL__VI;
typedef union SMU_VF_ENABLE__VI regSMU_VF_ENABLE__VI;
typedef union SMU_VIRT_RESET_REQ__VI regSMU_VIRT_RESET_REQ__VI;
typedef union SPI_COMPUTE_WF_CTX_SAVE__VI regSPI_COMPUTE_WF_CTX_SAVE__VI;
typedef union SPI_CONFIG_CNTL_2__VI regSPI_CONFIG_CNTL_2__VI;
typedef union SPI_DSM_CNTL__VI regSPI_DSM_CNTL__VI;
typedef union SPI_EDC_CNT__VI regSPI_EDC_CNT__VI;
typedef union SPI_GFX_CNTL__VI regSPI_GFX_CNTL__VI;
typedef union SPI_RESOURCE_RESERVE_CU_12__VI regSPI_RESOURCE_RESERVE_CU_12__VI;
typedef union SPI_RESOURCE_RESERVE_CU_13__VI regSPI_RESOURCE_RESERVE_CU_13__VI;
typedef union SPI_RESOURCE_RESERVE_CU_14__VI regSPI_RESOURCE_RESERVE_CU_14__VI;
typedef union SPI_RESOURCE_RESERVE_CU_15__VI regSPI_RESOURCE_RESERVE_CU_15__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_12__VI regSPI_RESOURCE_RESERVE_EN_CU_12__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_13__VI regSPI_RESOURCE_RESERVE_EN_CU_13__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_14__VI regSPI_RESOURCE_RESERVE_EN_CU_14__VI;
typedef union SPI_RESOURCE_RESERVE_EN_CU_15__VI regSPI_RESOURCE_RESERVE_EN_CU_15__VI;
typedef union SPI_START_PHASE__VI regSPI_START_PHASE__VI;
typedef union SPMI_CONFIG0_0__VI regSPMI_CONFIG0_0__VI;
typedef union SPMI_CONFIG1_0__VI regSPMI_CONFIG1_0__VI;
typedef union SPMI_FORCE_CLOCK_GATERS__VI regSPMI_FORCE_CLOCK_GATERS__VI;
typedef union SPMI_SPARE__VI regSPMI_SPARE__VI;
typedef union SPMI_SPARE_EX__VI regSPMI_SPARE_EX__VI;
typedef union SPMI_SRAM_CLK_GATER__VI regSPMI_SRAM_CLK_GATER__VI;
typedef union SQC_ATC_EDC_GATCL1_CNT__VI regSQC_ATC_EDC_GATCL1_CNT__VI;
typedef union SQC_DSM_CNTL__VI regSQC_DSM_CNTL__VI;
typedef union SQC_EDC_CNT__VI regSQC_EDC_CNT__VI;
typedef union SQC_GATCL1_CNTL__VI regSQC_GATCL1_CNTL__VI;
typedef union SQC_WRITEBACK__VI regSQC_WRITEBACK__VI;
typedef union SQ_DSM_CNTL__VI regSQ_DSM_CNTL__VI;
typedef union SQ_EDC_DED_CNT__VI regSQ_EDC_DED_CNT__VI;
typedef union SQ_EDC_INFO__VI regSQ_EDC_INFO__VI;
typedef union SQ_EDC_SEC_CNT__VI regSQ_EDC_SEC_CNT__VI;
typedef union SQ_M0_GPR_IDX_WORD__VI regSQ_M0_GPR_IDX_WORD__VI;
typedef union SQ_SMEM_0__VI regSQ_SMEM_0__VI;
typedef union SQ_SMEM_1__VI regSQ_SMEM_1__VI;
typedef union SQ_VOP_DPP__VI regSQ_VOP_DPP__VI;
typedef union SQ_VOP_SDWA__VI regSQ_VOP_SDWA__VI;
typedef union SQ_WAVE_IB_DBG1__VI regSQ_WAVE_IB_DBG1__VI;
typedef union SQ_WREXEC_EXEC_HI__VI regSQ_WREXEC_EXEC_HI__VI;
typedef union SQ_WREXEC_EXEC_LO__VI regSQ_WREXEC_EXEC_LO__VI;
typedef union SRBM_BIF_PLT0__VI regSRBM_BIF_PLT0__VI;
typedef union SRBM_BIF_PLT1__VI regSRBM_BIF_PLT1__VI;
typedef union SRBM_CPU_PLT0__VI regSRBM_CPU_PLT0__VI;
typedef union SRBM_CPU_PLT1__VI regSRBM_CPU_PLT1__VI;
typedef union SRBM_DEBUG_SNAPSHOT2__VI regSRBM_DEBUG_SNAPSHOT2__VI;
typedef union SRBM_DSM_TRIG_CNTL0__VI regSRBM_DSM_TRIG_CNTL0__VI;
typedef union SRBM_DSM_TRIG_CNTL1__VI regSRBM_DSM_TRIG_CNTL1__VI;
typedef union SRBM_DSM_TRIG_MASK0__VI regSRBM_DSM_TRIG_MASK0__VI;
typedef union SRBM_DSM_TRIG_MASK1__VI regSRBM_DSM_TRIG_MASK1__VI;
typedef union SRBM_FIREWALL_ERROR_ADDR__VI regSRBM_FIREWALL_ERROR_ADDR__VI;
typedef union SRBM_FIREWALL_ERROR_SRC__VI regSRBM_FIREWALL_ERROR_SRC__VI;
typedef union SRBM_GFX_CNTL_DATA__VI regSRBM_GFX_CNTL_DATA__VI;
typedef union SRBM_GFX_CNTL_SELECT__VI regSRBM_GFX_CNTL_SELECT__VI;
typedef union SRBM_GRBM_PLT0__VI regSRBM_GRBM_PLT0__VI;
typedef union SRBM_GRBM_PLT1__VI regSRBM_GRBM_PLT1__VI;
typedef union SRBM_ISP_CLKEN_CNTL__VI regSRBM_ISP_CLKEN_CNTL__VI;
typedef union SRBM_ISP_DOMAIN_ADDR0__VI regSRBM_ISP_DOMAIN_ADDR0__VI;
typedef union SRBM_ISP_DOMAIN_ADDR1__VI regSRBM_ISP_DOMAIN_ADDR1__VI;
typedef union SRBM_ISP_DOMAIN_ADDR2__VI regSRBM_ISP_DOMAIN_ADDR2__VI;
typedef union SRBM_MC_DOMAIN_ADDR0__VI regSRBM_MC_DOMAIN_ADDR0__VI;
typedef union SRBM_MC_DOMAIN_ADDR1__VI regSRBM_MC_DOMAIN_ADDR1__VI;
typedef union SRBM_MC_DOMAIN_ADDR2__VI regSRBM_MC_DOMAIN_ADDR2__VI;
typedef union SRBM_MC_DOMAIN_ADDR3__VI regSRBM_MC_DOMAIN_ADDR3__VI;
typedef union SRBM_MC_DOMAIN_ADDR4__VI regSRBM_MC_DOMAIN_ADDR4__VI;
typedef union SRBM_MC_DOMAIN_ADDR5__VI regSRBM_MC_DOMAIN_ADDR5__VI;
typedef union SRBM_MC_DOMAIN_ADDR6__VI regSRBM_MC_DOMAIN_ADDR6__VI;
typedef union SRBM_PEER_PLT0__VI regSRBM_PEER_PLT0__VI;
typedef union SRBM_PEER_PLT1__VI regSRBM_PEER_PLT1__VI;
typedef union SRBM_PF_PLT0__VI regSRBM_PF_PLT0__VI;
typedef union SRBM_PF_PLT1__VI regSRBM_PF_PLT1__VI;
typedef union SRBM_READ_CNTL__VI regSRBM_READ_CNTL__VI;
typedef union SRBM_READ_ERROR2__VI regSRBM_READ_ERROR2__VI;
typedef union SRBM_SDMA0_PLT0__VI regSRBM_SDMA0_PLT0__VI;
typedef union SRBM_SDMA0_PLT1__VI regSRBM_SDMA0_PLT1__VI;
typedef union SRBM_SDMA_DOMAIN_ADDR0__VI regSRBM_SDMA_DOMAIN_ADDR0__VI;
typedef union SRBM_SDMA_DOMAIN_ADDR1__VI regSRBM_SDMA_DOMAIN_ADDR1__VI;
typedef union SRBM_SDMA_DOMAIN_ADDR2__VI regSRBM_SDMA_DOMAIN_ADDR2__VI;
typedef union SRBM_SDMA_DOMAIN_ADDR3__VI regSRBM_SDMA_DOMAIN_ADDR3__VI;
typedef union SRBM_SMU_PLT0__VI regSRBM_SMU_PLT0__VI;
typedef union SRBM_SMU_PLT1__VI regSRBM_SMU_PLT1__VI;
typedef union SRBM_STATUS3__VI regSRBM_STATUS3__VI;
typedef union SRBM_SYS_DOMAIN_ADDR0__VI regSRBM_SYS_DOMAIN_ADDR0__VI;
typedef union SRBM_SYS_DOMAIN_ADDR1__VI regSRBM_SYS_DOMAIN_ADDR1__VI;
typedef union SRBM_SYS_DOMAIN_ADDR2__VI regSRBM_SYS_DOMAIN_ADDR2__VI;
typedef union SRBM_SYS_DOMAIN_ADDR3__VI regSRBM_SYS_DOMAIN_ADDR3__VI;
typedef union SRBM_SYS_DOMAIN_ADDR4__VI regSRBM_SYS_DOMAIN_ADDR4__VI;
typedef union SRBM_SYS_DOMAIN_ADDR5__VI regSRBM_SYS_DOMAIN_ADDR5__VI;
typedef union SRBM_SYS_DOMAIN_ADDR6__VI regSRBM_SYS_DOMAIN_ADDR6__VI;
typedef union SRBM_TST_PLT0__VI regSRBM_TST_PLT0__VI;
typedef union SRBM_TST_PLT1__VI regSRBM_TST_PLT1__VI;
typedef union SRBM_UVD_DOMAIN_ADDR0__VI regSRBM_UVD_DOMAIN_ADDR0__VI;
typedef union SRBM_UVD_DOMAIN_ADDR1__VI regSRBM_UVD_DOMAIN_ADDR1__VI;
typedef union SRBM_UVD_DOMAIN_ADDR2__VI regSRBM_UVD_DOMAIN_ADDR2__VI;
typedef union SRBM_VCE_DOMAIN_ADDR0__VI regSRBM_VCE_DOMAIN_ADDR0__VI;
typedef union SRBM_VCE_DOMAIN_ADDR1__VI regSRBM_VCE_DOMAIN_ADDR1__VI;
typedef union SRBM_VCE_DOMAIN_ADDR2__VI regSRBM_VCE_DOMAIN_ADDR2__VI;
typedef union SRBM_VF_ENABLE__VI regSRBM_VF_ENABLE__VI;
typedef union SRBM_VF_PLT0__VI regSRBM_VF_PLT0__VI;
typedef union SRBM_VF_PLT1__VI regSRBM_VF_PLT1__VI;
typedef union SRBM_VIRHYP_PLT0__VI regSRBM_VIRHYP_PLT0__VI;
typedef union SRBM_VIRHYP_PLT1__VI regSRBM_VIRHYP_PLT1__VI;
typedef union SRBM_VIRT_CNTL__VI regSRBM_VIRT_CNTL__VI;
typedef union SRBM_VIRT_RESET_REQ__VI regSRBM_VIRT_RESET_REQ__VI;
typedef union SRBM_VP8_CLKEN_CNTL__VI regSRBM_VP8_CLKEN_CNTL__VI;
typedef union SRBM_VP8_DOMAIN_ADDR0__VI regSRBM_VP8_DOMAIN_ADDR0__VI;
typedef union SWRST_COMMAND_0__VI regSWRST_COMMAND_0__VI;
typedef union SWRST_COMMAND_1__VI regSWRST_COMMAND_1__VI;
typedef union SWRST_COMMAND_STATUS__VI regSWRST_COMMAND_STATUS__VI;
typedef union SWRST_CONTROL_0__VI regSWRST_CONTROL_0__VI;
typedef union SWRST_CONTROL_1__VI regSWRST_CONTROL_1__VI;
typedef union SWRST_CONTROL_2__VI regSWRST_CONTROL_2__VI;
typedef union SWRST_CONTROL_3__VI regSWRST_CONTROL_3__VI;
typedef union SWRST_CONTROL_4__VI regSWRST_CONTROL_4__VI;
typedef union SWRST_CONTROL_5__VI regSWRST_CONTROL_5__VI;
typedef union SWRST_CONTROL_6__VI regSWRST_CONTROL_6__VI;
typedef union SWRST_EP_COMMAND_0__VI regSWRST_EP_COMMAND_0__VI;
typedef union SWRST_EP_CONTROL_0__VI regSWRST_EP_CONTROL_0__VI;
typedef union SWRST_GENERAL_CONTROL__VI regSWRST_GENERAL_CONTROL__VI;
typedef union SX_BLEND_OPT_CONTROL__VI regSX_BLEND_OPT_CONTROL__VI;
typedef union SX_BLEND_OPT_EPSILON__VI regSX_BLEND_OPT_EPSILON__VI;
typedef union SX_MRT0_BLEND_OPT__VI regSX_MRT0_BLEND_OPT__VI;
typedef union SX_MRT1_BLEND_OPT__VI regSX_MRT1_BLEND_OPT__VI;
typedef union SX_MRT2_BLEND_OPT__VI regSX_MRT2_BLEND_OPT__VI;
typedef union SX_MRT3_BLEND_OPT__VI regSX_MRT3_BLEND_OPT__VI;
typedef union SX_MRT4_BLEND_OPT__VI regSX_MRT4_BLEND_OPT__VI;
typedef union SX_MRT5_BLEND_OPT__VI regSX_MRT5_BLEND_OPT__VI;
typedef union SX_MRT6_BLEND_OPT__VI regSX_MRT6_BLEND_OPT__VI;
typedef union SX_MRT7_BLEND_OPT__VI regSX_MRT7_BLEND_OPT__VI;
typedef union SX_PS_DOWNCONVERT__VI regSX_PS_DOWNCONVERT__VI;
typedef union SYS_GRBM_GFX_INDEX_DATA__VI regSYS_GRBM_GFX_INDEX_DATA__VI;
typedef union SYS_GRBM_GFX_INDEX_SELECT__VI regSYS_GRBM_GFX_INDEX_SELECT__VI;
typedef union TCC_DSM_CNTL__VI regTCC_DSM_CNTL__VI;
typedef union TCC_EDC_CNT__VI regTCC_EDC_CNT__VI;
typedef union TCC_EXE_DISABLE__VI regTCC_EXE_DISABLE__VI;
typedef union TCP_ATC_EDC_GATCL1_CNT__VI regTCP_ATC_EDC_GATCL1_CNT__VI;
typedef union TCP_CNTL2__VI regTCP_CNTL2__VI;
typedef union TCP_DSM_CNTL__VI regTCP_DSM_CNTL__VI;
typedef union TCP_EDC_CNT__VI regTCP_EDC_CNT__VI;
typedef union TCP_GATCL1_CNTL__VI regTCP_GATCL1_CNTL__VI;
typedef union TCP_GATCL1_DSM_CNTL__VI regTCP_GATCL1_DSM_CNTL__VI;
typedef union TD_DSM_CNTL__VI regTD_DSM_CNTL__VI;
typedef union VGT_DISPATCH_DRAW_INDEX__VI regVGT_DISPATCH_DRAW_INDEX__VI;
typedef union VGT_TESS_DISTRIBUTION__VI regVGT_TESS_DISTRIBUTION__VI;
typedef union VM_INIT_STATUS__VI regVM_INIT_STATUS__VI;
typedef union VM_L2_CNTL4__VI regVM_L2_CNTL4__VI;
typedef union WD_DEBUG_REG10__VI regWD_DEBUG_REG10__VI;
typedef union WD_DEBUG_REG6__VI regWD_DEBUG_REG6__VI;
typedef union WD_DEBUG_REG7__VI regWD_DEBUG_REG7__VI;
typedef union WD_DEBUG_REG8__VI regWD_DEBUG_REG8__VI;
typedef union WD_DEBUG_REG9__VI regWD_DEBUG_REG9__VI;
typedef union WD_QOS__VI regWD_QOS__VI;
#endif  // SI_CI_VI_MERGED_TYPEDEF_HEADER
