"D:/RTL_FPGA/loop_generators/for_generator.v=work,Verilog 2001"
"D:/RTL_FPGA/loop_generators/full_adder.v=work,Verilog 2001"
"D:/RTL_FPGA/loop_generators/halfadder.v=work,Verilog 2001"
"D:/RTL_FPGA/loop_generators/my_design_tf.v=work,Verilog 2001"
