// Seed: 2656847774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_6 = 0;
  output wire id_1;
  wire id_12;
  generate
    logic id_13 = -1 - id_9;
  endgenerate
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    output tri1  id_2,
    output uwire id_3,
    output tri   id_4,
    input  tri0  id_5,
    input  wand  id_6,
    input  wor   id_7
);
  wire id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_10
  );
endmodule
