;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit top_file : 
  module pc_counter_plus_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip pc : UInt<32>, out : UInt<32>, out4 : UInt<32>}
    
    reg reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[pc_counter_plus_4.scala 10:22]
    reg <= io.pc @[pc_counter_plus_4.scala 11:9]
    io.out <= reg @[pc_counter_plus_4.scala 12:12]
    node _io_out4_T = add(reg, UInt<3>("h04")) @[pc_counter_plus_4.scala 13:20]
    node _io_out4_T_1 = tail(_io_out4_T, 1) @[pc_counter_plus_4.scala 13:20]
    io.out4 <= _io_out4_T_1 @[pc_counter_plus_4.scala 13:13]
    
  module alu_control : 
    input clock : Clock
    input reset : Reset
    output io : {flip op_code : UInt<7>, flip fn3 : UInt<3>, flip fn7 : UInt<7>, flip lumop : UInt<32>, out : UInt<32>}
    
    node mop = bits(io.fn7, 3, 2) @[alu_control.scala 13:21]
    node _T = eq(io.op_code, UInt<6>("h033")) @[alu_control.scala 15:21]
    when _T : @[alu_control.scala 15:37]
      node _T_1 = eq(io.fn7, UInt<1>("h00")) @[alu_control.scala 16:21]
      when _T_1 : @[alu_control.scala 16:28]
        node _T_2 = eq(io.fn3, UInt<1>("h00")) @[alu_control.scala 18:25]
        when _T_2 : @[alu_control.scala 18:32]
          io.out <= UInt<1>("h00") @[alu_control.scala 19:24]
          skip @[alu_control.scala 18:32]
        else : @[alu_control.scala 22:37]
          node _T_3 = eq(io.fn3, UInt<1>("h01")) @[alu_control.scala 22:30]
          when _T_3 : @[alu_control.scala 22:37]
            io.out <= UInt<2>("h02") @[alu_control.scala 23:24]
            skip @[alu_control.scala 22:37]
          else : @[alu_control.scala 26:37]
            node _T_4 = eq(io.fn3, UInt<2>("h02")) @[alu_control.scala 26:30]
            when _T_4 : @[alu_control.scala 26:37]
              io.out <= UInt<3>("h04") @[alu_control.scala 27:24]
              skip @[alu_control.scala 26:37]
            else : @[alu_control.scala 30:37]
              node _T_5 = eq(io.fn3, UInt<2>("h03")) @[alu_control.scala 30:30]
              when _T_5 : @[alu_control.scala 30:37]
                io.out <= UInt<3>("h06") @[alu_control.scala 31:24]
                skip @[alu_control.scala 30:37]
              else : @[alu_control.scala 34:37]
                node _T_6 = eq(io.fn3, UInt<3>("h04")) @[alu_control.scala 34:30]
                when _T_6 : @[alu_control.scala 34:37]
                  io.out <= UInt<4>("h09") @[alu_control.scala 35:24]
                  skip @[alu_control.scala 34:37]
                else : @[alu_control.scala 38:37]
                  node _T_7 = eq(io.fn3, UInt<3>("h05")) @[alu_control.scala 38:30]
                  when _T_7 : @[alu_control.scala 38:37]
                    io.out <= UInt<4>("h0b") @[alu_control.scala 39:24]
                    skip @[alu_control.scala 38:37]
                  else : @[alu_control.scala 42:37]
                    node _T_8 = eq(io.fn3, UInt<3>("h06")) @[alu_control.scala 42:30]
                    when _T_8 : @[alu_control.scala 42:37]
                      io.out <= UInt<4>("h0d") @[alu_control.scala 43:24]
                      skip @[alu_control.scala 42:37]
                    else : @[alu_control.scala 46:37]
                      node _T_9 = eq(io.fn3, UInt<3>("h07")) @[alu_control.scala 46:30]
                      when _T_9 : @[alu_control.scala 46:37]
                        io.out <= UInt<4>("h0f") @[alu_control.scala 47:24]
                        skip @[alu_control.scala 46:37]
                      else : @[alu_control.scala 49:23]
                        io.out <= UInt<1>("h00") @[alu_control.scala 50:24]
                        skip @[alu_control.scala 49:23]
        skip @[alu_control.scala 16:28]
      else : @[alu_control.scala 55:33]
        node _T_10 = eq(io.fn7, UInt<1>("h01")) @[alu_control.scala 55:26]
        when _T_10 : @[alu_control.scala 55:33]
          node _T_11 = eq(io.fn3, UInt<1>("h00")) @[alu_control.scala 57:25]
          when _T_11 : @[alu_control.scala 57:32]
            io.out <= UInt<5>("h011") @[alu_control.scala 58:24]
            skip @[alu_control.scala 57:32]
          else : @[alu_control.scala 61:37]
            node _T_12 = eq(io.fn3, UInt<3>("h05")) @[alu_control.scala 61:30]
            when _T_12 : @[alu_control.scala 61:37]
              io.out <= UInt<5>("h012") @[alu_control.scala 62:24]
              skip @[alu_control.scala 61:37]
            else : @[alu_control.scala 64:23]
              io.out <= UInt<1>("h00") @[alu_control.scala 65:24]
              skip @[alu_control.scala 64:23]
          skip @[alu_control.scala 55:33]
        else : @[alu_control.scala 71:19]
          io.out <= UInt<1>("h00") @[alu_control.scala 72:20]
          skip @[alu_control.scala 71:19]
      skip @[alu_control.scala 15:37]
    else : @[alu_control.scala 80:42]
      node _T_13 = eq(io.op_code, UInt<5>("h013")) @[alu_control.scala 80:26]
      when _T_13 : @[alu_control.scala 80:42]
        node _T_14 = eq(io.fn7, UInt<1>("h00")) @[alu_control.scala 81:21]
        when _T_14 : @[alu_control.scala 81:28]
          node _T_15 = eq(io.fn3, UInt<1>("h01")) @[alu_control.scala 83:25]
          when _T_15 : @[alu_control.scala 83:32]
            io.out <= UInt<2>("h03") @[alu_control.scala 84:24]
            skip @[alu_control.scala 83:32]
          else : @[alu_control.scala 87:37]
            node _T_16 = eq(io.fn3, UInt<3>("h05")) @[alu_control.scala 87:30]
            when _T_16 : @[alu_control.scala 87:37]
              io.out <= UInt<4>("h0c") @[alu_control.scala 88:24]
              skip @[alu_control.scala 87:37]
            else : @[alu_control.scala 94:37]
              node _T_17 = eq(io.fn3, UInt<1>("h00")) @[alu_control.scala 94:30]
              when _T_17 : @[alu_control.scala 94:37]
                io.out <= UInt<1>("h01") @[alu_control.scala 95:24]
                skip @[alu_control.scala 94:37]
              else : @[alu_control.scala 98:37]
                node _T_18 = eq(io.fn3, UInt<2>("h02")) @[alu_control.scala 98:30]
                when _T_18 : @[alu_control.scala 98:37]
                  io.out <= UInt<3>("h05") @[alu_control.scala 99:24]
                  skip @[alu_control.scala 98:37]
                else : @[alu_control.scala 102:37]
                  node _T_19 = eq(io.fn3, UInt<2>("h03")) @[alu_control.scala 102:30]
                  when _T_19 : @[alu_control.scala 102:37]
                    io.out <= UInt<3>("h07") @[alu_control.scala 103:24]
                    skip @[alu_control.scala 102:37]
                  else : @[alu_control.scala 106:37]
                    node _T_20 = eq(io.fn3, UInt<3>("h04")) @[alu_control.scala 106:30]
                    when _T_20 : @[alu_control.scala 106:37]
                      io.out <= UInt<4>("h0a") @[alu_control.scala 107:24]
                      skip @[alu_control.scala 106:37]
                    else : @[alu_control.scala 110:37]
                      node _T_21 = eq(io.fn3, UInt<3>("h06")) @[alu_control.scala 110:30]
                      when _T_21 : @[alu_control.scala 110:37]
                        io.out <= UInt<4>("h0e") @[alu_control.scala 111:24]
                        skip @[alu_control.scala 110:37]
                      else : @[alu_control.scala 114:37]
                        node _T_22 = eq(io.fn3, UInt<3>("h07")) @[alu_control.scala 114:30]
                        when _T_22 : @[alu_control.scala 114:37]
                          io.out <= UInt<5>("h010") @[alu_control.scala 115:24]
                          skip @[alu_control.scala 114:37]
                        else : @[alu_control.scala 119:23]
                          io.out <= UInt<1>("h00") @[alu_control.scala 120:24]
                          skip @[alu_control.scala 119:23]
          skip @[alu_control.scala 81:28]
        else : @[alu_control.scala 125:33]
          node _T_23 = eq(io.fn7, UInt<1>("h01")) @[alu_control.scala 125:26]
          when _T_23 : @[alu_control.scala 125:33]
            node _T_24 = eq(io.fn3, UInt<3>("h05")) @[alu_control.scala 127:25]
            when _T_24 : @[alu_control.scala 127:32]
              io.out <= UInt<5>("h013") @[alu_control.scala 128:24]
              skip @[alu_control.scala 127:32]
            else : @[alu_control.scala 130:23]
              io.out <= UInt<1>("h00") @[alu_control.scala 131:24]
              skip @[alu_control.scala 130:23]
            skip @[alu_control.scala 125:33]
          else : @[alu_control.scala 134:19]
            io.out <= UInt<1>("h00") @[alu_control.scala 135:20]
            skip @[alu_control.scala 134:19]
        skip @[alu_control.scala 80:42]
      else : @[alu_control.scala 141:42]
        node _T_25 = eq(io.op_code, UInt<7>("h067")) @[alu_control.scala 141:26]
        when _T_25 : @[alu_control.scala 141:42]
          io.out <= UInt<5>("h019") @[alu_control.scala 142:16]
          skip @[alu_control.scala 141:42]
        else : @[alu_control.scala 145:42]
          node _T_26 = eq(io.op_code, UInt<2>("h03")) @[alu_control.scala 145:26]
          when _T_26 : @[alu_control.scala 145:42]
            node _T_27 = eq(io.fn3, UInt<2>("h02")) @[alu_control.scala 146:22]
            when _T_27 : @[alu_control.scala 146:29]
              io.out <= UInt<5>("h01c") @[alu_control.scala 147:20]
              skip @[alu_control.scala 146:29]
            else : @[alu_control.scala 149:20]
              io.out <= UInt<1>("h00") @[alu_control.scala 150:20]
              skip @[alu_control.scala 149:20]
            skip @[alu_control.scala 145:42]
          else : @[alu_control.scala 155:42]
            node _T_28 = eq(io.op_code, UInt<7>("h06f")) @[alu_control.scala 155:26]
            when _T_28 : @[alu_control.scala 155:42]
              io.out <= UInt<5>("h018") @[alu_control.scala 156:16]
              skip @[alu_control.scala 155:42]
            else : @[alu_control.scala 160:42]
              node _T_29 = eq(io.op_code, UInt<7>("h063")) @[alu_control.scala 160:26]
              when _T_29 : @[alu_control.scala 160:42]
                node _T_30 = eq(io.fn3, UInt<1>("h00")) @[alu_control.scala 162:21]
                when _T_30 : @[alu_control.scala 162:28]
                  io.out <= UInt<5>("h014") @[alu_control.scala 163:20]
                  skip @[alu_control.scala 162:28]
                else : @[alu_control.scala 166:33]
                  node _T_31 = eq(io.fn3, UInt<1>("h01")) @[alu_control.scala 166:26]
                  when _T_31 : @[alu_control.scala 166:33]
                    io.out <= UInt<5>("h015") @[alu_control.scala 167:20]
                    skip @[alu_control.scala 166:33]
                  else : @[alu_control.scala 170:33]
                    node _T_32 = eq(io.fn3, UInt<3>("h04")) @[alu_control.scala 170:26]
                    when _T_32 : @[alu_control.scala 170:33]
                      io.out <= UInt<5>("h016") @[alu_control.scala 171:20]
                      skip @[alu_control.scala 170:33]
                    else : @[alu_control.scala 178:33]
                      node _T_33 = eq(io.fn3, UInt<3>("h06")) @[alu_control.scala 178:26]
                      when _T_33 : @[alu_control.scala 178:33]
                        io.out <= UInt<4>("h08") @[alu_control.scala 179:20]
                        skip @[alu_control.scala 178:33]
                      else : @[alu_control.scala 182:33]
                        node _T_34 = eq(io.fn3, UInt<3>("h07")) @[alu_control.scala 182:26]
                        when _T_34 : @[alu_control.scala 182:33]
                          io.out <= UInt<5>("h017") @[alu_control.scala 183:20]
                          skip @[alu_control.scala 182:33]
                        else : @[alu_control.scala 185:19]
                          io.out <= UInt<5>("h01e") @[alu_control.scala 186:20]
                          skip @[alu_control.scala 185:19]
                skip @[alu_control.scala 160:42]
              else : @[alu_control.scala 190:41]
                node _T_35 = eq(io.op_code, UInt<6>("h023")) @[alu_control.scala 190:25]
                when _T_35 : @[alu_control.scala 190:41]
                  node _T_36 = eq(io.fn3, UInt<2>("h02")) @[alu_control.scala 191:21]
                  when _T_36 : @[alu_control.scala 191:28]
                    io.out <= UInt<5>("h01b") @[alu_control.scala 192:20]
                    skip @[alu_control.scala 191:28]
                  else : @[alu_control.scala 194:19]
                    io.out <= UInt<1>("h00") @[alu_control.scala 195:20]
                    skip @[alu_control.scala 194:19]
                  skip @[alu_control.scala 190:41]
                else : @[alu_control.scala 199:62]
                  node _T_37 = eq(io.op_code, UInt<7>("h057")) @[alu_control.scala 199:25]
                  node _T_38 = eq(io.fn3, UInt<3>("h07")) @[alu_control.scala 199:50]
                  node _T_39 = and(_T_37, _T_38) @[alu_control.scala 199:41]
                  when _T_39 : @[alu_control.scala 199:62]
                    node _T_40 = eq(io.fn3, UInt<3>("h07")) @[alu_control.scala 200:21]
                    when _T_40 : @[alu_control.scala 200:28]
                      io.out <= UInt<5>("h01d") @[alu_control.scala 201:20]
                      skip @[alu_control.scala 200:28]
                    else : @[alu_control.scala 203:19]
                      io.out <= UInt<1>("h00") @[alu_control.scala 204:20]
                      skip @[alu_control.scala 203:19]
                    skip @[alu_control.scala 199:62]
                  else : @[alu_control.scala 209:41]
                    node _T_41 = eq(io.op_code, UInt<3>("h07")) @[alu_control.scala 209:25]
                    when _T_41 : @[alu_control.scala 209:41]
                      node _T_42 = eq(mop, UInt<1>("h00")) @[alu_control.scala 210:18]
                      node _T_43 = eq(io.lumop, UInt<1>("h00")) @[alu_control.scala 210:41]
                      node _T_44 = and(_T_42, _T_43) @[alu_control.scala 210:29]
                      when _T_44 : @[alu_control.scala 210:56]
                        io.out <= UInt<5>("h01e") @[alu_control.scala 211:20]
                        skip @[alu_control.scala 210:56]
                      else : @[alu_control.scala 213:19]
                        io.out <= UInt<1>("h00") @[alu_control.scala 214:20]
                        skip @[alu_control.scala 213:19]
                      skip @[alu_control.scala 209:41]
                    else : @[alu_control.scala 219:41]
                      node _T_45 = eq(io.op_code, UInt<6>("h027")) @[alu_control.scala 219:25]
                      when _T_45 : @[alu_control.scala 219:41]
                        node _T_46 = eq(mop, UInt<1>("h00")) @[alu_control.scala 220:18]
                        node _T_47 = eq(io.lumop, UInt<1>("h00")) @[alu_control.scala 220:41]
                        node _T_48 = and(_T_46, _T_47) @[alu_control.scala 220:29]
                        when _T_48 : @[alu_control.scala 220:56]
                          io.out <= UInt<6>("h020") @[alu_control.scala 221:20]
                          skip @[alu_control.scala 220:56]
                        else : @[alu_control.scala 223:19]
                          io.out <= UInt<1>("h00") @[alu_control.scala 224:20]
                          skip @[alu_control.scala 223:19]
                        skip @[alu_control.scala 219:41]
                      else : @[alu_control.scala 229:63]
                        node _T_49 = eq(io.op_code, UInt<7>("h057")) @[alu_control.scala 229:26]
                        node _T_50 = eq(io.fn3, UInt<1>("h00")) @[alu_control.scala 229:51]
                        node _T_51 = and(_T_49, _T_50) @[alu_control.scala 229:42]
                        when _T_51 : @[alu_control.scala 229:63]
                          node _T_52 = bits(io.fn7, 6, 1) @[alu_control.scala 231:20]
                          node _T_53 = eq(_T_52, UInt<1>("h00")) @[alu_control.scala 231:25]
                          when _T_53 : @[alu_control.scala 231:40]
                            io.out <= UInt<5>("h01f") @[alu_control.scala 232:20]
                            skip @[alu_control.scala 231:40]
                          else : @[alu_control.scala 235:45]
                            node _T_54 = bits(io.fn7, 6, 1) @[alu_control.scala 235:25]
                            node _T_55 = eq(_T_54, UInt<2>("h02")) @[alu_control.scala 235:30]
                            when _T_55 : @[alu_control.scala 235:45]
                              io.out <= UInt<5>("h01f") @[alu_control.scala 236:20]
                              skip @[alu_control.scala 235:45]
                            else : @[alu_control.scala 239:45]
                              node _T_56 = bits(io.fn7, 6, 1) @[alu_control.scala 239:25]
                              node _T_57 = eq(_T_56, UInt<3>("h04")) @[alu_control.scala 239:30]
                              when _T_57 : @[alu_control.scala 239:45]
                                io.out <= UInt<5>("h01f") @[alu_control.scala 240:20]
                                skip @[alu_control.scala 239:45]
                              else : @[alu_control.scala 243:45]
                                node _T_58 = bits(io.fn7, 6, 1) @[alu_control.scala 243:25]
                                node _T_59 = eq(_T_58, UInt<3>("h05")) @[alu_control.scala 243:30]
                                when _T_59 : @[alu_control.scala 243:45]
                                  io.out <= UInt<5>("h01f") @[alu_control.scala 244:20]
                                  skip @[alu_control.scala 243:45]
                                else : @[alu_control.scala 246:45]
                                  node _T_60 = bits(io.fn7, 6, 1) @[alu_control.scala 246:25]
                                  node _T_61 = eq(_T_60, UInt<1>("h00")) @[alu_control.scala 246:30]
                                  when _T_61 : @[alu_control.scala 246:45]
                                    io.out <= UInt<5>("h01f") @[alu_control.scala 247:20]
                                    skip @[alu_control.scala 246:45]
                                  else : @[alu_control.scala 249:45]
                                    node _T_62 = bits(io.fn7, 6, 1) @[alu_control.scala 249:25]
                                    node _T_63 = eq(_T_62, UInt<1>("h00")) @[alu_control.scala 249:30]
                                    when _T_63 : @[alu_control.scala 249:45]
                                      io.out <= UInt<5>("h01f") @[alu_control.scala 250:20]
                                      skip @[alu_control.scala 249:45]
                                    else : @[alu_control.scala 251:20]
                                      io.out <= UInt<1>("h00") @[alu_control.scala 252:19]
                                      skip @[alu_control.scala 251:20]
                          skip @[alu_control.scala 229:63]
                        else : @[alu_control.scala 256:63]
                          node _T_64 = eq(io.op_code, UInt<7>("h057")) @[alu_control.scala 256:26]
                          node _T_65 = eq(io.fn3, UInt<3>("h04")) @[alu_control.scala 256:51]
                          node _T_66 = and(_T_64, _T_65) @[alu_control.scala 256:42]
                          when _T_66 : @[alu_control.scala 256:63]
                            node _T_67 = bits(io.fn7, 6, 1) @[alu_control.scala 258:20]
                            node _T_68 = eq(_T_67, UInt<1>("h00")) @[alu_control.scala 258:25]
                            when _T_68 : @[alu_control.scala 258:40]
                              io.out <= UInt<6>("h032") @[alu_control.scala 259:20]
                              skip @[alu_control.scala 258:40]
                            else : @[alu_control.scala 262:45]
                              node _T_69 = bits(io.fn7, 6, 1) @[alu_control.scala 262:25]
                              node _T_70 = eq(_T_69, UInt<2>("h02")) @[alu_control.scala 262:30]
                              when _T_70 : @[alu_control.scala 262:45]
                                io.out <= UInt<6>("h033") @[alu_control.scala 263:20]
                                skip @[alu_control.scala 262:45]
                              else : @[alu_control.scala 266:45]
                                node _T_71 = bits(io.fn7, 6, 1) @[alu_control.scala 266:25]
                                node _T_72 = eq(_T_71, UInt<3>("h04")) @[alu_control.scala 266:30]
                                when _T_72 : @[alu_control.scala 266:45]
                                  io.out <= UInt<6>("h034") @[alu_control.scala 267:20]
                                  skip @[alu_control.scala 266:45]
                                else : @[alu_control.scala 270:45]
                                  node _T_73 = bits(io.fn7, 6, 1) @[alu_control.scala 270:25]
                                  node _T_74 = eq(_T_73, UInt<3>("h05")) @[alu_control.scala 270:30]
                                  when _T_74 : @[alu_control.scala 270:45]
                                    io.out <= UInt<6>("h035") @[alu_control.scala 271:20]
                                    skip @[alu_control.scala 270:45]
                                  else : @[alu_control.scala 273:45]
                                    node _T_75 = bits(io.fn7, 6, 1) @[alu_control.scala 273:25]
                                    node _T_76 = eq(_T_75, UInt<1>("h00")) @[alu_control.scala 273:30]
                                    when _T_76 : @[alu_control.scala 273:45]
                                      io.out <= UInt<6>("h036") @[alu_control.scala 274:20]
                                      skip @[alu_control.scala 273:45]
                                    else : @[alu_control.scala 276:45]
                                      node _T_77 = bits(io.fn7, 6, 1) @[alu_control.scala 276:25]
                                      node _T_78 = eq(_T_77, UInt<1>("h00")) @[alu_control.scala 276:30]
                                      when _T_78 : @[alu_control.scala 276:45]
                                        io.out <= UInt<6>("h037") @[alu_control.scala 277:20]
                                        skip @[alu_control.scala 276:45]
                                      else : @[alu_control.scala 278:20]
                                        io.out <= UInt<1>("h00") @[alu_control.scala 279:19]
                                        skip @[alu_control.scala 278:20]
                            skip @[alu_control.scala 256:63]
                          else : @[alu_control.scala 283:15]
                            io.out <= UInt<1>("h00") @[alu_control.scala 284:16]
                            skip @[alu_control.scala 283:15]
    
  module alu : 
    input clock : Clock
    input reset : Reset
    output io : {flip alu : UInt<32>, flip a : SInt<32>, flip b : SInt<32>, flip vs1 : UInt<128>, flip vs2 : UInt<128>, out : SInt<32>, branch : UInt<1>, vec_out : UInt<128>, flip sew : UInt<3>, flip vec : UInt<1>}
    
    wire out8 : UInt<8>[16] @[alu.scala 57:23]
    out8[0] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[1] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[2] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[3] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[4] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[5] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[6] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[7] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[8] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[9] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[10] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[11] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[12] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[13] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[14] <= UInt<8>("h00") @[alu.scala 57:23]
    out8[15] <= UInt<8>("h00") @[alu.scala 57:23]
    wire out16 : UInt<16>[8] @[alu.scala 58:24]
    out16[0] <= UInt<16>("h00") @[alu.scala 58:24]
    out16[1] <= UInt<16>("h00") @[alu.scala 58:24]
    out16[2] <= UInt<16>("h00") @[alu.scala 58:24]
    out16[3] <= UInt<16>("h00") @[alu.scala 58:24]
    out16[4] <= UInt<16>("h00") @[alu.scala 58:24]
    out16[5] <= UInt<16>("h00") @[alu.scala 58:24]
    out16[6] <= UInt<16>("h00") @[alu.scala 58:24]
    out16[7] <= UInt<16>("h00") @[alu.scala 58:24]
    wire out32 : UInt<32>[4] @[alu.scala 59:24]
    out32[0] <= UInt<32>("h00") @[alu.scala 59:24]
    out32[1] <= UInt<32>("h00") @[alu.scala 59:24]
    out32[2] <= UInt<32>("h00") @[alu.scala 59:24]
    out32[3] <= UInt<32>("h00") @[alu.scala 59:24]
    wire out64 : UInt<64>[2] @[alu.scala 60:24]
    out64[0] <= UInt<64>("h00") @[alu.scala 60:24]
    out64[1] <= UInt<64>("h00") @[alu.scala 60:24]
    io.vec_out <= UInt<1>("h00") @[alu.scala 61:16]
    io.out <= asSInt(UInt<1>("h00")) @[alu.scala 62:12]
    node _T = eq(io.vec, UInt<1>("h00")) @[alu.scala 68:17]
    when _T : @[alu.scala 68:24]
      node _T_1 = eq(io.alu, UInt<32>("h00")) @[alu.scala 69:18]
      node _T_2 = eq(io.alu, UInt<32>("h01")) @[alu.scala 69:36]
      node _T_3 = or(_T_1, _T_2) @[alu.scala 69:26]
      when _T_3 : @[alu.scala 69:45]
        node _io_out_T = add(io.a, io.b) @[alu.scala 70:22]
        node _io_out_T_1 = tail(_io_out_T, 1) @[alu.scala 70:22]
        node _io_out_T_2 = asSInt(_io_out_T_1) @[alu.scala 70:22]
        io.out <= _io_out_T_2 @[alu.scala 70:14]
        skip @[alu.scala 69:45]
      else : @[alu.scala 73:49]
        node _T_4 = eq(io.alu, UInt<32>("h02")) @[alu.scala 73:22]
        node _T_5 = eq(io.alu, UInt<32>("h03")) @[alu.scala 73:40]
        node _T_6 = or(_T_4, _T_5) @[alu.scala 73:30]
        when _T_6 : @[alu.scala 73:49]
          node _io_out_T_3 = bits(io.b, 15, 0) @[alu.scala 74:30]
          node _io_out_T_4 = dshl(io.a, _io_out_T_3) @[alu.scala 74:22]
          io.out <= _io_out_T_4 @[alu.scala 74:14]
          skip @[alu.scala 73:49]
        else : @[alu.scala 77:49]
          node _T_7 = eq(io.alu, UInt<32>("h04")) @[alu.scala 77:22]
          node _T_8 = eq(io.alu, UInt<32>("h05")) @[alu.scala 77:40]
          node _T_9 = or(_T_7, _T_8) @[alu.scala 77:30]
          when _T_9 : @[alu.scala 77:49]
            node _T_10 = lt(io.a, io.b) @[alu.scala 79:18]
            when _T_10 : @[alu.scala 79:25]
              io.out <= asSInt(UInt<2>("h01")) @[alu.scala 80:16]
              skip @[alu.scala 79:25]
            else : @[alu.scala 82:17]
              io.out <= asSInt(UInt<1>("h00")) @[alu.scala 83:16]
              skip @[alu.scala 82:17]
            skip @[alu.scala 77:49]
          else : @[alu.scala 86:51]
            node _T_11 = eq(io.alu, UInt<32>("h06")) @[alu.scala 86:22]
            node _T_12 = eq(io.alu, UInt<32>("h07")) @[alu.scala 86:41]
            node _T_13 = or(_T_11, _T_12) @[alu.scala 86:31]
            when _T_13 : @[alu.scala 86:51]
              node _T_14 = asUInt(io.a) @[alu.scala 88:18]
              node _T_15 = asUInt(io.b) @[alu.scala 88:32]
              node _T_16 = lt(_T_14, _T_15) @[alu.scala 88:25]
              when _T_16 : @[alu.scala 88:39]
                io.out <= asSInt(UInt<2>("h01")) @[alu.scala 89:16]
                skip @[alu.scala 88:39]
              else : @[alu.scala 91:17]
                io.out <= asSInt(UInt<1>("h00")) @[alu.scala 92:16]
                skip @[alu.scala 91:17]
              skip @[alu.scala 86:51]
            else : @[alu.scala 95:49]
              node _T_17 = eq(io.alu, UInt<32>("h09")) @[alu.scala 95:22]
              node _T_18 = eq(io.alu, UInt<32>("h0a")) @[alu.scala 95:40]
              node _T_19 = or(_T_17, _T_18) @[alu.scala 95:30]
              when _T_19 : @[alu.scala 95:49]
                node _io_out_T_5 = xor(io.a, io.b) @[alu.scala 96:22]
                node _io_out_T_6 = asSInt(_io_out_T_5) @[alu.scala 96:22]
                io.out <= _io_out_T_6 @[alu.scala 96:14]
                skip @[alu.scala 95:49]
              else : @[alu.scala 99:49]
                node _T_20 = eq(io.alu, UInt<32>("h0b")) @[alu.scala 99:22]
                node _T_21 = eq(io.alu, UInt<32>("h0c")) @[alu.scala 99:40]
                node _T_22 = or(_T_20, _T_21) @[alu.scala 99:30]
                when _T_22 : @[alu.scala 99:49]
                  node _io_out_T_7 = bits(io.b, 15, 0) @[alu.scala 100:29]
                  node _io_out_T_8 = dshr(io.a, _io_out_T_7) @[alu.scala 100:22]
                  io.out <= _io_out_T_8 @[alu.scala 100:14]
                  skip @[alu.scala 99:49]
                else : @[alu.scala 103:47]
                  node _T_23 = eq(io.alu, UInt<32>("h0d")) @[alu.scala 103:22]
                  node _T_24 = eq(io.alu, UInt<32>("h0e")) @[alu.scala 103:39]
                  node _T_25 = or(_T_23, _T_24) @[alu.scala 103:29]
                  when _T_25 : @[alu.scala 103:47]
                    node _io_out_T_9 = or(io.a, io.b) @[alu.scala 104:22]
                    node _io_out_T_10 = asSInt(_io_out_T_9) @[alu.scala 104:22]
                    io.out <= _io_out_T_10 @[alu.scala 104:14]
                    skip @[alu.scala 103:47]
                  else : @[alu.scala 107:49]
                    node _T_26 = eq(io.alu, UInt<32>("h0f")) @[alu.scala 107:22]
                    node _T_27 = eq(io.alu, UInt<32>("h010")) @[alu.scala 107:40]
                    node _T_28 = or(_T_26, _T_27) @[alu.scala 107:30]
                    when _T_28 : @[alu.scala 107:49]
                      node _io_out_T_11 = and(io.a, io.b) @[alu.scala 108:22]
                      node _io_out_T_12 = asSInt(_io_out_T_11) @[alu.scala 108:22]
                      io.out <= _io_out_T_12 @[alu.scala 108:14]
                      skip @[alu.scala 107:49]
                    else : @[alu.scala 111:30]
                      node _T_29 = eq(io.alu, UInt<32>("h011")) @[alu.scala 111:22]
                      when _T_29 : @[alu.scala 111:30]
                        node _io_out_T_13 = sub(io.a, io.b) @[alu.scala 112:22]
                        node _io_out_T_14 = tail(_io_out_T_13, 1) @[alu.scala 112:22]
                        node _io_out_T_15 = asSInt(_io_out_T_14) @[alu.scala 112:22]
                        io.out <= _io_out_T_15 @[alu.scala 112:14]
                        skip @[alu.scala 111:30]
                      else : @[alu.scala 115:49]
                        node _T_30 = eq(io.alu, UInt<32>("h012")) @[alu.scala 115:22]
                        node _T_31 = eq(io.alu, UInt<32>("h013")) @[alu.scala 115:40]
                        node _T_32 = or(_T_30, _T_31) @[alu.scala 115:30]
                        when _T_32 : @[alu.scala 115:49]
                          node _io_out_T_16 = bits(io.b, 15, 0) @[alu.scala 116:28]
                          node _io_out_T_17 = dshr(io.a, _io_out_T_16) @[alu.scala 116:21]
                          io.out <= _io_out_T_17 @[alu.scala 116:14]
                          skip @[alu.scala 115:49]
                        else : @[alu.scala 119:49]
                          node _T_33 = eq(io.alu, UInt<32>("h018")) @[alu.scala 119:22]
                          node _T_34 = eq(io.alu, UInt<32>("h019")) @[alu.scala 119:40]
                          node _T_35 = or(_T_33, _T_34) @[alu.scala 119:30]
                          when _T_35 : @[alu.scala 119:49]
                            io.out <= io.a @[alu.scala 120:14]
                            skip @[alu.scala 119:49]
                          else : @[alu.scala 123:29]
                            node _T_36 = eq(io.alu, UInt<32>("h01b")) @[alu.scala 123:22]
                            when _T_36 : @[alu.scala 123:29]
                              node _io_out_T_18 = add(io.a, io.b) @[alu.scala 124:22]
                              node _io_out_T_19 = tail(_io_out_T_18, 1) @[alu.scala 124:22]
                              node _io_out_T_20 = asSInt(_io_out_T_19) @[alu.scala 124:22]
                              io.out <= _io_out_T_20 @[alu.scala 124:14]
                              skip @[alu.scala 123:29]
                            else : @[alu.scala 127:29]
                              node _T_37 = eq(io.alu, UInt<32>("h01c")) @[alu.scala 127:22]
                              when _T_37 : @[alu.scala 127:29]
                                node _io_out_T_21 = add(io.a, io.b) @[alu.scala 128:22]
                                node _io_out_T_22 = tail(_io_out_T_21, 1) @[alu.scala 128:22]
                                node _io_out_T_23 = asSInt(_io_out_T_22) @[alu.scala 128:22]
                                io.out <= _io_out_T_23 @[alu.scala 128:14]
                                skip @[alu.scala 127:29]
                              else : @[alu.scala 131:33]
                                node _T_38 = eq(io.alu, UInt<32>("h01d")) @[alu.scala 131:22]
                                when _T_38 : @[alu.scala 131:33]
                                  node _T_39 = asUInt(io.a) @[alu.scala 133:17]
                                  node _T_40 = asUInt(io.b) @[alu.scala 133:32]
                                  node _T_41 = leq(_T_39, _T_40) @[alu.scala 133:24]
                                  when _T_41 : @[alu.scala 133:39]
                                    io.out <= io.a @[alu.scala 134:16]
                                    skip @[alu.scala 133:39]
                                  else : @[alu.scala 136:38]
                                    node _T_42 = mul(asSInt(UInt<3>("h02")), io.b) @[alu.scala 136:30]
                                    node _T_43 = geq(io.a, _T_42) @[alu.scala 136:22]
                                    when _T_43 : @[alu.scala 136:38]
                                      io.out <= io.b @[alu.scala 137:16]
                                      skip @[alu.scala 136:38]
                                    else : @[alu.scala 139:17]
                                      io.out <= asSInt(UInt<1>("h00")) @[alu.scala 140:16]
                                      skip @[alu.scala 139:17]
                                  skip @[alu.scala 131:33]
                                else : @[alu.scala 143:15]
                                  io.out <= asSInt(UInt<1>("h00")) @[alu.scala 144:14]
                                  skip @[alu.scala 143:15]
      skip @[alu.scala 68:24]
    else : @[alu.scala 151:15]
      node _T_44 = eq(io.alu, UInt<32>("h01f")) @[alu.scala 152:18]
      when _T_44 : @[alu.scala 152:29]
        node _T_45 = eq(io.sew, UInt<1>("h00")) @[alu.scala 154:19]
        node _T_46 = eq(io.alu, UInt<32>("h01f")) @[alu.scala 154:40]
        node _T_47 = and(_T_45, _T_46) @[alu.scala 154:31]
        when _T_47 : @[alu.scala 154:50]
          node _out8_0_T = bits(io.vs1, 7, 0) @[alu.scala 155:26]
          node _out8_0_T_1 = bits(io.vs2, 7, 0) @[alu.scala 155:40]
          node _out8_0_T_2 = add(_out8_0_T, _out8_0_T_1) @[alu.scala 155:32]
          node _out8_0_T_3 = tail(_out8_0_T_2, 1) @[alu.scala 155:32]
          out8[0] <= _out8_0_T_3 @[alu.scala 155:17]
          node _out8_1_T = bits(io.vs1, 15, 8) @[alu.scala 156:26]
          node _out8_1_T_1 = bits(io.vs2, 15, 8) @[alu.scala 156:41]
          node _out8_1_T_2 = add(_out8_1_T, _out8_1_T_1) @[alu.scala 156:33]
          node _out8_1_T_3 = tail(_out8_1_T_2, 1) @[alu.scala 156:33]
          out8[1] <= _out8_1_T_3 @[alu.scala 156:17]
          node _out8_2_T = bits(io.vs1, 23, 16) @[alu.scala 157:26]
          node _out8_2_T_1 = bits(io.vs2, 23, 16) @[alu.scala 157:42]
          node _out8_2_T_2 = add(_out8_2_T, _out8_2_T_1) @[alu.scala 157:34]
          node _out8_2_T_3 = tail(_out8_2_T_2, 1) @[alu.scala 157:34]
          out8[2] <= _out8_2_T_3 @[alu.scala 157:17]
          node _out8_3_T = bits(io.vs1, 31, 24) @[alu.scala 158:26]
          node _out8_3_T_1 = bits(io.vs2, 31, 24) @[alu.scala 158:42]
          node _out8_3_T_2 = add(_out8_3_T, _out8_3_T_1) @[alu.scala 158:34]
          node _out8_3_T_3 = tail(_out8_3_T_2, 1) @[alu.scala 158:34]
          out8[3] <= _out8_3_T_3 @[alu.scala 158:17]
          node _out8_4_T = bits(io.vs1, 39, 32) @[alu.scala 159:26]
          node _out8_4_T_1 = bits(io.vs2, 39, 32) @[alu.scala 159:42]
          node _out8_4_T_2 = add(_out8_4_T, _out8_4_T_1) @[alu.scala 159:34]
          node _out8_4_T_3 = tail(_out8_4_T_2, 1) @[alu.scala 159:34]
          out8[4] <= _out8_4_T_3 @[alu.scala 159:17]
          node _out8_5_T = bits(io.vs1, 47, 40) @[alu.scala 160:26]
          node _out8_5_T_1 = bits(io.vs2, 47, 40) @[alu.scala 160:42]
          node _out8_5_T_2 = add(_out8_5_T, _out8_5_T_1) @[alu.scala 160:34]
          node _out8_5_T_3 = tail(_out8_5_T_2, 1) @[alu.scala 160:34]
          out8[5] <= _out8_5_T_3 @[alu.scala 160:17]
          node _out8_6_T = bits(io.vs1, 55, 48) @[alu.scala 161:26]
          node _out8_6_T_1 = bits(io.vs2, 55, 48) @[alu.scala 161:42]
          node _out8_6_T_2 = add(_out8_6_T, _out8_6_T_1) @[alu.scala 161:34]
          node _out8_6_T_3 = tail(_out8_6_T_2, 1) @[alu.scala 161:34]
          out8[6] <= _out8_6_T_3 @[alu.scala 161:17]
          node _out8_7_T = bits(io.vs1, 63, 56) @[alu.scala 162:26]
          node _out8_7_T_1 = bits(io.vs2, 63, 56) @[alu.scala 162:42]
          node _out8_7_T_2 = add(_out8_7_T, _out8_7_T_1) @[alu.scala 162:34]
          node _out8_7_T_3 = tail(_out8_7_T_2, 1) @[alu.scala 162:34]
          out8[7] <= _out8_7_T_3 @[alu.scala 162:17]
          node _out8_8_T = bits(io.vs1, 71, 64) @[alu.scala 163:26]
          node _out8_8_T_1 = bits(io.vs2, 71, 64) @[alu.scala 163:42]
          node _out8_8_T_2 = add(_out8_8_T, _out8_8_T_1) @[alu.scala 163:34]
          node _out8_8_T_3 = tail(_out8_8_T_2, 1) @[alu.scala 163:34]
          out8[8] <= _out8_8_T_3 @[alu.scala 163:17]
          node _out8_9_T = bits(io.vs1, 79, 72) @[alu.scala 164:26]
          node _out8_9_T_1 = bits(io.vs2, 79, 72) @[alu.scala 164:42]
          node _out8_9_T_2 = add(_out8_9_T, _out8_9_T_1) @[alu.scala 164:34]
          node _out8_9_T_3 = tail(_out8_9_T_2, 1) @[alu.scala 164:34]
          out8[9] <= _out8_9_T_3 @[alu.scala 164:17]
          node _out8_10_T = bits(io.vs1, 87, 80) @[alu.scala 165:27]
          node _out8_10_T_1 = bits(io.vs2, 87, 80) @[alu.scala 165:43]
          node _out8_10_T_2 = add(_out8_10_T, _out8_10_T_1) @[alu.scala 165:35]
          node _out8_10_T_3 = tail(_out8_10_T_2, 1) @[alu.scala 165:35]
          out8[10] <= _out8_10_T_3 @[alu.scala 165:18]
          node _out8_11_T = bits(io.vs1, 95, 88) @[alu.scala 166:27]
          node _out8_11_T_1 = bits(io.vs2, 95, 88) @[alu.scala 166:43]
          node _out8_11_T_2 = add(_out8_11_T, _out8_11_T_1) @[alu.scala 166:35]
          node _out8_11_T_3 = tail(_out8_11_T_2, 1) @[alu.scala 166:35]
          out8[11] <= _out8_11_T_3 @[alu.scala 166:18]
          node _out8_12_T = bits(io.vs1, 103, 96) @[alu.scala 167:27]
          node _out8_12_T_1 = bits(io.vs2, 103, 96) @[alu.scala 167:44]
          node _out8_12_T_2 = add(_out8_12_T, _out8_12_T_1) @[alu.scala 167:36]
          node _out8_12_T_3 = tail(_out8_12_T_2, 1) @[alu.scala 167:36]
          out8[12] <= _out8_12_T_3 @[alu.scala 167:18]
          node _out8_13_T = bits(io.vs1, 111, 104) @[alu.scala 168:27]
          node _out8_13_T_1 = bits(io.vs2, 111, 104) @[alu.scala 168:45]
          node _out8_13_T_2 = add(_out8_13_T, _out8_13_T_1) @[alu.scala 168:37]
          node _out8_13_T_3 = tail(_out8_13_T_2, 1) @[alu.scala 168:37]
          out8[13] <= _out8_13_T_3 @[alu.scala 168:18]
          node _out8_14_T = bits(io.vs1, 119, 112) @[alu.scala 169:27]
          node _out8_14_T_1 = bits(io.vs2, 119, 112) @[alu.scala 169:45]
          node _out8_14_T_2 = add(_out8_14_T, _out8_14_T_1) @[alu.scala 169:37]
          node _out8_14_T_3 = tail(_out8_14_T_2, 1) @[alu.scala 169:37]
          out8[14] <= _out8_14_T_3 @[alu.scala 169:18]
          node _out8_15_T = bits(io.vs1, 127, 120) @[alu.scala 170:27]
          node _out8_15_T_1 = bits(io.vs2, 127, 120) @[alu.scala 170:45]
          node _out8_15_T_2 = add(_out8_15_T, _out8_15_T_1) @[alu.scala 170:37]
          node _out8_15_T_3 = tail(_out8_15_T_2, 1) @[alu.scala 170:37]
          out8[15] <= _out8_15_T_3 @[alu.scala 170:18]
          skip @[alu.scala 154:50]
        else : @[alu.scala 174:55]
          node _T_48 = eq(io.sew, UInt<1>("h01")) @[alu.scala 174:24]
          node _T_49 = eq(io.alu, UInt<32>("h01f")) @[alu.scala 174:45]
          node _T_50 = and(_T_48, _T_49) @[alu.scala 174:36]
          when _T_50 : @[alu.scala 174:55]
            node _out16_0_T = bits(io.vs1, 15, 0) @[alu.scala 175:27]
            node _out16_0_T_1 = bits(io.vs2, 15, 0) @[alu.scala 175:42]
            node _out16_0_T_2 = add(_out16_0_T, _out16_0_T_1) @[alu.scala 175:34]
            node _out16_0_T_3 = tail(_out16_0_T_2, 1) @[alu.scala 175:34]
            out16[0] <= _out16_0_T_3 @[alu.scala 175:18]
            node _out16_1_T = bits(io.vs1, 31, 16) @[alu.scala 176:27]
            node _out16_1_T_1 = bits(io.vs2, 31, 16) @[alu.scala 176:43]
            node _out16_1_T_2 = add(_out16_1_T, _out16_1_T_1) @[alu.scala 176:35]
            node _out16_1_T_3 = tail(_out16_1_T_2, 1) @[alu.scala 176:35]
            out16[1] <= _out16_1_T_3 @[alu.scala 176:18]
            node _out16_2_T = bits(io.vs1, 47, 32) @[alu.scala 177:27]
            node _out16_2_T_1 = bits(io.vs2, 47, 32) @[alu.scala 177:43]
            node _out16_2_T_2 = add(_out16_2_T, _out16_2_T_1) @[alu.scala 177:35]
            node _out16_2_T_3 = tail(_out16_2_T_2, 1) @[alu.scala 177:35]
            out16[2] <= _out16_2_T_3 @[alu.scala 177:18]
            node _out16_3_T = bits(io.vs1, 63, 48) @[alu.scala 178:27]
            node _out16_3_T_1 = bits(io.vs2, 63, 48) @[alu.scala 178:43]
            node _out16_3_T_2 = add(_out16_3_T, _out16_3_T_1) @[alu.scala 178:35]
            node _out16_3_T_3 = tail(_out16_3_T_2, 1) @[alu.scala 178:35]
            out16[3] <= _out16_3_T_3 @[alu.scala 178:18]
            node _out16_4_T = bits(io.vs1, 79, 64) @[alu.scala 179:27]
            node _out16_4_T_1 = bits(io.vs2, 79, 64) @[alu.scala 179:43]
            node _out16_4_T_2 = add(_out16_4_T, _out16_4_T_1) @[alu.scala 179:35]
            node _out16_4_T_3 = tail(_out16_4_T_2, 1) @[alu.scala 179:35]
            out16[4] <= _out16_4_T_3 @[alu.scala 179:18]
            node _out16_5_T = bits(io.vs1, 95, 80) @[alu.scala 180:27]
            node _out16_5_T_1 = bits(io.vs2, 95, 80) @[alu.scala 180:43]
            node _out16_5_T_2 = add(_out16_5_T, _out16_5_T_1) @[alu.scala 180:35]
            node _out16_5_T_3 = tail(_out16_5_T_2, 1) @[alu.scala 180:35]
            out16[5] <= _out16_5_T_3 @[alu.scala 180:18]
            node _out16_6_T = bits(io.vs1, 111, 96) @[alu.scala 181:27]
            node _out16_6_T_1 = bits(io.vs2, 111, 96) @[alu.scala 181:44]
            node _out16_6_T_2 = add(_out16_6_T, _out16_6_T_1) @[alu.scala 181:36]
            node _out16_6_T_3 = tail(_out16_6_T_2, 1) @[alu.scala 181:36]
            out16[6] <= _out16_6_T_3 @[alu.scala 181:18]
            node _out16_7_T = bits(io.vs1, 127, 112) @[alu.scala 182:27]
            node _out16_7_T_1 = bits(io.vs2, 127, 112) @[alu.scala 182:45]
            node _out16_7_T_2 = add(_out16_7_T, _out16_7_T_1) @[alu.scala 182:37]
            node _out16_7_T_3 = tail(_out16_7_T_2, 1) @[alu.scala 182:37]
            out16[7] <= _out16_7_T_3 @[alu.scala 182:18]
            io.vec_out <= UInt<1>("h00") @[alu.scala 183:20]
            skip @[alu.scala 174:55]
          else : @[alu.scala 186:55]
            node _T_51 = eq(io.sew, UInt<2>("h02")) @[alu.scala 186:24]
            node _T_52 = eq(io.alu, UInt<32>("h01f")) @[alu.scala 186:45]
            node _T_53 = and(_T_51, _T_52) @[alu.scala 186:36]
            when _T_53 : @[alu.scala 186:55]
              node _out32_0_T = bits(io.vs1, 31, 0) @[alu.scala 187:27]
              node _out32_0_T_1 = bits(io.vs2, 31, 0) @[alu.scala 187:42]
              node _out32_0_T_2 = add(_out32_0_T, _out32_0_T_1) @[alu.scala 187:34]
              node _out32_0_T_3 = tail(_out32_0_T_2, 1) @[alu.scala 187:34]
              out32[0] <= _out32_0_T_3 @[alu.scala 187:18]
              node _out32_1_T = bits(io.vs1, 63, 32) @[alu.scala 188:27]
              node _out32_1_T_1 = bits(io.vs2, 63, 32) @[alu.scala 188:43]
              node _out32_1_T_2 = add(_out32_1_T, _out32_1_T_1) @[alu.scala 188:35]
              node _out32_1_T_3 = tail(_out32_1_T_2, 1) @[alu.scala 188:35]
              out32[1] <= _out32_1_T_3 @[alu.scala 188:18]
              node _out32_2_T = bits(io.vs1, 95, 64) @[alu.scala 189:27]
              node _out32_2_T_1 = bits(io.vs2, 95, 64) @[alu.scala 189:43]
              node _out32_2_T_2 = add(_out32_2_T, _out32_2_T_1) @[alu.scala 189:35]
              node _out32_2_T_3 = tail(_out32_2_T_2, 1) @[alu.scala 189:35]
              out32[2] <= _out32_2_T_3 @[alu.scala 189:18]
              node _out32_3_T = bits(io.vs1, 127, 96) @[alu.scala 190:27]
              node _out32_3_T_1 = bits(io.vs2, 127, 96) @[alu.scala 190:44]
              node _out32_3_T_2 = add(_out32_3_T, _out32_3_T_1) @[alu.scala 190:36]
              node _out32_3_T_3 = tail(_out32_3_T_2, 1) @[alu.scala 190:36]
              out32[3] <= _out32_3_T_3 @[alu.scala 190:18]
              node io_vec_out_lo = cat(out32[1], out32[0]) @[Cat.scala 30:58]
              node io_vec_out_hi = cat(out32[3], out32[2]) @[Cat.scala 30:58]
              node _io_vec_out_T = cat(io_vec_out_hi, io_vec_out_lo) @[Cat.scala 30:58]
              io.vec_out <= _io_vec_out_T @[alu.scala 191:20]
              skip @[alu.scala 186:55]
            else : @[alu.scala 194:55]
              node _T_54 = eq(io.sew, UInt<2>("h03")) @[alu.scala 194:24]
              node _T_55 = eq(io.alu, UInt<32>("h01f")) @[alu.scala 194:45]
              node _T_56 = and(_T_54, _T_55) @[alu.scala 194:36]
              when _T_56 : @[alu.scala 194:55]
                node _out64_0_T = bits(io.vs1, 63, 0) @[alu.scala 195:27]
                node _out64_0_T_1 = bits(io.vs2, 63, 0) @[alu.scala 195:42]
                node _out64_0_T_2 = add(_out64_0_T, _out64_0_T_1) @[alu.scala 195:34]
                node _out64_0_T_3 = tail(_out64_0_T_2, 1) @[alu.scala 195:34]
                out64[0] <= _out64_0_T_3 @[alu.scala 195:18]
                node _out64_1_T = bits(io.vs1, 127, 64) @[alu.scala 196:27]
                node _out64_1_T_1 = bits(io.vs2, 127, 64) @[alu.scala 196:44]
                node _out64_1_T_2 = add(_out64_1_T, _out64_1_T_1) @[alu.scala 196:36]
                node _out64_1_T_3 = tail(_out64_1_T_2, 1) @[alu.scala 196:36]
                out64[1] <= _out64_1_T_3 @[alu.scala 196:18]
                io.vec_out <= UInt<1>("h00") @[alu.scala 197:20]
                skip @[alu.scala 194:55]
        skip @[alu.scala 152:29]
      else : @[alu.scala 200:32]
        node _T_57 = eq(io.alu, UInt<32>("h01e")) @[alu.scala 200:22]
        when _T_57 : @[alu.scala 200:32]
          node _T_58 = eq(io.sew, UInt<2>("h02")) @[alu.scala 232:19]
          node _T_59 = eq(io.alu, UInt<32>("h01e")) @[alu.scala 232:40]
          node _T_60 = and(_T_58, _T_59) @[alu.scala 232:31]
          when _T_60 : @[alu.scala 232:49]
            node _out32_0_T_4 = asUInt(io.a) @[alu.scala 233:26]
            out32[0] <= _out32_0_T_4 @[alu.scala 233:18]
            node _out32_1_T_4 = asUInt(io.a) @[alu.scala 234:26]
            node _out32_1_T_5 = add(_out32_1_T_4, UInt<3>("h04")) @[alu.scala 234:32]
            node _out32_1_T_6 = tail(_out32_1_T_5, 1) @[alu.scala 234:32]
            out32[1] <= _out32_1_T_6 @[alu.scala 234:18]
            node _out32_2_T_4 = asUInt(io.a) @[alu.scala 235:26]
            node _out32_2_T_5 = add(_out32_2_T_4, UInt<4>("h08")) @[alu.scala 235:32]
            node _out32_2_T_6 = tail(_out32_2_T_5, 1) @[alu.scala 235:32]
            out32[2] <= _out32_2_T_6 @[alu.scala 235:18]
            node _out32_3_T_4 = asUInt(io.a) @[alu.scala 236:26]
            node _out32_3_T_5 = add(_out32_3_T_4, UInt<4>("h0c")) @[alu.scala 236:32]
            node _out32_3_T_6 = tail(_out32_3_T_5, 1) @[alu.scala 236:32]
            out32[3] <= _out32_3_T_6 @[alu.scala 236:18]
            node io_vec_out_lo_1 = cat(out32[1], out32[0]) @[Cat.scala 30:58]
            node io_vec_out_hi_1 = cat(out32[3], out32[2]) @[Cat.scala 30:58]
            node _io_vec_out_T_1 = cat(io_vec_out_hi_1, io_vec_out_lo_1) @[Cat.scala 30:58]
            io.vec_out <= _io_vec_out_T_1 @[alu.scala 237:20]
            skip @[alu.scala 232:49]
          skip @[alu.scala 200:32]
        else : @[alu.scala 247:51]
          node _T_61 = eq(io.sew, UInt<2>("h02")) @[alu.scala 247:21]
          node _T_62 = eq(io.alu, UInt<32>("h020")) @[alu.scala 247:42]
          node _T_63 = and(_T_61, _T_62) @[alu.scala 247:33]
          when _T_63 : @[alu.scala 247:51]
            node _out32_0_T_5 = asUInt(io.a) @[alu.scala 248:26]
            out32[0] <= _out32_0_T_5 @[alu.scala 248:18]
            node _out32_1_T_7 = asUInt(io.a) @[alu.scala 249:26]
            node _out32_1_T_8 = add(_out32_1_T_7, UInt<3>("h04")) @[alu.scala 249:32]
            node _out32_1_T_9 = tail(_out32_1_T_8, 1) @[alu.scala 249:32]
            out32[1] <= _out32_1_T_9 @[alu.scala 249:18]
            node _out32_2_T_7 = asUInt(io.a) @[alu.scala 250:26]
            node _out32_2_T_8 = add(_out32_2_T_7, UInt<4>("h08")) @[alu.scala 250:32]
            node _out32_2_T_9 = tail(_out32_2_T_8, 1) @[alu.scala 250:32]
            out32[2] <= _out32_2_T_9 @[alu.scala 250:18]
            node _out32_3_T_7 = asUInt(io.a) @[alu.scala 251:26]
            node _out32_3_T_8 = add(_out32_3_T_7, UInt<4>("h0c")) @[alu.scala 251:32]
            node _out32_3_T_9 = tail(_out32_3_T_8, 1) @[alu.scala 251:32]
            out32[3] <= _out32_3_T_9 @[alu.scala 251:18]
            node io_vec_out_lo_2 = cat(out32[1], out32[0]) @[Cat.scala 30:58]
            node io_vec_out_hi_2 = cat(out32[3], out32[2]) @[Cat.scala 30:58]
            node _io_vec_out_T_2 = cat(io_vec_out_hi_2, io_vec_out_lo_2) @[Cat.scala 30:58]
            io.vec_out <= _io_vec_out_T_2 @[alu.scala 252:20]
            skip @[alu.scala 247:51]
          else : @[alu.scala 255:54]
            node _T_64 = eq(io.sew, UInt<2>("h02")) @[alu.scala 255:23]
            node _T_65 = eq(io.alu, UInt<32>("h032")) @[alu.scala 255:44]
            node _T_66 = and(_T_64, _T_65) @[alu.scala 255:35]
            when _T_66 : @[alu.scala 255:54]
              node _out32_0_T_6 = bits(io.vs2, 31, 0) @[alu.scala 256:27]
              node _out32_0_T_7 = asUInt(io.a) @[alu.scala 256:41]
              node _out32_0_T_8 = add(_out32_0_T_6, _out32_0_T_7) @[alu.scala 256:34]
              node _out32_0_T_9 = tail(_out32_0_T_8, 1) @[alu.scala 256:34]
              out32[0] <= _out32_0_T_9 @[alu.scala 256:18]
              node _out32_1_T_10 = bits(io.vs2, 63, 32) @[alu.scala 257:27]
              node _out32_1_T_11 = asUInt(io.a) @[alu.scala 257:42]
              node _out32_1_T_12 = add(_out32_1_T_10, _out32_1_T_11) @[alu.scala 257:35]
              node _out32_1_T_13 = tail(_out32_1_T_12, 1) @[alu.scala 257:35]
              out32[1] <= _out32_1_T_13 @[alu.scala 257:18]
              node _out32_2_T_10 = bits(io.vs2, 95, 64) @[alu.scala 258:27]
              node _out32_2_T_11 = asUInt(io.a) @[alu.scala 258:42]
              node _out32_2_T_12 = add(_out32_2_T_10, _out32_2_T_11) @[alu.scala 258:35]
              node _out32_2_T_13 = tail(_out32_2_T_12, 1) @[alu.scala 258:35]
              out32[2] <= _out32_2_T_13 @[alu.scala 258:18]
              node _out32_3_T_10 = bits(io.vs2, 127, 96) @[alu.scala 259:27]
              node _out32_3_T_11 = asUInt(io.a) @[alu.scala 259:43]
              node _out32_3_T_12 = add(_out32_3_T_10, _out32_3_T_11) @[alu.scala 259:36]
              node _out32_3_T_13 = tail(_out32_3_T_12, 1) @[alu.scala 259:36]
              out32[3] <= _out32_3_T_13 @[alu.scala 259:18]
              node io_vec_out_lo_3 = cat(out32[1], out32[0]) @[Cat.scala 30:58]
              node io_vec_out_hi_3 = cat(out32[3], out32[2]) @[Cat.scala 30:58]
              node _io_vec_out_T_3 = cat(io_vec_out_hi_3, io_vec_out_lo_3) @[Cat.scala 30:58]
              io.vec_out <= _io_vec_out_T_3 @[alu.scala 260:20]
              skip @[alu.scala 255:54]
            else : @[alu.scala 263:15]
              io.vec_out <= UInt<1>("h00") @[alu.scala 264:20]
              skip @[alu.scala 263:15]
      skip @[alu.scala 151:15]
    node _io_branch_T = eq(io.alu, UInt<32>("h014")) @[alu.scala 268:29]
    node _io_branch_T_1 = eq(io.a, io.b) @[alu.scala 268:43]
    node _io_branch_T_2 = eq(io.alu, UInt<32>("h015")) @[alu.scala 269:16]
    node _io_branch_T_3 = neq(io.a, io.b) @[alu.scala 269:29]
    node _io_branch_T_4 = eq(io.alu, UInt<32>("h016")) @[alu.scala 270:16]
    node _io_branch_T_5 = lt(io.a, io.b) @[alu.scala 270:29]
    node _io_branch_T_6 = eq(io.alu, UInt<32>("h017")) @[alu.scala 271:16]
    node _io_branch_T_7 = asUInt(io.a) @[alu.scala 271:30]
    node _io_branch_T_8 = asUInt(io.b) @[alu.scala 271:45]
    node _io_branch_T_9 = geq(_io_branch_T_7, _io_branch_T_8) @[alu.scala 271:37]
    node _io_branch_T_10 = eq(io.alu, UInt<32>("h08")) @[alu.scala 272:16]
    node _io_branch_T_11 = asUInt(io.a) @[alu.scala 272:30]
    node _io_branch_T_12 = asUInt(io.b) @[alu.scala 272:44]
    node _io_branch_T_13 = lt(_io_branch_T_11, _io_branch_T_12) @[alu.scala 272:37]
    node _io_branch_T_14 = eq(io.alu, UInt<32>("h01a")) @[alu.scala 273:16]
    node _io_branch_T_15 = geq(io.a, io.b) @[alu.scala 273:29]
    node _io_branch_T_16 = mux(_io_branch_T_14, _io_branch_T_15, UInt<1>("h00")) @[alu.scala 273:8]
    node _io_branch_T_17 = mux(_io_branch_T_10, _io_branch_T_13, _io_branch_T_16) @[alu.scala 272:8]
    node _io_branch_T_18 = mux(_io_branch_T_6, _io_branch_T_9, _io_branch_T_17) @[alu.scala 271:8]
    node _io_branch_T_19 = mux(_io_branch_T_4, _io_branch_T_5, _io_branch_T_18) @[alu.scala 270:8]
    node _io_branch_T_20 = mux(_io_branch_T_2, _io_branch_T_3, _io_branch_T_19) @[alu.scala 269:8]
    node _io_branch_T_21 = mux(_io_branch_T, _io_branch_T_1, _io_branch_T_20) @[alu.scala 268:21]
    io.branch <= _io_branch_T_21 @[alu.scala 268:15]
    
  module control_unit : 
    input clock : Clock
    input reset : Reset
    output io : {flip op_code : UInt<7>, flip rd : UInt<5>, flip rs1 : UInt<5>, flip fn3 : UInt<3>, mem_write : UInt<1>, branch : UInt<1>, mem_read : UInt<1>, reg_write : UInt<1>, vec_write : UInt<1>, mem_data_sel : UInt<4>, operand_a : UInt<4>, operand_b : UInt<4>, extend_sel : UInt<4>, next_pc_selector : UInt<4>, vector : UInt<1>, vec_store : UInt<1>, stall_true : UInt<32>}
    
    node _T = eq(io.op_code, UInt<6>("h033")) @[control_unit.scala 29:20]
    when _T : @[control_unit.scala 29:36]
      io.mem_write <= UInt<1>("h00") @[control_unit.scala 30:22]
      io.branch <= UInt<1>("h00") @[control_unit.scala 31:19]
      io.mem_read <= UInt<1>("h00") @[control_unit.scala 32:21]
      io.reg_write <= UInt<1>("h01") @[control_unit.scala 33:22]
      io.vec_write <= UInt<1>("h00") @[control_unit.scala 34:22]
      io.mem_data_sel <= UInt<1>("h00") @[control_unit.scala 35:24]
      io.operand_a <= UInt<1>("h00") @[control_unit.scala 36:22]
      io.operand_b <= UInt<1>("h00") @[control_unit.scala 37:22]
      io.extend_sel <= UInt<1>("h00") @[control_unit.scala 38:23]
      io.next_pc_selector <= UInt<1>("h00") @[control_unit.scala 39:29]
      io.stall_true <= UInt<1>("h00") @[control_unit.scala 40:31]
      io.vector <= UInt<1>("h00") @[control_unit.scala 41:19]
      io.vec_store <= UInt<1>("h00") @[control_unit.scala 42:22]
      skip @[control_unit.scala 29:36]
    else : @[control_unit.scala 46:41]
      node _T_1 = eq(io.op_code, UInt<5>("h013")) @[control_unit.scala 46:25]
      when _T_1 : @[control_unit.scala 46:41]
        io.mem_write <= UInt<1>("h00") @[control_unit.scala 47:22]
        io.branch <= UInt<1>("h00") @[control_unit.scala 48:19]
        io.mem_read <= UInt<1>("h00") @[control_unit.scala 49:21]
        io.reg_write <= UInt<1>("h01") @[control_unit.scala 50:22]
        io.vec_write <= UInt<1>("h00") @[control_unit.scala 51:22]
        io.mem_data_sel <= UInt<1>("h00") @[control_unit.scala 52:24]
        io.operand_a <= UInt<1>("h00") @[control_unit.scala 53:22]
        io.operand_b <= UInt<1>("h01") @[control_unit.scala 54:22]
        io.extend_sel <= UInt<1>("h00") @[control_unit.scala 55:23]
        io.next_pc_selector <= UInt<1>("h00") @[control_unit.scala 56:29]
        io.stall_true <= UInt<1>("h00") @[control_unit.scala 57:31]
        io.vector <= UInt<1>("h00") @[control_unit.scala 58:19]
        io.vec_store <= UInt<1>("h00") @[control_unit.scala 59:22]
        skip @[control_unit.scala 46:41]
      else : @[control_unit.scala 64:41]
        node _T_2 = eq(io.op_code, UInt<6>("h023")) @[control_unit.scala 64:25]
        when _T_2 : @[control_unit.scala 64:41]
          io.mem_write <= UInt<1>("h01") @[control_unit.scala 65:22]
          io.branch <= UInt<1>("h00") @[control_unit.scala 66:19]
          io.mem_read <= UInt<1>("h00") @[control_unit.scala 67:21]
          io.reg_write <= UInt<1>("h00") @[control_unit.scala 68:22]
          io.vec_write <= UInt<1>("h00") @[control_unit.scala 69:22]
          io.mem_data_sel <= UInt<1>("h00") @[control_unit.scala 70:24]
          io.operand_a <= UInt<1>("h00") @[control_unit.scala 71:22]
          io.operand_b <= UInt<1>("h01") @[control_unit.scala 72:22]
          io.extend_sel <= UInt<2>("h03") @[control_unit.scala 73:23]
          io.next_pc_selector <= UInt<1>("h00") @[control_unit.scala 74:29]
          io.stall_true <= UInt<1>("h00") @[control_unit.scala 75:31]
          io.vector <= UInt<1>("h00") @[control_unit.scala 76:19]
          io.vec_store <= UInt<1>("h00") @[control_unit.scala 77:22]
          skip @[control_unit.scala 64:41]
        else : @[control_unit.scala 81:41]
          node _T_3 = eq(io.op_code, UInt<7>("h063")) @[control_unit.scala 81:25]
          when _T_3 : @[control_unit.scala 81:41]
            io.mem_write <= UInt<1>("h00") @[control_unit.scala 82:22]
            io.branch <= UInt<1>("h01") @[control_unit.scala 83:19]
            io.mem_read <= UInt<1>("h00") @[control_unit.scala 84:21]
            io.reg_write <= UInt<1>("h00") @[control_unit.scala 85:22]
            io.vec_write <= UInt<1>("h00") @[control_unit.scala 86:22]
            io.mem_data_sel <= UInt<1>("h00") @[control_unit.scala 87:24]
            io.operand_a <= UInt<1>("h00") @[control_unit.scala 88:22]
            io.operand_b <= UInt<1>("h00") @[control_unit.scala 89:22]
            io.extend_sel <= UInt<1>("h00") @[control_unit.scala 90:23]
            io.next_pc_selector <= UInt<1>("h01") @[control_unit.scala 91:29]
            io.stall_true <= UInt<1>("h00") @[control_unit.scala 92:31]
            io.vector <= UInt<1>("h00") @[control_unit.scala 93:19]
            io.vec_store <= UInt<1>("h00") @[control_unit.scala 94:22]
            skip @[control_unit.scala 81:41]
          else : @[control_unit.scala 98:41]
            node _T_4 = eq(io.op_code, UInt<6>("h037")) @[control_unit.scala 98:25]
            when _T_4 : @[control_unit.scala 98:41]
              io.mem_write <= UInt<1>("h00") @[control_unit.scala 99:22]
              io.branch <= UInt<1>("h00") @[control_unit.scala 100:19]
              io.mem_read <= UInt<1>("h00") @[control_unit.scala 101:21]
              io.reg_write <= UInt<1>("h01") @[control_unit.scala 102:22]
              io.vec_write <= UInt<1>("h00") @[control_unit.scala 103:22]
              io.mem_data_sel <= UInt<1>("h00") @[control_unit.scala 104:24]
              io.operand_a <= UInt<1>("h00") @[control_unit.scala 105:22]
              io.operand_b <= UInt<1>("h01") @[control_unit.scala 106:22]
              io.extend_sel <= UInt<1>("h00") @[control_unit.scala 107:23]
              io.next_pc_selector <= UInt<1>("h00") @[control_unit.scala 108:29]
              io.stall_true <= UInt<1>("h00") @[control_unit.scala 109:31]
              io.vector <= UInt<1>("h00") @[control_unit.scala 110:19]
              io.vec_store <= UInt<1>("h00") @[control_unit.scala 111:22]
              skip @[control_unit.scala 98:41]
            else : @[control_unit.scala 114:41]
              node _T_5 = eq(io.op_code, UInt<7>("h06f")) @[control_unit.scala 114:25]
              when _T_5 : @[control_unit.scala 114:41]
                io.mem_write <= UInt<1>("h00") @[control_unit.scala 115:22]
                io.branch <= UInt<1>("h00") @[control_unit.scala 116:19]
                io.mem_read <= UInt<1>("h00") @[control_unit.scala 117:21]
                io.reg_write <= UInt<1>("h01") @[control_unit.scala 118:22]
                io.vec_write <= UInt<1>("h00") @[control_unit.scala 119:22]
                io.mem_data_sel <= UInt<1>("h00") @[control_unit.scala 120:24]
                io.operand_a <= UInt<2>("h02") @[control_unit.scala 121:22]
                io.operand_b <= UInt<1>("h00") @[control_unit.scala 122:22]
                io.extend_sel <= UInt<1>("h00") @[control_unit.scala 123:23]
                io.next_pc_selector <= UInt<2>("h02") @[control_unit.scala 124:29]
                io.stall_true <= UInt<1>("h00") @[control_unit.scala 125:31]
                io.vector <= UInt<1>("h00") @[control_unit.scala 126:19]
                io.vec_store <= UInt<1>("h00") @[control_unit.scala 127:22]
                skip @[control_unit.scala 114:41]
              else : @[control_unit.scala 131:41]
                node _T_6 = eq(io.op_code, UInt<7>("h067")) @[control_unit.scala 131:25]
                when _T_6 : @[control_unit.scala 131:41]
                  io.mem_write <= UInt<1>("h00") @[control_unit.scala 132:22]
                  io.branch <= UInt<1>("h00") @[control_unit.scala 133:19]
                  io.mem_read <= UInt<1>("h00") @[control_unit.scala 134:21]
                  io.reg_write <= UInt<1>("h01") @[control_unit.scala 135:22]
                  io.vec_write <= UInt<1>("h00") @[control_unit.scala 136:22]
                  io.mem_data_sel <= UInt<1>("h00") @[control_unit.scala 137:24]
                  io.operand_a <= UInt<2>("h02") @[control_unit.scala 138:22]
                  io.operand_b <= UInt<1>("h00") @[control_unit.scala 139:22]
                  io.extend_sel <= UInt<1>("h00") @[control_unit.scala 140:23]
                  io.next_pc_selector <= UInt<2>("h03") @[control_unit.scala 141:29]
                  io.stall_true <= UInt<1>("h00") @[control_unit.scala 142:31]
                  io.vector <= UInt<1>("h00") @[control_unit.scala 143:19]
                  io.vec_store <= UInt<1>("h00") @[control_unit.scala 144:22]
                  skip @[control_unit.scala 131:41]
                else : @[control_unit.scala 148:41]
                  node _T_7 = eq(io.op_code, UInt<2>("h03")) @[control_unit.scala 148:25]
                  when _T_7 : @[control_unit.scala 148:41]
                    io.mem_write <= UInt<1>("h00") @[control_unit.scala 149:22]
                    io.branch <= UInt<1>("h00") @[control_unit.scala 150:19]
                    io.mem_read <= UInt<1>("h01") @[control_unit.scala 151:21]
                    io.reg_write <= UInt<1>("h01") @[control_unit.scala 152:22]
                    io.vec_write <= UInt<1>("h00") @[control_unit.scala 153:22]
                    io.mem_data_sel <= UInt<1>("h01") @[control_unit.scala 154:24]
                    io.operand_a <= UInt<1>("h00") @[control_unit.scala 155:22]
                    io.operand_b <= UInt<1>("h01") @[control_unit.scala 156:22]
                    io.extend_sel <= UInt<1>("h00") @[control_unit.scala 157:23]
                    io.next_pc_selector <= UInt<1>("h00") @[control_unit.scala 158:29]
                    io.stall_true <= UInt<1>("h00") @[control_unit.scala 159:31]
                    io.vector <= UInt<1>("h00") @[control_unit.scala 160:19]
                    io.vec_store <= UInt<1>("h00") @[control_unit.scala 161:22]
                    skip @[control_unit.scala 148:41]
                  else : @[control_unit.scala 165:62]
                    node _T_8 = eq(io.op_code, UInt<7>("h057")) @[control_unit.scala 165:25]
                    node _T_9 = eq(io.fn3, UInt<3>("h07")) @[control_unit.scala 165:50]
                    node _T_10 = and(_T_8, _T_9) @[control_unit.scala 165:41]
                    when _T_10 : @[control_unit.scala 165:62]
                      io.mem_write <= UInt<1>("h00") @[control_unit.scala 166:22]
                      io.branch <= UInt<1>("h00") @[control_unit.scala 167:19]
                      io.mem_read <= UInt<1>("h00") @[control_unit.scala 168:21]
                      io.reg_write <= UInt<1>("h01") @[control_unit.scala 169:22]
                      io.vec_write <= UInt<1>("h00") @[control_unit.scala 170:22]
                      io.mem_data_sel <= UInt<1>("h00") @[control_unit.scala 171:24]
                      io.operand_b <= UInt<2>("h02") @[control_unit.scala 172:22]
                      io.extend_sel <= UInt<1>("h00") @[control_unit.scala 173:23]
                      io.next_pc_selector <= UInt<1>("h00") @[control_unit.scala 174:29]
                      io.stall_true <= UInt<1>("h00") @[control_unit.scala 175:31]
                      io.vector <= UInt<1>("h01") @[control_unit.scala 176:19]
                      io.vec_store <= UInt<1>("h00") @[control_unit.scala 177:22]
                      node _T_11 = eq(io.rs1, UInt<1>("h00")) @[control_unit.scala 179:22]
                      node _T_12 = eq(io.rd, UInt<1>("h00")) @[control_unit.scala 179:38]
                      node _T_13 = and(_T_11, _T_12) @[control_unit.scala 179:30]
                      when _T_13 : @[control_unit.scala 179:45]
                        io.operand_a <= UInt<1>("h00") @[control_unit.scala 180:26]
                        skip @[control_unit.scala 179:45]
                      else : @[control_unit.scala 182:50]
                        node _T_14 = eq(io.rs1, UInt<1>("h00")) @[control_unit.scala 182:26]
                        node _T_15 = neq(io.rd, UInt<1>("h00")) @[control_unit.scala 182:42]
                        node _T_16 = and(_T_14, _T_15) @[control_unit.scala 182:34]
                        when _T_16 : @[control_unit.scala 182:50]
                          io.operand_a <= UInt<1>("h00") @[control_unit.scala 183:26]
                          skip @[control_unit.scala 182:50]
                        else : @[control_unit.scala 185:19]
                          io.operand_a <= UInt<1>("h00") @[control_unit.scala 186:26]
                          skip @[control_unit.scala 185:19]
                      skip @[control_unit.scala 165:62]
                    else : @[control_unit.scala 191:43]
                      node _T_17 = eq(io.op_code, UInt<3>("h07")) @[control_unit.scala 191:26]
                      when _T_17 : @[control_unit.scala 191:43]
                        io.mem_write <= UInt<1>("h00") @[control_unit.scala 192:22]
                        io.branch <= UInt<1>("h00") @[control_unit.scala 193:19]
                        io.mem_read <= UInt<1>("h01") @[control_unit.scala 194:21]
                        io.reg_write <= UInt<1>("h00") @[control_unit.scala 195:22]
                        io.mem_data_sel <= UInt<2>("h02") @[control_unit.scala 196:24]
                        io.operand_a <= UInt<1>("h00") @[control_unit.scala 197:22]
                        io.operand_b <= UInt<2>("h02") @[control_unit.scala 198:22]
                        io.extend_sel <= UInt<1>("h00") @[control_unit.scala 199:23]
                        io.vector <= UInt<1>("h01") @[control_unit.scala 200:19]
                        io.vec_store <= UInt<1>("h00") @[control_unit.scala 201:22]
                        reg reg123 : UInt<32>, clock with : (reset => (reset, UInt<32>("h03"))) @[control_unit.scala 203:29]
                        node _T_18 = gt(reg123, UInt<1>("h00")) @[control_unit.scala 204:21]
                        node _T_19 = eq(io.op_code, UInt<3>("h07")) @[control_unit.scala 204:40]
                        node _T_20 = and(_T_18, _T_19) @[control_unit.scala 204:27]
                        when _T_20 : @[control_unit.scala 204:56]
                          io.next_pc_selector <= UInt<3>("h04") @[control_unit.scala 205:33]
                          node _reg123_T = sub(reg123, UInt<1>("h01")) @[control_unit.scala 206:30]
                          node _reg123_T_1 = tail(_reg123_T, 1) @[control_unit.scala 206:30]
                          reg123 <= _reg123_T_1 @[control_unit.scala 206:20]
                          io.vec_write <= UInt<1>("h00") @[control_unit.scala 207:26]
                          io.stall_true <= reg123 @[control_unit.scala 208:27]
                          skip @[control_unit.scala 204:56]
                        else : @[control_unit.scala 211:19]
                          reg123 <= UInt<2>("h03") @[control_unit.scala 212:20]
                          io.vec_write <= UInt<1>("h01") @[control_unit.scala 213:26]
                          io.next_pc_selector <= UInt<1>("h00") @[control_unit.scala 214:33]
                          io.stall_true <= UInt<1>("h00") @[control_unit.scala 215:27]
                          skip @[control_unit.scala 211:19]
                        skip @[control_unit.scala 191:43]
                      else : @[control_unit.scala 219:43]
                        node _T_21 = eq(io.op_code, UInt<6>("h027")) @[control_unit.scala 219:26]
                        when _T_21 : @[control_unit.scala 219:43]
                          io.mem_write <= UInt<1>("h01") @[control_unit.scala 220:22]
                          io.branch <= UInt<1>("h00") @[control_unit.scala 221:19]
                          io.mem_read <= UInt<1>("h00") @[control_unit.scala 222:21]
                          io.reg_write <= UInt<1>("h00") @[control_unit.scala 223:22]
                          io.mem_data_sel <= UInt<2>("h02") @[control_unit.scala 224:24]
                          io.operand_a <= UInt<1>("h00") @[control_unit.scala 225:22]
                          io.operand_b <= UInt<1>("h01") @[control_unit.scala 226:22]
                          io.extend_sel <= UInt<2>("h03") @[control_unit.scala 227:23]
                          io.vector <= UInt<1>("h01") @[control_unit.scala 228:19]
                          io.vec_store <= UInt<1>("h01") @[control_unit.scala 229:22]
                          reg reg123_1 : UInt<32>, clock with : (reset => (reset, UInt<32>("h03"))) @[control_unit.scala 231:29]
                          node _T_22 = gt(reg123_1, UInt<1>("h00")) @[control_unit.scala 232:21]
                          node _T_23 = eq(io.op_code, UInt<6>("h027")) @[control_unit.scala 232:40]
                          node _T_24 = and(_T_22, _T_23) @[control_unit.scala 232:27]
                          when _T_24 : @[control_unit.scala 232:56]
                            io.next_pc_selector <= UInt<3>("h04") @[control_unit.scala 233:33]
                            node _reg123_T_2 = sub(reg123_1, UInt<1>("h01")) @[control_unit.scala 234:30]
                            node _reg123_T_3 = tail(_reg123_T_2, 1) @[control_unit.scala 234:30]
                            reg123_1 <= _reg123_T_3 @[control_unit.scala 234:20]
                            io.vec_write <= UInt<1>("h00") @[control_unit.scala 235:26]
                            io.stall_true <= reg123_1 @[control_unit.scala 236:27]
                            skip @[control_unit.scala 232:56]
                          else : @[control_unit.scala 239:19]
                            reg123_1 <= UInt<2>("h03") @[control_unit.scala 240:20]
                            io.vec_write <= UInt<1>("h00") @[control_unit.scala 241:26]
                            io.next_pc_selector <= UInt<1>("h00") @[control_unit.scala 242:33]
                            io.stall_true <= UInt<1>("h00") @[control_unit.scala 243:27]
                            skip @[control_unit.scala 239:19]
                          skip @[control_unit.scala 219:43]
                        else : @[control_unit.scala 248:62]
                          node _T_25 = eq(io.op_code, UInt<7>("h057")) @[control_unit.scala 248:25]
                          node _T_26 = eq(io.fn3, UInt<1>("h00")) @[control_unit.scala 248:50]
                          node _T_27 = and(_T_25, _T_26) @[control_unit.scala 248:41]
                          when _T_27 : @[control_unit.scala 248:62]
                            io.mem_write <= UInt<1>("h00") @[control_unit.scala 249:22]
                            io.branch <= UInt<1>("h00") @[control_unit.scala 250:19]
                            io.mem_read <= UInt<1>("h00") @[control_unit.scala 251:21]
                            io.reg_write <= UInt<1>("h00") @[control_unit.scala 252:22]
                            io.vec_write <= UInt<1>("h01") @[control_unit.scala 253:22]
                            io.mem_data_sel <= UInt<2>("h03") @[control_unit.scala 254:24]
                            io.operand_a <= UInt<3>("h04") @[control_unit.scala 255:22]
                            io.operand_b <= UInt<2>("h03") @[control_unit.scala 256:22]
                            io.extend_sel <= UInt<1>("h00") @[control_unit.scala 257:23]
                            io.next_pc_selector <= UInt<1>("h00") @[control_unit.scala 258:29]
                            io.stall_true <= UInt<1>("h00") @[control_unit.scala 259:23]
                            io.vector <= UInt<1>("h01") @[control_unit.scala 260:19]
                            io.vec_store <= UInt<1>("h00") @[control_unit.scala 261:22]
                            skip @[control_unit.scala 248:62]
                          else : @[control_unit.scala 264:62]
                            node _T_28 = eq(io.op_code, UInt<7>("h057")) @[control_unit.scala 264:25]
                            node _T_29 = eq(io.fn3, UInt<3>("h04")) @[control_unit.scala 264:50]
                            node _T_30 = and(_T_28, _T_29) @[control_unit.scala 264:41]
                            when _T_30 : @[control_unit.scala 264:62]
                              io.mem_write <= UInt<1>("h00") @[control_unit.scala 265:22]
                              io.branch <= UInt<1>("h00") @[control_unit.scala 266:19]
                              io.mem_read <= UInt<1>("h00") @[control_unit.scala 267:21]
                              io.reg_write <= UInt<1>("h00") @[control_unit.scala 268:22]
                              io.vec_write <= UInt<1>("h01") @[control_unit.scala 269:22]
                              io.mem_data_sel <= UInt<2>("h03") @[control_unit.scala 270:24]
                              io.operand_a <= UInt<1>("h00") @[control_unit.scala 271:22]
                              io.operand_b <= UInt<2>("h03") @[control_unit.scala 272:22]
                              io.extend_sel <= UInt<1>("h00") @[control_unit.scala 273:23]
                              io.next_pc_selector <= UInt<1>("h00") @[control_unit.scala 274:29]
                              io.stall_true <= UInt<1>("h00") @[control_unit.scala 275:23]
                              io.vector <= UInt<1>("h01") @[control_unit.scala 276:19]
                              io.vec_store <= UInt<1>("h00") @[control_unit.scala 277:22]
                              skip @[control_unit.scala 264:62]
                            else : @[control_unit.scala 280:15]
                              io.mem_write <= UInt<1>("h00") @[control_unit.scala 281:22]
                              io.branch <= UInt<1>("h00") @[control_unit.scala 282:19]
                              io.mem_read <= UInt<1>("h00") @[control_unit.scala 283:21]
                              io.reg_write <= UInt<1>("h00") @[control_unit.scala 284:22]
                              io.vec_write <= UInt<1>("h00") @[control_unit.scala 285:22]
                              io.mem_data_sel <= UInt<1>("h00") @[control_unit.scala 286:25]
                              io.operand_a <= UInt<1>("h00") @[control_unit.scala 287:22]
                              io.operand_b <= UInt<2>("h03") @[control_unit.scala 288:22]
                              io.extend_sel <= UInt<1>("h00") @[control_unit.scala 289:23]
                              io.next_pc_selector <= UInt<1>("h00") @[control_unit.scala 290:29]
                              io.stall_true <= UInt<1>("h00") @[control_unit.scala 291:31]
                              io.vector <= UInt<1>("h01") @[control_unit.scala 292:19]
                              io.vec_store <= UInt<1>("h00") @[control_unit.scala 293:22]
                              skip @[control_unit.scala 280:15]
    
  module immediate_instruction : 
    input clock : Clock
    input reset : Reset
    output io : {flip i_instruction : UInt<32>, out : SInt<32>, flip pc_in : UInt<32>, out_j_b : SInt<32>, flip stall_in : UInt<32>, stall : UInt<32>}
    
    node op_code = bits(io.i_instruction, 6, 0) @[immediate_instruction.scala 15:35]
    node _T = eq(op_code, UInt<5>("h013")) @[immediate_instruction.scala 19:18]
    node _T_1 = eq(op_code, UInt<7>("h067")) @[immediate_instruction.scala 19:44]
    node _T_2 = or(_T, _T_1) @[immediate_instruction.scala 19:34]
    node _T_3 = eq(op_code, UInt<2>("h03")) @[immediate_instruction.scala 19:70]
    node _T_4 = or(_T_2, _T_3) @[immediate_instruction.scala 19:60]
    when _T_4 : @[immediate_instruction.scala 19:86]
      node _io_out_T = bits(io.i_instruction, 31, 20) @[immediate_instruction.scala 20:35]
      node _io_out_T_1 = asSInt(_io_out_T) @[immediate_instruction.scala 20:43]
      io.out <= _io_out_T_1 @[immediate_instruction.scala 20:16]
      io.out_j_b <= asSInt(UInt<1>("h00")) @[immediate_instruction.scala 21:20]
      io.stall <= UInt<1>("h00") @[immediate_instruction.scala 22:18]
      skip @[immediate_instruction.scala 19:86]
    else : @[immediate_instruction.scala 25:38]
      node _T_5 = eq(op_code, UInt<6>("h023")) @[immediate_instruction.scala 25:22]
      when _T_5 : @[immediate_instruction.scala 25:38]
        node io_out_hi = bits(io.i_instruction, 31, 25) @[immediate_instruction.scala 26:40]
        node io_out_lo = bits(io.i_instruction, 11, 7) @[immediate_instruction.scala 26:64]
        node _io_out_T_2 = cat(io_out_hi, io_out_lo) @[Cat.scala 30:58]
        node _io_out_T_3 = asSInt(_io_out_T_2) @[immediate_instruction.scala 26:73]
        io.out <= _io_out_T_3 @[immediate_instruction.scala 26:16]
        io.out_j_b <= asSInt(UInt<1>("h00")) @[immediate_instruction.scala 27:20]
        io.stall <= UInt<1>("h00") @[immediate_instruction.scala 28:18]
        skip @[immediate_instruction.scala 25:38]
      else : @[immediate_instruction.scala 31:38]
        node _T_6 = eq(op_code, UInt<7>("h063")) @[immediate_instruction.scala 31:22]
        when _T_6 : @[immediate_instruction.scala 31:38]
          node b_hi_hi_hi = bits(io.i_instruction, 31, 31) @[immediate_instruction.scala 32:37]
          node b_hi_hi_lo = bits(io.i_instruction, 7, 7) @[immediate_instruction.scala 32:58]
          node b_hi_lo = bits(io.i_instruction, 30, 25) @[immediate_instruction.scala 32:78]
          node b_lo_hi = bits(io.i_instruction, 11, 8) @[immediate_instruction.scala 32:102]
          node b_lo = cat(b_lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
          node b_hi_hi = cat(b_hi_hi_hi, b_hi_hi_lo) @[Cat.scala 30:58]
          node b_hi = cat(b_hi_hi, b_hi_lo) @[Cat.scala 30:58]
          node _b_T = cat(b_hi, b_lo) @[Cat.scala 30:58]
          node b = asSInt(_b_T) @[immediate_instruction.scala 32:117]
          node _io_out_j_b_T = asSInt(io.pc_in) @[immediate_instruction.scala 33:36]
          node _io_out_j_b_T_1 = add(b, _io_out_j_b_T) @[immediate_instruction.scala 33:25]
          node _io_out_j_b_T_2 = tail(_io_out_j_b_T_1, 1) @[immediate_instruction.scala 33:25]
          node _io_out_j_b_T_3 = asSInt(_io_out_j_b_T_2) @[immediate_instruction.scala 33:25]
          io.out_j_b <= _io_out_j_b_T_3 @[immediate_instruction.scala 33:20]
          io.out <= asSInt(UInt<1>("h00")) @[immediate_instruction.scala 34:16]
          io.stall <= UInt<1>("h00") @[immediate_instruction.scala 35:18]
          skip @[immediate_instruction.scala 31:38]
        else : @[immediate_instruction.scala 38:38]
          node _T_7 = eq(op_code, UInt<6>("h037")) @[immediate_instruction.scala 38:22]
          when _T_7 : @[immediate_instruction.scala 38:38]
            node io_out_hi_1 = bits(io.i_instruction, 31, 12) @[immediate_instruction.scala 39:40]
            node _io_out_T_4 = cat(io_out_hi_1, UInt<1>("h00")) @[Cat.scala 30:58]
            node _io_out_T_5 = asSInt(_io_out_T_4) @[immediate_instruction.scala 39:67]
            io.out <= _io_out_T_5 @[immediate_instruction.scala 39:16]
            io.out_j_b <= asSInt(UInt<1>("h00")) @[immediate_instruction.scala 40:20]
            io.stall <= UInt<1>("h00") @[immediate_instruction.scala 41:18]
            skip @[immediate_instruction.scala 38:38]
          else : @[immediate_instruction.scala 44:38]
            node _T_8 = eq(op_code, UInt<7>("h06f")) @[immediate_instruction.scala 44:22]
            when _T_8 : @[immediate_instruction.scala 44:38]
              node a_hi_hi_hi = bits(io.i_instruction, 31, 31) @[immediate_instruction.scala 45:37]
              node a_hi_hi_lo = bits(io.i_instruction, 19, 12) @[immediate_instruction.scala 45:58]
              node a_hi_lo = bits(io.i_instruction, 20, 20) @[immediate_instruction.scala 45:82]
              node a_lo_hi = bits(io.i_instruction, 30, 21) @[immediate_instruction.scala 45:103]
              node a_lo = cat(a_lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
              node a_hi_hi = cat(a_hi_hi_hi, a_hi_hi_lo) @[Cat.scala 30:58]
              node a_hi = cat(a_hi_hi, a_hi_lo) @[Cat.scala 30:58]
              node a = cat(a_hi, a_lo) @[Cat.scala 30:58]
              node _io_out_j_b_T_4 = asSInt(a) @[immediate_instruction.scala 46:25]
              node _io_out_j_b_T_5 = asSInt(io.pc_in) @[immediate_instruction.scala 46:43]
              node _io_out_j_b_T_6 = add(_io_out_j_b_T_4, _io_out_j_b_T_5) @[immediate_instruction.scala 46:32]
              node _io_out_j_b_T_7 = tail(_io_out_j_b_T_6, 1) @[immediate_instruction.scala 46:32]
              node _io_out_j_b_T_8 = asSInt(_io_out_j_b_T_7) @[immediate_instruction.scala 46:32]
              io.out_j_b <= _io_out_j_b_T_8 @[immediate_instruction.scala 46:20]
              io.out <= asSInt(UInt<1>("h00")) @[immediate_instruction.scala 47:16]
              io.stall <= UInt<1>("h00") @[immediate_instruction.scala 48:18]
              skip @[immediate_instruction.scala 44:38]
            else : @[immediate_instruction.scala 57:15]
              io.out <= asSInt(UInt<1>("h00")) @[immediate_instruction.scala 58:16]
              io.out_j_b <= asSInt(UInt<1>("h00")) @[immediate_instruction.scala 59:20]
              io.stall <= UInt<1>("h00") @[immediate_instruction.scala 60:18]
              skip @[immediate_instruction.scala 57:15]
    
  module instr_memory : 
    input clock : Clock
    input reset : Reset
    output io : {flip address : UInt<32>, r_data : UInt<32>}
    
    cmem memory : UInt<32>[1024] @[instr_memory.scala 13:21]
    node _io_r_data_T = bits(io.address, 9, 0) @[instr_memory.scala 15:29]
    read mport io_r_data_MPORT = memory[_io_r_data_T], clock @[instr_memory.scala 15:29]
    io.r_data <= io_r_data_MPORT @[instr_memory.scala 15:15]
    
  module register_file : 
    input clock : Clock
    input reset : Reset
    output io : {flip rs1_in : UInt<5>, flip rs2_in : UInt<5>, flip rd : UInt<5>, flip reg_enable : UInt<1>, flip reg_data : SInt<32>, rs1_out : SInt<32>, rs2_out : SInt<32>}
    
    wire _regs_WIRE : SInt<32>[32] @[register_file.scala 21:31]
    _regs_WIRE[0] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[1] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[2] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[3] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[4] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[5] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[6] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[7] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[8] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[9] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[10] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[11] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[12] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[13] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[14] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[15] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[16] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[17] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[18] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[19] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[20] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[21] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[22] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[23] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[24] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[25] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[26] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[27] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[28] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[29] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[30] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    _regs_WIRE[31] <= asSInt(UInt<32>("h00")) @[register_file.scala 21:31]
    reg regs : SInt<32>[32], clock with : (reset => (reset, _regs_WIRE)) @[register_file.scala 21:23]
    node _io_rs1_out_T = orr(io.rs1_in) @[register_file.scala 22:34]
    node _io_rs1_out_T_1 = mux(_io_rs1_out_T, regs[io.rs1_in], asSInt(UInt<1>("h00"))) @[register_file.scala 22:22]
    io.rs1_out <= _io_rs1_out_T_1 @[register_file.scala 22:16]
    node _io_rs2_out_T = orr(io.rs2_in) @[register_file.scala 23:34]
    node _io_rs2_out_T_1 = mux(_io_rs2_out_T, regs[io.rs2_in], asSInt(UInt<1>("h00"))) @[register_file.scala 23:22]
    io.rs2_out <= _io_rs2_out_T_1 @[register_file.scala 23:16]
    node _T = orr(io.rd) @[register_file.scala 24:33]
    node _T_1 = and(io.reg_enable, _T) @[register_file.scala 24:25]
    when _T_1 : @[register_file.scala 24:37]
      regs[io.rd] <= io.reg_data @[register_file.scala 25:20]
      skip @[register_file.scala 24:37]
    
  module s_memory : 
    input clock : Clock
    input reset : Reset
    output io : {flip addr : UInt<32>, flip vec_addr : UInt<128>, flip mem_data : SInt<32>, flip w_enable : UInt<1>, flip r_enable : UInt<1>, dataout : SInt<32>, flip stall : UInt<32>, vec_dataout : UInt<128>, flip vec_datain : UInt<128>, flip vec_en : UInt<1>}
    
    cmem memory : UInt<32>[1024] @[s_memory.scala 18:21]
    wire rdata : UInt<32>[4] @[s_memory.scala 19:24]
    rdata[0] <= UInt<32>("h00") @[s_memory.scala 19:24]
    rdata[1] <= UInt<32>("h00") @[s_memory.scala 19:24]
    rdata[2] <= UInt<32>("h00") @[s_memory.scala 19:24]
    rdata[3] <= UInt<32>("h00") @[s_memory.scala 19:24]
    wire addr32 : UInt<32>[4] @[s_memory.scala 20:25]
    addr32[0] <= UInt<32>("h00") @[s_memory.scala 20:25]
    addr32[1] <= UInt<32>("h00") @[s_memory.scala 20:25]
    addr32[2] <= UInt<32>("h00") @[s_memory.scala 20:25]
    addr32[3] <= UInt<32>("h00") @[s_memory.scala 20:25]
    wire vector_data32 : UInt<32>[4] @[s_memory.scala 21:32]
    vector_data32[0] <= UInt<32>("h00") @[s_memory.scala 21:32]
    vector_data32[1] <= UInt<32>("h00") @[s_memory.scala 21:32]
    vector_data32[2] <= UInt<32>("h00") @[s_memory.scala 21:32]
    vector_data32[3] <= UInt<32>("h00") @[s_memory.scala 21:32]
    node _addr32_0_T = bits(io.vec_addr, 31, 0) @[s_memory.scala 22:29]
    addr32[0] <= _addr32_0_T @[s_memory.scala 22:15]
    node _addr32_1_T = bits(io.vec_addr, 63, 32) @[s_memory.scala 23:29]
    addr32[1] <= _addr32_1_T @[s_memory.scala 23:15]
    node _addr32_2_T = bits(io.vec_addr, 95, 64) @[s_memory.scala 24:29]
    addr32[2] <= _addr32_2_T @[s_memory.scala 24:15]
    node _addr32_3_T = bits(io.vec_addr, 127, 96) @[s_memory.scala 25:29]
    addr32[3] <= _addr32_3_T @[s_memory.scala 25:15]
    node _vector_data32_0_T = bits(io.vec_datain, 31, 0) @[s_memory.scala 27:38]
    vector_data32[0] <= _vector_data32_0_T @[s_memory.scala 27:22]
    node _vector_data32_1_T = bits(io.vec_datain, 63, 32) @[s_memory.scala 28:38]
    vector_data32[1] <= _vector_data32_1_T @[s_memory.scala 28:22]
    node _vector_data32_2_T = bits(io.vec_datain, 95, 64) @[s_memory.scala 29:38]
    vector_data32[2] <= _vector_data32_2_T @[s_memory.scala 29:22]
    node _vector_data32_3_T = bits(io.vec_datain, 127, 96) @[s_memory.scala 30:38]
    vector_data32[3] <= _vector_data32_3_T @[s_memory.scala 30:22]
    node _T = eq(io.w_enable, UInt<1>("h01")) @[s_memory.scala 35:21]
    node _T_1 = geq(io.stall, UInt<1>("h00")) @[s_memory.scala 35:40]
    node _T_2 = and(_T, _T_1) @[s_memory.scala 35:28]
    node _T_3 = eq(io.vec_en, UInt<1>("h01")) @[s_memory.scala 35:59]
    node _T_4 = and(_T_2, _T_3) @[s_memory.scala 35:47]
    when _T_4 : @[s_memory.scala 35:67]
      node _T_5 = bits(addr32[0], 9, 0)
      write mport MPORT = memory[_T_5], clock
      MPORT <= vector_data32[0]
      node _T_6 = bits(addr32[1], 9, 0)
      write mport MPORT_1 = memory[_T_6], clock
      MPORT_1 <= vector_data32[1]
      node _T_7 = bits(addr32[2], 9, 0)
      write mport MPORT_2 = memory[_T_7], clock
      MPORT_2 <= vector_data32[2]
      node _T_8 = bits(addr32[3], 9, 0)
      write mport MPORT_3 = memory[_T_8], clock
      MPORT_3 <= vector_data32[3]
      skip @[s_memory.scala 35:67]
    else : @[s_memory.scala 40:52]
      node _T_9 = eq(io.w_enable, UInt<1>("h01")) @[s_memory.scala 40:26]
      node _T_10 = eq(io.vec_en, UInt<1>("h00")) @[s_memory.scala 40:45]
      node _T_11 = and(_T_9, _T_10) @[s_memory.scala 40:33]
      when _T_11 : @[s_memory.scala 40:52]
        node _T_12 = asUInt(io.mem_data) @[s_memory.scala 41:42]
        node _T_13 = bits(io.addr, 9, 0)
        write mport MPORT_4 = memory[_T_13], clock
        MPORT_4 <= _T_12
        skip @[s_memory.scala 40:52]
      else : @[s_memory.scala 43:72]
        node _T_14 = eq(io.r_enable, UInt<1>("h01")) @[s_memory.scala 43:26]
        node _T_15 = geq(io.stall, UInt<1>("h00")) @[s_memory.scala 43:45]
        node _T_16 = and(_T_14, _T_15) @[s_memory.scala 43:33]
        node _T_17 = eq(io.vec_en, UInt<1>("h01")) @[s_memory.scala 43:64]
        node _T_18 = and(_T_16, _T_17) @[s_memory.scala 43:52]
        when _T_18 : @[s_memory.scala 43:72]
          node _rdata_0_T = bits(addr32[0], 9, 0) @[s_memory.scala 45:36]
          read mport rdata_0_MPORT = memory[_rdata_0_T], clock @[s_memory.scala 45:36]
          rdata[0] <= rdata_0_MPORT @[s_memory.scala 45:22]
          node _rdata_1_T = bits(addr32[1], 9, 0) @[s_memory.scala 45:36]
          read mport rdata_1_MPORT = memory[_rdata_1_T], clock @[s_memory.scala 45:36]
          rdata[1] <= rdata_1_MPORT @[s_memory.scala 45:22]
          node _rdata_2_T = bits(addr32[2], 9, 0) @[s_memory.scala 45:36]
          read mport rdata_2_MPORT = memory[_rdata_2_T], clock @[s_memory.scala 45:36]
          rdata[2] <= rdata_2_MPORT @[s_memory.scala 45:22]
          node _rdata_3_T = bits(addr32[3], 9, 0) @[s_memory.scala 45:36]
          read mport rdata_3_MPORT = memory[_rdata_3_T], clock @[s_memory.scala 45:36]
          rdata[3] <= rdata_3_MPORT @[s_memory.scala 45:22]
          skip @[s_memory.scala 43:72]
        else : @[s_memory.scala 48:15]
          node _io_dataout_T = bits(io.addr, 9, 0) @[s_memory.scala 49:35]
          read mport io_dataout_MPORT = memory[_io_dataout_T], clock @[s_memory.scala 49:35]
          node _io_dataout_T_1 = asSInt(io_dataout_MPORT) @[s_memory.scala 49:46]
          io.dataout <= _io_dataout_T_1 @[s_memory.scala 49:20]
          skip @[s_memory.scala 48:15]
    node _io_dataout_T_2 = bits(io.addr, 9, 0) @[s_memory.scala 52:31]
    read mport io_dataout_MPORT_1 = memory[_io_dataout_T_2], clock @[s_memory.scala 52:31]
    node _io_dataout_T_3 = asSInt(io_dataout_MPORT_1) @[s_memory.scala 52:42]
    io.dataout <= _io_dataout_T_3 @[s_memory.scala 52:16]
    node io_vec_dataout_lo = cat(rdata[1], rdata[0]) @[Cat.scala 30:58]
    node io_vec_dataout_hi = cat(rdata[3], rdata[2]) @[Cat.scala 30:58]
    node _io_vec_dataout_T = cat(io_vec_dataout_hi, io_vec_dataout_lo) @[Cat.scala 30:58]
    io.vec_dataout <= _io_vec_dataout_T @[s_memory.scala 53:20]
    
  module vlsu : 
    input clock : Clock
    input reset : Reset
    output io : {flip vlmul : UInt<3>, flip vsew : UInt<3>, flip opcode : UInt<7>, flip mew : UInt<1>, flip width_lw : UInt<3>, out : UInt<32>}
    
    node _T = eq(io.opcode, UInt<7>("h057")) @[vlsu.scala 16:21]
    when _T : @[vlsu.scala 16:38]
      node _T_1 = eq(io.vlmul, UInt<2>("h03")) @[vlsu.scala 17:23]
      node _T_2 = eq(io.vsew, UInt<1>("h00")) @[vlsu.scala 17:45]
      node _T_3 = and(_T_1, _T_2) @[vlsu.scala 17:35]
      when _T_3 : @[vlsu.scala 17:57]
        io.out <= UInt<8>("h080") @[vlsu.scala 18:20]
        skip @[vlsu.scala 17:57]
      else : @[vlsu.scala 21:9]
        node _T_4 = eq(io.vlmul, UInt<2>("h02")) @[vlsu.scala 20:29]
        node _T_5 = eq(io.vsew, UInt<1>("h00")) @[vlsu.scala 20:52]
        node _T_6 = and(_T_4, _T_5) @[vlsu.scala 20:42]
        node _T_7 = eq(io.vlmul, UInt<2>("h03")) @[vlsu.scala 20:77]
        node _T_8 = eq(io.vsew, UInt<1>("h01")) @[vlsu.scala 20:99]
        node _T_9 = and(_T_7, _T_8) @[vlsu.scala 20:89]
        node _T_10 = or(_T_6, _T_9) @[vlsu.scala 20:65]
        when _T_10 : @[vlsu.scala 21:9]
          io.out <= UInt<7>("h040") @[vlsu.scala 22:20]
          skip @[vlsu.scala 21:9]
        else : @[vlsu.scala 26:9]
          node _T_11 = eq(io.vlmul, UInt<1>("h01")) @[vlsu.scala 24:29]
          node _T_12 = eq(io.vsew, UInt<1>("h00")) @[vlsu.scala 24:51]
          node _T_13 = and(_T_11, _T_12) @[vlsu.scala 24:41]
          node _T_14 = eq(io.vlmul, UInt<2>("h02")) @[vlsu.scala 24:76]
          node _T_15 = eq(io.vsew, UInt<1>("h01")) @[vlsu.scala 24:98]
          node _T_16 = and(_T_14, _T_15) @[vlsu.scala 24:88]
          node _T_17 = or(_T_13, _T_16) @[vlsu.scala 24:64]
          node _T_18 = eq(io.vlmul, UInt<2>("h03")) @[vlsu.scala 25:18]
          node _T_19 = eq(io.vsew, UInt<2>("h02")) @[vlsu.scala 25:40]
          node _T_20 = and(_T_18, _T_19) @[vlsu.scala 25:30]
          node _T_21 = or(_T_17, _T_20) @[vlsu.scala 24:111]
          when _T_21 : @[vlsu.scala 26:9]
            io.out <= UInt<6>("h020") @[vlsu.scala 27:20]
            skip @[vlsu.scala 26:9]
          else : @[vlsu.scala 32:9]
            node _T_22 = eq(io.vlmul, UInt<1>("h00")) @[vlsu.scala 30:29]
            node _T_23 = eq(io.vsew, UInt<1>("h00")) @[vlsu.scala 30:51]
            node _T_24 = and(_T_22, _T_23) @[vlsu.scala 30:41]
            node _T_25 = eq(io.vlmul, UInt<1>("h01")) @[vlsu.scala 30:76]
            node _T_26 = eq(io.vsew, UInt<1>("h01")) @[vlsu.scala 30:98]
            node _T_27 = and(_T_25, _T_26) @[vlsu.scala 30:88]
            node _T_28 = or(_T_24, _T_27) @[vlsu.scala 30:64]
            node _T_29 = eq(io.vlmul, UInt<2>("h02")) @[vlsu.scala 31:18]
            node _T_30 = eq(io.vsew, UInt<2>("h02")) @[vlsu.scala 31:40]
            node _T_31 = and(_T_29, _T_30) @[vlsu.scala 31:30]
            node _T_32 = or(_T_28, _T_31) @[vlsu.scala 30:111]
            node _T_33 = eq(io.vlmul, UInt<2>("h03")) @[vlsu.scala 31:65]
            node _T_34 = eq(io.vsew, UInt<2>("h03")) @[vlsu.scala 31:87]
            node _T_35 = and(_T_33, _T_34) @[vlsu.scala 31:77]
            node _T_36 = or(_T_32, _T_35) @[vlsu.scala 31:53]
            when _T_36 : @[vlsu.scala 32:9]
              io.out <= UInt<5>("h010") @[vlsu.scala 33:20]
              skip @[vlsu.scala 32:9]
            else : @[vlsu.scala 38:9]
              node _T_37 = eq(io.vlmul, UInt<1>("h00")) @[vlsu.scala 36:29]
              node _T_38 = eq(io.vsew, UInt<1>("h01")) @[vlsu.scala 36:51]
              node _T_39 = and(_T_37, _T_38) @[vlsu.scala 36:41]
              node _T_40 = eq(io.vlmul, UInt<1>("h01")) @[vlsu.scala 36:76]
              node _T_41 = eq(io.vsew, UInt<2>("h02")) @[vlsu.scala 36:98]
              node _T_42 = and(_T_40, _T_41) @[vlsu.scala 36:88]
              node _T_43 = or(_T_39, _T_42) @[vlsu.scala 36:64]
              node _T_44 = eq(io.vlmul, UInt<2>("h02")) @[vlsu.scala 37:18]
              node _T_45 = eq(io.vsew, UInt<2>("h03")) @[vlsu.scala 37:40]
              node _T_46 = and(_T_44, _T_45) @[vlsu.scala 37:30]
              node _T_47 = or(_T_43, _T_46) @[vlsu.scala 36:111]
              node _T_48 = eq(io.vlmul, UInt<3>("h07")) @[vlsu.scala 37:65]
              node _T_49 = eq(io.vsew, UInt<1>("h00")) @[vlsu.scala 37:87]
              node _T_50 = and(_T_48, _T_49) @[vlsu.scala 37:77]
              node _T_51 = or(_T_47, _T_50) @[vlsu.scala 37:53]
              when _T_51 : @[vlsu.scala 38:9]
                io.out <= UInt<4>("h08") @[vlsu.scala 39:20]
                skip @[vlsu.scala 38:9]
              else : @[vlsu.scala 44:9]
                node _T_52 = eq(io.vlmul, UInt<1>("h00")) @[vlsu.scala 42:29]
                node _T_53 = eq(io.vsew, UInt<2>("h02")) @[vlsu.scala 42:51]
                node _T_54 = and(_T_52, _T_53) @[vlsu.scala 42:41]
                node _T_55 = eq(io.vlmul, UInt<1>("h01")) @[vlsu.scala 42:77]
                node _T_56 = eq(io.vsew, UInt<2>("h03")) @[vlsu.scala 42:99]
                node _T_57 = and(_T_55, _T_56) @[vlsu.scala 42:89]
                node _T_58 = or(_T_54, _T_57) @[vlsu.scala 42:65]
                node _T_59 = eq(io.vlmul, UInt<3>("h07")) @[vlsu.scala 43:18]
                node _T_60 = eq(io.vsew, UInt<1>("h01")) @[vlsu.scala 43:40]
                node _T_61 = and(_T_59, _T_60) @[vlsu.scala 43:30]
                node _T_62 = or(_T_58, _T_61) @[vlsu.scala 42:113]
                node _T_63 = eq(io.vlmul, UInt<3>("h06")) @[vlsu.scala 43:65]
                node _T_64 = eq(io.vsew, UInt<1>("h00")) @[vlsu.scala 43:87]
                node _T_65 = and(_T_63, _T_64) @[vlsu.scala 43:77]
                node _T_66 = or(_T_62, _T_65) @[vlsu.scala 43:53]
                when _T_66 : @[vlsu.scala 44:9]
                  io.out <= UInt<3>("h04") @[vlsu.scala 45:20]
                  skip @[vlsu.scala 44:9]
                else : @[vlsu.scala 49:9]
                  node _T_67 = eq(io.vlmul, UInt<1>("h00")) @[vlsu.scala 47:29]
                  node _T_68 = eq(io.vsew, UInt<2>("h03")) @[vlsu.scala 47:51]
                  node _T_69 = and(_T_67, _T_68) @[vlsu.scala 47:41]
                  node _T_70 = eq(io.vlmul, UInt<3>("h07")) @[vlsu.scala 47:76]
                  node _T_71 = eq(io.vsew, UInt<2>("h02")) @[vlsu.scala 47:98]
                  node _T_72 = and(_T_70, _T_71) @[vlsu.scala 47:88]
                  node _T_73 = or(_T_69, _T_72) @[vlsu.scala 47:64]
                  node _T_74 = eq(io.vlmul, UInt<3>("h06")) @[vlsu.scala 48:18]
                  node _T_75 = eq(io.vsew, UInt<1>("h01")) @[vlsu.scala 48:40]
                  node _T_76 = and(_T_74, _T_75) @[vlsu.scala 48:30]
                  node _T_77 = or(_T_73, _T_76) @[vlsu.scala 47:111]
                  node _T_78 = eq(io.vlmul, UInt<3>("h05")) @[vlsu.scala 48:65]
                  node _T_79 = eq(io.vsew, UInt<1>("h00")) @[vlsu.scala 48:87]
                  node _T_80 = and(_T_78, _T_79) @[vlsu.scala 48:77]
                  node _T_81 = or(_T_77, _T_80) @[vlsu.scala 48:53]
                  when _T_81 : @[vlsu.scala 49:9]
                    io.out <= UInt<2>("h02") @[vlsu.scala 50:20]
                    skip @[vlsu.scala 49:9]
                  else : @[vlsu.scala 54:9]
                    node _T_82 = eq(io.vlmul, UInt<3>("h07")) @[vlsu.scala 52:29]
                    node _T_83 = eq(io.vsew, UInt<2>("h03")) @[vlsu.scala 52:51]
                    node _T_84 = and(_T_82, _T_83) @[vlsu.scala 52:41]
                    node _T_85 = eq(io.vlmul, UInt<3>("h06")) @[vlsu.scala 52:76]
                    node _T_86 = eq(io.vsew, UInt<2>("h02")) @[vlsu.scala 52:98]
                    node _T_87 = and(_T_85, _T_86) @[vlsu.scala 52:88]
                    node _T_88 = or(_T_84, _T_87) @[vlsu.scala 52:64]
                    node _T_89 = eq(io.vlmul, UInt<3>("h05")) @[vlsu.scala 53:18]
                    node _T_90 = eq(io.vsew, UInt<1>("h01")) @[vlsu.scala 53:40]
                    node _T_91 = and(_T_89, _T_90) @[vlsu.scala 53:30]
                    node _T_92 = or(_T_88, _T_91) @[vlsu.scala 52:111]
                    when _T_92 : @[vlsu.scala 54:9]
                      io.out <= UInt<1>("h01") @[vlsu.scala 55:20]
                      skip @[vlsu.scala 54:9]
                    else : @[vlsu.scala 57:19]
                      io.out <= UInt<1>("h00") @[vlsu.scala 58:16]
                      skip @[vlsu.scala 57:19]
      skip @[vlsu.scala 16:38]
    else : @[vlsu.scala 79:15]
      io.out <= UInt<1>("h00") @[vlsu.scala 80:12]
      skip @[vlsu.scala 79:15]
    
  module vector_file : 
    input clock : Clock
    input reset : Reset
    output io : {flip vs1_in : UInt<5>, flip vs2_in : UInt<5>, flip vd : UInt<5>, flip vec_enable : UInt<1>, flip vec_store : UInt<1>, flip vec_data : UInt<128>, vs1_out : UInt<128>, vs2_out : UInt<128>}
    
    wire _regs_WIRE : UInt<128>[32] @[vector_file.scala 16:31]
    _regs_WIRE[0] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[1] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[2] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[3] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[4] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[5] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[6] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[7] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[8] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[9] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[10] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[11] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[12] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[13] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[14] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[15] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[16] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[17] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[18] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[19] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[20] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[21] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[22] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[23] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[24] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[25] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[26] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[27] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[28] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[29] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[30] <= UInt<128>("h00") @[vector_file.scala 16:31]
    _regs_WIRE[31] <= UInt<128>("h00") @[vector_file.scala 16:31]
    reg regs : UInt<128>[32], clock with : (reset => (reset, _regs_WIRE)) @[vector_file.scala 16:23]
    node _T = eq(io.vec_store, UInt<1>("h01")) @[vector_file.scala 17:23]
    when _T : @[vector_file.scala 17:30]
      node _io_vs1_out_T = orr(io.vd) @[vector_file.scala 18:34]
      node _io_vs1_out_T_1 = mux(_io_vs1_out_T, regs[io.vd], UInt<1>("h00")) @[vector_file.scala 18:26]
      io.vs1_out <= _io_vs1_out_T_1 @[vector_file.scala 18:20]
      skip @[vector_file.scala 17:30]
    else : @[vector_file.scala 19:16]
      node _io_vs1_out_T_2 = orr(io.vs1_in) @[vector_file.scala 20:38]
      node _io_vs1_out_T_3 = mux(_io_vs1_out_T_2, regs[io.vs1_in], UInt<1>("h00")) @[vector_file.scala 20:26]
      io.vs1_out <= _io_vs1_out_T_3 @[vector_file.scala 20:20]
      skip @[vector_file.scala 19:16]
    node _io_vs2_out_T = orr(io.vs2_in) @[vector_file.scala 23:34]
    node _io_vs2_out_T_1 = mux(_io_vs2_out_T, regs[io.vs2_in], UInt<1>("h00")) @[vector_file.scala 23:22]
    io.vs2_out <= _io_vs2_out_T_1 @[vector_file.scala 23:16]
    node _T_1 = orr(io.vd) @[vector_file.scala 24:33]
    node _T_2 = and(io.vec_enable, _T_1) @[vector_file.scala 24:25]
    when _T_2 : @[vector_file.scala 24:37]
      regs[io.vd] <= io.vec_data @[vector_file.scala 25:20]
      skip @[vector_file.scala 24:37]
    
  module vec_csr : 
    input clock : Clock
    input reset : Reset
    output io : {vsew : UInt<10>, vlmul : UInt<10>, flip instr : UInt<32>}
    
    node opcode = bits(io.instr, 6, 0) @[vec_csr.scala 11:26]
    reg vtype : UInt<32>, clock with : (reset => (reset, UInt<32>("h010"))) @[vec_csr.scala 25:24]
    reg vl : UInt<32>, clock with : (reset => (reset, UInt<32>("h04"))) @[vec_csr.scala 26:24]
    reg vlenb : UInt<32>, clock with : (reset => (reset, UInt<32>("h010"))) @[vec_csr.scala 27:24]
    node _T = eq(opcode, UInt<7>("h057")) @[vec_csr.scala 29:17]
    node _T_1 = bits(io.instr, 31, 31) @[vec_csr.scala 29:44]
    node _T_2 = eq(_T_1, UInt<1>("h00")) @[vec_csr.scala 29:48]
    node _T_3 = and(_T, _T_2) @[vec_csr.scala 29:33]
    node _T_4 = bits(io.instr, 14, 12) @[vec_csr.scala 29:66]
    node _T_5 = eq(_T_4, UInt<3>("h07")) @[vec_csr.scala 29:73]
    node _T_6 = and(_T_3, _T_5) @[vec_csr.scala 29:55]
    when _T_6 : @[vec_csr.scala 29:85]
      node vtype_hi_hi = bits(io.instr, 8, 8) @[vec_csr.scala 30:30]
      node vtype_lo = bits(io.instr, 27, 20) @[vec_csr.scala 30:71]
      node vtype_hi = cat(vtype_hi_hi, UInt<1>("h00")) @[Cat.scala 30:58]
      node _vtype_T = cat(vtype_hi, vtype_lo) @[Cat.scala 30:58]
      vtype <= _vtype_T @[vec_csr.scala 30:15]
      skip @[vec_csr.scala 29:85]
    node _io_vlmul_T = bits(vtype, 2, 0) @[vec_csr.scala 40:22]
    io.vlmul <= _io_vlmul_T @[vec_csr.scala 40:14]
    node _io_vsew_T = bits(vtype, 5, 3) @[vec_csr.scala 41:21]
    io.vsew <= _io_vsew_T @[vec_csr.scala 41:13]
    
  module top_file : 
    input clock : Clock
    input reset : UInt<1>
    output io : {}
    
    inst pc_module of pc_counter_plus_4 @[top_file.scala 8:27]
    pc_module.clock <= clock
    pc_module.reset <= reset
    inst alu_control_module of alu_control @[top_file.scala 10:36]
    alu_control_module.clock <= clock
    alu_control_module.reset <= reset
    inst alu_module of alu @[top_file.scala 12:28]
    alu_module.clock <= clock
    alu_module.reset <= reset
    inst control_unit_module of control_unit @[top_file.scala 14:37]
    control_unit_module.clock <= clock
    control_unit_module.reset <= reset
    inst immediate_module of immediate_instruction @[top_file.scala 16:34]
    immediate_module.clock <= clock
    immediate_module.reset <= reset
    inst instr_module of instr_memory @[top_file.scala 18:30]
    instr_module.clock <= clock
    instr_module.reset <= reset
    inst register_file_module of register_file @[top_file.scala 20:38]
    register_file_module.clock <= clock
    register_file_module.reset <= reset
    inst s_memory_module of s_memory @[top_file.scala 22:33]
    s_memory_module.clock <= clock
    s_memory_module.reset <= reset
    inst vlsu_module of vlsu @[top_file.scala 24:29]
    vlsu_module.clock <= clock
    vlsu_module.reset <= reset
    inst vector_file_module of vector_file @[top_file.scala 26:36]
    vector_file_module.clock <= clock
    vector_file_module.reset <= reset
    inst vec_csr_module of vec_csr @[top_file.scala 28:32]
    vec_csr_module.clock <= clock
    vec_csr_module.reset <= reset
    node _instr_module_io_address_T = dshr(pc_module.io.out, UInt<2>("h02")) @[top_file.scala 32:49]
    instr_module.io.address <= _instr_module_io_address_T @[top_file.scala 32:29]
    node _control_unit_module_io_op_code_T = bits(instr_module.io.r_data, 7, 0) @[top_file.scala 33:61]
    control_unit_module.io.op_code <= _control_unit_module_io_op_code_T @[top_file.scala 33:36]
    node _control_unit_module_io_rs1_T = bits(instr_module.io.r_data, 19, 15) @[top_file.scala 34:57]
    control_unit_module.io.rs1 <= _control_unit_module_io_rs1_T @[top_file.scala 34:32]
    node _control_unit_module_io_rd_T = bits(instr_module.io.r_data, 11, 7) @[top_file.scala 35:56]
    control_unit_module.io.rd <= _control_unit_module_io_rd_T @[top_file.scala 35:31]
    node _control_unit_module_io_fn3_T = bits(instr_module.io.r_data, 14, 12) @[top_file.scala 36:57]
    control_unit_module.io.fn3 <= _control_unit_module_io_fn3_T @[top_file.scala 36:32]
    vec_csr_module.io.instr <= instr_module.io.r_data @[top_file.scala 38:29]
    node _register_file_module_io_rs1_in_T = bits(instr_module.io.r_data, 19, 15) @[top_file.scala 41:61]
    register_file_module.io.rs1_in <= _register_file_module_io_rs1_in_T @[top_file.scala 41:36]
    node _register_file_module_io_rs2_in_T = bits(instr_module.io.r_data, 24, 20) @[top_file.scala 42:61]
    register_file_module.io.rs2_in <= _register_file_module_io_rs2_in_T @[top_file.scala 42:36]
    node _vector_file_module_io_vs1_in_T = bits(instr_module.io.r_data, 19, 15) @[top_file.scala 44:59]
    vector_file_module.io.vs1_in <= _vector_file_module_io_vs1_in_T @[top_file.scala 44:34]
    node _vector_file_module_io_vs2_in_T = bits(instr_module.io.r_data, 24, 20) @[top_file.scala 45:59]
    vector_file_module.io.vs2_in <= _vector_file_module_io_vs2_in_T @[top_file.scala 45:34]
    vlsu_module.io.vlmul <= vec_csr_module.io.vlmul @[top_file.scala 47:26]
    vlsu_module.io.vsew <= vec_csr_module.io.vsew @[top_file.scala 48:25]
    node _vlsu_module_io_opcode_T = bits(instr_module.io.r_data, 7, 0) @[top_file.scala 50:52]
    vlsu_module.io.opcode <= _vlsu_module_io_opcode_T @[top_file.scala 50:27]
    node _vlsu_module_io_mew_T = bits(instr_module.io.r_data, 28, 28) @[top_file.scala 51:49]
    vlsu_module.io.mew <= _vlsu_module_io_mew_T @[top_file.scala 51:24]
    node _vlsu_module_io_width_lw_T = bits(instr_module.io.r_data, 14, 12) @[top_file.scala 52:54]
    vlsu_module.io.width_lw <= _vlsu_module_io_width_lw_T @[top_file.scala 52:29]
    immediate_module.io.i_instruction <= instr_module.io.r_data @[top_file.scala 54:39]
    node _alu_control_module_io_op_code_T = bits(instr_module.io.r_data, 7, 0) @[top_file.scala 56:60]
    alu_control_module.io.op_code <= _alu_control_module_io_op_code_T @[top_file.scala 56:35]
    node _alu_control_module_io_fn3_T = bits(instr_module.io.r_data, 14, 12) @[top_file.scala 57:56]
    alu_control_module.io.fn3 <= _alu_control_module_io_fn3_T @[top_file.scala 57:31]
    node _alu_control_module_io_fn7_T = bits(instr_module.io.r_data, 30, 30) @[top_file.scala 58:56]
    alu_control_module.io.fn7 <= _alu_control_module_io_fn7_T @[top_file.scala 58:31]
    node _alu_control_module_io_lumop_T = bits(instr_module.io.r_data, 24, 20) @[top_file.scala 59:58]
    alu_control_module.io.lumop <= _alu_control_module_io_lumop_T @[top_file.scala 59:33]
    immediate_module.io.pc_in <= pc_module.io.out @[top_file.scala 61:31]
    node _alu_module_io_a_T = asSInt(pc_module.io.out4) @[top_file.scala 65:36]
    node _alu_module_io_a_T_1 = asSInt(pc_module.io.out) @[top_file.scala 66:35]
    node _alu_module_io_a_T_2 = eq(UInt<1>("h00"), control_unit_module.io.operand_a) @[Mux.scala 80:60]
    node _alu_module_io_a_T_3 = mux(_alu_module_io_a_T_2, register_file_module.io.rs1_out, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _alu_module_io_a_T_4 = eq(UInt<1>("h01"), control_unit_module.io.operand_a) @[Mux.scala 80:60]
    node _alu_module_io_a_T_5 = mux(_alu_module_io_a_T_4, _alu_module_io_a_T, _alu_module_io_a_T_3) @[Mux.scala 80:57]
    node _alu_module_io_a_T_6 = eq(UInt<2>("h02"), control_unit_module.io.operand_a) @[Mux.scala 80:60]
    node _alu_module_io_a_T_7 = mux(_alu_module_io_a_T_6, _alu_module_io_a_T_1, _alu_module_io_a_T_5) @[Mux.scala 80:57]
    node _alu_module_io_a_T_8 = eq(UInt<2>("h03"), control_unit_module.io.operand_a) @[Mux.scala 80:60]
    node _alu_module_io_a_T_9 = mux(_alu_module_io_a_T_8, register_file_module.io.rs1_out, _alu_module_io_a_T_7) @[Mux.scala 80:57]
    alu_module.io.a <= _alu_module_io_a_T_9 @[top_file.scala 63:21]
    node _alu_module_io_b_T = asSInt(vlsu_module.io.out) @[top_file.scala 76:37]
    node _alu_module_io_b_T_1 = eq(UInt<1>("h00"), control_unit_module.io.operand_b) @[Mux.scala 80:60]
    node _alu_module_io_b_T_2 = mux(_alu_module_io_b_T_1, register_file_module.io.rs2_out, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _alu_module_io_b_T_3 = eq(UInt<1>("h01"), control_unit_module.io.operand_b) @[Mux.scala 80:60]
    node _alu_module_io_b_T_4 = mux(_alu_module_io_b_T_3, immediate_module.io.out, _alu_module_io_b_T_2) @[Mux.scala 80:57]
    node _alu_module_io_b_T_5 = eq(UInt<2>("h02"), control_unit_module.io.operand_b) @[Mux.scala 80:60]
    node _alu_module_io_b_T_6 = mux(_alu_module_io_b_T_5, _alu_module_io_b_T, _alu_module_io_b_T_4) @[Mux.scala 80:57]
    alu_module.io.b <= _alu_module_io_b_T_6 @[top_file.scala 73:21]
    node _alu_module_io_vs1_T = eq(UInt<3>("h04"), control_unit_module.io.operand_a) @[Mux.scala 80:60]
    node _alu_module_io_vs1_T_1 = mux(_alu_module_io_vs1_T, vector_file_module.io.vs1_out, UInt<1>("h00")) @[Mux.scala 80:57]
    alu_module.io.vs1 <= _alu_module_io_vs1_T_1 @[top_file.scala 81:23]
    node _alu_module_io_vs2_T = eq(UInt<2>("h03"), control_unit_module.io.operand_b) @[Mux.scala 80:60]
    node _alu_module_io_vs2_T_1 = mux(_alu_module_io_vs2_T, vector_file_module.io.vs2_out, UInt<1>("h00")) @[Mux.scala 80:57]
    alu_module.io.vs2 <= _alu_module_io_vs2_T_1 @[top_file.scala 85:23]
    alu_module.io.alu <= alu_control_module.io.out @[top_file.scala 90:23]
    s_memory_module.io.vec_addr <= alu_module.io.vec_out @[top_file.scala 92:33]
    node _s_memory_module_io_addr_T = asUInt(alu_module.io.out) @[top_file.scala 93:50]
    s_memory_module.io.addr <= _s_memory_module_io_addr_T @[top_file.scala 93:29]
    s_memory_module.io.mem_data <= register_file_module.io.rs2_out @[top_file.scala 95:33]
    s_memory_module.io.vec_datain <= vector_file_module.io.vs1_out @[top_file.scala 96:35]
    s_memory_module.io.w_enable <= control_unit_module.io.mem_write @[top_file.scala 98:33]
    s_memory_module.io.vec_en <= control_unit_module.io.vector @[top_file.scala 99:31]
    s_memory_module.io.r_enable <= control_unit_module.io.mem_read @[top_file.scala 101:33]
    s_memory_module.io.stall <= control_unit_module.io.stall_true @[top_file.scala 102:30]
    alu_module.io.sew <= vec_csr_module.io.vsew @[top_file.scala 105:23]
    alu_module.io.vec <= control_unit_module.io.vector @[top_file.scala 106:23]
    node _register_file_module_io_rd_T = bits(instr_module.io.r_data, 11, 7) @[top_file.scala 113:57]
    register_file_module.io.rd <= _register_file_module_io_rd_T @[top_file.scala 113:32]
    register_file_module.io.reg_enable <= control_unit_module.io.reg_write @[top_file.scala 114:41]
    node _vector_file_module_io_vd_T = bits(instr_module.io.r_data, 11, 7) @[top_file.scala 116:55]
    vector_file_module.io.vd <= _vector_file_module_io_vd_T @[top_file.scala 116:30]
    vector_file_module.io.vec_enable <= control_unit_module.io.vec_write @[top_file.scala 117:39]
    vector_file_module.io.vec_store <= control_unit_module.io.vec_store @[top_file.scala 118:38]
    node _register_file_module_io_reg_data_T = eq(UInt<1>("h00"), control_unit_module.io.mem_data_sel) @[Mux.scala 80:60]
    node _register_file_module_io_reg_data_T_1 = mux(_register_file_module_io_reg_data_T, alu_module.io.out, asSInt(UInt<1>("h00"))) @[Mux.scala 80:57]
    node _register_file_module_io_reg_data_T_2 = eq(UInt<1>("h01"), control_unit_module.io.mem_data_sel) @[Mux.scala 80:60]
    node _register_file_module_io_reg_data_T_3 = mux(_register_file_module_io_reg_data_T_2, s_memory_module.io.dataout, _register_file_module_io_reg_data_T_1) @[Mux.scala 80:57]
    register_file_module.io.reg_data <= _register_file_module_io_reg_data_T_3 @[top_file.scala 121:38]
    node _vector_file_module_io_vec_data_T = eq(UInt<2>("h03"), control_unit_module.io.mem_data_sel) @[Mux.scala 80:60]
    node _vector_file_module_io_vec_data_T_1 = mux(_vector_file_module_io_vec_data_T, alu_module.io.vec_out, UInt<1>("h00")) @[Mux.scala 80:57]
    node _vector_file_module_io_vec_data_T_2 = eq(UInt<2>("h02"), control_unit_module.io.mem_data_sel) @[Mux.scala 80:60]
    node _vector_file_module_io_vec_data_T_3 = mux(_vector_file_module_io_vec_data_T_2, s_memory_module.io.vec_dataout, _vector_file_module_io_vec_data_T_1) @[Mux.scala 80:57]
    vector_file_module.io.vec_data <= _vector_file_module_io_vec_data_T_3 @[top_file.scala 127:36]
    immediate_module.io.stall_in <= control_unit_module.io.stall_true @[top_file.scala 143:34]
    node logically_end = and(alu_module.io.branch, control_unit_module.io.branch) @[top_file.scala 147:46]
    node _mux1_T = asSInt(pc_module.io.out4) @[top_file.scala 149:80]
    node mux1 = mux(logically_end, immediate_module.io.out_j_b, _mux1_T) @[top_file.scala 149:19]
    node _plus_T = add(immediate_module.io.out, register_file_module.io.rs1_out) @[top_file.scala 150:40]
    node _plus_T_1 = tail(_plus_T, 1) @[top_file.scala 150:40]
    node plus = asSInt(_plus_T_1) @[top_file.scala 150:40]
    node _nextPC_T = asUInt(mux1) @[top_file.scala 154:23]
    node _nextPC_T_1 = asUInt(immediate_module.io.out_j_b) @[top_file.scala 155:46]
    node _nextPC_T_2 = asUInt(plus) @[top_file.scala 156:23]
    node _nextPC_T_3 = eq(UInt<1>("h00"), control_unit_module.io.next_pc_selector) @[Mux.scala 80:60]
    node _nextPC_T_4 = mux(_nextPC_T_3, pc_module.io.out4, UInt<1>("h00")) @[Mux.scala 80:57]
    node _nextPC_T_5 = eq(UInt<1>("h01"), control_unit_module.io.next_pc_selector) @[Mux.scala 80:60]
    node _nextPC_T_6 = mux(_nextPC_T_5, _nextPC_T, _nextPC_T_4) @[Mux.scala 80:57]
    node _nextPC_T_7 = eq(UInt<2>("h02"), control_unit_module.io.next_pc_selector) @[Mux.scala 80:60]
    node _nextPC_T_8 = mux(_nextPC_T_7, _nextPC_T_1, _nextPC_T_6) @[Mux.scala 80:57]
    node _nextPC_T_9 = eq(UInt<2>("h03"), control_unit_module.io.next_pc_selector) @[Mux.scala 80:60]
    node _nextPC_T_10 = mux(_nextPC_T_9, _nextPC_T_2, _nextPC_T_8) @[Mux.scala 80:57]
    node _nextPC_T_11 = eq(UInt<3>("h04"), control_unit_module.io.next_pc_selector) @[Mux.scala 80:60]
    node nextPC = mux(_nextPC_T_11, pc_module.io.out, _nextPC_T_10) @[Mux.scala 80:57]
    pc_module.io.pc <= nextPC @[top_file.scala 159:21]
    
