

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_323_1_VITIS_LOOP_324_2'
================================================================
* Date:           Fri Mar 21 12:04:04 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.954 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      393|      393|  3.930 us|  3.930 us|  390|  390|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_323_1_VITIS_LOOP_324_2  |      391|      391|        14|          6|          1|    64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 6, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.04>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 18 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln327_11 = alloca i32 1"   --->   Operation 19 'alloca' 'or_ln327_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_48 = alloca i32 1" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:99]   --->   Operation 20 'alloca' 'i_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_27 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%d_l2_0_7_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_7_load_2"   --->   Operation 23 'read' 'd_l2_0_7_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%d_l2_0_6_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_6_load_2"   --->   Operation 24 'read' 'd_l2_0_6_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%d_l2_0_5_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_5_load_2"   --->   Operation 25 'read' 'd_l2_0_5_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%d_l2_0_4_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_4_load_2"   --->   Operation 26 'read' 'd_l2_0_4_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%d_l2_0_3_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_3_load_2"   --->   Operation 27 'read' 'd_l2_0_3_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%d_l2_0_2_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_2_load_2"   --->   Operation 28 'read' 'd_l2_0_2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%d_l2_0_1_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_1_load_2"   --->   Operation 29 'read' 'd_l2_0_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%d_l2_0_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %d_l2_0_load_2"   --->   Operation 30 'read' 'd_l2_0_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weights_l2_load_read = read i4096 @_ssdm_op_Read.ap_auto.i4096, i4096 %weights_l2_load"   --->   Operation 31 'read' 'weights_l2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%biases_l2_load_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %biases_l2_load"   --->   Operation 32 'read' 'biases_l2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln0 = store i512 %biases_l2_load_read, i512 %empty_27"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %i_48" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:99]   --->   Operation 35 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln0 = store i4096 %weights_l2_load_read, i4096 %empty"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 0, i4 %j" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 37 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i54"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.89ns)   --->   "%icmp_ln323 = icmp_eq  i7 %indvar_flatten_load, i7 64" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 40 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.89ns)   --->   "%add_ln323 = add i7 %indvar_flatten_load, i7 1" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 41 'add' 'add_ln323' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln323 = br i1 %icmp_ln323, void %for.inc33.i60, void %_Z16updateWeightBiasILi8ELi8EEvRSt5arrayIS0_IdXT_EEXT0_EERS0_IdXT0_EERKS0_IS0_IdLm1EEXT_EERKS0_IS6_XT0_EEd.exit.exitStub" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 42 'br' 'br_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../layer.h:324->../accelerator.cpp:99]   --->   Operation 43 'load' 'j_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_48_load = load i4 %i_48" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 44 'load' 'i_48_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.86ns)   --->   "%add_ln323_1 = add i4 %i_48_load, i4 1" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 45 'add' 'add_ln323_1' <Predicate = (!icmp_ln323)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.86ns)   --->   "%icmp_ln324 = icmp_eq  i4 %j_load, i4 8" [../layer.h:324->../accelerator.cpp:99]   --->   Operation 46 'icmp' 'icmp_ln324' <Predicate = (!icmp_ln323)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.45ns)   --->   "%select_ln323 = select i1 %icmp_ln324, i4 0, i4 %j_load" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 47 'select' 'select_ln323' <Predicate = (!icmp_ln323)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.45ns)   --->   "%select_ln323_2 = select i1 %icmp_ln324, i4 %add_ln323_1, i4 %i_48_load" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 48 'select' 'select_ln323_2' <Predicate = (!icmp_ln323)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i4 %select_ln323_2" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 49 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln56, i3 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %select_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 51 'zext' 'zext_ln56' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.88ns)   --->   "%add_ln56 = add i6 %tmp_s, i6 %zext_ln56" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 52 'add' 'add_ln56' <Predicate = (!icmp_ln323)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i6 %add_ln56" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 53 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%update_temp_mat_128_addr = getelementptr i64 %update_temp_mat_128, i64 0, i64 %zext_ln56_2" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 54 'getelementptr' 'update_temp_mat_128_addr' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i4 %select_ln323" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 55 'trunc' 'trunc_ln56_1' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.35ns)   --->   "%update_temp_mat_128_load = load i6 %update_temp_mat_128_addr" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 56 'load' 'update_temp_mat_128_load' <Predicate = (!icmp_ln323)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 57 [1/1] (0.86ns)   --->   "%add_ln324 = add i4 %select_ln323, i4 1" [../layer.h:324->../accelerator.cpp:99]   --->   Operation 57 'add' 'add_ln324' <Predicate = (!icmp_ln323)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.83ns)   --->   "%tmp_3 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %d_l2_0_load_2_read, i3 1, i64 %d_l2_0_1_load_2_read, i3 2, i64 %d_l2_0_2_load_2_read, i3 3, i64 %d_l2_0_3_load_2_read, i3 4, i64 %d_l2_0_4_load_2_read, i3 5, i64 %d_l2_0_5_load_2_read, i3 6, i64 %d_l2_0_6_load_2_read, i3 7, i64 %d_l2_0_7_load_2_read, i64 <undef>, i3 %trunc_ln56" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 58 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln323)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln323 = store i7 %add_ln323, i7 %indvar_flatten" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 59 'store' 'store_ln323' <Predicate = (!icmp_ln323)> <Delay = 0.48>
ST_1 : Operation 60 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %select_ln323_2, i4 %i_48" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:99]   --->   Operation 60 'store' 'store_ln55' <Predicate = (!icmp_ln323)> <Delay = 0.48>
ST_1 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln55 = store i4 %add_ln324, i4 %j" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 61 'store' 'store_ln55' <Predicate = (!icmp_ln323)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.95>
ST_2 : Operation 62 [1/2] (1.35ns)   --->   "%update_temp_mat_128_load = load i6 %update_temp_mat_128_addr" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 62 'load' 'update_temp_mat_128_load' <Predicate = (!icmp_ln323)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 63 [6/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 63 'dmul' 'mul_i3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 64 [5/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 64 'dmul' 'mul_i3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [6/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 65 'dmul' 'mul29_i1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 66 [4/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 66 'dmul' 'mul_i3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [5/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 67 'dmul' 'mul29_i1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 68 [3/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 68 'dmul' 'mul_i3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [4/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 69 'dmul' 'mul29_i1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 70 [2/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 70 'dmul' 'mul_i3' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [3/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 71 'dmul' 'mul29_i1' <Predicate = (!icmp_ln323)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%p_load21 = load i4096 %empty" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 72 'load' 'p_load21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6, i3 %trunc_ln56, i3 %trunc_ln56_1, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99]   --->   Operation 73 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i12 %add_ln" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 74 'zext' 'zext_ln325' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.13ns)   --->   "%lshr_ln325 = lshr i4096 %p_load21, i4096 %zext_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 75 'lshr' 'lshr_ln325' <Predicate = true> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln325 = trunc i4096 %lshr_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 76 'trunc' 'trunc_ln325' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/6] (6.60ns)   --->   "%mul_i3 = dmul i64 %update_temp_mat_128_load, i64 0.001" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 77 'dmul' 'mul_i3' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [2/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 78 'dmul' 'mul29_i1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln327_11_load_1 = load i512 %or_ln327_11" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 79 'load' 'or_ln327_11_load_1' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%p_load = load i512 %empty_27" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 80 'load' 'p_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.81ns)   --->   "%select_ln323_1 = select i1 %icmp_ln324, i512 %or_ln327_11_load_1, i512 %p_load" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 81 'select' 'select_ln323_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln325 = bitcast i64 %trunc_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 82 'bitcast' 'bitcast_ln325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [5/5] (6.91ns)   --->   "%sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 83 'dsub' 'sub_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln56_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln56, i6 0" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:99]   --->   Operation 84 'bitconcatenate' 'shl_ln56_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i9 %shl_ln56_2" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 85 'zext' 'zext_ln327' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (2.13ns)   --->   "%lshr_ln327 = lshr i512 %select_ln323_1, i512 %zext_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 86 'lshr' 'lshr_ln327' <Predicate = true> <Delay = 2.13> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln327 = trunc i512 %lshr_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 87 'trunc' 'trunc_ln327' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/6] (6.60ns)   --->   "%mul29_i1 = dmul i64 %tmp_3, i64 0.001" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 88 'dmul' 'mul29_i1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln323 = store i512 %select_ln323_1, i512 %empty_27" [../layer.h:323->../accelerator.cpp:99]   --->   Operation 89 'store' 'store_ln323' <Predicate = true> <Delay = 0.48>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%p_load22 = load i4096 %empty"   --->   Operation 120 'load' 'p_load22' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln327_11_load = load i512 %or_ln327_11"   --->   Operation 121 'load' 'or_ln327_11_load' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %or_ln327_11_out, i512 %or_ln327_11_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4096P0A, i4096 %p_out, i4096 %p_load22"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 124 'ret' 'ret_ln0' <Predicate = (icmp_ln323)> <Delay = 0.48>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 90 [4/5] (6.91ns)   --->   "%sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 90 'dsub' 'sub_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln327 = bitcast i64 %trunc_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 91 'bitcast' 'bitcast_ln327' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [5/5] (6.91ns)   --->   "%sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 92 'dsub' 'sub30_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 93 [3/5] (6.91ns)   --->   "%sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 93 'dsub' 'sub_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [4/5] (6.91ns)   --->   "%sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 94 'dsub' 'sub30_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 95 [2/5] (6.91ns)   --->   "%sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 95 'dsub' 'sub_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [3/5] (6.91ns)   --->   "%sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 96 'dsub' 'sub30_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 97 [1/5] (6.91ns)   --->   "%sub_i1 = dsub i64 %bitcast_ln325, i64 %mul_i3" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 97 'dsub' 'sub_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [2/5] (6.91ns)   --->   "%sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 98 'dsub' 'sub30_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln325_1 = bitcast i64 %sub_i1" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 99 'bitcast' 'bitcast_ln325_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (1.71ns)   --->   "%shl_ln325 = shl i4096 18446744073709551615, i4096 %zext_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 100 'shl' 'shl_ln325' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln325_1 = zext i64 %bitcast_ln325_1" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 101 'zext' 'zext_ln325_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (1.71ns)   --->   "%shl_ln325_1 = shl i4096 %zext_ln325_1, i4096 %zext_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 102 'shl' 'shl_ln325_1' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_ln325)   --->   "%xor_ln325 = xor i4096 %shl_ln325, i4096 1044388881413152506691752710716624382579964249047383780384233483283953907971557456848826811934997558340890106714439262837987573438185793607263236087851365277945956976543709998340361590134383718314428070011855946226376318839397712745672334684344586617496807908705803704071284048740118609114467977783598029006686938976881787785946905630190260940599579453432823469303026696443059025015972399867714215541693835559885291486318237914434496734087811872639496475100189041349008417061675093668333850551032972088269550769983616369411933015213796825837188091833656751221318492846368125550225998300412344784862595674492194617023806505913245610825731835380087608622102834270197698202313169017678006675195485079921636419370285375124784014907159135459982790513399611551794271106831134090584272884279791554849782954323534517065223269061394905987693002122963395687782878948440616007412945674919823050571642377154816321380631045902916136926708342856440730447899971901781465763473223850267253059899795996090799469201774624817718449867455659250178329070473119433165550807568221846571746373296884912819520317457002440926616910874148385078411929804522981857338977648103126085903001302413467189726673216491511131602920781738033436090243804708340403154190335" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 103 'xor' 'xor_ln325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_ln325)   --->   "%and_ln325 = and i4096 %p_load21, i4096 %xor_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 104 'and' 'and_ln325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.44ns) (out node of the LUT)   --->   "%or_ln325 = or i4096 %shl_ln325_1, i4096 %and_ln325" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 105 'or' 'or_ln325' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/5] (6.91ns)   --->   "%sub30_i1 = dsub i64 %bitcast_ln327, i64 %mul29_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 106 'dsub' 'sub30_i1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (1.71ns)   --->   "%shl_ln327 = shl i512 18446744073709551615, i512 %zext_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 107 'shl' 'shl_ln327' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.48ns)   --->   "%store_ln325 = store i4096 %or_ln325, i4096 %empty" [../layer.h:325->../accelerator.cpp:99]   --->   Operation 108 'store' 'store_ln325' <Predicate = true> <Delay = 0.48>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_323_1_VITIS_LOOP_324_2_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln324 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:324->../accelerator.cpp:99]   --->   Operation 111 'specpipeline' 'specpipeline_ln324' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln327_1 = bitcast i64 %sub30_i1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 112 'bitcast' 'bitcast_ln327_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln327_1 = zext i64 %bitcast_ln327_1" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 113 'zext' 'zext_ln327_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (1.71ns)   --->   "%shl_ln327_1 = shl i512 %zext_ln327_1, i512 %zext_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 114 'shl' 'shl_ln327_1' <Predicate = true> <Delay = 1.71> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln327)   --->   "%xor_ln327 = xor i512 %shl_ln327, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 115 'xor' 'xor_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln327)   --->   "%and_ln327 = and i512 %select_ln323_1, i512 %xor_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 116 'and' 'and_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.44ns) (out node of the LUT)   --->   "%or_ln327 = or i512 %shl_ln327_1, i512 %and_ln327" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 117 'or' 'or_ln327' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln327 = store i512 %or_ln327, i512 %or_ln327_11" [../layer.h:327->../accelerator.cpp:99]   --->   Operation 118 'store' 'store_ln327' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.inc.i54" [../layer.h:324->../accelerator.cpp:99]   --->   Operation 119 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 4.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln55', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:99) of constant 0 on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:99 [32]  (0.489 ns)
	'load' operation 4 bit ('i_48_load', ../layer.h:323->../accelerator.cpp:99) on local variable '__n', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:327->../accelerator.cpp:99 [45]  (0.000 ns)
	'add' operation 4 bit ('add_ln323_1', ../layer.h:323->../accelerator.cpp:99) [47]  (0.868 ns)
	'select' operation 4 bit ('select_ln323_2', ../layer.h:323->../accelerator.cpp:99) [53]  (0.450 ns)
	'add' operation 6 bit ('add_ln56', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99) [57]  (0.887 ns)
	'getelementptr' operation 6 bit ('update_temp_mat_128_addr', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:325->../accelerator.cpp:99) [59]  (0.000 ns)
	'load' operation 64 bit ('update_temp_mat_128_load', ../layer.h:325->../accelerator.cpp:99) on array 'update_temp_mat_128' [67]  (1.352 ns)

 <State 2>: 7.954ns
The critical path consists of the following:
	'load' operation 64 bit ('update_temp_mat_128_load', ../layer.h:325->../accelerator.cpp:99) on array 'update_temp_mat_128' [67]  (1.352 ns)
	'dmul' operation 64 bit ('mul_i3', ../layer.h:325->../accelerator.cpp:99) [68]  (6.602 ns)

 <State 3>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i3', ../layer.h:325->../accelerator.cpp:99) [68]  (6.602 ns)

 <State 4>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i3', ../layer.h:325->../accelerator.cpp:99) [68]  (6.602 ns)

 <State 5>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i3', ../layer.h:325->../accelerator.cpp:99) [68]  (6.602 ns)

 <State 6>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i3', ../layer.h:325->../accelerator.cpp:99) [68]  (6.602 ns)

 <State 7>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i3', ../layer.h:325->../accelerator.cpp:99) [68]  (6.602 ns)

 <State 8>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i1', ../layer.h:325->../accelerator.cpp:99) [69]  (6.919 ns)

 <State 9>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i1', ../layer.h:325->../accelerator.cpp:99) [69]  (6.919 ns)

 <State 10>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i1', ../layer.h:325->../accelerator.cpp:99) [69]  (6.919 ns)

 <State 11>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i1', ../layer.h:325->../accelerator.cpp:99) [69]  (6.919 ns)

 <State 12>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i1', ../layer.h:325->../accelerator.cpp:99) [69]  (6.919 ns)

 <State 13>: 6.919ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub30_i1', ../layer.h:327->../accelerator.cpp:99) [85]  (6.919 ns)

 <State 14>: 2.159ns
The critical path consists of the following:
	'shl' operation 512 bit ('shl_ln327_1', ../layer.h:327->../accelerator.cpp:99) [89]  (1.718 ns)
	'or' operation 512 bit ('or_ln327', ../layer.h:327->../accelerator.cpp:99) [92]  (0.441 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
