{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600142465085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600142465094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 22:01:04 2020 " "Processing started: Mon Sep 14 22:01:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600142465094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142465094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Default -c DE10_LITE_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142465094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600142465591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600142465592 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_LITE_Default.v(94) " "Verilog HDL warning at DE10_LITE_Default.v(94): extended using \"x\" or \"z\"" {  } { { "DE10_LITE_Default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1600142478283 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_LITE_Default.v(129) " "Verilog HDL Module Instantiation warning at DE10_LITE_Default.v(129): ignored dangling comma in List of Port Connections" {  } { { "DE10_LITE_Default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default.v" 129 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1600142478284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Default " "Found entity 1: DE10_LITE_Default" {  } { { "DE10_LITE_Default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default/v/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default/v/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "DE10_LITE_Default/v/spi_ee_config.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "DE10_LITE_Default/v/spi_param.h" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600142478292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default/v/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default/v/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "DE10_LITE_Default/v/spi_controller.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default/v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default/v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "DE10_LITE_Default/v/SEG7_LUT_6.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default/v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default/v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "DE10_LITE_Default/v/SEG7_LUT.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default/v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default/v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "DE10_LITE_Default/v/Reset_Delay.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478298 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "DE10_LITE_Default/v/led_driver.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1600142478300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default/v/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default/v/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "DE10_LITE_Default/v/led_driver.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default/vga_data/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default/vga_data/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default/vga_data/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default/vga_data/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "DE10_LITE_Default/VGA_DATA/VGA_Controller.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default/vga_data/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default/vga_data/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "DE10_LITE_Default/VGA_DATA/Img_RAM.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478309 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE10_LITE_Default/VGA_Audio_PLL.v " "Can't analyze file -- file DE10_LITE_Default/VGA_Audio_PLL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1600142478312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC DE10_LITE_Default.v(145) " "Verilog HDL Implicit Net warning at DE10_LITE_Default.v(145): created implicit net for \"VGA_SYNC\"" {  } { { "DE10_LITE_Default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Default " "Elaborating entity \"DE10_LITE_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600142478365 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de10_lite_default.v(14) " "Output port \"DRAM_ADDR\" at de10_lite_default.v(14) has no driver" {  } { { "de10_lite_default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600142478368 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de10_lite_default.v(15) " "Output port \"DRAM_BA\" at de10_lite_default.v(15) has no driver" {  } { { "de10_lite_default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600142478368 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de10_lite_default.v(16) " "Output port \"DRAM_CAS_N\" at de10_lite_default.v(16) has no driver" {  } { { "de10_lite_default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600142478368 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de10_lite_default.v(17) " "Output port \"DRAM_CKE\" at de10_lite_default.v(17) has no driver" {  } { { "de10_lite_default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600142478368 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de10_lite_default.v(18) " "Output port \"DRAM_CLK\" at de10_lite_default.v(18) has no driver" {  } { { "de10_lite_default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600142478368 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de10_lite_default.v(19) " "Output port \"DRAM_CS_N\" at de10_lite_default.v(19) has no driver" {  } { { "de10_lite_default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600142478369 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de10_lite_default.v(21) " "Output port \"DRAM_LDQM\" at de10_lite_default.v(21) has no driver" {  } { { "de10_lite_default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600142478369 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de10_lite_default.v(22) " "Output port \"DRAM_RAS_N\" at de10_lite_default.v(22) has no driver" {  } { { "de10_lite_default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600142478369 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de10_lite_default.v(23) " "Output port \"DRAM_UDQM\" at de10_lite_default.v(23) has no driver" {  } { { "de10_lite_default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600142478369 "|DE10_LITE_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de10_lite_default.v(24) " "Output port \"DRAM_WE_N\" at de10_lite_default.v(24) has no driver" {  } { { "de10_lite_default.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1600142478369 "|DE10_LITE_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "de10_lite_default.v" "r0" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "DE10_LITE_Default/v/Reset_Delay.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600142478371 "|DE10_LITE_Default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:u0 " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:u0\"" {  } { { "de10_lite_default.v" "u0" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:u0\|SEG7_LUT:u0\"" {  } { { "DE10_LITE_Default/v/SEG7_LUT_6.v" "u0" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/SEG7_LUT_6.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "de10_lite_default.v" "u1" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(102) " "Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (10)" {  } { { "DE10_LITE_Default/VGA_DATA/VGA_Controller.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600142478395 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(103) " "Verilog HDL assignment warning at VGA_Controller.v(103): truncated value with size 32 to match size of target (10)" {  } { { "DE10_LITE_Default/VGA_DATA/VGA_Controller.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600142478395 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(104) " "Verilog HDL assignment warning at VGA_Controller.v(104): truncated value with size 32 to match size of target (20)" {  } { { "DE10_LITE_Default/VGA_DATA/VGA_Controller.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600142478395 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(163) " "Verilog HDL assignment warning at VGA_Controller.v(163): truncated value with size 32 to match size of target (10)" {  } { { "DE10_LITE_Default/VGA_DATA/VGA_Controller.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600142478395 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(189) " "Verilog HDL assignment warning at VGA_Controller.v(189): truncated value with size 32 to match size of target (10)" {  } { { "DE10_LITE_Default/VGA_DATA/VGA_Controller.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600142478395 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.v(206) " "Verilog HDL assignment warning at VGA_Controller.v(206): truncated value with size 32 to match size of target (4)" {  } { { "DE10_LITE_Default/VGA_DATA/VGA_Controller.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600142478395 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.v(209) " "Verilog HDL assignment warning at VGA_Controller.v(209): truncated value with size 32 to match size of target (4)" {  } { { "DE10_LITE_Default/VGA_DATA/VGA_Controller.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600142478395 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.v(212) " "Verilog HDL assignment warning at VGA_Controller.v(212): truncated value with size 32 to match size of target (4)" {  } { { "DE10_LITE_Default/VGA_DATA/VGA_Controller.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/VGA_Controller.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600142478395 "|DE10_LITE_Default|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM VGA_OSD_RAM:u2 " "Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"VGA_OSD_RAM:u2\"" {  } { { "de10_lite_default.v" "u2" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM VGA_OSD_RAM:u2\|Img_RAM:u0 " "Elaborating entity \"Img_RAM\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\"" {  } { { "DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" "u0" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/VGA_OSD_RAM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "DE10_LITE_Default/VGA_DATA/Img_RAM.v" "altsyncram_component" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "DE10_LITE_Default/VGA_DATA/Img_RAM.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA_DATA/Img_DATA.hex " "Parameter \"init_file\" = \"./VGA_DATA/Img_DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600142478457 ""}  } { { "DE10_LITE_Default/VGA_DATA/Img_RAM.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/VGA_DATA/Img_RAM.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600142478457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3lq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3lq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3lq1 " "Found entity 1: altsyncram_3lq1" {  } { { "db/altsyncram_3lq1.tdf" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3lq1 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated " "Elaborating entity \"altsyncram_3lq1\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_79a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_79a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_79a " "Found entity 1: decode_79a" {  } { { "db/decode_79a.tdf" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/db/decode_79a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_79a VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_79a:decode2 " "Elaborating entity \"decode_79a\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_79a:decode2\"" {  } { { "db/altsyncram_3lq1.tdf" "decode2" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/db/decode_0l9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0l9 VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_0l9:rden_decode_b " "Elaborating entity \"decode_0l9\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|decode_0l9:rden_decode_b\"" {  } { { "db/altsyncram_3lq1.tdf" "rden_decode_b" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n3b " "Found entity 1: mux_n3b" {  } { { "db/mux_n3b.tdf" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/db/mux_n3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600142478776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n3b VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|mux_n3b:mux3 " "Elaborating entity \"mux_n3b\" for hierarchy \"VGA_OSD_RAM:u2\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_3lq1:auto_generated\|mux_n3b:mux3\"" {  } { { "db/altsyncram_3lq1.tdf" "mux3" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/db/altsyncram_3lq1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ee_config spi_ee_config:u_spi_ee_config " "Elaborating entity \"spi_ee_config\" for hierarchy \"spi_ee_config:u_spi_ee_config\"" {  } { { "de10_lite_default.v" "u_spi_ee_config" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 spi_ee_config.v(113) " "Verilog HDL assignment warning at spi_ee_config.v(113): truncated value with size 32 to match size of target (15)" {  } { { "DE10_LITE_Default/v/spi_ee_config.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/spi_ee_config.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600142478799 "|DE10_LITE_Default|spi_ee_config:u_spi_ee_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller " "Elaborating entity \"spi_controller\" for hierarchy \"spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller\"" {  } { { "DE10_LITE_Default/v/spi_ee_config.v" "u_spi_controller" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/spi_ee_config.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:u_led_driver " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:u_led_driver\"" {  } { { "de10_lite_default.v" "u_led_driver" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600142478802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int2_count_en led_driver.v(16) " "Verilog HDL or VHDL warning at led_driver.v(16): object \"int2_count_en\" assigned a value but never read" {  } { { "DE10_LITE_Default/v/led_driver.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/led_driver.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1600142478803 "|DE10_LITE_Default|led_driver:u_led_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 led_driver.v(69) " "Verilog HDL assignment warning at led_driver.v(69): truncated value with size 32 to match size of target (24)" {  } { { "DE10_LITE_Default/v/led_driver.v" "" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default/v/led_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600142478803 "|DE10_LITE_Default|led_driver:u_led_driver"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p1 VGA_Audio_PLL " "Node instance \"p1\" instantiates undefined entity \"VGA_Audio_PLL\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "de10_lite_default.v" "p1" { Text "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/de10_lite_default.v" 129 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1600142478804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default.map.smsg " "Generated suppressed messages file E:/Quartus_Projects/HW2_Practical/AlteraPrj/DE10_LITE_Default/DE10_LITE_Default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478898 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 27 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600142478957 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 14 22:01:18 2020 " "Processing ended: Mon Sep 14 22:01:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600142478957 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600142478957 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600142478957 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142478957 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 27 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 27 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600142479609 ""}
