/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [41:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [27:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = in_data[118] | ~(celloutsig_1_4z[8]);
  assign celloutsig_1_18z = { celloutsig_1_14z[29:3], celloutsig_1_16z } + { celloutsig_1_8z[5:3], celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_15z };
  assign celloutsig_1_1z = { in_data[141:127], celloutsig_1_0z } + in_data[157:135];
  assign celloutsig_1_7z = in_data[117:107] + celloutsig_1_1z[18:8];
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_8z } + { celloutsig_1_8z[8:1], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_9z = { celloutsig_1_4z[6:4], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z } === { celloutsig_1_2z[2:1], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_10z = in_data[121:110] && { celloutsig_1_4z[6:3], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_9z = celloutsig_0_5z & ~(celloutsig_0_1z[1]);
  assign celloutsig_0_10z = celloutsig_0_0z[0] & ~(celloutsig_0_3z[4]);
  assign celloutsig_1_3z = celloutsig_1_0z[1] & ~(in_data[163]);
  assign celloutsig_1_16z = celloutsig_1_13z & ~(celloutsig_1_1z[10]);
  assign celloutsig_1_6z = { celloutsig_1_4z[2], celloutsig_1_2z } % { 1'h1, celloutsig_1_4z[7:1] };
  assign celloutsig_0_2z = celloutsig_0_0z % { 1'h1, in_data[22:20] };
  assign celloutsig_0_3z = celloutsig_0_1z[0] ? { celloutsig_0_2z[2:0], celloutsig_0_2z, celloutsig_0_1z[5:1], 1'h1 } : in_data[12:0];
  assign celloutsig_0_1z = celloutsig_0_0z[2] ? in_data[71:66] : { in_data[44:43], celloutsig_0_0z[3], 1'h0, celloutsig_0_0z[1:0] };
  assign celloutsig_1_8z = celloutsig_1_5z ? { celloutsig_1_6z[3], celloutsig_1_4z } : celloutsig_1_1z[11:2];
  assign celloutsig_0_4z = celloutsig_0_3z[9:1] >>> in_data[13:5];
  assign celloutsig_0_11z = { celloutsig_0_3z[4:1], celloutsig_0_9z } >>> celloutsig_0_4z[7:3];
  assign celloutsig_1_0z = in_data[157:150] ~^ in_data[161:154];
  assign celloutsig_1_2z = celloutsig_1_1z[18:12] ~^ celloutsig_1_1z[14:8];
  assign celloutsig_1_4z = { celloutsig_1_0z[7:1], celloutsig_1_3z, celloutsig_1_3z } ^ { celloutsig_1_1z[14:13], celloutsig_1_2z };
  assign celloutsig_1_19z = ~((celloutsig_1_12z & celloutsig_1_13z) | celloutsig_1_7z[4]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[4] & celloutsig_0_3z[2]) | celloutsig_0_2z[2]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_2z[1]) | celloutsig_1_4z[3]);
  assign celloutsig_1_12z = ~((celloutsig_1_9z & celloutsig_1_8z[3]) | celloutsig_1_5z);
  assign celloutsig_1_13z = ~((celloutsig_1_12z & celloutsig_1_10z) | celloutsig_1_0z[1]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_0z = in_data[41:38];
  assign { out_data[155:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
