Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 21 22:29:46 2022
| Host         : DESKTOP-2FOCHV5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NEXYS4_DDR_control_sets_placed.rpt
| Design       : NEXYS4_DDR
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   473 |
|    Minimum number of control sets                        |   193 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   280 |
| Unused register locations in slices containing registers |  1208 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   473 |
| >= 0 to < 4        |    66 |
| >= 4 to < 6        |    96 |
| >= 6 to < 8        |    48 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     3 |
| >= 16              |   222 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           56 |
| No           | No                    | Yes                    |           18437 |         3543 |
| No           | Yes                   | No                     |           16855 |         5174 |
| Yes          | No                    | No                     |             164 |           56 |
| Yes          | No                    | Yes                    |            6230 |         1135 |
| Yes          | Yes                   | No                     |            8288 |         1938 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                       Enable Signal                                      |                                 Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+-----------------------------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/timeout_counter[31]_i_2_n_0                                     |                                                                                 |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_complete_w                             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                 |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/udm/uart_tx/tx_o_i_1_n_0                                                           | sigma/reset_sync/Q[0]                                                           |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/reset_syncbuf_reg[0]                                            |                                                                                 |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0                                         |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                  |                1 |              1 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              2 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_25                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                1 |              2 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[62]_i_1_n_0                      | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                  |                1 |              2 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                1 |              2 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                1 |              2 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                  |                1 |              2 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                1 |              2 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_3                                                       | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                1 |              2 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                1 |              2 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |                1 |              2 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                1 |              2 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              2 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              2 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |                1 |              2 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                1 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                3 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                1 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              3 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                    |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                1 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                3 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                3 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                3 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                1 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                1 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                3 |              3 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_24                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                1 |              3 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_26                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                1 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                1 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                 |                1 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                1 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                1 |              3 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                3 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_1                                                       | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                3 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0                                                              | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                4 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                3 |              4 |
|  sys_clk/inst/clk_out1      | sigma/udm/uart_rx/FSM_sequential_state[3]_i_1_n_0                                        | sigma/reset_sync/Q[0]                                                           |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                3 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                3 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                3 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                3 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/bus_addr_bo_reg[5]_1[0]                                           | sigma/reset_sync/SR[0]                                                          |                1 |              4 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/reset_sync/arst                                                           |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                4 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                3 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                3 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                3 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_2                                                       | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                1 |              4 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                1 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                3 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                1 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                1 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                3 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                1 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_9                                                       | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                1 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_62          | sigma/sigma_tile/riscv/bus_addr_bo_reg[5]_0                                     |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                4 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                3 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                1 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                3 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                4 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                4 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                1 |              5 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_5                                                       | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                1 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                3 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                4 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                4 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                3 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][irq_mcause][3]_i_1_n_0        | sigma/sigma_tile/sfr/core_reset_o_reg_1                                         |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                5 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                1 |              5 |
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/reset_syncbuf_reg[0]                                            | sigma/reset_sync/reset_syncbuf_reg[0]_2                                         |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              5 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_17                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                  |                3 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                3 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                3 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                4 |              6 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                 |                4 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                  |                5 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                1 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                3 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                3 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                3 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                3 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                3 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                3 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                4 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                1 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                3 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                2 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_12                                 |                1 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                4 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                1 |              6 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                3 |              7 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                3 |              7 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_259         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_68 |                1 |              7 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                2 |              7 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                2 |              7 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                2 |              7 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                3 |              7 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                3 |              7 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                3 |              7 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                  |                3 |              7 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                1 |              7 |
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                                         | sigma/udm/udm_controller/RD_DATA_reg[31]_i_1_n_0                                |                5 |              8 |
|  sys_clk/inst/clk_out1      | sigma/udm/uart_tx/databuf_0                                                              | sigma/reset_sync/Q[0]                                                           |                2 |              8 |
|  sys_clk/inst/clk_out1      | sigma/udm/uart_rx/dout_bo[7]_i_1_n_0                                                     | sigma/reset_sync/Q[0]                                                           |                1 |              8 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                3 |              8 |
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/tx_sendbyte[7]_i_2_n_0                                          | sigma/udm/udm_controller/tx_sendbyte[7]_i_1_n_0                                 |                1 |              8 |
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/tx_sendbyte_ff[7]_i_1_n_0                                       |                                                                                 |                2 |              8 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                3 |              8 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_73          | sigma/sigma_tile/riscv/B[63][31]_i_5_0                                          |                2 |              8 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                2 |              8 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_75          | sigma/sigma_tile/riscv/B[63][31]_i_5_1                                          |                2 |              8 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_61          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_25 |                2 |              8 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/udm/uart_rx/SR[0]                                                         |                1 |              8 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                3 |              8 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |                3 |              8 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                2 |              8 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_13                                 |                4 |              8 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                  | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                5 |              9 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                3 |              9 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                        |                4 |              9 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                2 |              9 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                3 |             10 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                5 |             10 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                4 |             10 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                2 |             10 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                3 |             10 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                2 |             10 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                5 |             10 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                3 |             11 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                4 |             11 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/reset_syncbuf_reg[0]                                              | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_65 |                4 |             11 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                6 |             11 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/reset_syncbuf_reg[0]                                              | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_64 |                4 |             11 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                4 |             11 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                4 |             11 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                3 |             12 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_11                                 |                3 |             12 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |                5 |             12 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_23                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                4 |             13 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |                3 |             14 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/reset_sync/SR[0]                                                          |                7 |             14 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN                                                         | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                2 |             15 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                  |               10 |             16 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/E[0]                                                              | sigma/reset_sync/SR[0]                                                          |                6 |             16 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/reset_sync/Q[0]                                                           |                5 |             17 |
|  sys_clk/inst/clk_out1      | sigma/debouncer/counter[0]_i_1_n_0                                                       | sigma/reset_sync/Q[0]                                                           |                5 |             20 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                  |               12 |             20 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_BUF                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                  |                5 |             22 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_75          | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_8                                   |                6 |             23 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_73          | sigma/sigma_tile/riscv/B[35][30]_i_5_0                                          |                3 |             23 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_61          | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_18                                  |                5 |             24 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_259         | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_16                                  |                4 |             24 |
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                                         |                                                                                 |               10 |             24 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_21                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                4 |             25 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_15                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                5 |             26 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                  |               12 |             28 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_46          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_84 |                4 |             30 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[62]_i_1_n_0                      | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                 |               16 |             30 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                  |                8 |             30 |
|  sys_clk/inst/clk_out1      | sigma/udm/uart_rx/bitperiod_o[28]_i_1_n_0                                                | sigma/reset_sync/Q[0]                                                           |                5 |             30 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_42          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_69 |                5 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_166         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_67 |                6 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_74          | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_7                                   |                4 |             31 |
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/timeout_counter[31]_i_2_n_0                                     | sigma/udm/udm_controller/timeout_counter[31]_i_1_n_0                            |                8 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_162         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_63 |                5 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_43          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_70 |                8 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_78          | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_14                                  |                9 |             31 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                  |               14 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_80          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_66 |                9 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_0           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_5  |                5 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_1           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_2  |                5 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_59          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_29 |                6 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_161         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_87 |                5 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_76          | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_9                                   |                5 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_77          | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_10                                  |                5 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_79          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_64 |                5 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_58          | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_12                                  |                6 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_52          | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_11                                  |                9 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                  |               11 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_complete_w                             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                    |               13 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/B[11][31]_i_4_0                                                   | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_88 |                6 |             31 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_1           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_6  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_8           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_12 |                6 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_13          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_11 |                9 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_0           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_0  |                9 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_10          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_7  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_17          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_49 |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_19          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_16 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_20          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_56 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_18          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_11 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_59          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_45 |                6 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_10          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_6  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_10          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_9  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_60          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_24 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_1           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_4  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_8           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_7  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_0           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_1  |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_15          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_5  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/sfr/timer_value[31]_i_2_n_0                                             | sigma/udm/udm_controller/rst_o_reg_1[0]                                         |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/bus_addr_bo[31]_i_1_n_0                                         | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                        |                6 |             32 |
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/bus_wdata_bo[31]_i_1_n_0                                        | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                        |                7 |             32 |
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/tr_length[31]_i_2_n_0                                           | sigma/udm/udm_controller/tr_length[31]_i_1_n_0                                  |               11 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/A[21][31]_i_3_1                                                   | sigma/sigma_tile/riscv/A[21][31]_i_3_0                                          |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/A[41][31]_i_3_1                                                   | sigma/sigma_tile/riscv/A[41][31]_i_3_0                                          |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/A[43][31]_i_3_1                                                   | sigma/sigma_tile/riscv/A[43][31]_i_3_0                                          |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/A[30][31]_i_4_0                                                   | sigma/sigma_tile/riscv/A[30][31]_i_7_0                                          |                8 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/A[40][31]_i_3_1                                                   | sigma/sigma_tile/riscv/A[40][31]_i_3_0                                          |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_58          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_1     |                9 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_38             | sigma/sigma_tile/riscv/bus_addr_bo_reg[31]_1                                    |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_36             | sigma/sigma_tile/riscv/bus_addr_bo_reg[31]                                      |               11 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_6           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_3  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_5           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_6  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_11          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_17 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_10          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_9  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_83          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_61 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_60          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_35    |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_8           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_6  |                7 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_8           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_7  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_0           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_1  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_4           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_9  |                6 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_2           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_4  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_49          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_34    |               10 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_165         | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_15                                  |               10 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_9           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_2  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_7           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_14 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_164         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_71 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_13          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_4  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_22          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_15 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_26          | sigma/sigma_tile/riscv/B[38][31]_i_2_0                                          |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_1           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_2  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_24          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_21 |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_45          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_44 |                8 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_225         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_15 |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_57          | sigma/sigma_tile/riscv/B[45][31]_i_2_0                                          |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_37             | sigma/sigma_tile/riscv/bus_addr_bo_reg[31]_0                                    |               12 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_72          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_11 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_0           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_3  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_25          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_20 |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_2           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_2  |                7 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_191         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_27 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_10          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_8  |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_19          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_50 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_18          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_47 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_17          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_16 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_21          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_14 |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_260         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_65 |                8 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_51          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_9  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_16          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_14 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_50          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_8  |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_20          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_13 |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_4                                            | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_53 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_11          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_11 |                6 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_19          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_18 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_13          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_12 |                6 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_14          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_5  |                7 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_21          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_14 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_192         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_24 |                8 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_22          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_23 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_23          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_12 |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_5           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_4  |                9 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_28          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_2     |                8 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_23          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_13 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_30          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_50 |                9 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_28          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_9  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_49          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_7  |                6 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_26          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_6  |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_48          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_6  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_4           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_3  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_29          | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_13                                  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_1           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_0  |                8 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_22          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_12 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[31]_i_1_n_0                     | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_10                                 |                8 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][8]_3           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_10 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/m0_s2_rd_inprogress_reg_1                                         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_15 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/m0_s2_rd_inprogress_reg                                           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_2  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/m0_s2_rd_inprogress_reg_0                                         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_5  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_0                                            | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_48 |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_3                                            | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_12 |                8 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_27          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_7  |                7 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_2                                            | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_52 |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_6                                            | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_55 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_5                                            | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_54 |                6 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1                                              | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_46 |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_3           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_3  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_30          | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_17                                  |                8 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][7]_4           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][3]_7  |                6 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q                                 | sigma/sigma_tile/sfr/core_reset_o_reg_7[0]                                      |               16 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/core_reset_o_reg[0]                                               | sigma/reset_sync/SR[0]                                                          |               10 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_105[0]         |                                                                                 |               11 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_5           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_3  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/udm/uart_rx/clk_counter                                                            | sigma/reset_sync/Q[0]                                                           |                8 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_16          | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][6]_15 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/udm/uart_tx/clk_counter                                                            | sigma/reset_sync/Q[0]                                                           |                4 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_163         | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][4]_86 |                9 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_cmd][0]_0              | sigma/sigma_tile/riscv/B[42][31]_i_2_0                                          |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_9           | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][2]_8  |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/reset_syncbuf[3]_i_1_1                                            | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][alu_result][5]_51 |                5 |             32 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_16                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                5 |             34 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_WB_TRX_BUF[0][mem_cmd][0]_i_1_n_0             | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |                9 |             35 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_2[0]                                      |                9 |             36 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_3                                         |               13 |             37 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_18                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                7 |             38 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_1                                         |               10 |             38 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_14                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                7 |             40 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/genpstage_IFETCH_TRX_BUF                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                  |               10 |             41 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/m0_s2_rd_inprogress_reg_2[0]                                      |                                                                                 |                7 |             48 |
|  sys_clk/inst/clk_out1      | sigma/udm/udm_controller/reset_syncbuf_reg[0]_3[0]                                       |                                                                                 |               24 |             50 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_13                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                7 |             52 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_27                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                9 |             53 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_33                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |                8 |             59 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q                                  | sigma/sigma_tile/sfr/core_reset_o_reg_7[0]                                      |               17 |             62 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                  |               20 |             64 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_9                                  |               27 |             69 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_6                                                       | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               15 |             69 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_32                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               10 |             70 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_19                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               13 |             73 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_8                                                       | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               10 |             75 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_28                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               15 |             76 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_11                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               12 |             83 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_31                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               15 |             84 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_12                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               15 |             97 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_7                                                       | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               14 |             97 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_10                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               14 |            100 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_44                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               23 |            105 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_41                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               21 |            107 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_22                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               15 |            110 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_30                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               18 |            113 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_42                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               34 |            114 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_35                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               20 |            119 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_43                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               25 |            127 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_46                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               37 |            131 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_20                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               18 |            134 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_MEM_TRX_BUF[0][mem_cmd][0]_i_1_n_0            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                    |               41 |            135 |
|  sys_clk/inst/clk_out1      |                                                                                          |                                                                                 |               56 |            138 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_45                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               26 |            139 |
|  sys_clk/inst/clk_out1      | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                  |               44 |            139 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_29                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               26 |            159 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                  |               79 |            178 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_34                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               38 |            187 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_38                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               35 |            187 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_37                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               44 |            193 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_39                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               28 |            194 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_36                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               45 |            195 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_47                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               33 |            202 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_48                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               47 |            210 |
|  sys_clk/inst/clk_out1      | sigma/start_mat_mul_reg_n_0_repN_40                                                      | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               46 |            239 |
|  sys_clk/inst/clk_out1      | sigma/Mat_mul55/C[52][31]_i_1_n_0                                                        | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               44 |            256 |
|  sys_clk/inst/clk_out1      | sigma/Mat_mul55/C[60][31]_i_1_n_0                                                        | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               41 |            256 |
|  sys_clk/inst/clk_out1      | sigma/Mat_mul55/C[12][31]_i_1_n_0                                                        | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               44 |            256 |
|  sys_clk/inst/clk_out1      | sigma/Mat_mul55/C[36][31]_i_1_n_0                                                        | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               43 |            256 |
|  sys_clk/inst/clk_out1      | sigma/Mat_mul55/C[44][31]_i_1_n_0                                                        | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               40 |            256 |
|  sys_clk/inst/clk_out1      | sigma/Mat_mul55/C[28][31]_i_1_n_0                                                        | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               44 |            256 |
|  sys_clk/inst/clk_out1      | sigma/Mat_mul55/C                                                                        | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               48 |            256 |
|  sys_clk/inst/clk_out1      | sigma/Mat_mul55/C[20][31]_i_1_n_0                                                        | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |               46 |            256 |
|  Mat_mul55/mul_reg[4][63]_4 |                                                                                          | sigma/Mat_mul55/mul_reg[0][2][31]_i_3_n_0                                       |              628 |           2048 |
|  sys_clk/inst/clk_out1      | sigma/Mat_mul55/done                                                                     | sigma/reset_sync/arst                                                           |              402 |           2048 |
|  Mat_mul55/mul_reg[5][63]_7 |                                                                                          | sigma/Mat_mul55/mul_reg[0][2][31]_i_3_n_0                                       |              632 |           2048 |
|  Mat_mul55/mul_reg[7][63]_5 |                                                                                          | sigma/Mat_mul55/mul_reg[0][2][31]_i_3_n_0                                       |              634 |           2048 |
|  Mat_mul55/mul_reg[0][63]_0 |                                                                                          | sigma/Mat_mul55/mul_reg[0][2][31]_i_3_n_0                                       |              583 |           2048 |
|  Mat_mul55/mul_reg[6][63]_6 |                                                                                          | sigma/Mat_mul55/mul_reg[0][2][31]_i_3_n_0                                       |              629 |           2048 |
|  Mat_mul55/mul_reg[2][63]_2 |                                                                                          | sigma/Mat_mul55/mul_reg[0][2][31]_i_3_n_0                                       |              625 |           2048 |
|  Mat_mul55/mul_reg[3][63]_3 |                                                                                          | sigma/Mat_mul55/mul_reg[0][2][31]_i_3_n_0                                       |              628 |           2048 |
|  Mat_mul55/mul_reg[1][63]_1 |                                                                                          | sigma/Mat_mul55/mul_reg[0][2][31]_i_3_n_0                                       |              623 |           2048 |
|  sys_clk/inst/clk_out1      |                                                                                          | sigma/Mat_mul55/B_REG[27][31]_i_1_n_0                                           |             3541 |          18433 |
+-----------------------------+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+----------------+


