

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Fri Apr 19 20:11:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.010 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                           |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_OP_AL_32I_fu_234  |OP_AL_32I  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +---------------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     506|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|    1692|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     116|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|    2314|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------+---------+----+---+------+-----+
    |          Instance         |   Module  | BRAM_18K| DSP| FF|  LUT | URAM|
    +---------------------------+-----------+---------+----+---+------+-----+
    |call_ret_OP_AL_32I_fu_234  |OP_AL_32I  |        0|   0|  0|  1692|    0|
    +---------------------------+-----------+---------+----+---+------+-----+
    |Total                      |           |        0|   0|  0|  1692|    0|
    +---------------------------+-----------+---------+----+---+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln30_fu_435_p2   |         +|   0|  0|   39|          32|           4|
    |add_ln34_fu_418_p2   |         +|   0|  0|   39|          32|          32|
    |grp_fu_246_p2        |         +|   0|  0|   39|          32|           3|
    |grp_fu_254_p2        |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln10_fu_561_p2  |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln11_fu_542_p2  |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln12_fu_517_p2  |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln32_fu_397_p2  |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln9_fu_580_p2   |      icmp|   0|  0|   39|          32|          32|
    |mdf_1_fu_567_p3      |    select|   0|  0|   13|           1|          13|
    |mdf_2_fu_548_p3      |    select|   0|  0|   13|           1|          13|
    |mdf_3_fu_529_p3      |    select|   0|  0|   13|           1|          13|
    |mdf_4_fu_504_p3      |    select|   0|  0|   14|           1|          14|
    |mdf_5_fu_477_p3      |    select|   0|  0|   14|           1|          14|
    |mdf_fu_586_p3        |    select|   0|  0|   13|           1|          13|
    |shl_ln30_fu_441_p2   |       shl|   0|  0|  100|          32|          32|
    |xor_ln12_fu_523_p2   |       xor|   0|  0|    2|           1|           2|
    |xor_ln14_fu_457_p2   |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  506|         299|         316|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_agg_result_next_pc_0_phi_fu_165_p24  |  59|         11|   32|        352|
    |ap_phi_mux_agg_result_result_0_phi_fu_129_p24   |  31|          6|   32|        192|
    |ap_phi_mux_agg_result_valid_0_phi_fu_198_p24    |  26|          5|    1|          5|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 116|         22|   65|        549|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|ap_return_2  |  out|    1|  ap_ctrl_hs|          hart|  return value|
|inst_val     |   in|   32|     ap_none|      inst_val|        scalar|
|pc_val       |   in|   32|     ap_none|        pc_val|        scalar|
|op1_val      |   in|   32|     ap_none|       op1_val|        scalar|
|op2_val      |   in|   32|     ap_none|       op2_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

