// Seed: 1780525690
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  bufif0 (id_2, id_1, id_3);
  module_2(
      id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_1 (
    input tri1 id_0
);
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
