
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//script_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004020f0 <.init>:
  4020f0:	stp	x29, x30, [sp, #-16]!
  4020f4:	mov	x29, sp
  4020f8:	bl	402840 <ferror@plt+0x60>
  4020fc:	ldp	x29, x30, [sp], #16
  402100:	ret

Disassembly of section .plt:

0000000000402110 <memcpy@plt-0x20>:
  402110:	stp	x16, x30, [sp, #-16]!
  402114:	adrp	x16, 421000 <ferror@plt+0x1e820>
  402118:	ldr	x17, [x16, #4088]
  40211c:	add	x16, x16, #0xff8
  402120:	br	x17
  402124:	nop
  402128:	nop
  40212c:	nop

0000000000402130 <memcpy@plt>:
  402130:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402134:	ldr	x17, [x16]
  402138:	add	x16, x16, #0x0
  40213c:	br	x17

0000000000402140 <_exit@plt>:
  402140:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402144:	ldr	x17, [x16, #8]
  402148:	add	x16, x16, #0x8
  40214c:	br	x17

0000000000402150 <strtoul@plt>:
  402150:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402154:	ldr	x17, [x16, #16]
  402158:	add	x16, x16, #0x10
  40215c:	br	x17

0000000000402160 <strlen@plt>:
  402160:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402164:	ldr	x17, [x16, #24]
  402168:	add	x16, x16, #0x18
  40216c:	br	x17

0000000000402170 <fputs@plt>:
  402170:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402174:	ldr	x17, [x16, #32]
  402178:	add	x16, x16, #0x20
  40217c:	br	x17

0000000000402180 <exit@plt>:
  402180:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402184:	ldr	x17, [x16, #40]
  402188:	add	x16, x16, #0x28
  40218c:	br	x17

0000000000402190 <dup@plt>:
  402190:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402194:	ldr	x17, [x16, #48]
  402198:	add	x16, x16, #0x30
  40219c:	br	x17

00000000004021a0 <__libc_current_sigrtmax@plt>:
  4021a0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4021a4:	ldr	x17, [x16, #56]
  4021a8:	add	x16, x16, #0x38
  4021ac:	br	x17

00000000004021b0 <execl@plt>:
  4021b0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4021b4:	ldr	x17, [x16, #64]
  4021b8:	add	x16, x16, #0x40
  4021bc:	br	x17

00000000004021c0 <signalfd@plt>:
  4021c0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4021c4:	ldr	x17, [x16, #72]
  4021c8:	add	x16, x16, #0x48
  4021cc:	br	x17

00000000004021d0 <strtoimax@plt>:
  4021d0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4021d4:	ldr	x17, [x16, #80]
  4021d8:	add	x16, x16, #0x50
  4021dc:	br	x17

00000000004021e0 <getegid@plt>:
  4021e0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4021e4:	ldr	x17, [x16, #88]
  4021e8:	add	x16, x16, #0x58
  4021ec:	br	x17

00000000004021f0 <strtoll@plt>:
  4021f0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4021f4:	ldr	x17, [x16, #96]
  4021f8:	add	x16, x16, #0x60
  4021fc:	br	x17

0000000000402200 <fdatasync@plt>:
  402200:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402204:	ldr	x17, [x16, #104]
  402208:	add	x16, x16, #0x68
  40220c:	br	x17

0000000000402210 <sigprocmask@plt>:
  402210:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402214:	ldr	x17, [x16, #112]
  402218:	add	x16, x16, #0x70
  40221c:	br	x17

0000000000402220 <strtod@plt>:
  402220:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402224:	ldr	x17, [x16, #120]
  402228:	add	x16, x16, #0x78
  40222c:	br	x17

0000000000402230 <geteuid@plt>:
  402230:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402234:	ldr	x17, [x16, #128]
  402238:	add	x16, x16, #0x80
  40223c:	br	x17

0000000000402240 <ttyname@plt>:
  402240:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402244:	ldr	x17, [x16, #136]
  402248:	add	x16, x16, #0x88
  40224c:	br	x17

0000000000402250 <sysinfo@plt>:
  402250:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402254:	ldr	x17, [x16, #144]
  402258:	add	x16, x16, #0x90
  40225c:	br	x17

0000000000402260 <localtime_r@plt>:
  402260:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402264:	ldr	x17, [x16, #152]
  402268:	add	x16, x16, #0x98
  40226c:	br	x17

0000000000402270 <getuid@plt>:
  402270:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402274:	ldr	x17, [x16, #160]
  402278:	add	x16, x16, #0xa0
  40227c:	br	x17

0000000000402280 <strftime@plt>:
  402280:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402284:	ldr	x17, [x16, #168]
  402288:	add	x16, x16, #0xa8
  40228c:	br	x17

0000000000402290 <__cxa_atexit@plt>:
  402290:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402294:	ldr	x17, [x16, #176]
  402298:	add	x16, x16, #0xb0
  40229c:	br	x17

00000000004022a0 <fputc@plt>:
  4022a0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4022a4:	ldr	x17, [x16, #184]
  4022a8:	add	x16, x16, #0xb8
  4022ac:	br	x17

00000000004022b0 <clock_gettime@plt>:
  4022b0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4022b4:	ldr	x17, [x16, #192]
  4022b8:	add	x16, x16, #0xc0
  4022bc:	br	x17

00000000004022c0 <kill@plt>:
  4022c0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4022c4:	ldr	x17, [x16, #200]
  4022c8:	add	x16, x16, #0xc8
  4022cc:	br	x17

00000000004022d0 <fork@plt>:
  4022d0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4022d4:	ldr	x17, [x16, #208]
  4022d8:	add	x16, x16, #0xd0
  4022dc:	br	x17

00000000004022e0 <strptime@plt>:
  4022e0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4022e4:	ldr	x17, [x16, #216]
  4022e8:	add	x16, x16, #0xd8
  4022ec:	br	x17

00000000004022f0 <sigfillset@plt>:
  4022f0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4022f4:	ldr	x17, [x16, #224]
  4022f8:	add	x16, x16, #0xe0
  4022fc:	br	x17

0000000000402300 <__fpending@plt>:
  402300:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402304:	ldr	x17, [x16, #232]
  402308:	add	x16, x16, #0xe8
  40230c:	br	x17

0000000000402310 <snprintf@plt>:
  402310:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402314:	ldr	x17, [x16, #240]
  402318:	add	x16, x16, #0xf0
  40231c:	br	x17

0000000000402320 <localeconv@plt>:
  402320:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402324:	ldr	x17, [x16, #248]
  402328:	add	x16, x16, #0xf8
  40232c:	br	x17

0000000000402330 <tcgetattr@plt>:
  402330:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402334:	ldr	x17, [x16, #256]
  402338:	add	x16, x16, #0x100
  40233c:	br	x17

0000000000402340 <fileno@plt>:
  402340:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402344:	ldr	x17, [x16, #264]
  402348:	add	x16, x16, #0x108
  40234c:	br	x17

0000000000402350 <signal@plt>:
  402350:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402354:	ldr	x17, [x16, #272]
  402358:	add	x16, x16, #0x110
  40235c:	br	x17

0000000000402360 <fclose@plt>:
  402360:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402364:	ldr	x17, [x16, #280]
  402368:	add	x16, x16, #0x118
  40236c:	br	x17

0000000000402370 <wait3@plt>:
  402370:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402374:	ldr	x17, [x16, #288]
  402378:	add	x16, x16, #0x120
  40237c:	br	x17

0000000000402380 <getpid@plt>:
  402380:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402384:	ldr	x17, [x16, #296]
  402388:	add	x16, x16, #0x128
  40238c:	br	x17

0000000000402390 <strtok_r@plt>:
  402390:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402394:	ldr	x17, [x16, #304]
  402398:	add	x16, x16, #0x130
  40239c:	br	x17

00000000004023a0 <fopen@plt>:
  4023a0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4023a4:	ldr	x17, [x16, #312]
  4023a8:	add	x16, x16, #0x138
  4023ac:	br	x17

00000000004023b0 <time@plt>:
  4023b0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4023b4:	ldr	x17, [x16, #320]
  4023b8:	add	x16, x16, #0x140
  4023bc:	br	x17

00000000004023c0 <malloc@plt>:
  4023c0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4023c4:	ldr	x17, [x16, #328]
  4023c8:	add	x16, x16, #0x148
  4023cc:	br	x17

00000000004023d0 <poll@plt>:
  4023d0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4023d4:	ldr	x17, [x16, #336]
  4023d8:	add	x16, x16, #0x150
  4023dc:	br	x17

00000000004023e0 <sigemptyset@plt>:
  4023e0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4023e4:	ldr	x17, [x16, #344]
  4023e8:	add	x16, x16, #0x158
  4023ec:	br	x17

00000000004023f0 <strncmp@plt>:
  4023f0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4023f4:	ldr	x17, [x16, #352]
  4023f8:	add	x16, x16, #0x160
  4023fc:	br	x17

0000000000402400 <bindtextdomain@plt>:
  402400:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402404:	ldr	x17, [x16, #360]
  402408:	add	x16, x16, #0x168
  40240c:	br	x17

0000000000402410 <__libc_current_sigrtmin@plt>:
  402410:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402414:	ldr	x17, [x16, #368]
  402418:	add	x16, x16, #0x170
  40241c:	br	x17

0000000000402420 <__libc_start_main@plt>:
  402420:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402424:	ldr	x17, [x16, #376]
  402428:	add	x16, x16, #0x178
  40242c:	br	x17

0000000000402430 <fgetc@plt>:
  402430:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402434:	ldr	x17, [x16, #384]
  402438:	add	x16, x16, #0x180
  40243c:	br	x17

0000000000402440 <memset@plt>:
  402440:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402444:	ldr	x17, [x16, #392]
  402448:	add	x16, x16, #0x188
  40244c:	br	x17

0000000000402450 <gettimeofday@plt>:
  402450:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402454:	ldr	x17, [x16, #400]
  402458:	add	x16, x16, #0x190
  40245c:	br	x17

0000000000402460 <gmtime_r@plt>:
  402460:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402464:	ldr	x17, [x16, #408]
  402468:	add	x16, x16, #0x198
  40246c:	br	x17

0000000000402470 <sleep@plt>:
  402470:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402474:	ldr	x17, [x16, #416]
  402478:	add	x16, x16, #0x1a0
  40247c:	br	x17

0000000000402480 <openpty@plt>:
  402480:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402484:	ldr	x17, [x16, #424]
  402488:	add	x16, x16, #0x1a8
  40248c:	br	x17

0000000000402490 <calloc@plt>:
  402490:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402494:	ldr	x17, [x16, #432]
  402498:	add	x16, x16, #0x1b0
  40249c:	br	x17

00000000004024a0 <strcasecmp@plt>:
  4024a0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4024a4:	ldr	x17, [x16, #440]
  4024a8:	add	x16, x16, #0x1b8
  4024ac:	br	x17

00000000004024b0 <realloc@plt>:
  4024b0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4024b4:	ldr	x17, [x16, #448]
  4024b8:	add	x16, x16, #0x1c0
  4024bc:	br	x17

00000000004024c0 <strdup@plt>:
  4024c0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4024c4:	ldr	x17, [x16, #456]
  4024c8:	add	x16, x16, #0x1c8
  4024cc:	br	x17

00000000004024d0 <close@plt>:
  4024d0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4024d4:	ldr	x17, [x16, #464]
  4024d8:	add	x16, x16, #0x1d0
  4024dc:	br	x17

00000000004024e0 <strrchr@plt>:
  4024e0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4024e4:	ldr	x17, [x16, #472]
  4024e8:	add	x16, x16, #0x1d8
  4024ec:	br	x17

00000000004024f0 <__gmon_start__@plt>:
  4024f0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4024f4:	ldr	x17, [x16, #480]
  4024f8:	add	x16, x16, #0x1e0
  4024fc:	br	x17

0000000000402500 <mktime@plt>:
  402500:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402504:	ldr	x17, [x16, #488]
  402508:	add	x16, x16, #0x1e8
  40250c:	br	x17

0000000000402510 <write@plt>:
  402510:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402514:	ldr	x17, [x16, #496]
  402518:	add	x16, x16, #0x1f0
  40251c:	br	x17

0000000000402520 <strtoumax@plt>:
  402520:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402524:	ldr	x17, [x16, #504]
  402528:	add	x16, x16, #0x1f8
  40252c:	br	x17

0000000000402530 <abort@plt>:
  402530:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402534:	ldr	x17, [x16, #512]
  402538:	add	x16, x16, #0x200
  40253c:	br	x17

0000000000402540 <access@plt>:
  402540:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402544:	ldr	x17, [x16, #520]
  402548:	add	x16, x16, #0x208
  40254c:	br	x17

0000000000402550 <memcmp@plt>:
  402550:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402554:	ldr	x17, [x16, #528]
  402558:	add	x16, x16, #0x210
  40255c:	br	x17

0000000000402560 <textdomain@plt>:
  402560:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402564:	ldr	x17, [x16, #536]
  402568:	add	x16, x16, #0x218
  40256c:	br	x17

0000000000402570 <getopt_long@plt>:
  402570:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402574:	ldr	x17, [x16, #544]
  402578:	add	x16, x16, #0x220
  40257c:	br	x17

0000000000402580 <strcmp@plt>:
  402580:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402584:	ldr	x17, [x16, #552]
  402588:	add	x16, x16, #0x228
  40258c:	br	x17

0000000000402590 <warn@plt>:
  402590:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402594:	ldr	x17, [x16, #560]
  402598:	add	x16, x16, #0x230
  40259c:	br	x17

00000000004025a0 <__ctype_b_loc@plt>:
  4025a0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4025a4:	ldr	x17, [x16, #568]
  4025a8:	add	x16, x16, #0x238
  4025ac:	br	x17

00000000004025b0 <strtol@plt>:
  4025b0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4025b4:	ldr	x17, [x16, #576]
  4025b8:	add	x16, x16, #0x240
  4025bc:	br	x17

00000000004025c0 <free@plt>:
  4025c0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4025c4:	ldr	x17, [x16, #584]
  4025c8:	add	x16, x16, #0x248
  4025cc:	br	x17

00000000004025d0 <getgid@plt>:
  4025d0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4025d4:	ldr	x17, [x16, #592]
  4025d8:	add	x16, x16, #0x250
  4025dc:	br	x17

00000000004025e0 <strncasecmp@plt>:
  4025e0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4025e4:	ldr	x17, [x16, #600]
  4025e8:	add	x16, x16, #0x258
  4025ec:	br	x17

00000000004025f0 <nanosleep@plt>:
  4025f0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4025f4:	ldr	x17, [x16, #608]
  4025f8:	add	x16, x16, #0x260
  4025fc:	br	x17

0000000000402600 <vasprintf@plt>:
  402600:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402604:	ldr	x17, [x16, #616]
  402608:	add	x16, x16, #0x268
  40260c:	br	x17

0000000000402610 <strndup@plt>:
  402610:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402614:	ldr	x17, [x16, #624]
  402618:	add	x16, x16, #0x270
  40261c:	br	x17

0000000000402620 <strspn@plt>:
  402620:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402624:	ldr	x17, [x16, #632]
  402628:	add	x16, x16, #0x278
  40262c:	br	x17

0000000000402630 <strchr@plt>:
  402630:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402634:	ldr	x17, [x16, #640]
  402638:	add	x16, x16, #0x280
  40263c:	br	x17

0000000000402640 <fwrite@plt>:
  402640:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402644:	ldr	x17, [x16, #648]
  402648:	add	x16, x16, #0x288
  40264c:	br	x17

0000000000402650 <fflush@plt>:
  402650:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402654:	ldr	x17, [x16, #656]
  402658:	add	x16, x16, #0x290
  40265c:	br	x17

0000000000402660 <__lxstat@plt>:
  402660:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402664:	ldr	x17, [x16, #664]
  402668:	add	x16, x16, #0x298
  40266c:	br	x17

0000000000402670 <warnx@plt>:
  402670:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402674:	ldr	x17, [x16, #672]
  402678:	add	x16, x16, #0x2a0
  40267c:	br	x17

0000000000402680 <read@plt>:
  402680:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402684:	ldr	x17, [x16, #680]
  402688:	add	x16, x16, #0x2a8
  40268c:	br	x17

0000000000402690 <tcsetattr@plt>:
  402690:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402694:	ldr	x17, [x16, #688]
  402698:	add	x16, x16, #0x2b0
  40269c:	br	x17

00000000004026a0 <isatty@plt>:
  4026a0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4026a4:	ldr	x17, [x16, #696]
  4026a8:	add	x16, x16, #0x2b8
  4026ac:	br	x17

00000000004026b0 <cfmakeraw@plt>:
  4026b0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4026b4:	ldr	x17, [x16, #704]
  4026b8:	add	x16, x16, #0x2c0
  4026bc:	br	x17

00000000004026c0 <setsid@plt>:
  4026c0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4026c4:	ldr	x17, [x16, #712]
  4026c8:	add	x16, x16, #0x2c8
  4026cc:	br	x17

00000000004026d0 <vsnprintf@plt>:
  4026d0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4026d4:	ldr	x17, [x16, #720]
  4026d8:	add	x16, x16, #0x2d0
  4026dc:	br	x17

00000000004026e0 <dup2@plt>:
  4026e0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4026e4:	ldr	x17, [x16, #728]
  4026e8:	add	x16, x16, #0x2d8
  4026ec:	br	x17

00000000004026f0 <errx@plt>:
  4026f0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4026f4:	ldr	x17, [x16, #736]
  4026f8:	add	x16, x16, #0x2e0
  4026fc:	br	x17

0000000000402700 <sigaddset@plt>:
  402700:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402704:	ldr	x17, [x16, #744]
  402708:	add	x16, x16, #0x2e8
  40270c:	br	x17

0000000000402710 <strcspn@plt>:
  402710:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402714:	ldr	x17, [x16, #752]
  402718:	add	x16, x16, #0x2f0
  40271c:	br	x17

0000000000402720 <vfprintf@plt>:
  402720:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402724:	ldr	x17, [x16, #760]
  402728:	add	x16, x16, #0x2f8
  40272c:	br	x17

0000000000402730 <printf@plt>:
  402730:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402734:	ldr	x17, [x16, #768]
  402738:	add	x16, x16, #0x300
  40273c:	br	x17

0000000000402740 <__assert_fail@plt>:
  402740:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402744:	ldr	x17, [x16, #776]
  402748:	add	x16, x16, #0x308
  40274c:	br	x17

0000000000402750 <__errno_location@plt>:
  402750:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402754:	ldr	x17, [x16, #784]
  402758:	add	x16, x16, #0x310
  40275c:	br	x17

0000000000402760 <execlp@plt>:
  402760:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402764:	ldr	x17, [x16, #792]
  402768:	add	x16, x16, #0x318
  40276c:	br	x17

0000000000402770 <getenv@plt>:
  402770:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402774:	ldr	x17, [x16, #800]
  402778:	add	x16, x16, #0x320
  40277c:	br	x17

0000000000402780 <waitpid@plt>:
  402780:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402784:	ldr	x17, [x16, #808]
  402788:	add	x16, x16, #0x328
  40278c:	br	x17

0000000000402790 <gettext@plt>:
  402790:	adrp	x16, 422000 <ferror@plt+0x1f820>
  402794:	ldr	x17, [x16, #816]
  402798:	add	x16, x16, #0x330
  40279c:	br	x17

00000000004027a0 <fprintf@plt>:
  4027a0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4027a4:	ldr	x17, [x16, #824]
  4027a8:	add	x16, x16, #0x338
  4027ac:	br	x17

00000000004027b0 <err@plt>:
  4027b0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4027b4:	ldr	x17, [x16, #832]
  4027b8:	add	x16, x16, #0x340
  4027bc:	br	x17

00000000004027c0 <ioctl@plt>:
  4027c0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4027c4:	ldr	x17, [x16, #840]
  4027c8:	add	x16, x16, #0x348
  4027cc:	br	x17

00000000004027d0 <setlocale@plt>:
  4027d0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4027d4:	ldr	x17, [x16, #848]
  4027d8:	add	x16, x16, #0x350
  4027dc:	br	x17

00000000004027e0 <ferror@plt>:
  4027e0:	adrp	x16, 422000 <ferror@plt+0x1f820>
  4027e4:	ldr	x17, [x16, #856]
  4027e8:	add	x16, x16, #0x358
  4027ec:	br	x17

Disassembly of section .text:

00000000004027f0 <.text>:
  4027f0:	mov	x29, #0x0                   	// #0
  4027f4:	mov	x30, #0x0                   	// #0
  4027f8:	mov	x5, x0
  4027fc:	ldr	x1, [sp]
  402800:	add	x2, sp, #0x8
  402804:	mov	x6, sp
  402808:	movz	x0, #0x0, lsl #48
  40280c:	movk	x0, #0x0, lsl #32
  402810:	movk	x0, #0x40, lsl #16
  402814:	movk	x0, #0x5588
  402818:	movz	x3, #0x0, lsl #48
  40281c:	movk	x3, #0x0, lsl #32
  402820:	movk	x3, #0x40, lsl #16
  402824:	movk	x3, #0xd6a0
  402828:	movz	x4, #0x0, lsl #48
  40282c:	movk	x4, #0x0, lsl #32
  402830:	movk	x4, #0x40, lsl #16
  402834:	movk	x4, #0xd720
  402838:	bl	402420 <__libc_start_main@plt>
  40283c:	bl	402530 <abort@plt>
  402840:	adrp	x0, 421000 <ferror@plt+0x1e820>
  402844:	ldr	x0, [x0, #4064]
  402848:	cbz	x0, 402850 <ferror@plt+0x70>
  40284c:	b	4024f0 <__gmon_start__@plt>
  402850:	ret
  402854:	stp	x29, x30, [sp, #-32]!
  402858:	mov	x29, sp
  40285c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  402860:	add	x0, x0, #0x388
  402864:	str	x0, [sp, #24]
  402868:	ldr	x0, [sp, #24]
  40286c:	str	x0, [sp, #24]
  402870:	ldr	x1, [sp, #24]
  402874:	adrp	x0, 422000 <ferror@plt+0x1f820>
  402878:	add	x0, x0, #0x388
  40287c:	cmp	x1, x0
  402880:	b.eq	4028bc <ferror@plt+0xdc>  // b.none
  402884:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402888:	add	x0, x0, #0x760
  40288c:	ldr	x0, [x0]
  402890:	str	x0, [sp, #16]
  402894:	ldr	x0, [sp, #16]
  402898:	str	x0, [sp, #16]
  40289c:	ldr	x0, [sp, #16]
  4028a0:	cmp	x0, #0x0
  4028a4:	b.eq	4028c0 <ferror@plt+0xe0>  // b.none
  4028a8:	ldr	x1, [sp, #16]
  4028ac:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4028b0:	add	x0, x0, #0x388
  4028b4:	blr	x1
  4028b8:	b	4028c0 <ferror@plt+0xe0>
  4028bc:	nop
  4028c0:	ldp	x29, x30, [sp], #32
  4028c4:	ret
  4028c8:	stp	x29, x30, [sp, #-48]!
  4028cc:	mov	x29, sp
  4028d0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4028d4:	add	x0, x0, #0x388
  4028d8:	str	x0, [sp, #40]
  4028dc:	ldr	x0, [sp, #40]
  4028e0:	str	x0, [sp, #40]
  4028e4:	ldr	x1, [sp, #40]
  4028e8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4028ec:	add	x0, x0, #0x388
  4028f0:	sub	x0, x1, x0
  4028f4:	asr	x0, x0, #3
  4028f8:	lsr	x1, x0, #63
  4028fc:	add	x0, x1, x0
  402900:	asr	x0, x0, #1
  402904:	str	x0, [sp, #32]
  402908:	ldr	x0, [sp, #32]
  40290c:	cmp	x0, #0x0
  402910:	b.eq	402950 <ferror@plt+0x170>  // b.none
  402914:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402918:	add	x0, x0, #0x768
  40291c:	ldr	x0, [x0]
  402920:	str	x0, [sp, #24]
  402924:	ldr	x0, [sp, #24]
  402928:	str	x0, [sp, #24]
  40292c:	ldr	x0, [sp, #24]
  402930:	cmp	x0, #0x0
  402934:	b.eq	402954 <ferror@plt+0x174>  // b.none
  402938:	ldr	x2, [sp, #24]
  40293c:	ldr	x1, [sp, #32]
  402940:	adrp	x0, 422000 <ferror@plt+0x1f820>
  402944:	add	x0, x0, #0x388
  402948:	blr	x2
  40294c:	b	402954 <ferror@plt+0x174>
  402950:	nop
  402954:	ldp	x29, x30, [sp], #48
  402958:	ret
  40295c:	stp	x29, x30, [sp, #-16]!
  402960:	mov	x29, sp
  402964:	adrp	x0, 422000 <ferror@plt+0x1f820>
  402968:	add	x0, x0, #0x3b0
  40296c:	ldrb	w0, [x0]
  402970:	and	x0, x0, #0xff
  402974:	cmp	x0, #0x0
  402978:	b.ne	402994 <ferror@plt+0x1b4>  // b.any
  40297c:	bl	402854 <ferror@plt+0x74>
  402980:	adrp	x0, 422000 <ferror@plt+0x1f820>
  402984:	add	x0, x0, #0x3b0
  402988:	mov	w1, #0x1                   	// #1
  40298c:	strb	w1, [x0]
  402990:	b	402998 <ferror@plt+0x1b8>
  402994:	nop
  402998:	ldp	x29, x30, [sp], #16
  40299c:	ret
  4029a0:	stp	x29, x30, [sp, #-16]!
  4029a4:	mov	x29, sp
  4029a8:	bl	4028c8 <ferror@plt+0xe8>
  4029ac:	nop
  4029b0:	ldp	x29, x30, [sp], #16
  4029b4:	ret
  4029b8:	stp	x29, x30, [sp, #-48]!
  4029bc:	mov	x29, sp
  4029c0:	str	w0, [sp, #28]
  4029c4:	ldr	w1, [sp, #28]
  4029c8:	mov	w0, #0xde83                	// #56963
  4029cc:	movk	w0, #0x431b, lsl #16
  4029d0:	umull	x0, w1, w0
  4029d4:	lsr	x0, x0, #32
  4029d8:	lsr	w0, w0, #18
  4029dc:	mov	w0, w0
  4029e0:	str	x0, [sp, #32]
  4029e4:	ldr	w1, [sp, #28]
  4029e8:	mov	w0, #0xde83                	// #56963
  4029ec:	movk	w0, #0x431b, lsl #16
  4029f0:	umull	x0, w1, w0
  4029f4:	lsr	x0, x0, #32
  4029f8:	lsr	w0, w0, #18
  4029fc:	mov	w2, #0x4240                	// #16960
  402a00:	movk	w2, #0xf, lsl #16
  402a04:	mul	w0, w0, w2
  402a08:	sub	w0, w1, w0
  402a0c:	mov	w1, w0
  402a10:	mov	x0, x1
  402a14:	lsl	x0, x0, #5
  402a18:	sub	x0, x0, x1
  402a1c:	lsl	x0, x0, #2
  402a20:	add	x0, x0, x1
  402a24:	lsl	x0, x0, #3
  402a28:	str	x0, [sp, #40]
  402a2c:	add	x0, sp, #0x20
  402a30:	mov	x1, #0x0                   	// #0
  402a34:	bl	4025f0 <nanosleep@plt>
  402a38:	ldp	x29, x30, [sp], #48
  402a3c:	ret
  402a40:	stp	x29, x30, [sp, #-48]!
  402a44:	mov	x29, sp
  402a48:	str	x0, [sp, #24]
  402a4c:	ldr	x0, [sp, #24]
  402a50:	bl	402300 <__fpending@plt>
  402a54:	cmp	x0, #0x0
  402a58:	cset	w0, ne  // ne = any
  402a5c:	and	w0, w0, #0xff
  402a60:	str	w0, [sp, #44]
  402a64:	ldr	x0, [sp, #24]
  402a68:	bl	4027e0 <ferror@plt>
  402a6c:	cmp	w0, #0x0
  402a70:	cset	w0, ne  // ne = any
  402a74:	and	w0, w0, #0xff
  402a78:	str	w0, [sp, #40]
  402a7c:	ldr	x0, [sp, #24]
  402a80:	bl	402360 <fclose@plt>
  402a84:	cmp	w0, #0x0
  402a88:	cset	w0, ne  // ne = any
  402a8c:	and	w0, w0, #0xff
  402a90:	str	w0, [sp, #36]
  402a94:	ldr	w0, [sp, #40]
  402a98:	cmp	w0, #0x0
  402a9c:	b.ne	402ac8 <ferror@plt+0x2e8>  // b.any
  402aa0:	ldr	w0, [sp, #36]
  402aa4:	cmp	w0, #0x0
  402aa8:	b.eq	402af4 <ferror@plt+0x314>  // b.none
  402aac:	ldr	w0, [sp, #44]
  402ab0:	cmp	w0, #0x0
  402ab4:	b.ne	402ac8 <ferror@plt+0x2e8>  // b.any
  402ab8:	bl	402750 <__errno_location@plt>
  402abc:	ldr	w0, [x0]
  402ac0:	cmp	w0, #0x9
  402ac4:	b.eq	402af4 <ferror@plt+0x314>  // b.none
  402ac8:	ldr	w0, [sp, #36]
  402acc:	cmp	w0, #0x0
  402ad0:	b.ne	402aec <ferror@plt+0x30c>  // b.any
  402ad4:	bl	402750 <__errno_location@plt>
  402ad8:	ldr	w0, [x0]
  402adc:	cmp	w0, #0x20
  402ae0:	b.eq	402aec <ferror@plt+0x30c>  // b.none
  402ae4:	bl	402750 <__errno_location@plt>
  402ae8:	str	wzr, [x0]
  402aec:	mov	w0, #0xffffffff            	// #-1
  402af0:	b	402af8 <ferror@plt+0x318>
  402af4:	mov	w0, #0x0                   	// #0
  402af8:	ldp	x29, x30, [sp], #48
  402afc:	ret
  402b00:	stp	x29, x30, [sp, #-48]!
  402b04:	mov	x29, sp
  402b08:	str	x0, [sp, #24]
  402b0c:	bl	402750 <__errno_location@plt>
  402b10:	str	wzr, [x0]
  402b14:	ldr	x0, [sp, #24]
  402b18:	bl	4027e0 <ferror@plt>
  402b1c:	cmp	w0, #0x0
  402b20:	b.ne	402b7c <ferror@plt+0x39c>  // b.any
  402b24:	ldr	x0, [sp, #24]
  402b28:	bl	402650 <fflush@plt>
  402b2c:	cmp	w0, #0x0
  402b30:	b.ne	402b7c <ferror@plt+0x39c>  // b.any
  402b34:	ldr	x0, [sp, #24]
  402b38:	bl	402340 <fileno@plt>
  402b3c:	str	w0, [sp, #44]
  402b40:	ldr	w0, [sp, #44]
  402b44:	cmp	w0, #0x0
  402b48:	b.lt	402b84 <ferror@plt+0x3a4>  // b.tstop
  402b4c:	ldr	w0, [sp, #44]
  402b50:	bl	402190 <dup@plt>
  402b54:	str	w0, [sp, #44]
  402b58:	ldr	w0, [sp, #44]
  402b5c:	cmp	w0, #0x0
  402b60:	b.lt	402b84 <ferror@plt+0x3a4>  // b.tstop
  402b64:	ldr	w0, [sp, #44]
  402b68:	bl	4024d0 <close@plt>
  402b6c:	cmp	w0, #0x0
  402b70:	b.ne	402b84 <ferror@plt+0x3a4>  // b.any
  402b74:	mov	w0, #0x0                   	// #0
  402b78:	b	402ba4 <ferror@plt+0x3c4>
  402b7c:	nop
  402b80:	b	402b88 <ferror@plt+0x3a8>
  402b84:	nop
  402b88:	bl	402750 <__errno_location@plt>
  402b8c:	ldr	w0, [x0]
  402b90:	cmp	w0, #0x9
  402b94:	b.ne	402ba0 <ferror@plt+0x3c0>  // b.any
  402b98:	mov	w0, #0x0                   	// #0
  402b9c:	b	402ba4 <ferror@plt+0x3c4>
  402ba0:	mov	w0, #0xffffffff            	// #-1
  402ba4:	ldp	x29, x30, [sp], #48
  402ba8:	ret
  402bac:	stp	x29, x30, [sp, #-16]!
  402bb0:	mov	x29, sp
  402bb4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  402bb8:	add	x0, x0, #0x3a0
  402bbc:	ldr	x0, [x0]
  402bc0:	bl	402b00 <ferror@plt+0x320>
  402bc4:	cmp	w0, #0x0
  402bc8:	b.eq	402c18 <ferror@plt+0x438>  // b.none
  402bcc:	bl	402750 <__errno_location@plt>
  402bd0:	ldr	w0, [x0]
  402bd4:	cmp	w0, #0x20
  402bd8:	b.eq	402c18 <ferror@plt+0x438>  // b.none
  402bdc:	bl	402750 <__errno_location@plt>
  402be0:	ldr	w0, [x0]
  402be4:	cmp	w0, #0x0
  402be8:	b.eq	402c00 <ferror@plt+0x420>  // b.none
  402bec:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402bf0:	add	x0, x0, #0x770
  402bf4:	bl	402790 <gettext@plt>
  402bf8:	bl	402590 <warn@plt>
  402bfc:	b	402c10 <ferror@plt+0x430>
  402c00:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402c04:	add	x0, x0, #0x770
  402c08:	bl	402790 <gettext@plt>
  402c0c:	bl	402670 <warnx@plt>
  402c10:	mov	w0, #0x1                   	// #1
  402c14:	bl	402140 <_exit@plt>
  402c18:	adrp	x0, 422000 <ferror@plt+0x1f820>
  402c1c:	add	x0, x0, #0x388
  402c20:	ldr	x0, [x0]
  402c24:	bl	402b00 <ferror@plt+0x320>
  402c28:	cmp	w0, #0x0
  402c2c:	b.eq	402c38 <ferror@plt+0x458>  // b.none
  402c30:	mov	w0, #0x1                   	// #1
  402c34:	bl	402140 <_exit@plt>
  402c38:	nop
  402c3c:	ldp	x29, x30, [sp], #16
  402c40:	ret
  402c44:	stp	x29, x30, [sp, #-16]!
  402c48:	mov	x29, sp
  402c4c:	adrp	x0, 402000 <memcpy@plt-0x130>
  402c50:	add	x0, x0, #0xbac
  402c54:	bl	40d728 <ferror@plt+0xaf48>
  402c58:	nop
  402c5c:	ldp	x29, x30, [sp], #16
  402c60:	ret
  402c64:	stp	x29, x30, [sp, #-64]!
  402c68:	mov	x29, sp
  402c6c:	str	x0, [sp, #40]
  402c70:	str	x1, [sp, #32]
  402c74:	str	x2, [sp, #24]
  402c78:	str	x3, [sp, #16]
  402c7c:	b	402d28 <ferror@plt+0x548>
  402c80:	bl	402750 <__errno_location@plt>
  402c84:	str	wzr, [x0]
  402c88:	ldr	x3, [sp, #16]
  402c8c:	ldr	x2, [sp, #24]
  402c90:	ldr	x1, [sp, #32]
  402c94:	ldr	x0, [sp, #40]
  402c98:	bl	402640 <fwrite@plt>
  402c9c:	str	x0, [sp, #56]
  402ca0:	ldr	x0, [sp, #56]
  402ca4:	cmp	x0, #0x0
  402ca8:	b.eq	402ce4 <ferror@plt+0x504>  // b.none
  402cac:	ldr	x1, [sp, #24]
  402cb0:	ldr	x0, [sp, #56]
  402cb4:	sub	x0, x1, x0
  402cb8:	str	x0, [sp, #24]
  402cbc:	ldr	x0, [sp, #24]
  402cc0:	cmp	x0, #0x0
  402cc4:	b.eq	402d0c <ferror@plt+0x52c>  // b.none
  402cc8:	ldr	x1, [sp, #56]
  402ccc:	ldr	x0, [sp, #32]
  402cd0:	mul	x0, x1, x0
  402cd4:	ldr	x1, [sp, #40]
  402cd8:	add	x0, x1, x0
  402cdc:	str	x0, [sp, #40]
  402ce0:	b	402d0c <ferror@plt+0x52c>
  402ce4:	bl	402750 <__errno_location@plt>
  402ce8:	ldr	w0, [x0]
  402cec:	cmp	w0, #0x4
  402cf0:	b.eq	402d0c <ferror@plt+0x52c>  // b.none
  402cf4:	bl	402750 <__errno_location@plt>
  402cf8:	ldr	w0, [x0]
  402cfc:	cmp	w0, #0xb
  402d00:	b.eq	402d0c <ferror@plt+0x52c>  // b.none
  402d04:	mov	w0, #0xffffffff            	// #-1
  402d08:	b	402d38 <ferror@plt+0x558>
  402d0c:	bl	402750 <__errno_location@plt>
  402d10:	ldr	w0, [x0]
  402d14:	cmp	w0, #0xb
  402d18:	b.ne	402d28 <ferror@plt+0x548>  // b.any
  402d1c:	mov	w0, #0xd090                	// #53392
  402d20:	movk	w0, #0x3, lsl #16
  402d24:	bl	4029b8 <ferror@plt+0x1d8>
  402d28:	ldr	x0, [sp, #24]
  402d2c:	cmp	x0, #0x0
  402d30:	b.ne	402c80 <ferror@plt+0x4a0>  // b.any
  402d34:	mov	w0, #0x0                   	// #0
  402d38:	ldp	x29, x30, [sp], #64
  402d3c:	ret
  402d40:	stp	x29, x30, [sp, #-48]!
  402d44:	mov	x29, sp
  402d48:	str	x0, [sp, #24]
  402d4c:	str	x1, [sp, #16]
  402d50:	ldr	x1, [sp, #16]
  402d54:	ldr	x0, [sp, #24]
  402d58:	bl	4024b0 <realloc@plt>
  402d5c:	str	x0, [sp, #40]
  402d60:	ldr	x0, [sp, #40]
  402d64:	cmp	x0, #0x0
  402d68:	b.ne	402d8c <ferror@plt+0x5ac>  // b.any
  402d6c:	ldr	x0, [sp, #16]
  402d70:	cmp	x0, #0x0
  402d74:	b.eq	402d8c <ferror@plt+0x5ac>  // b.none
  402d78:	ldr	x2, [sp, #16]
  402d7c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402d80:	add	x1, x0, #0x780
  402d84:	mov	w0, #0x1                   	// #1
  402d88:	bl	4027b0 <err@plt>
  402d8c:	ldr	x0, [sp, #40]
  402d90:	ldp	x29, x30, [sp], #48
  402d94:	ret
  402d98:	stp	x29, x30, [sp, #-48]!
  402d9c:	mov	x29, sp
  402da0:	str	x0, [sp, #24]
  402da4:	str	x1, [sp, #16]
  402da8:	ldr	x1, [sp, #16]
  402dac:	ldr	x0, [sp, #24]
  402db0:	bl	402490 <calloc@plt>
  402db4:	str	x0, [sp, #40]
  402db8:	ldr	x0, [sp, #40]
  402dbc:	cmp	x0, #0x0
  402dc0:	b.ne	402df0 <ferror@plt+0x610>  // b.any
  402dc4:	ldr	x0, [sp, #16]
  402dc8:	cmp	x0, #0x0
  402dcc:	b.eq	402df0 <ferror@plt+0x610>  // b.none
  402dd0:	ldr	x0, [sp, #24]
  402dd4:	cmp	x0, #0x0
  402dd8:	b.eq	402df0 <ferror@plt+0x610>  // b.none
  402ddc:	ldr	x2, [sp, #16]
  402de0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402de4:	add	x1, x0, #0x780
  402de8:	mov	w0, #0x1                   	// #1
  402dec:	bl	4027b0 <err@plt>
  402df0:	ldr	x0, [sp, #40]
  402df4:	ldp	x29, x30, [sp], #48
  402df8:	ret
  402dfc:	stp	x29, x30, [sp, #-48]!
  402e00:	mov	x29, sp
  402e04:	str	x0, [sp, #24]
  402e08:	ldr	x0, [sp, #24]
  402e0c:	cmp	x0, #0x0
  402e10:	b.ne	402e34 <ferror@plt+0x654>  // b.any
  402e14:	adrp	x0, 40e000 <ferror@plt+0xb820>
  402e18:	add	x3, x0, #0x5d8
  402e1c:	mov	w2, #0x4a                  	// #74
  402e20:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402e24:	add	x1, x0, #0x7a0
  402e28:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402e2c:	add	x0, x0, #0x7b8
  402e30:	bl	402740 <__assert_fail@plt>
  402e34:	ldr	x0, [sp, #24]
  402e38:	bl	4024c0 <strdup@plt>
  402e3c:	str	x0, [sp, #40]
  402e40:	ldr	x0, [sp, #40]
  402e44:	cmp	x0, #0x0
  402e48:	b.ne	402e5c <ferror@plt+0x67c>  // b.any
  402e4c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402e50:	add	x1, x0, #0x7c0
  402e54:	mov	w0, #0x1                   	// #1
  402e58:	bl	4027b0 <err@plt>
  402e5c:	ldr	x0, [sp, #40]
  402e60:	ldp	x29, x30, [sp], #48
  402e64:	ret
  402e68:	sub	sp, sp, #0x10
  402e6c:	str	w0, [sp, #12]
  402e70:	ldr	w0, [sp, #12]
  402e74:	sub	w0, w0, #0x21
  402e78:	cmp	w0, #0x5d
  402e7c:	b.hi	402e88 <ferror@plt+0x6a8>  // b.pmore
  402e80:	mov	w0, #0x1                   	// #1
  402e84:	b	402e8c <ferror@plt+0x6ac>
  402e88:	mov	w0, #0x0                   	// #0
  402e8c:	add	sp, sp, #0x10
  402e90:	ret
  402e94:	stp	x29, x30, [sp, #-48]!
  402e98:	mov	x29, sp
  402e9c:	str	w0, [sp, #28]
  402ea0:	str	x1, [sp, #16]
  402ea4:	ldr	x0, [sp, #16]
  402ea8:	cmp	x0, #0x0
  402eac:	b.ne	402ed0 <ferror@plt+0x6f0>  // b.any
  402eb0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  402eb4:	add	x3, x0, #0x948
  402eb8:	mov	w2, #0xe                   	// #14
  402ebc:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402ec0:	add	x1, x0, #0x7d8
  402ec4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402ec8:	add	x0, x0, #0x7f0
  402ecc:	bl	402740 <__assert_fail@plt>
  402ed0:	ldr	x0, [sp, #16]
  402ed4:	str	x0, [sp, #40]
  402ed8:	b	402f08 <ferror@plt+0x728>
  402edc:	ldr	x0, [sp, #40]
  402ee0:	ldr	w0, [x0, #24]
  402ee4:	ldr	w1, [sp, #28]
  402ee8:	cmp	w1, w0
  402eec:	b.ne	402efc <ferror@plt+0x71c>  // b.any
  402ef0:	ldr	x0, [sp, #40]
  402ef4:	ldr	x0, [x0]
  402ef8:	b	402f1c <ferror@plt+0x73c>
  402efc:	ldr	x0, [sp, #40]
  402f00:	add	x0, x0, #0x20
  402f04:	str	x0, [sp, #40]
  402f08:	ldr	x0, [sp, #40]
  402f0c:	ldr	x0, [x0]
  402f10:	cmp	x0, #0x0
  402f14:	b.ne	402edc <ferror@plt+0x6fc>  // b.any
  402f18:	mov	x0, #0x0                   	// #0
  402f1c:	ldp	x29, x30, [sp], #48
  402f20:	ret
  402f24:	stp	x29, x30, [sp, #-96]!
  402f28:	mov	x29, sp
  402f2c:	str	x19, [sp, #16]
  402f30:	str	w0, [sp, #60]
  402f34:	str	x1, [sp, #48]
  402f38:	str	x2, [sp, #40]
  402f3c:	str	x3, [sp, #32]
  402f40:	str	wzr, [sp, #92]
  402f44:	b	40313c <ferror@plt+0x95c>
  402f48:	ldrsw	x0, [sp, #92]
  402f4c:	lsl	x0, x0, #6
  402f50:	ldr	x1, [sp, #40]
  402f54:	add	x0, x1, x0
  402f58:	str	x0, [sp, #80]
  402f5c:	b	403104 <ferror@plt+0x924>
  402f60:	ldr	x0, [sp, #80]
  402f64:	ldr	w0, [x0]
  402f68:	ldr	w1, [sp, #60]
  402f6c:	cmp	w1, w0
  402f70:	b.eq	402f84 <ferror@plt+0x7a4>  // b.none
  402f74:	ldr	x0, [sp, #80]
  402f78:	add	x0, x0, #0x4
  402f7c:	str	x0, [sp, #80]
  402f80:	b	403104 <ferror@plt+0x924>
  402f84:	ldrsw	x0, [sp, #92]
  402f88:	lsl	x0, x0, #2
  402f8c:	ldr	x1, [sp, #32]
  402f90:	add	x0, x1, x0
  402f94:	ldr	w0, [x0]
  402f98:	cmp	w0, #0x0
  402f9c:	b.ne	402fbc <ferror@plt+0x7dc>  // b.any
  402fa0:	ldrsw	x0, [sp, #92]
  402fa4:	lsl	x0, x0, #2
  402fa8:	ldr	x1, [sp, #32]
  402fac:	add	x0, x1, x0
  402fb0:	ldr	w1, [sp, #60]
  402fb4:	str	w1, [x0]
  402fb8:	b	40312c <ferror@plt+0x94c>
  402fbc:	ldrsw	x0, [sp, #92]
  402fc0:	lsl	x0, x0, #2
  402fc4:	ldr	x1, [sp, #32]
  402fc8:	add	x0, x1, x0
  402fcc:	ldr	w0, [x0]
  402fd0:	ldr	w1, [sp, #60]
  402fd4:	cmp	w1, w0
  402fd8:	b.eq	40312c <ferror@plt+0x94c>  // b.none
  402fdc:	str	xzr, [sp, #72]
  402fe0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  402fe4:	add	x0, x0, #0x388
  402fe8:	ldr	x19, [x0]
  402fec:	adrp	x0, 40d000 <ferror@plt+0xa820>
  402ff0:	add	x0, x0, #0x800
  402ff4:	bl	402790 <gettext@plt>
  402ff8:	mov	x1, x0
  402ffc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403000:	add	x0, x0, #0x3a8
  403004:	ldr	x0, [x0]
  403008:	mov	x2, x0
  40300c:	mov	x0, x19
  403010:	bl	4027a0 <fprintf@plt>
  403014:	ldrsw	x0, [sp, #92]
  403018:	lsl	x0, x0, #6
  40301c:	ldr	x1, [sp, #40]
  403020:	add	x0, x1, x0
  403024:	str	x0, [sp, #80]
  403028:	b	4030c4 <ferror@plt+0x8e4>
  40302c:	ldr	x0, [sp, #80]
  403030:	ldr	w0, [x0]
  403034:	ldr	x1, [sp, #48]
  403038:	bl	402e94 <ferror@plt+0x6b4>
  40303c:	str	x0, [sp, #64]
  403040:	ldr	x0, [sp, #64]
  403044:	cmp	x0, #0x0
  403048:	b.eq	403070 <ferror@plt+0x890>  // b.none
  40304c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403050:	add	x0, x0, #0x388
  403054:	ldr	x3, [x0]
  403058:	ldr	x2, [sp, #64]
  40305c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403060:	add	x1, x0, #0x828
  403064:	mov	x0, x3
  403068:	bl	4027a0 <fprintf@plt>
  40306c:	b	4030ac <ferror@plt+0x8cc>
  403070:	ldr	x0, [sp, #80]
  403074:	ldr	w0, [x0]
  403078:	bl	402e68 <ferror@plt+0x688>
  40307c:	cmp	w0, #0x0
  403080:	b.eq	4030ac <ferror@plt+0x8cc>  // b.none
  403084:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403088:	add	x0, x0, #0x388
  40308c:	ldr	x3, [x0]
  403090:	ldr	x0, [sp, #80]
  403094:	ldr	w0, [x0]
  403098:	mov	w2, w0
  40309c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4030a0:	add	x1, x0, #0x830
  4030a4:	mov	x0, x3
  4030a8:	bl	4027a0 <fprintf@plt>
  4030ac:	ldr	x0, [sp, #80]
  4030b0:	add	x0, x0, #0x4
  4030b4:	str	x0, [sp, #80]
  4030b8:	ldr	x0, [sp, #72]
  4030bc:	add	x0, x0, #0x1
  4030c0:	str	x0, [sp, #72]
  4030c4:	ldr	x0, [sp, #72]
  4030c8:	add	x0, x0, #0x1
  4030cc:	cmp	x0, #0xf
  4030d0:	b.hi	4030e4 <ferror@plt+0x904>  // b.pmore
  4030d4:	ldr	x0, [sp, #80]
  4030d8:	ldr	w0, [x0]
  4030dc:	cmp	w0, #0x0
  4030e0:	b.ne	40302c <ferror@plt+0x84c>  // b.any
  4030e4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4030e8:	add	x0, x0, #0x388
  4030ec:	ldr	x0, [x0]
  4030f0:	mov	x1, x0
  4030f4:	mov	w0, #0xa                   	// #10
  4030f8:	bl	4022a0 <fputc@plt>
  4030fc:	mov	w0, #0x1                   	// #1
  403100:	bl	402180 <exit@plt>
  403104:	ldr	x0, [sp, #80]
  403108:	ldr	w0, [x0]
  40310c:	cmp	w0, #0x0
  403110:	b.eq	403130 <ferror@plt+0x950>  // b.none
  403114:	ldr	x0, [sp, #80]
  403118:	ldr	w0, [x0]
  40311c:	ldr	w1, [sp, #60]
  403120:	cmp	w1, w0
  403124:	b.ge	402f60 <ferror@plt+0x780>  // b.tcont
  403128:	b	403130 <ferror@plt+0x950>
  40312c:	nop
  403130:	ldr	w0, [sp, #92]
  403134:	add	w0, w0, #0x1
  403138:	str	w0, [sp, #92]
  40313c:	ldrsw	x0, [sp, #92]
  403140:	lsl	x0, x0, #6
  403144:	ldr	x1, [sp, #40]
  403148:	add	x0, x1, x0
  40314c:	ldr	w0, [x0]
  403150:	cmp	w0, #0x0
  403154:	b.eq	403178 <ferror@plt+0x998>  // b.none
  403158:	ldrsw	x0, [sp, #92]
  40315c:	lsl	x0, x0, #6
  403160:	ldr	x1, [sp, #40]
  403164:	add	x0, x1, x0
  403168:	ldr	w0, [x0]
  40316c:	ldr	w1, [sp, #60]
  403170:	cmp	w1, w0
  403174:	b.ge	402f48 <ferror@plt+0x768>  // b.tcont
  403178:	nop
  40317c:	ldr	x19, [sp, #16]
  403180:	ldp	x29, x30, [sp], #96
  403184:	ret
  403188:	stp	x29, x30, [sp, #-288]!
  40318c:	mov	x29, sp
  403190:	str	x0, [sp, #56]
  403194:	str	x1, [sp, #232]
  403198:	str	x2, [sp, #240]
  40319c:	str	x3, [sp, #248]
  4031a0:	str	x4, [sp, #256]
  4031a4:	str	x5, [sp, #264]
  4031a8:	str	x6, [sp, #272]
  4031ac:	str	x7, [sp, #280]
  4031b0:	str	q0, [sp, #96]
  4031b4:	str	q1, [sp, #112]
  4031b8:	str	q2, [sp, #128]
  4031bc:	str	q3, [sp, #144]
  4031c0:	str	q4, [sp, #160]
  4031c4:	str	q5, [sp, #176]
  4031c8:	str	q6, [sp, #192]
  4031cc:	str	q7, [sp, #208]
  4031d0:	add	x0, sp, #0x120
  4031d4:	str	x0, [sp, #64]
  4031d8:	add	x0, sp, #0x120
  4031dc:	str	x0, [sp, #72]
  4031e0:	add	x0, sp, #0xe0
  4031e4:	str	x0, [sp, #80]
  4031e8:	mov	w0, #0xffffffc8            	// #-56
  4031ec:	str	w0, [sp, #88]
  4031f0:	mov	w0, #0xffffff80            	// #-128
  4031f4:	str	w0, [sp, #92]
  4031f8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4031fc:	add	x0, x0, #0x388
  403200:	ldr	x4, [x0]
  403204:	add	x2, sp, #0x10
  403208:	add	x3, sp, #0x40
  40320c:	ldp	x0, x1, [x3]
  403210:	stp	x0, x1, [x2]
  403214:	ldp	x0, x1, [x3, #16]
  403218:	stp	x0, x1, [x2, #16]
  40321c:	add	x0, sp, #0x10
  403220:	mov	x2, x0
  403224:	ldr	x1, [sp, #56]
  403228:	mov	x0, x4
  40322c:	bl	402720 <vfprintf@plt>
  403230:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403234:	add	x0, x0, #0x388
  403238:	ldr	x0, [x0]
  40323c:	mov	x1, x0
  403240:	mov	w0, #0xa                   	// #10
  403244:	bl	4022a0 <fputc@plt>
  403248:	nop
  40324c:	ldp	x29, x30, [sp], #288
  403250:	ret
  403254:	stp	x29, x30, [sp, #-80]!
  403258:	mov	x29, sp
  40325c:	str	x0, [sp, #24]
  403260:	str	x1, [sp, #16]
  403264:	add	x0, sp, #0x20
  403268:	mov	w2, #0x0                   	// #0
  40326c:	mov	x1, x0
  403270:	ldr	x0, [sp, #16]
  403274:	bl	402150 <strtoul@plt>
  403278:	str	w0, [sp, #76]
  40327c:	ldr	x0, [sp, #32]
  403280:	cmp	x0, #0x0
  403284:	b.eq	40339c <ferror@plt+0xbbc>  // b.none
  403288:	ldr	x0, [sp, #32]
  40328c:	ldrsb	w0, [x0]
  403290:	cmp	w0, #0x0
  403294:	b.eq	40339c <ferror@plt+0xbbc>  // b.none
  403298:	ldr	x0, [sp, #24]
  40329c:	cmp	x0, #0x0
  4032a0:	b.eq	40339c <ferror@plt+0xbbc>  // b.none
  4032a4:	ldr	x0, [sp, #24]
  4032a8:	ldr	x0, [x0]
  4032ac:	cmp	x0, #0x0
  4032b0:	b.eq	40339c <ferror@plt+0xbbc>  // b.none
  4032b4:	str	wzr, [sp, #76]
  4032b8:	ldr	x0, [sp, #16]
  4032bc:	bl	4024c0 <strdup@plt>
  4032c0:	str	x0, [sp, #48]
  4032c4:	ldr	x0, [sp, #48]
  4032c8:	str	x0, [sp, #64]
  4032cc:	ldr	x0, [sp, #64]
  4032d0:	cmp	x0, #0x0
  4032d4:	b.ne	403360 <ferror@plt+0xb80>  // b.any
  4032d8:	ldr	w0, [sp, #76]
  4032dc:	b	4033d0 <ferror@plt+0xbf0>
  4032e0:	ldr	x0, [sp, #32]
  4032e4:	str	x0, [sp, #64]
  4032e8:	ldr	x0, [sp, #24]
  4032ec:	str	x0, [sp, #56]
  4032f0:	b	403334 <ferror@plt+0xb54>
  4032f4:	ldr	x0, [sp, #56]
  4032f8:	ldr	x0, [x0]
  4032fc:	mov	x1, x0
  403300:	ldr	x0, [sp, #40]
  403304:	bl	402580 <strcmp@plt>
  403308:	cmp	w0, #0x0
  40330c:	b.ne	403328 <ferror@plt+0xb48>  // b.any
  403310:	ldr	x0, [sp, #56]
  403314:	ldr	w0, [x0, #8]
  403318:	ldr	w1, [sp, #76]
  40331c:	orr	w0, w1, w0
  403320:	str	w0, [sp, #76]
  403324:	b	403350 <ferror@plt+0xb70>
  403328:	ldr	x0, [sp, #56]
  40332c:	add	x0, x0, #0x18
  403330:	str	x0, [sp, #56]
  403334:	ldr	x0, [sp, #56]
  403338:	cmp	x0, #0x0
  40333c:	b.eq	403350 <ferror@plt+0xb70>  // b.none
  403340:	ldr	x0, [sp, #56]
  403344:	ldr	x0, [x0]
  403348:	cmp	x0, #0x0
  40334c:	b.ne	4032f4 <ferror@plt+0xb14>  // b.any
  403350:	ldr	w1, [sp, #76]
  403354:	mov	w0, #0xffff                	// #65535
  403358:	cmp	w1, w0
  40335c:	b.eq	40338c <ferror@plt+0xbac>  // b.none
  403360:	add	x0, sp, #0x20
  403364:	mov	x2, x0
  403368:	adrp	x0, 40d000 <ferror@plt+0xa820>
  40336c:	add	x1, x0, #0x838
  403370:	ldr	x0, [sp, #64]
  403374:	bl	402390 <strtok_r@plt>
  403378:	str	x0, [sp, #40]
  40337c:	ldr	x0, [sp, #40]
  403380:	cmp	x0, #0x0
  403384:	b.ne	4032e0 <ferror@plt+0xb00>  // b.any
  403388:	b	403390 <ferror@plt+0xbb0>
  40338c:	nop
  403390:	ldr	x0, [sp, #48]
  403394:	bl	4025c0 <free@plt>
  403398:	b	4033cc <ferror@plt+0xbec>
  40339c:	ldr	x0, [sp, #32]
  4033a0:	cmp	x0, #0x0
  4033a4:	b.eq	4033cc <ferror@plt+0xbec>  // b.none
  4033a8:	ldr	x2, [sp, #32]
  4033ac:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4033b0:	add	x1, x0, #0x840
  4033b4:	mov	x0, x2
  4033b8:	bl	402580 <strcmp@plt>
  4033bc:	cmp	w0, #0x0
  4033c0:	b.ne	4033cc <ferror@plt+0xbec>  // b.any
  4033c4:	mov	w0, #0xffff                	// #65535
  4033c8:	str	w0, [sp, #76]
  4033cc:	ldr	w0, [sp, #76]
  4033d0:	ldp	x29, x30, [sp], #80
  4033d4:	ret
  4033d8:	stp	x29, x30, [sp, #-48]!
  4033dc:	mov	x29, sp
  4033e0:	str	x19, [sp, #16]
  4033e4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4033e8:	add	x0, x0, #0x860
  4033ec:	bl	402770 <getenv@plt>
  4033f0:	str	x0, [sp, #40]
  4033f4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4033f8:	add	x0, x0, #0x3b4
  4033fc:	ldr	w0, [x0]
  403400:	and	w0, w0, #0x2
  403404:	cmp	w0, #0x0
  403408:	b.ne	403448 <ferror@plt+0xc68>  // b.any
  40340c:	ldr	x0, [sp, #40]
  403410:	cmp	x0, #0x0
  403414:	b.eq	40343c <ferror@plt+0xc5c>  // b.none
  403418:	ldr	x1, [sp, #40]
  40341c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403420:	add	x0, x0, #0x848
  403424:	bl	403254 <ferror@plt+0xa74>
  403428:	mov	w1, w0
  40342c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403430:	add	x0, x0, #0x3b4
  403434:	str	w1, [x0]
  403438:	b	403448 <ferror@plt+0xc68>
  40343c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403440:	add	x0, x0, #0x3b4
  403444:	str	wzr, [x0]
  403448:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40344c:	add	x0, x0, #0x3b4
  403450:	ldr	w0, [x0]
  403454:	cmp	w0, #0x0
  403458:	b.eq	4034d0 <ferror@plt+0xcf0>  // b.none
  40345c:	bl	402270 <getuid@plt>
  403460:	mov	w19, w0
  403464:	bl	402230 <geteuid@plt>
  403468:	cmp	w19, w0
  40346c:	b.ne	403484 <ferror@plt+0xca4>  // b.any
  403470:	bl	4025d0 <getgid@plt>
  403474:	mov	w19, w0
  403478:	bl	4021e0 <getegid@plt>
  40347c:	cmp	w19, w0
  403480:	b.eq	4034d0 <ferror@plt+0xcf0>  // b.none
  403484:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403488:	add	x0, x0, #0x3b4
  40348c:	ldr	w0, [x0]
  403490:	orr	w1, w0, #0x1000000
  403494:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403498:	add	x0, x0, #0x3b4
  40349c:	str	w1, [x0]
  4034a0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4034a4:	add	x0, x0, #0x388
  4034a8:	ldr	x19, [x0]
  4034ac:	bl	402380 <getpid@plt>
  4034b0:	mov	w1, w0
  4034b4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4034b8:	add	x3, x0, #0x870
  4034bc:	mov	w2, w1
  4034c0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4034c4:	add	x1, x0, #0x878
  4034c8:	mov	x0, x19
  4034cc:	bl	4027a0 <fprintf@plt>
  4034d0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4034d4:	add	x0, x0, #0x3b4
  4034d8:	ldr	w0, [x0]
  4034dc:	orr	w1, w0, #0x2
  4034e0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4034e4:	add	x0, x0, #0x3b4
  4034e8:	str	w1, [x0]
  4034ec:	nop
  4034f0:	ldr	x19, [sp, #16]
  4034f4:	ldp	x29, x30, [sp], #48
  4034f8:	ret
  4034fc:	stp	x29, x30, [sp, #-32]!
  403500:	mov	x29, sp
  403504:	str	x0, [sp, #24]
  403508:	ldr	x0, [sp, #24]
  40350c:	ldr	x0, [x0, #80]
  403510:	cmp	x0, #0x0
  403514:	b.ne	403570 <ferror@plt+0xd90>  // b.any
  403518:	ldr	x0, [sp, #24]
  40351c:	ldrb	w0, [x0, #120]
  403520:	and	w0, w0, #0x20
  403524:	and	w0, w0, #0xff
  403528:	cmp	w0, #0x0
  40352c:	b.eq	403570 <ferror@plt+0xd90>  // b.none
  403530:	ldr	x0, [sp, #24]
  403534:	add	x2, x0, #0x60
  403538:	ldr	x0, [sp, #24]
  40353c:	add	x0, x0, #0x64
  403540:	mov	x1, x0
  403544:	mov	x0, x2
  403548:	bl	40d03c <ferror@plt+0xa85c>
  40354c:	ldr	x0, [sp, #24]
  403550:	add	x0, x0, #0x50
  403554:	mov	x2, #0x0                   	// #0
  403558:	mov	x1, #0x0                   	// #0
  40355c:	bl	40d18c <ferror@plt+0xa9ac>
  403560:	ldr	x0, [sp, #24]
  403564:	add	x0, x0, #0x58
  403568:	bl	40d318 <ferror@plt+0xab38>
  40356c:	b	403574 <ferror@plt+0xd94>
  403570:	nop
  403574:	ldp	x29, x30, [sp], #32
  403578:	ret
  40357c:	stp	x29, x30, [sp, #-48]!
  403580:	mov	x29, sp
  403584:	str	x19, [sp, #16]
  403588:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40358c:	add	x0, x0, #0x3a0
  403590:	ldr	x0, [x0]
  403594:	str	x0, [sp, #40]
  403598:	adrp	x0, 40d000 <ferror@plt+0xa820>
  40359c:	add	x0, x0, #0x8b8
  4035a0:	bl	402790 <gettext@plt>
  4035a4:	ldr	x1, [sp, #40]
  4035a8:	bl	402170 <fputs@plt>
  4035ac:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4035b0:	add	x0, x0, #0x8c8
  4035b4:	bl	402790 <gettext@plt>
  4035b8:	mov	x1, x0
  4035bc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4035c0:	add	x0, x0, #0x3a8
  4035c4:	ldr	x0, [x0]
  4035c8:	mov	x2, x0
  4035cc:	ldr	x0, [sp, #40]
  4035d0:	bl	4027a0 <fprintf@plt>
  4035d4:	ldr	x1, [sp, #40]
  4035d8:	mov	w0, #0xa                   	// #10
  4035dc:	bl	4022a0 <fputc@plt>
  4035e0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4035e4:	add	x0, x0, #0x8e0
  4035e8:	bl	402790 <gettext@plt>
  4035ec:	ldr	x1, [sp, #40]
  4035f0:	bl	402170 <fputs@plt>
  4035f4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4035f8:	add	x0, x0, #0x910
  4035fc:	bl	402790 <gettext@plt>
  403600:	ldr	x1, [sp, #40]
  403604:	bl	402170 <fputs@plt>
  403608:	adrp	x0, 40d000 <ferror@plt+0xa820>
  40360c:	add	x0, x0, #0x920
  403610:	bl	402790 <gettext@plt>
  403614:	ldr	x1, [sp, #40]
  403618:	bl	402170 <fputs@plt>
  40361c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403620:	add	x0, x0, #0x958
  403624:	bl	402790 <gettext@plt>
  403628:	ldr	x1, [sp, #40]
  40362c:	bl	402170 <fputs@plt>
  403630:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403634:	add	x0, x0, #0x998
  403638:	bl	402790 <gettext@plt>
  40363c:	ldr	x1, [sp, #40]
  403640:	bl	402170 <fputs@plt>
  403644:	ldr	x1, [sp, #40]
  403648:	mov	w0, #0xa                   	// #10
  40364c:	bl	4022a0 <fputc@plt>
  403650:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403654:	add	x0, x0, #0x9d8
  403658:	bl	402790 <gettext@plt>
  40365c:	ldr	x1, [sp, #40]
  403660:	bl	402170 <fputs@plt>
  403664:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403668:	add	x0, x0, #0xa18
  40366c:	bl	402790 <gettext@plt>
  403670:	ldr	x1, [sp, #40]
  403674:	bl	402170 <fputs@plt>
  403678:	adrp	x0, 40d000 <ferror@plt+0xa820>
  40367c:	add	x0, x0, #0xa68
  403680:	bl	402790 <gettext@plt>
  403684:	ldr	x1, [sp, #40]
  403688:	bl	402170 <fputs@plt>
  40368c:	ldr	x1, [sp, #40]
  403690:	mov	w0, #0xa                   	// #10
  403694:	bl	4022a0 <fputc@plt>
  403698:	adrp	x0, 40d000 <ferror@plt+0xa820>
  40369c:	add	x0, x0, #0xab0
  4036a0:	bl	402790 <gettext@plt>
  4036a4:	ldr	x1, [sp, #40]
  4036a8:	bl	402170 <fputs@plt>
  4036ac:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4036b0:	add	x0, x0, #0xae8
  4036b4:	bl	402790 <gettext@plt>
  4036b8:	ldr	x1, [sp, #40]
  4036bc:	bl	402170 <fputs@plt>
  4036c0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4036c4:	add	x0, x0, #0xb38
  4036c8:	bl	402790 <gettext@plt>
  4036cc:	ldr	x1, [sp, #40]
  4036d0:	bl	402170 <fputs@plt>
  4036d4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4036d8:	add	x0, x0, #0xb80
  4036dc:	bl	402790 <gettext@plt>
  4036e0:	ldr	x1, [sp, #40]
  4036e4:	bl	402170 <fputs@plt>
  4036e8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4036ec:	add	x0, x0, #0xbc0
  4036f0:	bl	402790 <gettext@plt>
  4036f4:	ldr	x1, [sp, #40]
  4036f8:	bl	402170 <fputs@plt>
  4036fc:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403700:	add	x0, x0, #0xc08
  403704:	bl	402790 <gettext@plt>
  403708:	ldr	x1, [sp, #40]
  40370c:	bl	402170 <fputs@plt>
  403710:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403714:	add	x0, x0, #0xc50
  403718:	bl	402790 <gettext@plt>
  40371c:	ldr	x1, [sp, #40]
  403720:	bl	402170 <fputs@plt>
  403724:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403728:	add	x0, x0, #0xc98
  40372c:	bl	402790 <gettext@plt>
  403730:	ldr	x1, [sp, #40]
  403734:	bl	402170 <fputs@plt>
  403738:	ldr	x1, [sp, #40]
  40373c:	mov	w0, #0xa                   	// #10
  403740:	bl	4022a0 <fputc@plt>
  403744:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403748:	add	x0, x0, #0xcc8
  40374c:	bl	402790 <gettext@plt>
  403750:	mov	x19, x0
  403754:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403758:	add	x0, x0, #0xce0
  40375c:	bl	402790 <gettext@plt>
  403760:	mov	x4, x0
  403764:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403768:	add	x3, x0, #0xcf0
  40376c:	mov	x2, x19
  403770:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403774:	add	x1, x0, #0xd00
  403778:	adrp	x0, 40d000 <ferror@plt+0xa820>
  40377c:	add	x0, x0, #0xd10
  403780:	bl	402730 <printf@plt>
  403784:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403788:	add	x0, x0, #0xd28
  40378c:	bl	402790 <gettext@plt>
  403790:	mov	x2, x0
  403794:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403798:	add	x1, x0, #0xd48
  40379c:	mov	x0, x2
  4037a0:	bl	402730 <printf@plt>
  4037a4:	mov	w0, #0x0                   	// #0
  4037a8:	bl	402180 <exit@plt>
  4037ac:	stp	x29, x30, [sp, #-48]!
  4037b0:	mov	x29, sp
  4037b4:	str	x0, [sp, #24]
  4037b8:	str	x1, [sp, #16]
  4037bc:	str	xzr, [sp, #40]
  4037c0:	b	40380c <ferror@plt+0x102c>
  4037c4:	ldr	x0, [sp, #24]
  4037c8:	ldr	x1, [x0]
  4037cc:	ldr	x0, [sp, #40]
  4037d0:	lsl	x0, x0, #3
  4037d4:	add	x0, x1, x0
  4037d8:	ldr	x0, [x0]
  4037dc:	str	x0, [sp, #32]
  4037e0:	ldr	x0, [sp, #32]
  4037e4:	ldr	x0, [x0, #16]
  4037e8:	ldr	x1, [sp, #16]
  4037ec:	bl	402580 <strcmp@plt>
  4037f0:	cmp	w0, #0x0
  4037f4:	b.ne	403800 <ferror@plt+0x1020>  // b.any
  4037f8:	ldr	x0, [sp, #32]
  4037fc:	b	403824 <ferror@plt+0x1044>
  403800:	ldr	x0, [sp, #40]
  403804:	add	x0, x0, #0x1
  403808:	str	x0, [sp, #40]
  40380c:	ldr	x0, [sp, #24]
  403810:	ldr	x0, [x0, #8]
  403814:	ldr	x1, [sp, #40]
  403818:	cmp	x1, x0
  40381c:	b.cc	4037c4 <ferror@plt+0xfe4>  // b.lo, b.ul, b.last
  403820:	mov	x0, #0x0                   	// #0
  403824:	ldp	x29, x30, [sp], #48
  403828:	ret
  40382c:	stp	x29, x30, [sp, #-80]!
  403830:	mov	x29, sp
  403834:	str	x19, [sp, #16]
  403838:	str	x0, [sp, #56]
  40383c:	str	x1, [sp, #48]
  403840:	str	x2, [sp, #40]
  403844:	str	w3, [sp, #36]
  403848:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40384c:	add	x0, x0, #0x3b4
  403850:	ldr	w0, [x0]
  403854:	and	w0, w0, #0x20
  403858:	cmp	w0, #0x0
  40385c:	b.eq	4038a8 <ferror@plt+0x10c8>  // b.none
  403860:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403864:	add	x0, x0, #0x388
  403868:	ldr	x19, [x0]
  40386c:	bl	402380 <getpid@plt>
  403870:	mov	w1, w0
  403874:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403878:	add	x4, x0, #0xd58
  40387c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403880:	add	x3, x0, #0x870
  403884:	mov	w2, w1
  403888:	adrp	x0, 40d000 <ferror@plt+0xa820>
  40388c:	add	x1, x0, #0xd60
  403890:	mov	x0, x19
  403894:	bl	4027a0 <fprintf@plt>
  403898:	ldr	x1, [sp, #40]
  40389c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4038a0:	add	x0, x0, #0xd70
  4038a4:	bl	403188 <ferror@plt+0x9a8>
  4038a8:	ldr	x0, [sp, #56]
  4038ac:	cmp	x0, #0x0
  4038b0:	b.ne	4038d4 <ferror@plt+0x10f4>  // b.any
  4038b4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4038b8:	add	x3, x0, #0x5c8
  4038bc:	mov	w2, #0xf3                  	// #243
  4038c0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4038c4:	add	x1, x0, #0xd90
  4038c8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4038cc:	add	x0, x0, #0xda8
  4038d0:	bl	402740 <__assert_fail@plt>
  4038d4:	ldr	x0, [sp, #40]
  4038d8:	cmp	x0, #0x0
  4038dc:	b.ne	403900 <ferror@plt+0x1120>  // b.any
  4038e0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4038e4:	add	x3, x0, #0x5c8
  4038e8:	mov	w2, #0xf4                  	// #244
  4038ec:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4038f0:	add	x1, x0, #0xd90
  4038f4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4038f8:	add	x0, x0, #0xdb0
  4038fc:	bl	402740 <__assert_fail@plt>
  403900:	ldr	x0, [sp, #48]
  403904:	cmp	x0, #0x0
  403908:	b.ne	40392c <ferror@plt+0x114c>  // b.any
  40390c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  403910:	add	x3, x0, #0x5c8
  403914:	mov	w2, #0xf5                  	// #245
  403918:	adrp	x0, 40d000 <ferror@plt+0xa820>
  40391c:	add	x1, x0, #0xd90
  403920:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403924:	add	x0, x0, #0xdc0
  403928:	bl	402740 <__assert_fail@plt>
  40392c:	ldr	x1, [sp, #40]
  403930:	ldr	x0, [sp, #48]
  403934:	bl	4037ac <ferror@plt+0xfcc>
  403938:	str	x0, [sp, #72]
  40393c:	ldr	x0, [sp, #72]
  403940:	cmp	x0, #0x0
  403944:	b.eq	403950 <ferror@plt+0x1170>  // b.none
  403948:	ldr	x0, [sp, #72]
  40394c:	b	403a6c <ferror@plt+0x128c>
  403950:	ldr	x0, [sp, #56]
  403954:	add	x0, x0, #0x10
  403958:	ldr	x1, [sp, #48]
  40395c:	cmp	x1, x0
  403960:	b.ne	403970 <ferror@plt+0x1190>  // b.any
  403964:	ldr	x0, [sp, #56]
  403968:	add	x0, x0, #0x28
  40396c:	b	403978 <ferror@plt+0x1198>
  403970:	ldr	x0, [sp, #56]
  403974:	add	x0, x0, #0x10
  403978:	ldr	x1, [sp, #40]
  40397c:	bl	4037ac <ferror@plt+0xfcc>
  403980:	str	x0, [sp, #72]
  403984:	ldr	x0, [sp, #72]
  403988:	cmp	x0, #0x0
  40398c:	b.ne	4039c0 <ferror@plt+0x11e0>  // b.any
  403990:	mov	x1, #0x40                  	// #64
  403994:	mov	x0, #0x1                   	// #1
  403998:	bl	402d98 <ferror@plt+0x5b8>
  40399c:	str	x0, [sp, #72]
  4039a0:	ldr	x0, [sp, #40]
  4039a4:	bl	402dfc <ferror@plt+0x61c>
  4039a8:	mov	x1, x0
  4039ac:	ldr	x0, [sp, #72]
  4039b0:	str	x1, [x0, #16]
  4039b4:	ldr	x0, [sp, #72]
  4039b8:	ldr	w1, [sp, #36]
  4039bc:	str	w1, [x0, #8]
  4039c0:	ldr	x0, [sp, #48]
  4039c4:	ldr	x2, [x0]
  4039c8:	ldr	x0, [sp, #48]
  4039cc:	ldr	x0, [x0, #8]
  4039d0:	add	x0, x0, #0x1
  4039d4:	lsl	x0, x0, #3
  4039d8:	mov	x1, x0
  4039dc:	mov	x0, x2
  4039e0:	bl	402d40 <ferror@plt+0x560>
  4039e4:	mov	x1, x0
  4039e8:	ldr	x0, [sp, #48]
  4039ec:	str	x1, [x0]
  4039f0:	ldr	x0, [sp, #48]
  4039f4:	ldr	x1, [x0]
  4039f8:	ldr	x0, [sp, #48]
  4039fc:	ldr	x0, [x0, #8]
  403a00:	lsl	x0, x0, #3
  403a04:	add	x0, x1, x0
  403a08:	ldr	x1, [sp, #72]
  403a0c:	str	x1, [x0]
  403a10:	ldr	x0, [sp, #48]
  403a14:	ldr	x0, [x0, #8]
  403a18:	add	x1, x0, #0x1
  403a1c:	ldr	x0, [sp, #48]
  403a20:	str	x1, [x0, #8]
  403a24:	ldr	w0, [sp, #36]
  403a28:	cmp	w0, #0x3
  403a2c:	b.ne	403a68 <ferror@plt+0x1288>  // b.any
  403a30:	ldr	x0, [sp, #56]
  403a34:	ldr	x0, [x0, #64]
  403a38:	cmp	x0, #0x0
  403a3c:	b.ne	403a4c <ferror@plt+0x126c>  // b.any
  403a40:	ldr	x0, [sp, #56]
  403a44:	ldr	x1, [sp, #72]
  403a48:	str	x1, [x0, #64]
  403a4c:	ldr	x0, [sp, #56]
  403a50:	ldr	x0, [x0, #72]
  403a54:	cmp	x0, #0x0
  403a58:	b.ne	403a68 <ferror@plt+0x1288>  // b.any
  403a5c:	ldr	x0, [sp, #56]
  403a60:	ldr	x1, [sp, #72]
  403a64:	str	x1, [x0, #72]
  403a68:	ldr	x0, [sp, #72]
  403a6c:	ldr	x19, [sp, #16]
  403a70:	ldp	x29, x30, [sp], #80
  403a74:	ret
  403a78:	stp	x29, x30, [sp, #-160]!
  403a7c:	mov	x29, sp
  403a80:	str	x19, [sp, #16]
  403a84:	str	x0, [sp, #56]
  403a88:	str	x1, [sp, #48]
  403a8c:	str	x2, [sp, #40]
  403a90:	str	w3, [sp, #36]
  403a94:	str	wzr, [sp, #156]
  403a98:	ldr	x0, [sp, #48]
  403a9c:	cmp	x0, #0x0
  403aa0:	b.eq	403abc <ferror@plt+0x12dc>  // b.none
  403aa4:	ldr	x0, [sp, #48]
  403aa8:	ldrb	w0, [x0, #56]
  403aac:	and	w0, w0, #0x1
  403ab0:	and	w0, w0, #0xff
  403ab4:	cmp	w0, #0x0
  403ab8:	b.ne	403ac4 <ferror@plt+0x12e4>  // b.any
  403abc:	mov	w0, #0x0                   	// #0
  403ac0:	b	403cf0 <ferror@plt+0x1510>
  403ac4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403ac8:	add	x0, x0, #0x3b4
  403acc:	ldr	w0, [x0]
  403ad0:	and	w0, w0, #0x20
  403ad4:	cmp	w0, #0x0
  403ad8:	b.eq	403b2c <ferror@plt+0x134c>  // b.none
  403adc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403ae0:	add	x0, x0, #0x388
  403ae4:	ldr	x19, [x0]
  403ae8:	bl	402380 <getpid@plt>
  403aec:	mov	w1, w0
  403af0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403af4:	add	x4, x0, #0xd58
  403af8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403afc:	add	x3, x0, #0x870
  403b00:	mov	w2, w1
  403b04:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403b08:	add	x1, x0, #0xd60
  403b0c:	mov	x0, x19
  403b10:	bl	4027a0 <fprintf@plt>
  403b14:	ldr	x0, [sp, #48]
  403b18:	ldr	x0, [x0, #16]
  403b1c:	mov	x1, x0
  403b20:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403b24:	add	x0, x0, #0xdc8
  403b28:	bl	403188 <ferror@plt+0x9a8>
  403b2c:	ldr	x0, [sp, #48]
  403b30:	ldr	w0, [x0, #8]
  403b34:	cmp	w0, #0x3
  403b38:	b.eq	403be4 <ferror@plt+0x1404>  // b.none
  403b3c:	cmp	w0, #0x3
  403b40:	b.gt	403c88 <ferror@plt+0x14a8>
  403b44:	cmp	w0, #0x1
  403b48:	b.eq	403b54 <ferror@plt+0x1374>  // b.none
  403b4c:	cmp	w0, #0x2
  403b50:	b	403c88 <ferror@plt+0x14a8>
  403b54:	mov	x0, #0x0                   	// #0
  403b58:	bl	4023b0 <time@plt>
  403b5c:	str	x0, [sp, #144]
  403b60:	add	x1, sp, #0x40
  403b64:	add	x0, sp, #0x90
  403b68:	mov	x3, #0x2a                  	// #42
  403b6c:	mov	x2, x1
  403b70:	mov	w1, #0x7                   	// #7
  403b74:	bl	40ccf0 <ferror@plt+0xa510>
  403b78:	ldr	x0, [sp, #40]
  403b7c:	cmp	x0, #0x0
  403b80:	b.eq	403bb4 <ferror@plt+0x13d4>  // b.none
  403b84:	ldr	x0, [sp, #48]
  403b88:	ldr	x19, [x0]
  403b8c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403b90:	add	x0, x0, #0xdd8
  403b94:	bl	402790 <gettext@plt>
  403b98:	mov	x1, x0
  403b9c:	add	x0, sp, #0x40
  403ba0:	ldr	x3, [sp, #40]
  403ba4:	mov	x2, x0
  403ba8:	mov	x0, x19
  403bac:	bl	4027a0 <fprintf@plt>
  403bb0:	b	403c88 <ferror@plt+0x14a8>
  403bb4:	ldr	x0, [sp, #48]
  403bb8:	ldr	x19, [x0]
  403bbc:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403bc0:	add	x0, x0, #0xdf8
  403bc4:	bl	402790 <gettext@plt>
  403bc8:	mov	x1, x0
  403bcc:	add	x0, sp, #0x40
  403bd0:	ldr	w3, [sp, #36]
  403bd4:	mov	x2, x0
  403bd8:	mov	x0, x19
  403bdc:	bl	4027a0 <fprintf@plt>
  403be0:	b	403c88 <ferror@plt+0x14a8>
  403be4:	add	x0, sp, #0x80
  403be8:	bl	408f18 <ferror@plt+0x6738>
  403bec:	ldr	x1, [sp, #128]
  403bf0:	ldr	x0, [sp, #48]
  403bf4:	ldr	x0, [x0, #40]
  403bf8:	sub	x0, x1, x0
  403bfc:	str	x0, [sp, #112]
  403c00:	ldr	x1, [sp, #136]
  403c04:	ldr	x0, [sp, #48]
  403c08:	ldr	x0, [x0, #48]
  403c0c:	sub	x0, x1, x0
  403c10:	str	x0, [sp, #120]
  403c14:	ldr	x0, [sp, #120]
  403c18:	cmp	x0, #0x0
  403c1c:	b.ge	403c40 <ferror@plt+0x1460>  // b.tcont
  403c20:	ldr	x0, [sp, #112]
  403c24:	sub	x0, x0, #0x1
  403c28:	str	x0, [sp, #112]
  403c2c:	ldr	x1, [sp, #120]
  403c30:	mov	x0, #0x4240                	// #16960
  403c34:	movk	x0, #0xf, lsl #16
  403c38:	add	x0, x1, x0
  403c3c:	str	x0, [sp, #120]
  403c40:	ldr	x0, [sp, #112]
  403c44:	ldr	x1, [sp, #120]
  403c48:	mov	x4, x1
  403c4c:	mov	x3, x0
  403c50:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403c54:	add	x2, x0, #0xe28
  403c58:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403c5c:	add	x1, x0, #0xe38
  403c60:	ldr	x0, [sp, #56]
  403c64:	bl	404ac8 <ferror@plt+0x22e8>
  403c68:	ldr	w3, [sp, #36]
  403c6c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403c70:	add	x2, x0, #0xe48
  403c74:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403c78:	add	x1, x0, #0xe50
  403c7c:	ldr	x0, [sp, #56]
  403c80:	bl	404ac8 <ferror@plt+0x22e8>
  403c84:	nop
  403c88:	ldr	x0, [sp, #48]
  403c8c:	ldr	x0, [x0]
  403c90:	bl	402a40 <ferror@plt+0x260>
  403c94:	cmp	w0, #0x0
  403c98:	b.eq	403cd0 <ferror@plt+0x14f0>  // b.none
  403c9c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403ca0:	add	x0, x0, #0xe60
  403ca4:	bl	402790 <gettext@plt>
  403ca8:	mov	x2, x0
  403cac:	ldr	x0, [sp, #48]
  403cb0:	ldr	x0, [x0, #16]
  403cb4:	mov	x1, x0
  403cb8:	mov	x0, x2
  403cbc:	bl	402590 <warn@plt>
  403cc0:	bl	402750 <__errno_location@plt>
  403cc4:	ldr	w0, [x0]
  403cc8:	neg	w0, w0
  403ccc:	str	w0, [sp, #156]
  403cd0:	ldr	x0, [sp, #48]
  403cd4:	ldr	x0, [x0, #16]
  403cd8:	bl	4025c0 <free@plt>
  403cdc:	mov	x2, #0x40                  	// #64
  403ce0:	mov	w1, #0x0                   	// #0
  403ce4:	ldr	x0, [sp, #48]
  403ce8:	bl	402440 <memset@plt>
  403cec:	ldr	w0, [sp, #156]
  403cf0:	ldr	x19, [sp, #16]
  403cf4:	ldp	x29, x30, [sp], #160
  403cf8:	ret
  403cfc:	stp	x29, x30, [sp, #-48]!
  403d00:	mov	x29, sp
  403d04:	str	x19, [sp, #16]
  403d08:	str	x0, [sp, #40]
  403d0c:	str	x1, [sp, #32]
  403d10:	ldr	x0, [sp, #32]
  403d14:	cmp	x0, #0x0
  403d18:	b.eq	403d34 <ferror@plt+0x1554>  // b.none
  403d1c:	ldr	x0, [sp, #32]
  403d20:	ldrb	w0, [x0, #56]
  403d24:	and	w0, w0, #0x1
  403d28:	and	w0, w0, #0xff
  403d2c:	cmp	w0, #0x0
  403d30:	b.ne	403d3c <ferror@plt+0x155c>  // b.any
  403d34:	mov	w0, #0x0                   	// #0
  403d38:	b	403db4 <ferror@plt+0x15d4>
  403d3c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403d40:	add	x0, x0, #0x3b4
  403d44:	ldr	w0, [x0]
  403d48:	and	w0, w0, #0x20
  403d4c:	cmp	w0, #0x0
  403d50:	b.eq	403da4 <ferror@plt+0x15c4>  // b.none
  403d54:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403d58:	add	x0, x0, #0x388
  403d5c:	ldr	x19, [x0]
  403d60:	bl	402380 <getpid@plt>
  403d64:	mov	w1, w0
  403d68:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403d6c:	add	x4, x0, #0xd58
  403d70:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403d74:	add	x3, x0, #0x870
  403d78:	mov	w2, w1
  403d7c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403d80:	add	x1, x0, #0xd60
  403d84:	mov	x0, x19
  403d88:	bl	4027a0 <fprintf@plt>
  403d8c:	ldr	x0, [sp, #32]
  403d90:	ldr	x0, [x0, #16]
  403d94:	mov	x1, x0
  403d98:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403d9c:	add	x0, x0, #0xe78
  403da0:	bl	403188 <ferror@plt+0x9a8>
  403da4:	ldr	x0, [sp, #32]
  403da8:	ldr	x0, [x0]
  403dac:	bl	402650 <fflush@plt>
  403db0:	mov	w0, #0x0                   	// #0
  403db4:	ldr	x19, [sp, #16]
  403db8:	ldp	x29, x30, [sp], #48
  403dbc:	ret
  403dc0:	stp	x29, x30, [sp, #-48]!
  403dc4:	mov	x29, sp
  403dc8:	str	x0, [sp, #24]
  403dcc:	str	x1, [sp, #16]
  403dd0:	ldr	x0, [sp, #16]
  403dd4:	cmp	x0, #0x0
  403dd8:	b.eq	403eec <ferror@plt+0x170c>  // b.none
  403ddc:	ldr	x0, [sp, #24]
  403de0:	ldr	x0, [x0, #64]
  403de4:	ldr	x1, [sp, #16]
  403de8:	cmp	x1, x0
  403dec:	b.ne	403dfc <ferror@plt+0x161c>  // b.any
  403df0:	ldr	x0, [sp, #24]
  403df4:	str	xzr, [x0, #64]
  403df8:	b	403e18 <ferror@plt+0x1638>
  403dfc:	ldr	x0, [sp, #24]
  403e00:	ldr	x0, [x0, #72]
  403e04:	ldr	x1, [sp, #16]
  403e08:	cmp	x1, x0
  403e0c:	b.ne	403e18 <ferror@plt+0x1638>  // b.any
  403e10:	ldr	x0, [sp, #24]
  403e14:	str	xzr, [x0, #72]
  403e18:	str	xzr, [sp, #40]
  403e1c:	b	403e68 <ferror@plt+0x1688>
  403e20:	ldr	x0, [sp, #24]
  403e24:	ldr	x1, [x0, #16]
  403e28:	ldr	x0, [sp, #40]
  403e2c:	lsl	x0, x0, #3
  403e30:	add	x0, x1, x0
  403e34:	ldr	x0, [x0]
  403e38:	ldr	x1, [sp, #16]
  403e3c:	cmp	x1, x0
  403e40:	b.ne	403e5c <ferror@plt+0x167c>  // b.any
  403e44:	ldr	x0, [sp, #24]
  403e48:	ldr	x1, [x0, #16]
  403e4c:	ldr	x0, [sp, #40]
  403e50:	lsl	x0, x0, #3
  403e54:	add	x0, x1, x0
  403e58:	str	xzr, [x0]
  403e5c:	ldr	x0, [sp, #40]
  403e60:	add	x0, x0, #0x1
  403e64:	str	x0, [sp, #40]
  403e68:	ldr	x0, [sp, #24]
  403e6c:	ldr	x0, [x0, #24]
  403e70:	ldr	x1, [sp, #40]
  403e74:	cmp	x1, x0
  403e78:	b.cc	403e20 <ferror@plt+0x1640>  // b.lo, b.ul, b.last
  403e7c:	str	xzr, [sp, #40]
  403e80:	b	403ecc <ferror@plt+0x16ec>
  403e84:	ldr	x0, [sp, #24]
  403e88:	ldr	x1, [x0, #40]
  403e8c:	ldr	x0, [sp, #40]
  403e90:	lsl	x0, x0, #3
  403e94:	add	x0, x1, x0
  403e98:	ldr	x0, [x0]
  403e9c:	ldr	x1, [sp, #16]
  403ea0:	cmp	x1, x0
  403ea4:	b.ne	403ec0 <ferror@plt+0x16e0>  // b.any
  403ea8:	ldr	x0, [sp, #24]
  403eac:	ldr	x1, [x0, #40]
  403eb0:	ldr	x0, [sp, #40]
  403eb4:	lsl	x0, x0, #3
  403eb8:	add	x0, x1, x0
  403ebc:	str	xzr, [x0]
  403ec0:	ldr	x0, [sp, #40]
  403ec4:	add	x0, x0, #0x1
  403ec8:	str	x0, [sp, #40]
  403ecc:	ldr	x0, [sp, #24]
  403ed0:	ldr	x0, [x0, #48]
  403ed4:	ldr	x1, [sp, #40]
  403ed8:	cmp	x1, x0
  403edc:	b.cc	403e84 <ferror@plt+0x16a4>  // b.lo, b.ul, b.last
  403ee0:	ldr	x0, [sp, #16]
  403ee4:	bl	4025c0 <free@plt>
  403ee8:	b	403ef0 <ferror@plt+0x1710>
  403eec:	nop
  403ef0:	ldp	x29, x30, [sp], #48
  403ef4:	ret
  403ef8:	stp	x29, x30, [sp, #-112]!
  403efc:	mov	x29, sp
  403f00:	str	x19, [sp, #16]
  403f04:	str	x0, [sp, #40]
  403f08:	str	x1, [sp, #32]
  403f0c:	ldr	x0, [sp, #32]
  403f10:	ldrb	w0, [x0, #56]
  403f14:	and	w0, w0, #0x1
  403f18:	and	w0, w0, #0xff
  403f1c:	cmp	w0, #0x0
  403f20:	b.eq	403f2c <ferror@plt+0x174c>  // b.none
  403f24:	mov	w0, #0x0                   	// #0
  403f28:	b	404208 <ferror@plt+0x1a28>
  403f2c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403f30:	add	x0, x0, #0x3b4
  403f34:	ldr	w0, [x0]
  403f38:	and	w0, w0, #0x20
  403f3c:	cmp	w0, #0x0
  403f40:	b.eq	403f94 <ferror@plt+0x17b4>  // b.none
  403f44:	adrp	x0, 422000 <ferror@plt+0x1f820>
  403f48:	add	x0, x0, #0x388
  403f4c:	ldr	x19, [x0]
  403f50:	bl	402380 <getpid@plt>
  403f54:	mov	w1, w0
  403f58:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403f5c:	add	x4, x0, #0xd58
  403f60:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403f64:	add	x3, x0, #0x870
  403f68:	mov	w2, w1
  403f6c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403f70:	add	x1, x0, #0xd60
  403f74:	mov	x0, x19
  403f78:	bl	4027a0 <fprintf@plt>
  403f7c:	ldr	x0, [sp, #32]
  403f80:	ldr	x0, [x0, #16]
  403f84:	mov	x1, x0
  403f88:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403f8c:	add	x0, x0, #0xe88
  403f90:	bl	403188 <ferror@plt+0x9a8>
  403f94:	ldr	x0, [sp, #32]
  403f98:	ldr	x0, [x0]
  403f9c:	cmp	x0, #0x0
  403fa0:	b.eq	403fc4 <ferror@plt+0x17e4>  // b.none
  403fa4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  403fa8:	add	x3, x0, #0x5e0
  403fac:	mov	w2, #0x176                 	// #374
  403fb0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403fb4:	add	x1, x0, #0xd90
  403fb8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403fbc:	add	x0, x0, #0xe98
  403fc0:	bl	402740 <__assert_fail@plt>
  403fc4:	ldr	x0, [sp, #32]
  403fc8:	ldr	x2, [x0, #16]
  403fcc:	ldr	x0, [sp, #40]
  403fd0:	ldrb	w0, [x0, #120]
  403fd4:	and	w0, w0, #0x1
  403fd8:	and	w0, w0, #0xff
  403fdc:	cmp	w0, #0x0
  403fe0:	b.eq	404000 <ferror@plt+0x1820>  // b.none
  403fe4:	ldr	x0, [sp, #32]
  403fe8:	ldr	w0, [x0, #8]
  403fec:	cmp	w0, #0x1
  403ff0:	b.ne	404000 <ferror@plt+0x1820>  // b.any
  403ff4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  403ff8:	add	x0, x0, #0xea8
  403ffc:	b	404008 <ferror@plt+0x1828>
  404000:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404004:	add	x0, x0, #0xeb0
  404008:	mov	x1, x0
  40400c:	mov	x0, x2
  404010:	bl	4023a0 <fopen@plt>
  404014:	mov	x1, x0
  404018:	ldr	x0, [sp, #32]
  40401c:	str	x1, [x0]
  404020:	ldr	x0, [sp, #32]
  404024:	ldr	x0, [x0]
  404028:	cmp	x0, #0x0
  40402c:	b.ne	404064 <ferror@plt+0x1884>  // b.any
  404030:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404034:	add	x0, x0, #0xeb8
  404038:	bl	402790 <gettext@plt>
  40403c:	mov	x2, x0
  404040:	ldr	x0, [sp, #32]
  404044:	ldr	x0, [x0, #16]
  404048:	mov	x1, x0
  40404c:	mov	x0, x2
  404050:	bl	402590 <warn@plt>
  404054:	bl	402750 <__errno_location@plt>
  404058:	ldr	w0, [x0]
  40405c:	neg	w0, w0
  404060:	b	404208 <ferror@plt+0x1a28>
  404064:	ldr	x0, [sp, #32]
  404068:	ldr	w0, [x0, #8]
  40406c:	cmp	w0, #0x1
  404070:	b.eq	40408c <ferror@plt+0x18ac>  // b.none
  404074:	cmp	w0, #0x0
  404078:	b.le	4041f4 <ferror@plt+0x1a14>
  40407c:	sub	w0, w0, #0x2
  404080:	cmp	w0, #0x1
  404084:	b.hi	4041f4 <ferror@plt+0x1a14>  // b.pmore
  404088:	b	4041d8 <ferror@plt+0x19f8>
  40408c:	mov	x0, #0x0                   	// #0
  404090:	bl	4023b0 <time@plt>
  404094:	str	x0, [sp, #104]
  404098:	add	x1, sp, #0x38
  40409c:	add	x0, sp, #0x68
  4040a0:	mov	x3, #0x2a                  	// #42
  4040a4:	mov	x2, x1
  4040a8:	mov	w1, #0x7                   	// #7
  4040ac:	bl	40ccf0 <ferror@plt+0xa510>
  4040b0:	ldr	x0, [sp, #32]
  4040b4:	ldr	x19, [x0]
  4040b8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4040bc:	add	x0, x0, #0xec8
  4040c0:	bl	402790 <gettext@plt>
  4040c4:	mov	x1, x0
  4040c8:	add	x0, sp, #0x38
  4040cc:	mov	x2, x0
  4040d0:	mov	x0, x19
  4040d4:	bl	4027a0 <fprintf@plt>
  4040d8:	ldr	x0, [sp, #40]
  4040dc:	ldrb	w0, [x0, #120]
  4040e0:	and	w0, w0, #0x20
  4040e4:	and	w0, w0, #0xff
  4040e8:	cmp	w0, #0x0
  4040ec:	b.eq	404194 <ferror@plt+0x19b4>  // b.none
  4040f0:	ldr	x0, [sp, #40]
  4040f4:	bl	4034fc <ferror@plt+0xd1c>
  4040f8:	ldr	x0, [sp, #40]
  4040fc:	ldr	x0, [x0, #88]
  404100:	cmp	x0, #0x0
  404104:	b.eq	40412c <ferror@plt+0x194c>  // b.none
  404108:	ldr	x0, [sp, #32]
  40410c:	ldr	x3, [x0]
  404110:	ldr	x0, [sp, #40]
  404114:	ldr	x0, [x0, #88]
  404118:	mov	x2, x0
  40411c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404120:	add	x1, x0, #0xee0
  404124:	mov	x0, x3
  404128:	bl	4027a0 <fprintf@plt>
  40412c:	ldr	x0, [sp, #40]
  404130:	ldr	x0, [x0, #80]
  404134:	cmp	x0, #0x0
  404138:	b.eq	404160 <ferror@plt+0x1980>  // b.none
  40413c:	ldr	x0, [sp, #32]
  404140:	ldr	x3, [x0]
  404144:	ldr	x0, [sp, #40]
  404148:	ldr	x0, [x0, #80]
  40414c:	mov	x2, x0
  404150:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404154:	add	x1, x0, #0xef0
  404158:	mov	x0, x3
  40415c:	bl	4027a0 <fprintf@plt>
  404160:	ldr	x0, [sp, #32]
  404164:	ldr	x4, [x0]
  404168:	ldr	x0, [sp, #40]
  40416c:	ldr	w1, [x0, #96]
  404170:	ldr	x0, [sp, #40]
  404174:	ldr	w0, [x0, #100]
  404178:	mov	w3, w0
  40417c:	mov	w2, w1
  404180:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404184:	add	x1, x0, #0xf00
  404188:	mov	x0, x4
  40418c:	bl	4027a0 <fprintf@plt>
  404190:	b	4041b4 <ferror@plt+0x19d4>
  404194:	ldr	x0, [sp, #32]
  404198:	ldr	x19, [x0]
  40419c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4041a0:	add	x0, x0, #0xf18
  4041a4:	bl	402790 <gettext@plt>
  4041a8:	mov	x1, x0
  4041ac:	mov	x0, x19
  4041b0:	bl	4027a0 <fprintf@plt>
  4041b4:	ldr	x0, [sp, #32]
  4041b8:	ldr	x0, [x0]
  4041bc:	mov	x3, x0
  4041c0:	mov	x2, #0x2                   	// #2
  4041c4:	mov	x1, #0x1                   	// #1
  4041c8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4041cc:	add	x0, x0, #0xf38
  4041d0:	bl	402640 <fwrite@plt>
  4041d4:	b	4041f4 <ferror@plt+0x1a14>
  4041d8:	ldr	x0, [sp, #32]
  4041dc:	add	x0, x0, #0x18
  4041e0:	bl	408f18 <ferror@plt+0x6738>
  4041e4:	ldr	x0, [sp, #32]
  4041e8:	add	x0, x0, #0x28
  4041ec:	bl	408f18 <ferror@plt+0x6738>
  4041f0:	nop
  4041f4:	ldr	x0, [sp, #32]
  4041f8:	ldrb	w1, [x0, #56]
  4041fc:	orr	w1, w1, #0x1
  404200:	strb	w1, [x0, #56]
  404204:	mov	w0, #0x0                   	// #0
  404208:	ldr	x19, [sp, #16]
  40420c:	ldp	x29, x30, [sp], #112
  404210:	ret
  404214:	stp	x29, x30, [sp, #-48]!
  404218:	mov	x29, sp
  40421c:	str	x0, [sp, #24]
  404220:	str	xzr, [sp, #40]
  404224:	b	404270 <ferror@plt+0x1a90>
  404228:	ldr	x0, [sp, #24]
  40422c:	ldr	x1, [x0, #16]
  404230:	ldr	x0, [sp, #40]
  404234:	lsl	x0, x0, #3
  404238:	add	x0, x1, x0
  40423c:	ldr	x0, [x0]
  404240:	mov	x1, x0
  404244:	ldr	x0, [sp, #24]
  404248:	bl	403ef8 <ferror@plt+0x1718>
  40424c:	str	w0, [sp, #32]
  404250:	ldr	w0, [sp, #32]
  404254:	cmp	w0, #0x0
  404258:	b.eq	404264 <ferror@plt+0x1a84>  // b.none
  40425c:	ldr	w0, [sp, #32]
  404260:	b	4042ec <ferror@plt+0x1b0c>
  404264:	ldr	x0, [sp, #40]
  404268:	add	x0, x0, #0x1
  40426c:	str	x0, [sp, #40]
  404270:	ldr	x0, [sp, #24]
  404274:	ldr	x0, [x0, #24]
  404278:	ldr	x1, [sp, #40]
  40427c:	cmp	x1, x0
  404280:	b.cc	404228 <ferror@plt+0x1a48>  // b.lo, b.ul, b.last
  404284:	str	xzr, [sp, #40]
  404288:	b	4042d4 <ferror@plt+0x1af4>
  40428c:	ldr	x0, [sp, #24]
  404290:	ldr	x1, [x0, #40]
  404294:	ldr	x0, [sp, #40]
  404298:	lsl	x0, x0, #3
  40429c:	add	x0, x1, x0
  4042a0:	ldr	x0, [x0]
  4042a4:	mov	x1, x0
  4042a8:	ldr	x0, [sp, #24]
  4042ac:	bl	403ef8 <ferror@plt+0x1718>
  4042b0:	str	w0, [sp, #36]
  4042b4:	ldr	w0, [sp, #36]
  4042b8:	cmp	w0, #0x0
  4042bc:	b.eq	4042c8 <ferror@plt+0x1ae8>  // b.none
  4042c0:	ldr	w0, [sp, #36]
  4042c4:	b	4042ec <ferror@plt+0x1b0c>
  4042c8:	ldr	x0, [sp, #40]
  4042cc:	add	x0, x0, #0x1
  4042d0:	str	x0, [sp, #40]
  4042d4:	ldr	x0, [sp, #24]
  4042d8:	ldr	x0, [x0, #48]
  4042dc:	ldr	x1, [sp, #40]
  4042e0:	cmp	x1, x0
  4042e4:	b.cc	40428c <ferror@plt+0x1aac>  // b.lo, b.ul, b.last
  4042e8:	mov	w0, #0x0                   	// #0
  4042ec:	ldp	x29, x30, [sp], #48
  4042f0:	ret
  4042f4:	stp	x29, x30, [sp, #-128]!
  4042f8:	mov	x29, sp
  4042fc:	str	x19, [sp, #16]
  404300:	str	x0, [sp, #72]
  404304:	str	x1, [sp, #64]
  404308:	str	x2, [sp, #56]
  40430c:	str	x3, [sp, #48]
  404310:	str	x4, [sp, #40]
  404314:	str	xzr, [sp, #120]
  404318:	ldr	x0, [sp, #56]
  40431c:	ldr	x0, [x0]
  404320:	cmp	x0, #0x0
  404324:	b.ne	404330 <ferror@plt+0x1b50>  // b.any
  404328:	mov	x0, #0x0                   	// #0
  40432c:	b	4046f4 <ferror@plt+0x1f14>
  404330:	adrp	x0, 422000 <ferror@plt+0x1f820>
  404334:	add	x0, x0, #0x3b4
  404338:	ldr	w0, [x0]
  40433c:	and	w0, w0, #0x8
  404340:	cmp	w0, #0x0
  404344:	b.eq	404398 <ferror@plt+0x1bb8>  // b.none
  404348:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40434c:	add	x0, x0, #0x388
  404350:	ldr	x19, [x0]
  404354:	bl	402380 <getpid@plt>
  404358:	mov	w1, w0
  40435c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404360:	add	x4, x0, #0xf40
  404364:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404368:	add	x3, x0, #0x870
  40436c:	mov	w2, w1
  404370:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404374:	add	x1, x0, #0xd60
  404378:	mov	x0, x19
  40437c:	bl	4027a0 <fprintf@plt>
  404380:	ldr	x0, [sp, #56]
  404384:	ldr	x0, [x0, #16]
  404388:	mov	x1, x0
  40438c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404390:	add	x0, x0, #0xf48
  404394:	bl	403188 <ferror@plt+0x9a8>
  404398:	ldr	x0, [sp, #56]
  40439c:	ldr	w0, [x0, #8]
  4043a0:	cmp	w0, #0x3
  4043a4:	b.eq	4045a0 <ferror@plt+0x1dc0>  // b.none
  4043a8:	cmp	w0, #0x3
  4043ac:	b.gt	4046c8 <ferror@plt+0x1ee8>
  4043b0:	cmp	w0, #0x1
  4043b4:	b.eq	4043c4 <ferror@plt+0x1be4>  // b.none
  4043b8:	cmp	w0, #0x2
  4043bc:	b.eq	404484 <ferror@plt+0x1ca4>  // b.none
  4043c0:	b	4046c8 <ferror@plt+0x1ee8>
  4043c4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4043c8:	add	x0, x0, #0x3b4
  4043cc:	ldr	w0, [x0]
  4043d0:	and	w0, w0, #0x8
  4043d4:	cmp	w0, #0x0
  4043d8:	b.eq	404420 <ferror@plt+0x1c40>  // b.none
  4043dc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4043e0:	add	x0, x0, #0x388
  4043e4:	ldr	x19, [x0]
  4043e8:	bl	402380 <getpid@plt>
  4043ec:	mov	w1, w0
  4043f0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4043f4:	add	x4, x0, #0xf40
  4043f8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4043fc:	add	x3, x0, #0x870
  404400:	mov	w2, w1
  404404:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404408:	add	x1, x0, #0xd60
  40440c:	mov	x0, x19
  404410:	bl	4027a0 <fprintf@plt>
  404414:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404418:	add	x0, x0, #0xf60
  40441c:	bl	403188 <ferror@plt+0x9a8>
  404420:	ldr	x0, [sp, #56]
  404424:	ldr	x0, [x0]
  404428:	mov	x3, x0
  40442c:	ldr	x2, [sp, #40]
  404430:	mov	x1, #0x1                   	// #1
  404434:	ldr	x0, [sp, #48]
  404438:	bl	402c64 <ferror@plt+0x484>
  40443c:	str	w0, [sp, #116]
  404440:	ldr	w0, [sp, #116]
  404444:	cmp	w0, #0x0
  404448:	b.eq	404478 <ferror@plt+0x1c98>  // b.none
  40444c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404450:	add	x0, x0, #0xf70
  404454:	bl	402790 <gettext@plt>
  404458:	mov	x2, x0
  40445c:	ldr	x0, [sp, #56]
  404460:	ldr	x0, [x0, #16]
  404464:	mov	x1, x0
  404468:	mov	x0, x2
  40446c:	bl	402590 <warn@plt>
  404470:	ldrsw	x0, [sp, #116]
  404474:	b	4046f4 <ferror@plt+0x1f14>
  404478:	ldr	x0, [sp, #40]
  40447c:	str	x0, [sp, #120]
  404480:	b	4046cc <ferror@plt+0x1eec>
  404484:	adrp	x0, 422000 <ferror@plt+0x1f820>
  404488:	add	x0, x0, #0x3b4
  40448c:	ldr	w0, [x0]
  404490:	and	w0, w0, #0x8
  404494:	cmp	w0, #0x0
  404498:	b.eq	4044e0 <ferror@plt+0x1d00>  // b.none
  40449c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4044a0:	add	x0, x0, #0x388
  4044a4:	ldr	x19, [x0]
  4044a8:	bl	402380 <getpid@plt>
  4044ac:	mov	w1, w0
  4044b0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4044b4:	add	x4, x0, #0xf40
  4044b8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4044bc:	add	x3, x0, #0x870
  4044c0:	mov	w2, w1
  4044c4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4044c8:	add	x1, x0, #0xd60
  4044cc:	mov	x0, x19
  4044d0:	bl	4027a0 <fprintf@plt>
  4044d4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4044d8:	add	x0, x0, #0xf80
  4044dc:	bl	403188 <ferror@plt+0x9a8>
  4044e0:	add	x0, sp, #0x60
  4044e4:	bl	408f18 <ferror@plt+0x6738>
  4044e8:	ldr	x1, [sp, #96]
  4044ec:	ldr	x0, [sp, #56]
  4044f0:	ldr	x0, [x0, #24]
  4044f4:	sub	x0, x1, x0
  4044f8:	str	x0, [sp, #80]
  4044fc:	ldr	x1, [sp, #104]
  404500:	ldr	x0, [sp, #56]
  404504:	ldr	x0, [x0, #32]
  404508:	sub	x0, x1, x0
  40450c:	str	x0, [sp, #88]
  404510:	ldr	x0, [sp, #88]
  404514:	cmp	x0, #0x0
  404518:	b.ge	40453c <ferror@plt+0x1d5c>  // b.tcont
  40451c:	ldr	x0, [sp, #80]
  404520:	sub	x0, x0, #0x1
  404524:	str	x0, [sp, #80]
  404528:	ldr	x1, [sp, #88]
  40452c:	mov	x0, #0x4240                	// #16960
  404530:	movk	x0, #0xf, lsl #16
  404534:	add	x0, x1, x0
  404538:	str	x0, [sp, #88]
  40453c:	ldr	x0, [sp, #56]
  404540:	ldr	x5, [x0]
  404544:	ldr	x0, [sp, #80]
  404548:	ldr	x1, [sp, #88]
  40454c:	ldr	x4, [sp, #40]
  404550:	mov	x3, x1
  404554:	mov	x2, x0
  404558:	adrp	x0, 40d000 <ferror@plt+0xa820>
  40455c:	add	x1, x0, #0xf98
  404560:	mov	x0, x5
  404564:	bl	4027a0 <fprintf@plt>
  404568:	sxtw	x0, w0
  40456c:	str	x0, [sp, #120]
  404570:	ldr	x0, [sp, #120]
  404574:	cmp	x0, #0x0
  404578:	b.ge	404590 <ferror@plt+0x1db0>  // b.tcont
  40457c:	bl	402750 <__errno_location@plt>
  404580:	ldr	w0, [x0]
  404584:	neg	w0, w0
  404588:	sxtw	x0, w0
  40458c:	b	4046f4 <ferror@plt+0x1f14>
  404590:	ldr	x2, [sp, #56]
  404594:	ldp	x0, x1, [sp, #96]
  404598:	stp	x0, x1, [x2, #24]
  40459c:	b	4046cc <ferror@plt+0x1eec>
  4045a0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4045a4:	add	x0, x0, #0x3b4
  4045a8:	ldr	w0, [x0]
  4045ac:	and	w0, w0, #0x8
  4045b0:	cmp	w0, #0x0
  4045b4:	b.eq	4045fc <ferror@plt+0x1e1c>  // b.none
  4045b8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4045bc:	add	x0, x0, #0x388
  4045c0:	ldr	x19, [x0]
  4045c4:	bl	402380 <getpid@plt>
  4045c8:	mov	w1, w0
  4045cc:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4045d0:	add	x4, x0, #0xf40
  4045d4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4045d8:	add	x3, x0, #0x870
  4045dc:	mov	w2, w1
  4045e0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4045e4:	add	x1, x0, #0xd60
  4045e8:	mov	x0, x19
  4045ec:	bl	4027a0 <fprintf@plt>
  4045f0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4045f4:	add	x0, x0, #0xfa8
  4045f8:	bl	403188 <ferror@plt+0x9a8>
  4045fc:	add	x0, sp, #0x60
  404600:	bl	408f18 <ferror@plt+0x6738>
  404604:	ldr	x1, [sp, #96]
  404608:	ldr	x0, [sp, #56]
  40460c:	ldr	x0, [x0, #24]
  404610:	sub	x0, x1, x0
  404614:	str	x0, [sp, #80]
  404618:	ldr	x1, [sp, #104]
  40461c:	ldr	x0, [sp, #56]
  404620:	ldr	x0, [x0, #32]
  404624:	sub	x0, x1, x0
  404628:	str	x0, [sp, #88]
  40462c:	ldr	x0, [sp, #88]
  404630:	cmp	x0, #0x0
  404634:	b.ge	404658 <ferror@plt+0x1e78>  // b.tcont
  404638:	ldr	x0, [sp, #80]
  40463c:	sub	x0, x0, #0x1
  404640:	str	x0, [sp, #80]
  404644:	ldr	x1, [sp, #88]
  404648:	mov	x0, #0x4240                	// #16960
  40464c:	movk	x0, #0xf, lsl #16
  404650:	add	x0, x1, x0
  404654:	str	x0, [sp, #88]
  404658:	ldr	x0, [sp, #56]
  40465c:	ldr	x6, [x0]
  404660:	ldr	x0, [sp, #64]
  404664:	ldrsb	w0, [x0, #16]
  404668:	mov	w2, w0
  40466c:	ldr	x0, [sp, #80]
  404670:	ldr	x1, [sp, #88]
  404674:	ldr	x5, [sp, #40]
  404678:	mov	x4, x1
  40467c:	mov	x3, x0
  404680:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404684:	add	x1, x0, #0xfc8
  404688:	mov	x0, x6
  40468c:	bl	4027a0 <fprintf@plt>
  404690:	sxtw	x0, w0
  404694:	str	x0, [sp, #120]
  404698:	ldr	x0, [sp, #120]
  40469c:	cmp	x0, #0x0
  4046a0:	b.ge	4046b8 <ferror@plt+0x1ed8>  // b.tcont
  4046a4:	bl	402750 <__errno_location@plt>
  4046a8:	ldr	w0, [x0]
  4046ac:	neg	w0, w0
  4046b0:	sxtw	x0, w0
  4046b4:	b	4046f4 <ferror@plt+0x1f14>
  4046b8:	ldr	x2, [sp, #56]
  4046bc:	ldp	x0, x1, [sp, #96]
  4046c0:	stp	x0, x1, [x2, #24]
  4046c4:	b	4046cc <ferror@plt+0x1eec>
  4046c8:	nop
  4046cc:	ldr	x0, [sp, #72]
  4046d0:	ldrb	w0, [x0, #120]
  4046d4:	and	w0, w0, #0x4
  4046d8:	and	w0, w0, #0xff
  4046dc:	cmp	w0, #0x0
  4046e0:	b.eq	4046f0 <ferror@plt+0x1f10>  // b.none
  4046e4:	ldr	x0, [sp, #56]
  4046e8:	ldr	x0, [x0]
  4046ec:	bl	402650 <fflush@plt>
  4046f0:	ldr	x0, [sp, #120]
  4046f4:	ldr	x19, [sp, #16]
  4046f8:	ldp	x29, x30, [sp], #128
  4046fc:	ret
  404700:	stp	x29, x30, [sp, #-80]!
  404704:	mov	x29, sp
  404708:	str	x0, [sp, #40]
  40470c:	str	x1, [sp, #32]
  404710:	str	x2, [sp, #24]
  404714:	str	x3, [sp, #16]
  404718:	str	xzr, [sp, #64]
  40471c:	str	xzr, [sp, #72]
  404720:	b	404788 <ferror@plt+0x1fa8>
  404724:	ldr	x0, [sp, #32]
  404728:	ldr	x1, [x0]
  40472c:	ldr	x0, [sp, #72]
  404730:	lsl	x0, x0, #3
  404734:	add	x0, x1, x0
  404738:	ldr	x0, [x0]
  40473c:	ldr	x4, [sp, #16]
  404740:	ldr	x3, [sp, #24]
  404744:	mov	x2, x0
  404748:	ldr	x1, [sp, #32]
  40474c:	ldr	x0, [sp, #40]
  404750:	bl	4042f4 <ferror@plt+0x1b14>
  404754:	str	x0, [sp, #56]
  404758:	ldr	x0, [sp, #56]
  40475c:	cmp	x0, #0x0
  404760:	b.ge	40476c <ferror@plt+0x1f8c>  // b.tcont
  404764:	ldr	x0, [sp, #56]
  404768:	b	4047a0 <ferror@plt+0x1fc0>
  40476c:	ldr	x1, [sp, #64]
  404770:	ldr	x0, [sp, #56]
  404774:	add	x0, x1, x0
  404778:	str	x0, [sp, #64]
  40477c:	ldr	x0, [sp, #72]
  404780:	add	x0, x0, #0x1
  404784:	str	x0, [sp, #72]
  404788:	ldr	x0, [sp, #32]
  40478c:	ldr	x0, [x0, #8]
  404790:	ldr	x1, [sp, #72]
  404794:	cmp	x1, x0
  404798:	b.cc	404724 <ferror@plt+0x1f44>  // b.lo, b.ul, b.last
  40479c:	ldr	x0, [sp, #64]
  4047a0:	ldp	x29, x30, [sp], #80
  4047a4:	ret
  4047a8:	mov	x12, #0x2180                	// #8576
  4047ac:	sub	sp, sp, x12
  4047b0:	stp	x29, x30, [sp]
  4047b4:	mov	x29, sp
  4047b8:	stp	x19, x20, [sp, #16]
  4047bc:	str	x21, [sp, #32]
  4047c0:	str	x0, [sp, #104]
  4047c4:	str	w1, [sp, #100]
  4047c8:	str	x2, [sp, #88]
  4047cc:	str	x3, [sp, #8536]
  4047d0:	str	x4, [sp, #8544]
  4047d4:	str	x5, [sp, #8552]
  4047d8:	str	x6, [sp, #8560]
  4047dc:	str	x7, [sp, #8568]
  4047e0:	add	x0, sp, #0x2, lsl #12
  4047e4:	str	q0, [x0, #208]
  4047e8:	add	x0, sp, #0x2, lsl #12
  4047ec:	str	q1, [x0, #224]
  4047f0:	add	x0, sp, #0x2, lsl #12
  4047f4:	str	q2, [x0, #240]
  4047f8:	add	x0, sp, #0x2, lsl #12
  4047fc:	add	x0, x0, #0x200
  404800:	stur	q3, [x0, #-256]
  404804:	add	x0, sp, #0x2, lsl #12
  404808:	add	x0, x0, #0x200
  40480c:	stur	q4, [x0, #-240]
  404810:	add	x0, sp, #0x2, lsl #12
  404814:	add	x0, x0, #0x200
  404818:	stur	q5, [x0, #-224]
  40481c:	add	x0, sp, #0x2, lsl #12
  404820:	add	x0, x0, #0x200
  404824:	stur	q6, [x0, #-208]
  404828:	add	x0, sp, #0x2, lsl #12
  40482c:	add	x0, x0, #0x200
  404830:	stur	q7, [x0, #-192]
  404834:	stp	xzr, xzr, [sp, #152]
  404838:	add	x0, sp, #0xa8
  40483c:	mov	x1, #0x1ff0                	// #8176
  404840:	mov	x2, x1
  404844:	mov	w1, #0x0                   	// #0
  404848:	bl	402440 <memset@plt>
  40484c:	ldr	x0, [sp, #104]
  404850:	cmp	x0, #0x0
  404854:	b.ne	404878 <ferror@plt+0x2098>  // b.any
  404858:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40485c:	add	x3, x0, #0x5f0
  404860:	mov	w2, #0x211                 	// #529
  404864:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404868:	add	x1, x0, #0xd90
  40486c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404870:	add	x0, x0, #0xda8
  404874:	bl	402740 <__assert_fail@plt>
  404878:	ldr	x0, [sp, #104]
  40487c:	ldr	x0, [x0, #64]
  404880:	str	x0, [sp, #8384]
  404884:	ldr	x0, [sp, #8384]
  404888:	cmp	x0, #0x0
  40488c:	b.ne	404898 <ferror@plt+0x20b8>  // b.any
  404890:	mov	x0, #0x0                   	// #0
  404894:	b	404ab0 <ferror@plt+0x22d0>
  404898:	ldr	x0, [sp, #8384]
  40489c:	ldr	w0, [x0, #8]
  4048a0:	cmp	w0, #0x3
  4048a4:	b.eq	4048c8 <ferror@plt+0x20e8>  // b.none
  4048a8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4048ac:	add	x3, x0, #0x5f0
  4048b0:	mov	w2, #0x217                 	// #535
  4048b4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4048b8:	add	x1, x0, #0xd90
  4048bc:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4048c0:	add	x0, x0, #0xfe0
  4048c4:	bl	402740 <__assert_fail@plt>
  4048c8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4048cc:	add	x0, x0, #0x3b4
  4048d0:	ldr	w0, [x0]
  4048d4:	and	w0, w0, #0x8
  4048d8:	cmp	w0, #0x0
  4048dc:	b.eq	404924 <ferror@plt+0x2144>  // b.none
  4048e0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4048e4:	add	x0, x0, #0x388
  4048e8:	ldr	x19, [x0]
  4048ec:	bl	402380 <getpid@plt>
  4048f0:	mov	w1, w0
  4048f4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4048f8:	add	x4, x0, #0xf40
  4048fc:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404900:	add	x3, x0, #0x870
  404904:	mov	w2, w1
  404908:	adrp	x0, 40d000 <ferror@plt+0xa820>
  40490c:	add	x1, x0, #0xd60
  404910:	mov	x0, x19
  404914:	bl	4027a0 <fprintf@plt>
  404918:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40491c:	add	x0, x0, #0x8
  404920:	bl	403188 <ferror@plt+0x9a8>
  404924:	add	x0, sp, #0x2, lsl #12
  404928:	add	x0, x0, #0xa8
  40492c:	bl	408f18 <ferror@plt+0x6738>
  404930:	ldr	x1, [sp, #8360]
  404934:	ldr	x0, [sp, #8384]
  404938:	ldr	x0, [x0, #24]
  40493c:	sub	x0, x1, x0
  404940:	str	x0, [sp, #8344]
  404944:	ldr	x1, [sp, #8368]
  404948:	ldr	x0, [sp, #8384]
  40494c:	ldr	x0, [x0, #32]
  404950:	sub	x0, x1, x0
  404954:	str	x0, [sp, #8352]
  404958:	ldr	x0, [sp, #8352]
  40495c:	cmp	x0, #0x0
  404960:	b.ge	404984 <ferror@plt+0x21a4>  // b.tcont
  404964:	ldr	x0, [sp, #8344]
  404968:	sub	x0, x0, #0x1
  40496c:	str	x0, [sp, #8344]
  404970:	ldr	x1, [sp, #8352]
  404974:	mov	x0, #0x4240                	// #16960
  404978:	movk	x0, #0xf, lsl #16
  40497c:	add	x0, x1, x0
  404980:	str	x0, [sp, #8352]
  404984:	ldr	x0, [sp, #88]
  404988:	cmp	x0, #0x0
  40498c:	b.eq	404a08 <ferror@plt+0x2228>  // b.none
  404990:	add	x0, sp, #0x2, lsl #12
  404994:	add	x0, x0, #0x180
  404998:	str	x0, [sp, #120]
  40499c:	add	x0, sp, #0x2, lsl #12
  4049a0:	add	x0, x0, #0x180
  4049a4:	str	x0, [sp, #128]
  4049a8:	add	x0, sp, #0x2, lsl #12
  4049ac:	add	x0, x0, #0x150
  4049b0:	str	x0, [sp, #136]
  4049b4:	mov	w0, #0xffffffd8            	// #-40
  4049b8:	str	w0, [sp, #144]
  4049bc:	mov	w0, #0xffffff80            	// #-128
  4049c0:	str	w0, [sp, #148]
  4049c4:	add	x2, sp, #0x30
  4049c8:	add	x3, sp, #0x78
  4049cc:	ldp	x0, x1, [x3]
  4049d0:	stp	x0, x1, [x2]
  4049d4:	ldp	x0, x1, [x3, #16]
  4049d8:	stp	x0, x1, [x2, #16]
  4049dc:	add	x1, sp, #0x30
  4049e0:	add	x0, sp, #0x98
  4049e4:	mov	x3, x1
  4049e8:	ldr	x2, [sp, #88]
  4049ec:	mov	x1, #0x2000                	// #8192
  4049f0:	bl	4026d0 <vsnprintf@plt>
  4049f4:	str	w0, [sp, #8380]
  4049f8:	ldr	w0, [sp, #8380]
  4049fc:	cmp	w0, #0x0
  404a00:	b.ge	404a08 <ferror@plt+0x2228>  // b.tcont
  404a04:	strb	wzr, [sp, #152]
  404a08:	ldrsb	w0, [sp, #152]
  404a0c:	cmp	w0, #0x0
  404a10:	b.eq	404a60 <ferror@plt+0x2280>  // b.none
  404a14:	ldr	x0, [sp, #8384]
  404a18:	ldr	x19, [x0]
  404a1c:	ldr	x20, [sp, #8344]
  404a20:	ldr	x21, [sp, #8352]
  404a24:	ldr	w0, [sp, #100]
  404a28:	bl	40d5a4 <ferror@plt+0xadc4>
  404a2c:	mov	x1, x0
  404a30:	add	x0, sp, #0x98
  404a34:	mov	x5, x0
  404a38:	mov	x4, x1
  404a3c:	mov	x3, x21
  404a40:	mov	x2, x20
  404a44:	adrp	x0, 40e000 <ferror@plt+0xb820>
  404a48:	add	x1, x0, #0x30
  404a4c:	mov	x0, x19
  404a50:	bl	4027a0 <fprintf@plt>
  404a54:	sxtw	x0, w0
  404a58:	str	x0, [sp, #8392]
  404a5c:	b	404a9c <ferror@plt+0x22bc>
  404a60:	ldr	x0, [sp, #8384]
  404a64:	ldr	x19, [x0]
  404a68:	ldr	x20, [sp, #8344]
  404a6c:	ldr	x21, [sp, #8352]
  404a70:	ldr	w0, [sp, #100]
  404a74:	bl	40d5a4 <ferror@plt+0xadc4>
  404a78:	mov	x4, x0
  404a7c:	mov	x3, x21
  404a80:	mov	x2, x20
  404a84:	adrp	x0, 40e000 <ferror@plt+0xb820>
  404a88:	add	x1, x0, #0x48
  404a8c:	mov	x0, x19
  404a90:	bl	4027a0 <fprintf@plt>
  404a94:	sxtw	x0, w0
  404a98:	str	x0, [sp, #8392]
  404a9c:	ldr	x2, [sp, #8384]
  404aa0:	add	x0, sp, #0x2, lsl #12
  404aa4:	ldp	x0, x1, [x0, #168]
  404aa8:	stp	x0, x1, [x2, #24]
  404aac:	ldr	x0, [sp, #8392]
  404ab0:	ldp	x19, x20, [sp, #16]
  404ab4:	ldr	x21, [sp, #32]
  404ab8:	ldp	x29, x30, [sp]
  404abc:	mov	x12, #0x2180                	// #8576
  404ac0:	add	sp, sp, x12
  404ac4:	ret
  404ac8:	mov	x12, #0x2150                	// #8528
  404acc:	sub	sp, sp, x12
  404ad0:	stp	x29, x30, [sp]
  404ad4:	mov	x29, sp
  404ad8:	str	x19, [sp, #16]
  404adc:	str	x0, [sp, #88]
  404ae0:	str	x1, [sp, #80]
  404ae4:	str	x2, [sp, #72]
  404ae8:	str	x3, [sp, #8488]
  404aec:	str	x4, [sp, #8496]
  404af0:	str	x5, [sp, #8504]
  404af4:	str	x6, [sp, #8512]
  404af8:	str	x7, [sp, #8520]
  404afc:	add	x0, sp, #0x2, lsl #12
  404b00:	str	q0, [x0, #160]
  404b04:	add	x0, sp, #0x2, lsl #12
  404b08:	str	q1, [x0, #176]
  404b0c:	add	x0, sp, #0x2, lsl #12
  404b10:	str	q2, [x0, #192]
  404b14:	add	x0, sp, #0x2, lsl #12
  404b18:	str	q3, [x0, #208]
  404b1c:	add	x0, sp, #0x2, lsl #12
  404b20:	str	q4, [x0, #224]
  404b24:	add	x0, sp, #0x2, lsl #12
  404b28:	str	q5, [x0, #240]
  404b2c:	add	x0, sp, #0x2, lsl #12
  404b30:	add	x0, x0, #0x200
  404b34:	stur	q6, [x0, #-256]
  404b38:	add	x0, sp, #0x2, lsl #12
  404b3c:	add	x0, x0, #0x200
  404b40:	stur	q7, [x0, #-240]
  404b44:	stp	xzr, xzr, [sp, #136]
  404b48:	add	x0, sp, #0x98
  404b4c:	mov	x1, #0x1ff0                	// #8176
  404b50:	mov	x2, x1
  404b54:	mov	w1, #0x0                   	// #0
  404b58:	bl	402440 <memset@plt>
  404b5c:	ldr	x0, [sp, #88]
  404b60:	cmp	x0, #0x0
  404b64:	b.ne	404b88 <ferror@plt+0x23a8>  // b.any
  404b68:	adrp	x0, 40e000 <ferror@plt+0xb820>
  404b6c:	add	x3, x0, #0x600
  404b70:	mov	w2, #0x23a                 	// #570
  404b74:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404b78:	add	x1, x0, #0xd90
  404b7c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404b80:	add	x0, x0, #0xda8
  404b84:	bl	402740 <__assert_fail@plt>
  404b88:	ldr	x0, [sp, #88]
  404b8c:	ldr	x0, [x0, #72]
  404b90:	str	x0, [sp, #8336]
  404b94:	ldr	x0, [sp, #8336]
  404b98:	cmp	x0, #0x0
  404b9c:	b.ne	404ba8 <ferror@plt+0x23c8>  // b.any
  404ba0:	mov	x0, #0x0                   	// #0
  404ba4:	b	404d24 <ferror@plt+0x2544>
  404ba8:	ldr	x0, [sp, #8336]
  404bac:	ldr	w0, [x0, #8]
  404bb0:	cmp	w0, #0x3
  404bb4:	b.eq	404bd8 <ferror@plt+0x23f8>  // b.none
  404bb8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  404bbc:	add	x3, x0, #0x600
  404bc0:	mov	w2, #0x240                 	// #576
  404bc4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404bc8:	add	x1, x0, #0xd90
  404bcc:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404bd0:	add	x0, x0, #0xfe0
  404bd4:	bl	402740 <__assert_fail@plt>
  404bd8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  404bdc:	add	x0, x0, #0x3b4
  404be0:	ldr	w0, [x0]
  404be4:	and	w0, w0, #0x8
  404be8:	cmp	w0, #0x0
  404bec:	b.eq	404c34 <ferror@plt+0x2454>  // b.none
  404bf0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  404bf4:	add	x0, x0, #0x388
  404bf8:	ldr	x19, [x0]
  404bfc:	bl	402380 <getpid@plt>
  404c00:	mov	w1, w0
  404c04:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404c08:	add	x4, x0, #0xf40
  404c0c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404c10:	add	x3, x0, #0x870
  404c14:	mov	w2, w1
  404c18:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404c1c:	add	x1, x0, #0xd60
  404c20:	mov	x0, x19
  404c24:	bl	4027a0 <fprintf@plt>
  404c28:	adrp	x0, 40e000 <ferror@plt+0xb820>
  404c2c:	add	x0, x0, #0x60
  404c30:	bl	403188 <ferror@plt+0x9a8>
  404c34:	ldr	x0, [sp, #72]
  404c38:	cmp	x0, #0x0
  404c3c:	b.eq	404cb8 <ferror@plt+0x24d8>  // b.none
  404c40:	add	x0, sp, #0x2, lsl #12
  404c44:	add	x0, x0, #0x150
  404c48:	str	x0, [sp, #104]
  404c4c:	add	x0, sp, #0x2, lsl #12
  404c50:	add	x0, x0, #0x150
  404c54:	str	x0, [sp, #112]
  404c58:	add	x0, sp, #0x2, lsl #12
  404c5c:	add	x0, x0, #0x120
  404c60:	str	x0, [sp, #120]
  404c64:	mov	w0, #0xffffffd8            	// #-40
  404c68:	str	w0, [sp, #128]
  404c6c:	mov	w0, #0xffffff80            	// #-128
  404c70:	str	w0, [sp, #132]
  404c74:	add	x2, sp, #0x20
  404c78:	add	x3, sp, #0x68
  404c7c:	ldp	x0, x1, [x3]
  404c80:	stp	x0, x1, [x2]
  404c84:	ldp	x0, x1, [x3, #16]
  404c88:	stp	x0, x1, [x2, #16]
  404c8c:	add	x1, sp, #0x20
  404c90:	add	x0, sp, #0x88
  404c94:	mov	x3, x1
  404c98:	ldr	x2, [sp, #72]
  404c9c:	mov	x1, #0x2000                	// #8192
  404ca0:	bl	4026d0 <vsnprintf@plt>
  404ca4:	str	w0, [sp, #8332]
  404ca8:	ldr	w0, [sp, #8332]
  404cac:	cmp	w0, #0x0
  404cb0:	b.ge	404cb8 <ferror@plt+0x24d8>  // b.tcont
  404cb4:	strb	wzr, [sp, #136]
  404cb8:	ldrsb	w0, [sp, #136]
  404cbc:	cmp	w0, #0x0
  404cc0:	b.eq	404cf8 <ferror@plt+0x2518>  // b.none
  404cc4:	ldr	x0, [sp, #8336]
  404cc8:	ldr	x4, [x0]
  404ccc:	add	x0, sp, #0x88
  404cd0:	mov	x3, x0
  404cd4:	ldr	x2, [sp, #80]
  404cd8:	movi	d0, #0x0
  404cdc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  404ce0:	add	x1, x0, #0x88
  404ce4:	mov	x0, x4
  404ce8:	bl	4027a0 <fprintf@plt>
  404cec:	sxtw	x0, w0
  404cf0:	str	x0, [sp, #8344]
  404cf4:	b	404d20 <ferror@plt+0x2540>
  404cf8:	ldr	x0, [sp, #8336]
  404cfc:	ldr	x3, [x0]
  404d00:	ldr	x2, [sp, #80]
  404d04:	movi	d0, #0x0
  404d08:	adrp	x0, 40e000 <ferror@plt+0xb820>
  404d0c:	add	x1, x0, #0x98
  404d10:	mov	x0, x3
  404d14:	bl	4027a0 <fprintf@plt>
  404d18:	sxtw	x0, w0
  404d1c:	str	x0, [sp, #8344]
  404d20:	ldr	x0, [sp, #8344]
  404d24:	ldr	x19, [sp, #16]
  404d28:	ldp	x29, x30, [sp]
  404d2c:	mov	x12, #0x2150                	// #8528
  404d30:	add	sp, sp, x12
  404d34:	ret
  404d38:	stp	x29, x30, [sp, #-80]!
  404d3c:	mov	x29, sp
  404d40:	str	x19, [sp, #16]
  404d44:	str	x0, [sp, #40]
  404d48:	str	x1, [sp, #32]
  404d4c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  404d50:	add	x0, x0, #0x3b4
  404d54:	ldr	w0, [x0]
  404d58:	and	w0, w0, #0x20
  404d5c:	cmp	w0, #0x0
  404d60:	b.eq	404da8 <ferror@plt+0x25c8>  // b.none
  404d64:	adrp	x0, 422000 <ferror@plt+0x1f820>
  404d68:	add	x0, x0, #0x388
  404d6c:	ldr	x19, [x0]
  404d70:	bl	402380 <getpid@plt>
  404d74:	mov	w1, w0
  404d78:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404d7c:	add	x4, x0, #0xd58
  404d80:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404d84:	add	x3, x0, #0x870
  404d88:	mov	w2, w1
  404d8c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404d90:	add	x1, x0, #0xd60
  404d94:	mov	x0, x19
  404d98:	bl	4027a0 <fprintf@plt>
  404d9c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  404da0:	add	x0, x0, #0xa8
  404da4:	bl	403188 <ferror@plt+0x9a8>
  404da8:	ldr	x0, [sp, #40]
  404dac:	ldr	w0, [x0, #116]
  404db0:	and	w0, w0, #0xff
  404db4:	and	w0, w0, #0x7f
  404db8:	and	w0, w0, #0xff
  404dbc:	add	w0, w0, #0x1
  404dc0:	and	w0, w0, #0xff
  404dc4:	sxtb	w0, w0
  404dc8:	asr	w0, w0, #1
  404dcc:	sxtb	w0, w0
  404dd0:	cmp	w0, #0x0
  404dd4:	b.le	404df0 <ferror@plt+0x2610>
  404dd8:	ldr	x0, [sp, #40]
  404ddc:	ldr	w0, [x0, #116]
  404de0:	and	w0, w0, #0x7f
  404de4:	add	w0, w0, #0x80
  404de8:	str	w0, [sp, #76]
  404dec:	b	404e04 <ferror@plt+0x2624>
  404df0:	ldr	x0, [sp, #40]
  404df4:	ldr	w0, [x0, #116]
  404df8:	asr	w0, w0, #8
  404dfc:	and	w0, w0, #0xff
  404e00:	str	w0, [sp, #76]
  404e04:	adrp	x0, 422000 <ferror@plt+0x1f820>
  404e08:	add	x0, x0, #0x3b4
  404e0c:	ldr	w0, [x0]
  404e10:	and	w0, w0, #0x20
  404e14:	cmp	w0, #0x0
  404e18:	b.eq	404e64 <ferror@plt+0x2684>  // b.none
  404e1c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  404e20:	add	x0, x0, #0x388
  404e24:	ldr	x19, [x0]
  404e28:	bl	402380 <getpid@plt>
  404e2c:	mov	w1, w0
  404e30:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404e34:	add	x4, x0, #0xd58
  404e38:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404e3c:	add	x3, x0, #0x870
  404e40:	mov	w2, w1
  404e44:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404e48:	add	x1, x0, #0xd60
  404e4c:	mov	x0, x19
  404e50:	bl	4027a0 <fprintf@plt>
  404e54:	ldr	w1, [sp, #76]
  404e58:	adrp	x0, 40e000 <ferror@plt+0xb820>
  404e5c:	add	x0, x0, #0xb8
  404e60:	bl	403188 <ferror@plt+0x9a8>
  404e64:	str	xzr, [sp, #64]
  404e68:	b	404eb4 <ferror@plt+0x26d4>
  404e6c:	ldr	x0, [sp, #40]
  404e70:	ldr	x1, [x0, #16]
  404e74:	ldr	x0, [sp, #64]
  404e78:	lsl	x0, x0, #3
  404e7c:	add	x0, x1, x0
  404e80:	ldr	x0, [x0]
  404e84:	str	x0, [sp, #48]
  404e88:	ldr	w3, [sp, #76]
  404e8c:	ldr	x2, [sp, #32]
  404e90:	ldr	x1, [sp, #48]
  404e94:	ldr	x0, [sp, #40]
  404e98:	bl	403a78 <ferror@plt+0x1298>
  404e9c:	ldr	x1, [sp, #48]
  404ea0:	ldr	x0, [sp, #40]
  404ea4:	bl	403dc0 <ferror@plt+0x15e0>
  404ea8:	ldr	x0, [sp, #64]
  404eac:	add	x0, x0, #0x1
  404eb0:	str	x0, [sp, #64]
  404eb4:	ldr	x0, [sp, #40]
  404eb8:	ldr	x0, [x0, #24]
  404ebc:	ldr	x1, [sp, #64]
  404ec0:	cmp	x1, x0
  404ec4:	b.cc	404e6c <ferror@plt+0x268c>  // b.lo, b.ul, b.last
  404ec8:	ldr	x0, [sp, #40]
  404ecc:	ldr	x0, [x0, #16]
  404ed0:	bl	4025c0 <free@plt>
  404ed4:	ldr	x0, [sp, #40]
  404ed8:	str	xzr, [x0, #16]
  404edc:	ldr	x0, [sp, #40]
  404ee0:	str	xzr, [x0, #24]
  404ee4:	str	xzr, [sp, #64]
  404ee8:	b	404f34 <ferror@plt+0x2754>
  404eec:	ldr	x0, [sp, #40]
  404ef0:	ldr	x1, [x0, #40]
  404ef4:	ldr	x0, [sp, #64]
  404ef8:	lsl	x0, x0, #3
  404efc:	add	x0, x1, x0
  404f00:	ldr	x0, [x0]
  404f04:	str	x0, [sp, #56]
  404f08:	ldr	w3, [sp, #76]
  404f0c:	ldr	x2, [sp, #32]
  404f10:	ldr	x1, [sp, #56]
  404f14:	ldr	x0, [sp, #40]
  404f18:	bl	403a78 <ferror@plt+0x1298>
  404f1c:	ldr	x1, [sp, #56]
  404f20:	ldr	x0, [sp, #40]
  404f24:	bl	403dc0 <ferror@plt+0x15e0>
  404f28:	ldr	x0, [sp, #64]
  404f2c:	add	x0, x0, #0x1
  404f30:	str	x0, [sp, #64]
  404f34:	ldr	x0, [sp, #40]
  404f38:	ldr	x0, [x0, #48]
  404f3c:	ldr	x1, [sp, #64]
  404f40:	cmp	x1, x0
  404f44:	b.cc	404eec <ferror@plt+0x270c>  // b.lo, b.ul, b.last
  404f48:	ldr	x0, [sp, #40]
  404f4c:	ldr	x0, [x0, #40]
  404f50:	bl	4025c0 <free@plt>
  404f54:	ldr	x0, [sp, #40]
  404f58:	str	xzr, [x0, #40]
  404f5c:	ldr	x0, [sp, #40]
  404f60:	str	xzr, [x0, #48]
  404f64:	nop
  404f68:	ldr	x19, [sp, #16]
  404f6c:	ldp	x29, x30, [sp], #80
  404f70:	ret
  404f74:	sub	sp, sp, #0x20
  404f78:	str	x0, [sp, #8]
  404f7c:	str	w1, [sp, #4]
  404f80:	str	w2, [sp]
  404f84:	ldr	x0, [sp, #8]
  404f88:	str	x0, [sp, #24]
  404f8c:	ldr	x0, [sp, #24]
  404f90:	mov	w1, #0xffffffff            	// #-1
  404f94:	str	w1, [x0, #112]
  404f98:	ldr	x0, [sp, #24]
  404f9c:	ldr	w1, [sp]
  404fa0:	str	w1, [x0, #116]
  404fa4:	nop
  404fa8:	add	sp, sp, #0x20
  404fac:	ret
  404fb0:	stp	x29, x30, [sp, #-48]!
  404fb4:	mov	x29, sp
  404fb8:	str	x19, [sp, #16]
  404fbc:	str	x0, [sp, #40]
  404fc0:	str	w1, [sp, #36]
  404fc4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  404fc8:	add	x0, x0, #0x3b4
  404fcc:	ldr	w0, [x0]
  404fd0:	and	w0, w0, #0x10
  404fd4:	cmp	w0, #0x0
  404fd8:	b.eq	405020 <ferror@plt+0x2840>  // b.none
  404fdc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  404fe0:	add	x0, x0, #0x388
  404fe4:	ldr	x19, [x0]
  404fe8:	bl	402380 <getpid@plt>
  404fec:	mov	w1, w0
  404ff0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  404ff4:	add	x4, x0, #0xc8
  404ff8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  404ffc:	add	x3, x0, #0x870
  405000:	mov	w2, w1
  405004:	adrp	x0, 40d000 <ferror@plt+0xa820>
  405008:	add	x1, x0, #0xd60
  40500c:	mov	x0, x19
  405010:	bl	4027a0 <fprintf@plt>
  405014:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405018:	add	x0, x0, #0xd0
  40501c:	bl	403188 <ferror@plt+0x9a8>
  405020:	bl	402380 <getpid@plt>
  405024:	mov	w1, #0x13                  	// #19
  405028:	bl	4022c0 <kill@plt>
  40502c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405030:	add	x0, x0, #0x3b4
  405034:	ldr	w0, [x0]
  405038:	and	w0, w0, #0x10
  40503c:	cmp	w0, #0x0
  405040:	b.eq	405088 <ferror@plt+0x28a8>  // b.none
  405044:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405048:	add	x0, x0, #0x388
  40504c:	ldr	x19, [x0]
  405050:	bl	402380 <getpid@plt>
  405054:	mov	w1, w0
  405058:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40505c:	add	x4, x0, #0xc8
  405060:	adrp	x0, 40d000 <ferror@plt+0xa820>
  405064:	add	x3, x0, #0x870
  405068:	mov	w2, w1
  40506c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  405070:	add	x1, x0, #0xd60
  405074:	mov	x0, x19
  405078:	bl	4027a0 <fprintf@plt>
  40507c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405080:	add	x0, x0, #0x100
  405084:	bl	403188 <ferror@plt+0x9a8>
  405088:	mov	w1, #0x12                  	// #18
  40508c:	ldr	w0, [sp, #36]
  405090:	bl	4022c0 <kill@plt>
  405094:	nop
  405098:	ldr	x19, [sp, #16]
  40509c:	ldp	x29, x30, [sp], #48
  4050a0:	ret
  4050a4:	stp	x29, x30, [sp, #-80]!
  4050a8:	mov	x29, sp
  4050ac:	str	x19, [sp, #16]
  4050b0:	str	x0, [sp, #56]
  4050b4:	str	w1, [sp, #52]
  4050b8:	str	x2, [sp, #40]
  4050bc:	str	x3, [sp, #32]
  4050c0:	ldr	x0, [sp, #56]
  4050c4:	str	x0, [sp, #64]
  4050c8:	str	xzr, [sp, #72]
  4050cc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4050d0:	add	x0, x0, #0x3b4
  4050d4:	ldr	w0, [x0]
  4050d8:	and	w0, w0, #0x8
  4050dc:	cmp	w0, #0x0
  4050e0:	b.eq	405128 <ferror@plt+0x2948>  // b.none
  4050e4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4050e8:	add	x0, x0, #0x388
  4050ec:	ldr	x19, [x0]
  4050f0:	bl	402380 <getpid@plt>
  4050f4:	mov	w1, w0
  4050f8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4050fc:	add	x4, x0, #0xf40
  405100:	adrp	x0, 40d000 <ferror@plt+0xa820>
  405104:	add	x3, x0, #0x870
  405108:	mov	w2, w1
  40510c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  405110:	add	x1, x0, #0xd60
  405114:	mov	x0, x19
  405118:	bl	4027a0 <fprintf@plt>
  40511c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405120:	add	x0, x0, #0x108
  405124:	bl	403188 <ferror@plt+0x9a8>
  405128:	ldr	w0, [sp, #52]
  40512c:	cmp	w0, #0x0
  405130:	b.ne	405158 <ferror@plt+0x2978>  // b.any
  405134:	ldr	x0, [sp, #64]
  405138:	add	x0, x0, #0x28
  40513c:	ldr	x3, [sp, #32]
  405140:	ldr	x2, [sp, #40]
  405144:	mov	x1, x0
  405148:	ldr	x0, [sp, #64]
  40514c:	bl	404700 <ferror@plt+0x1f20>
  405150:	str	x0, [sp, #72]
  405154:	b	405194 <ferror@plt+0x29b4>
  405158:	ldr	x0, [sp, #64]
  40515c:	ldr	x0, [x0, #104]
  405160:	bl	406c94 <ferror@plt+0x44b4>
  405164:	mov	w1, w0
  405168:	ldr	w0, [sp, #52]
  40516c:	cmp	w0, w1
  405170:	b.ne	405194 <ferror@plt+0x29b4>  // b.any
  405174:	ldr	x0, [sp, #64]
  405178:	add	x0, x0, #0x10
  40517c:	ldr	x3, [sp, #32]
  405180:	ldr	x2, [sp, #40]
  405184:	mov	x1, x0
  405188:	ldr	x0, [sp, #64]
  40518c:	bl	404700 <ferror@plt+0x1f20>
  405190:	str	x0, [sp, #72]
  405194:	ldr	x0, [sp, #72]
  405198:	cmp	x0, #0x0
  40519c:	b.ge	4051a8 <ferror@plt+0x29c8>  // b.tcont
  4051a0:	ldr	x0, [sp, #72]
  4051a4:	b	405330 <ferror@plt+0x2b50>
  4051a8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4051ac:	add	x0, x0, #0x3b4
  4051b0:	ldr	w0, [x0]
  4051b4:	and	w0, w0, #0x8
  4051b8:	cmp	w0, #0x0
  4051bc:	b.eq	405220 <ferror@plt+0x2a40>  // b.none
  4051c0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4051c4:	add	x0, x0, #0x388
  4051c8:	ldr	x19, [x0]
  4051cc:	bl	402380 <getpid@plt>
  4051d0:	mov	w1, w0
  4051d4:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4051d8:	add	x4, x0, #0xf40
  4051dc:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4051e0:	add	x3, x0, #0x870
  4051e4:	mov	w2, w1
  4051e8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4051ec:	add	x1, x0, #0xd60
  4051f0:	mov	x0, x19
  4051f4:	bl	4027a0 <fprintf@plt>
  4051f8:	ldr	x0, [sp, #64]
  4051fc:	ldr	x1, [x0]
  405200:	ldr	x0, [sp, #64]
  405204:	ldr	x0, [x0, #8]
  405208:	mov	x3, x0
  40520c:	mov	x2, x1
  405210:	ldr	x1, [sp, #72]
  405214:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405218:	add	x0, x0, #0x128
  40521c:	bl	403188 <ferror@plt+0x9a8>
  405220:	ldr	x0, [sp, #64]
  405224:	ldr	x1, [x0]
  405228:	ldr	x0, [sp, #72]
  40522c:	add	x1, x1, x0
  405230:	ldr	x0, [sp, #64]
  405234:	str	x1, [x0]
  405238:	ldr	x0, [sp, #64]
  40523c:	ldr	x0, [x0, #8]
  405240:	cmp	x0, #0x0
  405244:	b.eq	40532c <ferror@plt+0x2b4c>  // b.none
  405248:	ldr	x0, [sp, #64]
  40524c:	ldr	x1, [x0]
  405250:	ldr	x0, [sp, #64]
  405254:	ldr	x0, [x0, #8]
  405258:	cmp	x1, x0
  40525c:	b.cc	40532c <ferror@plt+0x2b4c>  // b.lo, b.ul, b.last
  405260:	ldr	x0, [sp, #64]
  405264:	ldrb	w0, [x0, #120]
  405268:	and	w0, w0, #0x8
  40526c:	and	w0, w0, #0xff
  405270:	cmp	w0, #0x0
  405274:	b.ne	40529c <ferror@plt+0x2abc>  // b.any
  405278:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40527c:	add	x0, x0, #0x158
  405280:	bl	402790 <gettext@plt>
  405284:	mov	x2, x0
  405288:	ldr	x0, [sp, #64]
  40528c:	ldr	x0, [x0, #8]
  405290:	mov	x1, x0
  405294:	mov	x0, x2
  405298:	bl	402730 <printf@plt>
  40529c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4052a0:	add	x0, x0, #0x3b4
  4052a4:	ldr	w0, [x0]
  4052a8:	and	w0, w0, #0x8
  4052ac:	cmp	w0, #0x0
  4052b0:	b.eq	40530c <ferror@plt+0x2b2c>  // b.none
  4052b4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4052b8:	add	x0, x0, #0x388
  4052bc:	ldr	x19, [x0]
  4052c0:	bl	402380 <getpid@plt>
  4052c4:	mov	w1, w0
  4052c8:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4052cc:	add	x4, x0, #0xf40
  4052d0:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4052d4:	add	x3, x0, #0x870
  4052d8:	mov	w2, w1
  4052dc:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4052e0:	add	x1, x0, #0xd60
  4052e4:	mov	x0, x19
  4052e8:	bl	4027a0 <fprintf@plt>
  4052ec:	ldr	x0, [sp, #64]
  4052f0:	ldr	x1, [x0]
  4052f4:	ldr	x0, [sp, #64]
  4052f8:	ldr	x0, [x0, #8]
  4052fc:	mov	x2, x0
  405300:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405304:	add	x0, x0, #0x190
  405308:	bl	403188 <ferror@plt+0x9a8>
  40530c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405310:	add	x0, x0, #0x1b8
  405314:	bl	402790 <gettext@plt>
  405318:	mov	x1, x0
  40531c:	ldr	x0, [sp, #64]
  405320:	bl	404d38 <ferror@plt+0x2558>
  405324:	mov	w0, #0x1                   	// #1
  405328:	b	405330 <ferror@plt+0x2b50>
  40532c:	mov	w0, #0x0                   	// #0
  405330:	ldr	x19, [sp, #16]
  405334:	ldp	x29, x30, [sp], #80
  405338:	ret
  40533c:	stp	x29, x30, [sp, #-80]!
  405340:	mov	x29, sp
  405344:	str	x0, [sp, #40]
  405348:	str	x1, [sp, #32]
  40534c:	str	x2, [sp, #24]
  405350:	ldr	x0, [sp, #40]
  405354:	str	x0, [sp, #64]
  405358:	str	xzr, [sp, #72]
  40535c:	ldr	x0, [sp, #32]
  405360:	ldr	w0, [x0]
  405364:	cmp	w0, #0x1c
  405368:	b.eq	405394 <ferror@plt+0x2bb4>  // b.none
  40536c:	cmp	w0, #0x1c
  405370:	b.hi	4053fc <ferror@plt+0x2c1c>  // b.pmore
  405374:	cmp	w0, #0x3
  405378:	b.hi	405388 <ferror@plt+0x2ba8>  // b.pmore
  40537c:	cmp	w0, #0x2
  405380:	b.cs	4053dc <ferror@plt+0x2bfc>  // b.hs, b.nlast
  405384:	b	4053fc <ferror@plt+0x2c1c>
  405388:	cmp	w0, #0xf
  40538c:	b.eq	4053dc <ferror@plt+0x2bfc>  // b.none
  405390:	b	4053fc <ferror@plt+0x2c1c>
  405394:	ldr	x0, [sp, #24]
  405398:	str	x0, [sp, #56]
  40539c:	ldr	x0, [sp, #32]
  4053a0:	ldr	w0, [x0]
  4053a4:	mov	w1, w0
  4053a8:	ldr	x0, [sp, #56]
  4053ac:	ldrh	w0, [x0]
  4053b0:	mov	w2, w0
  4053b4:	ldr	x0, [sp, #56]
  4053b8:	ldrh	w0, [x0, #2]
  4053bc:	mov	w4, w0
  4053c0:	mov	w3, w2
  4053c4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4053c8:	add	x2, x0, #0x1d8
  4053cc:	ldr	x0, [sp, #64]
  4053d0:	bl	4047a8 <ferror@plt+0x1fc8>
  4053d4:	str	x0, [sp, #72]
  4053d8:	b	405400 <ferror@plt+0x2c20>
  4053dc:	ldr	x0, [sp, #32]
  4053e0:	ldr	w0, [x0]
  4053e4:	mov	x2, #0x0                   	// #0
  4053e8:	mov	w1, w0
  4053ec:	ldr	x0, [sp, #64]
  4053f0:	bl	4047a8 <ferror@plt+0x1fc8>
  4053f4:	str	x0, [sp, #72]
  4053f8:	b	405400 <ferror@plt+0x2c20>
  4053fc:	nop
  405400:	ldr	x1, [sp, #72]
  405404:	ldr	x0, [sp, #72]
  405408:	mov	x2, #0x0                   	// #0
  40540c:	cmp	x1, #0x0
  405410:	csel	x0, x0, x2, le
  405414:	ldp	x29, x30, [sp], #80
  405418:	ret
  40541c:	stp	x29, x30, [sp, #-64]!
  405420:	mov	x29, sp
  405424:	str	x0, [sp, #24]
  405428:	ldr	x0, [sp, #24]
  40542c:	str	x0, [sp, #48]
  405430:	str	xzr, [sp, #56]
  405434:	b	405480 <ferror@plt+0x2ca0>
  405438:	ldr	x0, [sp, #48]
  40543c:	ldr	x1, [x0, #16]
  405440:	ldr	x0, [sp, #56]
  405444:	lsl	x0, x0, #3
  405448:	add	x0, x1, x0
  40544c:	ldr	x0, [x0]
  405450:	mov	x1, x0
  405454:	ldr	x0, [sp, #48]
  405458:	bl	403cfc <ferror@plt+0x151c>
  40545c:	str	w0, [sp, #40]
  405460:	ldr	w0, [sp, #40]
  405464:	cmp	w0, #0x0
  405468:	b.eq	405474 <ferror@plt+0x2c94>  // b.none
  40546c:	ldr	w0, [sp, #40]
  405470:	b	4054fc <ferror@plt+0x2d1c>
  405474:	ldr	x0, [sp, #56]
  405478:	add	x0, x0, #0x1
  40547c:	str	x0, [sp, #56]
  405480:	ldr	x0, [sp, #48]
  405484:	ldr	x0, [x0, #24]
  405488:	ldr	x1, [sp, #56]
  40548c:	cmp	x1, x0
  405490:	b.cc	405438 <ferror@plt+0x2c58>  // b.lo, b.ul, b.last
  405494:	str	xzr, [sp, #56]
  405498:	b	4054e4 <ferror@plt+0x2d04>
  40549c:	ldr	x0, [sp, #48]
  4054a0:	ldr	x1, [x0, #40]
  4054a4:	ldr	x0, [sp, #56]
  4054a8:	lsl	x0, x0, #3
  4054ac:	add	x0, x1, x0
  4054b0:	ldr	x0, [x0]
  4054b4:	mov	x1, x0
  4054b8:	ldr	x0, [sp, #48]
  4054bc:	bl	403cfc <ferror@plt+0x151c>
  4054c0:	str	w0, [sp, #44]
  4054c4:	ldr	w0, [sp, #44]
  4054c8:	cmp	w0, #0x0
  4054cc:	b.eq	4054d8 <ferror@plt+0x2cf8>  // b.none
  4054d0:	ldr	w0, [sp, #44]
  4054d4:	b	4054fc <ferror@plt+0x2d1c>
  4054d8:	ldr	x0, [sp, #56]
  4054dc:	add	x0, x0, #0x1
  4054e0:	str	x0, [sp, #56]
  4054e4:	ldr	x0, [sp, #48]
  4054e8:	ldr	x0, [x0, #48]
  4054ec:	ldr	x1, [sp, #56]
  4054f0:	cmp	x1, x0
  4054f4:	b.cc	40549c <ferror@plt+0x2cbc>  // b.lo, b.ul, b.last
  4054f8:	mov	w0, #0x0                   	// #0
  4054fc:	ldp	x29, x30, [sp], #64
  405500:	ret
  405504:	stp	x29, x30, [sp, #-160]!
  405508:	mov	x29, sp
  40550c:	str	x0, [sp, #24]
  405510:	str	x1, [sp, #16]
  405514:	ldr	x0, [sp, #24]
  405518:	ldrb	w0, [x0, #120]
  40551c:	and	w0, w0, #0x10
  405520:	and	w0, w0, #0xff
  405524:	cmp	w0, #0x0
  405528:	b.ne	40557c <ferror@plt+0x2d9c>  // b.any
  40552c:	add	x0, sp, #0x20
  405530:	mov	x1, x0
  405534:	ldr	x0, [sp, #16]
  405538:	bl	40d738 <ferror@plt+0xaf58>
  40553c:	cmp	w0, #0x0
  405540:	b.ne	405580 <ferror@plt+0x2da0>  // b.any
  405544:	ldr	w0, [sp, #48]
  405548:	and	w0, w0, #0xf000
  40554c:	cmp	w0, #0xa, lsl #12
  405550:	b.eq	405560 <ferror@plt+0x2d80>  // b.none
  405554:	ldr	w0, [sp, #52]
  405558:	cmp	w0, #0x1
  40555c:	b.ls	405580 <ferror@plt+0x2da0>  // b.plast
  405560:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405564:	add	x0, x0, #0x1e8
  405568:	bl	402790 <gettext@plt>
  40556c:	ldr	x2, [sp, #16]
  405570:	mov	x1, x0
  405574:	mov	w0, #0x1                   	// #1
  405578:	bl	4026f0 <errx@plt>
  40557c:	nop
  405580:	ldp	x29, x30, [sp], #160
  405584:	ret
  405588:	stp	x29, x30, [sp, #-320]!
  40558c:	mov	x29, sp
  405590:	str	x19, [sp, #16]
  405594:	str	w0, [sp, #44]
  405598:	str	x1, [sp, #32]
  40559c:	stp	xzr, xzr, [sp, #112]
  4055a0:	stp	xzr, xzr, [sp, #128]
  4055a4:	stp	xzr, xzr, [sp, #144]
  4055a8:	stp	xzr, xzr, [sp, #160]
  4055ac:	stp	xzr, xzr, [sp, #176]
  4055b0:	stp	xzr, xzr, [sp, #192]
  4055b4:	stp	xzr, xzr, [sp, #208]
  4055b8:	stp	xzr, xzr, [sp, #224]
  4055bc:	mov	w0, #0x4f                  	// #79
  4055c0:	strb	w0, [sp, #144]
  4055c4:	mov	w0, #0x49                  	// #73
  4055c8:	strb	w0, [sp, #168]
  4055cc:	str	wzr, [sp, #316]
  4055d0:	str	wzr, [sp, #260]
  4055d4:	str	wzr, [sp, #312]
  4055d8:	str	wzr, [sp, #308]
  4055dc:	str	xzr, [sp, #296]
  4055e0:	str	xzr, [sp, #288]
  4055e4:	str	xzr, [sp, #280]
  4055e8:	str	xzr, [sp, #272]
  4055ec:	str	xzr, [sp, #264]
  4055f0:	str	xzr, [sp, #104]
  4055f4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4055f8:	add	x1, x0, #0x248
  4055fc:	mov	w0, #0x6                   	// #6
  405600:	bl	4027d0 <setlocale@plt>
  405604:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405608:	add	x1, x0, #0x250
  40560c:	mov	w0, #0x1                   	// #1
  405610:	bl	4027d0 <setlocale@plt>
  405614:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405618:	add	x1, x0, #0x258
  40561c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405620:	add	x0, x0, #0x270
  405624:	bl	402400 <bindtextdomain@plt>
  405628:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40562c:	add	x0, x0, #0x270
  405630:	bl	402560 <textdomain@plt>
  405634:	bl	402c44 <ferror@plt+0x464>
  405638:	bl	4033d8 <ferror@plt+0xbf8>
  40563c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405640:	add	x0, x0, #0x3b4
  405644:	ldr	w0, [x0]
  405648:	and	w0, w0, #0x4
  40564c:	cmp	w0, #0x0
  405650:	b.eq	40565c <ferror@plt+0x2e7c>  // b.none
  405654:	mov	w0, #0xffff                	// #65535
  405658:	bl	406880 <ferror@plt+0x40a0>
  40565c:	mov	w0, #0x0                   	// #0
  405660:	bl	4026a0 <isatty@plt>
  405664:	and	w0, w0, #0x1
  405668:	and	w1, w0, #0xff
  40566c:	ldrb	w0, [sp, #232]
  405670:	bfi	w0, w1, #5, #1
  405674:	strb	w0, [sp, #232]
  405678:	ldrb	w0, [sp, #232]
  40567c:	and	w0, w0, #0x20
  405680:	and	w0, w0, #0xff
  405684:	cmp	w0, #0x0
  405688:	cset	w0, eq  // eq = none
  40568c:	and	w0, w0, #0xff
  405690:	str	w0, [sp, #308]
  405694:	b	405bac <ferror@plt+0x33cc>
  405698:	add	x0, sp, #0x68
  40569c:	mov	x3, x0
  4056a0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4056a4:	add	x2, x0, #0x8c8
  4056a8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4056ac:	add	x1, x0, #0x6a8
  4056b0:	ldr	w0, [sp, #256]
  4056b4:	bl	402f24 <ferror@plt+0x744>
  4056b8:	ldr	w0, [sp, #256]
  4056bc:	cmp	w0, #0x80
  4056c0:	b.eq	405910 <ferror@plt+0x3130>  // b.none
  4056c4:	ldr	w0, [sp, #256]
  4056c8:	cmp	w0, #0x80
  4056cc:	b.gt	405b70 <ferror@plt+0x3390>
  4056d0:	ldr	w0, [sp, #256]
  4056d4:	cmp	w0, #0x74
  4056d8:	b.eq	405aa8 <ferror@plt+0x32c8>  // b.none
  4056dc:	ldr	w0, [sp, #256]
  4056e0:	cmp	w0, #0x74
  4056e4:	b.gt	405b70 <ferror@plt+0x3390>
  4056e8:	ldr	w0, [sp, #256]
  4056ec:	cmp	w0, #0x71
  4056f0:	b.eq	405a10 <ferror@plt+0x3230>  // b.none
  4056f4:	ldr	w0, [sp, #256]
  4056f8:	cmp	w0, #0x71
  4056fc:	b.gt	405b70 <ferror@plt+0x3390>
  405700:	ldr	w0, [sp, #256]
  405704:	cmp	w0, #0x6f
  405708:	b.eq	4059e4 <ferror@plt+0x3204>  // b.none
  40570c:	ldr	w0, [sp, #256]
  405710:	cmp	w0, #0x6f
  405714:	b.gt	405b70 <ferror@plt+0x3390>
  405718:	ldr	w0, [sp, #256]
  40571c:	cmp	w0, #0x6d
  405720:	b.eq	405a20 <ferror@plt+0x3240>  // b.none
  405724:	ldr	w0, [sp, #256]
  405728:	cmp	w0, #0x6d
  40572c:	b.gt	405b70 <ferror@plt+0x3390>
  405730:	ldr	w0, [sp, #256]
  405734:	cmp	w0, #0x68
  405738:	b.eq	405b6c <ferror@plt+0x338c>  // b.none
  40573c:	ldr	w0, [sp, #256]
  405740:	cmp	w0, #0x68
  405744:	b.gt	405b70 <ferror@plt+0x3390>
  405748:	ldr	w0, [sp, #256]
  40574c:	cmp	w0, #0x66
  405750:	b.eq	405900 <ferror@plt+0x3120>  // b.none
  405754:	ldr	w0, [sp, #256]
  405758:	cmp	w0, #0x66
  40575c:	b.gt	405b70 <ferror@plt+0x3390>
  405760:	ldr	w0, [sp, #256]
  405764:	cmp	w0, #0x65
  405768:	b.eq	4058f0 <ferror@plt+0x3110>  // b.none
  40576c:	ldr	w0, [sp, #256]
  405770:	cmp	w0, #0x65
  405774:	b.gt	405b70 <ferror@plt+0x3390>
  405778:	ldr	w0, [sp, #256]
  40577c:	cmp	w0, #0x63
  405780:	b.eq	405834 <ferror@plt+0x3054>  // b.none
  405784:	ldr	w0, [sp, #256]
  405788:	cmp	w0, #0x63
  40578c:	b.gt	405b70 <ferror@plt+0x3390>
  405790:	ldr	w0, [sp, #256]
  405794:	cmp	w0, #0x61
  405798:	b.eq	405824 <ferror@plt+0x3044>  // b.none
  40579c:	ldr	w0, [sp, #256]
  4057a0:	cmp	w0, #0x61
  4057a4:	b.gt	405b70 <ferror@plt+0x3390>
  4057a8:	ldr	w0, [sp, #256]
  4057ac:	cmp	w0, #0x56
  4057b0:	b.eq	405b38 <ferror@plt+0x3358>  // b.none
  4057b4:	ldr	w0, [sp, #256]
  4057b8:	cmp	w0, #0x56
  4057bc:	b.gt	405b70 <ferror@plt+0x3390>
  4057c0:	ldr	w0, [sp, #256]
  4057c4:	cmp	w0, #0x54
  4057c8:	b.eq	405b24 <ferror@plt+0x3344>  // b.none
  4057cc:	ldr	w0, [sp, #256]
  4057d0:	cmp	w0, #0x54
  4057d4:	b.gt	405b70 <ferror@plt+0x3390>
  4057d8:	ldr	w0, [sp, #256]
  4057dc:	cmp	w0, #0x4f
  4057e0:	b.eq	4059b0 <ferror@plt+0x31d0>  // b.none
  4057e4:	ldr	w0, [sp, #256]
  4057e8:	cmp	w0, #0x4f
  4057ec:	b.gt	405b70 <ferror@plt+0x3390>
  4057f0:	ldr	w0, [sp, #256]
  4057f4:	cmp	w0, #0x49
  4057f8:	b.eq	40597c <ferror@plt+0x319c>  // b.none
  4057fc:	ldr	w0, [sp, #256]
  405800:	cmp	w0, #0x49
  405804:	b.gt	405b70 <ferror@plt+0x3390>
  405808:	ldr	w0, [sp, #256]
  40580c:	cmp	w0, #0x42
  405810:	b.eq	405920 <ferror@plt+0x3140>  // b.none
  405814:	ldr	w0, [sp, #256]
  405818:	cmp	w0, #0x45
  40581c:	b.eq	405848 <ferror@plt+0x3068>  // b.none
  405820:	b	405b70 <ferror@plt+0x3390>
  405824:	ldrb	w0, [sp, #232]
  405828:	orr	w0, w0, #0x1
  40582c:	strb	w0, [sp, #232]
  405830:	b	405bac <ferror@plt+0x33cc>
  405834:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405838:	add	x0, x0, #0x390
  40583c:	ldr	x0, [x0]
  405840:	str	x0, [sp, #264]
  405844:	b	405bac <ferror@plt+0x33cc>
  405848:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40584c:	add	x0, x0, #0x390
  405850:	ldr	x2, [x0]
  405854:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405858:	add	x1, x0, #0x280
  40585c:	mov	x0, x2
  405860:	bl	402580 <strcmp@plt>
  405864:	cmp	w0, #0x0
  405868:	b.eq	405bac <ferror@plt+0x33cc>  // b.none
  40586c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405870:	add	x0, x0, #0x390
  405874:	ldr	x2, [x0]
  405878:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40587c:	add	x1, x0, #0x288
  405880:	mov	x0, x2
  405884:	bl	402580 <strcmp@plt>
  405888:	cmp	w0, #0x0
  40588c:	b.ne	405898 <ferror@plt+0x30b8>  // b.any
  405890:	str	wzr, [sp, #308]
  405894:	b	405bac <ferror@plt+0x33cc>
  405898:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40589c:	add	x0, x0, #0x390
  4058a0:	ldr	x2, [x0]
  4058a4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4058a8:	add	x1, x0, #0x290
  4058ac:	mov	x0, x2
  4058b0:	bl	402580 <strcmp@plt>
  4058b4:	cmp	w0, #0x0
  4058b8:	b.ne	4058c8 <ferror@plt+0x30e8>  // b.any
  4058bc:	mov	w0, #0x1                   	// #1
  4058c0:	str	w0, [sp, #308]
  4058c4:	b	405bac <ferror@plt+0x33cc>
  4058c8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4058cc:	add	x0, x0, #0x298
  4058d0:	bl	402790 <gettext@plt>
  4058d4:	mov	x1, x0
  4058d8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4058dc:	add	x0, x0, #0x390
  4058e0:	ldr	x0, [x0]
  4058e4:	mov	x2, x0
  4058e8:	mov	w0, #0x1                   	// #1
  4058ec:	bl	4026f0 <errx@plt>
  4058f0:	ldrb	w0, [sp, #232]
  4058f4:	orr	w0, w0, #0x2
  4058f8:	strb	w0, [sp, #232]
  4058fc:	b	405bac <ferror@plt+0x33cc>
  405900:	ldrb	w0, [sp, #232]
  405904:	orr	w0, w0, #0x4
  405908:	strb	w0, [sp, #232]
  40590c:	b	405bac <ferror@plt+0x33cc>
  405910:	ldrb	w0, [sp, #232]
  405914:	orr	w0, w0, #0x10
  405918:	strb	w0, [sp, #232]
  40591c:	b	405bac <ferror@plt+0x33cc>
  405920:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405924:	add	x0, x0, #0x390
  405928:	ldr	x2, [x0]
  40592c:	add	x0, sp, #0x70
  405930:	add	x1, x0, #0x28
  405934:	add	x0, sp, #0x70
  405938:	mov	w3, #0x1                   	// #1
  40593c:	bl	40382c <ferror@plt+0x104c>
  405940:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405944:	add	x0, x0, #0x390
  405948:	ldr	x2, [x0]
  40594c:	add	x0, sp, #0x70
  405950:	add	x1, x0, #0x10
  405954:	add	x0, sp, #0x70
  405958:	mov	w3, #0x1                   	// #1
  40595c:	bl	40382c <ferror@plt+0x104c>
  405960:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405964:	add	x0, x0, #0x390
  405968:	ldr	x0, [x0]
  40596c:	str	x0, [sp, #296]
  405970:	ldr	x0, [sp, #296]
  405974:	str	x0, [sp, #288]
  405978:	b	405bac <ferror@plt+0x33cc>
  40597c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405980:	add	x0, x0, #0x390
  405984:	ldr	x2, [x0]
  405988:	add	x0, sp, #0x70
  40598c:	add	x1, x0, #0x28
  405990:	add	x0, sp, #0x70
  405994:	mov	w3, #0x1                   	// #1
  405998:	bl	40382c <ferror@plt+0x104c>
  40599c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4059a0:	add	x0, x0, #0x390
  4059a4:	ldr	x0, [x0]
  4059a8:	str	x0, [sp, #288]
  4059ac:	b	405bac <ferror@plt+0x33cc>
  4059b0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4059b4:	add	x0, x0, #0x390
  4059b8:	ldr	x2, [x0]
  4059bc:	add	x0, sp, #0x70
  4059c0:	add	x1, x0, #0x10
  4059c4:	add	x0, sp, #0x70
  4059c8:	mov	w3, #0x1                   	// #1
  4059cc:	bl	40382c <ferror@plt+0x104c>
  4059d0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4059d4:	add	x0, x0, #0x390
  4059d8:	ldr	x0, [x0]
  4059dc:	str	x0, [sp, #296]
  4059e0:	b	405bac <ferror@plt+0x33cc>
  4059e4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4059e8:	add	x0, x0, #0x390
  4059ec:	ldr	x19, [x0]
  4059f0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4059f4:	add	x0, x0, #0x2b8
  4059f8:	bl	402790 <gettext@plt>
  4059fc:	mov	x1, x0
  405a00:	mov	x0, x19
  405a04:	bl	40a260 <ferror@plt+0x7a80>
  405a08:	str	x0, [sp, #120]
  405a0c:	b	405bac <ferror@plt+0x33cc>
  405a10:	ldrb	w0, [sp, #232]
  405a14:	orr	w0, w0, #0x8
  405a18:	strb	w0, [sp, #232]
  405a1c:	b	405bac <ferror@plt+0x33cc>
  405a20:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405a24:	add	x0, x0, #0x390
  405a28:	ldr	x2, [x0]
  405a2c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405a30:	add	x1, x0, #0x2e0
  405a34:	mov	x0, x2
  405a38:	bl	4024a0 <strcasecmp@plt>
  405a3c:	cmp	w0, #0x0
  405a40:	b.ne	405a50 <ferror@plt+0x3270>  // b.any
  405a44:	mov	w0, #0x2                   	// #2
  405a48:	str	w0, [sp, #316]
  405a4c:	b	405bac <ferror@plt+0x33cc>
  405a50:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405a54:	add	x0, x0, #0x390
  405a58:	ldr	x2, [x0]
  405a5c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405a60:	add	x1, x0, #0x2e8
  405a64:	mov	x0, x2
  405a68:	bl	4024a0 <strcasecmp@plt>
  405a6c:	cmp	w0, #0x0
  405a70:	b.ne	405a80 <ferror@plt+0x32a0>  // b.any
  405a74:	mov	w0, #0x3                   	// #3
  405a78:	str	w0, [sp, #316]
  405a7c:	b	405bac <ferror@plt+0x33cc>
  405a80:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405a84:	add	x0, x0, #0x2f8
  405a88:	bl	402790 <gettext@plt>
  405a8c:	mov	x1, x0
  405a90:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405a94:	add	x0, x0, #0x390
  405a98:	ldr	x0, [x0]
  405a9c:	mov	x2, x0
  405aa0:	mov	w0, #0x1                   	// #1
  405aa4:	bl	4026f0 <errx@plt>
  405aa8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405aac:	add	x0, x0, #0x390
  405ab0:	ldr	x0, [x0]
  405ab4:	cmp	x0, #0x0
  405ab8:	b.eq	405af0 <ferror@plt+0x3310>  // b.none
  405abc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405ac0:	add	x0, x0, #0x390
  405ac4:	ldr	x0, [x0]
  405ac8:	ldrsb	w0, [x0]
  405acc:	cmp	w0, #0x3d
  405ad0:	b.ne	405af0 <ferror@plt+0x3310>  // b.any
  405ad4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405ad8:	add	x0, x0, #0x390
  405adc:	ldr	x0, [x0]
  405ae0:	add	x1, x0, #0x1
  405ae4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405ae8:	add	x0, x0, #0x390
  405aec:	str	x1, [x0]
  405af0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405af4:	add	x0, x0, #0x390
  405af8:	ldr	x0, [x0]
  405afc:	cmp	x0, #0x0
  405b00:	b.eq	405b14 <ferror@plt+0x3334>  // b.none
  405b04:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405b08:	add	x0, x0, #0x390
  405b0c:	ldr	x0, [x0]
  405b10:	b	405b1c <ferror@plt+0x333c>
  405b14:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405b18:	add	x0, x0, #0x320
  405b1c:	str	x0, [sp, #280]
  405b20:	b	405bac <ferror@plt+0x33cc>
  405b24:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405b28:	add	x0, x0, #0x390
  405b2c:	ldr	x0, [x0]
  405b30:	str	x0, [sp, #280]
  405b34:	b	405bac <ferror@plt+0x33cc>
  405b38:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405b3c:	add	x0, x0, #0x330
  405b40:	bl	402790 <gettext@plt>
  405b44:	mov	x3, x0
  405b48:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405b4c:	add	x0, x0, #0x3a8
  405b50:	ldr	x1, [x0]
  405b54:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405b58:	add	x2, x0, #0x340
  405b5c:	mov	x0, x3
  405b60:	bl	402730 <printf@plt>
  405b64:	mov	w0, #0x0                   	// #0
  405b68:	bl	402180 <exit@plt>
  405b6c:	bl	40357c <ferror@plt+0xd9c>
  405b70:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405b74:	add	x0, x0, #0x388
  405b78:	ldr	x19, [x0]
  405b7c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405b80:	add	x0, x0, #0x358
  405b84:	bl	402790 <gettext@plt>
  405b88:	mov	x1, x0
  405b8c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405b90:	add	x0, x0, #0x3a8
  405b94:	ldr	x0, [x0]
  405b98:	mov	x2, x0
  405b9c:	mov	x0, x19
  405ba0:	bl	4027a0 <fprintf@plt>
  405ba4:	mov	w0, #0x1                   	// #1
  405ba8:	bl	402180 <exit@plt>
  405bac:	mov	x4, #0x0                   	// #0
  405bb0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405bb4:	add	x3, x0, #0x6a8
  405bb8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405bbc:	add	x2, x0, #0x380
  405bc0:	ldr	x1, [sp, #32]
  405bc4:	ldr	w0, [sp, #44]
  405bc8:	bl	402570 <getopt_long@plt>
  405bcc:	str	w0, [sp, #256]
  405bd0:	ldr	w0, [sp, #256]
  405bd4:	cmn	w0, #0x1
  405bd8:	b.ne	405698 <ferror@plt+0x2eb8>  // b.any
  405bdc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405be0:	add	x0, x0, #0x398
  405be4:	ldr	w0, [x0]
  405be8:	ldr	w1, [sp, #44]
  405bec:	sub	w0, w1, w0
  405bf0:	str	w0, [sp, #44]
  405bf4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405bf8:	add	x0, x0, #0x398
  405bfc:	ldr	w0, [x0]
  405c00:	sxtw	x0, w0
  405c04:	lsl	x0, x0, #3
  405c08:	ldr	x1, [sp, #32]
  405c0c:	add	x0, x1, x0
  405c10:	str	x0, [sp, #32]
  405c14:	ldr	x0, [sp, #296]
  405c18:	cmp	x0, #0x0
  405c1c:	b.ne	405c80 <ferror@plt+0x34a0>  // b.any
  405c20:	ldr	x0, [sp, #288]
  405c24:	cmp	x0, #0x0
  405c28:	b.ne	405c80 <ferror@plt+0x34a0>  // b.any
  405c2c:	ldr	w0, [sp, #44]
  405c30:	cmp	w0, #0x0
  405c34:	b.le	405c48 <ferror@plt+0x3468>
  405c38:	ldr	x0, [sp, #32]
  405c3c:	ldr	x0, [x0]
  405c40:	str	x0, [sp, #296]
  405c44:	b	405c68 <ferror@plt+0x3488>
  405c48:	add	x2, sp, #0x70
  405c4c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405c50:	add	x1, x0, #0x3a0
  405c54:	mov	x0, x2
  405c58:	bl	405504 <ferror@plt+0x2d24>
  405c5c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405c60:	add	x0, x0, #0x3a0
  405c64:	str	x0, [sp, #296]
  405c68:	add	x0, sp, #0x70
  405c6c:	add	x1, x0, #0x10
  405c70:	add	x0, sp, #0x70
  405c74:	mov	w3, #0x1                   	// #1
  405c78:	ldr	x2, [sp, #296]
  405c7c:	bl	40382c <ferror@plt+0x104c>
  405c80:	ldr	x0, [sp, #280]
  405c84:	cmp	x0, #0x0
  405c88:	b.eq	405d54 <ferror@plt+0x3574>  // b.none
  405c8c:	ldr	w0, [sp, #316]
  405c90:	cmp	w0, #0x0
  405c94:	b.ne	405cd0 <ferror@plt+0x34f0>  // b.any
  405c98:	ldr	x0, [sp, #288]
  405c9c:	cmp	x0, #0x0
  405ca0:	b.ne	405cbc <ferror@plt+0x34dc>  // b.any
  405ca4:	ldr	x0, [sp, #296]
  405ca8:	cmp	x0, #0x0
  405cac:	b.eq	405cc4 <ferror@plt+0x34e4>  // b.none
  405cb0:	ldr	x0, [sp, #288]
  405cb4:	cmp	x0, #0x0
  405cb8:	b.eq	405cc4 <ferror@plt+0x34e4>  // b.none
  405cbc:	mov	w0, #0x3                   	// #3
  405cc0:	b	405cc8 <ferror@plt+0x34e8>
  405cc4:	mov	w0, #0x2                   	// #2
  405cc8:	str	w0, [sp, #316]
  405ccc:	b	405d0c <ferror@plt+0x352c>
  405cd0:	ldr	w0, [sp, #316]
  405cd4:	cmp	w0, #0x2
  405cd8:	b.ne	405d0c <ferror@plt+0x352c>  // b.any
  405cdc:	ldr	x0, [sp, #296]
  405ce0:	cmp	x0, #0x0
  405ce4:	b.eq	405d0c <ferror@plt+0x352c>  // b.none
  405ce8:	ldr	x0, [sp, #288]
  405cec:	cmp	x0, #0x0
  405cf0:	b.eq	405d0c <ferror@plt+0x352c>  // b.none
  405cf4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405cf8:	add	x0, x0, #0x3b0
  405cfc:	bl	402790 <gettext@plt>
  405d00:	mov	x1, x0
  405d04:	mov	w0, #0x1                   	// #1
  405d08:	bl	4026f0 <errx@plt>
  405d0c:	ldr	x0, [sp, #296]
  405d10:	cmp	x0, #0x0
  405d14:	b.eq	405d30 <ferror@plt+0x3550>  // b.none
  405d18:	add	x0, sp, #0x70
  405d1c:	add	x1, x0, #0x10
  405d20:	add	x0, sp, #0x70
  405d24:	ldr	w3, [sp, #316]
  405d28:	ldr	x2, [sp, #280]
  405d2c:	bl	40382c <ferror@plt+0x104c>
  405d30:	ldr	x0, [sp, #288]
  405d34:	cmp	x0, #0x0
  405d38:	b.eq	405d54 <ferror@plt+0x3574>  // b.none
  405d3c:	add	x0, sp, #0x70
  405d40:	add	x1, x0, #0x28
  405d44:	add	x0, sp, #0x70
  405d48:	ldr	w3, [sp, #316]
  405d4c:	ldr	x2, [sp, #280]
  405d50:	bl	40382c <ferror@plt+0x104c>
  405d54:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405d58:	add	x0, x0, #0x3f8
  405d5c:	bl	402770 <getenv@plt>
  405d60:	str	x0, [sp, #272]
  405d64:	ldr	x0, [sp, #272]
  405d68:	cmp	x0, #0x0
  405d6c:	b.ne	405d7c <ferror@plt+0x359c>  // b.any
  405d70:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405d74:	add	x0, x0, #0x400
  405d78:	str	x0, [sp, #272]
  405d7c:	ldrb	w0, [sp, #232]
  405d80:	ubfx	x0, x0, #5, #1
  405d84:	and	w0, w0, #0xff
  405d88:	bl	4069e4 <ferror@plt+0x4204>
  405d8c:	str	x0, [sp, #216]
  405d90:	ldr	x0, [sp, #216]
  405d94:	cmp	x0, #0x0
  405d98:	b.ne	405dac <ferror@plt+0x35cc>  // b.any
  405d9c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405da0:	add	x1, x0, #0x408
  405da4:	mov	w0, #0x1                   	// #1
  405da8:	bl	4027b0 <err@plt>
  405dac:	ldr	x0, [sp, #216]
  405db0:	ldr	w1, [sp, #308]
  405db4:	bl	406af4 <ferror@plt+0x4314>
  405db8:	ldr	x0, [sp, #216]
  405dbc:	add	x1, sp, #0x70
  405dc0:	bl	406bec <ferror@plt+0x440c>
  405dc4:	ldr	x0, [sp, #216]
  405dc8:	bl	406ba4 <ferror@plt+0x43c4>
  405dcc:	str	x0, [sp, #248]
  405dd0:	ldr	x0, [sp, #248]
  405dd4:	adrp	x1, 404000 <ferror@plt+0x1820>
  405dd8:	add	x1, x1, #0xf74
  405ddc:	str	x1, [x0, #8]
  405de0:	ldr	x0, [sp, #248]
  405de4:	adrp	x1, 404000 <ferror@plt+0x1820>
  405de8:	add	x1, x1, #0xfb0
  405dec:	str	x1, [x0, #16]
  405df0:	ldr	x0, [sp, #248]
  405df4:	adrp	x1, 405000 <ferror@plt+0x2820>
  405df8:	add	x1, x1, #0xa4
  405dfc:	str	x1, [x0, #32]
  405e00:	ldr	x0, [sp, #248]
  405e04:	adrp	x1, 405000 <ferror@plt+0x2820>
  405e08:	add	x1, x1, #0x33c
  405e0c:	str	x1, [x0, #40]
  405e10:	ldr	x0, [sp, #248]
  405e14:	adrp	x1, 405000 <ferror@plt+0x2820>
  405e18:	add	x1, x1, #0x41c
  405e1c:	str	x1, [x0, #48]
  405e20:	ldrb	w0, [sp, #232]
  405e24:	and	w0, w0, #0x8
  405e28:	and	w0, w0, #0xff
  405e2c:	cmp	w0, #0x0
  405e30:	b.ne	405eb4 <ferror@plt+0x36d4>  // b.any
  405e34:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405e38:	add	x0, x0, #0x428
  405e3c:	bl	402790 <gettext@plt>
  405e40:	bl	402730 <printf@plt>
  405e44:	ldr	x0, [sp, #296]
  405e48:	cmp	x0, #0x0
  405e4c:	b.eq	405e64 <ferror@plt+0x3684>  // b.none
  405e50:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405e54:	add	x0, x0, #0x438
  405e58:	bl	402790 <gettext@plt>
  405e5c:	ldr	x1, [sp, #296]
  405e60:	bl	402730 <printf@plt>
  405e64:	ldr	x0, [sp, #288]
  405e68:	cmp	x0, #0x0
  405e6c:	b.eq	405e84 <ferror@plt+0x36a4>  // b.none
  405e70:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405e74:	add	x0, x0, #0x458
  405e78:	bl	402790 <gettext@plt>
  405e7c:	ldr	x1, [sp, #288]
  405e80:	bl	402730 <printf@plt>
  405e84:	ldr	x0, [sp, #280]
  405e88:	cmp	x0, #0x0
  405e8c:	b.eq	405ea4 <ferror@plt+0x36c4>  // b.none
  405e90:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405e94:	add	x0, x0, #0x478
  405e98:	bl	402790 <gettext@plt>
  405e9c:	ldr	x1, [sp, #280]
  405ea0:	bl	402730 <printf@plt>
  405ea4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405ea8:	add	x0, x0, #0x490
  405eac:	bl	402790 <gettext@plt>
  405eb0:	bl	402730 <printf@plt>
  405eb4:	ldr	x0, [sp, #216]
  405eb8:	bl	406f40 <ferror@plt+0x4760>
  405ebc:	cmp	w0, #0x0
  405ec0:	b.eq	405edc <ferror@plt+0x36fc>  // b.none
  405ec4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405ec8:	add	x0, x0, #0x498
  405ecc:	bl	402790 <gettext@plt>
  405ed0:	mov	x1, x0
  405ed4:	mov	w0, #0x1                   	// #1
  405ed8:	bl	4027b0 <err@plt>
  405edc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  405ee0:	add	x0, x0, #0x3a0
  405ee4:	ldr	x0, [x0]
  405ee8:	bl	402650 <fflush@plt>
  405eec:	bl	4022d0 <fork@plt>
  405ef0:	str	w0, [sp, #224]
  405ef4:	ldr	w0, [sp, #224]
  405ef8:	cmn	w0, #0x1
  405efc:	b.eq	405f34 <ferror@plt+0x3754>  // b.none
  405f00:	cmp	w0, #0x0
  405f04:	b.eq	405f58 <ferror@plt+0x3778>  // b.none
  405f08:	nop
  405f0c:	ldr	x0, [sp, #216]
  405f10:	ldr	w1, [sp, #224]
  405f14:	bl	406c40 <ferror@plt+0x4460>
  405f18:	add	x0, sp, #0x70
  405f1c:	bl	404214 <ferror@plt+0x1a34>
  405f20:	str	w0, [sp, #312]
  405f24:	ldr	w0, [sp, #312]
  405f28:	cmp	w0, #0x0
  405f2c:	b.eq	406048 <ferror@plt+0x3868>  // b.none
  405f30:	b	406298 <ferror@plt+0x3ab8>
  405f34:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405f38:	add	x0, x0, #0x4c0
  405f3c:	bl	402790 <gettext@plt>
  405f40:	bl	402590 <warn@plt>
  405f44:	bl	402750 <__errno_location@plt>
  405f48:	ldr	w0, [x0]
  405f4c:	neg	w0, w0
  405f50:	str	w0, [sp, #312]
  405f54:	b	406298 <ferror@plt+0x3ab8>
  405f58:	ldr	x0, [sp, #216]
  405f5c:	bl	4074a4 <ferror@plt+0x4cc4>
  405f60:	mov	x1, #0x0                   	// #0
  405f64:	mov	w0, #0xf                   	// #15
  405f68:	bl	402350 <signal@plt>
  405f6c:	mov	w1, #0x2f                  	// #47
  405f70:	ldr	x0, [sp, #272]
  405f74:	bl	4024e0 <strrchr@plt>
  405f78:	str	x0, [sp, #240]
  405f7c:	ldr	x0, [sp, #240]
  405f80:	cmp	x0, #0x0
  405f84:	b.eq	405f94 <ferror@plt+0x37b4>  // b.none
  405f88:	ldr	x0, [sp, #240]
  405f8c:	add	x0, x0, #0x1
  405f90:	b	405f98 <ferror@plt+0x37b8>
  405f94:	ldr	x0, [sp, #272]
  405f98:	str	x0, [sp, #240]
  405f9c:	mov	w1, #0x1                   	// #1
  405fa0:	ldr	x0, [sp, #272]
  405fa4:	bl	402540 <access@plt>
  405fa8:	cmp	w0, #0x0
  405fac:	b.ne	405ff8 <ferror@plt+0x3818>  // b.any
  405fb0:	ldr	x0, [sp, #264]
  405fb4:	cmp	x0, #0x0
  405fb8:	b.eq	405fdc <ferror@plt+0x37fc>  // b.none
  405fbc:	mov	x4, #0x0                   	// #0
  405fc0:	ldr	x3, [sp, #264]
  405fc4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405fc8:	add	x2, x0, #0x4e0
  405fcc:	ldr	x1, [sp, #240]
  405fd0:	ldr	x0, [sp, #272]
  405fd4:	bl	4021b0 <execl@plt>
  405fd8:	b	406034 <ferror@plt+0x3854>
  405fdc:	mov	x3, #0x0                   	// #0
  405fe0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  405fe4:	add	x2, x0, #0x4e8
  405fe8:	ldr	x1, [sp, #240]
  405fec:	ldr	x0, [sp, #272]
  405ff0:	bl	4021b0 <execl@plt>
  405ff4:	b	406034 <ferror@plt+0x3854>
  405ff8:	ldr	x0, [sp, #264]
  405ffc:	cmp	x0, #0x0
  406000:	b.eq	406020 <ferror@plt+0x3840>  // b.none
  406004:	mov	x3, #0x0                   	// #0
  406008:	ldr	x2, [sp, #264]
  40600c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406010:	add	x1, x0, #0x4e0
  406014:	ldr	x0, [sp, #240]
  406018:	bl	402760 <execlp@plt>
  40601c:	b	406034 <ferror@plt+0x3854>
  406020:	mov	x2, #0x0                   	// #0
  406024:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406028:	add	x1, x0, #0x4e8
  40602c:	ldr	x0, [sp, #240]
  406030:	bl	402760 <execlp@plt>
  406034:	ldr	x2, [sp, #272]
  406038:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40603c:	add	x1, x0, #0x4f0
  406040:	mov	w0, #0x1                   	// #1
  406044:	bl	4027b0 <err@plt>
  406048:	ldr	x0, [sp, #280]
  40604c:	cmp	x0, #0x0
  406050:	b.eq	4061d8 <ferror@plt+0x39f8>  // b.none
  406054:	ldr	w0, [sp, #316]
  406058:	cmp	w0, #0x3
  40605c:	b.ne	4061d8 <ferror@plt+0x39f8>  // b.any
  406060:	mov	x0, #0x0                   	// #0
  406064:	bl	4023b0 <time@plt>
  406068:	str	x0, [sp, #96]
  40606c:	add	x1, sp, #0x30
  406070:	add	x0, sp, #0x60
  406074:	mov	x3, #0x2a                  	// #42
  406078:	mov	x2, x1
  40607c:	mov	w1, #0x7                   	// #7
  406080:	bl	40ccf0 <ferror@plt+0xa510>
  406084:	add	x0, sp, #0x30
  406088:	add	x3, sp, #0x70
  40608c:	mov	x2, x0
  406090:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406094:	add	x1, x0, #0x508
  406098:	mov	x0, x3
  40609c:	bl	404ac8 <ferror@plt+0x22e8>
  4060a0:	ldrb	w0, [sp, #232]
  4060a4:	and	w0, w0, #0x20
  4060a8:	and	w0, w0, #0xff
  4060ac:	cmp	w0, #0x0
  4060b0:	b.eq	40613c <ferror@plt+0x395c>  // b.none
  4060b4:	add	x0, sp, #0x70
  4060b8:	bl	4034fc <ferror@plt+0xd1c>
  4060bc:	ldr	x0, [sp, #200]
  4060c0:	add	x3, sp, #0x70
  4060c4:	mov	x2, x0
  4060c8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4060cc:	add	x1, x0, #0x518
  4060d0:	mov	x0, x3
  4060d4:	bl	404ac8 <ferror@plt+0x22e8>
  4060d8:	ldr	x0, [sp, #192]
  4060dc:	add	x3, sp, #0x70
  4060e0:	mov	x2, x0
  4060e4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4060e8:	add	x1, x0, #0x520
  4060ec:	mov	x0, x3
  4060f0:	bl	404ac8 <ferror@plt+0x22e8>
  4060f4:	ldr	w0, [sp, #208]
  4060f8:	add	x4, sp, #0x70
  4060fc:	mov	w3, w0
  406100:	adrp	x0, 40d000 <ferror@plt+0xa820>
  406104:	add	x2, x0, #0xe48
  406108:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40610c:	add	x1, x0, #0x528
  406110:	mov	x0, x4
  406114:	bl	404ac8 <ferror@plt+0x22e8>
  406118:	ldr	w0, [sp, #212]
  40611c:	add	x4, sp, #0x70
  406120:	mov	w3, w0
  406124:	adrp	x0, 40d000 <ferror@plt+0xa820>
  406128:	add	x2, x0, #0xe48
  40612c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406130:	add	x1, x0, #0x530
  406134:	mov	x0, x4
  406138:	bl	404ac8 <ferror@plt+0x22e8>
  40613c:	add	x3, sp, #0x70
  406140:	ldr	x2, [sp, #272]
  406144:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406148:	add	x1, x0, #0x3f8
  40614c:	mov	x0, x3
  406150:	bl	404ac8 <ferror@plt+0x22e8>
  406154:	ldr	x0, [sp, #264]
  406158:	cmp	x0, #0x0
  40615c:	b.eq	406178 <ferror@plt+0x3998>  // b.none
  406160:	add	x3, sp, #0x70
  406164:	ldr	x2, [sp, #264]
  406168:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40616c:	add	x1, x0, #0x538
  406170:	mov	x0, x3
  406174:	bl	404ac8 <ferror@plt+0x22e8>
  406178:	add	x3, sp, #0x70
  40617c:	ldr	x2, [sp, #280]
  406180:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406184:	add	x1, x0, #0x540
  406188:	mov	x0, x3
  40618c:	bl	404ac8 <ferror@plt+0x22e8>
  406190:	ldr	x0, [sp, #296]
  406194:	cmp	x0, #0x0
  406198:	b.eq	4061b4 <ferror@plt+0x39d4>  // b.none
  40619c:	add	x3, sp, #0x70
  4061a0:	ldr	x2, [sp, #296]
  4061a4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4061a8:	add	x1, x0, #0x550
  4061ac:	mov	x0, x3
  4061b0:	bl	404ac8 <ferror@plt+0x22e8>
  4061b4:	ldr	x0, [sp, #288]
  4061b8:	cmp	x0, #0x0
  4061bc:	b.eq	4061d8 <ferror@plt+0x39f8>  // b.none
  4061c0:	add	x3, sp, #0x70
  4061c4:	ldr	x2, [sp, #288]
  4061c8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4061cc:	add	x1, x0, #0x560
  4061d0:	mov	x0, x3
  4061d4:	bl	404ac8 <ferror@plt+0x22e8>
  4061d8:	ldr	x0, [sp, #216]
  4061dc:	bl	408504 <ferror@plt+0x5d24>
  4061e0:	str	w0, [sp, #312]
  4061e4:	ldr	x0, [sp, #216]
  4061e8:	bl	406b5c <ferror@plt+0x437c>
  4061ec:	str	w0, [sp, #260]
  4061f0:	ldr	w0, [sp, #260]
  4061f4:	cmp	w0, #0x0
  4061f8:	b.ne	406210 <ferror@plt+0x3a30>  // b.any
  4061fc:	ldr	w0, [sp, #224]
  406200:	cmn	w0, #0x1
  406204:	b.eq	406210 <ferror@plt+0x3a30>  // b.none
  406208:	ldr	x0, [sp, #216]
  40620c:	bl	407d40 <ferror@plt+0x5560>
  406210:	ldr	w0, [sp, #260]
  406214:	cmp	w0, #0x0
  406218:	b.eq	406294 <ferror@plt+0x3ab4>  // b.none
  40621c:	ldr	w0, [sp, #224]
  406220:	cmn	w0, #0x1
  406224:	b.eq	406294 <ferror@plt+0x3ab4>  // b.none
  406228:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40622c:	add	x0, x0, #0x388
  406230:	ldr	x0, [x0]
  406234:	mov	x3, x0
  406238:	mov	x2, #0x25                  	// #37
  40623c:	mov	x1, #0x1                   	// #1
  406240:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406244:	add	x0, x0, #0x570
  406248:	bl	402640 <fwrite@plt>
  40624c:	ldr	w0, [sp, #224]
  406250:	mov	w1, #0xf                   	// #15
  406254:	bl	4022c0 <kill@plt>
  406258:	mov	w0, #0x2                   	// #2
  40625c:	bl	402470 <sleep@plt>
  406260:	ldr	w0, [sp, #224]
  406264:	mov	w1, #0x9                   	// #9
  406268:	bl	4022c0 <kill@plt>
  40626c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406270:	add	x0, x0, #0x388
  406274:	ldr	x0, [x0]
  406278:	mov	x3, x0
  40627c:	mov	x2, #0xc                   	// #12
  406280:	mov	x1, #0x1                   	// #1
  406284:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406288:	add	x0, x0, #0x598
  40628c:	bl	402640 <fwrite@plt>
  406290:	b	406298 <ferror@plt+0x3ab8>
  406294:	nop
  406298:	ldr	x0, [sp, #216]
  40629c:	bl	4073ac <ferror@plt+0x4bcc>
  4062a0:	add	x0, sp, #0x70
  4062a4:	mov	x1, #0x0                   	// #0
  4062a8:	bl	404d38 <ferror@plt+0x2558>
  4062ac:	ldrb	w0, [sp, #232]
  4062b0:	and	w0, w0, #0x8
  4062b4:	and	w0, w0, #0xff
  4062b8:	cmp	w0, #0x0
  4062bc:	b.ne	4062d0 <ferror@plt+0x3af0>  // b.any
  4062c0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4062c4:	add	x0, x0, #0x5a8
  4062c8:	bl	402790 <gettext@plt>
  4062cc:	bl	402730 <printf@plt>
  4062d0:	ldr	x0, [sp, #216]
  4062d4:	bl	406ad4 <ferror@plt+0x42f4>
  4062d8:	ldr	w0, [sp, #312]
  4062dc:	cmp	w0, #0x0
  4062e0:	cset	w0, ne  // ne = any
  4062e4:	and	w0, w0, #0xff
  4062e8:	str	w0, [sp, #312]
  4062ec:	ldrb	w0, [sp, #232]
  4062f0:	and	w0, w0, #0x2
  4062f4:	and	w0, w0, #0xff
  4062f8:	cmp	w0, #0x0
  4062fc:	b.eq	40635c <ferror@plt+0x3b7c>  // b.none
  406300:	ldr	w0, [sp, #312]
  406304:	cmp	w0, #0x0
  406308:	b.ne	40635c <ferror@plt+0x3b7c>  // b.any
  40630c:	ldr	w0, [sp, #228]
  406310:	and	w0, w0, #0xff
  406314:	and	w0, w0, #0x7f
  406318:	and	w0, w0, #0xff
  40631c:	add	w0, w0, #0x1
  406320:	and	w0, w0, #0xff
  406324:	sxtb	w0, w0
  406328:	asr	w0, w0, #1
  40632c:	sxtb	w0, w0
  406330:	cmp	w0, #0x0
  406334:	b.le	40634c <ferror@plt+0x3b6c>
  406338:	ldr	w0, [sp, #228]
  40633c:	and	w0, w0, #0x7f
  406340:	add	w0, w0, #0x80
  406344:	str	w0, [sp, #312]
  406348:	b	40635c <ferror@plt+0x3b7c>
  40634c:	ldr	w0, [sp, #228]
  406350:	asr	w0, w0, #8
  406354:	and	w0, w0, #0xff
  406358:	str	w0, [sp, #312]
  40635c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406360:	add	x0, x0, #0x3b4
  406364:	ldr	w0, [x0]
  406368:	and	w0, w0, #0x20
  40636c:	cmp	w0, #0x0
  406370:	b.eq	4063bc <ferror@plt+0x3bdc>  // b.none
  406374:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406378:	add	x0, x0, #0x388
  40637c:	ldr	x19, [x0]
  406380:	bl	402380 <getpid@plt>
  406384:	mov	w1, w0
  406388:	adrp	x0, 40d000 <ferror@plt+0xa820>
  40638c:	add	x4, x0, #0xd58
  406390:	adrp	x0, 40d000 <ferror@plt+0xa820>
  406394:	add	x3, x0, #0x870
  406398:	mov	w2, w1
  40639c:	adrp	x0, 40d000 <ferror@plt+0xa820>
  4063a0:	add	x1, x0, #0xd60
  4063a4:	mov	x0, x19
  4063a8:	bl	4027a0 <fprintf@plt>
  4063ac:	ldr	w1, [sp, #312]
  4063b0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4063b4:	add	x0, x0, #0x5b8
  4063b8:	bl	403188 <ferror@plt+0x9a8>
  4063bc:	ldr	w0, [sp, #312]
  4063c0:	ldr	x19, [sp, #16]
  4063c4:	ldp	x29, x30, [sp], #320
  4063c8:	ret
  4063cc:	stp	x29, x30, [sp, #-48]!
  4063d0:	mov	x29, sp
  4063d4:	str	w0, [sp, #28]
  4063d8:	ldr	w1, [sp, #28]
  4063dc:	mov	w0, #0xde83                	// #56963
  4063e0:	movk	w0, #0x431b, lsl #16
  4063e4:	umull	x0, w1, w0
  4063e8:	lsr	x0, x0, #32
  4063ec:	lsr	w0, w0, #18
  4063f0:	mov	w0, w0
  4063f4:	str	x0, [sp, #32]
  4063f8:	ldr	w1, [sp, #28]
  4063fc:	mov	w0, #0xde83                	// #56963
  406400:	movk	w0, #0x431b, lsl #16
  406404:	umull	x0, w1, w0
  406408:	lsr	x0, x0, #32
  40640c:	lsr	w0, w0, #18
  406410:	mov	w2, #0x4240                	// #16960
  406414:	movk	w2, #0xf, lsl #16
  406418:	mul	w0, w0, w2
  40641c:	sub	w0, w1, w0
  406420:	mov	w1, w0
  406424:	mov	x0, x1
  406428:	lsl	x0, x0, #5
  40642c:	sub	x0, x0, x1
  406430:	lsl	x0, x0, #2
  406434:	add	x0, x0, x1
  406438:	lsl	x0, x0, #3
  40643c:	str	x0, [sp, #40]
  406440:	add	x0, sp, #0x20
  406444:	mov	x1, #0x0                   	// #0
  406448:	bl	4025f0 <nanosleep@plt>
  40644c:	ldp	x29, x30, [sp], #48
  406450:	ret
  406454:	stp	x29, x30, [sp, #-64]!
  406458:	mov	x29, sp
  40645c:	str	w0, [sp, #44]
  406460:	str	x1, [sp, #32]
  406464:	str	x2, [sp, #24]
  406468:	b	406508 <ferror@plt+0x3d28>
  40646c:	bl	402750 <__errno_location@plt>
  406470:	str	wzr, [x0]
  406474:	ldr	x2, [sp, #24]
  406478:	ldr	x1, [sp, #32]
  40647c:	ldr	w0, [sp, #44]
  406480:	bl	402510 <write@plt>
  406484:	str	x0, [sp, #56]
  406488:	ldr	x0, [sp, #56]
  40648c:	cmp	x0, #0x0
  406490:	b.le	4064c4 <ferror@plt+0x3ce4>
  406494:	ldr	x0, [sp, #56]
  406498:	ldr	x1, [sp, #24]
  40649c:	sub	x0, x1, x0
  4064a0:	str	x0, [sp, #24]
  4064a4:	ldr	x0, [sp, #24]
  4064a8:	cmp	x0, #0x0
  4064ac:	b.eq	4064ec <ferror@plt+0x3d0c>  // b.none
  4064b0:	ldr	x0, [sp, #56]
  4064b4:	ldr	x1, [sp, #32]
  4064b8:	add	x0, x1, x0
  4064bc:	str	x0, [sp, #32]
  4064c0:	b	4064ec <ferror@plt+0x3d0c>
  4064c4:	bl	402750 <__errno_location@plt>
  4064c8:	ldr	w0, [x0]
  4064cc:	cmp	w0, #0x4
  4064d0:	b.eq	4064ec <ferror@plt+0x3d0c>  // b.none
  4064d4:	bl	402750 <__errno_location@plt>
  4064d8:	ldr	w0, [x0]
  4064dc:	cmp	w0, #0xb
  4064e0:	b.eq	4064ec <ferror@plt+0x3d0c>  // b.none
  4064e4:	mov	w0, #0xffffffff            	// #-1
  4064e8:	b	406518 <ferror@plt+0x3d38>
  4064ec:	bl	402750 <__errno_location@plt>
  4064f0:	ldr	w0, [x0]
  4064f4:	cmp	w0, #0xb
  4064f8:	b.ne	406508 <ferror@plt+0x3d28>  // b.any
  4064fc:	mov	w0, #0xd090                	// #53392
  406500:	movk	w0, #0x3, lsl #16
  406504:	bl	4063cc <ferror@plt+0x3bec>
  406508:	ldr	x0, [sp, #24]
  40650c:	cmp	x0, #0x0
  406510:	b.ne	40646c <ferror@plt+0x3c8c>  // b.any
  406514:	mov	w0, #0x0                   	// #0
  406518:	ldp	x29, x30, [sp], #64
  40651c:	ret
  406520:	stp	x29, x30, [sp, #-288]!
  406524:	mov	x29, sp
  406528:	str	x0, [sp, #56]
  40652c:	str	x1, [sp, #232]
  406530:	str	x2, [sp, #240]
  406534:	str	x3, [sp, #248]
  406538:	str	x4, [sp, #256]
  40653c:	str	x5, [sp, #264]
  406540:	str	x6, [sp, #272]
  406544:	str	x7, [sp, #280]
  406548:	str	q0, [sp, #96]
  40654c:	str	q1, [sp, #112]
  406550:	str	q2, [sp, #128]
  406554:	str	q3, [sp, #144]
  406558:	str	q4, [sp, #160]
  40655c:	str	q5, [sp, #176]
  406560:	str	q6, [sp, #192]
  406564:	str	q7, [sp, #208]
  406568:	add	x0, sp, #0x120
  40656c:	str	x0, [sp, #64]
  406570:	add	x0, sp, #0x120
  406574:	str	x0, [sp, #72]
  406578:	add	x0, sp, #0xe0
  40657c:	str	x0, [sp, #80]
  406580:	mov	w0, #0xffffffc8            	// #-56
  406584:	str	w0, [sp, #88]
  406588:	mov	w0, #0xffffff80            	// #-128
  40658c:	str	w0, [sp, #92]
  406590:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406594:	add	x0, x0, #0x388
  406598:	ldr	x4, [x0]
  40659c:	add	x2, sp, #0x10
  4065a0:	add	x3, sp, #0x40
  4065a4:	ldp	x0, x1, [x3]
  4065a8:	stp	x0, x1, [x2]
  4065ac:	ldp	x0, x1, [x3, #16]
  4065b0:	stp	x0, x1, [x2, #16]
  4065b4:	add	x0, sp, #0x10
  4065b8:	mov	x2, x0
  4065bc:	ldr	x1, [sp, #56]
  4065c0:	mov	x0, x4
  4065c4:	bl	402720 <vfprintf@plt>
  4065c8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4065cc:	add	x0, x0, #0x388
  4065d0:	ldr	x0, [x0]
  4065d4:	mov	x1, x0
  4065d8:	mov	w0, #0xa                   	// #10
  4065dc:	bl	4022a0 <fputc@plt>
  4065e0:	nop
  4065e4:	ldp	x29, x30, [sp], #288
  4065e8:	ret
  4065ec:	stp	x29, x30, [sp, #-80]!
  4065f0:	mov	x29, sp
  4065f4:	str	x0, [sp, #24]
  4065f8:	str	x1, [sp, #16]
  4065fc:	add	x0, sp, #0x20
  406600:	mov	w2, #0x0                   	// #0
  406604:	mov	x1, x0
  406608:	ldr	x0, [sp, #16]
  40660c:	bl	402150 <strtoul@plt>
  406610:	str	w0, [sp, #76]
  406614:	ldr	x0, [sp, #32]
  406618:	cmp	x0, #0x0
  40661c:	b.eq	406734 <ferror@plt+0x3f54>  // b.none
  406620:	ldr	x0, [sp, #32]
  406624:	ldrsb	w0, [x0]
  406628:	cmp	w0, #0x0
  40662c:	b.eq	406734 <ferror@plt+0x3f54>  // b.none
  406630:	ldr	x0, [sp, #24]
  406634:	cmp	x0, #0x0
  406638:	b.eq	406734 <ferror@plt+0x3f54>  // b.none
  40663c:	ldr	x0, [sp, #24]
  406640:	ldr	x0, [x0]
  406644:	cmp	x0, #0x0
  406648:	b.eq	406734 <ferror@plt+0x3f54>  // b.none
  40664c:	str	wzr, [sp, #76]
  406650:	ldr	x0, [sp, #16]
  406654:	bl	4024c0 <strdup@plt>
  406658:	str	x0, [sp, #48]
  40665c:	ldr	x0, [sp, #48]
  406660:	str	x0, [sp, #64]
  406664:	ldr	x0, [sp, #64]
  406668:	cmp	x0, #0x0
  40666c:	b.ne	4066f8 <ferror@plt+0x3f18>  // b.any
  406670:	ldr	w0, [sp, #76]
  406674:	b	406768 <ferror@plt+0x3f88>
  406678:	ldr	x0, [sp, #32]
  40667c:	str	x0, [sp, #64]
  406680:	ldr	x0, [sp, #24]
  406684:	str	x0, [sp, #56]
  406688:	b	4066cc <ferror@plt+0x3eec>
  40668c:	ldr	x0, [sp, #56]
  406690:	ldr	x0, [x0]
  406694:	mov	x1, x0
  406698:	ldr	x0, [sp, #40]
  40669c:	bl	402580 <strcmp@plt>
  4066a0:	cmp	w0, #0x0
  4066a4:	b.ne	4066c0 <ferror@plt+0x3ee0>  // b.any
  4066a8:	ldr	x0, [sp, #56]
  4066ac:	ldr	w0, [x0, #8]
  4066b0:	ldr	w1, [sp, #76]
  4066b4:	orr	w0, w1, w0
  4066b8:	str	w0, [sp, #76]
  4066bc:	b	4066e8 <ferror@plt+0x3f08>
  4066c0:	ldr	x0, [sp, #56]
  4066c4:	add	x0, x0, #0x18
  4066c8:	str	x0, [sp, #56]
  4066cc:	ldr	x0, [sp, #56]
  4066d0:	cmp	x0, #0x0
  4066d4:	b.eq	4066e8 <ferror@plt+0x3f08>  // b.none
  4066d8:	ldr	x0, [sp, #56]
  4066dc:	ldr	x0, [x0]
  4066e0:	cmp	x0, #0x0
  4066e4:	b.ne	40668c <ferror@plt+0x3eac>  // b.any
  4066e8:	ldr	w1, [sp, #76]
  4066ec:	mov	w0, #0xffff                	// #65535
  4066f0:	cmp	w1, w0
  4066f4:	b.eq	406724 <ferror@plt+0x3f44>  // b.none
  4066f8:	add	x0, sp, #0x20
  4066fc:	mov	x2, x0
  406700:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406704:	add	x1, x0, #0x960
  406708:	ldr	x0, [sp, #64]
  40670c:	bl	402390 <strtok_r@plt>
  406710:	str	x0, [sp, #40]
  406714:	ldr	x0, [sp, #40]
  406718:	cmp	x0, #0x0
  40671c:	b.ne	406678 <ferror@plt+0x3e98>  // b.any
  406720:	b	406728 <ferror@plt+0x3f48>
  406724:	nop
  406728:	ldr	x0, [sp, #48]
  40672c:	bl	4025c0 <free@plt>
  406730:	b	406764 <ferror@plt+0x3f84>
  406734:	ldr	x0, [sp, #32]
  406738:	cmp	x0, #0x0
  40673c:	b.eq	406764 <ferror@plt+0x3f84>  // b.none
  406740:	ldr	x2, [sp, #32]
  406744:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406748:	add	x1, x0, #0x968
  40674c:	mov	x0, x2
  406750:	bl	402580 <strcmp@plt>
  406754:	cmp	w0, #0x0
  406758:	b.ne	406764 <ferror@plt+0x3f84>  // b.any
  40675c:	mov	w0, #0xffff                	// #65535
  406760:	str	w0, [sp, #76]
  406764:	ldr	w0, [sp, #76]
  406768:	ldp	x29, x30, [sp], #80
  40676c:	ret
  406770:	stp	x29, x30, [sp, #-272]!
  406774:	mov	x29, sp
  406778:	str	x0, [sp, #56]
  40677c:	str	x1, [sp, #48]
  406780:	str	x2, [sp, #224]
  406784:	str	x3, [sp, #232]
  406788:	str	x4, [sp, #240]
  40678c:	str	x5, [sp, #248]
  406790:	str	x6, [sp, #256]
  406794:	str	x7, [sp, #264]
  406798:	str	q0, [sp, #96]
  40679c:	str	q1, [sp, #112]
  4067a0:	str	q2, [sp, #128]
  4067a4:	str	q3, [sp, #144]
  4067a8:	str	q4, [sp, #160]
  4067ac:	str	q5, [sp, #176]
  4067b0:	str	q6, [sp, #192]
  4067b4:	str	q7, [sp, #208]
  4067b8:	ldr	x0, [sp, #56]
  4067bc:	cmp	x0, #0x0
  4067c0:	b.eq	4067fc <ferror@plt+0x401c>  // b.none
  4067c4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4067c8:	add	x0, x0, #0x3b8
  4067cc:	ldr	w0, [x0]
  4067d0:	and	w0, w0, #0x1000000
  4067d4:	cmp	w0, #0x0
  4067d8:	b.ne	4067fc <ferror@plt+0x401c>  // b.any
  4067dc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4067e0:	add	x0, x0, #0x388
  4067e4:	ldr	x3, [x0]
  4067e8:	ldr	x2, [sp, #56]
  4067ec:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4067f0:	add	x1, x0, #0x988
  4067f4:	mov	x0, x3
  4067f8:	bl	4027a0 <fprintf@plt>
  4067fc:	add	x0, sp, #0x110
  406800:	str	x0, [sp, #64]
  406804:	add	x0, sp, #0x110
  406808:	str	x0, [sp, #72]
  40680c:	add	x0, sp, #0xe0
  406810:	str	x0, [sp, #80]
  406814:	mov	w0, #0xffffffd0            	// #-48
  406818:	str	w0, [sp, #88]
  40681c:	mov	w0, #0xffffff80            	// #-128
  406820:	str	w0, [sp, #92]
  406824:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406828:	add	x0, x0, #0x388
  40682c:	ldr	x4, [x0]
  406830:	add	x2, sp, #0x10
  406834:	add	x3, sp, #0x40
  406838:	ldp	x0, x1, [x3]
  40683c:	stp	x0, x1, [x2]
  406840:	ldp	x0, x1, [x3, #16]
  406844:	stp	x0, x1, [x2, #16]
  406848:	add	x0, sp, #0x10
  40684c:	mov	x2, x0
  406850:	ldr	x1, [sp, #48]
  406854:	mov	x0, x4
  406858:	bl	402720 <vfprintf@plt>
  40685c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406860:	add	x0, x0, #0x388
  406864:	ldr	x0, [x0]
  406868:	mov	x1, x0
  40686c:	mov	w0, #0xa                   	// #10
  406870:	bl	4022a0 <fputc@plt>
  406874:	nop
  406878:	ldp	x29, x30, [sp], #272
  40687c:	ret
  406880:	stp	x29, x30, [sp, #-64]!
  406884:	mov	x29, sp
  406888:	str	x19, [sp, #16]
  40688c:	str	w0, [sp, #44]
  406890:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406894:	add	x0, x0, #0x3b8
  406898:	ldr	w0, [x0]
  40689c:	cmp	w0, #0x0
  4068a0:	b.ne	4069d4 <ferror@plt+0x41f4>  // b.any
  4068a4:	ldr	w0, [sp, #44]
  4068a8:	cmp	w0, #0x0
  4068ac:	b.ne	4068c0 <ferror@plt+0x40e0>  // b.any
  4068b0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4068b4:	add	x0, x0, #0x990
  4068b8:	bl	402770 <getenv@plt>
  4068bc:	b	4068c4 <ferror@plt+0x40e4>
  4068c0:	mov	x0, #0x0                   	// #0
  4068c4:	str	x0, [sp, #56]
  4068c8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4068cc:	add	x0, x0, #0x3b8
  4068d0:	ldr	w0, [x0]
  4068d4:	and	w0, w0, #0x2
  4068d8:	cmp	w0, #0x0
  4068dc:	b.ne	40692c <ferror@plt+0x414c>  // b.any
  4068e0:	ldr	w0, [sp, #44]
  4068e4:	cmp	w0, #0x0
  4068e8:	b.ne	40691c <ferror@plt+0x413c>  // b.any
  4068ec:	ldr	x0, [sp, #56]
  4068f0:	cmp	x0, #0x0
  4068f4:	b.eq	40691c <ferror@plt+0x413c>  // b.none
  4068f8:	ldr	x1, [sp, #56]
  4068fc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406900:	add	x0, x0, #0x970
  406904:	bl	4065ec <ferror@plt+0x3e0c>
  406908:	mov	w1, w0
  40690c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406910:	add	x0, x0, #0x3b8
  406914:	str	w1, [x0]
  406918:	b	40692c <ferror@plt+0x414c>
  40691c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406920:	add	x0, x0, #0x3b8
  406924:	ldr	w1, [sp, #44]
  406928:	str	w1, [x0]
  40692c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406930:	add	x0, x0, #0x3b8
  406934:	ldr	w0, [x0]
  406938:	cmp	w0, #0x0
  40693c:	b.eq	4069b4 <ferror@plt+0x41d4>  // b.none
  406940:	bl	402270 <getuid@plt>
  406944:	mov	w19, w0
  406948:	bl	402230 <geteuid@plt>
  40694c:	cmp	w19, w0
  406950:	b.ne	406968 <ferror@plt+0x4188>  // b.any
  406954:	bl	4025d0 <getgid@plt>
  406958:	mov	w19, w0
  40695c:	bl	4021e0 <getegid@plt>
  406960:	cmp	w19, w0
  406964:	b.eq	4069b4 <ferror@plt+0x41d4>  // b.none
  406968:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40696c:	add	x0, x0, #0x3b8
  406970:	ldr	w0, [x0]
  406974:	orr	w1, w0, #0x1000000
  406978:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40697c:	add	x0, x0, #0x3b8
  406980:	str	w1, [x0]
  406984:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406988:	add	x0, x0, #0x388
  40698c:	ldr	x19, [x0]
  406990:	bl	402380 <getpid@plt>
  406994:	mov	w1, w0
  406998:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40699c:	add	x3, x0, #0x9a0
  4069a0:	mov	w2, w1
  4069a4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4069a8:	add	x1, x0, #0x9a8
  4069ac:	mov	x0, x19
  4069b0:	bl	4027a0 <fprintf@plt>
  4069b4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4069b8:	add	x0, x0, #0x3b8
  4069bc:	ldr	w0, [x0]
  4069c0:	orr	w1, w0, #0x2
  4069c4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4069c8:	add	x0, x0, #0x3b8
  4069cc:	str	w1, [x0]
  4069d0:	b	4069d8 <ferror@plt+0x41f8>
  4069d4:	nop
  4069d8:	ldr	x19, [sp, #16]
  4069dc:	ldp	x29, x30, [sp], #64
  4069e0:	ret
  4069e4:	stp	x29, x30, [sp, #-64]!
  4069e8:	mov	x29, sp
  4069ec:	str	x19, [sp, #16]
  4069f0:	str	w0, [sp, #44]
  4069f4:	mov	x1, #0x140                 	// #320
  4069f8:	mov	x0, #0x1                   	// #1
  4069fc:	bl	402490 <calloc@plt>
  406a00:	str	x0, [sp, #56]
  406a04:	ldr	x0, [sp, #56]
  406a08:	cmp	x0, #0x0
  406a0c:	b.ne	406a18 <ferror@plt+0x4238>  // b.any
  406a10:	mov	x0, #0x0                   	// #0
  406a14:	b	406ac8 <ferror@plt+0x42e8>
  406a18:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406a1c:	add	x0, x0, #0x3b8
  406a20:	ldr	w0, [x0]
  406a24:	and	w0, w0, #0x4
  406a28:	cmp	w0, #0x0
  406a2c:	b.eq	406a78 <ferror@plt+0x4298>  // b.none
  406a30:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406a34:	add	x0, x0, #0x388
  406a38:	ldr	x19, [x0]
  406a3c:	bl	402380 <getpid@plt>
  406a40:	mov	w1, w0
  406a44:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406a48:	add	x4, x0, #0x9e8
  406a4c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406a50:	add	x3, x0, #0x9a0
  406a54:	mov	w2, w1
  406a58:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406a5c:	add	x1, x0, #0x9f0
  406a60:	mov	x0, x19
  406a64:	bl	4027a0 <fprintf@plt>
  406a68:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406a6c:	add	x1, x0, #0xa00
  406a70:	ldr	x0, [sp, #56]
  406a74:	bl	406770 <ferror@plt+0x3f90>
  406a78:	ldr	w0, [sp, #44]
  406a7c:	and	w0, w0, #0x1
  406a80:	and	w2, w0, #0xff
  406a84:	ldr	x1, [sp, #56]
  406a88:	ldrb	w0, [x1, #312]
  406a8c:	bfxil	w0, w2, #0, #1
  406a90:	strb	w0, [x1, #312]
  406a94:	ldr	x0, [sp, #56]
  406a98:	mov	w1, #0xffffffff            	// #-1
  406a9c:	str	w1, [x0, #60]
  406aa0:	ldr	x0, [sp, #56]
  406aa4:	mov	w1, #0xffffffff            	// #-1
  406aa8:	str	w1, [x0, #64]
  406aac:	ldr	x0, [sp, #56]
  406ab0:	mov	w1, #0xffffffff            	// #-1
  406ab4:	str	w1, [x0, #68]
  406ab8:	ldr	x0, [sp, #56]
  406abc:	mov	w1, #0xffffffff            	// #-1
  406ac0:	str	w1, [x0, #288]
  406ac4:	ldr	x0, [sp, #56]
  406ac8:	ldr	x19, [sp, #16]
  406acc:	ldp	x29, x30, [sp], #64
  406ad0:	ret
  406ad4:	stp	x29, x30, [sp, #-32]!
  406ad8:	mov	x29, sp
  406adc:	str	x0, [sp, #24]
  406ae0:	ldr	x0, [sp, #24]
  406ae4:	bl	4025c0 <free@plt>
  406ae8:	nop
  406aec:	ldp	x29, x30, [sp], #32
  406af0:	ret
  406af4:	stp	x29, x30, [sp, #-32]!
  406af8:	mov	x29, sp
  406afc:	str	x0, [sp, #24]
  406b00:	str	w1, [sp, #20]
  406b04:	ldr	x0, [sp, #24]
  406b08:	cmp	x0, #0x0
  406b0c:	b.ne	406b30 <ferror@plt+0x4350>  // b.any
  406b10:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406b14:	add	x3, x0, #0xea0
  406b18:	mov	w2, #0x4c                  	// #76
  406b1c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406b20:	add	x1, x0, #0xa10
  406b24:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406b28:	add	x0, x0, #0xa28
  406b2c:	bl	402740 <__assert_fail@plt>
  406b30:	ldr	w0, [sp, #20]
  406b34:	cmp	w0, #0x0
  406b38:	cset	w0, ne  // ne = any
  406b3c:	and	w2, w0, #0xff
  406b40:	ldr	x1, [sp, #24]
  406b44:	ldrb	w0, [x1, #312]
  406b48:	bfi	w0, w2, #1, #1
  406b4c:	strb	w0, [x1, #312]
  406b50:	nop
  406b54:	ldp	x29, x30, [sp], #32
  406b58:	ret
  406b5c:	stp	x29, x30, [sp, #-32]!
  406b60:	mov	x29, sp
  406b64:	str	x0, [sp, #24]
  406b68:	ldr	x0, [sp, #24]
  406b6c:	cmp	x0, #0x0
  406b70:	b.ne	406b94 <ferror@plt+0x43b4>  // b.any
  406b74:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406b78:	add	x3, x0, #0xeb8
  406b7c:	mov	w2, #0x52                  	// #82
  406b80:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406b84:	add	x1, x0, #0xa10
  406b88:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406b8c:	add	x0, x0, #0xa28
  406b90:	bl	402740 <__assert_fail@plt>
  406b94:	ldr	x0, [sp, #24]
  406b98:	ldr	w0, [x0, #216]
  406b9c:	ldp	x29, x30, [sp], #32
  406ba0:	ret
  406ba4:	stp	x29, x30, [sp, #-32]!
  406ba8:	mov	x29, sp
  406bac:	str	x0, [sp, #24]
  406bb0:	ldr	x0, [sp, #24]
  406bb4:	cmp	x0, #0x0
  406bb8:	b.ne	406bdc <ferror@plt+0x43fc>  // b.any
  406bbc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406bc0:	add	x3, x0, #0xed8
  406bc4:	mov	w2, #0x58                  	// #88
  406bc8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406bcc:	add	x1, x0, #0xa10
  406bd0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406bd4:	add	x0, x0, #0xa28
  406bd8:	bl	402740 <__assert_fail@plt>
  406bdc:	ldr	x0, [sp, #24]
  406be0:	add	x0, x0, #0xe0
  406be4:	ldp	x29, x30, [sp], #32
  406be8:	ret
  406bec:	stp	x29, x30, [sp, #-32]!
  406bf0:	mov	x29, sp
  406bf4:	str	x0, [sp, #24]
  406bf8:	str	x1, [sp, #16]
  406bfc:	ldr	x0, [sp, #24]
  406c00:	cmp	x0, #0x0
  406c04:	b.ne	406c28 <ferror@plt+0x4448>  // b.any
  406c08:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406c0c:	add	x3, x0, #0xef0
  406c10:	mov	w2, #0x5e                  	// #94
  406c14:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406c18:	add	x1, x0, #0xa10
  406c1c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406c20:	add	x0, x0, #0xa28
  406c24:	bl	402740 <__assert_fail@plt>
  406c28:	ldr	x0, [sp, #24]
  406c2c:	ldr	x1, [sp, #16]
  406c30:	str	x1, [x0, #280]
  406c34:	nop
  406c38:	ldp	x29, x30, [sp], #32
  406c3c:	ret
  406c40:	stp	x29, x30, [sp, #-32]!
  406c44:	mov	x29, sp
  406c48:	str	x0, [sp, #24]
  406c4c:	str	w1, [sp, #20]
  406c50:	ldr	x0, [sp, #24]
  406c54:	cmp	x0, #0x0
  406c58:	b.ne	406c7c <ferror@plt+0x449c>  // b.any
  406c5c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406c60:	add	x3, x0, #0xf10
  406c64:	mov	w2, #0x64                  	// #100
  406c68:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406c6c:	add	x1, x0, #0xa10
  406c70:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406c74:	add	x0, x0, #0xa28
  406c78:	bl	402740 <__assert_fail@plt>
  406c7c:	ldr	x0, [sp, #24]
  406c80:	ldr	w1, [sp, #20]
  406c84:	str	w1, [x0, #288]
  406c88:	nop
  406c8c:	ldp	x29, x30, [sp], #32
  406c90:	ret
  406c94:	stp	x29, x30, [sp, #-32]!
  406c98:	mov	x29, sp
  406c9c:	str	x0, [sp, #24]
  406ca0:	ldr	x0, [sp, #24]
  406ca4:	cmp	x0, #0x0
  406ca8:	b.ne	406ccc <ferror@plt+0x44ec>  // b.any
  406cac:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406cb0:	add	x3, x0, #0xf28
  406cb4:	mov	w2, #0x6a                  	// #106
  406cb8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406cbc:	add	x1, x0, #0xa10
  406cc0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406cc4:	add	x0, x0, #0xa28
  406cc8:	bl	402740 <__assert_fail@plt>
  406ccc:	ldr	x0, [sp, #24]
  406cd0:	ldr	w0, [x0, #60]
  406cd4:	ldp	x29, x30, [sp], #32
  406cd8:	ret
  406cdc:	stp	x29, x30, [sp, #-32]!
  406ce0:	mov	x29, sp
  406ce4:	str	x0, [sp, #24]
  406ce8:	ldr	x0, [sp, #24]
  406cec:	cmp	x0, #0x0
  406cf0:	b.ne	406d14 <ferror@plt+0x4534>  // b.any
  406cf4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406cf8:	add	x3, x0, #0xf40
  406cfc:	mov	w2, #0x70                  	// #112
  406d00:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406d04:	add	x1, x0, #0xa10
  406d08:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406d0c:	add	x0, x0, #0xa28
  406d10:	bl	402740 <__assert_fail@plt>
  406d14:	ldr	x0, [sp, #24]
  406d18:	ldr	w0, [x0, #288]
  406d1c:	ldp	x29, x30, [sp], #32
  406d20:	ret
  406d24:	stp	x29, x30, [sp, #-32]!
  406d28:	mov	x29, sp
  406d2c:	str	x0, [sp, #24]
  406d30:	ldr	x0, [sp, #24]
  406d34:	cmp	x0, #0x0
  406d38:	b.ne	406d5c <ferror@plt+0x457c>  // b.any
  406d3c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406d40:	add	x3, x0, #0xf58
  406d44:	mov	w2, #0x77                  	// #119
  406d48:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406d4c:	add	x1, x0, #0xa10
  406d50:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406d54:	add	x0, x0, #0xa28
  406d58:	bl	402740 <__assert_fail@plt>
  406d5c:	ldr	x0, [sp, #24]
  406d60:	ldr	w0, [x0, #68]
  406d64:	mvn	w0, w0
  406d68:	lsr	w0, w0, #31
  406d6c:	and	w0, w0, #0xff
  406d70:	ldp	x29, x30, [sp], #32
  406d74:	ret
  406d78:	stp	x29, x30, [sp, #-48]!
  406d7c:	mov	x29, sp
  406d80:	str	x19, [sp, #16]
  406d84:	str	x0, [sp, #40]
  406d88:	str	x1, [sp, #32]
  406d8c:	ldr	x0, [sp, #40]
  406d90:	cmp	x0, #0x0
  406d94:	b.ne	406db8 <ferror@plt+0x45d8>  // b.any
  406d98:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406d9c:	add	x3, x0, #0xf70
  406da0:	mov	w2, #0x7d                  	// #125
  406da4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406da8:	add	x1, x0, #0xa10
  406dac:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406db0:	add	x0, x0, #0xa28
  406db4:	bl	402740 <__assert_fail@plt>
  406db8:	ldr	x0, [sp, #32]
  406dbc:	cmp	x0, #0x0
  406dc0:	b.ne	406e40 <ferror@plt+0x4660>  // b.any
  406dc4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406dc8:	add	x0, x0, #0x3b8
  406dcc:	ldr	w0, [x0]
  406dd0:	and	w0, w0, #0x10
  406dd4:	cmp	w0, #0x0
  406dd8:	b.eq	406e24 <ferror@plt+0x4644>  // b.none
  406ddc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406de0:	add	x0, x0, #0x388
  406de4:	ldr	x19, [x0]
  406de8:	bl	402380 <getpid@plt>
  406dec:	mov	w1, w0
  406df0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406df4:	add	x4, x0, #0xa30
  406df8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406dfc:	add	x3, x0, #0x9a0
  406e00:	mov	w2, w1
  406e04:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406e08:	add	x1, x0, #0x9f0
  406e0c:	mov	x0, x19
  406e10:	bl	4027a0 <fprintf@plt>
  406e14:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406e18:	add	x1, x0, #0xa38
  406e1c:	ldr	x0, [sp, #40]
  406e20:	bl	406770 <ferror@plt+0x3f90>
  406e24:	ldr	x0, [sp, #40]
  406e28:	str	xzr, [x0, #304]
  406e2c:	ldr	x0, [sp, #40]
  406e30:	ldr	x1, [x0, #304]
  406e34:	ldr	x0, [sp, #40]
  406e38:	str	x1, [x0, #296]
  406e3c:	b	406ed8 <ferror@plt+0x46f8>
  406e40:	ldr	x0, [sp, #32]
  406e44:	ldr	x1, [x0]
  406e48:	ldr	x0, [sp, #40]
  406e4c:	str	x1, [x0, #296]
  406e50:	ldr	x0, [sp, #32]
  406e54:	ldr	x1, [x0, #8]
  406e58:	ldr	x0, [sp, #40]
  406e5c:	str	x1, [x0, #304]
  406e60:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406e64:	add	x0, x0, #0x3b8
  406e68:	ldr	w0, [x0]
  406e6c:	and	w0, w0, #0x10
  406e70:	cmp	w0, #0x0
  406e74:	b.eq	406ed8 <ferror@plt+0x46f8>  // b.none
  406e78:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406e7c:	add	x0, x0, #0x388
  406e80:	ldr	x19, [x0]
  406e84:	bl	402380 <getpid@plt>
  406e88:	mov	w1, w0
  406e8c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406e90:	add	x4, x0, #0xa30
  406e94:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406e98:	add	x3, x0, #0x9a0
  406e9c:	mov	w2, w1
  406ea0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406ea4:	add	x1, x0, #0x9f0
  406ea8:	mov	x0, x19
  406eac:	bl	4027a0 <fprintf@plt>
  406eb0:	ldr	x0, [sp, #32]
  406eb4:	ldr	x1, [x0]
  406eb8:	ldr	x0, [sp, #32]
  406ebc:	ldr	x0, [x0, #8]
  406ec0:	mov	x3, x0
  406ec4:	mov	x2, x1
  406ec8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406ecc:	add	x1, x0, #0xa50
  406ed0:	ldr	x0, [sp, #40]
  406ed4:	bl	406770 <ferror@plt+0x3f90>
  406ed8:	nop
  406edc:	ldr	x19, [sp, #16]
  406ee0:	ldp	x29, x30, [sp], #48
  406ee4:	ret
  406ee8:	stp	x29, x30, [sp, #-32]!
  406eec:	mov	x29, sp
  406ef0:	str	x0, [sp, #24]
  406ef4:	ldr	x0, [sp, #24]
  406ef8:	ldr	w0, [x0, #68]
  406efc:	cmn	w0, #0x1
  406f00:	b.eq	406f10 <ferror@plt+0x4730>  // b.none
  406f04:	ldr	x0, [sp, #24]
  406f08:	ldr	w0, [x0, #68]
  406f0c:	bl	4024d0 <close@plt>
  406f10:	ldr	x0, [sp, #24]
  406f14:	mov	w1, #0xffffffff            	// #-1
  406f18:	str	w1, [x0, #68]
  406f1c:	ldr	x0, [sp, #24]
  406f20:	add	x0, x0, #0x58
  406f24:	mov	x2, #0x0                   	// #0
  406f28:	mov	x1, x0
  406f2c:	mov	w0, #0x2                   	// #2
  406f30:	bl	402210 <sigprocmask@plt>
  406f34:	nop
  406f38:	ldp	x29, x30, [sp], #32
  406f3c:	ret
  406f40:	stp	x29, x30, [sp, #-240]!
  406f44:	mov	x29, sp
  406f48:	str	x19, [sp, #16]
  406f4c:	str	x0, [sp, #40]
  406f50:	str	wzr, [sp, #236]
  406f54:	ldr	x0, [sp, #40]
  406f58:	ldr	w0, [x0, #68]
  406f5c:	cmn	w0, #0x1
  406f60:	b.eq	406f84 <ferror@plt+0x47a4>  // b.none
  406f64:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406f68:	add	x3, x0, #0xf90
  406f6c:	mov	w2, #0x99                  	// #153
  406f70:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406f74:	add	x1, x0, #0xa10
  406f78:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406f7c:	add	x0, x0, #0xa70
  406f80:	bl	402740 <__assert_fail@plt>
  406f84:	ldr	x0, [sp, #40]
  406f88:	add	x0, x0, #0x58
  406f8c:	mov	x2, x0
  406f90:	mov	x1, #0x0                   	// #0
  406f94:	mov	w0, #0x0                   	// #0
  406f98:	bl	402210 <sigprocmask@plt>
  406f9c:	ldr	x0, [sp, #40]
  406fa0:	ldrb	w0, [x0, #312]
  406fa4:	and	w0, w0, #0x1
  406fa8:	and	w0, w0, #0xff
  406fac:	cmp	w0, #0x0
  406fb0:	b.eq	40711c <ferror@plt+0x493c>  // b.none
  406fb4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406fb8:	add	x0, x0, #0x3b8
  406fbc:	ldr	w0, [x0]
  406fc0:	and	w0, w0, #0x4
  406fc4:	cmp	w0, #0x0
  406fc8:	b.eq	407014 <ferror@plt+0x4834>  // b.none
  406fcc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  406fd0:	add	x0, x0, #0x388
  406fd4:	ldr	x19, [x0]
  406fd8:	bl	402380 <getpid@plt>
  406fdc:	mov	w1, w0
  406fe0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406fe4:	add	x4, x0, #0x9e8
  406fe8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406fec:	add	x3, x0, #0x9a0
  406ff0:	mov	w2, w1
  406ff4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  406ff8:	add	x1, x0, #0x9f0
  406ffc:	mov	x0, x19
  407000:	bl	4027a0 <fprintf@plt>
  407004:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407008:	add	x1, x0, #0xa88
  40700c:	ldr	x0, [sp, #40]
  407010:	bl	406770 <ferror@plt+0x3f90>
  407014:	ldr	x0, [sp, #40]
  407018:	mov	x1, x0
  40701c:	mov	w0, #0x0                   	// #0
  407020:	bl	402330 <tcgetattr@plt>
  407024:	cmp	w0, #0x0
  407028:	b.eq	407040 <ferror@plt+0x4860>  // b.none
  40702c:	bl	402750 <__errno_location@plt>
  407030:	ldr	w0, [x0]
  407034:	neg	w0, w0
  407038:	str	w0, [sp, #236]
  40703c:	b	40730c <ferror@plt+0x4b2c>
  407040:	ldr	x0, [sp, #40]
  407044:	add	x0, x0, #0x4c
  407048:	mov	x2, x0
  40704c:	mov	x1, #0x5413                	// #21523
  407050:	mov	w0, #0x0                   	// #0
  407054:	bl	4027c0 <ioctl@plt>
  407058:	ldr	x0, [sp, #40]
  40705c:	add	x5, x0, #0x3c
  407060:	ldr	x0, [sp, #40]
  407064:	add	x1, x0, #0x40
  407068:	ldr	x2, [sp, #40]
  40706c:	ldr	x0, [sp, #40]
  407070:	add	x0, x0, #0x4c
  407074:	mov	x4, x0
  407078:	mov	x3, x2
  40707c:	mov	x2, #0x0                   	// #0
  407080:	mov	x0, x5
  407084:	bl	402480 <openpty@plt>
  407088:	str	w0, [sp, #236]
  40708c:	ldr	w0, [sp, #236]
  407090:	cmp	w0, #0x0
  407094:	b.ne	4072f8 <ferror@plt+0x4b18>  // b.any
  407098:	ldr	x1, [sp, #40]
  40709c:	add	x0, sp, #0xb0
  4070a0:	ldp	x2, x3, [x1]
  4070a4:	stp	x2, x3, [x0]
  4070a8:	ldp	x2, x3, [x1, #16]
  4070ac:	stp	x2, x3, [x0, #16]
  4070b0:	ldp	x2, x3, [x1, #32]
  4070b4:	stp	x2, x3, [x0, #32]
  4070b8:	ldr	x2, [x1, #48]
  4070bc:	str	x2, [x0, #48]
  4070c0:	ldr	w1, [x1, #56]
  4070c4:	str	w1, [x0, #56]
  4070c8:	add	x0, sp, #0xb0
  4070cc:	bl	4026b0 <cfmakeraw@plt>
  4070d0:	ldr	x0, [sp, #40]
  4070d4:	ldrb	w0, [x0, #312]
  4070d8:	and	w0, w0, #0x2
  4070dc:	and	w0, w0, #0xff
  4070e0:	cmp	w0, #0x0
  4070e4:	b.eq	4070f8 <ferror@plt+0x4918>  // b.none
  4070e8:	ldr	w0, [sp, #188]
  4070ec:	orr	w0, w0, #0x8
  4070f0:	str	w0, [sp, #188]
  4070f4:	b	407104 <ferror@plt+0x4924>
  4070f8:	ldr	w0, [sp, #188]
  4070fc:	and	w0, w0, #0xfffffff7
  407100:	str	w0, [sp, #188]
  407104:	add	x0, sp, #0xb0
  407108:	mov	x2, x0
  40710c:	mov	w1, #0x0                   	// #0
  407110:	mov	w0, #0x0                   	// #0
  407114:	bl	402690 <tcsetattr@plt>
  407118:	b	407210 <ferror@plt+0x4a30>
  40711c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407120:	add	x0, x0, #0x3b8
  407124:	ldr	w0, [x0]
  407128:	and	w0, w0, #0x4
  40712c:	cmp	w0, #0x0
  407130:	b.eq	40717c <ferror@plt+0x499c>  // b.none
  407134:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407138:	add	x0, x0, #0x388
  40713c:	ldr	x19, [x0]
  407140:	bl	402380 <getpid@plt>
  407144:	mov	w1, w0
  407148:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40714c:	add	x4, x0, #0x9e8
  407150:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407154:	add	x3, x0, #0x9a0
  407158:	mov	w2, w1
  40715c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407160:	add	x1, x0, #0x9f0
  407164:	mov	x0, x19
  407168:	bl	4027a0 <fprintf@plt>
  40716c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407170:	add	x1, x0, #0xaa0
  407174:	ldr	x0, [sp, #40]
  407178:	bl	406770 <ferror@plt+0x3f90>
  40717c:	ldr	x0, [sp, #40]
  407180:	add	x5, x0, #0x3c
  407184:	ldr	x0, [sp, #40]
  407188:	add	x0, x0, #0x40
  40718c:	mov	x4, #0x0                   	// #0
  407190:	mov	x3, #0x0                   	// #0
  407194:	mov	x2, #0x0                   	// #0
  407198:	mov	x1, x0
  40719c:	mov	x0, x5
  4071a0:	bl	402480 <openpty@plt>
  4071a4:	str	w0, [sp, #236]
  4071a8:	ldr	w0, [sp, #236]
  4071ac:	cmp	w0, #0x0
  4071b0:	b.ne	407300 <ferror@plt+0x4b20>  // b.any
  4071b4:	ldr	x0, [sp, #40]
  4071b8:	ldr	w0, [x0, #64]
  4071bc:	add	x1, sp, #0xb0
  4071c0:	bl	402330 <tcgetattr@plt>
  4071c4:	ldr	x0, [sp, #40]
  4071c8:	ldrb	w0, [x0, #312]
  4071cc:	and	w0, w0, #0x2
  4071d0:	and	w0, w0, #0xff
  4071d4:	cmp	w0, #0x0
  4071d8:	b.eq	4071ec <ferror@plt+0x4a0c>  // b.none
  4071dc:	ldr	w0, [sp, #188]
  4071e0:	orr	w0, w0, #0x8
  4071e4:	str	w0, [sp, #188]
  4071e8:	b	4071f8 <ferror@plt+0x4a18>
  4071ec:	ldr	w0, [sp, #188]
  4071f0:	and	w0, w0, #0xfffffff7
  4071f4:	str	w0, [sp, #188]
  4071f8:	ldr	x0, [sp, #40]
  4071fc:	ldr	w0, [x0, #64]
  407200:	add	x1, sp, #0xb0
  407204:	mov	x2, x1
  407208:	mov	w1, #0x0                   	// #0
  40720c:	bl	402690 <tcsetattr@plt>
  407210:	add	x0, sp, #0x30
  407214:	bl	4022f0 <sigfillset@plt>
  407218:	add	x0, sp, #0x30
  40721c:	mov	x2, #0x0                   	// #0
  407220:	mov	x1, x0
  407224:	mov	w0, #0x0                   	// #0
  407228:	bl	402210 <sigprocmask@plt>
  40722c:	cmp	w0, #0x0
  407230:	b.eq	407248 <ferror@plt+0x4a68>  // b.none
  407234:	bl	402750 <__errno_location@plt>
  407238:	ldr	w0, [x0]
  40723c:	neg	w0, w0
  407240:	str	w0, [sp, #236]
  407244:	b	40730c <ferror@plt+0x4b2c>
  407248:	add	x0, sp, #0x30
  40724c:	bl	4023e0 <sigemptyset@plt>
  407250:	add	x0, sp, #0x30
  407254:	mov	w1, #0x11                  	// #17
  407258:	bl	402700 <sigaddset@plt>
  40725c:	add	x0, sp, #0x30
  407260:	mov	w1, #0x1c                  	// #28
  407264:	bl	402700 <sigaddset@plt>
  407268:	add	x0, sp, #0x30
  40726c:	mov	w1, #0xe                   	// #14
  407270:	bl	402700 <sigaddset@plt>
  407274:	add	x0, sp, #0x30
  407278:	mov	w1, #0xf                   	// #15
  40727c:	bl	402700 <sigaddset@plt>
  407280:	add	x0, sp, #0x30
  407284:	mov	w1, #0x2                   	// #2
  407288:	bl	402700 <sigaddset@plt>
  40728c:	add	x0, sp, #0x30
  407290:	mov	w1, #0x3                   	// #3
  407294:	bl	402700 <sigaddset@plt>
  407298:	ldr	x0, [sp, #40]
  40729c:	ldr	x0, [x0, #272]
  4072a0:	cmp	x0, #0x0
  4072a4:	b.eq	4072b4 <ferror@plt+0x4ad4>  // b.none
  4072a8:	add	x0, sp, #0x30
  4072ac:	mov	w1, #0xa                   	// #10
  4072b0:	bl	402700 <sigaddset@plt>
  4072b4:	add	x0, sp, #0x30
  4072b8:	mov	w2, #0x80000               	// #524288
  4072bc:	mov	x1, x0
  4072c0:	mov	w0, #0xffffffff            	// #-1
  4072c4:	bl	4021c0 <signalfd@plt>
  4072c8:	mov	w1, w0
  4072cc:	ldr	x0, [sp, #40]
  4072d0:	str	w1, [x0, #68]
  4072d4:	ldr	x0, [sp, #40]
  4072d8:	ldr	w0, [x0, #68]
  4072dc:	cmp	w0, #0x0
  4072e0:	b.ge	407308 <ferror@plt+0x4b28>  // b.tcont
  4072e4:	bl	402750 <__errno_location@plt>
  4072e8:	ldr	w0, [x0]
  4072ec:	neg	w0, w0
  4072f0:	str	w0, [sp, #236]
  4072f4:	b	40730c <ferror@plt+0x4b2c>
  4072f8:	nop
  4072fc:	b	40730c <ferror@plt+0x4b2c>
  407300:	nop
  407304:	b	40730c <ferror@plt+0x4b2c>
  407308:	nop
  40730c:	ldr	w0, [sp, #236]
  407310:	cmp	w0, #0x0
  407314:	b.eq	407320 <ferror@plt+0x4b40>  // b.none
  407318:	ldr	x0, [sp, #40]
  40731c:	bl	4073ac <ferror@plt+0x4bcc>
  407320:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407324:	add	x0, x0, #0x3b8
  407328:	ldr	w0, [x0]
  40732c:	and	w0, w0, #0x4
  407330:	cmp	w0, #0x0
  407334:	b.eq	40739c <ferror@plt+0x4bbc>  // b.none
  407338:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40733c:	add	x0, x0, #0x388
  407340:	ldr	x19, [x0]
  407344:	bl	402380 <getpid@plt>
  407348:	mov	w1, w0
  40734c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407350:	add	x4, x0, #0x9e8
  407354:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407358:	add	x3, x0, #0x9a0
  40735c:	mov	w2, w1
  407360:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407364:	add	x1, x0, #0x9f0
  407368:	mov	x0, x19
  40736c:	bl	4027a0 <fprintf@plt>
  407370:	ldr	x0, [sp, #40]
  407374:	ldr	w1, [x0, #60]
  407378:	ldr	x0, [sp, #40]
  40737c:	ldr	w0, [x0, #64]
  407380:	ldr	w4, [sp, #236]
  407384:	mov	w3, w0
  407388:	mov	w2, w1
  40738c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407390:	add	x1, x0, #0xab8
  407394:	ldr	x0, [sp, #40]
  407398:	bl	406770 <ferror@plt+0x3f90>
  40739c:	ldr	w0, [sp, #236]
  4073a0:	ldr	x19, [sp, #16]
  4073a4:	ldp	x29, x30, [sp], #240
  4073a8:	ret
  4073ac:	stp	x29, x30, [sp, #-112]!
  4073b0:	mov	x29, sp
  4073b4:	str	x19, [sp, #16]
  4073b8:	str	x0, [sp, #40]
  4073bc:	ldr	x0, [sp, #40]
  4073c0:	bl	406ee8 <ferror@plt+0x4708>
  4073c4:	ldr	x0, [sp, #40]
  4073c8:	ldr	w0, [x0, #60]
  4073cc:	cmn	w0, #0x1
  4073d0:	b.eq	407494 <ferror@plt+0x4cb4>  // b.none
  4073d4:	ldr	x0, [sp, #40]
  4073d8:	ldrb	w0, [x0, #312]
  4073dc:	and	w0, w0, #0x1
  4073e0:	and	w0, w0, #0xff
  4073e4:	cmp	w0, #0x0
  4073e8:	b.eq	407494 <ferror@plt+0x4cb4>  // b.none
  4073ec:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4073f0:	add	x0, x0, #0x3b8
  4073f4:	ldr	w0, [x0]
  4073f8:	and	w0, w0, #0x20
  4073fc:	cmp	w0, #0x0
  407400:	b.eq	40744c <ferror@plt+0x4c6c>  // b.none
  407404:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407408:	add	x0, x0, #0x388
  40740c:	ldr	x19, [x0]
  407410:	bl	402380 <getpid@plt>
  407414:	mov	w1, w0
  407418:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40741c:	add	x4, x0, #0xae8
  407420:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407424:	add	x3, x0, #0x9a0
  407428:	mov	w2, w1
  40742c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407430:	add	x1, x0, #0x9f0
  407434:	mov	x0, x19
  407438:	bl	4027a0 <fprintf@plt>
  40743c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407440:	add	x1, x0, #0xaf0
  407444:	ldr	x0, [sp, #40]
  407448:	bl	406770 <ferror@plt+0x3f90>
  40744c:	ldr	x1, [sp, #40]
  407450:	add	x0, sp, #0x30
  407454:	ldp	x2, x3, [x1]
  407458:	stp	x2, x3, [x0]
  40745c:	ldp	x2, x3, [x1, #16]
  407460:	stp	x2, x3, [x0, #16]
  407464:	ldp	x2, x3, [x1, #32]
  407468:	stp	x2, x3, [x0, #32]
  40746c:	ldr	x2, [x1, #48]
  407470:	str	x2, [x0, #48]
  407474:	ldr	w1, [x1, #56]
  407478:	str	w1, [x0, #56]
  40747c:	add	x0, sp, #0x30
  407480:	mov	x2, x0
  407484:	mov	w1, #0x1                   	// #1
  407488:	mov	w0, #0x0                   	// #0
  40748c:	bl	402690 <tcsetattr@plt>
  407490:	b	407498 <ferror@plt+0x4cb8>
  407494:	nop
  407498:	ldr	x19, [sp, #16]
  40749c:	ldp	x29, x30, [sp], #112
  4074a0:	ret
  4074a4:	stp	x29, x30, [sp, #-48]!
  4074a8:	mov	x29, sp
  4074ac:	str	x19, [sp, #16]
  4074b0:	str	x0, [sp, #40]
  4074b4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4074b8:	add	x0, x0, #0x3b8
  4074bc:	ldr	w0, [x0]
  4074c0:	and	w0, w0, #0x4
  4074c4:	cmp	w0, #0x0
  4074c8:	b.eq	407514 <ferror@plt+0x4d34>  // b.none
  4074cc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4074d0:	add	x0, x0, #0x388
  4074d4:	ldr	x19, [x0]
  4074d8:	bl	402380 <getpid@plt>
  4074dc:	mov	w1, w0
  4074e0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4074e4:	add	x4, x0, #0x9e8
  4074e8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4074ec:	add	x3, x0, #0x9a0
  4074f0:	mov	w2, w1
  4074f4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4074f8:	add	x1, x0, #0x9f0
  4074fc:	mov	x0, x19
  407500:	bl	4027a0 <fprintf@plt>
  407504:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407508:	add	x1, x0, #0xaf8
  40750c:	ldr	x0, [sp, #40]
  407510:	bl	406770 <ferror@plt+0x3f90>
  407514:	bl	4026c0 <setsid@plt>
  407518:	ldr	x0, [sp, #40]
  40751c:	ldr	w0, [x0, #64]
  407520:	mov	w2, #0x1                   	// #1
  407524:	mov	x1, #0x540e                	// #21518
  407528:	bl	4027c0 <ioctl@plt>
  40752c:	ldr	x0, [sp, #40]
  407530:	ldr	w0, [x0, #60]
  407534:	bl	4024d0 <close@plt>
  407538:	ldr	x0, [sp, #40]
  40753c:	ldr	w0, [x0, #64]
  407540:	mov	w1, #0x0                   	// #0
  407544:	bl	4026e0 <dup2@plt>
  407548:	ldr	x0, [sp, #40]
  40754c:	ldr	w0, [x0, #64]
  407550:	mov	w1, #0x1                   	// #1
  407554:	bl	4026e0 <dup2@plt>
  407558:	ldr	x0, [sp, #40]
  40755c:	ldr	w0, [x0, #64]
  407560:	mov	w1, #0x2                   	// #2
  407564:	bl	4026e0 <dup2@plt>
  407568:	ldr	x0, [sp, #40]
  40756c:	ldr	w0, [x0, #64]
  407570:	bl	4024d0 <close@plt>
  407574:	ldr	x0, [sp, #40]
  407578:	ldr	w0, [x0, #68]
  40757c:	cmp	w0, #0x0
  407580:	b.lt	407590 <ferror@plt+0x4db0>  // b.tstop
  407584:	ldr	x0, [sp, #40]
  407588:	ldr	w0, [x0, #68]
  40758c:	bl	4024d0 <close@plt>
  407590:	ldr	x0, [sp, #40]
  407594:	mov	w1, #0xffffffff            	// #-1
  407598:	str	w1, [x0, #64]
  40759c:	ldr	x0, [sp, #40]
  4075a0:	mov	w1, #0xffffffff            	// #-1
  4075a4:	str	w1, [x0, #60]
  4075a8:	ldr	x0, [sp, #40]
  4075ac:	mov	w1, #0xffffffff            	// #-1
  4075b0:	str	w1, [x0, #68]
  4075b4:	ldr	x0, [sp, #40]
  4075b8:	add	x0, x0, #0x58
  4075bc:	mov	x2, #0x0                   	// #0
  4075c0:	mov	x1, x0
  4075c4:	mov	w0, #0x2                   	// #2
  4075c8:	bl	402210 <sigprocmask@plt>
  4075cc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4075d0:	add	x0, x0, #0x3b8
  4075d4:	ldr	w0, [x0]
  4075d8:	and	w0, w0, #0x4
  4075dc:	cmp	w0, #0x0
  4075e0:	b.eq	40762c <ferror@plt+0x4e4c>  // b.none
  4075e4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4075e8:	add	x0, x0, #0x388
  4075ec:	ldr	x19, [x0]
  4075f0:	bl	402380 <getpid@plt>
  4075f4:	mov	w1, w0
  4075f8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4075fc:	add	x4, x0, #0x9e8
  407600:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407604:	add	x3, x0, #0x9a0
  407608:	mov	w2, w1
  40760c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407610:	add	x1, x0, #0x9f0
  407614:	mov	x0, x19
  407618:	bl	4027a0 <fprintf@plt>
  40761c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407620:	add	x1, x0, #0xb10
  407624:	ldr	x0, [sp, #40]
  407628:	bl	406770 <ferror@plt+0x3f90>
  40762c:	nop
  407630:	ldr	x19, [sp, #16]
  407634:	ldp	x29, x30, [sp], #48
  407638:	ret
  40763c:	stp	x29, x30, [sp, #-48]!
  407640:	mov	x29, sp
  407644:	str	x19, [sp, #16]
  407648:	str	x0, [sp, #40]
  40764c:	str	x1, [sp, #32]
  407650:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407654:	add	x0, x0, #0x3b8
  407658:	ldr	w0, [x0]
  40765c:	and	w0, w0, #0x10
  407660:	cmp	w0, #0x0
  407664:	b.eq	4076ac <ferror@plt+0x4ecc>  // b.none
  407668:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40766c:	add	x0, x0, #0x388
  407670:	ldr	x19, [x0]
  407674:	bl	402380 <getpid@plt>
  407678:	mov	w1, w0
  40767c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407680:	add	x4, x0, #0xa30
  407684:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407688:	add	x3, x0, #0x9a0
  40768c:	mov	w2, w1
  407690:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407694:	add	x1, x0, #0x9f0
  407698:	mov	x0, x19
  40769c:	bl	4027a0 <fprintf@plt>
  4076a0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4076a4:	add	x0, x0, #0xb30
  4076a8:	bl	406520 <ferror@plt+0x3d40>
  4076ac:	ldr	x0, [sp, #32]
  4076b0:	mov	x2, x0
  4076b4:	ldr	x1, [sp, #40]
  4076b8:	mov	w0, #0x1                   	// #1
  4076bc:	bl	406454 <ferror@plt+0x3c74>
  4076c0:	cmp	w0, #0x0
  4076c4:	b.eq	407734 <ferror@plt+0x4f54>  // b.none
  4076c8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4076cc:	add	x0, x0, #0x3b8
  4076d0:	ldr	w0, [x0]
  4076d4:	and	w0, w0, #0x10
  4076d8:	cmp	w0, #0x0
  4076dc:	b.eq	407724 <ferror@plt+0x4f44>  // b.none
  4076e0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4076e4:	add	x0, x0, #0x388
  4076e8:	ldr	x19, [x0]
  4076ec:	bl	402380 <getpid@plt>
  4076f0:	mov	w1, w0
  4076f4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4076f8:	add	x4, x0, #0xa30
  4076fc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407700:	add	x3, x0, #0x9a0
  407704:	mov	w2, w1
  407708:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40770c:	add	x1, x0, #0x9f0
  407710:	mov	x0, x19
  407714:	bl	4027a0 <fprintf@plt>
  407718:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40771c:	add	x0, x0, #0xb40
  407720:	bl	406520 <ferror@plt+0x3d40>
  407724:	bl	402750 <__errno_location@plt>
  407728:	ldr	w0, [x0]
  40772c:	neg	w0, w0
  407730:	b	407738 <ferror@plt+0x4f58>
  407734:	mov	w0, #0x0                   	// #0
  407738:	ldr	x19, [sp, #16]
  40773c:	ldp	x29, x30, [sp], #48
  407740:	ret
  407744:	stp	x29, x30, [sp, #-48]!
  407748:	mov	x29, sp
  40774c:	str	x0, [sp, #40]
  407750:	str	x1, [sp, #32]
  407754:	str	x2, [sp, #24]
  407758:	ldr	x0, [sp, #40]
  40775c:	ldr	w0, [x0, #60]
  407760:	ldr	x2, [sp, #24]
  407764:	ldr	x1, [sp, #32]
  407768:	bl	406454 <ferror@plt+0x3c74>
  40776c:	ldp	x29, x30, [sp], #48
  407770:	ret
  407774:	stp	x29, x30, [sp, #-80]!
  407778:	mov	x29, sp
  40777c:	str	x19, [sp, #16]
  407780:	str	x0, [sp, #40]
  407784:	str	wzr, [sp, #76]
  407788:	str	xzr, [sp, #64]
  40778c:	ldr	x0, [sp, #40]
  407790:	ldr	w0, [x0, #64]
  407794:	str	w0, [sp, #64]
  407798:	mov	w0, #0x1                   	// #1
  40779c:	strh	w0, [sp, #68]
  4077a0:	mov	w0, #0x4                   	// #4
  4077a4:	strb	w0, [sp, #63]
  4077a8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4077ac:	add	x0, x0, #0x3b8
  4077b0:	ldr	w0, [x0]
  4077b4:	and	w0, w0, #0x10
  4077b8:	cmp	w0, #0x0
  4077bc:	b.eq	407884 <ferror@plt+0x50a4>  // b.none
  4077c0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4077c4:	add	x0, x0, #0x388
  4077c8:	ldr	x19, [x0]
  4077cc:	bl	402380 <getpid@plt>
  4077d0:	mov	w1, w0
  4077d4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4077d8:	add	x4, x0, #0xa30
  4077dc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4077e0:	add	x3, x0, #0x9a0
  4077e4:	mov	w2, w1
  4077e8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4077ec:	add	x1, x0, #0x9f0
  4077f0:	mov	x0, x19
  4077f4:	bl	4027a0 <fprintf@plt>
  4077f8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4077fc:	add	x1, x0, #0xb60
  407800:	ldr	x0, [sp, #40]
  407804:	bl	406770 <ferror@plt+0x3f90>
  407808:	b	407884 <ferror@plt+0x50a4>
  40780c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407810:	add	x0, x0, #0x3b8
  407814:	ldr	w0, [x0]
  407818:	and	w0, w0, #0x10
  40781c:	cmp	w0, #0x0
  407820:	b.eq	40786c <ferror@plt+0x508c>  // b.none
  407824:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407828:	add	x0, x0, #0x388
  40782c:	ldr	x19, [x0]
  407830:	bl	402380 <getpid@plt>
  407834:	mov	w1, w0
  407838:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40783c:	add	x4, x0, #0xa30
  407840:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407844:	add	x3, x0, #0x9a0
  407848:	mov	w2, w1
  40784c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407850:	add	x1, x0, #0x9f0
  407854:	mov	x0, x19
  407858:	bl	4027a0 <fprintf@plt>
  40785c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407860:	add	x1, x0, #0xb80
  407864:	ldr	x0, [sp, #40]
  407868:	bl	406770 <ferror@plt+0x3f90>
  40786c:	mov	w0, #0xd090                	// #53392
  407870:	movk	w0, #0x3, lsl #16
  407874:	bl	4063cc <ferror@plt+0x3bec>
  407878:	ldr	w0, [sp, #76]
  40787c:	add	w0, w0, #0x1
  407880:	str	w0, [sp, #76]
  407884:	add	x0, sp, #0x40
  407888:	mov	w2, #0xa                   	// #10
  40788c:	mov	x1, #0x1                   	// #1
  407890:	bl	4023d0 <poll@plt>
  407894:	cmp	w0, #0x1
  407898:	b.ne	4078a8 <ferror@plt+0x50c8>  // b.any
  40789c:	ldr	w0, [sp, #76]
  4078a0:	cmp	w0, #0x7
  4078a4:	b.ls	40780c <ferror@plt+0x502c>  // b.plast
  4078a8:	ldr	w0, [sp, #76]
  4078ac:	cmp	w0, #0x7
  4078b0:	b.hi	407914 <ferror@plt+0x5134>  // b.pmore
  4078b4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4078b8:	add	x0, x0, #0x3b8
  4078bc:	ldr	w0, [x0]
  4078c0:	and	w0, w0, #0x10
  4078c4:	cmp	w0, #0x0
  4078c8:	b.eq	407914 <ferror@plt+0x5134>  // b.none
  4078cc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4078d0:	add	x0, x0, #0x388
  4078d4:	ldr	x19, [x0]
  4078d8:	bl	402380 <getpid@plt>
  4078dc:	mov	w1, w0
  4078e0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4078e4:	add	x4, x0, #0xa30
  4078e8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4078ec:	add	x3, x0, #0x9a0
  4078f0:	mov	w2, w1
  4078f4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4078f8:	add	x1, x0, #0x9f0
  4078fc:	mov	x0, x19
  407900:	bl	4027a0 <fprintf@plt>
  407904:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407908:	add	x1, x0, #0xb98
  40790c:	ldr	x0, [sp, #40]
  407910:	bl	406770 <ferror@plt+0x3f90>
  407914:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407918:	add	x0, x0, #0x3b8
  40791c:	ldr	w0, [x0]
  407920:	and	w0, w0, #0x10
  407924:	cmp	w0, #0x0
  407928:	b.eq	407974 <ferror@plt+0x5194>  // b.none
  40792c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407930:	add	x0, x0, #0x388
  407934:	ldr	x19, [x0]
  407938:	bl	402380 <getpid@plt>
  40793c:	mov	w1, w0
  407940:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407944:	add	x4, x0, #0xa30
  407948:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40794c:	add	x3, x0, #0x9a0
  407950:	mov	w2, w1
  407954:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407958:	add	x1, x0, #0x9f0
  40795c:	mov	x0, x19
  407960:	bl	4027a0 <fprintf@plt>
  407964:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407968:	add	x1, x0, #0xbb0
  40796c:	ldr	x0, [sp, #40]
  407970:	bl	406770 <ferror@plt+0x3f90>
  407974:	add	x0, sp, #0x3f
  407978:	mov	x2, #0x1                   	// #1
  40797c:	mov	x1, x0
  407980:	ldr	x0, [sp, #40]
  407984:	bl	407744 <ferror@plt+0x4f64>
  407988:	nop
  40798c:	ldr	x19, [sp, #16]
  407990:	ldp	x29, x30, [sp], #80
  407994:	ret
  407998:	stp	x29, x30, [sp, #-64]!
  40799c:	mov	x29, sp
  4079a0:	str	x19, [sp, #16]
  4079a4:	str	x0, [sp, #40]
  4079a8:	ldr	x0, [sp, #40]
  4079ac:	ldr	x0, [x0, #248]
  4079b0:	cmp	x0, #0x0
  4079b4:	b.ne	4079c0 <ferror@plt+0x51e0>  // b.any
  4079b8:	mov	w0, #0x0                   	// #0
  4079bc:	b	407aa0 <ferror@plt+0x52c0>
  4079c0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4079c4:	add	x0, x0, #0x3b8
  4079c8:	ldr	w0, [x0]
  4079cc:	and	w0, w0, #0x10
  4079d0:	cmp	w0, #0x0
  4079d4:	b.eq	407a20 <ferror@plt+0x5240>  // b.none
  4079d8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4079dc:	add	x0, x0, #0x388
  4079e0:	ldr	x19, [x0]
  4079e4:	bl	402380 <getpid@plt>
  4079e8:	mov	w1, w0
  4079ec:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4079f0:	add	x4, x0, #0xa30
  4079f4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4079f8:	add	x3, x0, #0x9a0
  4079fc:	mov	w2, w1
  407a00:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407a04:	add	x1, x0, #0x9f0
  407a08:	mov	x0, x19
  407a0c:	bl	4027a0 <fprintf@plt>
  407a10:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407a14:	add	x1, x0, #0xbc8
  407a18:	ldr	x0, [sp, #40]
  407a1c:	bl	406770 <ferror@plt+0x3f90>
  407a20:	ldr	x0, [sp, #40]
  407a24:	ldr	x1, [x0, #248]
  407a28:	ldr	x0, [sp, #40]
  407a2c:	ldr	x0, [x0, #280]
  407a30:	blr	x1
  407a34:	str	w0, [sp, #60]
  407a38:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407a3c:	add	x0, x0, #0x3b8
  407a40:	ldr	w0, [x0]
  407a44:	and	w0, w0, #0x10
  407a48:	cmp	w0, #0x0
  407a4c:	b.eq	407a9c <ferror@plt+0x52bc>  // b.none
  407a50:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407a54:	add	x0, x0, #0x388
  407a58:	ldr	x19, [x0]
  407a5c:	bl	402380 <getpid@plt>
  407a60:	mov	w1, w0
  407a64:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407a68:	add	x4, x0, #0xa30
  407a6c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407a70:	add	x3, x0, #0x9a0
  407a74:	mov	w2, w1
  407a78:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407a7c:	add	x1, x0, #0x9f0
  407a80:	mov	x0, x19
  407a84:	bl	4027a0 <fprintf@plt>
  407a88:	ldr	w2, [sp, #60]
  407a8c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407a90:	add	x1, x0, #0xbe8
  407a94:	ldr	x0, [sp, #40]
  407a98:	bl	406770 <ferror@plt+0x3f90>
  407a9c:	ldr	w0, [sp, #60]
  407aa0:	ldr	x19, [sp, #16]
  407aa4:	ldp	x29, x30, [sp], #64
  407aa8:	ret
  407aac:	mov	x12, #0x2050                	// #8272
  407ab0:	sub	sp, sp, x12
  407ab4:	stp	x29, x30, [sp]
  407ab8:	mov	x29, sp
  407abc:	str	x19, [sp, #16]
  407ac0:	str	x0, [sp, #56]
  407ac4:	str	w1, [sp, #52]
  407ac8:	str	x2, [sp, #40]
  407acc:	str	wzr, [sp, #8268]
  407ad0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407ad4:	add	x0, x0, #0x3b8
  407ad8:	ldr	w0, [x0]
  407adc:	and	w0, w0, #0x10
  407ae0:	cmp	w0, #0x0
  407ae4:	b.eq	407b34 <ferror@plt+0x5354>  // b.none
  407ae8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407aec:	add	x0, x0, #0x388
  407af0:	ldr	x19, [x0]
  407af4:	bl	402380 <getpid@plt>
  407af8:	mov	w1, w0
  407afc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407b00:	add	x4, x0, #0xa30
  407b04:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407b08:	add	x3, x0, #0x9a0
  407b0c:	mov	w2, w1
  407b10:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407b14:	add	x1, x0, #0x9f0
  407b18:	mov	x0, x19
  407b1c:	bl	4027a0 <fprintf@plt>
  407b20:	ldr	w2, [sp, #52]
  407b24:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407b28:	add	x1, x0, #0xc00
  407b2c:	ldr	x0, [sp, #56]
  407b30:	bl	406770 <ferror@plt+0x3f90>
  407b34:	ldr	x0, [sp, #40]
  407b38:	str	wzr, [x0]
  407b3c:	add	x0, sp, #0x40
  407b40:	mov	x2, #0x2000                	// #8192
  407b44:	mov	x1, x0
  407b48:	ldr	w0, [sp, #52]
  407b4c:	bl	402680 <read@plt>
  407b50:	str	x0, [sp, #8256]
  407b54:	ldr	x0, [sp, #8256]
  407b58:	cmp	x0, #0x0
  407b5c:	b.ge	407b98 <ferror@plt+0x53b8>  // b.tcont
  407b60:	bl	402750 <__errno_location@plt>
  407b64:	ldr	w0, [x0]
  407b68:	cmp	w0, #0xb
  407b6c:	b.eq	407b80 <ferror@plt+0x53a0>  // b.none
  407b70:	bl	402750 <__errno_location@plt>
  407b74:	ldr	w0, [x0]
  407b78:	cmp	w0, #0x4
  407b7c:	b.ne	407b88 <ferror@plt+0x53a8>  // b.any
  407b80:	mov	w0, #0x0                   	// #0
  407b84:	b	407d2c <ferror@plt+0x554c>
  407b88:	bl	402750 <__errno_location@plt>
  407b8c:	ldr	w0, [x0]
  407b90:	neg	w0, w0
  407b94:	b	407d2c <ferror@plt+0x554c>
  407b98:	ldr	x0, [sp, #8256]
  407b9c:	cmp	x0, #0x0
  407ba0:	b.ne	407bb8 <ferror@plt+0x53d8>  // b.any
  407ba4:	ldr	x0, [sp, #40]
  407ba8:	mov	w1, #0x1                   	// #1
  407bac:	str	w1, [x0]
  407bb0:	mov	w0, #0x0                   	// #0
  407bb4:	b	407d2c <ferror@plt+0x554c>
  407bb8:	ldr	w0, [sp, #52]
  407bbc:	cmp	w0, #0x0
  407bc0:	b.ne	407c68 <ferror@plt+0x5488>  // b.any
  407bc4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407bc8:	add	x0, x0, #0x3b8
  407bcc:	ldr	w0, [x0]
  407bd0:	and	w0, w0, #0x10
  407bd4:	cmp	w0, #0x0
  407bd8:	b.eq	407c28 <ferror@plt+0x5448>  // b.none
  407bdc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407be0:	add	x0, x0, #0x388
  407be4:	ldr	x19, [x0]
  407be8:	bl	402380 <getpid@plt>
  407bec:	mov	w1, w0
  407bf0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407bf4:	add	x4, x0, #0xa30
  407bf8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407bfc:	add	x3, x0, #0x9a0
  407c00:	mov	w2, w1
  407c04:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407c08:	add	x1, x0, #0x9f0
  407c0c:	mov	x0, x19
  407c10:	bl	4027a0 <fprintf@plt>
  407c14:	ldr	x2, [sp, #8256]
  407c18:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407c1c:	add	x1, x0, #0xc18
  407c20:	ldr	x0, [sp, #56]
  407c24:	bl	406770 <ferror@plt+0x3f90>
  407c28:	ldr	x1, [sp, #8256]
  407c2c:	add	x0, sp, #0x40
  407c30:	mov	x2, x1
  407c34:	mov	x1, x0
  407c38:	ldr	x0, [sp, #56]
  407c3c:	bl	407744 <ferror@plt+0x4f64>
  407c40:	cmp	w0, #0x0
  407c44:	b.eq	407c58 <ferror@plt+0x5478>  // b.none
  407c48:	bl	402750 <__errno_location@plt>
  407c4c:	ldr	w0, [x0]
  407c50:	neg	w0, w0
  407c54:	b	407d2c <ferror@plt+0x554c>
  407c58:	ldr	x0, [sp, #56]
  407c5c:	ldr	w0, [x0, #60]
  407c60:	bl	402200 <fdatasync@plt>
  407c64:	b	407cec <ferror@plt+0x550c>
  407c68:	ldr	x0, [sp, #56]
  407c6c:	ldr	w0, [x0, #60]
  407c70:	ldr	w1, [sp, #52]
  407c74:	cmp	w1, w0
  407c78:	b.ne	407cec <ferror@plt+0x550c>  // b.any
  407c7c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407c80:	add	x0, x0, #0x3b8
  407c84:	ldr	w0, [x0]
  407c88:	and	w0, w0, #0x10
  407c8c:	cmp	w0, #0x0
  407c90:	b.eq	407ce0 <ferror@plt+0x5500>  // b.none
  407c94:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407c98:	add	x0, x0, #0x388
  407c9c:	ldr	x19, [x0]
  407ca0:	bl	402380 <getpid@plt>
  407ca4:	mov	w1, w0
  407ca8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407cac:	add	x4, x0, #0xa30
  407cb0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407cb4:	add	x3, x0, #0x9a0
  407cb8:	mov	w2, w1
  407cbc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407cc0:	add	x1, x0, #0x9f0
  407cc4:	mov	x0, x19
  407cc8:	bl	4027a0 <fprintf@plt>
  407ccc:	ldr	x2, [sp, #8256]
  407cd0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407cd4:	add	x1, x0, #0xc38
  407cd8:	ldr	x0, [sp, #56]
  407cdc:	bl	406770 <ferror@plt+0x3f90>
  407ce0:	add	x0, sp, #0x40
  407ce4:	ldr	x1, [sp, #8256]
  407ce8:	bl	40763c <ferror@plt+0x4e5c>
  407cec:	ldr	x0, [sp, #56]
  407cf0:	ldr	x0, [x0, #256]
  407cf4:	cmp	x0, #0x0
  407cf8:	b.eq	407d28 <ferror@plt+0x5548>  // b.none
  407cfc:	ldr	x0, [sp, #56]
  407d00:	ldr	x4, [x0, #256]
  407d04:	ldr	x0, [sp, #56]
  407d08:	ldr	x0, [x0, #280]
  407d0c:	ldr	x2, [sp, #8256]
  407d10:	add	x1, sp, #0x40
  407d14:	mov	x3, x2
  407d18:	mov	x2, x1
  407d1c:	ldr	w1, [sp, #52]
  407d20:	blr	x4
  407d24:	str	w0, [sp, #8268]
  407d28:	ldr	w0, [sp, #8268]
  407d2c:	ldr	x19, [sp, #16]
  407d30:	ldp	x29, x30, [sp]
  407d34:	mov	x12, #0x2050                	// #8272
  407d38:	add	sp, sp, x12
  407d3c:	ret
  407d40:	stp	x29, x30, [sp, #-64]!
  407d44:	mov	x29, sp
  407d48:	str	x19, [sp, #16]
  407d4c:	str	x0, [sp, #40]
  407d50:	str	wzr, [sp, #60]
  407d54:	ldr	x0, [sp, #40]
  407d58:	ldr	w0, [x0, #288]
  407d5c:	cmn	w0, #0x1
  407d60:	b.eq	407f94 <ferror@plt+0x57b4>  // b.none
  407d64:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407d68:	add	x0, x0, #0x3b8
  407d6c:	ldr	w0, [x0]
  407d70:	and	w0, w0, #0x8
  407d74:	cmp	w0, #0x0
  407d78:	b.eq	407dcc <ferror@plt+0x55ec>  // b.none
  407d7c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407d80:	add	x0, x0, #0x388
  407d84:	ldr	x19, [x0]
  407d88:	bl	402380 <getpid@plt>
  407d8c:	mov	w1, w0
  407d90:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407d94:	add	x4, x0, #0xc58
  407d98:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407d9c:	add	x3, x0, #0x9a0
  407da0:	mov	w2, w1
  407da4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407da8:	add	x1, x0, #0x9f0
  407dac:	mov	x0, x19
  407db0:	bl	4027a0 <fprintf@plt>
  407db4:	ldr	x0, [sp, #40]
  407db8:	ldr	w0, [x0, #288]
  407dbc:	mov	w1, w0
  407dc0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407dc4:	add	x0, x0, #0xc60
  407dc8:	bl	406520 <ferror@plt+0x3d40>
  407dcc:	ldr	x0, [sp, #40]
  407dd0:	bl	406d24 <ferror@plt+0x4544>
  407dd4:	cmp	w0, #0x0
  407dd8:	b.eq	407f70 <ferror@plt+0x5790>  // b.none
  407ddc:	mov	w0, #0x1                   	// #1
  407de0:	str	w0, [sp, #60]
  407de4:	ldr	x0, [sp, #40]
  407de8:	ldr	w0, [x0, #288]
  407dec:	add	x1, sp, #0x34
  407df0:	ldr	w2, [sp, #60]
  407df4:	bl	402780 <waitpid@plt>
  407df8:	str	w0, [sp, #56]
  407dfc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407e00:	add	x0, x0, #0x3b8
  407e04:	ldr	w0, [x0]
  407e08:	and	w0, w0, #0x8
  407e0c:	cmp	w0, #0x0
  407e10:	b.eq	407e5c <ferror@plt+0x567c>  // b.none
  407e14:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407e18:	add	x0, x0, #0x388
  407e1c:	ldr	x19, [x0]
  407e20:	bl	402380 <getpid@plt>
  407e24:	mov	w1, w0
  407e28:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407e2c:	add	x4, x0, #0xc58
  407e30:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407e34:	add	x3, x0, #0x9a0
  407e38:	mov	w2, w1
  407e3c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407e40:	add	x1, x0, #0x9f0
  407e44:	mov	x0, x19
  407e48:	bl	4027a0 <fprintf@plt>
  407e4c:	ldr	w1, [sp, #56]
  407e50:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407e54:	add	x0, x0, #0xc80
  407e58:	bl	406520 <ferror@plt+0x3d40>
  407e5c:	ldr	w0, [sp, #56]
  407e60:	cmn	w0, #0x1
  407e64:	b.eq	407f9c <ferror@plt+0x57bc>  // b.none
  407e68:	ldr	x0, [sp, #40]
  407e6c:	ldr	x0, [x0, #232]
  407e70:	cmp	x0, #0x0
  407e74:	b.eq	407ea4 <ferror@plt+0x56c4>  // b.none
  407e78:	ldr	x0, [sp, #40]
  407e7c:	ldr	x3, [x0, #232]
  407e80:	ldr	x0, [sp, #40]
  407e84:	ldr	x4, [x0, #280]
  407e88:	ldr	x0, [sp, #40]
  407e8c:	ldr	w0, [x0, #288]
  407e90:	ldr	w1, [sp, #52]
  407e94:	mov	w2, w1
  407e98:	mov	w1, w0
  407e9c:	mov	x0, x4
  407ea0:	blr	x3
  407ea4:	mov	w1, #0xffffffff            	// #-1
  407ea8:	ldr	x0, [sp, #40]
  407eac:	bl	406c40 <ferror@plt+0x4460>
  407eb0:	b	407de4 <ferror@plt+0x5604>
  407eb4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407eb8:	add	x0, x0, #0x3b8
  407ebc:	ldr	w0, [x0]
  407ec0:	and	w0, w0, #0x8
  407ec4:	cmp	w0, #0x0
  407ec8:	b.eq	407f14 <ferror@plt+0x5734>  // b.none
  407ecc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407ed0:	add	x0, x0, #0x388
  407ed4:	ldr	x19, [x0]
  407ed8:	bl	402380 <getpid@plt>
  407edc:	mov	w1, w0
  407ee0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407ee4:	add	x4, x0, #0xc58
  407ee8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407eec:	add	x3, x0, #0x9a0
  407ef0:	mov	w2, w1
  407ef4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407ef8:	add	x1, x0, #0x9f0
  407efc:	mov	x0, x19
  407f00:	bl	4027a0 <fprintf@plt>
  407f04:	ldr	w1, [sp, #56]
  407f08:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407f0c:	add	x0, x0, #0xc98
  407f10:	bl	406520 <ferror@plt+0x3d40>
  407f14:	ldr	x0, [sp, #40]
  407f18:	ldr	w0, [x0, #288]
  407f1c:	ldr	w1, [sp, #56]
  407f20:	cmp	w1, w0
  407f24:	b.ne	407f70 <ferror@plt+0x5790>  // b.any
  407f28:	ldr	x0, [sp, #40]
  407f2c:	ldr	x0, [x0, #232]
  407f30:	cmp	x0, #0x0
  407f34:	b.eq	407f64 <ferror@plt+0x5784>  // b.none
  407f38:	ldr	x0, [sp, #40]
  407f3c:	ldr	x3, [x0, #232]
  407f40:	ldr	x0, [sp, #40]
  407f44:	ldr	x4, [x0, #280]
  407f48:	ldr	x0, [sp, #40]
  407f4c:	ldr	w0, [x0, #288]
  407f50:	ldr	w1, [sp, #52]
  407f54:	mov	w2, w1
  407f58:	mov	w1, w0
  407f5c:	mov	x0, x4
  407f60:	blr	x3
  407f64:	mov	w1, #0xffffffff            	// #-1
  407f68:	ldr	x0, [sp, #40]
  407f6c:	bl	406c40 <ferror@plt+0x4460>
  407f70:	add	x0, sp, #0x34
  407f74:	mov	x2, #0x0                   	// #0
  407f78:	ldr	w1, [sp, #60]
  407f7c:	bl	402370 <wait3@plt>
  407f80:	str	w0, [sp, #56]
  407f84:	ldr	w0, [sp, #56]
  407f88:	cmp	w0, #0x0
  407f8c:	b.gt	407eb4 <ferror@plt+0x56d4>
  407f90:	b	407fa0 <ferror@plt+0x57c0>
  407f94:	nop
  407f98:	b	407fa0 <ferror@plt+0x57c0>
  407f9c:	nop
  407fa0:	ldr	x19, [sp, #16]
  407fa4:	ldp	x29, x30, [sp], #64
  407fa8:	ret
  407fac:	stp	x29, x30, [sp, #-192]!
  407fb0:	mov	x29, sp
  407fb4:	str	x19, [sp, #16]
  407fb8:	str	x0, [sp, #40]
  407fbc:	str	w1, [sp, #36]
  407fc0:	str	wzr, [sp, #188]
  407fc4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407fc8:	add	x0, x0, #0x3b8
  407fcc:	ldr	w0, [x0]
  407fd0:	and	w0, w0, #0x8
  407fd4:	cmp	w0, #0x0
  407fd8:	b.eq	408028 <ferror@plt+0x5848>  // b.none
  407fdc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  407fe0:	add	x0, x0, #0x388
  407fe4:	ldr	x19, [x0]
  407fe8:	bl	402380 <getpid@plt>
  407fec:	mov	w1, w0
  407ff0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407ff4:	add	x4, x0, #0xc58
  407ff8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  407ffc:	add	x3, x0, #0x9a0
  408000:	mov	w2, w1
  408004:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408008:	add	x1, x0, #0x9f0
  40800c:	mov	x0, x19
  408010:	bl	4027a0 <fprintf@plt>
  408014:	ldr	w2, [sp, #36]
  408018:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40801c:	add	x1, x0, #0xcb0
  408020:	ldr	x0, [sp, #40]
  408024:	bl	406770 <ferror@plt+0x3f90>
  408028:	add	x0, sp, #0x30
  40802c:	mov	x2, #0x80                  	// #128
  408030:	mov	x1, x0
  408034:	ldr	w0, [sp, #36]
  408038:	bl	402680 <read@plt>
  40803c:	str	x0, [sp, #176]
  408040:	ldr	x0, [sp, #176]
  408044:	cmp	x0, #0x80
  408048:	b.eq	408090 <ferror@plt+0x58b0>  // b.none
  40804c:	ldr	x0, [sp, #176]
  408050:	cmp	x0, #0x0
  408054:	b.ge	408080 <ferror@plt+0x58a0>  // b.tcont
  408058:	bl	402750 <__errno_location@plt>
  40805c:	ldr	w0, [x0]
  408060:	cmp	w0, #0xb
  408064:	b.eq	408078 <ferror@plt+0x5898>  // b.none
  408068:	bl	402750 <__errno_location@plt>
  40806c:	ldr	w0, [x0]
  408070:	cmp	w0, #0x4
  408074:	b.ne	408080 <ferror@plt+0x58a0>  // b.any
  408078:	mov	w0, #0x0                   	// #0
  40807c:	b	4084f8 <ferror@plt+0x5d18>
  408080:	bl	402750 <__errno_location@plt>
  408084:	ldr	w0, [x0]
  408088:	neg	w0, w0
  40808c:	b	4084f8 <ferror@plt+0x5d18>
  408090:	ldr	w0, [sp, #48]
  408094:	cmp	w0, #0x1c
  408098:	b.eq	408288 <ferror@plt+0x5aa8>  // b.none
  40809c:	cmp	w0, #0x1c
  4080a0:	b.hi	4084dc <ferror@plt+0x5cfc>  // b.pmore
  4080a4:	cmp	w0, #0x11
  4080a8:	b.eq	4080e4 <ferror@plt+0x5904>  // b.none
  4080ac:	cmp	w0, #0x11
  4080b0:	b.hi	4084dc <ferror@plt+0x5cfc>  // b.pmore
  4080b4:	cmp	w0, #0xf
  4080b8:	b.eq	40837c <ferror@plt+0x5b9c>  // b.none
  4080bc:	cmp	w0, #0xf
  4080c0:	b.hi	4084dc <ferror@plt+0x5cfc>  // b.pmore
  4080c4:	cmp	w0, #0x3
  4080c8:	b.hi	4080d8 <ferror@plt+0x58f8>  // b.pmore
  4080cc:	cmp	w0, #0x2
  4080d0:	b.cs	40837c <ferror@plt+0x5b9c>  // b.hs, b.nlast
  4080d4:	b	4084dc <ferror@plt+0x5cfc>
  4080d8:	cmp	w0, #0xa
  4080dc:	b.eq	408450 <ferror@plt+0x5c70>  // b.none
  4080e0:	b	4084dc <ferror@plt+0x5cfc>
  4080e4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4080e8:	add	x0, x0, #0x3b8
  4080ec:	ldr	w0, [x0]
  4080f0:	and	w0, w0, #0x8
  4080f4:	cmp	w0, #0x0
  4080f8:	b.eq	408144 <ferror@plt+0x5964>  // b.none
  4080fc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408100:	add	x0, x0, #0x388
  408104:	ldr	x19, [x0]
  408108:	bl	402380 <getpid@plt>
  40810c:	mov	w1, w0
  408110:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408114:	add	x4, x0, #0xc58
  408118:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40811c:	add	x3, x0, #0x9a0
  408120:	mov	w2, w1
  408124:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408128:	add	x1, x0, #0x9f0
  40812c:	mov	x0, x19
  408130:	bl	4027a0 <fprintf@plt>
  408134:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408138:	add	x1, x0, #0xcc8
  40813c:	ldr	x0, [sp, #40]
  408140:	bl	406770 <ferror@plt+0x3f90>
  408144:	ldr	w0, [sp, #56]
  408148:	cmp	w0, #0x1
  40814c:	b.eq	408168 <ferror@plt+0x5988>  // b.none
  408150:	ldr	w0, [sp, #56]
  408154:	cmp	w0, #0x2
  408158:	b.eq	408168 <ferror@plt+0x5988>  // b.none
  40815c:	ldr	w0, [sp, #56]
  408160:	cmp	w0, #0x3
  408164:	b.ne	4081ac <ferror@plt+0x59cc>  // b.any
  408168:	ldr	x0, [sp, #40]
  40816c:	ldr	x0, [x0, #224]
  408170:	cmp	x0, #0x0
  408174:	b.eq	4081a0 <ferror@plt+0x59c0>  // b.none
  408178:	ldr	x0, [sp, #40]
  40817c:	ldr	x2, [x0, #224]
  408180:	ldr	x0, [sp, #40]
  408184:	ldr	x3, [x0, #280]
  408188:	ldr	x0, [sp, #40]
  40818c:	ldr	w0, [x0, #288]
  408190:	mov	w1, w0
  408194:	mov	x0, x3
  408198:	blr	x2
  40819c:	b	4081ec <ferror@plt+0x5a0c>
  4081a0:	ldr	x0, [sp, #40]
  4081a4:	bl	407d40 <ferror@plt+0x5560>
  4081a8:	b	4081ec <ferror@plt+0x5a0c>
  4081ac:	ldr	w0, [sp, #88]
  4081b0:	cmp	w0, #0x13
  4081b4:	b.ne	4081ec <ferror@plt+0x5a0c>  // b.any
  4081b8:	ldr	x0, [sp, #40]
  4081bc:	ldr	w0, [x0, #288]
  4081c0:	cmp	w0, #0x0
  4081c4:	b.le	4081ec <ferror@plt+0x5a0c>
  4081c8:	ldr	x0, [sp, #40]
  4081cc:	ldr	x2, [x0, #240]
  4081d0:	ldr	x0, [sp, #40]
  4081d4:	ldr	x3, [x0, #280]
  4081d8:	ldr	x0, [sp, #40]
  4081dc:	ldr	w0, [x0, #288]
  4081e0:	mov	w1, w0
  4081e4:	mov	x0, x3
  4081e8:	blr	x2
  4081ec:	ldr	x0, [sp, #40]
  4081f0:	ldr	w0, [x0, #288]
  4081f4:	cmp	w0, #0x0
  4081f8:	b.gt	408280 <ferror@plt+0x5aa0>
  4081fc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408200:	add	x0, x0, #0x3b8
  408204:	ldr	w0, [x0]
  408208:	and	w0, w0, #0x8
  40820c:	cmp	w0, #0x0
  408210:	b.eq	40825c <ferror@plt+0x5a7c>  // b.none
  408214:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408218:	add	x0, x0, #0x388
  40821c:	ldr	x19, [x0]
  408220:	bl	402380 <getpid@plt>
  408224:	mov	w1, w0
  408228:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40822c:	add	x4, x0, #0xc58
  408230:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408234:	add	x3, x0, #0x9a0
  408238:	mov	w2, w1
  40823c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408240:	add	x1, x0, #0x9f0
  408244:	mov	x0, x19
  408248:	bl	4027a0 <fprintf@plt>
  40824c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408250:	add	x1, x0, #0xce0
  408254:	ldr	x0, [sp, #40]
  408258:	bl	406770 <ferror@plt+0x3f90>
  40825c:	ldr	x0, [sp, #40]
  408260:	mov	w1, #0xa                   	// #10
  408264:	str	w1, [x0, #72]
  408268:	ldr	x0, [sp, #40]
  40826c:	str	xzr, [x0, #304]
  408270:	ldr	x0, [sp, #40]
  408274:	ldr	x1, [x0, #304]
  408278:	ldr	x0, [sp, #40]
  40827c:	str	x1, [x0, #296]
  408280:	mov	w0, #0x0                   	// #0
  408284:	b	4084f8 <ferror@plt+0x5d18>
  408288:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40828c:	add	x0, x0, #0x3b8
  408290:	ldr	w0, [x0]
  408294:	and	w0, w0, #0x8
  408298:	cmp	w0, #0x0
  40829c:	b.eq	4082e8 <ferror@plt+0x5b08>  // b.none
  4082a0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4082a4:	add	x0, x0, #0x388
  4082a8:	ldr	x19, [x0]
  4082ac:	bl	402380 <getpid@plt>
  4082b0:	mov	w1, w0
  4082b4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4082b8:	add	x4, x0, #0xc58
  4082bc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4082c0:	add	x3, x0, #0x9a0
  4082c4:	mov	w2, w1
  4082c8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4082cc:	add	x1, x0, #0x9f0
  4082d0:	mov	x0, x19
  4082d4:	bl	4027a0 <fprintf@plt>
  4082d8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4082dc:	add	x1, x0, #0xd08
  4082e0:	ldr	x0, [sp, #40]
  4082e4:	bl	406770 <ferror@plt+0x3f90>
  4082e8:	ldr	x0, [sp, #40]
  4082ec:	ldrb	w0, [x0, #312]
  4082f0:	and	w0, w0, #0x1
  4082f4:	and	w0, w0, #0xff
  4082f8:	cmp	w0, #0x0
  4082fc:	b.eq	4084e0 <ferror@plt+0x5d00>  // b.none
  408300:	ldr	x0, [sp, #40]
  408304:	add	x0, x0, #0x4c
  408308:	mov	x2, x0
  40830c:	mov	x1, #0x5413                	// #21523
  408310:	mov	w0, #0x0                   	// #0
  408314:	bl	4027c0 <ioctl@plt>
  408318:	ldr	x0, [sp, #40]
  40831c:	ldr	w3, [x0, #64]
  408320:	ldr	x0, [sp, #40]
  408324:	add	x0, x0, #0x4c
  408328:	mov	x2, x0
  40832c:	mov	x1, #0x5414                	// #21524
  408330:	mov	w0, w3
  408334:	bl	4027c0 <ioctl@plt>
  408338:	ldr	x0, [sp, #40]
  40833c:	ldr	x0, [x0, #264]
  408340:	cmp	x0, #0x0
  408344:	b.eq	4084e0 <ferror@plt+0x5d00>  // b.none
  408348:	ldr	x0, [sp, #40]
  40834c:	ldr	x3, [x0, #264]
  408350:	ldr	x0, [sp, #40]
  408354:	ldr	x4, [x0, #280]
  408358:	ldr	x0, [sp, #40]
  40835c:	add	x1, x0, #0x4c
  408360:	add	x0, sp, #0x30
  408364:	mov	x2, x1
  408368:	mov	x1, x0
  40836c:	mov	x0, x4
  408370:	blr	x3
  408374:	str	w0, [sp, #188]
  408378:	b	4084e0 <ferror@plt+0x5d00>
  40837c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408380:	add	x0, x0, #0x3b8
  408384:	ldr	w0, [x0]
  408388:	and	w0, w0, #0x8
  40838c:	cmp	w0, #0x0
  408390:	b.eq	4083dc <ferror@plt+0x5bfc>  // b.none
  408394:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408398:	add	x0, x0, #0x388
  40839c:	ldr	x19, [x0]
  4083a0:	bl	402380 <getpid@plt>
  4083a4:	mov	w1, w0
  4083a8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4083ac:	add	x4, x0, #0xc58
  4083b0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4083b4:	add	x3, x0, #0x9a0
  4083b8:	mov	w2, w1
  4083bc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4083c0:	add	x1, x0, #0x9f0
  4083c4:	mov	x0, x19
  4083c8:	bl	4027a0 <fprintf@plt>
  4083cc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4083d0:	add	x1, x0, #0xd20
  4083d4:	ldr	x0, [sp, #40]
  4083d8:	bl	406770 <ferror@plt+0x3f90>
  4083dc:	ldr	w0, [sp, #48]
  4083e0:	mov	w1, w0
  4083e4:	ldr	x0, [sp, #40]
  4083e8:	str	w1, [x0, #216]
  4083ec:	ldr	x0, [sp, #40]
  4083f0:	ldr	w0, [x0, #288]
  4083f4:	cmp	w0, #0x0
  4083f8:	b.le	40840c <ferror@plt+0x5c2c>
  4083fc:	ldr	x0, [sp, #40]
  408400:	ldr	w0, [x0, #288]
  408404:	mov	w1, #0xf                   	// #15
  408408:	bl	4022c0 <kill@plt>
  40840c:	ldr	x0, [sp, #40]
  408410:	ldr	x0, [x0, #264]
  408414:	cmp	x0, #0x0
  408418:	b.eq	4084e8 <ferror@plt+0x5d08>  // b.none
  40841c:	ldr	x0, [sp, #40]
  408420:	ldr	x3, [x0, #264]
  408424:	ldr	x0, [sp, #40]
  408428:	ldr	x4, [x0, #280]
  40842c:	ldr	x0, [sp, #40]
  408430:	add	x1, x0, #0x4c
  408434:	add	x0, sp, #0x30
  408438:	mov	x2, x1
  40843c:	mov	x1, x0
  408440:	mov	x0, x4
  408444:	blr	x3
  408448:	str	w0, [sp, #188]
  40844c:	b	4084e8 <ferror@plt+0x5d08>
  408450:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408454:	add	x0, x0, #0x3b8
  408458:	ldr	w0, [x0]
  40845c:	and	w0, w0, #0x8
  408460:	cmp	w0, #0x0
  408464:	b.eq	4084b0 <ferror@plt+0x5cd0>  // b.none
  408468:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40846c:	add	x0, x0, #0x388
  408470:	ldr	x19, [x0]
  408474:	bl	402380 <getpid@plt>
  408478:	mov	w1, w0
  40847c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408480:	add	x4, x0, #0xc58
  408484:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408488:	add	x3, x0, #0x9a0
  40848c:	mov	w2, w1
  408490:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408494:	add	x1, x0, #0x9f0
  408498:	mov	x0, x19
  40849c:	bl	4027a0 <fprintf@plt>
  4084a0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4084a4:	add	x1, x0, #0xd40
  4084a8:	ldr	x0, [sp, #40]
  4084ac:	bl	406770 <ferror@plt+0x3f90>
  4084b0:	ldr	x0, [sp, #40]
  4084b4:	ldr	x0, [x0, #272]
  4084b8:	cmp	x0, #0x0
  4084bc:	b.eq	4084f0 <ferror@plt+0x5d10>  // b.none
  4084c0:	ldr	x0, [sp, #40]
  4084c4:	ldr	x1, [x0, #272]
  4084c8:	ldr	x0, [sp, #40]
  4084cc:	ldr	x0, [x0, #280]
  4084d0:	blr	x1
  4084d4:	str	w0, [sp, #188]
  4084d8:	b	4084f0 <ferror@plt+0x5d10>
  4084dc:	bl	402530 <abort@plt>
  4084e0:	nop
  4084e4:	b	4084f4 <ferror@plt+0x5d14>
  4084e8:	nop
  4084ec:	b	4084f4 <ferror@plt+0x5d14>
  4084f0:	nop
  4084f4:	ldr	w0, [sp, #188]
  4084f8:	ldr	x19, [sp, #16]
  4084fc:	ldp	x29, x30, [sp], #192
  408500:	ret
  408504:	stp	x29, x30, [sp, #-160]!
  408508:	mov	x29, sp
  40850c:	str	x19, [sp, #16]
  408510:	str	x0, [sp, #40]
  408514:	str	wzr, [sp, #156]
  408518:	str	wzr, [sp, #128]
  40851c:	stp	xzr, xzr, [sp, #104]
  408520:	str	xzr, [sp, #120]
  408524:	mov	w0, #0xffffffff            	// #-1
  408528:	str	w0, [sp, #104]
  40852c:	mov	w0, #0x19                  	// #25
  408530:	strh	w0, [sp, #108]
  408534:	ldr	x0, [sp, #40]
  408538:	ldr	w0, [x0, #60]
  40853c:	str	w0, [sp, #112]
  408540:	mov	w0, #0x19                  	// #25
  408544:	strh	w0, [sp, #116]
  408548:	mov	w0, #0x19                  	// #25
  40854c:	strh	w0, [sp, #124]
  408550:	ldr	x0, [sp, #40]
  408554:	ldr	w0, [x0, #68]
  408558:	cmp	w0, #0x0
  40855c:	b.ge	408580 <ferror@plt+0x5da0>  // b.tcont
  408560:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408564:	add	x3, x0, #0xfa0
  408568:	mov	w2, #0x209                 	// #521
  40856c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408570:	add	x1, x0, #0xa10
  408574:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408578:	add	x0, x0, #0xd58
  40857c:	bl	402740 <__assert_fail@plt>
  408580:	ldr	x0, [sp, #40]
  408584:	ldr	w0, [x0, #68]
  408588:	str	w0, [sp, #104]
  40858c:	ldr	x0, [sp, #40]
  408590:	mov	w1, #0xffffffff            	// #-1
  408594:	str	w1, [x0, #72]
  408598:	b	408d44 <ferror@plt+0x6564>
  40859c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4085a0:	add	x0, x0, #0x3b8
  4085a4:	ldr	w0, [x0]
  4085a8:	and	w0, w0, #0x10
  4085ac:	cmp	w0, #0x0
  4085b0:	b.eq	4085fc <ferror@plt+0x5e1c>  // b.none
  4085b4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4085b8:	add	x0, x0, #0x388
  4085bc:	ldr	x19, [x0]
  4085c0:	bl	402380 <getpid@plt>
  4085c4:	mov	w1, w0
  4085c8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4085cc:	add	x4, x0, #0xa30
  4085d0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4085d4:	add	x3, x0, #0x9a0
  4085d8:	mov	w2, w1
  4085dc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4085e0:	add	x1, x0, #0x9f0
  4085e4:	mov	x0, x19
  4085e8:	bl	4027a0 <fprintf@plt>
  4085ec:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4085f0:	add	x1, x0, #0xd68
  4085f4:	ldr	x0, [sp, #40]
  4085f8:	bl	406770 <ferror@plt+0x3f90>
  4085fc:	ldr	x0, [sp, #40]
  408600:	ldr	x0, [x0, #296]
  408604:	cmp	x0, #0x0
  408608:	b.ne	40861c <ferror@plt+0x5e3c>  // b.any
  40860c:	ldr	x0, [sp, #40]
  408610:	ldr	x0, [x0, #304]
  408614:	cmp	x0, #0x0
  408618:	b.eq	4086ec <ferror@plt+0x5f0c>  // b.none
  40861c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408620:	add	x0, x0, #0x3b8
  408624:	ldr	w0, [x0]
  408628:	and	w0, w0, #0x10
  40862c:	cmp	w0, #0x0
  408630:	b.eq	40867c <ferror@plt+0x5e9c>  // b.none
  408634:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408638:	add	x0, x0, #0x388
  40863c:	ldr	x19, [x0]
  408640:	bl	402380 <getpid@plt>
  408644:	mov	w1, w0
  408648:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40864c:	add	x4, x0, #0xa30
  408650:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408654:	add	x3, x0, #0x9a0
  408658:	mov	w2, w1
  40865c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408660:	add	x1, x0, #0x9f0
  408664:	mov	x0, x19
  408668:	bl	4027a0 <fprintf@plt>
  40866c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408670:	add	x1, x0, #0xd78
  408674:	ldr	x0, [sp, #40]
  408678:	bl	406770 <ferror@plt+0x3f90>
  40867c:	add	x0, sp, #0x58
  408680:	bl	408f18 <ferror@plt+0x6738>
  408684:	ldr	x1, [sp, #88]
  408688:	ldr	x0, [sp, #40]
  40868c:	ldr	x0, [x0, #296]
  408690:	cmp	x1, x0
  408694:	b.ne	4086b4 <ferror@plt+0x5ed4>  // b.any
  408698:	ldr	x1, [sp, #96]
  40869c:	ldr	x0, [sp, #40]
  4086a0:	ldr	x0, [x0, #304]
  4086a4:	cmp	x1, x0
  4086a8:	cset	w0, gt
  4086ac:	and	w0, w0, #0xff
  4086b0:	b	4086cc <ferror@plt+0x5eec>
  4086b4:	ldr	x1, [sp, #88]
  4086b8:	ldr	x0, [sp, #40]
  4086bc:	ldr	x0, [x0, #296]
  4086c0:	cmp	x1, x0
  4086c4:	cset	w0, gt
  4086c8:	and	w0, w0, #0xff
  4086cc:	cmp	w0, #0x0
  4086d0:	b.eq	4086ec <ferror@plt+0x5f0c>  // b.none
  4086d4:	ldr	x0, [sp, #40]
  4086d8:	bl	407998 <ferror@plt+0x51b8>
  4086dc:	str	w0, [sp, #156]
  4086e0:	ldr	w0, [sp, #156]
  4086e4:	cmp	w0, #0x0
  4086e8:	b.ne	408d58 <ferror@plt+0x6578>  // b.any
  4086ec:	ldr	x0, [sp, #40]
  4086f0:	ldr	x0, [x0, #296]
  4086f4:	cmp	x0, #0x0
  4086f8:	b.ne	40870c <ferror@plt+0x5f2c>  // b.any
  4086fc:	ldr	x0, [sp, #40]
  408700:	ldr	x0, [x0, #304]
  408704:	cmp	x0, #0x0
  408708:	b.eq	4087a8 <ferror@plt+0x5fc8>  // b.none
  40870c:	add	x0, sp, #0x48
  408710:	bl	408f18 <ferror@plt+0x6738>
  408714:	ldr	x0, [sp, #40]
  408718:	ldr	x1, [x0, #296]
  40871c:	ldr	x0, [sp, #72]
  408720:	sub	x0, x1, x0
  408724:	str	x0, [sp, #56]
  408728:	ldr	x0, [sp, #40]
  40872c:	ldr	x1, [x0, #304]
  408730:	ldr	x0, [sp, #80]
  408734:	sub	x0, x1, x0
  408738:	str	x0, [sp, #64]
  40873c:	ldr	x0, [sp, #64]
  408740:	cmp	x0, #0x0
  408744:	b.ge	408768 <ferror@plt+0x5f88>  // b.tcont
  408748:	ldr	x0, [sp, #56]
  40874c:	sub	x0, x0, #0x1
  408750:	str	x0, [sp, #56]
  408754:	ldr	x1, [sp, #64]
  408758:	mov	x0, #0x4240                	// #16960
  40875c:	movk	x0, #0xf, lsl #16
  408760:	add	x0, x1, x0
  408764:	str	x0, [sp, #64]
  408768:	ldr	x0, [sp, #56]
  40876c:	mov	w1, w0
  408770:	mov	w0, #0x3e8                 	// #1000
  408774:	mul	w1, w1, w0
  408778:	ldr	x0, [sp, #64]
  40877c:	mov	x2, #0xf7cf                	// #63439
  408780:	movk	x2, #0xe353, lsl #16
  408784:	movk	x2, #0x9ba5, lsl #32
  408788:	movk	x2, #0x20c4, lsl #48
  40878c:	smulh	x2, x0, x2
  408790:	asr	x2, x2, #7
  408794:	asr	x0, x0, #63
  408798:	sub	x0, x2, x0
  40879c:	add	w0, w1, w0
  4087a0:	str	w0, [sp, #140]
  4087a4:	b	4087b4 <ferror@plt+0x5fd4>
  4087a8:	ldr	x0, [sp, #40]
  4087ac:	ldr	w0, [x0, #72]
  4087b0:	str	w0, [sp, #140]
  4087b4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4087b8:	add	x0, x0, #0x3b8
  4087bc:	ldr	w0, [x0]
  4087c0:	and	w0, w0, #0x10
  4087c4:	cmp	w0, #0x0
  4087c8:	b.eq	408818 <ferror@plt+0x6038>  // b.none
  4087cc:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4087d0:	add	x0, x0, #0x388
  4087d4:	ldr	x19, [x0]
  4087d8:	bl	402380 <getpid@plt>
  4087dc:	mov	w1, w0
  4087e0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4087e4:	add	x4, x0, #0xa30
  4087e8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4087ec:	add	x3, x0, #0x9a0
  4087f0:	mov	w2, w1
  4087f4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4087f8:	add	x1, x0, #0x9f0
  4087fc:	mov	x0, x19
  408800:	bl	4027a0 <fprintf@plt>
  408804:	ldr	w2, [sp, #140]
  408808:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40880c:	add	x1, x0, #0xd90
  408810:	ldr	x0, [sp, #40]
  408814:	bl	406770 <ferror@plt+0x3f90>
  408818:	add	x0, sp, #0x68
  40881c:	ldr	w2, [sp, #140]
  408820:	mov	x1, #0x3                   	// #3
  408824:	bl	4023d0 <poll@plt>
  408828:	str	w0, [sp, #136]
  40882c:	bl	402750 <__errno_location@plt>
  408830:	ldr	w0, [x0]
  408834:	str	w0, [sp, #132]
  408838:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40883c:	add	x0, x0, #0x3b8
  408840:	ldr	w0, [x0]
  408844:	and	w0, w0, #0x10
  408848:	cmp	w0, #0x0
  40884c:	b.eq	40889c <ferror@plt+0x60bc>  // b.none
  408850:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408854:	add	x0, x0, #0x388
  408858:	ldr	x19, [x0]
  40885c:	bl	402380 <getpid@plt>
  408860:	mov	w1, w0
  408864:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408868:	add	x4, x0, #0xa30
  40886c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408870:	add	x3, x0, #0x9a0
  408874:	mov	w2, w1
  408878:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40887c:	add	x1, x0, #0x9f0
  408880:	mov	x0, x19
  408884:	bl	4027a0 <fprintf@plt>
  408888:	ldr	w2, [sp, #136]
  40888c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408890:	add	x1, x0, #0xdb0
  408894:	ldr	x0, [sp, #40]
  408898:	bl	406770 <ferror@plt+0x3f90>
  40889c:	ldr	w0, [sp, #136]
  4088a0:	cmp	w0, #0x0
  4088a4:	b.ge	4088cc <ferror@plt+0x60ec>  // b.tcont
  4088a8:	ldr	w0, [sp, #132]
  4088ac:	cmp	w0, #0xb
  4088b0:	b.ne	4088b8 <ferror@plt+0x60d8>  // b.any
  4088b4:	b	408d44 <ferror@plt+0x6564>
  4088b8:	bl	402750 <__errno_location@plt>
  4088bc:	ldr	w0, [x0]
  4088c0:	neg	w0, w0
  4088c4:	str	w0, [sp, #156]
  4088c8:	b	408d64 <ferror@plt+0x6584>
  4088cc:	ldr	w0, [sp, #136]
  4088d0:	cmp	w0, #0x0
  4088d4:	b.ne	408984 <ferror@plt+0x61a4>  // b.any
  4088d8:	ldr	x0, [sp, #40]
  4088dc:	ldr	x0, [x0, #296]
  4088e0:	cmp	x0, #0x0
  4088e4:	b.ne	4088f8 <ferror@plt+0x6118>  // b.any
  4088e8:	ldr	x0, [sp, #40]
  4088ec:	ldr	x0, [x0, #304]
  4088f0:	cmp	x0, #0x0
  4088f4:	b.eq	408914 <ferror@plt+0x6134>  // b.none
  4088f8:	ldr	x0, [sp, #40]
  4088fc:	bl	407998 <ferror@plt+0x51b8>
  408900:	str	w0, [sp, #156]
  408904:	ldr	w0, [sp, #156]
  408908:	cmp	w0, #0x0
  40890c:	b.ne	408918 <ferror@plt+0x6138>  // b.any
  408910:	b	408d44 <ferror@plt+0x6564>
  408914:	str	wzr, [sp, #156]
  408918:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40891c:	add	x0, x0, #0x3b8
  408920:	ldr	w0, [x0]
  408924:	and	w0, w0, #0x10
  408928:	cmp	w0, #0x0
  40892c:	b.eq	408d60 <ferror@plt+0x6580>  // b.none
  408930:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408934:	add	x0, x0, #0x388
  408938:	ldr	x19, [x0]
  40893c:	bl	402380 <getpid@plt>
  408940:	mov	w1, w0
  408944:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408948:	add	x4, x0, #0xa30
  40894c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408950:	add	x3, x0, #0x9a0
  408954:	mov	w2, w1
  408958:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40895c:	add	x1, x0, #0x9f0
  408960:	mov	x0, x19
  408964:	bl	4027a0 <fprintf@plt>
  408968:	ldr	w3, [sp, #156]
  40896c:	ldr	w2, [sp, #140]
  408970:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408974:	add	x1, x0, #0xdc0
  408978:	ldr	x0, [sp, #40]
  40897c:	bl	406770 <ferror@plt+0x3f90>
  408980:	b	408d60 <ferror@plt+0x6580>
  408984:	str	xzr, [sp, #144]
  408988:	b	408d38 <ferror@plt+0x6558>
  40898c:	str	wzr, [sp, #156]
  408990:	ldr	x0, [sp, #144]
  408994:	lsl	x0, x0, #3
  408998:	add	x1, sp, #0x6e
  40899c:	ldrsh	w0, [x1, x0]
  4089a0:	cmp	w0, #0x0
  4089a4:	b.eq	408d20 <ferror@plt+0x6540>  // b.none
  4089a8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4089ac:	add	x0, x0, #0x3b8
  4089b0:	ldr	w0, [x0]
  4089b4:	and	w0, w0, #0x10
  4089b8:	cmp	w0, #0x0
  4089bc:	b.eq	408b50 <ferror@plt+0x6370>  // b.none
  4089c0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4089c4:	add	x0, x0, #0x388
  4089c8:	ldr	x19, [x0]
  4089cc:	bl	402380 <getpid@plt>
  4089d0:	mov	w1, w0
  4089d4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4089d8:	add	x4, x0, #0xa30
  4089dc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4089e0:	add	x3, x0, #0x9a0
  4089e4:	mov	w2, w1
  4089e8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4089ec:	add	x1, x0, #0x9f0
  4089f0:	mov	x0, x19
  4089f4:	bl	4027a0 <fprintf@plt>
  4089f8:	ldr	x0, [sp, #144]
  4089fc:	cmp	x0, #0x2
  408a00:	b.eq	408a40 <ferror@plt+0x6260>  // b.none
  408a04:	ldr	x0, [sp, #144]
  408a08:	cmp	x0, #0x1
  408a0c:	b.eq	408a34 <ferror@plt+0x6254>  // b.none
  408a10:	ldr	x0, [sp, #144]
  408a14:	cmp	x0, #0x0
  408a18:	b.ne	408a28 <ferror@plt+0x6248>  // b.any
  408a1c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408a20:	add	x0, x0, #0xde8
  408a24:	b	408a48 <ferror@plt+0x6268>
  408a28:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408a2c:	add	x0, x0, #0xdf0
  408a30:	b	408a48 <ferror@plt+0x6268>
  408a34:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408a38:	add	x0, x0, #0xdf8
  408a3c:	b	408a48 <ferror@plt+0x6268>
  408a40:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408a44:	add	x0, x0, #0xe00
  408a48:	ldr	x1, [sp, #144]
  408a4c:	lsl	x1, x1, #3
  408a50:	add	x2, sp, #0x68
  408a54:	ldr	w8, [x2, x1]
  408a58:	ldr	x1, [sp, #144]
  408a5c:	lsl	x1, x1, #3
  408a60:	add	x2, sp, #0x6e
  408a64:	ldrsh	w1, [x2, x1]
  408a68:	and	w1, w1, #0xffff
  408a6c:	and	w1, w1, #0x1
  408a70:	cmp	w1, #0x0
  408a74:	b.eq	408a84 <ferror@plt+0x62a4>  // b.none
  408a78:	adrp	x1, 40e000 <ferror@plt+0xb820>
  408a7c:	add	x1, x1, #0xe08
  408a80:	b	408a8c <ferror@plt+0x62ac>
  408a84:	adrp	x1, 40e000 <ferror@plt+0xb820>
  408a88:	add	x1, x1, #0xe10
  408a8c:	ldr	x2, [sp, #144]
  408a90:	lsl	x2, x2, #3
  408a94:	add	x3, sp, #0x6e
  408a98:	ldrsh	w2, [x3, x2]
  408a9c:	and	w2, w2, #0xffff
  408aa0:	and	w2, w2, #0x10
  408aa4:	cmp	w2, #0x0
  408aa8:	b.eq	408ab8 <ferror@plt+0x62d8>  // b.none
  408aac:	adrp	x2, 40e000 <ferror@plt+0xb820>
  408ab0:	add	x2, x2, #0xe18
  408ab4:	b	408ac0 <ferror@plt+0x62e0>
  408ab8:	adrp	x2, 40e000 <ferror@plt+0xb820>
  408abc:	add	x2, x2, #0xe10
  408ac0:	ldr	x3, [sp, #144]
  408ac4:	lsl	x3, x3, #3
  408ac8:	add	x4, sp, #0x6e
  408acc:	ldrsh	w3, [x4, x3]
  408ad0:	and	w3, w3, #0xffff
  408ad4:	and	w3, w3, #0x8
  408ad8:	cmp	w3, #0x0
  408adc:	b.eq	408aec <ferror@plt+0x630c>  // b.none
  408ae0:	adrp	x3, 40e000 <ferror@plt+0xb820>
  408ae4:	add	x3, x3, #0xe20
  408ae8:	b	408af4 <ferror@plt+0x6314>
  408aec:	adrp	x3, 40e000 <ferror@plt+0xb820>
  408af0:	add	x3, x3, #0xe10
  408af4:	ldr	x4, [sp, #144]
  408af8:	lsl	x4, x4, #3
  408afc:	add	x5, sp, #0x6e
  408b00:	ldrsh	w4, [x5, x4]
  408b04:	and	w4, w4, #0xffff
  408b08:	and	w4, w4, #0x20
  408b0c:	cmp	w4, #0x0
  408b10:	b.eq	408b20 <ferror@plt+0x6340>  // b.none
  408b14:	adrp	x4, 40e000 <ferror@plt+0xb820>
  408b18:	add	x4, x4, #0xe28
  408b1c:	b	408b28 <ferror@plt+0x6348>
  408b20:	adrp	x4, 40e000 <ferror@plt+0xb820>
  408b24:	add	x4, x4, #0xe10
  408b28:	mov	x7, x4
  408b2c:	mov	x6, x3
  408b30:	mov	x5, x2
  408b34:	mov	x4, x1
  408b38:	mov	w3, w8
  408b3c:	mov	x2, x0
  408b40:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408b44:	add	x1, x0, #0xe38
  408b48:	ldr	x0, [sp, #40]
  408b4c:	bl	406770 <ferror@plt+0x3f90>
  408b50:	ldr	x0, [sp, #144]
  408b54:	cmp	x0, #0x0
  408b58:	b.eq	408cec <ferror@plt+0x650c>  // b.none
  408b5c:	ldr	x0, [sp, #144]
  408b60:	sub	x0, x0, #0x1
  408b64:	cmp	x0, #0x1
  408b68:	b.hi	408d10 <ferror@plt+0x6530>  // b.pmore
  408b6c:	ldr	x0, [sp, #144]
  408b70:	lsl	x0, x0, #3
  408b74:	add	x1, sp, #0x6e
  408b78:	ldrsh	w0, [x1, x0]
  408b7c:	and	w0, w0, #0xffff
  408b80:	and	w0, w0, #0x1
  408b84:	cmp	w0, #0x0
  408b88:	b.eq	408bb4 <ferror@plt+0x63d4>  // b.none
  408b8c:	ldr	x0, [sp, #144]
  408b90:	lsl	x0, x0, #3
  408b94:	add	x1, sp, #0x68
  408b98:	ldr	w0, [x1, x0]
  408b9c:	add	x1, sp, #0x80
  408ba0:	mov	x2, x1
  408ba4:	mov	w1, w0
  408ba8:	ldr	x0, [sp, #40]
  408bac:	bl	407aac <ferror@plt+0x52cc>
  408bb0:	str	w0, [sp, #156]
  408bb4:	ldr	x0, [sp, #144]
  408bb8:	lsl	x0, x0, #3
  408bbc:	add	x1, sp, #0x6e
  408bc0:	ldrsh	w0, [x1, x0]
  408bc4:	and	w0, w0, #0xffff
  408bc8:	and	w0, w0, #0x10
  408bcc:	cmp	w0, #0x0
  408bd0:	b.ne	408c00 <ferror@plt+0x6420>  // b.any
  408bd4:	ldr	x0, [sp, #144]
  408bd8:	lsl	x0, x0, #3
  408bdc:	add	x1, sp, #0x6e
  408be0:	ldrsh	w0, [x1, x0]
  408be4:	and	w0, w0, #0xffff
  408be8:	and	w0, w0, #0x20
  408bec:	cmp	w0, #0x0
  408bf0:	b.ne	408c00 <ferror@plt+0x6420>  // b.any
  408bf4:	ldr	w0, [sp, #128]
  408bf8:	cmp	w0, #0x0
  408bfc:	b.eq	408d28 <ferror@plt+0x6548>  // b.none
  408c00:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408c04:	add	x0, x0, #0x3b8
  408c08:	ldr	w0, [x0]
  408c0c:	and	w0, w0, #0x10
  408c10:	cmp	w0, #0x0
  408c14:	b.eq	408c60 <ferror@plt+0x6480>  // b.none
  408c18:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408c1c:	add	x0, x0, #0x388
  408c20:	ldr	x19, [x0]
  408c24:	bl	402380 <getpid@plt>
  408c28:	mov	w1, w0
  408c2c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408c30:	add	x4, x0, #0xa30
  408c34:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408c38:	add	x3, x0, #0x9a0
  408c3c:	mov	w2, w1
  408c40:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408c44:	add	x1, x0, #0x9f0
  408c48:	mov	x0, x19
  408c4c:	bl	4027a0 <fprintf@plt>
  408c50:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408c54:	add	x1, x0, #0xe60
  408c58:	ldr	x0, [sp, #40]
  408c5c:	bl	406770 <ferror@plt+0x3f90>
  408c60:	ldr	x0, [sp, #144]
  408c64:	lsl	x0, x0, #3
  408c68:	add	x1, sp, #0x68
  408c6c:	mov	w2, #0xffffffff            	// #-1
  408c70:	str	w2, [x1, x0]
  408c74:	ldr	x0, [sp, #144]
  408c78:	cmp	x0, #0x2
  408c7c:	b.ne	408d28 <ferror@plt+0x6548>  // b.any
  408c80:	ldr	x0, [sp, #40]
  408c84:	bl	407774 <ferror@plt+0x4f94>
  408c88:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408c8c:	add	x0, x0, #0x3b8
  408c90:	ldr	w0, [x0]
  408c94:	and	w0, w0, #0x10
  408c98:	cmp	w0, #0x0
  408c9c:	b.eq	408d28 <ferror@plt+0x6548>  // b.none
  408ca0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408ca4:	add	x0, x0, #0x388
  408ca8:	ldr	x19, [x0]
  408cac:	bl	402380 <getpid@plt>
  408cb0:	mov	w1, w0
  408cb4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408cb8:	add	x4, x0, #0xa30
  408cbc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408cc0:	add	x3, x0, #0x9a0
  408cc4:	mov	w2, w1
  408cc8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408ccc:	add	x1, x0, #0x9f0
  408cd0:	mov	x0, x19
  408cd4:	bl	4027a0 <fprintf@plt>
  408cd8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408cdc:	add	x1, x0, #0xe70
  408ce0:	ldr	x0, [sp, #40]
  408ce4:	bl	406770 <ferror@plt+0x3f90>
  408ce8:	b	408d28 <ferror@plt+0x6548>
  408cec:	ldr	x0, [sp, #144]
  408cf0:	lsl	x0, x0, #3
  408cf4:	add	x1, sp, #0x68
  408cf8:	ldr	w0, [x1, x0]
  408cfc:	mov	w1, w0
  408d00:	ldr	x0, [sp, #40]
  408d04:	bl	407fac <ferror@plt+0x57cc>
  408d08:	str	w0, [sp, #156]
  408d0c:	nop
  408d10:	ldr	w0, [sp, #156]
  408d14:	cmp	w0, #0x0
  408d18:	b.eq	408d2c <ferror@plt+0x654c>  // b.none
  408d1c:	b	408d44 <ferror@plt+0x6564>
  408d20:	nop
  408d24:	b	408d2c <ferror@plt+0x654c>
  408d28:	nop
  408d2c:	ldr	x0, [sp, #144]
  408d30:	add	x0, x0, #0x1
  408d34:	str	x0, [sp, #144]
  408d38:	ldr	x0, [sp, #144]
  408d3c:	cmp	x0, #0x2
  408d40:	b.ls	40898c <ferror@plt+0x61ac>  // b.plast
  408d44:	ldr	x0, [sp, #40]
  408d48:	ldr	w0, [x0, #216]
  408d4c:	cmp	w0, #0x0
  408d50:	b.eq	40859c <ferror@plt+0x5dbc>  // b.none
  408d54:	b	408d64 <ferror@plt+0x6584>
  408d58:	nop
  408d5c:	b	408d64 <ferror@plt+0x6584>
  408d60:	nop
  408d64:	ldr	x0, [sp, #40]
  408d68:	bl	406ee8 <ferror@plt+0x4708>
  408d6c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408d70:	add	x0, x0, #0x3b8
  408d74:	ldr	w0, [x0]
  408d78:	and	w0, w0, #0x10
  408d7c:	cmp	w0, #0x0
  408d80:	b.eq	408dd8 <ferror@plt+0x65f8>  // b.none
  408d84:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408d88:	add	x0, x0, #0x388
  408d8c:	ldr	x19, [x0]
  408d90:	bl	402380 <getpid@plt>
  408d94:	mov	w1, w0
  408d98:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408d9c:	add	x4, x0, #0xa30
  408da0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408da4:	add	x3, x0, #0x9a0
  408da8:	mov	w2, w1
  408dac:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408db0:	add	x1, x0, #0x9f0
  408db4:	mov	x0, x19
  408db8:	bl	4027a0 <fprintf@plt>
  408dbc:	ldr	x0, [sp, #40]
  408dc0:	ldr	w0, [x0, #216]
  408dc4:	ldr	w2, [sp, #156]
  408dc8:	mov	w1, w0
  408dcc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  408dd0:	add	x0, x0, #0xe80
  408dd4:	bl	406520 <ferror@plt+0x3d40>
  408dd8:	ldr	w0, [sp, #156]
  408ddc:	ldr	x19, [sp, #16]
  408de0:	ldp	x29, x30, [sp], #160
  408de4:	ret
  408de8:	stp	x29, x30, [sp, #-192]!
  408dec:	mov	x29, sp
  408df0:	str	x0, [sp, #24]
  408df4:	add	x0, sp, #0x90
  408df8:	mov	x1, #0x0                   	// #0
  408dfc:	bl	402450 <gettimeofday@plt>
  408e00:	cmp	w0, #0x0
  408e04:	b.eq	408e18 <ferror@plt+0x6638>  // b.none
  408e08:	bl	402750 <__errno_location@plt>
  408e0c:	ldr	w0, [x0]
  408e10:	neg	w0, w0
  408e14:	b	408f10 <ferror@plt+0x6730>
  408e18:	add	x0, sp, #0xb0
  408e1c:	mov	x1, x0
  408e20:	mov	w0, #0x7                   	// #7
  408e24:	bl	4022b0 <clock_gettime@plt>
  408e28:	cmp	w0, #0x0
  408e2c:	b.ne	408ed0 <ferror@plt+0x66f0>  // b.any
  408e30:	ldr	x0, [sp, #176]
  408e34:	str	x0, [sp, #160]
  408e38:	ldr	x0, [sp, #184]
  408e3c:	mov	x1, #0xf7cf                	// #63439
  408e40:	movk	x1, #0xe353, lsl #16
  408e44:	movk	x1, #0x9ba5, lsl #32
  408e48:	movk	x1, #0x20c4, lsl #48
  408e4c:	smulh	x1, x0, x1
  408e50:	asr	x1, x1, #7
  408e54:	asr	x0, x0, #63
  408e58:	sub	x0, x1, x0
  408e5c:	str	x0, [sp, #168]
  408e60:	ldr	x1, [sp, #144]
  408e64:	ldr	x0, [sp, #160]
  408e68:	sub	x1, x1, x0
  408e6c:	ldr	x0, [sp, #24]
  408e70:	str	x1, [x0]
  408e74:	ldr	x1, [sp, #152]
  408e78:	ldr	x0, [sp, #168]
  408e7c:	sub	x1, x1, x0
  408e80:	ldr	x0, [sp, #24]
  408e84:	str	x1, [x0, #8]
  408e88:	ldr	x0, [sp, #24]
  408e8c:	ldr	x0, [x0, #8]
  408e90:	cmp	x0, #0x0
  408e94:	b.ge	408ec8 <ferror@plt+0x66e8>  // b.tcont
  408e98:	ldr	x0, [sp, #24]
  408e9c:	ldr	x0, [x0]
  408ea0:	sub	x1, x0, #0x1
  408ea4:	ldr	x0, [sp, #24]
  408ea8:	str	x1, [x0]
  408eac:	ldr	x0, [sp, #24]
  408eb0:	ldr	x1, [x0, #8]
  408eb4:	mov	x0, #0x4240                	// #16960
  408eb8:	movk	x0, #0xf, lsl #16
  408ebc:	add	x1, x1, x0
  408ec0:	ldr	x0, [sp, #24]
  408ec4:	str	x1, [x0, #8]
  408ec8:	mov	w0, #0x0                   	// #0
  408ecc:	b	408f10 <ferror@plt+0x6730>
  408ed0:	add	x0, sp, #0x20
  408ed4:	bl	402250 <sysinfo@plt>
  408ed8:	cmp	w0, #0x0
  408edc:	b.eq	408ef0 <ferror@plt+0x6710>  // b.none
  408ee0:	bl	402750 <__errno_location@plt>
  408ee4:	ldr	w0, [x0]
  408ee8:	neg	w0, w0
  408eec:	b	408f10 <ferror@plt+0x6730>
  408ef0:	ldr	x1, [sp, #144]
  408ef4:	ldr	x0, [sp, #32]
  408ef8:	sub	x1, x1, x0
  408efc:	ldr	x0, [sp, #24]
  408f00:	str	x1, [x0]
  408f04:	ldr	x0, [sp, #24]
  408f08:	str	xzr, [x0, #8]
  408f0c:	mov	w0, #0x0                   	// #0
  408f10:	ldp	x29, x30, [sp], #192
  408f14:	ret
  408f18:	stp	x29, x30, [sp, #-64]!
  408f1c:	mov	x29, sp
  408f20:	str	x0, [sp, #24]
  408f24:	add	x0, sp, #0x28
  408f28:	mov	x1, x0
  408f2c:	mov	w0, #0x4                   	// #4
  408f30:	bl	4022b0 <clock_gettime@plt>
  408f34:	str	w0, [sp, #60]
  408f38:	ldr	w0, [sp, #60]
  408f3c:	cmp	w0, #0x0
  408f40:	b.ne	408f7c <ferror@plt+0x679c>  // b.any
  408f44:	ldr	x1, [sp, #40]
  408f48:	ldr	x0, [sp, #24]
  408f4c:	str	x1, [x0]
  408f50:	ldr	x0, [sp, #48]
  408f54:	mov	x1, #0xf7cf                	// #63439
  408f58:	movk	x1, #0xe353, lsl #16
  408f5c:	movk	x1, #0x9ba5, lsl #32
  408f60:	movk	x1, #0x20c4, lsl #48
  408f64:	smulh	x1, x0, x1
  408f68:	asr	x1, x1, #7
  408f6c:	asr	x0, x0, #63
  408f70:	sub	x1, x1, x0
  408f74:	ldr	x0, [sp, #24]
  408f78:	str	x1, [x0, #8]
  408f7c:	ldr	w0, [sp, #60]
  408f80:	ldp	x29, x30, [sp], #64
  408f84:	ret
  408f88:	sub	sp, sp, #0x10
  408f8c:	str	w0, [sp, #12]
  408f90:	adrp	x0, 422000 <ferror@plt+0x1f820>
  408f94:	add	x0, x0, #0x370
  408f98:	ldr	w1, [sp, #12]
  408f9c:	str	w1, [x0]
  408fa0:	nop
  408fa4:	add	sp, sp, #0x10
  408fa8:	ret
  408fac:	sub	sp, sp, #0x10
  408fb0:	str	x0, [sp, #8]
  408fb4:	str	w1, [sp, #4]
  408fb8:	str	w2, [sp]
  408fbc:	b	40900c <ferror@plt+0x682c>
  408fc0:	ldr	x0, [sp, #8]
  408fc4:	ldr	x1, [x0]
  408fc8:	ldrsw	x0, [sp, #4]
  408fcc:	mov	x2, #0x0                   	// #0
  408fd0:	umulh	x0, x1, x0
  408fd4:	cmp	x0, #0x0
  408fd8:	b.eq	408fe0 <ferror@plt+0x6800>  // b.none
  408fdc:	mov	x2, #0x1                   	// #1
  408fe0:	mov	x0, x2
  408fe4:	cmp	x0, #0x0
  408fe8:	b.eq	408ff4 <ferror@plt+0x6814>  // b.none
  408fec:	mov	w0, #0xffffffde            	// #-34
  408ff0:	b	409024 <ferror@plt+0x6844>
  408ff4:	ldr	x0, [sp, #8]
  408ff8:	ldr	x1, [x0]
  408ffc:	ldrsw	x0, [sp, #4]
  409000:	mul	x1, x1, x0
  409004:	ldr	x0, [sp, #8]
  409008:	str	x1, [x0]
  40900c:	ldr	w0, [sp]
  409010:	sub	w1, w0, #0x1
  409014:	str	w1, [sp]
  409018:	cmp	w0, #0x0
  40901c:	b.ne	408fc0 <ferror@plt+0x67e0>  // b.any
  409020:	mov	w0, #0x0                   	// #0
  409024:	add	sp, sp, #0x10
  409028:	ret
  40902c:	stp	x29, x30, [sp, #-192]!
  409030:	mov	x29, sp
  409034:	str	x0, [sp, #40]
  409038:	str	x1, [sp, #32]
  40903c:	str	x2, [sp, #24]
  409040:	str	xzr, [sp, #176]
  409044:	mov	w0, #0x400                 	// #1024
  409048:	str	w0, [sp, #172]
  40904c:	str	wzr, [sp, #168]
  409050:	str	wzr, [sp, #164]
  409054:	str	wzr, [sp, #160]
  409058:	ldr	x0, [sp, #32]
  40905c:	str	xzr, [x0]
  409060:	ldr	x0, [sp, #40]
  409064:	cmp	x0, #0x0
  409068:	b.eq	40907c <ferror@plt+0x689c>  // b.none
  40906c:	ldr	x0, [sp, #40]
  409070:	ldrsb	w0, [x0]
  409074:	cmp	w0, #0x0
  409078:	b.ne	409088 <ferror@plt+0x68a8>  // b.any
  40907c:	mov	w0, #0xffffffea            	// #-22
  409080:	str	w0, [sp, #168]
  409084:	b	409670 <ferror@plt+0x6e90>
  409088:	ldr	x0, [sp, #40]
  40908c:	str	x0, [sp, #184]
  409090:	b	4090a0 <ferror@plt+0x68c0>
  409094:	ldr	x0, [sp, #184]
  409098:	add	x0, x0, #0x1
  40909c:	str	x0, [sp, #184]
  4090a0:	bl	4025a0 <__ctype_b_loc@plt>
  4090a4:	ldr	x1, [x0]
  4090a8:	ldr	x0, [sp, #184]
  4090ac:	ldrsb	w0, [x0]
  4090b0:	and	w0, w0, #0xff
  4090b4:	and	x0, x0, #0xff
  4090b8:	lsl	x0, x0, #1
  4090bc:	add	x0, x1, x0
  4090c0:	ldrh	w0, [x0]
  4090c4:	and	w0, w0, #0x2000
  4090c8:	cmp	w0, #0x0
  4090cc:	b.ne	409094 <ferror@plt+0x68b4>  // b.any
  4090d0:	ldr	x0, [sp, #184]
  4090d4:	ldrsb	w0, [x0]
  4090d8:	cmp	w0, #0x2d
  4090dc:	b.ne	4090ec <ferror@plt+0x690c>  // b.any
  4090e0:	mov	w0, #0xffffffea            	// #-22
  4090e4:	str	w0, [sp, #168]
  4090e8:	b	409670 <ferror@plt+0x6e90>
  4090ec:	bl	402750 <__errno_location@plt>
  4090f0:	str	wzr, [x0]
  4090f4:	str	xzr, [sp, #72]
  4090f8:	add	x0, sp, #0x48
  4090fc:	mov	w2, #0x0                   	// #0
  409100:	mov	x1, x0
  409104:	ldr	x0, [sp, #40]
  409108:	bl	402520 <strtoumax@plt>
  40910c:	str	x0, [sp, #64]
  409110:	ldr	x0, [sp, #72]
  409114:	ldr	x1, [sp, #40]
  409118:	cmp	x1, x0
  40911c:	b.eq	409148 <ferror@plt+0x6968>  // b.none
  409120:	bl	402750 <__errno_location@plt>
  409124:	ldr	w0, [x0]
  409128:	cmp	w0, #0x0
  40912c:	b.eq	409174 <ferror@plt+0x6994>  // b.none
  409130:	ldr	x0, [sp, #64]
  409134:	cmn	x0, #0x1
  409138:	b.eq	409148 <ferror@plt+0x6968>  // b.none
  40913c:	ldr	x0, [sp, #64]
  409140:	cmp	x0, #0x0
  409144:	b.ne	409174 <ferror@plt+0x6994>  // b.any
  409148:	bl	402750 <__errno_location@plt>
  40914c:	ldr	w0, [x0]
  409150:	cmp	w0, #0x0
  409154:	b.eq	409168 <ferror@plt+0x6988>  // b.none
  409158:	bl	402750 <__errno_location@plt>
  40915c:	ldr	w0, [x0]
  409160:	neg	w0, w0
  409164:	b	40916c <ferror@plt+0x698c>
  409168:	mov	w0, #0xffffffea            	// #-22
  40916c:	str	w0, [sp, #168]
  409170:	b	409670 <ferror@plt+0x6e90>
  409174:	ldr	x0, [sp, #72]
  409178:	cmp	x0, #0x0
  40917c:	b.eq	409658 <ferror@plt+0x6e78>  // b.none
  409180:	ldr	x0, [sp, #72]
  409184:	ldrsb	w0, [x0]
  409188:	cmp	w0, #0x0
  40918c:	b.eq	409658 <ferror@plt+0x6e78>  // b.none
  409190:	ldr	x0, [sp, #72]
  409194:	str	x0, [sp, #184]
  409198:	ldr	x0, [sp, #184]
  40919c:	add	x0, x0, #0x1
  4091a0:	ldrsb	w0, [x0]
  4091a4:	cmp	w0, #0x69
  4091a8:	b.ne	4091f4 <ferror@plt+0x6a14>  // b.any
  4091ac:	ldr	x0, [sp, #184]
  4091b0:	add	x0, x0, #0x2
  4091b4:	ldrsb	w0, [x0]
  4091b8:	cmp	w0, #0x42
  4091bc:	b.eq	4091d4 <ferror@plt+0x69f4>  // b.none
  4091c0:	ldr	x0, [sp, #184]
  4091c4:	add	x0, x0, #0x2
  4091c8:	ldrsb	w0, [x0]
  4091cc:	cmp	w0, #0x62
  4091d0:	b.ne	4091f4 <ferror@plt+0x6a14>  // b.any
  4091d4:	ldr	x0, [sp, #184]
  4091d8:	add	x0, x0, #0x3
  4091dc:	ldrsb	w0, [x0]
  4091e0:	cmp	w0, #0x0
  4091e4:	b.ne	4091f4 <ferror@plt+0x6a14>  // b.any
  4091e8:	mov	w0, #0x400                 	// #1024
  4091ec:	str	w0, [sp, #172]
  4091f0:	b	40942c <ferror@plt+0x6c4c>
  4091f4:	ldr	x0, [sp, #184]
  4091f8:	add	x0, x0, #0x1
  4091fc:	ldrsb	w0, [x0]
  409200:	cmp	w0, #0x42
  409204:	b.eq	40921c <ferror@plt+0x6a3c>  // b.none
  409208:	ldr	x0, [sp, #184]
  40920c:	add	x0, x0, #0x1
  409210:	ldrsb	w0, [x0]
  409214:	cmp	w0, #0x62
  409218:	b.ne	40923c <ferror@plt+0x6a5c>  // b.any
  40921c:	ldr	x0, [sp, #184]
  409220:	add	x0, x0, #0x2
  409224:	ldrsb	w0, [x0]
  409228:	cmp	w0, #0x0
  40922c:	b.ne	40923c <ferror@plt+0x6a5c>  // b.any
  409230:	mov	w0, #0x3e8                 	// #1000
  409234:	str	w0, [sp, #172]
  409238:	b	40942c <ferror@plt+0x6c4c>
  40923c:	ldr	x0, [sp, #184]
  409240:	add	x0, x0, #0x1
  409244:	ldrsb	w0, [x0]
  409248:	cmp	w0, #0x0
  40924c:	b.eq	40942c <ferror@plt+0x6c4c>  // b.none
  409250:	bl	402320 <localeconv@plt>
  409254:	str	x0, [sp, #128]
  409258:	ldr	x0, [sp, #128]
  40925c:	cmp	x0, #0x0
  409260:	b.eq	409270 <ferror@plt+0x6a90>  // b.none
  409264:	ldr	x0, [sp, #128]
  409268:	ldr	x0, [x0]
  40926c:	b	409274 <ferror@plt+0x6a94>
  409270:	mov	x0, #0x0                   	// #0
  409274:	str	x0, [sp, #120]
  409278:	ldr	x0, [sp, #120]
  40927c:	cmp	x0, #0x0
  409280:	b.eq	409290 <ferror@plt+0x6ab0>  // b.none
  409284:	ldr	x0, [sp, #120]
  409288:	bl	402160 <strlen@plt>
  40928c:	b	409294 <ferror@plt+0x6ab4>
  409290:	mov	x0, #0x0                   	// #0
  409294:	str	x0, [sp, #112]
  409298:	ldr	x0, [sp, #176]
  40929c:	cmp	x0, #0x0
  4092a0:	b.ne	409420 <ferror@plt+0x6c40>  // b.any
  4092a4:	ldr	x0, [sp, #184]
  4092a8:	ldrsb	w0, [x0]
  4092ac:	cmp	w0, #0x0
  4092b0:	b.eq	409420 <ferror@plt+0x6c40>  // b.none
  4092b4:	ldr	x0, [sp, #120]
  4092b8:	cmp	x0, #0x0
  4092bc:	b.eq	409420 <ferror@plt+0x6c40>  // b.none
  4092c0:	ldr	x2, [sp, #112]
  4092c4:	ldr	x1, [sp, #184]
  4092c8:	ldr	x0, [sp, #120]
  4092cc:	bl	4023f0 <strncmp@plt>
  4092d0:	cmp	w0, #0x0
  4092d4:	b.ne	409420 <ferror@plt+0x6c40>  // b.any
  4092d8:	ldr	x1, [sp, #184]
  4092dc:	ldr	x0, [sp, #112]
  4092e0:	add	x0, x1, x0
  4092e4:	str	x0, [sp, #104]
  4092e8:	ldr	x0, [sp, #104]
  4092ec:	str	x0, [sp, #184]
  4092f0:	b	40930c <ferror@plt+0x6b2c>
  4092f4:	ldr	w0, [sp, #160]
  4092f8:	add	w0, w0, #0x1
  4092fc:	str	w0, [sp, #160]
  409300:	ldr	x0, [sp, #184]
  409304:	add	x0, x0, #0x1
  409308:	str	x0, [sp, #184]
  40930c:	ldr	x0, [sp, #184]
  409310:	ldrsb	w0, [x0]
  409314:	cmp	w0, #0x30
  409318:	b.eq	4092f4 <ferror@plt+0x6b14>  // b.none
  40931c:	ldr	x0, [sp, #184]
  409320:	str	x0, [sp, #104]
  409324:	bl	4025a0 <__ctype_b_loc@plt>
  409328:	ldr	x1, [x0]
  40932c:	ldr	x0, [sp, #104]
  409330:	ldrsb	w0, [x0]
  409334:	sxtb	x0, w0
  409338:	lsl	x0, x0, #1
  40933c:	add	x0, x1, x0
  409340:	ldrh	w0, [x0]
  409344:	and	w0, w0, #0x800
  409348:	cmp	w0, #0x0
  40934c:	b.eq	4093d8 <ferror@plt+0x6bf8>  // b.none
  409350:	bl	402750 <__errno_location@plt>
  409354:	str	wzr, [x0]
  409358:	str	xzr, [sp, #72]
  40935c:	add	x0, sp, #0x48
  409360:	mov	w2, #0x0                   	// #0
  409364:	mov	x1, x0
  409368:	ldr	x0, [sp, #104]
  40936c:	bl	402520 <strtoumax@plt>
  409370:	str	x0, [sp, #176]
  409374:	ldr	x0, [sp, #72]
  409378:	ldr	x1, [sp, #104]
  40937c:	cmp	x1, x0
  409380:	b.eq	4093ac <ferror@plt+0x6bcc>  // b.none
  409384:	bl	402750 <__errno_location@plt>
  409388:	ldr	w0, [x0]
  40938c:	cmp	w0, #0x0
  409390:	b.eq	4093e0 <ferror@plt+0x6c00>  // b.none
  409394:	ldr	x0, [sp, #176]
  409398:	cmn	x0, #0x1
  40939c:	b.eq	4093ac <ferror@plt+0x6bcc>  // b.none
  4093a0:	ldr	x0, [sp, #176]
  4093a4:	cmp	x0, #0x0
  4093a8:	b.ne	4093e0 <ferror@plt+0x6c00>  // b.any
  4093ac:	bl	402750 <__errno_location@plt>
  4093b0:	ldr	w0, [x0]
  4093b4:	cmp	w0, #0x0
  4093b8:	b.eq	4093cc <ferror@plt+0x6bec>  // b.none
  4093bc:	bl	402750 <__errno_location@plt>
  4093c0:	ldr	w0, [x0]
  4093c4:	neg	w0, w0
  4093c8:	b	4093d0 <ferror@plt+0x6bf0>
  4093cc:	mov	w0, #0xffffffea            	// #-22
  4093d0:	str	w0, [sp, #168]
  4093d4:	b	409670 <ferror@plt+0x6e90>
  4093d8:	ldr	x0, [sp, #184]
  4093dc:	str	x0, [sp, #72]
  4093e0:	ldr	x0, [sp, #176]
  4093e4:	cmp	x0, #0x0
  4093e8:	b.eq	409414 <ferror@plt+0x6c34>  // b.none
  4093ec:	ldr	x0, [sp, #72]
  4093f0:	cmp	x0, #0x0
  4093f4:	b.eq	409408 <ferror@plt+0x6c28>  // b.none
  4093f8:	ldr	x0, [sp, #72]
  4093fc:	ldrsb	w0, [x0]
  409400:	cmp	w0, #0x0
  409404:	b.ne	409414 <ferror@plt+0x6c34>  // b.any
  409408:	mov	w0, #0xffffffea            	// #-22
  40940c:	str	w0, [sp, #168]
  409410:	b	409670 <ferror@plt+0x6e90>
  409414:	ldr	x0, [sp, #72]
  409418:	str	x0, [sp, #184]
  40941c:	b	409198 <ferror@plt+0x69b8>
  409420:	mov	w0, #0xffffffea            	// #-22
  409424:	str	w0, [sp, #168]
  409428:	b	409670 <ferror@plt+0x6e90>
  40942c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  409430:	add	x0, x0, #0x378
  409434:	ldr	x2, [x0]
  409438:	ldr	x0, [sp, #184]
  40943c:	ldrsb	w0, [x0]
  409440:	mov	w1, w0
  409444:	mov	x0, x2
  409448:	bl	402630 <strchr@plt>
  40944c:	str	x0, [sp, #96]
  409450:	ldr	x0, [sp, #96]
  409454:	cmp	x0, #0x0
  409458:	b.eq	40947c <ferror@plt+0x6c9c>  // b.none
  40945c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  409460:	add	x0, x0, #0x378
  409464:	ldr	x0, [x0]
  409468:	ldr	x1, [sp, #96]
  40946c:	sub	x0, x1, x0
  409470:	add	w0, w0, #0x1
  409474:	str	w0, [sp, #164]
  409478:	b	4094d8 <ferror@plt+0x6cf8>
  40947c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  409480:	add	x0, x0, #0x380
  409484:	ldr	x2, [x0]
  409488:	ldr	x0, [sp, #184]
  40948c:	ldrsb	w0, [x0]
  409490:	mov	w1, w0
  409494:	mov	x0, x2
  409498:	bl	402630 <strchr@plt>
  40949c:	str	x0, [sp, #96]
  4094a0:	ldr	x0, [sp, #96]
  4094a4:	cmp	x0, #0x0
  4094a8:	b.eq	4094cc <ferror@plt+0x6cec>  // b.none
  4094ac:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4094b0:	add	x0, x0, #0x380
  4094b4:	ldr	x0, [x0]
  4094b8:	ldr	x1, [sp, #96]
  4094bc:	sub	x0, x1, x0
  4094c0:	add	w0, w0, #0x1
  4094c4:	str	w0, [sp, #164]
  4094c8:	b	4094d8 <ferror@plt+0x6cf8>
  4094cc:	mov	w0, #0xffffffea            	// #-22
  4094d0:	str	w0, [sp, #168]
  4094d4:	b	409670 <ferror@plt+0x6e90>
  4094d8:	add	x0, sp, #0x40
  4094dc:	ldr	w2, [sp, #164]
  4094e0:	ldr	w1, [sp, #172]
  4094e4:	bl	408fac <ferror@plt+0x67cc>
  4094e8:	str	w0, [sp, #168]
  4094ec:	ldr	x0, [sp, #24]
  4094f0:	cmp	x0, #0x0
  4094f4:	b.eq	409504 <ferror@plt+0x6d24>  // b.none
  4094f8:	ldr	x0, [sp, #24]
  4094fc:	ldr	w1, [sp, #164]
  409500:	str	w1, [x0]
  409504:	ldr	x0, [sp, #176]
  409508:	cmp	x0, #0x0
  40950c:	b.eq	409660 <ferror@plt+0x6e80>  // b.none
  409510:	ldr	w0, [sp, #164]
  409514:	cmp	w0, #0x0
  409518:	b.eq	409660 <ferror@plt+0x6e80>  // b.none
  40951c:	mov	x0, #0xa                   	// #10
  409520:	str	x0, [sp, #144]
  409524:	mov	x0, #0x1                   	// #1
  409528:	str	x0, [sp, #136]
  40952c:	mov	x0, #0x1                   	// #1
  409530:	str	x0, [sp, #56]
  409534:	add	x0, sp, #0x38
  409538:	ldr	w2, [sp, #164]
  40953c:	ldr	w1, [sp, #172]
  409540:	bl	408fac <ferror@plt+0x67cc>
  409544:	b	409560 <ferror@plt+0x6d80>
  409548:	ldr	x1, [sp, #144]
  40954c:	mov	x0, x1
  409550:	lsl	x0, x0, #2
  409554:	add	x0, x0, x1
  409558:	lsl	x0, x0, #1
  40955c:	str	x0, [sp, #144]
  409560:	ldr	x1, [sp, #144]
  409564:	ldr	x0, [sp, #176]
  409568:	cmp	x1, x0
  40956c:	b.cc	409548 <ferror@plt+0x6d68>  // b.lo, b.ul, b.last
  409570:	str	wzr, [sp, #156]
  409574:	b	40959c <ferror@plt+0x6dbc>
  409578:	ldr	x1, [sp, #144]
  40957c:	mov	x0, x1
  409580:	lsl	x0, x0, #2
  409584:	add	x0, x0, x1
  409588:	lsl	x0, x0, #1
  40958c:	str	x0, [sp, #144]
  409590:	ldr	w0, [sp, #156]
  409594:	add	w0, w0, #0x1
  409598:	str	w0, [sp, #156]
  40959c:	ldr	w1, [sp, #156]
  4095a0:	ldr	w0, [sp, #160]
  4095a4:	cmp	w1, w0
  4095a8:	b.lt	409578 <ferror@plt+0x6d98>  // b.tstop
  4095ac:	ldr	x2, [sp, #176]
  4095b0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4095b4:	movk	x0, #0xcccd
  4095b8:	umulh	x0, x2, x0
  4095bc:	lsr	x1, x0, #3
  4095c0:	mov	x0, x1
  4095c4:	lsl	x0, x0, #2
  4095c8:	add	x0, x0, x1
  4095cc:	lsl	x0, x0, #1
  4095d0:	sub	x1, x2, x0
  4095d4:	mov	w0, w1
  4095d8:	str	w0, [sp, #92]
  4095dc:	ldr	x1, [sp, #144]
  4095e0:	ldr	x0, [sp, #136]
  4095e4:	udiv	x0, x1, x0
  4095e8:	str	x0, [sp, #80]
  4095ec:	ldr	x1, [sp, #176]
  4095f0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4095f4:	movk	x0, #0xcccd
  4095f8:	umulh	x0, x1, x0
  4095fc:	lsr	x0, x0, #3
  409600:	str	x0, [sp, #176]
  409604:	ldr	x1, [sp, #136]
  409608:	mov	x0, x1
  40960c:	lsl	x0, x0, #2
  409610:	add	x0, x0, x1
  409614:	lsl	x0, x0, #1
  409618:	str	x0, [sp, #136]
  40961c:	ldr	w0, [sp, #92]
  409620:	cmp	w0, #0x0
  409624:	b.eq	409648 <ferror@plt+0x6e68>  // b.none
  409628:	ldr	x1, [sp, #56]
  40962c:	ldr	w0, [sp, #92]
  409630:	ldr	x2, [sp, #80]
  409634:	udiv	x0, x2, x0
  409638:	udiv	x1, x1, x0
  40963c:	ldr	x0, [sp, #64]
  409640:	add	x0, x1, x0
  409644:	str	x0, [sp, #64]
  409648:	ldr	x0, [sp, #176]
  40964c:	cmp	x0, #0x0
  409650:	b.ne	4095ac <ferror@plt+0x6dcc>  // b.any
  409654:	b	409664 <ferror@plt+0x6e84>
  409658:	nop
  40965c:	b	409664 <ferror@plt+0x6e84>
  409660:	nop
  409664:	ldr	x1, [sp, #64]
  409668:	ldr	x0, [sp, #32]
  40966c:	str	x1, [x0]
  409670:	ldr	w0, [sp, #168]
  409674:	cmp	w0, #0x0
  409678:	b.ge	409690 <ferror@plt+0x6eb0>  // b.tcont
  40967c:	bl	402750 <__errno_location@plt>
  409680:	mov	x1, x0
  409684:	ldr	w0, [sp, #168]
  409688:	neg	w0, w0
  40968c:	str	w0, [x1]
  409690:	ldr	w0, [sp, #168]
  409694:	ldp	x29, x30, [sp], #192
  409698:	ret
  40969c:	stp	x29, x30, [sp, #-32]!
  4096a0:	mov	x29, sp
  4096a4:	str	x0, [sp, #24]
  4096a8:	str	x1, [sp, #16]
  4096ac:	mov	x2, #0x0                   	// #0
  4096b0:	ldr	x1, [sp, #16]
  4096b4:	ldr	x0, [sp, #24]
  4096b8:	bl	40902c <ferror@plt+0x684c>
  4096bc:	ldp	x29, x30, [sp], #32
  4096c0:	ret
  4096c4:	stp	x29, x30, [sp, #-48]!
  4096c8:	mov	x29, sp
  4096cc:	str	x0, [sp, #24]
  4096d0:	str	x1, [sp, #16]
  4096d4:	ldr	x0, [sp, #24]
  4096d8:	str	x0, [sp, #40]
  4096dc:	b	4096ec <ferror@plt+0x6f0c>
  4096e0:	ldr	x0, [sp, #40]
  4096e4:	add	x0, x0, #0x1
  4096e8:	str	x0, [sp, #40]
  4096ec:	ldr	x0, [sp, #40]
  4096f0:	cmp	x0, #0x0
  4096f4:	b.eq	409738 <ferror@plt+0x6f58>  // b.none
  4096f8:	ldr	x0, [sp, #40]
  4096fc:	ldrsb	w0, [x0]
  409700:	cmp	w0, #0x0
  409704:	b.eq	409738 <ferror@plt+0x6f58>  // b.none
  409708:	bl	4025a0 <__ctype_b_loc@plt>
  40970c:	ldr	x1, [x0]
  409710:	ldr	x0, [sp, #40]
  409714:	ldrsb	w0, [x0]
  409718:	and	w0, w0, #0xff
  40971c:	and	x0, x0, #0xff
  409720:	lsl	x0, x0, #1
  409724:	add	x0, x1, x0
  409728:	ldrh	w0, [x0]
  40972c:	and	w0, w0, #0x800
  409730:	cmp	w0, #0x0
  409734:	b.ne	4096e0 <ferror@plt+0x6f00>  // b.any
  409738:	ldr	x0, [sp, #16]
  40973c:	cmp	x0, #0x0
  409740:	b.eq	409750 <ferror@plt+0x6f70>  // b.none
  409744:	ldr	x0, [sp, #16]
  409748:	ldr	x1, [sp, #40]
  40974c:	str	x1, [x0]
  409750:	ldr	x0, [sp, #40]
  409754:	cmp	x0, #0x0
  409758:	b.eq	409784 <ferror@plt+0x6fa4>  // b.none
  40975c:	ldr	x1, [sp, #40]
  409760:	ldr	x0, [sp, #24]
  409764:	cmp	x1, x0
  409768:	b.ls	409784 <ferror@plt+0x6fa4>  // b.plast
  40976c:	ldr	x0, [sp, #40]
  409770:	ldrsb	w0, [x0]
  409774:	cmp	w0, #0x0
  409778:	b.ne	409784 <ferror@plt+0x6fa4>  // b.any
  40977c:	mov	w0, #0x1                   	// #1
  409780:	b	409788 <ferror@plt+0x6fa8>
  409784:	mov	w0, #0x0                   	// #0
  409788:	ldp	x29, x30, [sp], #48
  40978c:	ret
  409790:	stp	x29, x30, [sp, #-48]!
  409794:	mov	x29, sp
  409798:	str	x0, [sp, #24]
  40979c:	str	x1, [sp, #16]
  4097a0:	ldr	x0, [sp, #24]
  4097a4:	str	x0, [sp, #40]
  4097a8:	b	4097b8 <ferror@plt+0x6fd8>
  4097ac:	ldr	x0, [sp, #40]
  4097b0:	add	x0, x0, #0x1
  4097b4:	str	x0, [sp, #40]
  4097b8:	ldr	x0, [sp, #40]
  4097bc:	cmp	x0, #0x0
  4097c0:	b.eq	409804 <ferror@plt+0x7024>  // b.none
  4097c4:	ldr	x0, [sp, #40]
  4097c8:	ldrsb	w0, [x0]
  4097cc:	cmp	w0, #0x0
  4097d0:	b.eq	409804 <ferror@plt+0x7024>  // b.none
  4097d4:	bl	4025a0 <__ctype_b_loc@plt>
  4097d8:	ldr	x1, [x0]
  4097dc:	ldr	x0, [sp, #40]
  4097e0:	ldrsb	w0, [x0]
  4097e4:	and	w0, w0, #0xff
  4097e8:	and	x0, x0, #0xff
  4097ec:	lsl	x0, x0, #1
  4097f0:	add	x0, x1, x0
  4097f4:	ldrh	w0, [x0]
  4097f8:	and	w0, w0, #0x1000
  4097fc:	cmp	w0, #0x0
  409800:	b.ne	4097ac <ferror@plt+0x6fcc>  // b.any
  409804:	ldr	x0, [sp, #16]
  409808:	cmp	x0, #0x0
  40980c:	b.eq	40981c <ferror@plt+0x703c>  // b.none
  409810:	ldr	x0, [sp, #16]
  409814:	ldr	x1, [sp, #40]
  409818:	str	x1, [x0]
  40981c:	ldr	x0, [sp, #40]
  409820:	cmp	x0, #0x0
  409824:	b.eq	409850 <ferror@plt+0x7070>  // b.none
  409828:	ldr	x1, [sp, #40]
  40982c:	ldr	x0, [sp, #24]
  409830:	cmp	x1, x0
  409834:	b.ls	409850 <ferror@plt+0x7070>  // b.plast
  409838:	ldr	x0, [sp, #40]
  40983c:	ldrsb	w0, [x0]
  409840:	cmp	w0, #0x0
  409844:	b.ne	409850 <ferror@plt+0x7070>  // b.any
  409848:	mov	w0, #0x1                   	// #1
  40984c:	b	409854 <ferror@plt+0x7074>
  409850:	mov	w0, #0x0                   	// #0
  409854:	ldp	x29, x30, [sp], #48
  409858:	ret
  40985c:	stp	x29, x30, [sp, #-256]!
  409860:	mov	x29, sp
  409864:	str	x0, [sp, #24]
  409868:	str	x1, [sp, #16]
  40986c:	str	x2, [sp, #208]
  409870:	str	x3, [sp, #216]
  409874:	str	x4, [sp, #224]
  409878:	str	x5, [sp, #232]
  40987c:	str	x6, [sp, #240]
  409880:	str	x7, [sp, #248]
  409884:	str	q0, [sp, #80]
  409888:	str	q1, [sp, #96]
  40988c:	str	q2, [sp, #112]
  409890:	str	q3, [sp, #128]
  409894:	str	q4, [sp, #144]
  409898:	str	q5, [sp, #160]
  40989c:	str	q6, [sp, #176]
  4098a0:	str	q7, [sp, #192]
  4098a4:	add	x0, sp, #0x100
  4098a8:	str	x0, [sp, #32]
  4098ac:	add	x0, sp, #0x100
  4098b0:	str	x0, [sp, #40]
  4098b4:	add	x0, sp, #0xd0
  4098b8:	str	x0, [sp, #48]
  4098bc:	mov	w0, #0xffffffd0            	// #-48
  4098c0:	str	w0, [sp, #56]
  4098c4:	mov	w0, #0xffffff80            	// #-128
  4098c8:	str	w0, [sp, #60]
  4098cc:	ldr	w1, [sp, #56]
  4098d0:	ldr	x0, [sp, #32]
  4098d4:	cmp	w1, #0x0
  4098d8:	b.lt	4098ec <ferror@plt+0x710c>  // b.tstop
  4098dc:	add	x1, x0, #0xf
  4098e0:	and	x1, x1, #0xfffffffffffffff8
  4098e4:	str	x1, [sp, #32]
  4098e8:	b	40991c <ferror@plt+0x713c>
  4098ec:	add	w2, w1, #0x8
  4098f0:	str	w2, [sp, #56]
  4098f4:	ldr	w2, [sp, #56]
  4098f8:	cmp	w2, #0x0
  4098fc:	b.le	409910 <ferror@plt+0x7130>
  409900:	add	x1, x0, #0xf
  409904:	and	x1, x1, #0xfffffffffffffff8
  409908:	str	x1, [sp, #32]
  40990c:	b	40991c <ferror@plt+0x713c>
  409910:	ldr	x2, [sp, #40]
  409914:	sxtw	x0, w1
  409918:	add	x0, x2, x0
  40991c:	ldr	x0, [x0]
  409920:	str	x0, [sp, #72]
  409924:	ldr	x0, [sp, #72]
  409928:	cmp	x0, #0x0
  40992c:	b.eq	4099cc <ferror@plt+0x71ec>  // b.none
  409930:	ldr	w1, [sp, #56]
  409934:	ldr	x0, [sp, #32]
  409938:	cmp	w1, #0x0
  40993c:	b.lt	409950 <ferror@plt+0x7170>  // b.tstop
  409940:	add	x1, x0, #0xf
  409944:	and	x1, x1, #0xfffffffffffffff8
  409948:	str	x1, [sp, #32]
  40994c:	b	409980 <ferror@plt+0x71a0>
  409950:	add	w2, w1, #0x8
  409954:	str	w2, [sp, #56]
  409958:	ldr	w2, [sp, #56]
  40995c:	cmp	w2, #0x0
  409960:	b.le	409974 <ferror@plt+0x7194>
  409964:	add	x1, x0, #0xf
  409968:	and	x1, x1, #0xfffffffffffffff8
  40996c:	str	x1, [sp, #32]
  409970:	b	409980 <ferror@plt+0x71a0>
  409974:	ldr	x2, [sp, #40]
  409978:	sxtw	x0, w1
  40997c:	add	x0, x2, x0
  409980:	ldr	x0, [x0]
  409984:	str	x0, [sp, #64]
  409988:	ldr	x0, [sp, #64]
  40998c:	cmp	x0, #0x0
  409990:	b.eq	4099d4 <ferror@plt+0x71f4>  // b.none
  409994:	ldr	x1, [sp, #72]
  409998:	ldr	x0, [sp, #24]
  40999c:	bl	402580 <strcmp@plt>
  4099a0:	cmp	w0, #0x0
  4099a4:	b.ne	4099b0 <ferror@plt+0x71d0>  // b.any
  4099a8:	mov	w0, #0x1                   	// #1
  4099ac:	b	4099fc <ferror@plt+0x721c>
  4099b0:	ldr	x1, [sp, #64]
  4099b4:	ldr	x0, [sp, #24]
  4099b8:	bl	402580 <strcmp@plt>
  4099bc:	cmp	w0, #0x0
  4099c0:	b.ne	4098cc <ferror@plt+0x70ec>  // b.any
  4099c4:	mov	w0, #0x0                   	// #0
  4099c8:	b	4099fc <ferror@plt+0x721c>
  4099cc:	nop
  4099d0:	b	4099d8 <ferror@plt+0x71f8>
  4099d4:	nop
  4099d8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  4099dc:	add	x0, x0, #0x370
  4099e0:	ldr	w4, [x0]
  4099e4:	ldr	x3, [sp, #24]
  4099e8:	ldr	x2, [sp, #16]
  4099ec:	adrp	x0, 40e000 <ferror@plt+0xb820>
  4099f0:	add	x1, x0, #0xfb8
  4099f4:	mov	w0, w4
  4099f8:	bl	4026f0 <errx@plt>
  4099fc:	ldp	x29, x30, [sp], #256
  409a00:	ret
  409a04:	sub	sp, sp, #0x20
  409a08:	str	x0, [sp, #24]
  409a0c:	str	x1, [sp, #16]
  409a10:	str	w2, [sp, #12]
  409a14:	b	409a44 <ferror@plt+0x7264>
  409a18:	ldr	x0, [sp, #24]
  409a1c:	ldrsb	w1, [x0]
  409a20:	ldr	w0, [sp, #12]
  409a24:	sxtb	w0, w0
  409a28:	cmp	w1, w0
  409a2c:	b.ne	409a38 <ferror@plt+0x7258>  // b.any
  409a30:	ldr	x0, [sp, #24]
  409a34:	b	409a6c <ferror@plt+0x728c>
  409a38:	ldr	x0, [sp, #24]
  409a3c:	add	x0, x0, #0x1
  409a40:	str	x0, [sp, #24]
  409a44:	ldr	x0, [sp, #16]
  409a48:	sub	x1, x0, #0x1
  409a4c:	str	x1, [sp, #16]
  409a50:	cmp	x0, #0x0
  409a54:	b.eq	409a68 <ferror@plt+0x7288>  // b.none
  409a58:	ldr	x0, [sp, #24]
  409a5c:	ldrsb	w0, [x0]
  409a60:	cmp	w0, #0x0
  409a64:	b.ne	409a18 <ferror@plt+0x7238>  // b.any
  409a68:	mov	x0, #0x0                   	// #0
  409a6c:	add	sp, sp, #0x20
  409a70:	ret
  409a74:	stp	x29, x30, [sp, #-48]!
  409a78:	mov	x29, sp
  409a7c:	str	x0, [sp, #24]
  409a80:	str	x1, [sp, #16]
  409a84:	ldr	x1, [sp, #16]
  409a88:	ldr	x0, [sp, #24]
  409a8c:	bl	409bc8 <ferror@plt+0x73e8>
  409a90:	str	w0, [sp, #44]
  409a94:	ldr	w0, [sp, #44]
  409a98:	cmn	w0, #0x8, lsl #12
  409a9c:	b.lt	409ab0 <ferror@plt+0x72d0>  // b.tstop
  409aa0:	ldr	w1, [sp, #44]
  409aa4:	mov	w0, #0x7fff                	// #32767
  409aa8:	cmp	w1, w0
  409aac:	b.le	409ae4 <ferror@plt+0x7304>
  409ab0:	bl	402750 <__errno_location@plt>
  409ab4:	mov	x1, x0
  409ab8:	mov	w0, #0x22                  	// #34
  409abc:	str	w0, [x1]
  409ac0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  409ac4:	add	x0, x0, #0x370
  409ac8:	ldr	w4, [x0]
  409acc:	ldr	x3, [sp, #24]
  409ad0:	ldr	x2, [sp, #16]
  409ad4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  409ad8:	add	x1, x0, #0xfb8
  409adc:	mov	w0, w4
  409ae0:	bl	4027b0 <err@plt>
  409ae4:	ldr	w0, [sp, #44]
  409ae8:	sxth	w0, w0
  409aec:	ldp	x29, x30, [sp], #48
  409af0:	ret
  409af4:	stp	x29, x30, [sp, #-64]!
  409af8:	mov	x29, sp
  409afc:	str	x0, [sp, #40]
  409b00:	str	x1, [sp, #32]
  409b04:	str	w2, [sp, #28]
  409b08:	ldr	w2, [sp, #28]
  409b0c:	ldr	x1, [sp, #32]
  409b10:	ldr	x0, [sp, #40]
  409b14:	bl	409c48 <ferror@plt+0x7468>
  409b18:	str	w0, [sp, #60]
  409b1c:	ldr	w1, [sp, #60]
  409b20:	mov	w0, #0xffff                	// #65535
  409b24:	cmp	w1, w0
  409b28:	b.ls	409b60 <ferror@plt+0x7380>  // b.plast
  409b2c:	bl	402750 <__errno_location@plt>
  409b30:	mov	x1, x0
  409b34:	mov	w0, #0x22                  	// #34
  409b38:	str	w0, [x1]
  409b3c:	adrp	x0, 422000 <ferror@plt+0x1f820>
  409b40:	add	x0, x0, #0x370
  409b44:	ldr	w4, [x0]
  409b48:	ldr	x3, [sp, #40]
  409b4c:	ldr	x2, [sp, #32]
  409b50:	adrp	x0, 40e000 <ferror@plt+0xb820>
  409b54:	add	x1, x0, #0xfb8
  409b58:	mov	w0, w4
  409b5c:	bl	4027b0 <err@plt>
  409b60:	ldr	w0, [sp, #60]
  409b64:	and	w0, w0, #0xffff
  409b68:	ldp	x29, x30, [sp], #64
  409b6c:	ret
  409b70:	stp	x29, x30, [sp, #-32]!
  409b74:	mov	x29, sp
  409b78:	str	x0, [sp, #24]
  409b7c:	str	x1, [sp, #16]
  409b80:	mov	w2, #0xa                   	// #10
  409b84:	ldr	x1, [sp, #16]
  409b88:	ldr	x0, [sp, #24]
  409b8c:	bl	409af4 <ferror@plt+0x7314>
  409b90:	and	w0, w0, #0xffff
  409b94:	ldp	x29, x30, [sp], #32
  409b98:	ret
  409b9c:	stp	x29, x30, [sp, #-32]!
  409ba0:	mov	x29, sp
  409ba4:	str	x0, [sp, #24]
  409ba8:	str	x1, [sp, #16]
  409bac:	mov	w2, #0x10                  	// #16
  409bb0:	ldr	x1, [sp, #16]
  409bb4:	ldr	x0, [sp, #24]
  409bb8:	bl	409af4 <ferror@plt+0x7314>
  409bbc:	and	w0, w0, #0xffff
  409bc0:	ldp	x29, x30, [sp], #32
  409bc4:	ret
  409bc8:	stp	x29, x30, [sp, #-48]!
  409bcc:	mov	x29, sp
  409bd0:	str	x0, [sp, #24]
  409bd4:	str	x1, [sp, #16]
  409bd8:	ldr	x1, [sp, #16]
  409bdc:	ldr	x0, [sp, #24]
  409be0:	bl	409d10 <ferror@plt+0x7530>
  409be4:	str	x0, [sp, #40]
  409be8:	ldr	x1, [sp, #40]
  409bec:	mov	x0, #0xffffffff80000000    	// #-2147483648
  409bf0:	cmp	x1, x0
  409bf4:	b.lt	409c08 <ferror@plt+0x7428>  // b.tstop
  409bf8:	ldr	x1, [sp, #40]
  409bfc:	mov	x0, #0x7fffffff            	// #2147483647
  409c00:	cmp	x1, x0
  409c04:	b.le	409c3c <ferror@plt+0x745c>
  409c08:	bl	402750 <__errno_location@plt>
  409c0c:	mov	x1, x0
  409c10:	mov	w0, #0x22                  	// #34
  409c14:	str	w0, [x1]
  409c18:	adrp	x0, 422000 <ferror@plt+0x1f820>
  409c1c:	add	x0, x0, #0x370
  409c20:	ldr	w4, [x0]
  409c24:	ldr	x3, [sp, #24]
  409c28:	ldr	x2, [sp, #16]
  409c2c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  409c30:	add	x1, x0, #0xfb8
  409c34:	mov	w0, w4
  409c38:	bl	4027b0 <err@plt>
  409c3c:	ldr	x0, [sp, #40]
  409c40:	ldp	x29, x30, [sp], #48
  409c44:	ret
  409c48:	stp	x29, x30, [sp, #-64]!
  409c4c:	mov	x29, sp
  409c50:	str	x0, [sp, #40]
  409c54:	str	x1, [sp, #32]
  409c58:	str	w2, [sp, #28]
  409c5c:	ldr	w2, [sp, #28]
  409c60:	ldr	x1, [sp, #32]
  409c64:	ldr	x0, [sp, #40]
  409c68:	bl	409e10 <ferror@plt+0x7630>
  409c6c:	str	x0, [sp, #56]
  409c70:	ldr	x1, [sp, #56]
  409c74:	mov	x0, #0xffffffff            	// #4294967295
  409c78:	cmp	x1, x0
  409c7c:	b.ls	409cb4 <ferror@plt+0x74d4>  // b.plast
  409c80:	bl	402750 <__errno_location@plt>
  409c84:	mov	x1, x0
  409c88:	mov	w0, #0x22                  	// #34
  409c8c:	str	w0, [x1]
  409c90:	adrp	x0, 422000 <ferror@plt+0x1f820>
  409c94:	add	x0, x0, #0x370
  409c98:	ldr	w4, [x0]
  409c9c:	ldr	x3, [sp, #40]
  409ca0:	ldr	x2, [sp, #32]
  409ca4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  409ca8:	add	x1, x0, #0xfb8
  409cac:	mov	w0, w4
  409cb0:	bl	4027b0 <err@plt>
  409cb4:	ldr	x0, [sp, #56]
  409cb8:	ldp	x29, x30, [sp], #64
  409cbc:	ret
  409cc0:	stp	x29, x30, [sp, #-32]!
  409cc4:	mov	x29, sp
  409cc8:	str	x0, [sp, #24]
  409ccc:	str	x1, [sp, #16]
  409cd0:	mov	w2, #0xa                   	// #10
  409cd4:	ldr	x1, [sp, #16]
  409cd8:	ldr	x0, [sp, #24]
  409cdc:	bl	409c48 <ferror@plt+0x7468>
  409ce0:	ldp	x29, x30, [sp], #32
  409ce4:	ret
  409ce8:	stp	x29, x30, [sp, #-32]!
  409cec:	mov	x29, sp
  409cf0:	str	x0, [sp, #24]
  409cf4:	str	x1, [sp, #16]
  409cf8:	mov	w2, #0x10                  	// #16
  409cfc:	ldr	x1, [sp, #16]
  409d00:	ldr	x0, [sp, #24]
  409d04:	bl	409c48 <ferror@plt+0x7468>
  409d08:	ldp	x29, x30, [sp], #32
  409d0c:	ret
  409d10:	stp	x29, x30, [sp, #-48]!
  409d14:	mov	x29, sp
  409d18:	str	x0, [sp, #24]
  409d1c:	str	x1, [sp, #16]
  409d20:	str	xzr, [sp, #32]
  409d24:	bl	402750 <__errno_location@plt>
  409d28:	str	wzr, [x0]
  409d2c:	ldr	x0, [sp, #24]
  409d30:	cmp	x0, #0x0
  409d34:	b.eq	409da4 <ferror@plt+0x75c4>  // b.none
  409d38:	ldr	x0, [sp, #24]
  409d3c:	ldrsb	w0, [x0]
  409d40:	cmp	w0, #0x0
  409d44:	b.eq	409da4 <ferror@plt+0x75c4>  // b.none
  409d48:	add	x0, sp, #0x20
  409d4c:	mov	w2, #0xa                   	// #10
  409d50:	mov	x1, x0
  409d54:	ldr	x0, [sp, #24]
  409d58:	bl	4021d0 <strtoimax@plt>
  409d5c:	str	x0, [sp, #40]
  409d60:	bl	402750 <__errno_location@plt>
  409d64:	ldr	w0, [x0]
  409d68:	cmp	w0, #0x0
  409d6c:	b.ne	409dac <ferror@plt+0x75cc>  // b.any
  409d70:	ldr	x0, [sp, #32]
  409d74:	ldr	x1, [sp, #24]
  409d78:	cmp	x1, x0
  409d7c:	b.eq	409dac <ferror@plt+0x75cc>  // b.none
  409d80:	ldr	x0, [sp, #32]
  409d84:	cmp	x0, #0x0
  409d88:	b.eq	409d9c <ferror@plt+0x75bc>  // b.none
  409d8c:	ldr	x0, [sp, #32]
  409d90:	ldrsb	w0, [x0]
  409d94:	cmp	w0, #0x0
  409d98:	b.ne	409dac <ferror@plt+0x75cc>  // b.any
  409d9c:	ldr	x0, [sp, #40]
  409da0:	b	409e08 <ferror@plt+0x7628>
  409da4:	nop
  409da8:	b	409db0 <ferror@plt+0x75d0>
  409dac:	nop
  409db0:	bl	402750 <__errno_location@plt>
  409db4:	ldr	w0, [x0]
  409db8:	cmp	w0, #0x22
  409dbc:	b.ne	409de4 <ferror@plt+0x7604>  // b.any
  409dc0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  409dc4:	add	x0, x0, #0x370
  409dc8:	ldr	w4, [x0]
  409dcc:	ldr	x3, [sp, #24]
  409dd0:	ldr	x2, [sp, #16]
  409dd4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  409dd8:	add	x1, x0, #0xfb8
  409ddc:	mov	w0, w4
  409de0:	bl	4027b0 <err@plt>
  409de4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  409de8:	add	x0, x0, #0x370
  409dec:	ldr	w4, [x0]
  409df0:	ldr	x3, [sp, #24]
  409df4:	ldr	x2, [sp, #16]
  409df8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  409dfc:	add	x1, x0, #0xfb8
  409e00:	mov	w0, w4
  409e04:	bl	4026f0 <errx@plt>
  409e08:	ldp	x29, x30, [sp], #48
  409e0c:	ret
  409e10:	stp	x29, x30, [sp, #-64]!
  409e14:	mov	x29, sp
  409e18:	str	x0, [sp, #40]
  409e1c:	str	x1, [sp, #32]
  409e20:	str	w2, [sp, #28]
  409e24:	str	xzr, [sp, #48]
  409e28:	bl	402750 <__errno_location@plt>
  409e2c:	str	wzr, [x0]
  409e30:	ldr	x0, [sp, #40]
  409e34:	cmp	x0, #0x0
  409e38:	b.eq	409ea8 <ferror@plt+0x76c8>  // b.none
  409e3c:	ldr	x0, [sp, #40]
  409e40:	ldrsb	w0, [x0]
  409e44:	cmp	w0, #0x0
  409e48:	b.eq	409ea8 <ferror@plt+0x76c8>  // b.none
  409e4c:	add	x0, sp, #0x30
  409e50:	ldr	w2, [sp, #28]
  409e54:	mov	x1, x0
  409e58:	ldr	x0, [sp, #40]
  409e5c:	bl	402520 <strtoumax@plt>
  409e60:	str	x0, [sp, #56]
  409e64:	bl	402750 <__errno_location@plt>
  409e68:	ldr	w0, [x0]
  409e6c:	cmp	w0, #0x0
  409e70:	b.ne	409eb0 <ferror@plt+0x76d0>  // b.any
  409e74:	ldr	x0, [sp, #48]
  409e78:	ldr	x1, [sp, #40]
  409e7c:	cmp	x1, x0
  409e80:	b.eq	409eb0 <ferror@plt+0x76d0>  // b.none
  409e84:	ldr	x0, [sp, #48]
  409e88:	cmp	x0, #0x0
  409e8c:	b.eq	409ea0 <ferror@plt+0x76c0>  // b.none
  409e90:	ldr	x0, [sp, #48]
  409e94:	ldrsb	w0, [x0]
  409e98:	cmp	w0, #0x0
  409e9c:	b.ne	409eb0 <ferror@plt+0x76d0>  // b.any
  409ea0:	ldr	x0, [sp, #56]
  409ea4:	b	409f0c <ferror@plt+0x772c>
  409ea8:	nop
  409eac:	b	409eb4 <ferror@plt+0x76d4>
  409eb0:	nop
  409eb4:	bl	402750 <__errno_location@plt>
  409eb8:	ldr	w0, [x0]
  409ebc:	cmp	w0, #0x22
  409ec0:	b.ne	409ee8 <ferror@plt+0x7708>  // b.any
  409ec4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  409ec8:	add	x0, x0, #0x370
  409ecc:	ldr	w4, [x0]
  409ed0:	ldr	x3, [sp, #40]
  409ed4:	ldr	x2, [sp, #32]
  409ed8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  409edc:	add	x1, x0, #0xfb8
  409ee0:	mov	w0, w4
  409ee4:	bl	4027b0 <err@plt>
  409ee8:	adrp	x0, 422000 <ferror@plt+0x1f820>
  409eec:	add	x0, x0, #0x370
  409ef0:	ldr	w4, [x0]
  409ef4:	ldr	x3, [sp, #40]
  409ef8:	ldr	x2, [sp, #32]
  409efc:	adrp	x0, 40e000 <ferror@plt+0xb820>
  409f00:	add	x1, x0, #0xfb8
  409f04:	mov	w0, w4
  409f08:	bl	4026f0 <errx@plt>
  409f0c:	ldp	x29, x30, [sp], #64
  409f10:	ret
  409f14:	stp	x29, x30, [sp, #-32]!
  409f18:	mov	x29, sp
  409f1c:	str	x0, [sp, #24]
  409f20:	str	x1, [sp, #16]
  409f24:	mov	w2, #0xa                   	// #10
  409f28:	ldr	x1, [sp, #16]
  409f2c:	ldr	x0, [sp, #24]
  409f30:	bl	409e10 <ferror@plt+0x7630>
  409f34:	ldp	x29, x30, [sp], #32
  409f38:	ret
  409f3c:	stp	x29, x30, [sp, #-32]!
  409f40:	mov	x29, sp
  409f44:	str	x0, [sp, #24]
  409f48:	str	x1, [sp, #16]
  409f4c:	mov	w2, #0x10                  	// #16
  409f50:	ldr	x1, [sp, #16]
  409f54:	ldr	x0, [sp, #24]
  409f58:	bl	409e10 <ferror@plt+0x7630>
  409f5c:	ldp	x29, x30, [sp], #32
  409f60:	ret
  409f64:	stp	x29, x30, [sp, #-48]!
  409f68:	mov	x29, sp
  409f6c:	str	x0, [sp, #24]
  409f70:	str	x1, [sp, #16]
  409f74:	str	xzr, [sp, #32]
  409f78:	bl	402750 <__errno_location@plt>
  409f7c:	str	wzr, [x0]
  409f80:	ldr	x0, [sp, #24]
  409f84:	cmp	x0, #0x0
  409f88:	b.eq	409ff4 <ferror@plt+0x7814>  // b.none
  409f8c:	ldr	x0, [sp, #24]
  409f90:	ldrsb	w0, [x0]
  409f94:	cmp	w0, #0x0
  409f98:	b.eq	409ff4 <ferror@plt+0x7814>  // b.none
  409f9c:	add	x0, sp, #0x20
  409fa0:	mov	x1, x0
  409fa4:	ldr	x0, [sp, #24]
  409fa8:	bl	402220 <strtod@plt>
  409fac:	str	d0, [sp, #40]
  409fb0:	bl	402750 <__errno_location@plt>
  409fb4:	ldr	w0, [x0]
  409fb8:	cmp	w0, #0x0
  409fbc:	b.ne	409ffc <ferror@plt+0x781c>  // b.any
  409fc0:	ldr	x0, [sp, #32]
  409fc4:	ldr	x1, [sp, #24]
  409fc8:	cmp	x1, x0
  409fcc:	b.eq	409ffc <ferror@plt+0x781c>  // b.none
  409fd0:	ldr	x0, [sp, #32]
  409fd4:	cmp	x0, #0x0
  409fd8:	b.eq	409fec <ferror@plt+0x780c>  // b.none
  409fdc:	ldr	x0, [sp, #32]
  409fe0:	ldrsb	w0, [x0]
  409fe4:	cmp	w0, #0x0
  409fe8:	b.ne	409ffc <ferror@plt+0x781c>  // b.any
  409fec:	ldr	d0, [sp, #40]
  409ff0:	b	40a058 <ferror@plt+0x7878>
  409ff4:	nop
  409ff8:	b	40a000 <ferror@plt+0x7820>
  409ffc:	nop
  40a000:	bl	402750 <__errno_location@plt>
  40a004:	ldr	w0, [x0]
  40a008:	cmp	w0, #0x22
  40a00c:	b.ne	40a034 <ferror@plt+0x7854>  // b.any
  40a010:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40a014:	add	x0, x0, #0x370
  40a018:	ldr	w4, [x0]
  40a01c:	ldr	x3, [sp, #24]
  40a020:	ldr	x2, [sp, #16]
  40a024:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40a028:	add	x1, x0, #0xfb8
  40a02c:	mov	w0, w4
  40a030:	bl	4027b0 <err@plt>
  40a034:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40a038:	add	x0, x0, #0x370
  40a03c:	ldr	w4, [x0]
  40a040:	ldr	x3, [sp, #24]
  40a044:	ldr	x2, [sp, #16]
  40a048:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40a04c:	add	x1, x0, #0xfb8
  40a050:	mov	w0, w4
  40a054:	bl	4026f0 <errx@plt>
  40a058:	ldp	x29, x30, [sp], #48
  40a05c:	ret
  40a060:	stp	x29, x30, [sp, #-48]!
  40a064:	mov	x29, sp
  40a068:	str	x0, [sp, #24]
  40a06c:	str	x1, [sp, #16]
  40a070:	str	xzr, [sp, #32]
  40a074:	bl	402750 <__errno_location@plt>
  40a078:	str	wzr, [x0]
  40a07c:	ldr	x0, [sp, #24]
  40a080:	cmp	x0, #0x0
  40a084:	b.eq	40a0f4 <ferror@plt+0x7914>  // b.none
  40a088:	ldr	x0, [sp, #24]
  40a08c:	ldrsb	w0, [x0]
  40a090:	cmp	w0, #0x0
  40a094:	b.eq	40a0f4 <ferror@plt+0x7914>  // b.none
  40a098:	add	x0, sp, #0x20
  40a09c:	mov	w2, #0xa                   	// #10
  40a0a0:	mov	x1, x0
  40a0a4:	ldr	x0, [sp, #24]
  40a0a8:	bl	4025b0 <strtol@plt>
  40a0ac:	str	x0, [sp, #40]
  40a0b0:	bl	402750 <__errno_location@plt>
  40a0b4:	ldr	w0, [x0]
  40a0b8:	cmp	w0, #0x0
  40a0bc:	b.ne	40a0fc <ferror@plt+0x791c>  // b.any
  40a0c0:	ldr	x0, [sp, #32]
  40a0c4:	ldr	x1, [sp, #24]
  40a0c8:	cmp	x1, x0
  40a0cc:	b.eq	40a0fc <ferror@plt+0x791c>  // b.none
  40a0d0:	ldr	x0, [sp, #32]
  40a0d4:	cmp	x0, #0x0
  40a0d8:	b.eq	40a0ec <ferror@plt+0x790c>  // b.none
  40a0dc:	ldr	x0, [sp, #32]
  40a0e0:	ldrsb	w0, [x0]
  40a0e4:	cmp	w0, #0x0
  40a0e8:	b.ne	40a0fc <ferror@plt+0x791c>  // b.any
  40a0ec:	ldr	x0, [sp, #40]
  40a0f0:	b	40a158 <ferror@plt+0x7978>
  40a0f4:	nop
  40a0f8:	b	40a100 <ferror@plt+0x7920>
  40a0fc:	nop
  40a100:	bl	402750 <__errno_location@plt>
  40a104:	ldr	w0, [x0]
  40a108:	cmp	w0, #0x22
  40a10c:	b.ne	40a134 <ferror@plt+0x7954>  // b.any
  40a110:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40a114:	add	x0, x0, #0x370
  40a118:	ldr	w4, [x0]
  40a11c:	ldr	x3, [sp, #24]
  40a120:	ldr	x2, [sp, #16]
  40a124:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40a128:	add	x1, x0, #0xfb8
  40a12c:	mov	w0, w4
  40a130:	bl	4027b0 <err@plt>
  40a134:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40a138:	add	x0, x0, #0x370
  40a13c:	ldr	w4, [x0]
  40a140:	ldr	x3, [sp, #24]
  40a144:	ldr	x2, [sp, #16]
  40a148:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40a14c:	add	x1, x0, #0xfb8
  40a150:	mov	w0, w4
  40a154:	bl	4026f0 <errx@plt>
  40a158:	ldp	x29, x30, [sp], #48
  40a15c:	ret
  40a160:	stp	x29, x30, [sp, #-48]!
  40a164:	mov	x29, sp
  40a168:	str	x0, [sp, #24]
  40a16c:	str	x1, [sp, #16]
  40a170:	str	xzr, [sp, #32]
  40a174:	bl	402750 <__errno_location@plt>
  40a178:	str	wzr, [x0]
  40a17c:	ldr	x0, [sp, #24]
  40a180:	cmp	x0, #0x0
  40a184:	b.eq	40a1f4 <ferror@plt+0x7a14>  // b.none
  40a188:	ldr	x0, [sp, #24]
  40a18c:	ldrsb	w0, [x0]
  40a190:	cmp	w0, #0x0
  40a194:	b.eq	40a1f4 <ferror@plt+0x7a14>  // b.none
  40a198:	add	x0, sp, #0x20
  40a19c:	mov	w2, #0xa                   	// #10
  40a1a0:	mov	x1, x0
  40a1a4:	ldr	x0, [sp, #24]
  40a1a8:	bl	402150 <strtoul@plt>
  40a1ac:	str	x0, [sp, #40]
  40a1b0:	bl	402750 <__errno_location@plt>
  40a1b4:	ldr	w0, [x0]
  40a1b8:	cmp	w0, #0x0
  40a1bc:	b.ne	40a1fc <ferror@plt+0x7a1c>  // b.any
  40a1c0:	ldr	x0, [sp, #32]
  40a1c4:	ldr	x1, [sp, #24]
  40a1c8:	cmp	x1, x0
  40a1cc:	b.eq	40a1fc <ferror@plt+0x7a1c>  // b.none
  40a1d0:	ldr	x0, [sp, #32]
  40a1d4:	cmp	x0, #0x0
  40a1d8:	b.eq	40a1ec <ferror@plt+0x7a0c>  // b.none
  40a1dc:	ldr	x0, [sp, #32]
  40a1e0:	ldrsb	w0, [x0]
  40a1e4:	cmp	w0, #0x0
  40a1e8:	b.ne	40a1fc <ferror@plt+0x7a1c>  // b.any
  40a1ec:	ldr	x0, [sp, #40]
  40a1f0:	b	40a258 <ferror@plt+0x7a78>
  40a1f4:	nop
  40a1f8:	b	40a200 <ferror@plt+0x7a20>
  40a1fc:	nop
  40a200:	bl	402750 <__errno_location@plt>
  40a204:	ldr	w0, [x0]
  40a208:	cmp	w0, #0x22
  40a20c:	b.ne	40a234 <ferror@plt+0x7a54>  // b.any
  40a210:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40a214:	add	x0, x0, #0x370
  40a218:	ldr	w4, [x0]
  40a21c:	ldr	x3, [sp, #24]
  40a220:	ldr	x2, [sp, #16]
  40a224:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40a228:	add	x1, x0, #0xfb8
  40a22c:	mov	w0, w4
  40a230:	bl	4027b0 <err@plt>
  40a234:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40a238:	add	x0, x0, #0x370
  40a23c:	ldr	w4, [x0]
  40a240:	ldr	x3, [sp, #24]
  40a244:	ldr	x2, [sp, #16]
  40a248:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40a24c:	add	x1, x0, #0xfb8
  40a250:	mov	w0, w4
  40a254:	bl	4026f0 <errx@plt>
  40a258:	ldp	x29, x30, [sp], #48
  40a25c:	ret
  40a260:	stp	x29, x30, [sp, #-48]!
  40a264:	mov	x29, sp
  40a268:	str	x0, [sp, #24]
  40a26c:	str	x1, [sp, #16]
  40a270:	add	x0, sp, #0x28
  40a274:	mov	x1, x0
  40a278:	ldr	x0, [sp, #24]
  40a27c:	bl	40969c <ferror@plt+0x6ebc>
  40a280:	cmp	w0, #0x0
  40a284:	b.ne	40a290 <ferror@plt+0x7ab0>  // b.any
  40a288:	ldr	x0, [sp, #40]
  40a28c:	b	40a2e8 <ferror@plt+0x7b08>
  40a290:	bl	402750 <__errno_location@plt>
  40a294:	ldr	w0, [x0]
  40a298:	cmp	w0, #0x0
  40a29c:	b.eq	40a2c4 <ferror@plt+0x7ae4>  // b.none
  40a2a0:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40a2a4:	add	x0, x0, #0x370
  40a2a8:	ldr	w4, [x0]
  40a2ac:	ldr	x3, [sp, #24]
  40a2b0:	ldr	x2, [sp, #16]
  40a2b4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40a2b8:	add	x1, x0, #0xfb8
  40a2bc:	mov	w0, w4
  40a2c0:	bl	4027b0 <err@plt>
  40a2c4:	adrp	x0, 422000 <ferror@plt+0x1f820>
  40a2c8:	add	x0, x0, #0x370
  40a2cc:	ldr	w4, [x0]
  40a2d0:	ldr	x3, [sp, #24]
  40a2d4:	ldr	x2, [sp, #16]
  40a2d8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40a2dc:	add	x1, x0, #0xfb8
  40a2e0:	mov	w0, w4
  40a2e4:	bl	4026f0 <errx@plt>
  40a2e8:	ldp	x29, x30, [sp], #48
  40a2ec:	ret
  40a2f0:	stp	x29, x30, [sp, #-64]!
  40a2f4:	mov	x29, sp
  40a2f8:	str	x0, [sp, #40]
  40a2fc:	str	x1, [sp, #32]
  40a300:	str	x2, [sp, #24]
  40a304:	ldr	x1, [sp, #24]
  40a308:	ldr	x0, [sp, #40]
  40a30c:	bl	409f64 <ferror@plt+0x7784>
  40a310:	str	d0, [sp, #56]
  40a314:	ldr	d0, [sp, #56]
  40a318:	fcvtzs	d0, d0
  40a31c:	ldr	x0, [sp, #32]
  40a320:	str	d0, [x0]
  40a324:	ldr	x0, [sp, #32]
  40a328:	ldr	d0, [x0]
  40a32c:	scvtf	d0, d0
  40a330:	ldr	d1, [sp, #56]
  40a334:	fsub	d0, d1, d0
  40a338:	mov	x0, #0x848000000000        	// #145685290680320
  40a33c:	movk	x0, #0x412e, lsl #48
  40a340:	fmov	d1, x0
  40a344:	fmul	d0, d0, d1
  40a348:	fcvtzs	d0, d0
  40a34c:	ldr	x0, [sp, #32]
  40a350:	str	d0, [x0, #8]
  40a354:	nop
  40a358:	ldp	x29, x30, [sp], #64
  40a35c:	ret
  40a360:	sub	sp, sp, #0x20
  40a364:	str	w0, [sp, #12]
  40a368:	str	x1, [sp]
  40a36c:	strh	wzr, [sp, #30]
  40a370:	ldr	w0, [sp, #12]
  40a374:	and	w0, w0, #0xf000
  40a378:	cmp	w0, #0x4, lsl #12
  40a37c:	b.ne	40a3a4 <ferror@plt+0x7bc4>  // b.any
  40a380:	ldrh	w0, [sp, #30]
  40a384:	add	w1, w0, #0x1
  40a388:	strh	w1, [sp, #30]
  40a38c:	and	x0, x0, #0xffff
  40a390:	ldr	x1, [sp]
  40a394:	add	x0, x1, x0
  40a398:	mov	w1, #0x64                  	// #100
  40a39c:	strb	w1, [x0]
  40a3a0:	b	40a4d8 <ferror@plt+0x7cf8>
  40a3a4:	ldr	w0, [sp, #12]
  40a3a8:	and	w0, w0, #0xf000
  40a3ac:	cmp	w0, #0xa, lsl #12
  40a3b0:	b.ne	40a3d8 <ferror@plt+0x7bf8>  // b.any
  40a3b4:	ldrh	w0, [sp, #30]
  40a3b8:	add	w1, w0, #0x1
  40a3bc:	strh	w1, [sp, #30]
  40a3c0:	and	x0, x0, #0xffff
  40a3c4:	ldr	x1, [sp]
  40a3c8:	add	x0, x1, x0
  40a3cc:	mov	w1, #0x6c                  	// #108
  40a3d0:	strb	w1, [x0]
  40a3d4:	b	40a4d8 <ferror@plt+0x7cf8>
  40a3d8:	ldr	w0, [sp, #12]
  40a3dc:	and	w0, w0, #0xf000
  40a3e0:	cmp	w0, #0x2, lsl #12
  40a3e4:	b.ne	40a40c <ferror@plt+0x7c2c>  // b.any
  40a3e8:	ldrh	w0, [sp, #30]
  40a3ec:	add	w1, w0, #0x1
  40a3f0:	strh	w1, [sp, #30]
  40a3f4:	and	x0, x0, #0xffff
  40a3f8:	ldr	x1, [sp]
  40a3fc:	add	x0, x1, x0
  40a400:	mov	w1, #0x63                  	// #99
  40a404:	strb	w1, [x0]
  40a408:	b	40a4d8 <ferror@plt+0x7cf8>
  40a40c:	ldr	w0, [sp, #12]
  40a410:	and	w0, w0, #0xf000
  40a414:	cmp	w0, #0x6, lsl #12
  40a418:	b.ne	40a440 <ferror@plt+0x7c60>  // b.any
  40a41c:	ldrh	w0, [sp, #30]
  40a420:	add	w1, w0, #0x1
  40a424:	strh	w1, [sp, #30]
  40a428:	and	x0, x0, #0xffff
  40a42c:	ldr	x1, [sp]
  40a430:	add	x0, x1, x0
  40a434:	mov	w1, #0x62                  	// #98
  40a438:	strb	w1, [x0]
  40a43c:	b	40a4d8 <ferror@plt+0x7cf8>
  40a440:	ldr	w0, [sp, #12]
  40a444:	and	w0, w0, #0xf000
  40a448:	cmp	w0, #0xc, lsl #12
  40a44c:	b.ne	40a474 <ferror@plt+0x7c94>  // b.any
  40a450:	ldrh	w0, [sp, #30]
  40a454:	add	w1, w0, #0x1
  40a458:	strh	w1, [sp, #30]
  40a45c:	and	x0, x0, #0xffff
  40a460:	ldr	x1, [sp]
  40a464:	add	x0, x1, x0
  40a468:	mov	w1, #0x73                  	// #115
  40a46c:	strb	w1, [x0]
  40a470:	b	40a4d8 <ferror@plt+0x7cf8>
  40a474:	ldr	w0, [sp, #12]
  40a478:	and	w0, w0, #0xf000
  40a47c:	cmp	w0, #0x1, lsl #12
  40a480:	b.ne	40a4a8 <ferror@plt+0x7cc8>  // b.any
  40a484:	ldrh	w0, [sp, #30]
  40a488:	add	w1, w0, #0x1
  40a48c:	strh	w1, [sp, #30]
  40a490:	and	x0, x0, #0xffff
  40a494:	ldr	x1, [sp]
  40a498:	add	x0, x1, x0
  40a49c:	mov	w1, #0x70                  	// #112
  40a4a0:	strb	w1, [x0]
  40a4a4:	b	40a4d8 <ferror@plt+0x7cf8>
  40a4a8:	ldr	w0, [sp, #12]
  40a4ac:	and	w0, w0, #0xf000
  40a4b0:	cmp	w0, #0x8, lsl #12
  40a4b4:	b.ne	40a4d8 <ferror@plt+0x7cf8>  // b.any
  40a4b8:	ldrh	w0, [sp, #30]
  40a4bc:	add	w1, w0, #0x1
  40a4c0:	strh	w1, [sp, #30]
  40a4c4:	and	x0, x0, #0xffff
  40a4c8:	ldr	x1, [sp]
  40a4cc:	add	x0, x1, x0
  40a4d0:	mov	w1, #0x2d                  	// #45
  40a4d4:	strb	w1, [x0]
  40a4d8:	ldr	w0, [sp, #12]
  40a4dc:	and	w0, w0, #0x100
  40a4e0:	cmp	w0, #0x0
  40a4e4:	b.eq	40a4f0 <ferror@plt+0x7d10>  // b.none
  40a4e8:	mov	w0, #0x72                  	// #114
  40a4ec:	b	40a4f4 <ferror@plt+0x7d14>
  40a4f0:	mov	w0, #0x2d                  	// #45
  40a4f4:	ldrh	w1, [sp, #30]
  40a4f8:	add	w2, w1, #0x1
  40a4fc:	strh	w2, [sp, #30]
  40a500:	and	x1, x1, #0xffff
  40a504:	ldr	x2, [sp]
  40a508:	add	x1, x2, x1
  40a50c:	strb	w0, [x1]
  40a510:	ldr	w0, [sp, #12]
  40a514:	and	w0, w0, #0x80
  40a518:	cmp	w0, #0x0
  40a51c:	b.eq	40a528 <ferror@plt+0x7d48>  // b.none
  40a520:	mov	w0, #0x77                  	// #119
  40a524:	b	40a52c <ferror@plt+0x7d4c>
  40a528:	mov	w0, #0x2d                  	// #45
  40a52c:	ldrh	w1, [sp, #30]
  40a530:	add	w2, w1, #0x1
  40a534:	strh	w2, [sp, #30]
  40a538:	and	x1, x1, #0xffff
  40a53c:	ldr	x2, [sp]
  40a540:	add	x1, x2, x1
  40a544:	strb	w0, [x1]
  40a548:	ldr	w0, [sp, #12]
  40a54c:	and	w0, w0, #0x800
  40a550:	cmp	w0, #0x0
  40a554:	b.eq	40a578 <ferror@plt+0x7d98>  // b.none
  40a558:	ldr	w0, [sp, #12]
  40a55c:	and	w0, w0, #0x40
  40a560:	cmp	w0, #0x0
  40a564:	b.eq	40a570 <ferror@plt+0x7d90>  // b.none
  40a568:	mov	w0, #0x73                  	// #115
  40a56c:	b	40a594 <ferror@plt+0x7db4>
  40a570:	mov	w0, #0x53                  	// #83
  40a574:	b	40a594 <ferror@plt+0x7db4>
  40a578:	ldr	w0, [sp, #12]
  40a57c:	and	w0, w0, #0x40
  40a580:	cmp	w0, #0x0
  40a584:	b.eq	40a590 <ferror@plt+0x7db0>  // b.none
  40a588:	mov	w0, #0x78                  	// #120
  40a58c:	b	40a594 <ferror@plt+0x7db4>
  40a590:	mov	w0, #0x2d                  	// #45
  40a594:	ldrh	w1, [sp, #30]
  40a598:	add	w2, w1, #0x1
  40a59c:	strh	w2, [sp, #30]
  40a5a0:	and	x1, x1, #0xffff
  40a5a4:	ldr	x2, [sp]
  40a5a8:	add	x1, x2, x1
  40a5ac:	strb	w0, [x1]
  40a5b0:	ldr	w0, [sp, #12]
  40a5b4:	and	w0, w0, #0x20
  40a5b8:	cmp	w0, #0x0
  40a5bc:	b.eq	40a5c8 <ferror@plt+0x7de8>  // b.none
  40a5c0:	mov	w0, #0x72                  	// #114
  40a5c4:	b	40a5cc <ferror@plt+0x7dec>
  40a5c8:	mov	w0, #0x2d                  	// #45
  40a5cc:	ldrh	w1, [sp, #30]
  40a5d0:	add	w2, w1, #0x1
  40a5d4:	strh	w2, [sp, #30]
  40a5d8:	and	x1, x1, #0xffff
  40a5dc:	ldr	x2, [sp]
  40a5e0:	add	x1, x2, x1
  40a5e4:	strb	w0, [x1]
  40a5e8:	ldr	w0, [sp, #12]
  40a5ec:	and	w0, w0, #0x10
  40a5f0:	cmp	w0, #0x0
  40a5f4:	b.eq	40a600 <ferror@plt+0x7e20>  // b.none
  40a5f8:	mov	w0, #0x77                  	// #119
  40a5fc:	b	40a604 <ferror@plt+0x7e24>
  40a600:	mov	w0, #0x2d                  	// #45
  40a604:	ldrh	w1, [sp, #30]
  40a608:	add	w2, w1, #0x1
  40a60c:	strh	w2, [sp, #30]
  40a610:	and	x1, x1, #0xffff
  40a614:	ldr	x2, [sp]
  40a618:	add	x1, x2, x1
  40a61c:	strb	w0, [x1]
  40a620:	ldr	w0, [sp, #12]
  40a624:	and	w0, w0, #0x400
  40a628:	cmp	w0, #0x0
  40a62c:	b.eq	40a650 <ferror@plt+0x7e70>  // b.none
  40a630:	ldr	w0, [sp, #12]
  40a634:	and	w0, w0, #0x8
  40a638:	cmp	w0, #0x0
  40a63c:	b.eq	40a648 <ferror@plt+0x7e68>  // b.none
  40a640:	mov	w0, #0x73                  	// #115
  40a644:	b	40a66c <ferror@plt+0x7e8c>
  40a648:	mov	w0, #0x53                  	// #83
  40a64c:	b	40a66c <ferror@plt+0x7e8c>
  40a650:	ldr	w0, [sp, #12]
  40a654:	and	w0, w0, #0x8
  40a658:	cmp	w0, #0x0
  40a65c:	b.eq	40a668 <ferror@plt+0x7e88>  // b.none
  40a660:	mov	w0, #0x78                  	// #120
  40a664:	b	40a66c <ferror@plt+0x7e8c>
  40a668:	mov	w0, #0x2d                  	// #45
  40a66c:	ldrh	w1, [sp, #30]
  40a670:	add	w2, w1, #0x1
  40a674:	strh	w2, [sp, #30]
  40a678:	and	x1, x1, #0xffff
  40a67c:	ldr	x2, [sp]
  40a680:	add	x1, x2, x1
  40a684:	strb	w0, [x1]
  40a688:	ldr	w0, [sp, #12]
  40a68c:	and	w0, w0, #0x4
  40a690:	cmp	w0, #0x0
  40a694:	b.eq	40a6a0 <ferror@plt+0x7ec0>  // b.none
  40a698:	mov	w0, #0x72                  	// #114
  40a69c:	b	40a6a4 <ferror@plt+0x7ec4>
  40a6a0:	mov	w0, #0x2d                  	// #45
  40a6a4:	ldrh	w1, [sp, #30]
  40a6a8:	add	w2, w1, #0x1
  40a6ac:	strh	w2, [sp, #30]
  40a6b0:	and	x1, x1, #0xffff
  40a6b4:	ldr	x2, [sp]
  40a6b8:	add	x1, x2, x1
  40a6bc:	strb	w0, [x1]
  40a6c0:	ldr	w0, [sp, #12]
  40a6c4:	and	w0, w0, #0x2
  40a6c8:	cmp	w0, #0x0
  40a6cc:	b.eq	40a6d8 <ferror@plt+0x7ef8>  // b.none
  40a6d0:	mov	w0, #0x77                  	// #119
  40a6d4:	b	40a6dc <ferror@plt+0x7efc>
  40a6d8:	mov	w0, #0x2d                  	// #45
  40a6dc:	ldrh	w1, [sp, #30]
  40a6e0:	add	w2, w1, #0x1
  40a6e4:	strh	w2, [sp, #30]
  40a6e8:	and	x1, x1, #0xffff
  40a6ec:	ldr	x2, [sp]
  40a6f0:	add	x1, x2, x1
  40a6f4:	strb	w0, [x1]
  40a6f8:	ldr	w0, [sp, #12]
  40a6fc:	and	w0, w0, #0x200
  40a700:	cmp	w0, #0x0
  40a704:	b.eq	40a728 <ferror@plt+0x7f48>  // b.none
  40a708:	ldr	w0, [sp, #12]
  40a70c:	and	w0, w0, #0x1
  40a710:	cmp	w0, #0x0
  40a714:	b.eq	40a720 <ferror@plt+0x7f40>  // b.none
  40a718:	mov	w0, #0x74                  	// #116
  40a71c:	b	40a744 <ferror@plt+0x7f64>
  40a720:	mov	w0, #0x54                  	// #84
  40a724:	b	40a744 <ferror@plt+0x7f64>
  40a728:	ldr	w0, [sp, #12]
  40a72c:	and	w0, w0, #0x1
  40a730:	cmp	w0, #0x0
  40a734:	b.eq	40a740 <ferror@plt+0x7f60>  // b.none
  40a738:	mov	w0, #0x78                  	// #120
  40a73c:	b	40a744 <ferror@plt+0x7f64>
  40a740:	mov	w0, #0x2d                  	// #45
  40a744:	ldrh	w1, [sp, #30]
  40a748:	add	w2, w1, #0x1
  40a74c:	strh	w2, [sp, #30]
  40a750:	and	x1, x1, #0xffff
  40a754:	ldr	x2, [sp]
  40a758:	add	x1, x2, x1
  40a75c:	strb	w0, [x1]
  40a760:	ldrh	w0, [sp, #30]
  40a764:	ldr	x1, [sp]
  40a768:	add	x0, x1, x0
  40a76c:	strb	wzr, [x0]
  40a770:	ldr	x0, [sp]
  40a774:	add	sp, sp, #0x20
  40a778:	ret
  40a77c:	sub	sp, sp, #0x20
  40a780:	str	x0, [sp, #8]
  40a784:	mov	w0, #0xa                   	// #10
  40a788:	str	w0, [sp, #28]
  40a78c:	b	40a7b4 <ferror@plt+0x7fd4>
  40a790:	ldr	w0, [sp, #28]
  40a794:	mov	x1, #0x1                   	// #1
  40a798:	lsl	x0, x1, x0
  40a79c:	ldr	x1, [sp, #8]
  40a7a0:	cmp	x1, x0
  40a7a4:	b.cc	40a7c4 <ferror@plt+0x7fe4>  // b.lo, b.ul, b.last
  40a7a8:	ldr	w0, [sp, #28]
  40a7ac:	add	w0, w0, #0xa
  40a7b0:	str	w0, [sp, #28]
  40a7b4:	ldr	w0, [sp, #28]
  40a7b8:	cmp	w0, #0x3c
  40a7bc:	b.le	40a790 <ferror@plt+0x7fb0>
  40a7c0:	b	40a7c8 <ferror@plt+0x7fe8>
  40a7c4:	nop
  40a7c8:	ldr	w0, [sp, #28]
  40a7cc:	sub	w0, w0, #0xa
  40a7d0:	add	sp, sp, #0x20
  40a7d4:	ret
  40a7d8:	stp	x29, x30, [sp, #-128]!
  40a7dc:	mov	x29, sp
  40a7e0:	str	w0, [sp, #28]
  40a7e4:	str	x1, [sp, #16]
  40a7e8:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40a7ec:	add	x0, x0, #0xfc8
  40a7f0:	str	x0, [sp, #88]
  40a7f4:	add	x0, sp, #0x20
  40a7f8:	str	x0, [sp, #104]
  40a7fc:	ldr	w0, [sp, #28]
  40a800:	and	w0, w0, #0x2
  40a804:	cmp	w0, #0x0
  40a808:	b.eq	40a820 <ferror@plt+0x8040>  // b.none
  40a80c:	ldr	x0, [sp, #104]
  40a810:	add	x1, x0, #0x1
  40a814:	str	x1, [sp, #104]
  40a818:	mov	w1, #0x20                  	// #32
  40a81c:	strb	w1, [x0]
  40a820:	ldr	x0, [sp, #16]
  40a824:	bl	40a77c <ferror@plt+0x7f9c>
  40a828:	str	w0, [sp, #84]
  40a82c:	ldr	w0, [sp, #84]
  40a830:	cmp	w0, #0x0
  40a834:	b.eq	40a860 <ferror@plt+0x8080>  // b.none
  40a838:	ldr	w0, [sp, #84]
  40a83c:	mov	w1, #0x6667                	// #26215
  40a840:	movk	w1, #0x6666, lsl #16
  40a844:	smull	x1, w0, w1
  40a848:	lsr	x1, x1, #32
  40a84c:	asr	w1, w1, #2
  40a850:	asr	w0, w0, #31
  40a854:	sub	w0, w1, w0
  40a858:	sxtw	x0, w0
  40a85c:	b	40a864 <ferror@plt+0x8084>
  40a860:	mov	x0, #0x0                   	// #0
  40a864:	ldr	x1, [sp, #88]
  40a868:	add	x0, x1, x0
  40a86c:	ldrb	w0, [x0]
  40a870:	strb	w0, [sp, #83]
  40a874:	ldr	w0, [sp, #84]
  40a878:	cmp	w0, #0x0
  40a87c:	b.eq	40a890 <ferror@plt+0x80b0>  // b.none
  40a880:	ldr	w0, [sp, #84]
  40a884:	ldr	x1, [sp, #16]
  40a888:	lsr	x0, x1, x0
  40a88c:	b	40a894 <ferror@plt+0x80b4>
  40a890:	ldr	x0, [sp, #16]
  40a894:	str	w0, [sp, #124]
  40a898:	ldr	w0, [sp, #84]
  40a89c:	cmp	w0, #0x0
  40a8a0:	b.eq	40a8c0 <ferror@plt+0x80e0>  // b.none
  40a8a4:	ldr	w0, [sp, #84]
  40a8a8:	mov	x1, #0xffffffffffffffff    	// #-1
  40a8ac:	lsl	x0, x1, x0
  40a8b0:	mvn	x1, x0
  40a8b4:	ldr	x0, [sp, #16]
  40a8b8:	and	x0, x1, x0
  40a8bc:	b	40a8c4 <ferror@plt+0x80e4>
  40a8c0:	mov	x0, #0x0                   	// #0
  40a8c4:	str	x0, [sp, #112]
  40a8c8:	ldr	x0, [sp, #104]
  40a8cc:	add	x1, x0, #0x1
  40a8d0:	str	x1, [sp, #104]
  40a8d4:	ldrb	w1, [sp, #83]
  40a8d8:	strb	w1, [x0]
  40a8dc:	ldr	w0, [sp, #28]
  40a8e0:	and	w0, w0, #0x1
  40a8e4:	cmp	w0, #0x0
  40a8e8:	b.eq	40a920 <ferror@plt+0x8140>  // b.none
  40a8ec:	ldrsb	w0, [sp, #83]
  40a8f0:	cmp	w0, #0x42
  40a8f4:	b.eq	40a920 <ferror@plt+0x8140>  // b.none
  40a8f8:	ldr	x0, [sp, #104]
  40a8fc:	add	x1, x0, #0x1
  40a900:	str	x1, [sp, #104]
  40a904:	mov	w1, #0x69                  	// #105
  40a908:	strb	w1, [x0]
  40a90c:	ldr	x0, [sp, #104]
  40a910:	add	x1, x0, #0x1
  40a914:	str	x1, [sp, #104]
  40a918:	mov	w1, #0x42                  	// #66
  40a91c:	strb	w1, [x0]
  40a920:	ldr	x0, [sp, #104]
  40a924:	strb	wzr, [x0]
  40a928:	ldr	x0, [sp, #112]
  40a92c:	cmp	x0, #0x0
  40a930:	b.eq	40aa08 <ferror@plt+0x8228>  // b.none
  40a934:	ldr	w0, [sp, #28]
  40a938:	and	w0, w0, #0x4
  40a93c:	cmp	w0, #0x0
  40a940:	b.eq	40a9b8 <ferror@plt+0x81d8>  // b.none
  40a944:	ldr	w0, [sp, #84]
  40a948:	sub	w0, w0, #0xa
  40a94c:	ldr	x1, [sp, #112]
  40a950:	lsr	x0, x1, x0
  40a954:	add	x1, x0, #0x5
  40a958:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40a95c:	movk	x0, #0xcccd
  40a960:	umulh	x0, x1, x0
  40a964:	lsr	x0, x0, #3
  40a968:	str	x0, [sp, #112]
  40a96c:	ldr	x2, [sp, #112]
  40a970:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40a974:	movk	x0, #0xcccd
  40a978:	umulh	x0, x2, x0
  40a97c:	lsr	x1, x0, #3
  40a980:	mov	x0, x1
  40a984:	lsl	x0, x0, #2
  40a988:	add	x0, x0, x1
  40a98c:	lsl	x0, x0, #1
  40a990:	sub	x1, x2, x0
  40a994:	cmp	x1, #0x0
  40a998:	b.ne	40aa08 <ferror@plt+0x8228>  // b.any
  40a99c:	ldr	x1, [sp, #112]
  40a9a0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40a9a4:	movk	x0, #0xcccd
  40a9a8:	umulh	x0, x1, x0
  40a9ac:	lsr	x0, x0, #3
  40a9b0:	str	x0, [sp, #112]
  40a9b4:	b	40aa08 <ferror@plt+0x8228>
  40a9b8:	ldr	w0, [sp, #84]
  40a9bc:	sub	w0, w0, #0xa
  40a9c0:	ldr	x1, [sp, #112]
  40a9c4:	lsr	x0, x1, x0
  40a9c8:	add	x0, x0, #0x32
  40a9cc:	lsr	x1, x0, #2
  40a9d0:	mov	x0, #0xf5c3                	// #62915
  40a9d4:	movk	x0, #0x5c28, lsl #16
  40a9d8:	movk	x0, #0xc28f, lsl #32
  40a9dc:	movk	x0, #0x28f5, lsl #48
  40a9e0:	umulh	x0, x1, x0
  40a9e4:	lsr	x0, x0, #2
  40a9e8:	str	x0, [sp, #112]
  40a9ec:	ldr	x0, [sp, #112]
  40a9f0:	cmp	x0, #0xa
  40a9f4:	b.ne	40aa08 <ferror@plt+0x8228>  // b.any
  40a9f8:	ldr	w0, [sp, #124]
  40a9fc:	add	w0, w0, #0x1
  40aa00:	str	w0, [sp, #124]
  40aa04:	str	xzr, [sp, #112]
  40aa08:	ldr	x0, [sp, #112]
  40aa0c:	cmp	x0, #0x0
  40aa10:	b.eq	40aa94 <ferror@plt+0x82b4>  // b.none
  40aa14:	bl	402320 <localeconv@plt>
  40aa18:	str	x0, [sp, #72]
  40aa1c:	ldr	x0, [sp, #72]
  40aa20:	cmp	x0, #0x0
  40aa24:	b.eq	40aa34 <ferror@plt+0x8254>  // b.none
  40aa28:	ldr	x0, [sp, #72]
  40aa2c:	ldr	x0, [x0]
  40aa30:	b	40aa38 <ferror@plt+0x8258>
  40aa34:	mov	x0, #0x0                   	// #0
  40aa38:	str	x0, [sp, #96]
  40aa3c:	ldr	x0, [sp, #96]
  40aa40:	cmp	x0, #0x0
  40aa44:	b.eq	40aa58 <ferror@plt+0x8278>  // b.none
  40aa48:	ldr	x0, [sp, #96]
  40aa4c:	ldrsb	w0, [x0]
  40aa50:	cmp	w0, #0x0
  40aa54:	b.ne	40aa64 <ferror@plt+0x8284>  // b.any
  40aa58:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40aa5c:	add	x0, x0, #0xfd0
  40aa60:	str	x0, [sp, #96]
  40aa64:	add	x0, sp, #0x20
  40aa68:	add	x7, sp, #0x28
  40aa6c:	mov	x6, x0
  40aa70:	ldr	x5, [sp, #112]
  40aa74:	ldr	x4, [sp, #96]
  40aa78:	ldr	w3, [sp, #124]
  40aa7c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40aa80:	add	x2, x0, #0xfd8
  40aa84:	mov	x1, #0x20                  	// #32
  40aa88:	mov	x0, x7
  40aa8c:	bl	402310 <snprintf@plt>
  40aa90:	b	40aab8 <ferror@plt+0x82d8>
  40aa94:	add	x0, sp, #0x20
  40aa98:	add	x5, sp, #0x28
  40aa9c:	mov	x4, x0
  40aaa0:	ldr	w3, [sp, #124]
  40aaa4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40aaa8:	add	x2, x0, #0xfe8
  40aaac:	mov	x1, #0x20                  	// #32
  40aab0:	mov	x0, x5
  40aab4:	bl	402310 <snprintf@plt>
  40aab8:	add	x0, sp, #0x28
  40aabc:	bl	4024c0 <strdup@plt>
  40aac0:	ldp	x29, x30, [sp], #128
  40aac4:	ret
  40aac8:	stp	x29, x30, [sp, #-96]!
  40aacc:	mov	x29, sp
  40aad0:	str	x0, [sp, #40]
  40aad4:	str	x1, [sp, #32]
  40aad8:	str	x2, [sp, #24]
  40aadc:	str	x3, [sp, #16]
  40aae0:	str	xzr, [sp, #88]
  40aae4:	str	xzr, [sp, #72]
  40aae8:	ldr	x0, [sp, #40]
  40aaec:	cmp	x0, #0x0
  40aaf0:	b.eq	40ab28 <ferror@plt+0x8348>  // b.none
  40aaf4:	ldr	x0, [sp, #40]
  40aaf8:	ldrsb	w0, [x0]
  40aafc:	cmp	w0, #0x0
  40ab00:	b.eq	40ab28 <ferror@plt+0x8348>  // b.none
  40ab04:	ldr	x0, [sp, #32]
  40ab08:	cmp	x0, #0x0
  40ab0c:	b.eq	40ab28 <ferror@plt+0x8348>  // b.none
  40ab10:	ldr	x0, [sp, #24]
  40ab14:	cmp	x0, #0x0
  40ab18:	b.eq	40ab28 <ferror@plt+0x8348>  // b.none
  40ab1c:	ldr	x0, [sp, #16]
  40ab20:	cmp	x0, #0x0
  40ab24:	b.ne	40ab30 <ferror@plt+0x8350>  // b.any
  40ab28:	mov	w0, #0xffffffff            	// #-1
  40ab2c:	b	40ac84 <ferror@plt+0x84a4>
  40ab30:	ldr	x0, [sp, #40]
  40ab34:	str	x0, [sp, #80]
  40ab38:	b	40ac5c <ferror@plt+0x847c>
  40ab3c:	str	xzr, [sp, #64]
  40ab40:	ldr	x1, [sp, #72]
  40ab44:	ldr	x0, [sp, #24]
  40ab48:	cmp	x1, x0
  40ab4c:	b.cc	40ab58 <ferror@plt+0x8378>  // b.lo, b.ul, b.last
  40ab50:	mov	w0, #0xfffffffe            	// #-2
  40ab54:	b	40ac84 <ferror@plt+0x84a4>
  40ab58:	ldr	x0, [sp, #88]
  40ab5c:	cmp	x0, #0x0
  40ab60:	b.ne	40ab6c <ferror@plt+0x838c>  // b.any
  40ab64:	ldr	x0, [sp, #80]
  40ab68:	str	x0, [sp, #88]
  40ab6c:	ldr	x0, [sp, #80]
  40ab70:	ldrsb	w0, [x0]
  40ab74:	cmp	w0, #0x2c
  40ab78:	b.ne	40ab84 <ferror@plt+0x83a4>  // b.any
  40ab7c:	ldr	x0, [sp, #80]
  40ab80:	str	x0, [sp, #64]
  40ab84:	ldr	x0, [sp, #80]
  40ab88:	add	x0, x0, #0x1
  40ab8c:	ldrsb	w0, [x0]
  40ab90:	cmp	w0, #0x0
  40ab94:	b.ne	40aba4 <ferror@plt+0x83c4>  // b.any
  40ab98:	ldr	x0, [sp, #80]
  40ab9c:	add	x0, x0, #0x1
  40aba0:	str	x0, [sp, #64]
  40aba4:	ldr	x0, [sp, #88]
  40aba8:	cmp	x0, #0x0
  40abac:	b.eq	40ac4c <ferror@plt+0x846c>  // b.none
  40abb0:	ldr	x0, [sp, #64]
  40abb4:	cmp	x0, #0x0
  40abb8:	b.eq	40ac4c <ferror@plt+0x846c>  // b.none
  40abbc:	ldr	x1, [sp, #64]
  40abc0:	ldr	x0, [sp, #88]
  40abc4:	cmp	x1, x0
  40abc8:	b.hi	40abd4 <ferror@plt+0x83f4>  // b.pmore
  40abcc:	mov	w0, #0xffffffff            	// #-1
  40abd0:	b	40ac84 <ferror@plt+0x84a4>
  40abd4:	ldr	x1, [sp, #64]
  40abd8:	ldr	x0, [sp, #88]
  40abdc:	sub	x0, x1, x0
  40abe0:	ldr	x2, [sp, #16]
  40abe4:	mov	x1, x0
  40abe8:	ldr	x0, [sp, #88]
  40abec:	blr	x2
  40abf0:	str	w0, [sp, #60]
  40abf4:	ldr	w0, [sp, #60]
  40abf8:	cmn	w0, #0x1
  40abfc:	b.ne	40ac08 <ferror@plt+0x8428>  // b.any
  40ac00:	mov	w0, #0xffffffff            	// #-1
  40ac04:	b	40ac84 <ferror@plt+0x84a4>
  40ac08:	ldr	x0, [sp, #72]
  40ac0c:	add	x1, x0, #0x1
  40ac10:	str	x1, [sp, #72]
  40ac14:	lsl	x0, x0, #2
  40ac18:	ldr	x1, [sp, #32]
  40ac1c:	add	x0, x1, x0
  40ac20:	ldr	w1, [sp, #60]
  40ac24:	str	w1, [x0]
  40ac28:	str	xzr, [sp, #88]
  40ac2c:	ldr	x0, [sp, #64]
  40ac30:	cmp	x0, #0x0
  40ac34:	b.eq	40ac50 <ferror@plt+0x8470>  // b.none
  40ac38:	ldr	x0, [sp, #64]
  40ac3c:	ldrsb	w0, [x0]
  40ac40:	cmp	w0, #0x0
  40ac44:	b.eq	40ac7c <ferror@plt+0x849c>  // b.none
  40ac48:	b	40ac50 <ferror@plt+0x8470>
  40ac4c:	nop
  40ac50:	ldr	x0, [sp, #80]
  40ac54:	add	x0, x0, #0x1
  40ac58:	str	x0, [sp, #80]
  40ac5c:	ldr	x0, [sp, #80]
  40ac60:	cmp	x0, #0x0
  40ac64:	b.eq	40ac80 <ferror@plt+0x84a0>  // b.none
  40ac68:	ldr	x0, [sp, #80]
  40ac6c:	ldrsb	w0, [x0]
  40ac70:	cmp	w0, #0x0
  40ac74:	b.ne	40ab3c <ferror@plt+0x835c>  // b.any
  40ac78:	b	40ac80 <ferror@plt+0x84a0>
  40ac7c:	nop
  40ac80:	ldr	x0, [sp, #72]
  40ac84:	ldp	x29, x30, [sp], #96
  40ac88:	ret
  40ac8c:	stp	x29, x30, [sp, #-80]!
  40ac90:	mov	x29, sp
  40ac94:	str	x0, [sp, #56]
  40ac98:	str	x1, [sp, #48]
  40ac9c:	str	x2, [sp, #40]
  40aca0:	str	x3, [sp, #32]
  40aca4:	str	x4, [sp, #24]
  40aca8:	ldr	x0, [sp, #56]
  40acac:	cmp	x0, #0x0
  40acb0:	b.eq	40ace4 <ferror@plt+0x8504>  // b.none
  40acb4:	ldr	x0, [sp, #56]
  40acb8:	ldrsb	w0, [x0]
  40acbc:	cmp	w0, #0x0
  40acc0:	b.eq	40ace4 <ferror@plt+0x8504>  // b.none
  40acc4:	ldr	x0, [sp, #32]
  40acc8:	cmp	x0, #0x0
  40accc:	b.eq	40ace4 <ferror@plt+0x8504>  // b.none
  40acd0:	ldr	x0, [sp, #32]
  40acd4:	ldr	x0, [x0]
  40acd8:	ldr	x1, [sp, #40]
  40acdc:	cmp	x1, x0
  40ace0:	b.cs	40acec <ferror@plt+0x850c>  // b.hs, b.nlast
  40ace4:	mov	w0, #0xffffffff            	// #-1
  40ace8:	b	40ad80 <ferror@plt+0x85a0>
  40acec:	ldr	x0, [sp, #56]
  40acf0:	ldrsb	w0, [x0]
  40acf4:	cmp	w0, #0x2b
  40acf8:	b.ne	40ad0c <ferror@plt+0x852c>  // b.any
  40acfc:	ldr	x0, [sp, #56]
  40ad00:	add	x0, x0, #0x1
  40ad04:	str	x0, [sp, #72]
  40ad08:	b	40ad1c <ferror@plt+0x853c>
  40ad0c:	ldr	x0, [sp, #56]
  40ad10:	str	x0, [sp, #72]
  40ad14:	ldr	x0, [sp, #32]
  40ad18:	str	xzr, [x0]
  40ad1c:	ldr	x0, [sp, #32]
  40ad20:	ldr	x0, [x0]
  40ad24:	lsl	x0, x0, #2
  40ad28:	ldr	x1, [sp, #48]
  40ad2c:	add	x4, x1, x0
  40ad30:	ldr	x0, [sp, #32]
  40ad34:	ldr	x0, [x0]
  40ad38:	ldr	x1, [sp, #40]
  40ad3c:	sub	x0, x1, x0
  40ad40:	ldr	x3, [sp, #24]
  40ad44:	mov	x2, x0
  40ad48:	mov	x1, x4
  40ad4c:	ldr	x0, [sp, #72]
  40ad50:	bl	40aac8 <ferror@plt+0x82e8>
  40ad54:	str	w0, [sp, #68]
  40ad58:	ldr	w0, [sp, #68]
  40ad5c:	cmp	w0, #0x0
  40ad60:	b.le	40ad7c <ferror@plt+0x859c>
  40ad64:	ldr	x0, [sp, #32]
  40ad68:	ldr	x1, [x0]
  40ad6c:	ldrsw	x0, [sp, #68]
  40ad70:	add	x1, x1, x0
  40ad74:	ldr	x0, [sp, #32]
  40ad78:	str	x1, [x0]
  40ad7c:	ldr	w0, [sp, #68]
  40ad80:	ldp	x29, x30, [sp], #80
  40ad84:	ret
  40ad88:	stp	x29, x30, [sp, #-80]!
  40ad8c:	mov	x29, sp
  40ad90:	str	x0, [sp, #40]
  40ad94:	str	x1, [sp, #32]
  40ad98:	str	x2, [sp, #24]
  40ad9c:	str	xzr, [sp, #72]
  40ada0:	ldr	x0, [sp, #40]
  40ada4:	cmp	x0, #0x0
  40ada8:	b.eq	40adc4 <ferror@plt+0x85e4>  // b.none
  40adac:	ldr	x0, [sp, #24]
  40adb0:	cmp	x0, #0x0
  40adb4:	b.eq	40adc4 <ferror@plt+0x85e4>  // b.none
  40adb8:	ldr	x0, [sp, #32]
  40adbc:	cmp	x0, #0x0
  40adc0:	b.ne	40adcc <ferror@plt+0x85ec>  // b.any
  40adc4:	mov	w0, #0xffffffea            	// #-22
  40adc8:	b	40af48 <ferror@plt+0x8768>
  40adcc:	ldr	x0, [sp, #40]
  40add0:	str	x0, [sp, #64]
  40add4:	b	40af20 <ferror@plt+0x8740>
  40add8:	str	xzr, [sp, #56]
  40addc:	ldr	x0, [sp, #72]
  40ade0:	cmp	x0, #0x0
  40ade4:	b.ne	40adf0 <ferror@plt+0x8610>  // b.any
  40ade8:	ldr	x0, [sp, #64]
  40adec:	str	x0, [sp, #72]
  40adf0:	ldr	x0, [sp, #64]
  40adf4:	ldrsb	w0, [x0]
  40adf8:	cmp	w0, #0x2c
  40adfc:	b.ne	40ae08 <ferror@plt+0x8628>  // b.any
  40ae00:	ldr	x0, [sp, #64]
  40ae04:	str	x0, [sp, #56]
  40ae08:	ldr	x0, [sp, #64]
  40ae0c:	add	x0, x0, #0x1
  40ae10:	ldrsb	w0, [x0]
  40ae14:	cmp	w0, #0x0
  40ae18:	b.ne	40ae28 <ferror@plt+0x8648>  // b.any
  40ae1c:	ldr	x0, [sp, #64]
  40ae20:	add	x0, x0, #0x1
  40ae24:	str	x0, [sp, #56]
  40ae28:	ldr	x0, [sp, #72]
  40ae2c:	cmp	x0, #0x0
  40ae30:	b.eq	40af10 <ferror@plt+0x8730>  // b.none
  40ae34:	ldr	x0, [sp, #56]
  40ae38:	cmp	x0, #0x0
  40ae3c:	b.eq	40af10 <ferror@plt+0x8730>  // b.none
  40ae40:	ldr	x1, [sp, #56]
  40ae44:	ldr	x0, [sp, #72]
  40ae48:	cmp	x1, x0
  40ae4c:	b.hi	40ae58 <ferror@plt+0x8678>  // b.pmore
  40ae50:	mov	w0, #0xffffffff            	// #-1
  40ae54:	b	40af48 <ferror@plt+0x8768>
  40ae58:	ldr	x1, [sp, #56]
  40ae5c:	ldr	x0, [sp, #72]
  40ae60:	sub	x0, x1, x0
  40ae64:	ldr	x2, [sp, #24]
  40ae68:	mov	x1, x0
  40ae6c:	ldr	x0, [sp, #72]
  40ae70:	blr	x2
  40ae74:	str	w0, [sp, #52]
  40ae78:	ldr	w0, [sp, #52]
  40ae7c:	cmp	w0, #0x0
  40ae80:	b.ge	40ae8c <ferror@plt+0x86ac>  // b.tcont
  40ae84:	ldr	w0, [sp, #52]
  40ae88:	b	40af48 <ferror@plt+0x8768>
  40ae8c:	ldr	w0, [sp, #52]
  40ae90:	add	w1, w0, #0x7
  40ae94:	cmp	w0, #0x0
  40ae98:	csel	w0, w1, w0, lt  // lt = tstop
  40ae9c:	asr	w0, w0, #3
  40aea0:	mov	w3, w0
  40aea4:	sxtw	x0, w3
  40aea8:	ldr	x1, [sp, #32]
  40aeac:	add	x0, x1, x0
  40aeb0:	ldrsb	w2, [x0]
  40aeb4:	ldr	w0, [sp, #52]
  40aeb8:	negs	w1, w0
  40aebc:	and	w0, w0, #0x7
  40aec0:	and	w1, w1, #0x7
  40aec4:	csneg	w0, w0, w1, mi  // mi = first
  40aec8:	mov	w1, #0x1                   	// #1
  40aecc:	lsl	w0, w1, w0
  40aed0:	sxtb	w1, w0
  40aed4:	sxtw	x0, w3
  40aed8:	ldr	x3, [sp, #32]
  40aedc:	add	x0, x3, x0
  40aee0:	orr	w1, w2, w1
  40aee4:	sxtb	w1, w1
  40aee8:	strb	w1, [x0]
  40aeec:	str	xzr, [sp, #72]
  40aef0:	ldr	x0, [sp, #56]
  40aef4:	cmp	x0, #0x0
  40aef8:	b.eq	40af14 <ferror@plt+0x8734>  // b.none
  40aefc:	ldr	x0, [sp, #56]
  40af00:	ldrsb	w0, [x0]
  40af04:	cmp	w0, #0x0
  40af08:	b.eq	40af40 <ferror@plt+0x8760>  // b.none
  40af0c:	b	40af14 <ferror@plt+0x8734>
  40af10:	nop
  40af14:	ldr	x0, [sp, #64]
  40af18:	add	x0, x0, #0x1
  40af1c:	str	x0, [sp, #64]
  40af20:	ldr	x0, [sp, #64]
  40af24:	cmp	x0, #0x0
  40af28:	b.eq	40af44 <ferror@plt+0x8764>  // b.none
  40af2c:	ldr	x0, [sp, #64]
  40af30:	ldrsb	w0, [x0]
  40af34:	cmp	w0, #0x0
  40af38:	b.ne	40add8 <ferror@plt+0x85f8>  // b.any
  40af3c:	b	40af44 <ferror@plt+0x8764>
  40af40:	nop
  40af44:	mov	w0, #0x0                   	// #0
  40af48:	ldp	x29, x30, [sp], #80
  40af4c:	ret
  40af50:	stp	x29, x30, [sp, #-80]!
  40af54:	mov	x29, sp
  40af58:	str	x0, [sp, #40]
  40af5c:	str	x1, [sp, #32]
  40af60:	str	x2, [sp, #24]
  40af64:	str	xzr, [sp, #72]
  40af68:	ldr	x0, [sp, #40]
  40af6c:	cmp	x0, #0x0
  40af70:	b.eq	40af8c <ferror@plt+0x87ac>  // b.none
  40af74:	ldr	x0, [sp, #24]
  40af78:	cmp	x0, #0x0
  40af7c:	b.eq	40af8c <ferror@plt+0x87ac>  // b.none
  40af80:	ldr	x0, [sp, #32]
  40af84:	cmp	x0, #0x0
  40af88:	b.ne	40af94 <ferror@plt+0x87b4>  // b.any
  40af8c:	mov	w0, #0xffffffea            	// #-22
  40af90:	b	40b0c8 <ferror@plt+0x88e8>
  40af94:	ldr	x0, [sp, #40]
  40af98:	str	x0, [sp, #64]
  40af9c:	b	40b0a0 <ferror@plt+0x88c0>
  40afa0:	str	xzr, [sp, #56]
  40afa4:	ldr	x0, [sp, #72]
  40afa8:	cmp	x0, #0x0
  40afac:	b.ne	40afb8 <ferror@plt+0x87d8>  // b.any
  40afb0:	ldr	x0, [sp, #64]
  40afb4:	str	x0, [sp, #72]
  40afb8:	ldr	x0, [sp, #64]
  40afbc:	ldrsb	w0, [x0]
  40afc0:	cmp	w0, #0x2c
  40afc4:	b.ne	40afd0 <ferror@plt+0x87f0>  // b.any
  40afc8:	ldr	x0, [sp, #64]
  40afcc:	str	x0, [sp, #56]
  40afd0:	ldr	x0, [sp, #64]
  40afd4:	add	x0, x0, #0x1
  40afd8:	ldrsb	w0, [x0]
  40afdc:	cmp	w0, #0x0
  40afe0:	b.ne	40aff0 <ferror@plt+0x8810>  // b.any
  40afe4:	ldr	x0, [sp, #64]
  40afe8:	add	x0, x0, #0x1
  40afec:	str	x0, [sp, #56]
  40aff0:	ldr	x0, [sp, #72]
  40aff4:	cmp	x0, #0x0
  40aff8:	b.eq	40b090 <ferror@plt+0x88b0>  // b.none
  40affc:	ldr	x0, [sp, #56]
  40b000:	cmp	x0, #0x0
  40b004:	b.eq	40b090 <ferror@plt+0x88b0>  // b.none
  40b008:	ldr	x1, [sp, #56]
  40b00c:	ldr	x0, [sp, #72]
  40b010:	cmp	x1, x0
  40b014:	b.hi	40b020 <ferror@plt+0x8840>  // b.pmore
  40b018:	mov	w0, #0xffffffff            	// #-1
  40b01c:	b	40b0c8 <ferror@plt+0x88e8>
  40b020:	ldr	x1, [sp, #56]
  40b024:	ldr	x0, [sp, #72]
  40b028:	sub	x0, x1, x0
  40b02c:	ldr	x2, [sp, #24]
  40b030:	mov	x1, x0
  40b034:	ldr	x0, [sp, #72]
  40b038:	blr	x2
  40b03c:	str	x0, [sp, #48]
  40b040:	ldr	x0, [sp, #48]
  40b044:	cmp	x0, #0x0
  40b048:	b.ge	40b054 <ferror@plt+0x8874>  // b.tcont
  40b04c:	ldr	x0, [sp, #48]
  40b050:	b	40b0c8 <ferror@plt+0x88e8>
  40b054:	ldr	x0, [sp, #32]
  40b058:	ldr	x1, [x0]
  40b05c:	ldr	x0, [sp, #48]
  40b060:	orr	x1, x1, x0
  40b064:	ldr	x0, [sp, #32]
  40b068:	str	x1, [x0]
  40b06c:	str	xzr, [sp, #72]
  40b070:	ldr	x0, [sp, #56]
  40b074:	cmp	x0, #0x0
  40b078:	b.eq	40b094 <ferror@plt+0x88b4>  // b.none
  40b07c:	ldr	x0, [sp, #56]
  40b080:	ldrsb	w0, [x0]
  40b084:	cmp	w0, #0x0
  40b088:	b.eq	40b0c0 <ferror@plt+0x88e0>  // b.none
  40b08c:	b	40b094 <ferror@plt+0x88b4>
  40b090:	nop
  40b094:	ldr	x0, [sp, #64]
  40b098:	add	x0, x0, #0x1
  40b09c:	str	x0, [sp, #64]
  40b0a0:	ldr	x0, [sp, #64]
  40b0a4:	cmp	x0, #0x0
  40b0a8:	b.eq	40b0c4 <ferror@plt+0x88e4>  // b.none
  40b0ac:	ldr	x0, [sp, #64]
  40b0b0:	ldrsb	w0, [x0]
  40b0b4:	cmp	w0, #0x0
  40b0b8:	b.ne	40afa0 <ferror@plt+0x87c0>  // b.any
  40b0bc:	b	40b0c4 <ferror@plt+0x88e4>
  40b0c0:	nop
  40b0c4:	mov	w0, #0x0                   	// #0
  40b0c8:	ldp	x29, x30, [sp], #80
  40b0cc:	ret
  40b0d0:	stp	x29, x30, [sp, #-64]!
  40b0d4:	mov	x29, sp
  40b0d8:	str	x0, [sp, #40]
  40b0dc:	str	x1, [sp, #32]
  40b0e0:	str	x2, [sp, #24]
  40b0e4:	str	w3, [sp, #20]
  40b0e8:	str	xzr, [sp, #56]
  40b0ec:	ldr	x0, [sp, #40]
  40b0f0:	cmp	x0, #0x0
  40b0f4:	b.ne	40b100 <ferror@plt+0x8920>  // b.any
  40b0f8:	mov	w0, #0x0                   	// #0
  40b0fc:	b	40b2dc <ferror@plt+0x8afc>
  40b100:	ldr	x0, [sp, #32]
  40b104:	ldr	w1, [sp, #20]
  40b108:	str	w1, [x0]
  40b10c:	ldr	x0, [sp, #32]
  40b110:	ldr	w1, [x0]
  40b114:	ldr	x0, [sp, #24]
  40b118:	str	w1, [x0]
  40b11c:	bl	402750 <__errno_location@plt>
  40b120:	str	wzr, [x0]
  40b124:	ldr	x0, [sp, #40]
  40b128:	ldrsb	w0, [x0]
  40b12c:	cmp	w0, #0x3a
  40b130:	b.ne	40b1a4 <ferror@plt+0x89c4>  // b.any
  40b134:	ldr	x0, [sp, #40]
  40b138:	add	x0, x0, #0x1
  40b13c:	str	x0, [sp, #40]
  40b140:	add	x0, sp, #0x38
  40b144:	mov	w2, #0xa                   	// #10
  40b148:	mov	x1, x0
  40b14c:	ldr	x0, [sp, #40]
  40b150:	bl	4025b0 <strtol@plt>
  40b154:	mov	w1, w0
  40b158:	ldr	x0, [sp, #24]
  40b15c:	str	w1, [x0]
  40b160:	bl	402750 <__errno_location@plt>
  40b164:	ldr	w0, [x0]
  40b168:	cmp	w0, #0x0
  40b16c:	b.ne	40b19c <ferror@plt+0x89bc>  // b.any
  40b170:	ldr	x0, [sp, #56]
  40b174:	cmp	x0, #0x0
  40b178:	b.eq	40b19c <ferror@plt+0x89bc>  // b.none
  40b17c:	ldr	x0, [sp, #56]
  40b180:	ldrsb	w0, [x0]
  40b184:	cmp	w0, #0x0
  40b188:	b.ne	40b19c <ferror@plt+0x89bc>  // b.any
  40b18c:	ldr	x0, [sp, #56]
  40b190:	ldr	x1, [sp, #40]
  40b194:	cmp	x1, x0
  40b198:	b.ne	40b2d8 <ferror@plt+0x8af8>  // b.any
  40b19c:	mov	w0, #0xffffffff            	// #-1
  40b1a0:	b	40b2dc <ferror@plt+0x8afc>
  40b1a4:	add	x0, sp, #0x38
  40b1a8:	mov	w2, #0xa                   	// #10
  40b1ac:	mov	x1, x0
  40b1b0:	ldr	x0, [sp, #40]
  40b1b4:	bl	4025b0 <strtol@plt>
  40b1b8:	mov	w1, w0
  40b1bc:	ldr	x0, [sp, #32]
  40b1c0:	str	w1, [x0]
  40b1c4:	ldr	x0, [sp, #32]
  40b1c8:	ldr	w1, [x0]
  40b1cc:	ldr	x0, [sp, #24]
  40b1d0:	str	w1, [x0]
  40b1d4:	bl	402750 <__errno_location@plt>
  40b1d8:	ldr	w0, [x0]
  40b1dc:	cmp	w0, #0x0
  40b1e0:	b.ne	40b200 <ferror@plt+0x8a20>  // b.any
  40b1e4:	ldr	x0, [sp, #56]
  40b1e8:	cmp	x0, #0x0
  40b1ec:	b.eq	40b200 <ferror@plt+0x8a20>  // b.none
  40b1f0:	ldr	x0, [sp, #56]
  40b1f4:	ldr	x1, [sp, #40]
  40b1f8:	cmp	x1, x0
  40b1fc:	b.ne	40b208 <ferror@plt+0x8a28>  // b.any
  40b200:	mov	w0, #0xffffffff            	// #-1
  40b204:	b	40b2dc <ferror@plt+0x8afc>
  40b208:	ldr	x0, [sp, #56]
  40b20c:	ldrsb	w0, [x0]
  40b210:	cmp	w0, #0x3a
  40b214:	b.ne	40b23c <ferror@plt+0x8a5c>  // b.any
  40b218:	ldr	x0, [sp, #56]
  40b21c:	add	x0, x0, #0x1
  40b220:	ldrsb	w0, [x0]
  40b224:	cmp	w0, #0x0
  40b228:	b.ne	40b23c <ferror@plt+0x8a5c>  // b.any
  40b22c:	ldr	x0, [sp, #24]
  40b230:	ldr	w1, [sp, #20]
  40b234:	str	w1, [x0]
  40b238:	b	40b2d8 <ferror@plt+0x8af8>
  40b23c:	ldr	x0, [sp, #56]
  40b240:	ldrsb	w0, [x0]
  40b244:	cmp	w0, #0x2d
  40b248:	b.eq	40b25c <ferror@plt+0x8a7c>  // b.none
  40b24c:	ldr	x0, [sp, #56]
  40b250:	ldrsb	w0, [x0]
  40b254:	cmp	w0, #0x3a
  40b258:	b.ne	40b2d8 <ferror@plt+0x8af8>  // b.any
  40b25c:	ldr	x0, [sp, #56]
  40b260:	add	x0, x0, #0x1
  40b264:	str	x0, [sp, #40]
  40b268:	str	xzr, [sp, #56]
  40b26c:	bl	402750 <__errno_location@plt>
  40b270:	str	wzr, [x0]
  40b274:	add	x0, sp, #0x38
  40b278:	mov	w2, #0xa                   	// #10
  40b27c:	mov	x1, x0
  40b280:	ldr	x0, [sp, #40]
  40b284:	bl	4025b0 <strtol@plt>
  40b288:	mov	w1, w0
  40b28c:	ldr	x0, [sp, #24]
  40b290:	str	w1, [x0]
  40b294:	bl	402750 <__errno_location@plt>
  40b298:	ldr	w0, [x0]
  40b29c:	cmp	w0, #0x0
  40b2a0:	b.ne	40b2d0 <ferror@plt+0x8af0>  // b.any
  40b2a4:	ldr	x0, [sp, #56]
  40b2a8:	cmp	x0, #0x0
  40b2ac:	b.eq	40b2d0 <ferror@plt+0x8af0>  // b.none
  40b2b0:	ldr	x0, [sp, #56]
  40b2b4:	ldrsb	w0, [x0]
  40b2b8:	cmp	w0, #0x0
  40b2bc:	b.ne	40b2d0 <ferror@plt+0x8af0>  // b.any
  40b2c0:	ldr	x0, [sp, #56]
  40b2c4:	ldr	x1, [sp, #40]
  40b2c8:	cmp	x1, x0
  40b2cc:	b.ne	40b2d8 <ferror@plt+0x8af8>  // b.any
  40b2d0:	mov	w0, #0xffffffff            	// #-1
  40b2d4:	b	40b2dc <ferror@plt+0x8afc>
  40b2d8:	mov	w0, #0x0                   	// #0
  40b2dc:	ldp	x29, x30, [sp], #64
  40b2e0:	ret
  40b2e4:	sub	sp, sp, #0x20
  40b2e8:	str	x0, [sp, #8]
  40b2ec:	str	x1, [sp]
  40b2f0:	ldr	x0, [sp, #8]
  40b2f4:	str	x0, [sp, #24]
  40b2f8:	ldr	x0, [sp]
  40b2fc:	str	xzr, [x0]
  40b300:	b	40b310 <ferror@plt+0x8b30>
  40b304:	ldr	x0, [sp, #24]
  40b308:	add	x0, x0, #0x1
  40b30c:	str	x0, [sp, #24]
  40b310:	ldr	x0, [sp, #24]
  40b314:	cmp	x0, #0x0
  40b318:	b.eq	40b340 <ferror@plt+0x8b60>  // b.none
  40b31c:	ldr	x0, [sp, #24]
  40b320:	ldrsb	w0, [x0]
  40b324:	cmp	w0, #0x2f
  40b328:	b.ne	40b340 <ferror@plt+0x8b60>  // b.any
  40b32c:	ldr	x0, [sp, #24]
  40b330:	add	x0, x0, #0x1
  40b334:	ldrsb	w0, [x0]
  40b338:	cmp	w0, #0x2f
  40b33c:	b.eq	40b304 <ferror@plt+0x8b24>  // b.none
  40b340:	ldr	x0, [sp, #24]
  40b344:	cmp	x0, #0x0
  40b348:	b.eq	40b35c <ferror@plt+0x8b7c>  // b.none
  40b34c:	ldr	x0, [sp, #24]
  40b350:	ldrsb	w0, [x0]
  40b354:	cmp	w0, #0x0
  40b358:	b.ne	40b364 <ferror@plt+0x8b84>  // b.any
  40b35c:	mov	x0, #0x0                   	// #0
  40b360:	b	40b3c4 <ferror@plt+0x8be4>
  40b364:	ldr	x0, [sp]
  40b368:	mov	x1, #0x1                   	// #1
  40b36c:	str	x1, [x0]
  40b370:	ldr	x0, [sp, #24]
  40b374:	add	x0, x0, #0x1
  40b378:	str	x0, [sp, #16]
  40b37c:	b	40b3a0 <ferror@plt+0x8bc0>
  40b380:	ldr	x0, [sp]
  40b384:	ldr	x0, [x0]
  40b388:	add	x1, x0, #0x1
  40b38c:	ldr	x0, [sp]
  40b390:	str	x1, [x0]
  40b394:	ldr	x0, [sp, #16]
  40b398:	add	x0, x0, #0x1
  40b39c:	str	x0, [sp, #16]
  40b3a0:	ldr	x0, [sp, #16]
  40b3a4:	ldrsb	w0, [x0]
  40b3a8:	cmp	w0, #0x0
  40b3ac:	b.eq	40b3c0 <ferror@plt+0x8be0>  // b.none
  40b3b0:	ldr	x0, [sp, #16]
  40b3b4:	ldrsb	w0, [x0]
  40b3b8:	cmp	w0, #0x2f
  40b3bc:	b.ne	40b380 <ferror@plt+0x8ba0>  // b.any
  40b3c0:	ldr	x0, [sp, #24]
  40b3c4:	add	sp, sp, #0x20
  40b3c8:	ret
  40b3cc:	stp	x29, x30, [sp, #-64]!
  40b3d0:	mov	x29, sp
  40b3d4:	str	x0, [sp, #24]
  40b3d8:	str	x1, [sp, #16]
  40b3dc:	b	40b4dc <ferror@plt+0x8cfc>
  40b3e0:	add	x0, sp, #0x28
  40b3e4:	mov	x1, x0
  40b3e8:	ldr	x0, [sp, #24]
  40b3ec:	bl	40b2e4 <ferror@plt+0x8b04>
  40b3f0:	str	x0, [sp, #56]
  40b3f4:	add	x0, sp, #0x20
  40b3f8:	mov	x1, x0
  40b3fc:	ldr	x0, [sp, #16]
  40b400:	bl	40b2e4 <ferror@plt+0x8b04>
  40b404:	str	x0, [sp, #48]
  40b408:	ldr	x1, [sp, #40]
  40b40c:	ldr	x0, [sp, #32]
  40b410:	add	x0, x1, x0
  40b414:	cmp	x0, #0x0
  40b418:	b.ne	40b424 <ferror@plt+0x8c44>  // b.any
  40b41c:	mov	w0, #0x1                   	// #1
  40b420:	b	40b4f8 <ferror@plt+0x8d18>
  40b424:	ldr	x1, [sp, #40]
  40b428:	ldr	x0, [sp, #32]
  40b42c:	add	x0, x1, x0
  40b430:	cmp	x0, #0x1
  40b434:	b.ne	40b478 <ferror@plt+0x8c98>  // b.any
  40b438:	ldr	x0, [sp, #56]
  40b43c:	cmp	x0, #0x0
  40b440:	b.eq	40b454 <ferror@plt+0x8c74>  // b.none
  40b444:	ldr	x0, [sp, #56]
  40b448:	ldrsb	w0, [x0]
  40b44c:	cmp	w0, #0x2f
  40b450:	b.eq	40b470 <ferror@plt+0x8c90>  // b.none
  40b454:	ldr	x0, [sp, #48]
  40b458:	cmp	x0, #0x0
  40b45c:	b.eq	40b478 <ferror@plt+0x8c98>  // b.none
  40b460:	ldr	x0, [sp, #48]
  40b464:	ldrsb	w0, [x0]
  40b468:	cmp	w0, #0x2f
  40b46c:	b.ne	40b478 <ferror@plt+0x8c98>  // b.any
  40b470:	mov	w0, #0x1                   	// #1
  40b474:	b	40b4f8 <ferror@plt+0x8d18>
  40b478:	ldr	x0, [sp, #56]
  40b47c:	cmp	x0, #0x0
  40b480:	b.eq	40b4f4 <ferror@plt+0x8d14>  // b.none
  40b484:	ldr	x0, [sp, #48]
  40b488:	cmp	x0, #0x0
  40b48c:	b.eq	40b4f4 <ferror@plt+0x8d14>  // b.none
  40b490:	ldr	x1, [sp, #40]
  40b494:	ldr	x0, [sp, #32]
  40b498:	cmp	x1, x0
  40b49c:	b.ne	40b4f4 <ferror@plt+0x8d14>  // b.any
  40b4a0:	ldr	x0, [sp, #40]
  40b4a4:	mov	x2, x0
  40b4a8:	ldr	x1, [sp, #48]
  40b4ac:	ldr	x0, [sp, #56]
  40b4b0:	bl	4023f0 <strncmp@plt>
  40b4b4:	cmp	w0, #0x0
  40b4b8:	b.ne	40b4f4 <ferror@plt+0x8d14>  // b.any
  40b4bc:	ldr	x0, [sp, #40]
  40b4c0:	ldr	x1, [sp, #56]
  40b4c4:	add	x0, x1, x0
  40b4c8:	str	x0, [sp, #24]
  40b4cc:	ldr	x0, [sp, #32]
  40b4d0:	ldr	x1, [sp, #48]
  40b4d4:	add	x0, x1, x0
  40b4d8:	str	x0, [sp, #16]
  40b4dc:	ldr	x0, [sp, #24]
  40b4e0:	cmp	x0, #0x0
  40b4e4:	b.eq	40b4f4 <ferror@plt+0x8d14>  // b.none
  40b4e8:	ldr	x0, [sp, #16]
  40b4ec:	cmp	x0, #0x0
  40b4f0:	b.ne	40b3e0 <ferror@plt+0x8c00>  // b.any
  40b4f4:	mov	w0, #0x0                   	// #0
  40b4f8:	ldp	x29, x30, [sp], #64
  40b4fc:	ret
  40b500:	stp	x29, x30, [sp, #-64]!
  40b504:	mov	x29, sp
  40b508:	str	x0, [sp, #40]
  40b50c:	str	x1, [sp, #32]
  40b510:	str	x2, [sp, #24]
  40b514:	ldr	x0, [sp, #40]
  40b518:	cmp	x0, #0x0
  40b51c:	b.ne	40b53c <ferror@plt+0x8d5c>  // b.any
  40b520:	ldr	x0, [sp, #32]
  40b524:	cmp	x0, #0x0
  40b528:	b.ne	40b53c <ferror@plt+0x8d5c>  // b.any
  40b52c:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40b530:	add	x0, x0, #0xff0
  40b534:	bl	4024c0 <strdup@plt>
  40b538:	b	40b660 <ferror@plt+0x8e80>
  40b53c:	ldr	x0, [sp, #40]
  40b540:	cmp	x0, #0x0
  40b544:	b.ne	40b558 <ferror@plt+0x8d78>  // b.any
  40b548:	ldr	x1, [sp, #24]
  40b54c:	ldr	x0, [sp, #32]
  40b550:	bl	402610 <strndup@plt>
  40b554:	b	40b660 <ferror@plt+0x8e80>
  40b558:	ldr	x0, [sp, #32]
  40b55c:	cmp	x0, #0x0
  40b560:	b.ne	40b570 <ferror@plt+0x8d90>  // b.any
  40b564:	ldr	x0, [sp, #40]
  40b568:	bl	4024c0 <strdup@plt>
  40b56c:	b	40b660 <ferror@plt+0x8e80>
  40b570:	ldr	x0, [sp, #40]
  40b574:	cmp	x0, #0x0
  40b578:	b.ne	40b59c <ferror@plt+0x8dbc>  // b.any
  40b57c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40b580:	add	x3, x0, #0x50
  40b584:	mov	w2, #0x383                 	// #899
  40b588:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40b58c:	add	x1, x0, #0xff8
  40b590:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40b594:	add	x0, x0, #0x8
  40b598:	bl	402740 <__assert_fail@plt>
  40b59c:	ldr	x0, [sp, #32]
  40b5a0:	cmp	x0, #0x0
  40b5a4:	b.ne	40b5c8 <ferror@plt+0x8de8>  // b.any
  40b5a8:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40b5ac:	add	x3, x0, #0x50
  40b5b0:	mov	w2, #0x384                 	// #900
  40b5b4:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40b5b8:	add	x1, x0, #0xff8
  40b5bc:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40b5c0:	add	x0, x0, #0x10
  40b5c4:	bl	402740 <__assert_fail@plt>
  40b5c8:	ldr	x0, [sp, #40]
  40b5cc:	bl	402160 <strlen@plt>
  40b5d0:	str	x0, [sp, #56]
  40b5d4:	ldr	x0, [sp, #56]
  40b5d8:	mvn	x0, x0
  40b5dc:	ldr	x1, [sp, #24]
  40b5e0:	cmp	x1, x0
  40b5e4:	b.ls	40b5f0 <ferror@plt+0x8e10>  // b.plast
  40b5e8:	mov	x0, #0x0                   	// #0
  40b5ec:	b	40b660 <ferror@plt+0x8e80>
  40b5f0:	ldr	x1, [sp, #56]
  40b5f4:	ldr	x0, [sp, #24]
  40b5f8:	add	x0, x1, x0
  40b5fc:	add	x0, x0, #0x1
  40b600:	bl	4023c0 <malloc@plt>
  40b604:	str	x0, [sp, #48]
  40b608:	ldr	x0, [sp, #48]
  40b60c:	cmp	x0, #0x0
  40b610:	b.ne	40b61c <ferror@plt+0x8e3c>  // b.any
  40b614:	mov	x0, #0x0                   	// #0
  40b618:	b	40b660 <ferror@plt+0x8e80>
  40b61c:	ldr	x2, [sp, #56]
  40b620:	ldr	x1, [sp, #40]
  40b624:	ldr	x0, [sp, #48]
  40b628:	bl	402130 <memcpy@plt>
  40b62c:	ldr	x1, [sp, #48]
  40b630:	ldr	x0, [sp, #56]
  40b634:	add	x0, x1, x0
  40b638:	ldr	x2, [sp, #24]
  40b63c:	ldr	x1, [sp, #32]
  40b640:	bl	402130 <memcpy@plt>
  40b644:	ldr	x1, [sp, #56]
  40b648:	ldr	x0, [sp, #24]
  40b64c:	add	x0, x1, x0
  40b650:	ldr	x1, [sp, #48]
  40b654:	add	x0, x1, x0
  40b658:	strb	wzr, [x0]
  40b65c:	ldr	x0, [sp, #48]
  40b660:	ldp	x29, x30, [sp], #64
  40b664:	ret
  40b668:	stp	x29, x30, [sp, #-32]!
  40b66c:	mov	x29, sp
  40b670:	str	x0, [sp, #24]
  40b674:	str	x1, [sp, #16]
  40b678:	ldr	x0, [sp, #16]
  40b67c:	cmp	x0, #0x0
  40b680:	b.eq	40b690 <ferror@plt+0x8eb0>  // b.none
  40b684:	ldr	x0, [sp, #16]
  40b688:	bl	402160 <strlen@plt>
  40b68c:	b	40b694 <ferror@plt+0x8eb4>
  40b690:	mov	x0, #0x0                   	// #0
  40b694:	mov	x2, x0
  40b698:	ldr	x1, [sp, #16]
  40b69c:	ldr	x0, [sp, #24]
  40b6a0:	bl	40b500 <ferror@plt+0x8d20>
  40b6a4:	ldp	x29, x30, [sp], #32
  40b6a8:	ret
  40b6ac:	stp	x29, x30, [sp, #-304]!
  40b6b0:	mov	x29, sp
  40b6b4:	str	x0, [sp, #56]
  40b6b8:	str	x1, [sp, #48]
  40b6bc:	str	x2, [sp, #256]
  40b6c0:	str	x3, [sp, #264]
  40b6c4:	str	x4, [sp, #272]
  40b6c8:	str	x5, [sp, #280]
  40b6cc:	str	x6, [sp, #288]
  40b6d0:	str	x7, [sp, #296]
  40b6d4:	str	q0, [sp, #128]
  40b6d8:	str	q1, [sp, #144]
  40b6dc:	str	q2, [sp, #160]
  40b6e0:	str	q3, [sp, #176]
  40b6e4:	str	q4, [sp, #192]
  40b6e8:	str	q5, [sp, #208]
  40b6ec:	str	q6, [sp, #224]
  40b6f0:	str	q7, [sp, #240]
  40b6f4:	add	x0, sp, #0x130
  40b6f8:	str	x0, [sp, #80]
  40b6fc:	add	x0, sp, #0x130
  40b700:	str	x0, [sp, #88]
  40b704:	add	x0, sp, #0x100
  40b708:	str	x0, [sp, #96]
  40b70c:	mov	w0, #0xffffffd0            	// #-48
  40b710:	str	w0, [sp, #104]
  40b714:	mov	w0, #0xffffff80            	// #-128
  40b718:	str	w0, [sp, #108]
  40b71c:	add	x2, sp, #0x10
  40b720:	add	x3, sp, #0x50
  40b724:	ldp	x0, x1, [x3]
  40b728:	stp	x0, x1, [x2]
  40b72c:	ldp	x0, x1, [x3, #16]
  40b730:	stp	x0, x1, [x2, #16]
  40b734:	add	x1, sp, #0x10
  40b738:	add	x0, sp, #0x48
  40b73c:	mov	x2, x1
  40b740:	ldr	x1, [sp, #48]
  40b744:	bl	402600 <vasprintf@plt>
  40b748:	str	w0, [sp, #124]
  40b74c:	ldr	w0, [sp, #124]
  40b750:	cmp	w0, #0x0
  40b754:	b.ge	40b760 <ferror@plt+0x8f80>  // b.tcont
  40b758:	mov	x0, #0x0                   	// #0
  40b75c:	b	40b788 <ferror@plt+0x8fa8>
  40b760:	ldr	x0, [sp, #72]
  40b764:	ldrsw	x1, [sp, #124]
  40b768:	mov	x2, x1
  40b76c:	mov	x1, x0
  40b770:	ldr	x0, [sp, #56]
  40b774:	bl	40b500 <ferror@plt+0x8d20>
  40b778:	str	x0, [sp, #112]
  40b77c:	ldr	x0, [sp, #72]
  40b780:	bl	4025c0 <free@plt>
  40b784:	ldr	x0, [sp, #112]
  40b788:	ldp	x29, x30, [sp], #304
  40b78c:	ret
  40b790:	stp	x29, x30, [sp, #-48]!
  40b794:	mov	x29, sp
  40b798:	str	x0, [sp, #24]
  40b79c:	str	x1, [sp, #16]
  40b7a0:	str	wzr, [sp, #44]
  40b7a4:	str	wzr, [sp, #40]
  40b7a8:	b	40b814 <ferror@plt+0x9034>
  40b7ac:	ldr	w0, [sp, #44]
  40b7b0:	cmp	w0, #0x0
  40b7b4:	b.eq	40b7c0 <ferror@plt+0x8fe0>  // b.none
  40b7b8:	str	wzr, [sp, #44]
  40b7bc:	b	40b808 <ferror@plt+0x9028>
  40b7c0:	ldrsw	x0, [sp, #40]
  40b7c4:	ldr	x1, [sp, #24]
  40b7c8:	add	x0, x1, x0
  40b7cc:	ldrsb	w0, [x0]
  40b7d0:	cmp	w0, #0x5c
  40b7d4:	b.ne	40b7e4 <ferror@plt+0x9004>  // b.any
  40b7d8:	mov	w0, #0x1                   	// #1
  40b7dc:	str	w0, [sp, #44]
  40b7e0:	b	40b808 <ferror@plt+0x9028>
  40b7e4:	ldrsw	x0, [sp, #40]
  40b7e8:	ldr	x1, [sp, #24]
  40b7ec:	add	x0, x1, x0
  40b7f0:	ldrsb	w0, [x0]
  40b7f4:	mov	w1, w0
  40b7f8:	ldr	x0, [sp, #16]
  40b7fc:	bl	402630 <strchr@plt>
  40b800:	cmp	x0, #0x0
  40b804:	b.ne	40b830 <ferror@plt+0x9050>  // b.any
  40b808:	ldr	w0, [sp, #40]
  40b80c:	add	w0, w0, #0x1
  40b810:	str	w0, [sp, #40]
  40b814:	ldrsw	x0, [sp, #40]
  40b818:	ldr	x1, [sp, #24]
  40b81c:	add	x0, x1, x0
  40b820:	ldrsb	w0, [x0]
  40b824:	cmp	w0, #0x0
  40b828:	b.ne	40b7ac <ferror@plt+0x8fcc>  // b.any
  40b82c:	b	40b834 <ferror@plt+0x9054>
  40b830:	nop
  40b834:	ldr	w1, [sp, #40]
  40b838:	ldr	w0, [sp, #44]
  40b83c:	sub	w0, w1, w0
  40b840:	sxtw	x0, w0
  40b844:	ldp	x29, x30, [sp], #48
  40b848:	ret
  40b84c:	stp	x29, x30, [sp, #-64]!
  40b850:	mov	x29, sp
  40b854:	str	x0, [sp, #40]
  40b858:	str	x1, [sp, #32]
  40b85c:	str	x2, [sp, #24]
  40b860:	str	w3, [sp, #20]
  40b864:	ldr	x0, [sp, #40]
  40b868:	ldr	x0, [x0]
  40b86c:	str	x0, [sp, #56]
  40b870:	ldr	x0, [sp, #56]
  40b874:	ldrsb	w0, [x0]
  40b878:	cmp	w0, #0x0
  40b87c:	b.ne	40b8bc <ferror@plt+0x90dc>  // b.any
  40b880:	ldr	x0, [sp, #40]
  40b884:	ldr	x0, [x0]
  40b888:	ldrsb	w0, [x0]
  40b88c:	cmp	w0, #0x0
  40b890:	b.eq	40b8b4 <ferror@plt+0x90d4>  // b.none
  40b894:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40b898:	add	x3, x0, #0x60
  40b89c:	mov	w2, #0x3c6                 	// #966
  40b8a0:	adrp	x0, 40e000 <ferror@plt+0xb820>
  40b8a4:	add	x1, x0, #0xff8
  40b8a8:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40b8ac:	add	x0, x0, #0x18
  40b8b0:	bl	402740 <__assert_fail@plt>
  40b8b4:	mov	x0, #0x0                   	// #0
  40b8b8:	b	40baec <ferror@plt+0x930c>
  40b8bc:	ldr	x1, [sp, #24]
  40b8c0:	ldr	x0, [sp, #56]
  40b8c4:	bl	402620 <strspn@plt>
  40b8c8:	mov	x1, x0
  40b8cc:	ldr	x0, [sp, #56]
  40b8d0:	add	x0, x0, x1
  40b8d4:	str	x0, [sp, #56]
  40b8d8:	ldr	x0, [sp, #56]
  40b8dc:	ldrsb	w0, [x0]
  40b8e0:	cmp	w0, #0x0
  40b8e4:	b.ne	40b8fc <ferror@plt+0x911c>  // b.any
  40b8e8:	ldr	x0, [sp, #40]
  40b8ec:	ldr	x1, [sp, #56]
  40b8f0:	str	x1, [x0]
  40b8f4:	mov	x0, #0x0                   	// #0
  40b8f8:	b	40baec <ferror@plt+0x930c>
  40b8fc:	ldr	w0, [sp, #20]
  40b900:	cmp	w0, #0x0
  40b904:	b.eq	40ba20 <ferror@plt+0x9240>  // b.none
  40b908:	ldr	x0, [sp, #56]
  40b90c:	ldrsb	w0, [x0]
  40b910:	mov	w1, w0
  40b914:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40b918:	add	x0, x0, #0x28
  40b91c:	bl	402630 <strchr@plt>
  40b920:	cmp	x0, #0x0
  40b924:	b.eq	40ba20 <ferror@plt+0x9240>  // b.none
  40b928:	ldr	x0, [sp, #56]
  40b92c:	ldrsb	w0, [x0]
  40b930:	strb	w0, [sp, #48]
  40b934:	strb	wzr, [sp, #49]
  40b938:	ldr	x0, [sp, #56]
  40b93c:	add	x0, x0, #0x1
  40b940:	add	x1, sp, #0x30
  40b944:	bl	40b790 <ferror@plt+0x8fb0>
  40b948:	mov	x1, x0
  40b94c:	ldr	x0, [sp, #32]
  40b950:	str	x1, [x0]
  40b954:	ldr	x0, [sp, #32]
  40b958:	ldr	x0, [x0]
  40b95c:	add	x0, x0, #0x1
  40b960:	ldr	x1, [sp, #56]
  40b964:	add	x0, x1, x0
  40b968:	ldrsb	w0, [x0]
  40b96c:	cmp	w0, #0x0
  40b970:	b.eq	40b9e4 <ferror@plt+0x9204>  // b.none
  40b974:	ldr	x0, [sp, #32]
  40b978:	ldr	x0, [x0]
  40b97c:	add	x0, x0, #0x1
  40b980:	ldr	x1, [sp, #56]
  40b984:	add	x0, x1, x0
  40b988:	ldrsb	w1, [x0]
  40b98c:	ldrsb	w0, [sp, #48]
  40b990:	cmp	w1, w0
  40b994:	b.ne	40b9e4 <ferror@plt+0x9204>  // b.any
  40b998:	ldr	x0, [sp, #32]
  40b99c:	ldr	x0, [x0]
  40b9a0:	add	x0, x0, #0x2
  40b9a4:	ldr	x1, [sp, #56]
  40b9a8:	add	x0, x1, x0
  40b9ac:	ldrsb	w0, [x0]
  40b9b0:	cmp	w0, #0x0
  40b9b4:	b.eq	40b9f8 <ferror@plt+0x9218>  // b.none
  40b9b8:	ldr	x0, [sp, #32]
  40b9bc:	ldr	x0, [x0]
  40b9c0:	add	x0, x0, #0x2
  40b9c4:	ldr	x1, [sp, #56]
  40b9c8:	add	x0, x1, x0
  40b9cc:	ldrsb	w0, [x0]
  40b9d0:	mov	w1, w0
  40b9d4:	ldr	x0, [sp, #24]
  40b9d8:	bl	402630 <strchr@plt>
  40b9dc:	cmp	x0, #0x0
  40b9e0:	b.ne	40b9f8 <ferror@plt+0x9218>  // b.any
  40b9e4:	ldr	x0, [sp, #40]
  40b9e8:	ldr	x1, [sp, #56]
  40b9ec:	str	x1, [x0]
  40b9f0:	mov	x0, #0x0                   	// #0
  40b9f4:	b	40baec <ferror@plt+0x930c>
  40b9f8:	ldr	x0, [sp, #56]
  40b9fc:	add	x1, x0, #0x1
  40ba00:	str	x1, [sp, #56]
  40ba04:	ldr	x1, [sp, #32]
  40ba08:	ldr	x1, [x1]
  40ba0c:	add	x1, x1, #0x2
  40ba10:	add	x1, x0, x1
  40ba14:	ldr	x0, [sp, #40]
  40ba18:	str	x1, [x0]
  40ba1c:	b	40bae8 <ferror@plt+0x9308>
  40ba20:	ldr	w0, [sp, #20]
  40ba24:	cmp	w0, #0x0
  40ba28:	b.eq	40bab8 <ferror@plt+0x92d8>  // b.none
  40ba2c:	ldr	x1, [sp, #24]
  40ba30:	ldr	x0, [sp, #56]
  40ba34:	bl	40b790 <ferror@plt+0x8fb0>
  40ba38:	mov	x1, x0
  40ba3c:	ldr	x0, [sp, #32]
  40ba40:	str	x1, [x0]
  40ba44:	ldr	x0, [sp, #32]
  40ba48:	ldr	x0, [x0]
  40ba4c:	ldr	x1, [sp, #56]
  40ba50:	add	x0, x1, x0
  40ba54:	ldrsb	w0, [x0]
  40ba58:	cmp	w0, #0x0
  40ba5c:	b.eq	40ba9c <ferror@plt+0x92bc>  // b.none
  40ba60:	ldr	x0, [sp, #32]
  40ba64:	ldr	x0, [x0]
  40ba68:	ldr	x1, [sp, #56]
  40ba6c:	add	x0, x1, x0
  40ba70:	ldrsb	w0, [x0]
  40ba74:	mov	w1, w0
  40ba78:	ldr	x0, [sp, #24]
  40ba7c:	bl	402630 <strchr@plt>
  40ba80:	cmp	x0, #0x0
  40ba84:	b.ne	40ba9c <ferror@plt+0x92bc>  // b.any
  40ba88:	ldr	x0, [sp, #40]
  40ba8c:	ldr	x1, [sp, #56]
  40ba90:	str	x1, [x0]
  40ba94:	mov	x0, #0x0                   	// #0
  40ba98:	b	40baec <ferror@plt+0x930c>
  40ba9c:	ldr	x0, [sp, #32]
  40baa0:	ldr	x0, [x0]
  40baa4:	ldr	x1, [sp, #56]
  40baa8:	add	x1, x1, x0
  40baac:	ldr	x0, [sp, #40]
  40bab0:	str	x1, [x0]
  40bab4:	b	40bae8 <ferror@plt+0x9308>
  40bab8:	ldr	x1, [sp, #24]
  40babc:	ldr	x0, [sp, #56]
  40bac0:	bl	402710 <strcspn@plt>
  40bac4:	mov	x1, x0
  40bac8:	ldr	x0, [sp, #32]
  40bacc:	str	x1, [x0]
  40bad0:	ldr	x0, [sp, #32]
  40bad4:	ldr	x0, [x0]
  40bad8:	ldr	x1, [sp, #56]
  40badc:	add	x1, x1, x0
  40bae0:	ldr	x0, [sp, #40]
  40bae4:	str	x1, [x0]
  40bae8:	ldr	x0, [sp, #56]
  40baec:	ldp	x29, x30, [sp], #64
  40baf0:	ret
  40baf4:	stp	x29, x30, [sp, #-48]!
  40baf8:	mov	x29, sp
  40bafc:	str	x0, [sp, #24]
  40bb00:	ldr	x0, [sp, #24]
  40bb04:	bl	402430 <fgetc@plt>
  40bb08:	str	w0, [sp, #44]
  40bb0c:	ldr	w0, [sp, #44]
  40bb10:	cmn	w0, #0x1
  40bb14:	b.ne	40bb20 <ferror@plt+0x9340>  // b.any
  40bb18:	mov	w0, #0x1                   	// #1
  40bb1c:	b	40bb30 <ferror@plt+0x9350>
  40bb20:	ldr	w0, [sp, #44]
  40bb24:	cmp	w0, #0xa
  40bb28:	b.ne	40bb00 <ferror@plt+0x9320>  // b.any
  40bb2c:	mov	w0, #0x0                   	// #0
  40bb30:	ldp	x29, x30, [sp], #48
  40bb34:	ret
  40bb38:	stp	x29, x30, [sp, #-48]!
  40bb3c:	mov	x29, sp
  40bb40:	str	x0, [sp, #24]
  40bb44:	str	x1, [sp, #16]
  40bb48:	ldr	x0, [sp, #16]
  40bb4c:	cmp	x0, #0x0
  40bb50:	b.eq	40bb60 <ferror@plt+0x9380>  // b.none
  40bb54:	ldr	x0, [sp, #16]
  40bb58:	bl	402160 <strlen@plt>
  40bb5c:	b	40bb64 <ferror@plt+0x9384>
  40bb60:	mov	x0, #0x0                   	// #0
  40bb64:	str	x0, [sp, #40]
  40bb68:	ldr	x0, [sp, #24]
  40bb6c:	cmp	x0, #0x0
  40bb70:	b.eq	40bba8 <ferror@plt+0x93c8>  // b.none
  40bb74:	ldr	x0, [sp, #40]
  40bb78:	cmp	x0, #0x0
  40bb7c:	b.eq	40bba8 <ferror@plt+0x93c8>  // b.none
  40bb80:	ldr	x2, [sp, #40]
  40bb84:	ldr	x1, [sp, #16]
  40bb88:	ldr	x0, [sp, #24]
  40bb8c:	bl	4023f0 <strncmp@plt>
  40bb90:	cmp	w0, #0x0
  40bb94:	b.ne	40bba8 <ferror@plt+0x93c8>  // b.any
  40bb98:	ldr	x1, [sp, #24]
  40bb9c:	ldr	x0, [sp, #40]
  40bba0:	add	x0, x1, x0
  40bba4:	b	40bbac <ferror@plt+0x93cc>
  40bba8:	mov	x0, #0x0                   	// #0
  40bbac:	ldp	x29, x30, [sp], #48
  40bbb0:	ret
  40bbb4:	stp	x29, x30, [sp, #-48]!
  40bbb8:	mov	x29, sp
  40bbbc:	str	x0, [sp, #24]
  40bbc0:	str	x1, [sp, #16]
  40bbc4:	ldr	x0, [sp, #16]
  40bbc8:	cmp	x0, #0x0
  40bbcc:	b.eq	40bbdc <ferror@plt+0x93fc>  // b.none
  40bbd0:	ldr	x0, [sp, #16]
  40bbd4:	bl	402160 <strlen@plt>
  40bbd8:	b	40bbe0 <ferror@plt+0x9400>
  40bbdc:	mov	x0, #0x0                   	// #0
  40bbe0:	str	x0, [sp, #40]
  40bbe4:	ldr	x0, [sp, #24]
  40bbe8:	cmp	x0, #0x0
  40bbec:	b.eq	40bc24 <ferror@plt+0x9444>  // b.none
  40bbf0:	ldr	x0, [sp, #40]
  40bbf4:	cmp	x0, #0x0
  40bbf8:	b.eq	40bc24 <ferror@plt+0x9444>  // b.none
  40bbfc:	ldr	x2, [sp, #40]
  40bc00:	ldr	x1, [sp, #16]
  40bc04:	ldr	x0, [sp, #24]
  40bc08:	bl	4025e0 <strncasecmp@plt>
  40bc0c:	cmp	w0, #0x0
  40bc10:	b.ne	40bc24 <ferror@plt+0x9444>  // b.any
  40bc14:	ldr	x1, [sp, #24]
  40bc18:	ldr	x0, [sp, #40]
  40bc1c:	add	x0, x1, x0
  40bc20:	b	40bc28 <ferror@plt+0x9448>
  40bc24:	mov	x0, #0x0                   	// #0
  40bc28:	ldp	x29, x30, [sp], #48
  40bc2c:	ret
  40bc30:	stp	x29, x30, [sp, #-48]!
  40bc34:	mov	x29, sp
  40bc38:	str	x0, [sp, #24]
  40bc3c:	str	x1, [sp, #16]
  40bc40:	ldr	x0, [sp, #24]
  40bc44:	cmp	x0, #0x0
  40bc48:	b.eq	40bc58 <ferror@plt+0x9478>  // b.none
  40bc4c:	ldr	x0, [sp, #24]
  40bc50:	bl	402160 <strlen@plt>
  40bc54:	b	40bc5c <ferror@plt+0x947c>
  40bc58:	mov	x0, #0x0                   	// #0
  40bc5c:	str	x0, [sp, #40]
  40bc60:	ldr	x0, [sp, #16]
  40bc64:	cmp	x0, #0x0
  40bc68:	b.eq	40bc78 <ferror@plt+0x9498>  // b.none
  40bc6c:	ldr	x0, [sp, #16]
  40bc70:	bl	402160 <strlen@plt>
  40bc74:	b	40bc7c <ferror@plt+0x949c>
  40bc78:	mov	x0, #0x0                   	// #0
  40bc7c:	str	x0, [sp, #32]
  40bc80:	ldr	x0, [sp, #32]
  40bc84:	cmp	x0, #0x0
  40bc88:	b.ne	40bc9c <ferror@plt+0x94bc>  // b.any
  40bc8c:	ldr	x1, [sp, #24]
  40bc90:	ldr	x0, [sp, #40]
  40bc94:	add	x0, x1, x0
  40bc98:	b	40bcf8 <ferror@plt+0x9518>
  40bc9c:	ldr	x1, [sp, #40]
  40bca0:	ldr	x0, [sp, #32]
  40bca4:	cmp	x1, x0
  40bca8:	b.cs	40bcb4 <ferror@plt+0x94d4>  // b.hs, b.nlast
  40bcac:	mov	x0, #0x0                   	// #0
  40bcb0:	b	40bcf8 <ferror@plt+0x9518>
  40bcb4:	ldr	x1, [sp, #40]
  40bcb8:	ldr	x0, [sp, #32]
  40bcbc:	sub	x0, x1, x0
  40bcc0:	ldr	x1, [sp, #24]
  40bcc4:	add	x0, x1, x0
  40bcc8:	ldr	x2, [sp, #32]
  40bccc:	ldr	x1, [sp, #16]
  40bcd0:	bl	402550 <memcmp@plt>
  40bcd4:	cmp	w0, #0x0
  40bcd8:	b.eq	40bce4 <ferror@plt+0x9504>  // b.none
  40bcdc:	mov	x0, #0x0                   	// #0
  40bce0:	b	40bcf8 <ferror@plt+0x9518>
  40bce4:	ldr	x1, [sp, #40]
  40bce8:	ldr	x0, [sp, #32]
  40bcec:	sub	x0, x1, x0
  40bcf0:	ldr	x1, [sp, #24]
  40bcf4:	add	x0, x1, x0
  40bcf8:	ldp	x29, x30, [sp], #48
  40bcfc:	ret
  40bd00:	stp	x29, x30, [sp, #-128]!
  40bd04:	mov	x29, sp
  40bd08:	str	x19, [sp, #16]
  40bd0c:	str	x0, [sp, #40]
  40bd10:	str	x1, [sp, #32]
  40bd14:	str	xzr, [sp, #112]
  40bd18:	str	wzr, [sp, #108]
  40bd1c:	ldr	x0, [sp, #40]
  40bd20:	cmp	x0, #0x0
  40bd24:	b.ne	40bd48 <ferror@plt+0x9568>  // b.any
  40bd28:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40bd2c:	add	x3, x0, #0x230
  40bd30:	mov	w2, #0x4d                  	// #77
  40bd34:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40bd38:	add	x1, x0, #0x68
  40bd3c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40bd40:	add	x0, x0, #0x78
  40bd44:	bl	402740 <__assert_fail@plt>
  40bd48:	ldr	x0, [sp, #32]
  40bd4c:	cmp	x0, #0x0
  40bd50:	b.ne	40bd74 <ferror@plt+0x9594>  // b.any
  40bd54:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40bd58:	add	x3, x0, #0x230
  40bd5c:	mov	w2, #0x4e                  	// #78
  40bd60:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40bd64:	add	x1, x0, #0x68
  40bd68:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40bd6c:	add	x0, x0, #0x80
  40bd70:	bl	402740 <__assert_fail@plt>
  40bd74:	ldr	x0, [sp, #40]
  40bd78:	str	x0, [sp, #120]
  40bd7c:	str	xzr, [sp, #96]
  40bd80:	str	wzr, [sp, #88]
  40bd84:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40bd88:	add	x1, x0, #0x88
  40bd8c:	ldr	x0, [sp, #120]
  40bd90:	bl	402620 <strspn@plt>
  40bd94:	mov	x1, x0
  40bd98:	ldr	x0, [sp, #120]
  40bd9c:	add	x0, x0, x1
  40bda0:	str	x0, [sp, #120]
  40bda4:	ldr	x0, [sp, #120]
  40bda8:	ldrsb	w0, [x0]
  40bdac:	cmp	w0, #0x0
  40bdb0:	b.ne	40bddc <ferror@plt+0x95fc>  // b.any
  40bdb4:	ldr	w0, [sp, #108]
  40bdb8:	cmp	w0, #0x0
  40bdbc:	b.ne	40bdc8 <ferror@plt+0x95e8>  // b.any
  40bdc0:	mov	w0, #0xffffffea            	// #-22
  40bdc4:	b	40c024 <ferror@plt+0x9844>
  40bdc8:	ldr	x0, [sp, #32]
  40bdcc:	ldr	x1, [sp, #112]
  40bdd0:	str	x1, [x0]
  40bdd4:	mov	w0, #0x0                   	// #0
  40bdd8:	b	40c024 <ferror@plt+0x9844>
  40bddc:	bl	402750 <__errno_location@plt>
  40bde0:	str	wzr, [x0]
  40bde4:	add	x0, sp, #0x38
  40bde8:	mov	w2, #0xa                   	// #10
  40bdec:	mov	x1, x0
  40bdf0:	ldr	x0, [sp, #120]
  40bdf4:	bl	4021f0 <strtoll@plt>
  40bdf8:	str	x0, [sp, #72]
  40bdfc:	bl	402750 <__errno_location@plt>
  40be00:	ldr	w0, [x0]
  40be04:	cmp	w0, #0x0
  40be08:	b.le	40be1c <ferror@plt+0x963c>
  40be0c:	bl	402750 <__errno_location@plt>
  40be10:	ldr	w0, [x0]
  40be14:	neg	w0, w0
  40be18:	b	40c024 <ferror@plt+0x9844>
  40be1c:	ldr	x0, [sp, #72]
  40be20:	cmp	x0, #0x0
  40be24:	b.ge	40be30 <ferror@plt+0x9650>  // b.tcont
  40be28:	mov	w0, #0xffffffde            	// #-34
  40be2c:	b	40c024 <ferror@plt+0x9844>
  40be30:	ldr	x0, [sp, #56]
  40be34:	ldrsb	w0, [x0]
  40be38:	cmp	w0, #0x2e
  40be3c:	b.ne	40becc <ferror@plt+0x96ec>  // b.any
  40be40:	ldr	x0, [sp, #56]
  40be44:	add	x0, x0, #0x1
  40be48:	str	x0, [sp, #64]
  40be4c:	bl	402750 <__errno_location@plt>
  40be50:	str	wzr, [x0]
  40be54:	add	x0, sp, #0x38
  40be58:	mov	w2, #0xa                   	// #10
  40be5c:	mov	x1, x0
  40be60:	ldr	x0, [sp, #64]
  40be64:	bl	4021f0 <strtoll@plt>
  40be68:	str	x0, [sp, #96]
  40be6c:	bl	402750 <__errno_location@plt>
  40be70:	ldr	w0, [x0]
  40be74:	cmp	w0, #0x0
  40be78:	b.le	40be8c <ferror@plt+0x96ac>
  40be7c:	bl	402750 <__errno_location@plt>
  40be80:	ldr	w0, [x0]
  40be84:	neg	w0, w0
  40be88:	b	40c024 <ferror@plt+0x9844>
  40be8c:	ldr	x0, [sp, #96]
  40be90:	cmp	x0, #0x0
  40be94:	b.ge	40bea0 <ferror@plt+0x96c0>  // b.tcont
  40be98:	mov	w0, #0xffffffde            	// #-34
  40be9c:	b	40c024 <ferror@plt+0x9844>
  40bea0:	ldr	x0, [sp, #56]
  40bea4:	ldr	x1, [sp, #64]
  40bea8:	cmp	x1, x0
  40beac:	b.ne	40beb8 <ferror@plt+0x96d8>  // b.any
  40beb0:	mov	w0, #0xffffffea            	// #-22
  40beb4:	b	40c024 <ferror@plt+0x9844>
  40beb8:	ldr	x1, [sp, #56]
  40bebc:	ldr	x0, [sp, #64]
  40bec0:	sub	x0, x1, x0
  40bec4:	str	w0, [sp, #88]
  40bec8:	b	40bee4 <ferror@plt+0x9704>
  40becc:	ldr	x0, [sp, #56]
  40bed0:	ldr	x1, [sp, #120]
  40bed4:	cmp	x1, x0
  40bed8:	b.ne	40bee4 <ferror@plt+0x9704>  // b.any
  40bedc:	mov	w0, #0xffffffea            	// #-22
  40bee0:	b	40c024 <ferror@plt+0x9844>
  40bee4:	ldr	x19, [sp, #56]
  40bee8:	ldr	x2, [sp, #56]
  40beec:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40bef0:	add	x1, x0, #0x88
  40bef4:	mov	x0, x2
  40bef8:	bl	402620 <strspn@plt>
  40befc:	add	x0, x19, x0
  40bf00:	str	x0, [sp, #56]
  40bf04:	str	wzr, [sp, #92]
  40bf08:	b	40c008 <ferror@plt+0x9828>
  40bf0c:	ldr	x2, [sp, #56]
  40bf10:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40bf14:	add	x1, x0, #0x918
  40bf18:	ldr	w0, [sp, #92]
  40bf1c:	lsl	x0, x0, #4
  40bf20:	add	x0, x1, x0
  40bf24:	ldr	x0, [x0]
  40bf28:	mov	x1, x0
  40bf2c:	mov	x0, x2
  40bf30:	bl	40bb38 <ferror@plt+0x9358>
  40bf34:	cmp	x0, #0x0
  40bf38:	b.eq	40bffc <ferror@plt+0x981c>  // b.none
  40bf3c:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40bf40:	add	x1, x0, #0x918
  40bf44:	ldr	w0, [sp, #92]
  40bf48:	lsl	x0, x0, #4
  40bf4c:	add	x0, x1, x0
  40bf50:	ldr	x1, [x0, #8]
  40bf54:	ldr	x0, [sp, #96]
  40bf58:	mul	x0, x1, x0
  40bf5c:	str	x0, [sp, #80]
  40bf60:	b	40bf88 <ferror@plt+0x97a8>
  40bf64:	ldr	x1, [sp, #80]
  40bf68:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40bf6c:	movk	x0, #0xcccd
  40bf70:	umulh	x0, x1, x0
  40bf74:	lsr	x0, x0, #3
  40bf78:	str	x0, [sp, #80]
  40bf7c:	ldr	w0, [sp, #88]
  40bf80:	sub	w0, w0, #0x1
  40bf84:	str	w0, [sp, #88]
  40bf88:	ldr	w0, [sp, #88]
  40bf8c:	cmp	w0, #0x0
  40bf90:	b.ne	40bf64 <ferror@plt+0x9784>  // b.any
  40bf94:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40bf98:	add	x1, x0, #0x918
  40bf9c:	ldr	w0, [sp, #92]
  40bfa0:	lsl	x0, x0, #4
  40bfa4:	add	x0, x1, x0
  40bfa8:	ldr	x1, [x0, #8]
  40bfac:	ldr	x0, [sp, #72]
  40bfb0:	mul	x1, x1, x0
  40bfb4:	ldr	x0, [sp, #80]
  40bfb8:	add	x0, x1, x0
  40bfbc:	ldr	x1, [sp, #112]
  40bfc0:	add	x0, x1, x0
  40bfc4:	str	x0, [sp, #112]
  40bfc8:	ldr	x19, [sp, #56]
  40bfcc:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40bfd0:	add	x1, x0, #0x918
  40bfd4:	ldr	w0, [sp, #92]
  40bfd8:	lsl	x0, x0, #4
  40bfdc:	add	x0, x1, x0
  40bfe0:	ldr	x0, [x0]
  40bfe4:	bl	402160 <strlen@plt>
  40bfe8:	add	x0, x19, x0
  40bfec:	str	x0, [sp, #120]
  40bff0:	mov	w0, #0x1                   	// #1
  40bff4:	str	w0, [sp, #108]
  40bff8:	b	40c014 <ferror@plt+0x9834>
  40bffc:	ldr	w0, [sp, #92]
  40c000:	add	w0, w0, #0x1
  40c004:	str	w0, [sp, #92]
  40c008:	ldr	w0, [sp, #92]
  40c00c:	cmp	w0, #0x1b
  40c010:	b.ls	40bf0c <ferror@plt+0x972c>  // b.plast
  40c014:	ldr	w0, [sp, #92]
  40c018:	cmp	w0, #0x1b
  40c01c:	b.ls	40bd7c <ferror@plt+0x959c>  // b.plast
  40c020:	mov	w0, #0xffffffea            	// #-22
  40c024:	ldr	x19, [sp, #16]
  40c028:	ldp	x29, x30, [sp], #128
  40c02c:	ret
  40c030:	stp	x29, x30, [sp, #-224]!
  40c034:	mov	x29, sp
  40c038:	str	x0, [sp, #24]
  40c03c:	str	x1, [sp, #16]
  40c040:	str	xzr, [sp, #48]
  40c044:	str	xzr, [sp, #40]
  40c048:	mov	w0, #0xffffffff            	// #-1
  40c04c:	str	w0, [sp, #212]
  40c050:	ldr	x0, [sp, #24]
  40c054:	cmp	x0, #0x0
  40c058:	b.ne	40c07c <ferror@plt+0x989c>  // b.any
  40c05c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c060:	add	x3, x0, #0x318
  40c064:	mov	w2, #0xc4                  	// #196
  40c068:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c06c:	add	x1, x0, #0x68
  40c070:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c074:	add	x0, x0, #0x78
  40c078:	bl	402740 <__assert_fail@plt>
  40c07c:	ldr	x0, [sp, #16]
  40c080:	cmp	x0, #0x0
  40c084:	b.ne	40c0a8 <ferror@plt+0x98c8>  // b.any
  40c088:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c08c:	add	x3, x0, #0x318
  40c090:	mov	w2, #0xc5                  	// #197
  40c094:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c098:	add	x1, x0, #0x68
  40c09c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c0a0:	add	x0, x0, #0x80
  40c0a4:	bl	402740 <__assert_fail@plt>
  40c0a8:	mov	x0, #0x0                   	// #0
  40c0ac:	bl	4023b0 <time@plt>
  40c0b0:	str	x0, [sp, #56]
  40c0b4:	add	x1, sp, #0x78
  40c0b8:	add	x0, sp, #0x38
  40c0bc:	bl	402260 <localtime_r@plt>
  40c0c0:	mov	w0, #0xffffffff            	// #-1
  40c0c4:	str	w0, [sp, #152]
  40c0c8:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c0cc:	add	x1, x0, #0x90
  40c0d0:	ldr	x0, [sp, #24]
  40c0d4:	bl	402580 <strcmp@plt>
  40c0d8:	cmp	w0, #0x0
  40c0dc:	b.eq	40c74c <ferror@plt+0x9f6c>  // b.none
  40c0e0:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c0e4:	add	x1, x0, #0x98
  40c0e8:	ldr	x0, [sp, #24]
  40c0ec:	bl	402580 <strcmp@plt>
  40c0f0:	cmp	w0, #0x0
  40c0f4:	b.ne	40c110 <ferror@plt+0x9930>  // b.any
  40c0f8:	str	wzr, [sp, #128]
  40c0fc:	ldr	w0, [sp, #128]
  40c100:	str	w0, [sp, #124]
  40c104:	ldr	w0, [sp, #124]
  40c108:	str	w0, [sp, #120]
  40c10c:	b	40c788 <ferror@plt+0x9fa8>
  40c110:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c114:	add	x1, x0, #0xa0
  40c118:	ldr	x0, [sp, #24]
  40c11c:	bl	402580 <strcmp@plt>
  40c120:	cmp	w0, #0x0
  40c124:	b.ne	40c14c <ferror@plt+0x996c>  // b.any
  40c128:	ldr	w0, [sp, #132]
  40c12c:	sub	w0, w0, #0x1
  40c130:	str	w0, [sp, #132]
  40c134:	str	wzr, [sp, #128]
  40c138:	ldr	w0, [sp, #128]
  40c13c:	str	w0, [sp, #124]
  40c140:	ldr	w0, [sp, #124]
  40c144:	str	w0, [sp, #120]
  40c148:	b	40c788 <ferror@plt+0x9fa8>
  40c14c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c150:	add	x1, x0, #0xb0
  40c154:	ldr	x0, [sp, #24]
  40c158:	bl	402580 <strcmp@plt>
  40c15c:	cmp	w0, #0x0
  40c160:	b.ne	40c188 <ferror@plt+0x99a8>  // b.any
  40c164:	ldr	w0, [sp, #132]
  40c168:	add	w0, w0, #0x1
  40c16c:	str	w0, [sp, #132]
  40c170:	str	wzr, [sp, #128]
  40c174:	ldr	w0, [sp, #128]
  40c178:	str	w0, [sp, #124]
  40c17c:	ldr	w0, [sp, #124]
  40c180:	str	w0, [sp, #120]
  40c184:	b	40c788 <ferror@plt+0x9fa8>
  40c188:	ldr	x0, [sp, #24]
  40c18c:	ldrsb	w0, [x0]
  40c190:	cmp	w0, #0x2b
  40c194:	b.ne	40c1c0 <ferror@plt+0x99e0>  // b.any
  40c198:	ldr	x0, [sp, #24]
  40c19c:	add	x0, x0, #0x1
  40c1a0:	add	x1, sp, #0x30
  40c1a4:	bl	40bd00 <ferror@plt+0x9520>
  40c1a8:	str	w0, [sp, #180]
  40c1ac:	ldr	w0, [sp, #180]
  40c1b0:	cmp	w0, #0x0
  40c1b4:	b.ge	40c754 <ferror@plt+0x9f74>  // b.tcont
  40c1b8:	ldr	w0, [sp, #180]
  40c1bc:	b	40c82c <ferror@plt+0xa04c>
  40c1c0:	ldr	x0, [sp, #24]
  40c1c4:	ldrsb	w0, [x0]
  40c1c8:	cmp	w0, #0x2d
  40c1cc:	b.ne	40c1f8 <ferror@plt+0x9a18>  // b.any
  40c1d0:	ldr	x0, [sp, #24]
  40c1d4:	add	x0, x0, #0x1
  40c1d8:	add	x1, sp, #0x28
  40c1dc:	bl	40bd00 <ferror@plt+0x9520>
  40c1e0:	str	w0, [sp, #180]
  40c1e4:	ldr	w0, [sp, #180]
  40c1e8:	cmp	w0, #0x0
  40c1ec:	b.ge	40c75c <ferror@plt+0x9f7c>  // b.tcont
  40c1f0:	ldr	w0, [sp, #180]
  40c1f4:	b	40c82c <ferror@plt+0xa04c>
  40c1f8:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c1fc:	add	x1, x0, #0xc0
  40c200:	ldr	x0, [sp, #24]
  40c204:	bl	40bc30 <ferror@plt+0x9450>
  40c208:	cmp	x0, #0x0
  40c20c:	b.eq	40c270 <ferror@plt+0x9a90>  // b.none
  40c210:	ldr	x0, [sp, #24]
  40c214:	bl	402160 <strlen@plt>
  40c218:	sub	x0, x0, #0x4
  40c21c:	mov	x1, x0
  40c220:	ldr	x0, [sp, #24]
  40c224:	bl	402610 <strndup@plt>
  40c228:	str	x0, [sp, #184]
  40c22c:	ldr	x0, [sp, #184]
  40c230:	cmp	x0, #0x0
  40c234:	b.ne	40c240 <ferror@plt+0x9a60>  // b.any
  40c238:	mov	w0, #0xfffffff4            	// #-12
  40c23c:	b	40c82c <ferror@plt+0xa04c>
  40c240:	add	x0, sp, #0x28
  40c244:	mov	x1, x0
  40c248:	ldr	x0, [sp, #184]
  40c24c:	bl	40bd00 <ferror@plt+0x9520>
  40c250:	str	w0, [sp, #180]
  40c254:	ldr	x0, [sp, #184]
  40c258:	bl	4025c0 <free@plt>
  40c25c:	ldr	w0, [sp, #180]
  40c260:	cmp	w0, #0x0
  40c264:	b.ge	40c764 <ferror@plt+0x9f84>  // b.tcont
  40c268:	ldr	w0, [sp, #180]
  40c26c:	b	40c82c <ferror@plt+0xa04c>
  40c270:	str	wzr, [sp, #208]
  40c274:	b	40c328 <ferror@plt+0x9b48>
  40c278:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40c27c:	add	x1, x0, #0xad8
  40c280:	ldr	w0, [sp, #208]
  40c284:	lsl	x0, x0, #4
  40c288:	add	x0, x1, x0
  40c28c:	ldr	x0, [x0]
  40c290:	mov	x1, x0
  40c294:	ldr	x0, [sp, #24]
  40c298:	bl	40bbb4 <ferror@plt+0x93d4>
  40c29c:	cmp	x0, #0x0
  40c2a0:	b.eq	40c310 <ferror@plt+0x9b30>  // b.none
  40c2a4:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40c2a8:	add	x1, x0, #0xad8
  40c2ac:	ldr	w0, [sp, #208]
  40c2b0:	lsl	x0, x0, #4
  40c2b4:	add	x0, x1, x0
  40c2b8:	ldr	x0, [x0]
  40c2bc:	bl	402160 <strlen@plt>
  40c2c0:	str	x0, [sp, #200]
  40c2c4:	ldr	x1, [sp, #24]
  40c2c8:	ldr	x0, [sp, #200]
  40c2cc:	add	x0, x1, x0
  40c2d0:	ldrsb	w0, [x0]
  40c2d4:	cmp	w0, #0x20
  40c2d8:	b.ne	40c318 <ferror@plt+0x9b38>  // b.any
  40c2dc:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40c2e0:	add	x1, x0, #0xad8
  40c2e4:	ldr	w0, [sp, #208]
  40c2e8:	lsl	x0, x0, #4
  40c2ec:	add	x0, x1, x0
  40c2f0:	ldr	w0, [x0, #8]
  40c2f4:	str	w0, [sp, #212]
  40c2f8:	ldr	x0, [sp, #200]
  40c2fc:	add	x0, x0, #0x1
  40c300:	ldr	x1, [sp, #24]
  40c304:	add	x0, x1, x0
  40c308:	str	x0, [sp, #24]
  40c30c:	b	40c334 <ferror@plt+0x9b54>
  40c310:	nop
  40c314:	b	40c31c <ferror@plt+0x9b3c>
  40c318:	nop
  40c31c:	ldr	w0, [sp, #208]
  40c320:	add	w0, w0, #0x1
  40c324:	str	w0, [sp, #208]
  40c328:	ldr	w0, [sp, #208]
  40c32c:	cmp	w0, #0xd
  40c330:	b.ls	40c278 <ferror@plt+0x9a98>  // b.plast
  40c334:	add	x0, sp, #0x40
  40c338:	add	x1, sp, #0x78
  40c33c:	ldp	x2, x3, [x1]
  40c340:	stp	x2, x3, [x0]
  40c344:	ldp	x2, x3, [x1, #16]
  40c348:	stp	x2, x3, [x0, #16]
  40c34c:	ldp	x2, x3, [x1, #32]
  40c350:	stp	x2, x3, [x0, #32]
  40c354:	ldr	x1, [x1, #48]
  40c358:	str	x1, [x0, #48]
  40c35c:	add	x0, sp, #0x78
  40c360:	mov	x2, x0
  40c364:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c368:	add	x1, x0, #0xc8
  40c36c:	ldr	x0, [sp, #24]
  40c370:	bl	4022e0 <strptime@plt>
  40c374:	str	x0, [sp, #192]
  40c378:	ldr	x0, [sp, #192]
  40c37c:	cmp	x0, #0x0
  40c380:	b.eq	40c394 <ferror@plt+0x9bb4>  // b.none
  40c384:	ldr	x0, [sp, #192]
  40c388:	ldrsb	w0, [x0]
  40c38c:	cmp	w0, #0x0
  40c390:	b.eq	40c76c <ferror@plt+0x9f8c>  // b.none
  40c394:	add	x0, sp, #0x78
  40c398:	add	x1, sp, #0x40
  40c39c:	ldp	x2, x3, [x1]
  40c3a0:	stp	x2, x3, [x0]
  40c3a4:	ldp	x2, x3, [x1, #16]
  40c3a8:	stp	x2, x3, [x0, #16]
  40c3ac:	ldp	x2, x3, [x1, #32]
  40c3b0:	stp	x2, x3, [x0, #32]
  40c3b4:	ldr	x1, [x1, #48]
  40c3b8:	str	x1, [x0, #48]
  40c3bc:	add	x0, sp, #0x78
  40c3c0:	mov	x2, x0
  40c3c4:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c3c8:	add	x1, x0, #0xe0
  40c3cc:	ldr	x0, [sp, #24]
  40c3d0:	bl	4022e0 <strptime@plt>
  40c3d4:	str	x0, [sp, #192]
  40c3d8:	ldr	x0, [sp, #192]
  40c3dc:	cmp	x0, #0x0
  40c3e0:	b.eq	40c3f4 <ferror@plt+0x9c14>  // b.none
  40c3e4:	ldr	x0, [sp, #192]
  40c3e8:	ldrsb	w0, [x0]
  40c3ec:	cmp	w0, #0x0
  40c3f0:	b.eq	40c774 <ferror@plt+0x9f94>  // b.none
  40c3f4:	add	x0, sp, #0x78
  40c3f8:	add	x1, sp, #0x40
  40c3fc:	ldp	x2, x3, [x1]
  40c400:	stp	x2, x3, [x0]
  40c404:	ldp	x2, x3, [x1, #16]
  40c408:	stp	x2, x3, [x0, #16]
  40c40c:	ldp	x2, x3, [x1, #32]
  40c410:	stp	x2, x3, [x0, #32]
  40c414:	ldr	x1, [x1, #48]
  40c418:	str	x1, [x0, #48]
  40c41c:	add	x0, sp, #0x78
  40c420:	mov	x2, x0
  40c424:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c428:	add	x1, x0, #0xf8
  40c42c:	ldr	x0, [sp, #24]
  40c430:	bl	4022e0 <strptime@plt>
  40c434:	str	x0, [sp, #192]
  40c438:	ldr	x0, [sp, #192]
  40c43c:	cmp	x0, #0x0
  40c440:	b.eq	40c454 <ferror@plt+0x9c74>  // b.none
  40c444:	ldr	x0, [sp, #192]
  40c448:	ldrsb	w0, [x0]
  40c44c:	cmp	w0, #0x0
  40c450:	b.eq	40c77c <ferror@plt+0x9f9c>  // b.none
  40c454:	add	x0, sp, #0x78
  40c458:	add	x1, sp, #0x40
  40c45c:	ldp	x2, x3, [x1]
  40c460:	stp	x2, x3, [x0]
  40c464:	ldp	x2, x3, [x1, #16]
  40c468:	stp	x2, x3, [x0, #16]
  40c46c:	ldp	x2, x3, [x1, #32]
  40c470:	stp	x2, x3, [x0, #32]
  40c474:	ldr	x1, [x1, #48]
  40c478:	str	x1, [x0, #48]
  40c47c:	add	x0, sp, #0x78
  40c480:	mov	x2, x0
  40c484:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c488:	add	x1, x0, #0x110
  40c48c:	ldr	x0, [sp, #24]
  40c490:	bl	4022e0 <strptime@plt>
  40c494:	str	x0, [sp, #192]
  40c498:	ldr	x0, [sp, #192]
  40c49c:	cmp	x0, #0x0
  40c4a0:	b.eq	40c4bc <ferror@plt+0x9cdc>  // b.none
  40c4a4:	ldr	x0, [sp, #192]
  40c4a8:	ldrsb	w0, [x0]
  40c4ac:	cmp	w0, #0x0
  40c4b0:	b.ne	40c4bc <ferror@plt+0x9cdc>  // b.any
  40c4b4:	str	wzr, [sp, #120]
  40c4b8:	b	40c788 <ferror@plt+0x9fa8>
  40c4bc:	add	x0, sp, #0x78
  40c4c0:	add	x1, sp, #0x40
  40c4c4:	ldp	x2, x3, [x1]
  40c4c8:	stp	x2, x3, [x0]
  40c4cc:	ldp	x2, x3, [x1, #16]
  40c4d0:	stp	x2, x3, [x0, #16]
  40c4d4:	ldp	x2, x3, [x1, #32]
  40c4d8:	stp	x2, x3, [x0, #32]
  40c4dc:	ldr	x1, [x1, #48]
  40c4e0:	str	x1, [x0, #48]
  40c4e4:	add	x0, sp, #0x78
  40c4e8:	mov	x2, x0
  40c4ec:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c4f0:	add	x1, x0, #0x120
  40c4f4:	ldr	x0, [sp, #24]
  40c4f8:	bl	4022e0 <strptime@plt>
  40c4fc:	str	x0, [sp, #192]
  40c500:	ldr	x0, [sp, #192]
  40c504:	cmp	x0, #0x0
  40c508:	b.eq	40c524 <ferror@plt+0x9d44>  // b.none
  40c50c:	ldr	x0, [sp, #192]
  40c510:	ldrsb	w0, [x0]
  40c514:	cmp	w0, #0x0
  40c518:	b.ne	40c524 <ferror@plt+0x9d44>  // b.any
  40c51c:	str	wzr, [sp, #120]
  40c520:	b	40c788 <ferror@plt+0x9fa8>
  40c524:	add	x0, sp, #0x78
  40c528:	add	x1, sp, #0x40
  40c52c:	ldp	x2, x3, [x1]
  40c530:	stp	x2, x3, [x0]
  40c534:	ldp	x2, x3, [x1, #16]
  40c538:	stp	x2, x3, [x0, #16]
  40c53c:	ldp	x2, x3, [x1, #32]
  40c540:	stp	x2, x3, [x0, #32]
  40c544:	ldr	x1, [x1, #48]
  40c548:	str	x1, [x0, #48]
  40c54c:	add	x0, sp, #0x78
  40c550:	mov	x2, x0
  40c554:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c558:	add	x1, x0, #0x130
  40c55c:	ldr	x0, [sp, #24]
  40c560:	bl	4022e0 <strptime@plt>
  40c564:	str	x0, [sp, #192]
  40c568:	ldr	x0, [sp, #192]
  40c56c:	cmp	x0, #0x0
  40c570:	b.eq	40c59c <ferror@plt+0x9dbc>  // b.none
  40c574:	ldr	x0, [sp, #192]
  40c578:	ldrsb	w0, [x0]
  40c57c:	cmp	w0, #0x0
  40c580:	b.ne	40c59c <ferror@plt+0x9dbc>  // b.any
  40c584:	str	wzr, [sp, #128]
  40c588:	ldr	w0, [sp, #128]
  40c58c:	str	w0, [sp, #124]
  40c590:	ldr	w0, [sp, #124]
  40c594:	str	w0, [sp, #120]
  40c598:	b	40c788 <ferror@plt+0x9fa8>
  40c59c:	add	x0, sp, #0x78
  40c5a0:	add	x1, sp, #0x40
  40c5a4:	ldp	x2, x3, [x1]
  40c5a8:	stp	x2, x3, [x0]
  40c5ac:	ldp	x2, x3, [x1, #16]
  40c5b0:	stp	x2, x3, [x0, #16]
  40c5b4:	ldp	x2, x3, [x1, #32]
  40c5b8:	stp	x2, x3, [x0, #32]
  40c5bc:	ldr	x1, [x1, #48]
  40c5c0:	str	x1, [x0, #48]
  40c5c4:	add	x0, sp, #0x78
  40c5c8:	mov	x2, x0
  40c5cc:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c5d0:	add	x1, x0, #0x140
  40c5d4:	ldr	x0, [sp, #24]
  40c5d8:	bl	4022e0 <strptime@plt>
  40c5dc:	str	x0, [sp, #192]
  40c5e0:	ldr	x0, [sp, #192]
  40c5e4:	cmp	x0, #0x0
  40c5e8:	b.eq	40c614 <ferror@plt+0x9e34>  // b.none
  40c5ec:	ldr	x0, [sp, #192]
  40c5f0:	ldrsb	w0, [x0]
  40c5f4:	cmp	w0, #0x0
  40c5f8:	b.ne	40c614 <ferror@plt+0x9e34>  // b.any
  40c5fc:	str	wzr, [sp, #128]
  40c600:	ldr	w0, [sp, #128]
  40c604:	str	w0, [sp, #124]
  40c608:	ldr	w0, [sp, #124]
  40c60c:	str	w0, [sp, #120]
  40c610:	b	40c788 <ferror@plt+0x9fa8>
  40c614:	add	x0, sp, #0x78
  40c618:	add	x1, sp, #0x40
  40c61c:	ldp	x2, x3, [x1]
  40c620:	stp	x2, x3, [x0]
  40c624:	ldp	x2, x3, [x1, #16]
  40c628:	stp	x2, x3, [x0, #16]
  40c62c:	ldp	x2, x3, [x1, #32]
  40c630:	stp	x2, x3, [x0, #32]
  40c634:	ldr	x1, [x1, #48]
  40c638:	str	x1, [x0, #48]
  40c63c:	add	x0, sp, #0x78
  40c640:	mov	x2, x0
  40c644:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c648:	add	x1, x0, #0x150
  40c64c:	ldr	x0, [sp, #24]
  40c650:	bl	4022e0 <strptime@plt>
  40c654:	str	x0, [sp, #192]
  40c658:	ldr	x0, [sp, #192]
  40c65c:	cmp	x0, #0x0
  40c660:	b.eq	40c674 <ferror@plt+0x9e94>  // b.none
  40c664:	ldr	x0, [sp, #192]
  40c668:	ldrsb	w0, [x0]
  40c66c:	cmp	w0, #0x0
  40c670:	b.eq	40c784 <ferror@plt+0x9fa4>  // b.none
  40c674:	add	x0, sp, #0x78
  40c678:	add	x1, sp, #0x40
  40c67c:	ldp	x2, x3, [x1]
  40c680:	stp	x2, x3, [x0]
  40c684:	ldp	x2, x3, [x1, #16]
  40c688:	stp	x2, x3, [x0, #16]
  40c68c:	ldp	x2, x3, [x1, #32]
  40c690:	stp	x2, x3, [x0, #32]
  40c694:	ldr	x1, [x1, #48]
  40c698:	str	x1, [x0, #48]
  40c69c:	add	x0, sp, #0x78
  40c6a0:	mov	x2, x0
  40c6a4:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c6a8:	add	x1, x0, #0x160
  40c6ac:	ldr	x0, [sp, #24]
  40c6b0:	bl	4022e0 <strptime@plt>
  40c6b4:	str	x0, [sp, #192]
  40c6b8:	ldr	x0, [sp, #192]
  40c6bc:	cmp	x0, #0x0
  40c6c0:	b.eq	40c6dc <ferror@plt+0x9efc>  // b.none
  40c6c4:	ldr	x0, [sp, #192]
  40c6c8:	ldrsb	w0, [x0]
  40c6cc:	cmp	w0, #0x0
  40c6d0:	b.ne	40c6dc <ferror@plt+0x9efc>  // b.any
  40c6d4:	str	wzr, [sp, #120]
  40c6d8:	b	40c788 <ferror@plt+0x9fa8>
  40c6dc:	add	x0, sp, #0x78
  40c6e0:	add	x1, sp, #0x40
  40c6e4:	ldp	x2, x3, [x1]
  40c6e8:	stp	x2, x3, [x0]
  40c6ec:	ldp	x2, x3, [x1, #16]
  40c6f0:	stp	x2, x3, [x0, #16]
  40c6f4:	ldp	x2, x3, [x1, #32]
  40c6f8:	stp	x2, x3, [x0, #32]
  40c6fc:	ldr	x1, [x1, #48]
  40c700:	str	x1, [x0, #48]
  40c704:	add	x0, sp, #0x78
  40c708:	mov	x2, x0
  40c70c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c710:	add	x1, x0, #0x168
  40c714:	ldr	x0, [sp, #24]
  40c718:	bl	4022e0 <strptime@plt>
  40c71c:	str	x0, [sp, #192]
  40c720:	ldr	x0, [sp, #192]
  40c724:	cmp	x0, #0x0
  40c728:	b.eq	40c744 <ferror@plt+0x9f64>  // b.none
  40c72c:	ldr	x0, [sp, #192]
  40c730:	ldrsb	w0, [x0]
  40c734:	cmp	w0, #0x0
  40c738:	b.ne	40c744 <ferror@plt+0x9f64>  // b.any
  40c73c:	str	wzr, [sp, #120]
  40c740:	b	40c788 <ferror@plt+0x9fa8>
  40c744:	mov	w0, #0xffffffea            	// #-22
  40c748:	b	40c82c <ferror@plt+0xa04c>
  40c74c:	nop
  40c750:	b	40c788 <ferror@plt+0x9fa8>
  40c754:	nop
  40c758:	b	40c788 <ferror@plt+0x9fa8>
  40c75c:	nop
  40c760:	b	40c788 <ferror@plt+0x9fa8>
  40c764:	nop
  40c768:	b	40c788 <ferror@plt+0x9fa8>
  40c76c:	nop
  40c770:	b	40c788 <ferror@plt+0x9fa8>
  40c774:	nop
  40c778:	b	40c788 <ferror@plt+0x9fa8>
  40c77c:	nop
  40c780:	b	40c788 <ferror@plt+0x9fa8>
  40c784:	nop
  40c788:	add	x0, sp, #0x78
  40c78c:	bl	402500 <mktime@plt>
  40c790:	str	x0, [sp, #56]
  40c794:	ldr	x0, [sp, #56]
  40c798:	cmn	x0, #0x1
  40c79c:	b.ne	40c7a8 <ferror@plt+0x9fc8>  // b.any
  40c7a0:	mov	w0, #0xffffffea            	// #-22
  40c7a4:	b	40c82c <ferror@plt+0xa04c>
  40c7a8:	ldr	w0, [sp, #212]
  40c7ac:	cmp	w0, #0x0
  40c7b0:	b.lt	40c7cc <ferror@plt+0x9fec>  // b.tstop
  40c7b4:	ldr	w0, [sp, #144]
  40c7b8:	ldr	w1, [sp, #212]
  40c7bc:	cmp	w1, w0
  40c7c0:	b.eq	40c7cc <ferror@plt+0x9fec>  // b.none
  40c7c4:	mov	w0, #0xffffffea            	// #-22
  40c7c8:	b	40c82c <ferror@plt+0xa04c>
  40c7cc:	ldr	x0, [sp, #56]
  40c7d0:	mov	x1, x0
  40c7d4:	mov	x0, #0x4240                	// #16960
  40c7d8:	movk	x0, #0xf, lsl #16
  40c7dc:	mul	x0, x1, x0
  40c7e0:	str	x0, [sp, #216]
  40c7e4:	ldr	x0, [sp, #48]
  40c7e8:	ldr	x1, [sp, #216]
  40c7ec:	add	x0, x1, x0
  40c7f0:	str	x0, [sp, #216]
  40c7f4:	ldr	x0, [sp, #40]
  40c7f8:	ldr	x1, [sp, #216]
  40c7fc:	cmp	x1, x0
  40c800:	b.ls	40c818 <ferror@plt+0xa038>  // b.plast
  40c804:	ldr	x0, [sp, #40]
  40c808:	ldr	x1, [sp, #216]
  40c80c:	sub	x0, x1, x0
  40c810:	str	x0, [sp, #216]
  40c814:	b	40c81c <ferror@plt+0xa03c>
  40c818:	str	xzr, [sp, #216]
  40c81c:	ldr	x0, [sp, #16]
  40c820:	ldr	x1, [sp, #216]
  40c824:	str	x1, [x0]
  40c828:	mov	w0, #0x0                   	// #0
  40c82c:	ldp	x29, x30, [sp], #224
  40c830:	ret
  40c834:	sub	sp, sp, #0x10
  40c838:	str	x0, [sp, #8]
  40c83c:	ldr	x0, [sp, #8]
  40c840:	ldr	w0, [x0, #32]
  40c844:	cmp	w0, #0x0
  40c848:	b.ge	40c854 <ferror@plt+0xa074>  // b.tcont
  40c84c:	mov	w0, #0x0                   	// #0
  40c850:	b	40c85c <ferror@plt+0xa07c>
  40c854:	ldr	x0, [sp, #8]
  40c858:	ldr	x0, [x0, #40]
  40c85c:	add	sp, sp, #0x10
  40c860:	ret
  40c864:	stp	x29, x30, [sp, #-96]!
  40c868:	mov	x29, sp
  40c86c:	str	x0, [sp, #56]
  40c870:	str	x1, [sp, #48]
  40c874:	str	w2, [sp, #44]
  40c878:	str	x3, [sp, #32]
  40c87c:	str	x4, [sp, #24]
  40c880:	ldr	x0, [sp, #32]
  40c884:	str	x0, [sp, #88]
  40c888:	ldr	w0, [sp, #44]
  40c88c:	and	w0, w0, #0x1
  40c890:	cmp	w0, #0x0
  40c894:	b.eq	40c91c <ferror@plt+0xa13c>  // b.none
  40c898:	ldr	x0, [sp, #56]
  40c89c:	ldr	w0, [x0, #20]
  40c8a0:	sxtw	x0, w0
  40c8a4:	add	x1, x0, #0x76c
  40c8a8:	ldr	x0, [sp, #56]
  40c8ac:	ldr	w0, [x0, #16]
  40c8b0:	add	w2, w0, #0x1
  40c8b4:	ldr	x0, [sp, #56]
  40c8b8:	ldr	w0, [x0, #12]
  40c8bc:	mov	w5, w0
  40c8c0:	mov	w4, w2
  40c8c4:	mov	x3, x1
  40c8c8:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c8cc:	add	x2, x0, #0x178
  40c8d0:	ldr	x1, [sp, #24]
  40c8d4:	ldr	x0, [sp, #88]
  40c8d8:	bl	402310 <snprintf@plt>
  40c8dc:	str	w0, [sp, #84]
  40c8e0:	ldr	w0, [sp, #84]
  40c8e4:	cmp	w0, #0x0
  40c8e8:	b.lt	40cbc8 <ferror@plt+0xa3e8>  // b.tstop
  40c8ec:	ldrsw	x0, [sp, #84]
  40c8f0:	ldr	x1, [sp, #24]
  40c8f4:	cmp	x1, x0
  40c8f8:	b.cc	40cbc8 <ferror@plt+0xa3e8>  // b.lo, b.ul, b.last
  40c8fc:	ldrsw	x0, [sp, #84]
  40c900:	ldr	x1, [sp, #24]
  40c904:	sub	x0, x1, x0
  40c908:	str	x0, [sp, #24]
  40c90c:	ldrsw	x0, [sp, #84]
  40c910:	ldr	x1, [sp, #88]
  40c914:	add	x0, x1, x0
  40c918:	str	x0, [sp, #88]
  40c91c:	ldr	w0, [sp, #44]
  40c920:	and	w0, w0, #0x1
  40c924:	cmp	w0, #0x0
  40c928:	b.eq	40c980 <ferror@plt+0xa1a0>  // b.none
  40c92c:	ldr	w0, [sp, #44]
  40c930:	and	w0, w0, #0x2
  40c934:	cmp	w0, #0x0
  40c938:	b.eq	40c980 <ferror@plt+0xa1a0>  // b.none
  40c93c:	ldr	x0, [sp, #24]
  40c940:	cmp	x0, #0x0
  40c944:	b.eq	40cbd0 <ferror@plt+0xa3f0>  // b.none
  40c948:	ldr	w0, [sp, #44]
  40c94c:	and	w0, w0, #0x20
  40c950:	cmp	w0, #0x0
  40c954:	b.eq	40c960 <ferror@plt+0xa180>  // b.none
  40c958:	mov	w1, #0x54                  	// #84
  40c95c:	b	40c964 <ferror@plt+0xa184>
  40c960:	mov	w1, #0x20                  	// #32
  40c964:	ldr	x0, [sp, #88]
  40c968:	add	x2, x0, #0x1
  40c96c:	str	x2, [sp, #88]
  40c970:	strb	w1, [x0]
  40c974:	ldr	x0, [sp, #24]
  40c978:	sub	x0, x0, #0x1
  40c97c:	str	x0, [sp, #24]
  40c980:	ldr	w0, [sp, #44]
  40c984:	and	w0, w0, #0x2
  40c988:	cmp	w0, #0x0
  40c98c:	b.eq	40ca08 <ferror@plt+0xa228>  // b.none
  40c990:	ldr	x0, [sp, #56]
  40c994:	ldr	w1, [x0, #8]
  40c998:	ldr	x0, [sp, #56]
  40c99c:	ldr	w2, [x0, #4]
  40c9a0:	ldr	x0, [sp, #56]
  40c9a4:	ldr	w0, [x0]
  40c9a8:	mov	w5, w0
  40c9ac:	mov	w4, w2
  40c9b0:	mov	w3, w1
  40c9b4:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40c9b8:	add	x2, x0, #0x188
  40c9bc:	ldr	x1, [sp, #24]
  40c9c0:	ldr	x0, [sp, #88]
  40c9c4:	bl	402310 <snprintf@plt>
  40c9c8:	str	w0, [sp, #84]
  40c9cc:	ldr	w0, [sp, #84]
  40c9d0:	cmp	w0, #0x0
  40c9d4:	b.lt	40cbd8 <ferror@plt+0xa3f8>  // b.tstop
  40c9d8:	ldrsw	x0, [sp, #84]
  40c9dc:	ldr	x1, [sp, #24]
  40c9e0:	cmp	x1, x0
  40c9e4:	b.cc	40cbd8 <ferror@plt+0xa3f8>  // b.lo, b.ul, b.last
  40c9e8:	ldrsw	x0, [sp, #84]
  40c9ec:	ldr	x1, [sp, #24]
  40c9f0:	sub	x0, x1, x0
  40c9f4:	str	x0, [sp, #24]
  40c9f8:	ldrsw	x0, [sp, #84]
  40c9fc:	ldr	x1, [sp, #88]
  40ca00:	add	x0, x1, x0
  40ca04:	str	x0, [sp, #88]
  40ca08:	ldr	w0, [sp, #44]
  40ca0c:	and	w0, w0, #0x8
  40ca10:	cmp	w0, #0x0
  40ca14:	b.eq	40ca74 <ferror@plt+0xa294>  // b.none
  40ca18:	ldr	x3, [sp, #48]
  40ca1c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40ca20:	add	x2, x0, #0x198
  40ca24:	ldr	x1, [sp, #24]
  40ca28:	ldr	x0, [sp, #88]
  40ca2c:	bl	402310 <snprintf@plt>
  40ca30:	str	w0, [sp, #84]
  40ca34:	ldr	w0, [sp, #84]
  40ca38:	cmp	w0, #0x0
  40ca3c:	b.lt	40cbe0 <ferror@plt+0xa400>  // b.tstop
  40ca40:	ldrsw	x0, [sp, #84]
  40ca44:	ldr	x1, [sp, #24]
  40ca48:	cmp	x1, x0
  40ca4c:	b.cc	40cbe0 <ferror@plt+0xa400>  // b.lo, b.ul, b.last
  40ca50:	ldrsw	x0, [sp, #84]
  40ca54:	ldr	x1, [sp, #24]
  40ca58:	sub	x0, x1, x0
  40ca5c:	str	x0, [sp, #24]
  40ca60:	ldrsw	x0, [sp, #84]
  40ca64:	ldr	x1, [sp, #88]
  40ca68:	add	x0, x1, x0
  40ca6c:	str	x0, [sp, #88]
  40ca70:	b	40cadc <ferror@plt+0xa2fc>
  40ca74:	ldr	w0, [sp, #44]
  40ca78:	and	w0, w0, #0x10
  40ca7c:	cmp	w0, #0x0
  40ca80:	b.eq	40cadc <ferror@plt+0xa2fc>  // b.none
  40ca84:	ldr	x3, [sp, #48]
  40ca88:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40ca8c:	add	x2, x0, #0x1a0
  40ca90:	ldr	x1, [sp, #24]
  40ca94:	ldr	x0, [sp, #88]
  40ca98:	bl	402310 <snprintf@plt>
  40ca9c:	str	w0, [sp, #84]
  40caa0:	ldr	w0, [sp, #84]
  40caa4:	cmp	w0, #0x0
  40caa8:	b.lt	40cbe8 <ferror@plt+0xa408>  // b.tstop
  40caac:	ldrsw	x0, [sp, #84]
  40cab0:	ldr	x1, [sp, #24]
  40cab4:	cmp	x1, x0
  40cab8:	b.cc	40cbe8 <ferror@plt+0xa408>  // b.lo, b.ul, b.last
  40cabc:	ldrsw	x0, [sp, #84]
  40cac0:	ldr	x1, [sp, #24]
  40cac4:	sub	x0, x1, x0
  40cac8:	str	x0, [sp, #24]
  40cacc:	ldrsw	x0, [sp, #84]
  40cad0:	ldr	x1, [sp, #88]
  40cad4:	add	x0, x1, x0
  40cad8:	str	x0, [sp, #88]
  40cadc:	ldr	w0, [sp, #44]
  40cae0:	and	w0, w0, #0x4
  40cae4:	cmp	w0, #0x0
  40cae8:	b.eq	40cbc0 <ferror@plt+0xa3e0>  // b.none
  40caec:	ldr	x0, [sp, #56]
  40caf0:	bl	40c834 <ferror@plt+0xa054>
  40caf4:	mov	w1, #0x8889                	// #34953
  40caf8:	movk	w1, #0x8888, lsl #16
  40cafc:	smull	x1, w0, w1
  40cb00:	lsr	x1, x1, #32
  40cb04:	add	w1, w0, w1
  40cb08:	asr	w1, w1, #5
  40cb0c:	asr	w0, w0, #31
  40cb10:	sub	w0, w1, w0
  40cb14:	str	w0, [sp, #80]
  40cb18:	ldr	w0, [sp, #80]
  40cb1c:	mov	w1, #0x8889                	// #34953
  40cb20:	movk	w1, #0x8888, lsl #16
  40cb24:	smull	x1, w0, w1
  40cb28:	lsr	x1, x1, #32
  40cb2c:	add	w1, w0, w1
  40cb30:	asr	w1, w1, #5
  40cb34:	asr	w0, w0, #31
  40cb38:	sub	w0, w1, w0
  40cb3c:	str	w0, [sp, #76]
  40cb40:	ldr	w2, [sp, #80]
  40cb44:	mov	w0, #0x8889                	// #34953
  40cb48:	movk	w0, #0x8888, lsl #16
  40cb4c:	smull	x0, w2, w0
  40cb50:	lsr	x0, x0, #32
  40cb54:	add	w0, w2, w0
  40cb58:	asr	w1, w0, #5
  40cb5c:	asr	w0, w2, #31
  40cb60:	sub	w1, w1, w0
  40cb64:	mov	w0, w1
  40cb68:	lsl	w0, w0, #4
  40cb6c:	sub	w0, w0, w1
  40cb70:	lsl	w0, w0, #2
  40cb74:	sub	w1, w2, w0
  40cb78:	cmp	w1, #0x0
  40cb7c:	cneg	w0, w1, lt  // lt = tstop
  40cb80:	str	w0, [sp, #72]
  40cb84:	ldr	w4, [sp, #72]
  40cb88:	ldr	w3, [sp, #76]
  40cb8c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40cb90:	add	x2, x0, #0x1a8
  40cb94:	ldr	x1, [sp, #24]
  40cb98:	ldr	x0, [sp, #88]
  40cb9c:	bl	402310 <snprintf@plt>
  40cba0:	str	w0, [sp, #84]
  40cba4:	ldr	w0, [sp, #84]
  40cba8:	cmp	w0, #0x0
  40cbac:	b.lt	40cbf0 <ferror@plt+0xa410>  // b.tstop
  40cbb0:	ldrsw	x0, [sp, #84]
  40cbb4:	ldr	x1, [sp, #24]
  40cbb8:	cmp	x1, x0
  40cbbc:	b.cc	40cbf0 <ferror@plt+0xa410>  // b.lo, b.ul, b.last
  40cbc0:	mov	w0, #0x0                   	// #0
  40cbc4:	b	40cc08 <ferror@plt+0xa428>
  40cbc8:	nop
  40cbcc:	b	40cbf4 <ferror@plt+0xa414>
  40cbd0:	nop
  40cbd4:	b	40cbf4 <ferror@plt+0xa414>
  40cbd8:	nop
  40cbdc:	b	40cbf4 <ferror@plt+0xa414>
  40cbe0:	nop
  40cbe4:	b	40cbf4 <ferror@plt+0xa414>
  40cbe8:	nop
  40cbec:	b	40cbf4 <ferror@plt+0xa414>
  40cbf0:	nop
  40cbf4:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40cbf8:	add	x0, x0, #0x1b8
  40cbfc:	bl	402790 <gettext@plt>
  40cc00:	bl	402670 <warnx@plt>
  40cc04:	mov	w0, #0xffffffff            	// #-1
  40cc08:	ldp	x29, x30, [sp], #96
  40cc0c:	ret
  40cc10:	stp	x29, x30, [sp, #-112]!
  40cc14:	mov	x29, sp
  40cc18:	str	x0, [sp, #40]
  40cc1c:	str	w1, [sp, #36]
  40cc20:	str	x2, [sp, #24]
  40cc24:	str	x3, [sp, #16]
  40cc28:	ldr	w0, [sp, #36]
  40cc2c:	and	w0, w0, #0x40
  40cc30:	cmp	w0, #0x0
  40cc34:	b.eq	40cc4c <ferror@plt+0xa46c>  // b.none
  40cc38:	ldr	x0, [sp, #40]
  40cc3c:	add	x1, sp, #0x30
  40cc40:	bl	402460 <gmtime_r@plt>
  40cc44:	str	x0, [sp, #104]
  40cc48:	b	40cc5c <ferror@plt+0xa47c>
  40cc4c:	ldr	x0, [sp, #40]
  40cc50:	add	x1, sp, #0x30
  40cc54:	bl	402260 <localtime_r@plt>
  40cc58:	str	x0, [sp, #104]
  40cc5c:	ldr	x0, [sp, #104]
  40cc60:	cmp	x0, #0x0
  40cc64:	b.eq	40cc88 <ferror@plt+0xa4a8>  // b.none
  40cc68:	ldr	x0, [sp, #40]
  40cc6c:	ldr	x1, [x0, #8]
  40cc70:	add	x0, sp, #0x30
  40cc74:	ldr	x4, [sp, #16]
  40cc78:	ldr	x3, [sp, #24]
  40cc7c:	ldr	w2, [sp, #36]
  40cc80:	bl	40c864 <ferror@plt+0xa084>
  40cc84:	b	40ccb0 <ferror@plt+0xa4d0>
  40cc88:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40cc8c:	add	x0, x0, #0x1e0
  40cc90:	bl	402790 <gettext@plt>
  40cc94:	mov	x2, x0
  40cc98:	ldr	x0, [sp, #40]
  40cc9c:	ldr	x0, [x0]
  40cca0:	mov	x1, x0
  40cca4:	mov	x0, x2
  40cca8:	bl	402670 <warnx@plt>
  40ccac:	mov	w0, #0xffffffff            	// #-1
  40ccb0:	ldp	x29, x30, [sp], #112
  40ccb4:	ret
  40ccb8:	stp	x29, x30, [sp, #-48]!
  40ccbc:	mov	x29, sp
  40ccc0:	str	x0, [sp, #40]
  40ccc4:	str	w1, [sp, #36]
  40ccc8:	str	x2, [sp, #24]
  40cccc:	str	x3, [sp, #16]
  40ccd0:	ldr	x4, [sp, #16]
  40ccd4:	ldr	x3, [sp, #24]
  40ccd8:	ldr	w2, [sp, #36]
  40ccdc:	mov	x1, #0x0                   	// #0
  40cce0:	ldr	x0, [sp, #40]
  40cce4:	bl	40c864 <ferror@plt+0xa084>
  40cce8:	ldp	x29, x30, [sp], #48
  40ccec:	ret
  40ccf0:	stp	x29, x30, [sp, #-112]!
  40ccf4:	mov	x29, sp
  40ccf8:	str	x0, [sp, #40]
  40ccfc:	str	w1, [sp, #36]
  40cd00:	str	x2, [sp, #24]
  40cd04:	str	x3, [sp, #16]
  40cd08:	ldr	w0, [sp, #36]
  40cd0c:	and	w0, w0, #0x40
  40cd10:	cmp	w0, #0x0
  40cd14:	b.eq	40cd30 <ferror@plt+0xa550>  // b.none
  40cd18:	add	x0, sp, #0x30
  40cd1c:	mov	x1, x0
  40cd20:	ldr	x0, [sp, #40]
  40cd24:	bl	402460 <gmtime_r@plt>
  40cd28:	str	x0, [sp, #104]
  40cd2c:	b	40cd44 <ferror@plt+0xa564>
  40cd30:	add	x0, sp, #0x30
  40cd34:	mov	x1, x0
  40cd38:	ldr	x0, [sp, #40]
  40cd3c:	bl	402260 <localtime_r@plt>
  40cd40:	str	x0, [sp, #104]
  40cd44:	ldr	x0, [sp, #104]
  40cd48:	cmp	x0, #0x0
  40cd4c:	b.eq	40cd6c <ferror@plt+0xa58c>  // b.none
  40cd50:	add	x0, sp, #0x30
  40cd54:	ldr	x4, [sp, #16]
  40cd58:	ldr	x3, [sp, #24]
  40cd5c:	ldr	w2, [sp, #36]
  40cd60:	mov	x1, #0x0                   	// #0
  40cd64:	bl	40c864 <ferror@plt+0xa084>
  40cd68:	b	40cd90 <ferror@plt+0xa5b0>
  40cd6c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40cd70:	add	x0, x0, #0x1e0
  40cd74:	bl	402790 <gettext@plt>
  40cd78:	mov	x2, x0
  40cd7c:	ldr	x0, [sp, #40]
  40cd80:	mov	x1, x0
  40cd84:	mov	x0, x2
  40cd88:	bl	402670 <warnx@plt>
  40cd8c:	mov	w0, #0xffffffff            	// #-1
  40cd90:	ldp	x29, x30, [sp], #112
  40cd94:	ret
  40cd98:	sub	sp, sp, #0x10
  40cd9c:	str	x0, [sp, #8]
  40cda0:	str	x1, [sp]
  40cda4:	ldr	x0, [sp, #8]
  40cda8:	ldr	w1, [x0, #20]
  40cdac:	ldr	x0, [sp]
  40cdb0:	ldr	w0, [x0, #20]
  40cdb4:	cmp	w1, w0
  40cdb8:	cset	w0, eq  // eq = none
  40cdbc:	and	w0, w0, #0xff
  40cdc0:	add	sp, sp, #0x10
  40cdc4:	ret
  40cdc8:	stp	x29, x30, [sp, #-32]!
  40cdcc:	mov	x29, sp
  40cdd0:	str	x0, [sp, #24]
  40cdd4:	str	x1, [sp, #16]
  40cdd8:	ldr	x0, [sp, #24]
  40cddc:	ldr	w1, [x0, #28]
  40cde0:	ldr	x0, [sp, #16]
  40cde4:	ldr	w0, [x0, #28]
  40cde8:	cmp	w1, w0
  40cdec:	b.ne	40ce0c <ferror@plt+0xa62c>  // b.any
  40cdf0:	ldr	x1, [sp, #16]
  40cdf4:	ldr	x0, [sp, #24]
  40cdf8:	bl	40cd98 <ferror@plt+0xa5b8>
  40cdfc:	cmp	w0, #0x0
  40ce00:	b.eq	40ce0c <ferror@plt+0xa62c>  // b.none
  40ce04:	mov	w0, #0x1                   	// #1
  40ce08:	b	40ce10 <ferror@plt+0xa630>
  40ce0c:	mov	w0, #0x0                   	// #0
  40ce10:	ldp	x29, x30, [sp], #32
  40ce14:	ret
  40ce18:	stp	x29, x30, [sp, #-192]!
  40ce1c:	mov	x29, sp
  40ce20:	str	x0, [sp, #56]
  40ce24:	str	x1, [sp, #48]
  40ce28:	str	w2, [sp, #44]
  40ce2c:	str	x3, [sp, #32]
  40ce30:	str	x4, [sp, #24]
  40ce34:	str	wzr, [sp, #188]
  40ce38:	ldr	x0, [sp, #48]
  40ce3c:	ldr	x0, [x0]
  40ce40:	cmp	x0, #0x0
  40ce44:	b.ne	40ce54 <ferror@plt+0xa674>  // b.any
  40ce48:	mov	x1, #0x0                   	// #0
  40ce4c:	ldr	x0, [sp, #48]
  40ce50:	bl	402450 <gettimeofday@plt>
  40ce54:	add	x0, sp, #0x80
  40ce58:	mov	x1, x0
  40ce5c:	ldr	x0, [sp, #56]
  40ce60:	bl	402260 <localtime_r@plt>
  40ce64:	ldr	x0, [sp, #48]
  40ce68:	add	x1, sp, #0x48
  40ce6c:	bl	402260 <localtime_r@plt>
  40ce70:	add	x1, sp, #0x48
  40ce74:	add	x0, sp, #0x80
  40ce78:	bl	40cdc8 <ferror@plt+0xa5e8>
  40ce7c:	cmp	w0, #0x0
  40ce80:	b.eq	40cedc <ferror@plt+0xa6fc>  // b.none
  40ce84:	ldr	w0, [sp, #136]
  40ce88:	ldr	w1, [sp, #132]
  40ce8c:	mov	w4, w1
  40ce90:	mov	w3, w0
  40ce94:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40ce98:	add	x2, x0, #0x200
  40ce9c:	ldr	x1, [sp, #24]
  40cea0:	ldr	x0, [sp, #32]
  40cea4:	bl	402310 <snprintf@plt>
  40cea8:	str	w0, [sp, #188]
  40ceac:	ldr	w0, [sp, #188]
  40ceb0:	cmp	w0, #0x0
  40ceb4:	b.lt	40cec8 <ferror@plt+0xa6e8>  // b.tstop
  40ceb8:	ldrsw	x0, [sp, #188]
  40cebc:	ldr	x1, [sp, #24]
  40cec0:	cmp	x1, x0
  40cec4:	b.cs	40ced0 <ferror@plt+0xa6f0>  // b.hs, b.nlast
  40cec8:	mov	w0, #0xffffffff            	// #-1
  40cecc:	b	40cf80 <ferror@plt+0xa7a0>
  40ced0:	mov	w0, #0x1                   	// #1
  40ced4:	str	w0, [sp, #188]
  40ced8:	b	40cf68 <ferror@plt+0xa788>
  40cedc:	add	x1, sp, #0x48
  40cee0:	add	x0, sp, #0x80
  40cee4:	bl	40cd98 <ferror@plt+0xa5b8>
  40cee8:	cmp	w0, #0x0
  40ceec:	b.eq	40cf48 <ferror@plt+0xa768>  // b.none
  40cef0:	ldr	w0, [sp, #44]
  40cef4:	and	w0, w0, #0x2
  40cef8:	cmp	w0, #0x0
  40cefc:	b.eq	40cf24 <ferror@plt+0xa744>  // b.none
  40cf00:	add	x0, sp, #0x80
  40cf04:	mov	x3, x0
  40cf08:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40cf0c:	add	x2, x0, #0x210
  40cf10:	ldr	x1, [sp, #24]
  40cf14:	ldr	x0, [sp, #32]
  40cf18:	bl	402280 <strftime@plt>
  40cf1c:	str	w0, [sp, #188]
  40cf20:	b	40cf68 <ferror@plt+0xa788>
  40cf24:	add	x0, sp, #0x80
  40cf28:	mov	x3, x0
  40cf2c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40cf30:	add	x2, x0, #0x220
  40cf34:	ldr	x1, [sp, #24]
  40cf38:	ldr	x0, [sp, #32]
  40cf3c:	bl	402280 <strftime@plt>
  40cf40:	str	w0, [sp, #188]
  40cf44:	b	40cf68 <ferror@plt+0xa788>
  40cf48:	add	x0, sp, #0x80
  40cf4c:	mov	x3, x0
  40cf50:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40cf54:	add	x2, x0, #0x228
  40cf58:	ldr	x1, [sp, #24]
  40cf5c:	ldr	x0, [sp, #32]
  40cf60:	bl	402280 <strftime@plt>
  40cf64:	str	w0, [sp, #188]
  40cf68:	ldr	w0, [sp, #188]
  40cf6c:	cmp	w0, #0x0
  40cf70:	b.gt	40cf7c <ferror@plt+0xa79c>
  40cf74:	mov	w0, #0xffffffff            	// #-1
  40cf78:	b	40cf80 <ferror@plt+0xa7a0>
  40cf7c:	mov	w0, #0x0                   	// #0
  40cf80:	ldp	x29, x30, [sp], #192
  40cf84:	ret
  40cf88:	stp	x29, x30, [sp, #-64]!
  40cf8c:	mov	x29, sp
  40cf90:	str	x0, [sp, #24]
  40cf94:	ldr	x0, [sp, #24]
  40cf98:	bl	402770 <getenv@plt>
  40cf9c:	str	x0, [sp, #56]
  40cfa0:	ldr	x0, [sp, #56]
  40cfa4:	cmp	x0, #0x0
  40cfa8:	b.eq	40d030 <ferror@plt+0xa850>  // b.none
  40cfac:	str	xzr, [sp, #40]
  40cfb0:	bl	402750 <__errno_location@plt>
  40cfb4:	str	wzr, [x0]
  40cfb8:	add	x0, sp, #0x28
  40cfbc:	mov	w2, #0xa                   	// #10
  40cfc0:	mov	x1, x0
  40cfc4:	ldr	x0, [sp, #56]
  40cfc8:	bl	4025b0 <strtol@plt>
  40cfcc:	str	x0, [sp, #48]
  40cfd0:	bl	402750 <__errno_location@plt>
  40cfd4:	ldr	w0, [x0]
  40cfd8:	cmp	w0, #0x0
  40cfdc:	b.ne	40d030 <ferror@plt+0xa850>  // b.any
  40cfe0:	ldr	x0, [sp, #40]
  40cfe4:	cmp	x0, #0x0
  40cfe8:	b.eq	40d030 <ferror@plt+0xa850>  // b.none
  40cfec:	ldr	x0, [sp, #40]
  40cff0:	ldrsb	w0, [x0]
  40cff4:	cmp	w0, #0x0
  40cff8:	b.ne	40d030 <ferror@plt+0xa850>  // b.any
  40cffc:	ldr	x0, [sp, #40]
  40d000:	ldr	x1, [sp, #56]
  40d004:	cmp	x1, x0
  40d008:	b.cs	40d030 <ferror@plt+0xa850>  // b.hs, b.nlast
  40d00c:	ldr	x0, [sp, #48]
  40d010:	cmp	x0, #0x0
  40d014:	b.le	40d030 <ferror@plt+0xa850>
  40d018:	ldr	x1, [sp, #48]
  40d01c:	mov	x0, #0x7fffffff            	// #2147483647
  40d020:	cmp	x1, x0
  40d024:	b.gt	40d030 <ferror@plt+0xa850>
  40d028:	ldr	x0, [sp, #48]
  40d02c:	b	40d034 <ferror@plt+0xa854>
  40d030:	mov	w0, #0xffffffff            	// #-1
  40d034:	ldp	x29, x30, [sp], #64
  40d038:	ret
  40d03c:	stp	x29, x30, [sp, #-48]!
  40d040:	mov	x29, sp
  40d044:	str	x0, [sp, #24]
  40d048:	str	x1, [sp, #16]
  40d04c:	str	wzr, [sp, #44]
  40d050:	str	wzr, [sp, #40]
  40d054:	add	x0, sp, #0x20
  40d058:	mov	x2, x0
  40d05c:	mov	x1, #0x5413                	// #21523
  40d060:	mov	w0, #0x1                   	// #1
  40d064:	bl	4027c0 <ioctl@plt>
  40d068:	cmp	w0, #0x0
  40d06c:	b.ne	40d080 <ferror@plt+0xa8a0>  // b.any
  40d070:	ldrh	w0, [sp, #34]
  40d074:	str	w0, [sp, #44]
  40d078:	ldrh	w0, [sp, #32]
  40d07c:	str	w0, [sp, #40]
  40d080:	ldr	x0, [sp, #24]
  40d084:	cmp	x0, #0x0
  40d088:	b.eq	40d0b4 <ferror@plt+0xa8d4>  // b.none
  40d08c:	ldr	w0, [sp, #44]
  40d090:	cmp	w0, #0x0
  40d094:	b.gt	40d0a8 <ferror@plt+0xa8c8>
  40d098:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40d09c:	add	x0, x0, #0x3b0
  40d0a0:	bl	40cf88 <ferror@plt+0xa7a8>
  40d0a4:	str	w0, [sp, #44]
  40d0a8:	ldr	x0, [sp, #24]
  40d0ac:	ldr	w1, [sp, #44]
  40d0b0:	str	w1, [x0]
  40d0b4:	ldr	x0, [sp, #16]
  40d0b8:	cmp	x0, #0x0
  40d0bc:	b.eq	40d0e8 <ferror@plt+0xa908>  // b.none
  40d0c0:	ldr	w0, [sp, #40]
  40d0c4:	cmp	w0, #0x0
  40d0c8:	b.gt	40d0dc <ferror@plt+0xa8fc>
  40d0cc:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40d0d0:	add	x0, x0, #0x3b8
  40d0d4:	bl	40cf88 <ferror@plt+0xa7a8>
  40d0d8:	str	w0, [sp, #40]
  40d0dc:	ldr	x0, [sp, #16]
  40d0e0:	ldr	w1, [sp, #40]
  40d0e4:	str	w1, [x0]
  40d0e8:	mov	w0, #0x0                   	// #0
  40d0ec:	ldp	x29, x30, [sp], #48
  40d0f0:	ret
  40d0f4:	stp	x29, x30, [sp, #-48]!
  40d0f8:	mov	x29, sp
  40d0fc:	str	w0, [sp, #28]
  40d100:	str	wzr, [sp, #44]
  40d104:	add	x0, sp, #0x2c
  40d108:	mov	x1, #0x0                   	// #0
  40d10c:	bl	40d03c <ferror@plt+0xa85c>
  40d110:	ldr	w0, [sp, #44]
  40d114:	cmp	w0, #0x0
  40d118:	b.le	40d124 <ferror@plt+0xa944>
  40d11c:	ldr	w0, [sp, #44]
  40d120:	b	40d128 <ferror@plt+0xa948>
  40d124:	ldr	w0, [sp, #28]
  40d128:	ldp	x29, x30, [sp], #48
  40d12c:	ret
  40d130:	stp	x29, x30, [sp, #-16]!
  40d134:	mov	x29, sp
  40d138:	mov	w0, #0x0                   	// #0
  40d13c:	bl	4026a0 <isatty@plt>
  40d140:	cmp	w0, #0x0
  40d144:	b.eq	40d150 <ferror@plt+0xa970>  // b.none
  40d148:	mov	w0, #0x0                   	// #0
  40d14c:	b	40d184 <ferror@plt+0xa9a4>
  40d150:	mov	w0, #0x1                   	// #1
  40d154:	bl	4026a0 <isatty@plt>
  40d158:	cmp	w0, #0x0
  40d15c:	b.eq	40d168 <ferror@plt+0xa988>  // b.none
  40d160:	mov	w0, #0x1                   	// #1
  40d164:	b	40d184 <ferror@plt+0xa9a4>
  40d168:	mov	w0, #0x2                   	// #2
  40d16c:	bl	4026a0 <isatty@plt>
  40d170:	cmp	w0, #0x0
  40d174:	b.eq	40d180 <ferror@plt+0xa9a0>  // b.none
  40d178:	mov	w0, #0x2                   	// #2
  40d17c:	b	40d184 <ferror@plt+0xa9a4>
  40d180:	mov	w0, #0xffffffea            	// #-22
  40d184:	ldp	x29, x30, [sp], #16
  40d188:	ret
  40d18c:	stp	x29, x30, [sp, #-80]!
  40d190:	mov	x29, sp
  40d194:	str	x0, [sp, #40]
  40d198:	str	x1, [sp, #32]
  40d19c:	str	x2, [sp, #24]
  40d1a0:	ldr	x0, [sp, #32]
  40d1a4:	cmp	x0, #0x0
  40d1a8:	b.eq	40d1b4 <ferror@plt+0xa9d4>  // b.none
  40d1ac:	ldr	x0, [sp, #32]
  40d1b0:	str	xzr, [x0]
  40d1b4:	ldr	x0, [sp, #40]
  40d1b8:	cmp	x0, #0x0
  40d1bc:	b.eq	40d1c8 <ferror@plt+0xa9e8>  // b.none
  40d1c0:	ldr	x0, [sp, #40]
  40d1c4:	str	xzr, [x0]
  40d1c8:	ldr	x0, [sp, #24]
  40d1cc:	cmp	x0, #0x0
  40d1d0:	b.eq	40d1dc <ferror@plt+0xa9fc>  // b.none
  40d1d4:	ldr	x0, [sp, #24]
  40d1d8:	str	xzr, [x0]
  40d1dc:	bl	40d130 <ferror@plt+0xa950>
  40d1e0:	str	w0, [sp, #60]
  40d1e4:	ldr	w0, [sp, #60]
  40d1e8:	cmp	w0, #0x0
  40d1ec:	b.ge	40d1f8 <ferror@plt+0xaa18>  // b.tcont
  40d1f0:	ldr	w0, [sp, #60]
  40d1f4:	b	40d310 <ferror@plt+0xab30>
  40d1f8:	ldr	w0, [sp, #60]
  40d1fc:	bl	402240 <ttyname@plt>
  40d200:	str	x0, [sp, #72]
  40d204:	ldr	x0, [sp, #72]
  40d208:	cmp	x0, #0x0
  40d20c:	b.ne	40d218 <ferror@plt+0xaa38>  // b.any
  40d210:	mov	w0, #0xffffffff            	// #-1
  40d214:	b	40d310 <ferror@plt+0xab30>
  40d218:	ldr	x0, [sp, #40]
  40d21c:	cmp	x0, #0x0
  40d220:	b.eq	40d230 <ferror@plt+0xaa50>  // b.none
  40d224:	ldr	x0, [sp, #40]
  40d228:	ldr	x1, [sp, #72]
  40d22c:	str	x1, [x0]
  40d230:	ldr	x0, [sp, #32]
  40d234:	cmp	x0, #0x0
  40d238:	b.ne	40d248 <ferror@plt+0xaa68>  // b.any
  40d23c:	ldr	x0, [sp, #24]
  40d240:	cmp	x0, #0x0
  40d244:	b.eq	40d278 <ferror@plt+0xaa98>  // b.none
  40d248:	mov	x2, #0x5                   	// #5
  40d24c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40d250:	add	x1, x0, #0x3c0
  40d254:	ldr	x0, [sp, #72]
  40d258:	bl	4023f0 <strncmp@plt>
  40d25c:	cmp	w0, #0x0
  40d260:	b.ne	40d270 <ferror@plt+0xaa90>  // b.any
  40d264:	ldr	x0, [sp, #72]
  40d268:	add	x0, x0, #0x5
  40d26c:	b	40d274 <ferror@plt+0xaa94>
  40d270:	ldr	x0, [sp, #72]
  40d274:	str	x0, [sp, #72]
  40d278:	ldr	x0, [sp, #32]
  40d27c:	cmp	x0, #0x0
  40d280:	b.eq	40d290 <ferror@plt+0xaab0>  // b.none
  40d284:	ldr	x0, [sp, #32]
  40d288:	ldr	x1, [sp, #72]
  40d28c:	str	x1, [x0]
  40d290:	ldr	x0, [sp, #24]
  40d294:	cmp	x0, #0x0
  40d298:	b.eq	40d30c <ferror@plt+0xab2c>  // b.none
  40d29c:	ldr	x0, [sp, #72]
  40d2a0:	str	x0, [sp, #64]
  40d2a4:	b	40d2f0 <ferror@plt+0xab10>
  40d2a8:	bl	4025a0 <__ctype_b_loc@plt>
  40d2ac:	ldr	x1, [x0]
  40d2b0:	ldr	x0, [sp, #64]
  40d2b4:	ldrsb	w0, [x0]
  40d2b8:	sxtb	x0, w0
  40d2bc:	lsl	x0, x0, #1
  40d2c0:	add	x0, x1, x0
  40d2c4:	ldrh	w0, [x0]
  40d2c8:	and	w0, w0, #0x800
  40d2cc:	cmp	w0, #0x0
  40d2d0:	b.eq	40d2e4 <ferror@plt+0xab04>  // b.none
  40d2d4:	ldr	x0, [sp, #24]
  40d2d8:	ldr	x1, [sp, #64]
  40d2dc:	str	x1, [x0]
  40d2e0:	b	40d30c <ferror@plt+0xab2c>
  40d2e4:	ldr	x0, [sp, #64]
  40d2e8:	add	x0, x0, #0x1
  40d2ec:	str	x0, [sp, #64]
  40d2f0:	ldr	x0, [sp, #64]
  40d2f4:	cmp	x0, #0x0
  40d2f8:	b.eq	40d30c <ferror@plt+0xab2c>  // b.none
  40d2fc:	ldr	x0, [sp, #64]
  40d300:	ldrsb	w0, [x0]
  40d304:	cmp	w0, #0x0
  40d308:	b.ne	40d2a8 <ferror@plt+0xaac8>  // b.any
  40d30c:	mov	w0, #0x0                   	// #0
  40d310:	ldp	x29, x30, [sp], #80
  40d314:	ret
  40d318:	stp	x29, x30, [sp, #-32]!
  40d31c:	mov	x29, sp
  40d320:	str	x0, [sp, #24]
  40d324:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40d328:	add	x0, x0, #0x3c8
  40d32c:	bl	402770 <getenv@plt>
  40d330:	mov	x1, x0
  40d334:	ldr	x0, [sp, #24]
  40d338:	str	x1, [x0]
  40d33c:	ldr	x0, [sp, #24]
  40d340:	ldr	x0, [x0]
  40d344:	cmp	x0, #0x0
  40d348:	b.eq	40d354 <ferror@plt+0xab74>  // b.none
  40d34c:	mov	w0, #0xffffffea            	// #-22
  40d350:	b	40d358 <ferror@plt+0xab78>
  40d354:	mov	w0, #0x0                   	// #0
  40d358:	ldp	x29, x30, [sp], #32
  40d35c:	ret
  40d360:	stp	x29, x30, [sp, #-48]!
  40d364:	mov	x29, sp
  40d368:	str	x0, [sp, #24]
  40d36c:	str	wzr, [sp, #44]
  40d370:	str	xzr, [sp, #32]
  40d374:	mov	x2, #0x4                   	// #4
  40d378:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40d37c:	add	x1, x0, #0x4e0
  40d380:	ldr	x0, [sp, #24]
  40d384:	bl	4025e0 <strncasecmp@plt>
  40d388:	cmp	w0, #0x0
  40d38c:	b.ne	40d3a0 <ferror@plt+0xabc0>  // b.any
  40d390:	ldr	x0, [sp, #24]
  40d394:	add	x0, x0, #0x4
  40d398:	str	x0, [sp, #24]
  40d39c:	b	40d3d0 <ferror@plt+0xabf0>
  40d3a0:	mov	x2, #0x4                   	// #4
  40d3a4:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40d3a8:	add	x1, x0, #0x4e8
  40d3ac:	ldr	x0, [sp, #24]
  40d3b0:	bl	4025e0 <strncasecmp@plt>
  40d3b4:	cmp	w0, #0x0
  40d3b8:	b.ne	40d3d0 <ferror@plt+0xabf0>  // b.any
  40d3bc:	ldr	x0, [sp, #24]
  40d3c0:	add	x0, x0, #0x4
  40d3c4:	str	x0, [sp, #24]
  40d3c8:	mov	w0, #0x1                   	// #1
  40d3cc:	str	w0, [sp, #44]
  40d3d0:	bl	4025a0 <__ctype_b_loc@plt>
  40d3d4:	ldr	x1, [x0]
  40d3d8:	ldr	x0, [sp, #24]
  40d3dc:	ldrsb	w0, [x0]
  40d3e0:	sxtb	x0, w0
  40d3e4:	lsl	x0, x0, #1
  40d3e8:	add	x0, x1, x0
  40d3ec:	ldrh	w0, [x0]
  40d3f0:	and	w0, w0, #0x800
  40d3f4:	cmp	w0, #0x0
  40d3f8:	b.ne	40d404 <ferror@plt+0xac24>  // b.any
  40d3fc:	mov	w0, #0xffffffff            	// #-1
  40d400:	b	40d4cc <ferror@plt+0xacec>
  40d404:	bl	402750 <__errno_location@plt>
  40d408:	str	wzr, [x0]
  40d40c:	add	x0, sp, #0x20
  40d410:	mov	w2, #0xa                   	// #10
  40d414:	mov	x1, x0
  40d418:	ldr	x0, [sp, #24]
  40d41c:	bl	4025b0 <strtol@plt>
  40d420:	str	w0, [sp, #40]
  40d424:	ldr	x0, [sp, #32]
  40d428:	cmp	x0, #0x0
  40d42c:	b.eq	40d45c <ferror@plt+0xac7c>  // b.none
  40d430:	ldr	x0, [sp, #32]
  40d434:	ldr	x1, [sp, #24]
  40d438:	cmp	x1, x0
  40d43c:	b.eq	40d45c <ferror@plt+0xac7c>  // b.none
  40d440:	bl	402750 <__errno_location@plt>
  40d444:	ldr	w0, [x0]
  40d448:	cmp	w0, #0x0
  40d44c:	b.ne	40d45c <ferror@plt+0xac7c>  // b.any
  40d450:	ldr	w0, [sp, #40]
  40d454:	cmp	w0, #0x0
  40d458:	b.ge	40d464 <ferror@plt+0xac84>  // b.tcont
  40d45c:	mov	w0, #0xffffffff            	// #-1
  40d460:	b	40d4cc <ferror@plt+0xacec>
  40d464:	ldr	w0, [sp, #44]
  40d468:	cmp	w0, #0x0
  40d46c:	b.eq	40d484 <ferror@plt+0xaca4>  // b.none
  40d470:	bl	4021a0 <__libc_current_sigrtmax@plt>
  40d474:	mov	w1, w0
  40d478:	ldr	w0, [sp, #40]
  40d47c:	sub	w0, w1, w0
  40d480:	b	40d494 <ferror@plt+0xacb4>
  40d484:	bl	402410 <__libc_current_sigrtmin@plt>
  40d488:	mov	w1, w0
  40d48c:	ldr	w0, [sp, #40]
  40d490:	add	w0, w1, w0
  40d494:	str	w0, [sp, #40]
  40d498:	bl	402410 <__libc_current_sigrtmin@plt>
  40d49c:	mov	w1, w0
  40d4a0:	ldr	w0, [sp, #40]
  40d4a4:	cmp	w0, w1
  40d4a8:	b.lt	40d4c0 <ferror@plt+0xace0>  // b.tstop
  40d4ac:	bl	4021a0 <__libc_current_sigrtmax@plt>
  40d4b0:	mov	w1, w0
  40d4b4:	ldr	w0, [sp, #40]
  40d4b8:	cmp	w0, w1
  40d4bc:	b.le	40d4c8 <ferror@plt+0xace8>
  40d4c0:	mov	w0, #0xffffffff            	// #-1
  40d4c4:	b	40d4cc <ferror@plt+0xacec>
  40d4c8:	ldr	w0, [sp, #40]
  40d4cc:	ldp	x29, x30, [sp], #48
  40d4d0:	ret
  40d4d4:	stp	x29, x30, [sp, #-48]!
  40d4d8:	mov	x29, sp
  40d4dc:	str	x0, [sp, #24]
  40d4e0:	mov	x2, #0x3                   	// #3
  40d4e4:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40d4e8:	add	x1, x0, #0x4f0
  40d4ec:	ldr	x0, [sp, #24]
  40d4f0:	bl	4025e0 <strncasecmp@plt>
  40d4f4:	cmp	w0, #0x0
  40d4f8:	b.ne	40d508 <ferror@plt+0xad28>  // b.any
  40d4fc:	ldr	x0, [sp, #24]
  40d500:	add	x0, x0, #0x3
  40d504:	str	x0, [sp, #24]
  40d508:	mov	x2, #0x2                   	// #2
  40d50c:	adrp	x0, 40f000 <ferror@plt+0xc820>
  40d510:	add	x1, x0, #0x4f8
  40d514:	ldr	x0, [sp, #24]
  40d518:	bl	4025e0 <strncasecmp@plt>
  40d51c:	cmp	w0, #0x0
  40d520:	b.ne	40d534 <ferror@plt+0xad54>  // b.any
  40d524:	ldr	x0, [sp, #24]
  40d528:	add	x0, x0, #0x2
  40d52c:	bl	40d360 <ferror@plt+0xab80>
  40d530:	b	40d59c <ferror@plt+0xadbc>
  40d534:	str	xzr, [sp, #40]
  40d538:	b	40d58c <ferror@plt+0xadac>
  40d53c:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40d540:	add	x1, x0, #0xbb8
  40d544:	ldr	x0, [sp, #40]
  40d548:	lsl	x0, x0, #4
  40d54c:	add	x0, x1, x0
  40d550:	ldr	x0, [x0]
  40d554:	ldr	x1, [sp, #24]
  40d558:	bl	4024a0 <strcasecmp@plt>
  40d55c:	cmp	w0, #0x0
  40d560:	b.ne	40d580 <ferror@plt+0xada0>  // b.any
  40d564:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40d568:	add	x1, x0, #0xbb8
  40d56c:	ldr	x0, [sp, #40]
  40d570:	lsl	x0, x0, #4
  40d574:	add	x0, x1, x0
  40d578:	ldr	w0, [x0, #8]
  40d57c:	b	40d59c <ferror@plt+0xadbc>
  40d580:	ldr	x0, [sp, #40]
  40d584:	add	x0, x0, #0x1
  40d588:	str	x0, [sp, #40]
  40d58c:	ldr	x0, [sp, #40]
  40d590:	cmp	x0, #0x21
  40d594:	b.ls	40d53c <ferror@plt+0xad5c>  // b.plast
  40d598:	mov	w0, #0xffffffff            	// #-1
  40d59c:	ldp	x29, x30, [sp], #48
  40d5a0:	ret
  40d5a4:	sub	sp, sp, #0x20
  40d5a8:	str	w0, [sp, #12]
  40d5ac:	str	xzr, [sp, #24]
  40d5b0:	b	40d600 <ferror@plt+0xae20>
  40d5b4:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40d5b8:	add	x1, x0, #0xbb8
  40d5bc:	ldr	x0, [sp, #24]
  40d5c0:	lsl	x0, x0, #4
  40d5c4:	add	x0, x1, x0
  40d5c8:	ldr	w0, [x0, #8]
  40d5cc:	ldr	w1, [sp, #12]
  40d5d0:	cmp	w1, w0
  40d5d4:	b.ne	40d5f4 <ferror@plt+0xae14>  // b.any
  40d5d8:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40d5dc:	add	x1, x0, #0xbb8
  40d5e0:	ldr	x0, [sp, #24]
  40d5e4:	lsl	x0, x0, #4
  40d5e8:	add	x0, x1, x0
  40d5ec:	ldr	x0, [x0]
  40d5f0:	b	40d610 <ferror@plt+0xae30>
  40d5f4:	ldr	x0, [sp, #24]
  40d5f8:	add	x0, x0, #0x1
  40d5fc:	str	x0, [sp, #24]
  40d600:	ldr	x0, [sp, #24]
  40d604:	cmp	x0, #0x21
  40d608:	b.ls	40d5b4 <ferror@plt+0xadd4>  // b.plast
  40d60c:	mov	x0, #0x0                   	// #0
  40d610:	add	sp, sp, #0x20
  40d614:	ret
  40d618:	sub	sp, sp, #0x20
  40d61c:	str	x0, [sp, #24]
  40d620:	str	x1, [sp, #16]
  40d624:	str	x2, [sp, #8]
  40d628:	ldr	x0, [sp, #24]
  40d62c:	cmp	x0, #0x21
  40d630:	b.ls	40d63c <ferror@plt+0xae5c>  // b.plast
  40d634:	mov	w0, #0xffffffff            	// #-1
  40d638:	b	40d698 <ferror@plt+0xaeb8>
  40d63c:	ldr	x0, [sp, #16]
  40d640:	cmp	x0, #0x0
  40d644:	b.eq	40d668 <ferror@plt+0xae88>  // b.none
  40d648:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40d64c:	add	x1, x0, #0xbb8
  40d650:	ldr	x0, [sp, #24]
  40d654:	lsl	x0, x0, #4
  40d658:	add	x0, x1, x0
  40d65c:	ldr	x1, [x0]
  40d660:	ldr	x0, [sp, #16]
  40d664:	str	x1, [x0]
  40d668:	ldr	x0, [sp, #8]
  40d66c:	cmp	x0, #0x0
  40d670:	b.eq	40d694 <ferror@plt+0xaeb4>  // b.none
  40d674:	adrp	x0, 421000 <ferror@plt+0x1e820>
  40d678:	add	x1, x0, #0xbb8
  40d67c:	ldr	x0, [sp, #24]
  40d680:	lsl	x0, x0, #4
  40d684:	add	x0, x1, x0
  40d688:	ldr	w1, [x0, #8]
  40d68c:	ldr	x0, [sp, #8]
  40d690:	str	w1, [x0]
  40d694:	mov	w0, #0x0                   	// #0
  40d698:	add	sp, sp, #0x20
  40d69c:	ret
  40d6a0:	stp	x29, x30, [sp, #-64]!
  40d6a4:	mov	x29, sp
  40d6a8:	stp	x19, x20, [sp, #16]
  40d6ac:	adrp	x20, 421000 <ferror@plt+0x1e820>
  40d6b0:	add	x20, x20, #0x910
  40d6b4:	stp	x21, x22, [sp, #32]
  40d6b8:	adrp	x21, 421000 <ferror@plt+0x1e820>
  40d6bc:	add	x21, x21, #0x908
  40d6c0:	sub	x20, x20, x21
  40d6c4:	mov	w22, w0
  40d6c8:	stp	x23, x24, [sp, #48]
  40d6cc:	mov	x23, x1
  40d6d0:	mov	x24, x2
  40d6d4:	bl	4020f0 <memcpy@plt-0x40>
  40d6d8:	cmp	xzr, x20, asr #3
  40d6dc:	b.eq	40d708 <ferror@plt+0xaf28>  // b.none
  40d6e0:	asr	x20, x20, #3
  40d6e4:	mov	x19, #0x0                   	// #0
  40d6e8:	ldr	x3, [x21, x19, lsl #3]
  40d6ec:	mov	x2, x24
  40d6f0:	add	x19, x19, #0x1
  40d6f4:	mov	x1, x23
  40d6f8:	mov	w0, w22
  40d6fc:	blr	x3
  40d700:	cmp	x20, x19
  40d704:	b.ne	40d6e8 <ferror@plt+0xaf08>  // b.any
  40d708:	ldp	x19, x20, [sp, #16]
  40d70c:	ldp	x21, x22, [sp, #32]
  40d710:	ldp	x23, x24, [sp, #48]
  40d714:	ldp	x29, x30, [sp], #64
  40d718:	ret
  40d71c:	nop
  40d720:	ret
  40d724:	nop
  40d728:	adrp	x2, 422000 <ferror@plt+0x1f820>
  40d72c:	mov	x1, #0x0                   	// #0
  40d730:	ldr	x2, [x2, #872]
  40d734:	b	402290 <__cxa_atexit@plt>
  40d738:	mov	x2, x1
  40d73c:	mov	x1, x0
  40d740:	mov	w0, #0x0                   	// #0
  40d744:	b	402660 <__lxstat@plt>

Disassembly of section .fini:

000000000040d748 <.fini>:
  40d748:	stp	x29, x30, [sp, #-16]!
  40d74c:	mov	x29, sp
  40d750:	ldp	x29, x30, [sp], #16
  40d754:	ret
