The following files were generated for 'dist_rom' in directory
D:\Documents\Studies\Semester 5\Honours project\FPGA codes\VGA instance\map_test\ipcore_dir\

Customization Generator:
   Please see the core data sheet.

   * dist_rom.mif

Model Parameter Resolution:
   Resolves generated model parameter values on the component instance.

   * dist_rom.mif

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * dist_rom.xco

Associated Files Generator:
   Please see the core data sheet.

   * dist_mem_gen_ds322.pdf
   * dist_mem_gen_v6_3_readme.txt

Generate EJava outputs:
   Please see the core data sheet.

   * dist_rom_ste/example_design/dist_rom_top.ucf
   * dist_rom_ste/example_design/dist_rom_top.vhd
   * dist_rom_ste/example_design/dist_rom_top.xdc
   * dist_rom_ste/implement/implement.bat
   * dist_rom_ste/implement/implement.sh
   * dist_rom_ste/implement/planAhead_rdn.bat
   * dist_rom_ste/implement/planAhead_rdn.sh
   * dist_rom_ste/implement/planAhead_rdn.tcl
   * dist_rom_ste/implement/xst.prj
   * dist_rom_ste/implement/xst.scr

Generate Implementation Netlist:
   Binary Xilinx implementation netlist files containing the information
   required to implement the module in a Xilinx (R) FPGA.

   * dist_rom.ngc

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in an HDL design.

   * dist_rom.vho

Structural Simulation Model:
   Unisim VHDL or Verilog files containing the information required to simulate
   the module.

   * dist_rom.vhd

Deliver IP Symbol:
   Graphical symbol information file. Used by the ISE tools and some third party
   tools to create a symbol representing the core.

   * dist_rom.asy
   * dist_rom.mif

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * dist_rom.sym

Generate XMDF file:
   ISE Project Navigator interface file. ISE uses this file to determine how the
   files output by CORE Generator for the core can be integrated into your ISE
   project.

   * dist_rom_xmdf.tcl

Deliver Readme:
   Readme file for the IP.

   * dist_rom_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * dist_rom_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

