{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613694852226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613694852227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 21:34:12 2021 " "Processing started: Thu Feb 18 21:34:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613694852227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613694852227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Circuito -c Circuito " "Command: quartus_map --read_settings_files=on --write_settings_files=off Circuito -c Circuito" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613694852228 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1613694852813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Circuito-comportamento " "Found design unit 1: Circuito-comportamento" {  } { { "Circuito.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Circuito.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613694853680 ""} { "Info" "ISGN_ENTITY_NAME" "1 Circuito " "Found entity 1: Circuito" {  } { { "Circuito.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Circuito.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1613694853680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1613694853680 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "portaAND2Entradas Circuito.vhd(65) " "VHDL error at Circuito.vhd(65): object \"portaAND2Entradas\" is used but not declared" {  } { { "Circuito.vhd" "" { Text "C:/altera/13.0sp1/VHDL/Circuito.vhd" 65 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1613694853680 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613694854126 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 18 21:34:14 2021 " "Processing ended: Thu Feb 18 21:34:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613694854126 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613694854126 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613694854126 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613694854126 ""}
