INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_dut_top glbl -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s dut 
Multi-threading is on. Using 62 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/AESL_autofifo_strm_in_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_strm_in_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/AESL_autofifo_strm_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_strm_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/sqrt_fixed_42_26_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt_fixed_42_26_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/rms_norm_1536_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rms_norm_1536_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/quantize_activation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quantize_activation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/init_2d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_2d_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/linear_forward_no_mu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linear_forward_no_mu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/reshape_2D_to_3D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reshape_2D_to_3D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/apply_rotary_pos_emb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_emb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/cache_update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/transpose_last_two_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transpose_last_two_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/GEMM_3D_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GEMM_3D_float
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/exp_41_25_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_41_25_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/softmax_1_16_6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_1_16_6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/GEMM_3D_float_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GEMM_3D_float_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_fpext_32ns_64bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_fpext_32ns_64bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_mul_40s_42ns_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mul_40s_42ns_cud_MulnS_0
INFO: [VRFC 10-311] analyzing module dut_mul_40s_42ns_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_udiv_33s_29nsdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_udiv_33s_29nsdEe_div_u
INFO: [VRFC 10-311] analyzing module dut_udiv_33s_29nsdEe_div
INFO: [VRFC 10-311] analyzing module dut_udiv_33s_29nsdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_mul_72s_40s_7eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mul_72s_40s_7eOg_MulnS_1
INFO: [VRFC 10-311] analyzing module dut_mul_72s_40s_7eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_udiv_40ns_40nfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_udiv_40ns_40nfYi_div_u
INFO: [VRFC 10-311] analyzing module dut_udiv_40ns_40nfYi_div
INFO: [VRFC 10-311] analyzing module dut_udiv_40ns_40nfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_sdiv_72ns_61sg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_sdiv_72ns_61sg8j_div_u
INFO: [VRFC 10-311] analyzing module dut_sdiv_72ns_61sg8j_div
INFO: [VRFC 10-311] analyzing module dut_sdiv_72ns_61sg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/apply_rotary_pos_hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_hbi_rom
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/apply_rotary_pos_ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_ibs_rom
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_ibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/apply_rotary_pos_jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_jbC_ram
INFO: [VRFC 10-311] analyzing module apply_rotary_pos_jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_mul_67ns_62nsocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mul_67ns_62nsocq_MulnS_2
INFO: [VRFC 10-311] analyzing module dut_mul_67ns_62nsocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_mul_72ns_68nspcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mul_72ns_68nspcA_MulnS_3
INFO: [VRFC 10-311] analyzing module dut_mul_72ns_68nspcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/exp_41_25_s_f_x_mlbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_41_25_s_f_x_mlbW_rom
INFO: [VRFC 10-311] analyzing module exp_41_25_s_f_x_mlbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/exp_41_25_s_f_x_mmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_41_25_s_f_x_mmb6_rom
INFO: [VRFC 10-311] analyzing module exp_41_25_s_f_x_mmb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/exp_41_25_s_exp_xncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_41_25_s_exp_xncg_rom
INFO: [VRFC 10-311] analyzing module exp_41_25_s_exp_xncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_sdiv_56ns_40sqcK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_sdiv_56ns_40sqcK_div_u
INFO: [VRFC 10-311] analyzing module dut_sdiv_56ns_40sqcK_div
INFO: [VRFC 10-311] analyzing module dut_sdiv_56ns_40sqcK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/dut_mul_58ns_56s_IfE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mul_58ns_56s_IfE_MulnS_4
INFO: [VRFC 10-311] analyzing module dut_mul_58ns_56s_IfE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_ln_weigrcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_ln_weigrcU_rom
INFO: [VRFC 10-311] analyzing module attention_ln_weigrcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_q_weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_q_weights_rom
INFO: [VRFC 10-311] analyzing module attention_q_weights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_k_weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_k_weights_rom
INFO: [VRFC 10-311] analyzing module attention_k_weights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_v_weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_v_weights_rom
INFO: [VRFC 10-311] analyzing module attention_v_weights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_k_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_k_cache_rom
INFO: [VRFC 10-311] analyzing module attention_k_cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_v_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_v_cache_rom
INFO: [VRFC 10-311] analyzing module attention_v_cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_ln_weight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_ln_weight_rom
INFO: [VRFC 10-311] analyzing module attention_ln_weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_o_weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_o_weights_rom
INFO: [VRFC 10-311] analyzing module attention_o_weights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_quantizsc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_quantizsc4_ram
INFO: [VRFC 10-311] analyzing module attention_quantizsc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_q_proj_wdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_q_proj_wdI_ram
INFO: [VRFC 10-311] analyzing module attention_q_proj_wdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_k_cacheBew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_k_cacheBew_ram
INFO: [VRFC 10-311] analyzing module attention_k_cacheBew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/attention_attn_weEe0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module attention_attn_weEe0_ram
INFO: [VRFC 10-311] analyzing module attention_attn_weEe0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/ip/xil_defaultlib/dut_ap_fpext_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dut_ap_fpext_0_no_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [/home/pis7/ece6775-final/ecelinux/attention.prj/solution1/sim/verilog/ip/xil_defaultlib/dut_ap_fpext_0_no_dsp_32.vhd:190]
Completed static elaboration
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
