<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab2circuit1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CLA4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CLA4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CLA4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CLA4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CLA4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CLA4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CLA4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CLA4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CLA4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CLA4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CLA4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CLA4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CLA4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CLA4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CLA4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CLA4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="CLA4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CLA4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CLA4.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CLA4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CLA4_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CLA4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CLA4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CLA4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CLA4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CLA4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CLA4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA4_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CLA4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CLA4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CLA4_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CLA4_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CLA4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CarryGP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CarryLA_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullAdder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_CLA4_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_CLA4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_CLA4_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_CLA4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cla4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cla4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cla4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1489290274" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1489290274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490511385" xil_pn:in_ck="-710243796629692887" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490511385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="And3Gate.vhd"/>
      <outfile xil_pn:name="And4Gate.vhd"/>
      <outfile xil_pn:name="And5Gate.vhd"/>
      <outfile xil_pn:name="AndGate.vhd"/>
      <outfile xil_pn:name="CLA4.vhd"/>
      <outfile xil_pn:name="CarryGP.vhd"/>
      <outfile xil_pn:name="CarryLA.vhd"/>
      <outfile xil_pn:name="Or3Gate.vhd"/>
      <outfile xil_pn:name="Or4Gate.vhd"/>
      <outfile xil_pn:name="Or5Gate.vhd"/>
      <outfile xil_pn:name="OrGate.vhd"/>
      <outfile xil_pn:name="Sum.vhd"/>
      <outfile xil_pn:name="Test_CLA4.vhd"/>
      <outfile xil_pn:name="Xor3Gate.vhd"/>
      <outfile xil_pn:name="XorGate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1489430714" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3237561028055861145" xil_pn:start_ts="1489430714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1489430714" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="285748341416464859" xil_pn:start_ts="1489430714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1489288787" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1541549694494822225" xil_pn:start_ts="1489288787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489430714" xil_pn:in_ck="-710243796629692887" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1489430714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="And3Gate.vhd"/>
      <outfile xil_pn:name="And4Gate.vhd"/>
      <outfile xil_pn:name="And5Gate.vhd"/>
      <outfile xil_pn:name="AndGate.vhd"/>
      <outfile xil_pn:name="CLA4.vhd"/>
      <outfile xil_pn:name="CarryGP.vhd"/>
      <outfile xil_pn:name="CarryLA.vhd"/>
      <outfile xil_pn:name="Or3Gate.vhd"/>
      <outfile xil_pn:name="Or4Gate.vhd"/>
      <outfile xil_pn:name="Or5Gate.vhd"/>
      <outfile xil_pn:name="OrGate.vhd"/>
      <outfile xil_pn:name="Sum.vhd"/>
      <outfile xil_pn:name="Test_CLA4.vhd"/>
      <outfile xil_pn:name="Xor3Gate.vhd"/>
      <outfile xil_pn:name="XorGate.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1489749995" xil_pn:in_ck="-710243796629692887" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2154833309259679316" xil_pn:start_ts="1489749977">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_CLA4_beh.prj"/>
      <outfile xil_pn:name="Test_CLA4_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1489749995" xil_pn:in_ck="2959524321758633701" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2437685574092479839" xil_pn:start_ts="1489749995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_CLA4_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1489290279" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1489290279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290279" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5487930034956785595" xil_pn:start_ts="1489290279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290279" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1541549694494822225" xil_pn:start_ts="1489290279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290280" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1489290279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290280" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8622072268320396931" xil_pn:start_ts="1489290280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290280" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1489290280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290280" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="659397076906385977" xil_pn:start_ts="1489290280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290290" xil_pn:in_ck="4695705672443494038" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4819835994172809300" xil_pn:start_ts="1489290280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CLA4.lso"/>
      <outfile xil_pn:name="CLA4.ngc"/>
      <outfile xil_pn:name="CLA4.ngr"/>
      <outfile xil_pn:name="CLA4.prj"/>
      <outfile xil_pn:name="CLA4.stx"/>
      <outfile xil_pn:name="CLA4.syr"/>
      <outfile xil_pn:name="CLA4.xst"/>
      <outfile xil_pn:name="CLA4_stx_beh.prj"/>
      <outfile xil_pn:name="CLA4_vhdl.prj"/>
      <outfile xil_pn:name="CLA4_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1489290371" xil_pn:in_ck="3505815180267800205" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7164292404179134808" xil_pn:start_ts="1489290370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1489290382" xil_pn:in_ck="-2600103922943743017" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2694853499697842628" xil_pn:start_ts="1489290371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CLA4.bld"/>
      <outfile xil_pn:name="CLA4.ngd"/>
      <outfile xil_pn:name="CLA4_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1489290404" xil_pn:in_ck="-932214407990758056" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1489290382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CLA4.pcf"/>
      <outfile xil_pn:name="CLA4_map.map"/>
      <outfile xil_pn:name="CLA4_map.mrp"/>
      <outfile xil_pn:name="CLA4_map.ncd"/>
      <outfile xil_pn:name="CLA4_map.ngm"/>
      <outfile xil_pn:name="CLA4_map.xrpt"/>
      <outfile xil_pn:name="CLA4_summary.xml"/>
      <outfile xil_pn:name="CLA4_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1489290429" xil_pn:in_ck="-5409718636289252111" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1489290404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CLA4.ncd"/>
      <outfile xil_pn:name="CLA4.pad"/>
      <outfile xil_pn:name="CLA4.par"/>
      <outfile xil_pn:name="CLA4.ptwx"/>
      <outfile xil_pn:name="CLA4.unroutes"/>
      <outfile xil_pn:name="CLA4.xpi"/>
      <outfile xil_pn:name="CLA4_pad.csv"/>
      <outfile xil_pn:name="CLA4_pad.txt"/>
      <outfile xil_pn:name="CLA4_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1489290494" xil_pn:in_ck="2956194489799" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1489290478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CLA4.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="cla4.bgn"/>
      <outfile xil_pn:name="cla4.bit"/>
      <outfile xil_pn:name="cla4.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1489290429" xil_pn:in_ck="267298502729846484" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1489290424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CLA4.twr"/>
      <outfile xil_pn:name="CLA4.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
