--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MiniComputer.twx MiniComputer.ncd -o MiniComputer.twr
MiniComputer.pcf -ucf Nexys3_master.ucf

Design file:              MiniComputer.ncd
Physical constraint file: MiniComputer.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |         8.552(R)|      SLOW  |         4.713(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |         8.787(R)|      SLOW  |         4.861(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |         9.047(R)|      SLOW  |         4.857(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |         9.127(R)|      SLOW  |         4.935(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |         9.442(R)|      SLOW  |         5.127(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |         9.668(R)|      SLOW  |         5.276(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |         9.318(R)|      SLOW  |         5.076(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |         9.193(R)|      SLOW  |         5.055(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |         9.312(R)|      SLOW  |         5.147(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |         8.412(R)|      SLOW  |         4.637(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |         9.234(R)|      SLOW  |         5.193(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.741|    3.088|    2.905|         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep 15 19:16:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 317 MB



