
Graduation_Project_V0.axf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000389c  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  080039cc  080039cc  000139cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b50  08003b50  00020124  2**0
                  CONTENTS
  4 .ARM          00000000  08003b50  08003b50  00020124  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b50  08003b50  00020124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b50  08003b50  00013b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b54  08003b54  00013b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000124  20000000  08003b58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000550  20000124  08003c7c  00020124  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000674  08003c7c  00020674  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec96  00000000  00000000  0002014d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d72  00000000  00000000  0002ede3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000688  00000000  00000000  00031b58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000490  00000000  00000000  000321e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00006390  00000000  00000000  00032670  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007bf7  00000000  00000000  00038a00  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000142b5  00000000  00000000  000405f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000548ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001358  00000000  00000000  00054928  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000124 	.word	0x20000124
 800014c:	00000000 	.word	0x00000000
 8000150:	080039b4 	.word	0x080039b4

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000128 	.word	0x20000128
 800016c:	080039b4 	.word	0x080039b4

08000170 <__aeabi_drsub>:
 8000170:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000174:	e002      	b.n	800017c <__adddf3>
 8000176:	bf00      	nop

08000178 <__aeabi_dsub>:
 8000178:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800017c <__adddf3>:
 800017c:	b530      	push	{r4, r5, lr}
 800017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000186:	ea94 0f05 	teq	r4, r5
 800018a:	bf08      	it	eq
 800018c:	ea90 0f02 	teqeq	r0, r2
 8000190:	bf1f      	itttt	ne
 8000192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000196:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a2:	f000 80e2 	beq.w	800036a <__adddf3+0x1ee>
 80001a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ae:	bfb8      	it	lt
 80001b0:	426d      	neglt	r5, r5
 80001b2:	dd0c      	ble.n	80001ce <__adddf3+0x52>
 80001b4:	442c      	add	r4, r5
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	ea82 0000 	eor.w	r0, r2, r0
 80001c2:	ea83 0101 	eor.w	r1, r3, r1
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	2d36      	cmp	r5, #54	; 0x36
 80001d0:	bf88      	it	hi
 80001d2:	bd30      	pophi	{r4, r5, pc}
 80001d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x70>
 80001e6:	4240      	negs	r0, r0
 80001e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x84>
 80001fa:	4252      	negs	r2, r2
 80001fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000200:	ea94 0f05 	teq	r4, r5
 8000204:	f000 80a7 	beq.w	8000356 <__adddf3+0x1da>
 8000208:	f1a4 0401 	sub.w	r4, r4, #1
 800020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000210:	db0d      	blt.n	800022e <__adddf3+0xb2>
 8000212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000216:	fa22 f205 	lsr.w	r2, r2, r5
 800021a:	1880      	adds	r0, r0, r2
 800021c:	f141 0100 	adc.w	r1, r1, #0
 8000220:	fa03 f20e 	lsl.w	r2, r3, lr
 8000224:	1880      	adds	r0, r0, r2
 8000226:	fa43 f305 	asr.w	r3, r3, r5
 800022a:	4159      	adcs	r1, r3
 800022c:	e00e      	b.n	800024c <__adddf3+0xd0>
 800022e:	f1a5 0520 	sub.w	r5, r5, #32
 8000232:	f10e 0e20 	add.w	lr, lr, #32
 8000236:	2a01      	cmp	r2, #1
 8000238:	fa03 fc0e 	lsl.w	ip, r3, lr
 800023c:	bf28      	it	cs
 800023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000242:	fa43 f305 	asr.w	r3, r3, r5
 8000246:	18c0      	adds	r0, r0, r3
 8000248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800024c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000250:	d507      	bpl.n	8000262 <__adddf3+0xe6>
 8000252:	f04f 0e00 	mov.w	lr, #0
 8000256:	f1dc 0c00 	rsbs	ip, ip, #0
 800025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000262:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000266:	d31b      	bcc.n	80002a0 <__adddf3+0x124>
 8000268:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800026c:	d30c      	bcc.n	8000288 <__adddf3+0x10c>
 800026e:	0849      	lsrs	r1, r1, #1
 8000270:	ea5f 0030 	movs.w	r0, r0, rrx
 8000274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000278:	f104 0401 	add.w	r4, r4, #1
 800027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000280:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000284:	f080 809a 	bcs.w	80003bc <__adddf3+0x240>
 8000288:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	ea41 0105 	orr.w	r1, r1, r5
 800029e:	bd30      	pop	{r4, r5, pc}
 80002a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a4:	4140      	adcs	r0, r0
 80002a6:	eb41 0101 	adc.w	r1, r1, r1
 80002aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002ae:	f1a4 0401 	sub.w	r4, r4, #1
 80002b2:	d1e9      	bne.n	8000288 <__adddf3+0x10c>
 80002b4:	f091 0f00 	teq	r1, #0
 80002b8:	bf04      	itt	eq
 80002ba:	4601      	moveq	r1, r0
 80002bc:	2000      	moveq	r0, #0
 80002be:	fab1 f381 	clz	r3, r1
 80002c2:	bf08      	it	eq
 80002c4:	3320      	addeq	r3, #32
 80002c6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ca:	f1b3 0220 	subs.w	r2, r3, #32
 80002ce:	da0c      	bge.n	80002ea <__adddf3+0x16e>
 80002d0:	320c      	adds	r2, #12
 80002d2:	dd08      	ble.n	80002e6 <__adddf3+0x16a>
 80002d4:	f102 0c14 	add.w	ip, r2, #20
 80002d8:	f1c2 020c 	rsb	r2, r2, #12
 80002dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e0:	fa21 f102 	lsr.w	r1, r1, r2
 80002e4:	e00c      	b.n	8000300 <__adddf3+0x184>
 80002e6:	f102 0214 	add.w	r2, r2, #20
 80002ea:	bfd8      	it	le
 80002ec:	f1c2 0c20 	rsble	ip, r2, #32
 80002f0:	fa01 f102 	lsl.w	r1, r1, r2
 80002f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002f8:	bfdc      	itt	le
 80002fa:	ea41 010c 	orrle.w	r1, r1, ip
 80002fe:	4090      	lslle	r0, r2
 8000300:	1ae4      	subs	r4, r4, r3
 8000302:	bfa2      	ittt	ge
 8000304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000308:	4329      	orrge	r1, r5
 800030a:	bd30      	popge	{r4, r5, pc}
 800030c:	ea6f 0404 	mvn.w	r4, r4
 8000310:	3c1f      	subs	r4, #31
 8000312:	da1c      	bge.n	800034e <__adddf3+0x1d2>
 8000314:	340c      	adds	r4, #12
 8000316:	dc0e      	bgt.n	8000336 <__adddf3+0x1ba>
 8000318:	f104 0414 	add.w	r4, r4, #20
 800031c:	f1c4 0220 	rsb	r2, r4, #32
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f302 	lsl.w	r3, r1, r2
 8000328:	ea40 0003 	orr.w	r0, r0, r3
 800032c:	fa21 f304 	lsr.w	r3, r1, r4
 8000330:	ea45 0103 	orr.w	r1, r5, r3
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f1c4 040c 	rsb	r4, r4, #12
 800033a:	f1c4 0220 	rsb	r2, r4, #32
 800033e:	fa20 f002 	lsr.w	r0, r0, r2
 8000342:	fa01 f304 	lsl.w	r3, r1, r4
 8000346:	ea40 0003 	orr.w	r0, r0, r3
 800034a:	4629      	mov	r1, r5
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	fa21 f004 	lsr.w	r0, r1, r4
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f094 0f00 	teq	r4, #0
 800035a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800035e:	bf06      	itte	eq
 8000360:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000364:	3401      	addeq	r4, #1
 8000366:	3d01      	subne	r5, #1
 8000368:	e74e      	b.n	8000208 <__adddf3+0x8c>
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf18      	it	ne
 8000370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000374:	d029      	beq.n	80003ca <__adddf3+0x24e>
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	d005      	beq.n	800038e <__adddf3+0x212>
 8000382:	ea54 0c00 	orrs.w	ip, r4, r0
 8000386:	bf04      	itt	eq
 8000388:	4619      	moveq	r1, r3
 800038a:	4610      	moveq	r0, r2
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	ea91 0f03 	teq	r1, r3
 8000392:	bf1e      	ittt	ne
 8000394:	2100      	movne	r1, #0
 8000396:	2000      	movne	r0, #0
 8000398:	bd30      	popne	{r4, r5, pc}
 800039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800039e:	d105      	bne.n	80003ac <__adddf3+0x230>
 80003a0:	0040      	lsls	r0, r0, #1
 80003a2:	4149      	adcs	r1, r1
 80003a4:	bf28      	it	cs
 80003a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003aa:	bd30      	pop	{r4, r5, pc}
 80003ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b0:	bf3c      	itt	cc
 80003b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003b6:	bd30      	popcc	{r4, r5, pc}
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf1a      	itte	ne
 80003d0:	4619      	movne	r1, r3
 80003d2:	4610      	movne	r0, r2
 80003d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003d8:	bf1c      	itt	ne
 80003da:	460b      	movne	r3, r1
 80003dc:	4602      	movne	r2, r0
 80003de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e2:	bf06      	itte	eq
 80003e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003e8:	ea91 0f03 	teqeq	r1, r3
 80003ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	bf00      	nop

080003f4 <__aeabi_ui2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f04f 0500 	mov.w	r5, #0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e750      	b.n	80002b4 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_i2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e73e      	b.n	80002b4 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_f2d>:
 8000438:	0042      	lsls	r2, r0, #1
 800043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000446:	bf1f      	itttt	ne
 8000448:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000454:	4770      	bxne	lr
 8000456:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045a:	bf08      	it	eq
 800045c:	4770      	bxeq	lr
 800045e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000462:	bf04      	itt	eq
 8000464:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000478:	e71c      	b.n	80002b4 <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aed8 	beq.w	8000262 <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6bd      	b.n	8000262 <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__aeabi_d2uiz>:
 800090c:	004a      	lsls	r2, r1, #1
 800090e:	d211      	bcs.n	8000934 <__aeabi_d2uiz+0x28>
 8000910:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000914:	d211      	bcs.n	800093a <__aeabi_d2uiz+0x2e>
 8000916:	d50d      	bpl.n	8000934 <__aeabi_d2uiz+0x28>
 8000918:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800091c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000920:	d40e      	bmi.n	8000940 <__aeabi_d2uiz+0x34>
 8000922:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000926:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800092a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800092e:	fa23 f002 	lsr.w	r0, r3, r2
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800093e:	d102      	bne.n	8000946 <__aeabi_d2uiz+0x3a>
 8000940:	f04f 30ff 	mov.w	r0, #4294967295
 8000944:	4770      	bx	lr
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	4770      	bx	lr

0800094c <__aeabi_fmul>:
 800094c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000950:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000954:	bf1e      	ittt	ne
 8000956:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800095a:	ea92 0f0c 	teqne	r2, ip
 800095e:	ea93 0f0c 	teqne	r3, ip
 8000962:	d06f      	beq.n	8000a44 <__aeabi_fmul+0xf8>
 8000964:	441a      	add	r2, r3
 8000966:	ea80 0c01 	eor.w	ip, r0, r1
 800096a:	0240      	lsls	r0, r0, #9
 800096c:	bf18      	it	ne
 800096e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000972:	d01e      	beq.n	80009b2 <__aeabi_fmul+0x66>
 8000974:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000978:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800097c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000980:	fba0 3101 	umull	r3, r1, r0, r1
 8000984:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000988:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800098c:	bf3e      	ittt	cc
 800098e:	0049      	lslcc	r1, r1, #1
 8000990:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000994:	005b      	lslcc	r3, r3, #1
 8000996:	ea40 0001 	orr.w	r0, r0, r1
 800099a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800099e:	2afd      	cmp	r2, #253	; 0xfd
 80009a0:	d81d      	bhi.n	80009de <__aeabi_fmul+0x92>
 80009a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80009a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009aa:	bf08      	it	eq
 80009ac:	f020 0001 	biceq.w	r0, r0, #1
 80009b0:	4770      	bx	lr
 80009b2:	f090 0f00 	teq	r0, #0
 80009b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80009ba:	bf08      	it	eq
 80009bc:	0249      	lsleq	r1, r1, #9
 80009be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80009c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80009c6:	3a7f      	subs	r2, #127	; 0x7f
 80009c8:	bfc2      	ittt	gt
 80009ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80009ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80009d2:	4770      	bxgt	lr
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d8:	f04f 0300 	mov.w	r3, #0
 80009dc:	3a01      	subs	r2, #1
 80009de:	dc5d      	bgt.n	8000a9c <__aeabi_fmul+0x150>
 80009e0:	f112 0f19 	cmn.w	r2, #25
 80009e4:	bfdc      	itt	le
 80009e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80009ea:	4770      	bxle	lr
 80009ec:	f1c2 0200 	rsb	r2, r2, #0
 80009f0:	0041      	lsls	r1, r0, #1
 80009f2:	fa21 f102 	lsr.w	r1, r1, r2
 80009f6:	f1c2 0220 	rsb	r2, r2, #32
 80009fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80009fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a02:	f140 0000 	adc.w	r0, r0, #0
 8000a06:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000a0a:	bf08      	it	eq
 8000a0c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a10:	4770      	bx	lr
 8000a12:	f092 0f00 	teq	r2, #0
 8000a16:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000a1a:	bf02      	ittt	eq
 8000a1c:	0040      	lsleq	r0, r0, #1
 8000a1e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000a22:	3a01      	subeq	r2, #1
 8000a24:	d0f9      	beq.n	8000a1a <__aeabi_fmul+0xce>
 8000a26:	ea40 000c 	orr.w	r0, r0, ip
 8000a2a:	f093 0f00 	teq	r3, #0
 8000a2e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a32:	bf02      	ittt	eq
 8000a34:	0049      	lsleq	r1, r1, #1
 8000a36:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a3a:	3b01      	subeq	r3, #1
 8000a3c:	d0f9      	beq.n	8000a32 <__aeabi_fmul+0xe6>
 8000a3e:	ea41 010c 	orr.w	r1, r1, ip
 8000a42:	e78f      	b.n	8000964 <__aeabi_fmul+0x18>
 8000a44:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a48:	ea92 0f0c 	teq	r2, ip
 8000a4c:	bf18      	it	ne
 8000a4e:	ea93 0f0c 	teqne	r3, ip
 8000a52:	d00a      	beq.n	8000a6a <__aeabi_fmul+0x11e>
 8000a54:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000a58:	bf18      	it	ne
 8000a5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000a5e:	d1d8      	bne.n	8000a12 <__aeabi_fmul+0xc6>
 8000a60:	ea80 0001 	eor.w	r0, r0, r1
 8000a64:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000a68:	4770      	bx	lr
 8000a6a:	f090 0f00 	teq	r0, #0
 8000a6e:	bf17      	itett	ne
 8000a70:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000a74:	4608      	moveq	r0, r1
 8000a76:	f091 0f00 	teqne	r1, #0
 8000a7a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000a7e:	d014      	beq.n	8000aaa <__aeabi_fmul+0x15e>
 8000a80:	ea92 0f0c 	teq	r2, ip
 8000a84:	d101      	bne.n	8000a8a <__aeabi_fmul+0x13e>
 8000a86:	0242      	lsls	r2, r0, #9
 8000a88:	d10f      	bne.n	8000aaa <__aeabi_fmul+0x15e>
 8000a8a:	ea93 0f0c 	teq	r3, ip
 8000a8e:	d103      	bne.n	8000a98 <__aeabi_fmul+0x14c>
 8000a90:	024b      	lsls	r3, r1, #9
 8000a92:	bf18      	it	ne
 8000a94:	4608      	movne	r0, r1
 8000a96:	d108      	bne.n	8000aaa <__aeabi_fmul+0x15e>
 8000a98:	ea80 0001 	eor.w	r0, r0, r1
 8000a9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ab2:	4770      	bx	lr

08000ab4 <__aeabi_fdiv>:
 8000ab4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ab8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000abc:	bf1e      	ittt	ne
 8000abe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ac2:	ea92 0f0c 	teqne	r2, ip
 8000ac6:	ea93 0f0c 	teqne	r3, ip
 8000aca:	d069      	beq.n	8000ba0 <__aeabi_fdiv+0xec>
 8000acc:	eba2 0203 	sub.w	r2, r2, r3
 8000ad0:	ea80 0c01 	eor.w	ip, r0, r1
 8000ad4:	0249      	lsls	r1, r1, #9
 8000ad6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ada:	d037      	beq.n	8000b4c <__aeabi_fdiv+0x98>
 8000adc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ae0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ae4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ae8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000aec:	428b      	cmp	r3, r1
 8000aee:	bf38      	it	cc
 8000af0:	005b      	lslcc	r3, r3, #1
 8000af2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000af6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000afa:	428b      	cmp	r3, r1
 8000afc:	bf24      	itt	cs
 8000afe:	1a5b      	subcs	r3, r3, r1
 8000b00:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b04:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000b08:	bf24      	itt	cs
 8000b0a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000b0e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b12:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000b16:	bf24      	itt	cs
 8000b18:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000b1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b20:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000b24:	bf24      	itt	cs
 8000b26:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000b2a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b2e:	011b      	lsls	r3, r3, #4
 8000b30:	bf18      	it	ne
 8000b32:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000b36:	d1e0      	bne.n	8000afa <__aeabi_fdiv+0x46>
 8000b38:	2afd      	cmp	r2, #253	; 0xfd
 8000b3a:	f63f af50 	bhi.w	80009de <__aeabi_fmul+0x92>
 8000b3e:	428b      	cmp	r3, r1
 8000b40:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b44:	bf08      	it	eq
 8000b46:	f020 0001 	biceq.w	r0, r0, #1
 8000b4a:	4770      	bx	lr
 8000b4c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b50:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b54:	327f      	adds	r2, #127	; 0x7f
 8000b56:	bfc2      	ittt	gt
 8000b58:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b5c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b60:	4770      	bxgt	lr
 8000b62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b66:	f04f 0300 	mov.w	r3, #0
 8000b6a:	3a01      	subs	r2, #1
 8000b6c:	e737      	b.n	80009de <__aeabi_fmul+0x92>
 8000b6e:	f092 0f00 	teq	r2, #0
 8000b72:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000b76:	bf02      	ittt	eq
 8000b78:	0040      	lsleq	r0, r0, #1
 8000b7a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000b7e:	3a01      	subeq	r2, #1
 8000b80:	d0f9      	beq.n	8000b76 <__aeabi_fdiv+0xc2>
 8000b82:	ea40 000c 	orr.w	r0, r0, ip
 8000b86:	f093 0f00 	teq	r3, #0
 8000b8a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b8e:	bf02      	ittt	eq
 8000b90:	0049      	lsleq	r1, r1, #1
 8000b92:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000b96:	3b01      	subeq	r3, #1
 8000b98:	d0f9      	beq.n	8000b8e <__aeabi_fdiv+0xda>
 8000b9a:	ea41 010c 	orr.w	r1, r1, ip
 8000b9e:	e795      	b.n	8000acc <__aeabi_fdiv+0x18>
 8000ba0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ba4:	ea92 0f0c 	teq	r2, ip
 8000ba8:	d108      	bne.n	8000bbc <__aeabi_fdiv+0x108>
 8000baa:	0242      	lsls	r2, r0, #9
 8000bac:	f47f af7d 	bne.w	8000aaa <__aeabi_fmul+0x15e>
 8000bb0:	ea93 0f0c 	teq	r3, ip
 8000bb4:	f47f af70 	bne.w	8000a98 <__aeabi_fmul+0x14c>
 8000bb8:	4608      	mov	r0, r1
 8000bba:	e776      	b.n	8000aaa <__aeabi_fmul+0x15e>
 8000bbc:	ea93 0f0c 	teq	r3, ip
 8000bc0:	d104      	bne.n	8000bcc <__aeabi_fdiv+0x118>
 8000bc2:	024b      	lsls	r3, r1, #9
 8000bc4:	f43f af4c 	beq.w	8000a60 <__aeabi_fmul+0x114>
 8000bc8:	4608      	mov	r0, r1
 8000bca:	e76e      	b.n	8000aaa <__aeabi_fmul+0x15e>
 8000bcc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000bd0:	bf18      	it	ne
 8000bd2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000bd6:	d1ca      	bne.n	8000b6e <__aeabi_fdiv+0xba>
 8000bd8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000bdc:	f47f af5c 	bne.w	8000a98 <__aeabi_fmul+0x14c>
 8000be0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000be4:	f47f af3c 	bne.w	8000a60 <__aeabi_fmul+0x114>
 8000be8:	e75f      	b.n	8000aaa <__aeabi_fmul+0x15e>
 8000bea:	bf00      	nop

08000bec <__aeabi_f2uiz>:
 8000bec:	0042      	lsls	r2, r0, #1
 8000bee:	d20e      	bcs.n	8000c0e <__aeabi_f2uiz+0x22>
 8000bf0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000bf4:	d30b      	bcc.n	8000c0e <__aeabi_f2uiz+0x22>
 8000bf6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000bfa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000bfe:	d409      	bmi.n	8000c14 <__aeabi_f2uiz+0x28>
 8000c00:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000c04:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c08:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0c:	4770      	bx	lr
 8000c0e:	f04f 0000 	mov.w	r0, #0
 8000c12:	4770      	bx	lr
 8000c14:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000c18:	d101      	bne.n	8000c1e <__aeabi_f2uiz+0x32>
 8000c1a:	0242      	lsls	r2, r0, #9
 8000c1c:	d102      	bne.n	8000c24 <__aeabi_f2uiz+0x38>
 8000c1e:	f04f 30ff 	mov.w	r0, #4294967295
 8000c22:	4770      	bx	lr
 8000c24:	f04f 0000 	mov.w	r0, #0
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <MCAL_CAN_Get_TX_Mailboxes_Empty>:
* 					 Transmi_mailbox_0,Transmi_mailbox_1 or Transmi_mailbox_2
* @retval 			-Can_Status_t	The number of an empty transmit mailbox (Transmi_mailbox_0,Transmi_mailbox_1 or Transmi_mailbox_2)
* Note				-None
*/
uint8 MCAL_CAN_Get_TX_Mailboxes_Empty(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
	if(CAN_TSR & 1<<26)
 8000c30:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <MCAL_CAN_Get_TX_Mailboxes_Empty+0x40>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MCAL_CAN_Get_TX_Mailboxes_Empty+0x14>
		return Transmi_mailbox_0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	e010      	b.n	8000c62 <MCAL_CAN_Get_TX_Mailboxes_Empty+0x36>
	else if (CAN_TSR & 1<<27)
 8000c40:	4b0a      	ldr	r3, [pc, #40]	; (8000c6c <MCAL_CAN_Get_TX_Mailboxes_Empty+0x40>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MCAL_CAN_Get_TX_Mailboxes_Empty+0x24>
		return Transmi_mailbox_1;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	e008      	b.n	8000c62 <MCAL_CAN_Get_TX_Mailboxes_Empty+0x36>
	else if (CAN_TSR & 1<<28)
 8000c50:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <MCAL_CAN_Get_TX_Mailboxes_Empty+0x40>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MCAL_CAN_Get_TX_Mailboxes_Empty+0x34>
		return Transmi_mailbox_2;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	e000      	b.n	8000c62 <MCAL_CAN_Get_TX_Mailboxes_Empty+0x36>
	else
		return Transmi_mailbox_Full;
 8000c60:	2303      	movs	r3, #3
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bc80      	pop	{r7}
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	40006408 	.word	0x40006408

08000c70 <MCAL_CAN_Add_TX_Message>:
* @param [output] 	-pMailbox: Pointer to a variable that will store the assigned transmit mailbox number.
* @retval 			-Can_Status_t	status of Can hardware (CAN_OK,CAN_ERROR,...)
* Note				-None
*/
Std_ReturnType MCAL_CAN_Add_TX_Message(MessageObject* Message_Info, uint8 Mailbox)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b087      	sub	sp, #28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	460b      	mov	r3, r1
 8000c7a:	70fb      	strb	r3, [r7, #3]
	Std_ReturnType status;
	status=E_OK;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	75fb      	strb	r3, [r7, #23]
	CAN_TX_mailbox_TypeDef* Current_Mailboxe=NULL_PTR;
 8000c80:	2300      	movs	r3, #0
 8000c82:	613b      	str	r3, [r7, #16]
	switch (Mailbox)
 8000c84:	78fb      	ldrb	r3, [r7, #3]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d006      	beq.n	8000c98 <MCAL_CAN_Add_TX_Message+0x28>
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d007      	beq.n	8000c9e <MCAL_CAN_Add_TX_Message+0x2e>
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d108      	bne.n	8000ca4 <MCAL_CAN_Add_TX_Message+0x34>
	{
		case Transmi_mailbox_0:
			Current_Mailboxe=CAN_TX_mailbox_0;
 8000c92:	4b4b      	ldr	r3, [pc, #300]	; (8000dc0 <MCAL_CAN_Add_TX_Message+0x150>)
 8000c94:	613b      	str	r3, [r7, #16]
			break;
 8000c96:	e008      	b.n	8000caa <MCAL_CAN_Add_TX_Message+0x3a>
		case Transmi_mailbox_1:
			Current_Mailboxe=CAN_TX_mailbox_1;
 8000c98:	4b4a      	ldr	r3, [pc, #296]	; (8000dc4 <MCAL_CAN_Add_TX_Message+0x154>)
 8000c9a:	613b      	str	r3, [r7, #16]
			break;
 8000c9c:	e005      	b.n	8000caa <MCAL_CAN_Add_TX_Message+0x3a>
		case Transmi_mailbox_2:
			Current_Mailboxe=CAN_TX_mailbox_2;
 8000c9e:	4b4a      	ldr	r3, [pc, #296]	; (8000dc8 <MCAL_CAN_Add_TX_Message+0x158>)
 8000ca0:	613b      	str	r3, [r7, #16]
			break;
 8000ca2:	e002      	b.n	8000caa <MCAL_CAN_Add_TX_Message+0x3a>
		default:
			status=E_NOT_OK;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	75fb      	strb	r3, [r7, #23]
			break;
 8000ca8:	bf00      	nop
	}
	//reset Current Mailboxe
	Current_Mailboxe->CAN_TDHxR=0X00000000;
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	2200      	movs	r2, #0
 8000cae:	60da      	str	r2, [r3, #12]
	Current_Mailboxe->CAN_TDLxR=0X00000000;
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	609a      	str	r2, [r3, #8]
	Current_Mailboxe->CAN_TDTxR=0X00000000;
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	2200      	movs	r2, #0
 8000cba:	605a      	str	r2, [r3, #4]
	Current_Mailboxe->CAN_TIxR=0X00000000;
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]
	//set the type of frame
	switch (Message_Info->RTR)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	7b5b      	ldrb	r3, [r3, #13]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d008      	beq.n	8000cdc <MCAL_CAN_Add_TX_Message+0x6c>
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d10d      	bne.n	8000cea <MCAL_CAN_Add_TX_Message+0x7a>
	{
		case CAN_RTR_Remote_Frame:
			Current_Mailboxe->CAN_TIxR |=(1<<1);
 8000cce:	693b      	ldr	r3, [r7, #16]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f043 0202 	orr.w	r2, r3, #2
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	601a      	str	r2, [r3, #0]
			break;
 8000cda:	e009      	b.n	8000cf0 <MCAL_CAN_Add_TX_Message+0x80>
		case CAN_RTR_Data_Frame:
			Current_Mailboxe->CAN_TIxR &=~(1<<1);
 8000cdc:	693b      	ldr	r3, [r7, #16]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f023 0202 	bic.w	r2, r3, #2
 8000ce4:	693b      	ldr	r3, [r7, #16]
 8000ce6:	601a      	str	r2, [r3, #0]
			break;
 8000ce8:	e002      	b.n	8000cf0 <MCAL_CAN_Add_TX_Message+0x80>
		default:
			status=E_NOT_OK;
 8000cea:	2301      	movs	r3, #1
 8000cec:	75fb      	strb	r3, [r7, #23]
			break;
 8000cee:	bf00      	nop
	}
	//set the identifier
	switch (Message_Info->IDE)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	7b9b      	ldrb	r3, [r3, #14]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d002      	beq.n	8000cfe <MCAL_CAN_Add_TX_Message+0x8e>
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d00f      	beq.n	8000d1c <MCAL_CAN_Add_TX_Message+0xac>
 8000cfc:	e01d      	b.n	8000d3a <MCAL_CAN_Add_TX_Message+0xca>
	{
		case CAN_IDE_Standard:
			Current_Mailboxe->CAN_TIxR &=~(1<<2);
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f023 0204 	bic.w	r2, r3, #4
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	601a      	str	r2, [r3, #0]
			Current_Mailboxe->CAN_TIxR |=(uint32)(Message_Info->ID<<21);
 8000d0a:	693b      	ldr	r3, [r7, #16]
 8000d0c:	681a      	ldr	r2, [r3, #0]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	055b      	lsls	r3, r3, #21
 8000d14:	431a      	orrs	r2, r3
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	601a      	str	r2, [r3, #0]
			break;
 8000d1a:	e011      	b.n	8000d40 <MCAL_CAN_Add_TX_Message+0xd0>
		case CAN_IDE_Extended:
			Current_Mailboxe->CAN_TIxR |=(1<<2);
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f043 0204 	orr.w	r2, r3, #4
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	601a      	str	r2, [r3, #0]
			Current_Mailboxe->CAN_TIxR |=(uint32)(Message_Info->ID<<3);
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	00db      	lsls	r3, r3, #3
 8000d32:	431a      	orrs	r2, r3
 8000d34:	693b      	ldr	r3, [r7, #16]
 8000d36:	601a      	str	r2, [r3, #0]
			break;
 8000d38:	e002      	b.n	8000d40 <MCAL_CAN_Add_TX_Message+0xd0>
		default:
			status=E_NOT_OK;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	75fb      	strb	r3, [r7, #23]
			break;
 8000d3e:	bf00      	nop
	}
	//length of the frame
	Current_Mailboxe->CAN_TDTxR |=(Message_Info->DLC<<0);
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	7912      	ldrb	r2, [r2, #4]
 8000d48:	431a      	orrs	r2, r3
 8000d4a:	693b      	ldr	r3, [r7, #16]
 8000d4c:	605a      	str	r2, [r3, #4]
	//Data
	for(uint8 i=0 ; i<(uint8)Message_Info->DLC ; i++)
 8000d4e:	2300      	movs	r3, #0
 8000d50:	73fb      	strb	r3, [r7, #15]
 8000d52:	e023      	b.n	8000d9c <MCAL_CAN_Add_TX_Message+0x12c>
	{
		if(i<4)
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
 8000d56:	2b03      	cmp	r3, #3
 8000d58:	d80e      	bhi.n	8000d78 <MCAL_CAN_Add_TX_Message+0x108>
		{
			Current_Mailboxe->CAN_TDLxR |=Message_Info->SDU[i]<<(8*i);
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	7bfa      	ldrb	r2, [r7, #15]
 8000d60:	6879      	ldr	r1, [r7, #4]
 8000d62:	440a      	add	r2, r1
 8000d64:	7952      	ldrb	r2, [r2, #5]
 8000d66:	4611      	mov	r1, r2
 8000d68:	7bfa      	ldrb	r2, [r7, #15]
 8000d6a:	00d2      	lsls	r2, r2, #3
 8000d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d70:	431a      	orrs	r2, r3
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	e00e      	b.n	8000d96 <MCAL_CAN_Add_TX_Message+0x126>
		}
		else
		{
			Current_Mailboxe->CAN_TDHxR |=Message_Info->SDU[i]<<(8*(i-4));
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	7bfa      	ldrb	r2, [r7, #15]
 8000d7e:	6879      	ldr	r1, [r7, #4]
 8000d80:	440a      	add	r2, r1
 8000d82:	7952      	ldrb	r2, [r2, #5]
 8000d84:	4611      	mov	r1, r2
 8000d86:	7bfa      	ldrb	r2, [r7, #15]
 8000d88:	3a04      	subs	r2, #4
 8000d8a:	00d2      	lsls	r2, r2, #3
 8000d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d90:	431a      	orrs	r2, r3
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	60da      	str	r2, [r3, #12]
	for(uint8 i=0 ; i<(uint8)Message_Info->DLC ; i++)
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	73fb      	strb	r3, [r7, #15]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	791b      	ldrb	r3, [r3, #4]
 8000da0:	7bfa      	ldrb	r2, [r7, #15]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d3d6      	bcc.n	8000d54 <MCAL_CAN_Add_TX_Message+0xe4>
		}
	}
	// Transmit mailbox request
	Current_Mailboxe->CAN_TIxR |=(1<<0);
 8000da6:	693b      	ldr	r3, [r7, #16]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f043 0201 	orr.w	r2, r3, #1
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	601a      	str	r2, [r3, #0]
	return status;
 8000db2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	371c      	adds	r7, #28
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bc80      	pop	{r7}
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	40006580 	.word	0x40006580
 8000dc4:	40006590 	.word	0x40006590
 8000dc8:	400065a0 	.word	0x400065a0

08000dcc <Can_Init>:
 * Parameters (out)  	: None
 * Return value     	: None
 * Description       	: This function initializes the module.
 */
void Can_Init (const Can_ConfigType* Config)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b088      	sub	sp, #32
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	uint32 CAN_BTR_temp=0;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	61bb      	str	r3, [r7, #24]
	uint32 Prescaler=0;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	617b      	str	r3, [r7, #20]
	uint32 BaudRate=0;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	613b      	str	r3, [r7, #16]
	uint32 Bits_Timing=0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	60fb      	str	r3, [r7, #12]
	#if(CanDevErrorDetect==STD_ON)
		if(NULL_PTR==Config)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d105      	bne.n	8000df6 <Can_Init+0x2a>
			Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_Init_ID,CAN_E_PARAM_POINTER);
 8000dea:	2301      	movs	r3, #1
 8000dec:	2200      	movs	r2, #0
 8000dee:	2100      	movs	r1, #0
 8000df0:	200b      	movs	r0, #11
 8000df2:	f000 fdaf 	bl	8001954 <Det_ReportError>
		/*
		 [SWS_Can_00174] [ If development error detection for the Can module is enabled:
		  The function Can_Init shall raise the error CAN_E_TRANSITION if the driver is not in
		  state CAN_UNINIT ]
		 */
		if(CanDriverState!=CAN_UNINIT)
 8000df6:	4b6d      	ldr	r3, [pc, #436]	; (8000fac <Can_Init+0x1e0>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d005      	beq.n	8000e0a <Can_Init+0x3e>
			Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_Init_ID,CAN_E_TRANSITION);
 8000dfe:	2306      	movs	r3, #6
 8000e00:	2200      	movs	r2, #0
 8000e02:	2100      	movs	r1, #0
 8000e04:	200b      	movs	r0, #11
 8000e06:	f000 fda5 	bl	8001954 <Det_ReportError>
		/*
		 [SWS_Can_00408] [ If development error detection for the Can module is enabled:
		  The function Can_Init shall raise the error CAN_E_TRANSITION if the CAN
		  controllers are not in state UNINIT]
		*/
		if(Can_Controller_State!=CAN_CS_UNINIT)
 8000e0a:	4b69      	ldr	r3, [pc, #420]	; (8000fb0 <Can_Init+0x1e4>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d005      	beq.n	8000e1e <Can_Init+0x52>
			Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_Init_ID,CAN_E_TRANSITION);
 8000e12:	2306      	movs	r3, #6
 8000e14:	2200      	movs	r2, #0
 8000e16:	2100      	movs	r1, #0
 8000e18:	200b      	movs	r0, #11
 8000e1a:	f000 fd9b 	bl	8001954 <Det_ReportError>
	#endif
	/*
	 The Can module configuration defines the global CAN HW Unit settings and
	 references to the default CAN controller configuration sets.
	 */
	CAN_HW_Unit_settings=*Config;
 8000e1e:	4a65      	ldr	r2, [pc, #404]	; (8000fb4 <Can_Init+0x1e8>)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	4610      	mov	r0, r2
 8000e24:	4619      	mov	r1, r3
 8000e26:	237c      	movs	r3, #124	; 0x7c
 8000e28:	461a      	mov	r2, r3
 8000e2a:	f002 fdb7 	bl	800399c <memcpy>
	//CAN controller is used in the configuration.
	if(TRUE==Config->CanConfigSet.CanController.CanControllerActivation)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	785b      	ldrb	r3, [r3, #1]
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	f040 80a1 	bne.w	8000f7a <Can_Init+0x1ae>
	{
		// Enable Can peripheral clock
		RCC_CAN_CLK_Enable();
 8000e38:	4b5f      	ldr	r3, [pc, #380]	; (8000fb8 <Can_Init+0x1ec>)
 8000e3a:	69db      	ldr	r3, [r3, #28]
 8000e3c:	4a5e      	ldr	r2, [pc, #376]	; (8000fb8 <Can_Init+0x1ec>)
 8000e3e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e42:	61d3      	str	r3, [r2, #28]
		//Software sets this bit to request the CAN hardware to enter initialization mode.
		CAN_MCR &=~(1<<1);
 8000e44:	4b5d      	ldr	r3, [pc, #372]	; (8000fbc <Can_Init+0x1f0>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a5c      	ldr	r2, [pc, #368]	; (8000fbc <Can_Init+0x1f0>)
 8000e4a:	f023 0302 	bic.w	r3, r3, #2
 8000e4e:	6013      	str	r3, [r2, #0]
		CAN_MCR |=(1<<0);
 8000e50:	4b5a      	ldr	r3, [pc, #360]	; (8000fbc <Can_Init+0x1f0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a59      	ldr	r2, [pc, #356]	; (8000fbc <Can_Init+0x1f0>)
 8000e56:	f043 0301 	orr.w	r3, r3, #1
 8000e5a:	6013      	str	r3, [r2, #0]
		//CAN bit timing register (baud Rate)
		CAN_BTR_temp=CAN_BTR;
 8000e5c:	4b58      	ldr	r3, [pc, #352]	; (8000fc0 <Can_Init+0x1f4>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	61bb      	str	r3, [r7, #24]
		CAN_BTR_temp &=0XC0000000;
 8000e62:	69bb      	ldr	r3, [r7, #24]
 8000e64:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8000e68:	61bb      	str	r3, [r7, #24]
		//set Prescaler
		Bits_Timing=Config->CanConfigSet.CanController.CanControllerDefaultBaudrate->CanControllerPropSeg;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e6e:	88db      	ldrh	r3, [r3, #6]
 8000e70:	60fb      	str	r3, [r7, #12]
		Bits_Timing+=Config->CanConfigSet.CanController.CanControllerDefaultBaudrate->CanControllerSeg1;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e76:	7a1b      	ldrb	r3, [r3, #8]
 8000e78:	461a      	mov	r2, r3
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	60fb      	str	r3, [r7, #12]
		Bits_Timing+=Config->CanConfigSet.CanController.CanControllerDefaultBaudrate->CanControllerSeg2;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e84:	7a5b      	ldrb	r3, [r3, #9]
 8000e86:	461a      	mov	r2, r3
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	60fb      	str	r3, [r7, #12]
		BaudRate=Config->CanConfigSet.CanController.CanControllerDefaultBaudrate->CanControllerBaudRate;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff fea9 	bl	8000bec <__aeabi_f2uiz>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	613b      	str	r3, [r7, #16]
		Prescaler=(8000000)/(Bits_Timing*1000*BaudRate);
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	fb02 f303 	mul.w	r3, r2, r3
 8000ea6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000eaa:	fb02 f303 	mul.w	r3, r2, r3
 8000eae:	4a45      	ldr	r2, [pc, #276]	; (8000fc4 <Can_Init+0x1f8>)
 8000eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eb4:	617b      	str	r3, [r7, #20]
		CAN_BTR_temp |=(Prescaler-1)<<0;
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	3b01      	subs	r3, #1
 8000eba:	69ba      	ldr	r2, [r7, #24]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	61bb      	str	r3, [r7, #24]
		//set TimeSeg1
		CAN_BTR_temp |=(Config->CanConfigSet.CanController.CanControllerDefaultBaudrate->CanControllerSeg1-1)<<16;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ec4:	7a1b      	ldrb	r3, [r3, #8]
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	041b      	lsls	r3, r3, #16
 8000eca:	461a      	mov	r2, r3
 8000ecc:	69bb      	ldr	r3, [r7, #24]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	61bb      	str	r3, [r7, #24]
		//set TimeSeg2
		CAN_BTR_temp |=(Config->CanConfigSet.CanController.CanControllerDefaultBaudrate->CanControllerSeg2-1)<<20;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ed6:	7a5b      	ldrb	r3, [r3, #9]
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	051b      	lsls	r3, r3, #20
 8000edc:	461a      	mov	r2, r3
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]
		CAN_BTR=CAN_BTR_temp;
 8000ee4:	4a36      	ldr	r2, [pc, #216]	; (8000fc0 <Can_Init+0x1f4>)
 8000ee6:	69bb      	ldr	r3, [r7, #24]
 8000ee8:	6013      	str	r3, [r2, #0]
		/*
		 Configure CAN operating mode
		 */
		//CAN_MODE_Loop_back_Silent for test
		CAN_BTR |=(1<<31);
 8000eea:	4b35      	ldr	r3, [pc, #212]	; (8000fc0 <Can_Init+0x1f4>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a34      	ldr	r2, [pc, #208]	; (8000fc0 <Can_Init+0x1f4>)
 8000ef0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ef4:	6013      	str	r3, [r2, #0]
		CAN_BTR |=(1<<30);
 8000ef6:	4b32      	ldr	r3, [pc, #200]	; (8000fc0 <Can_Init+0x1f4>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a31      	ldr	r2, [pc, #196]	; (8000fc0 <Can_Init+0x1f4>)
 8000efc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000f00:	6013      	str	r3, [r2, #0]
		/*
		 enable Transmit interrupt
		 */
		CAN_IER |=(1<<0);
 8000f02:	4b31      	ldr	r3, [pc, #196]	; (8000fc8 <Can_Init+0x1fc>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a30      	ldr	r2, [pc, #192]	; (8000fc8 <Can_Init+0x1fc>)
 8000f08:	f043 0301 	orr.w	r3, r3, #1
 8000f0c:	6013      	str	r3, [r2, #0]
		NVIC_IRQ19_CAN_TX_Enable();
 8000f0e:	4b2f      	ldr	r3, [pc, #188]	; (8000fcc <Can_Init+0x200>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a2e      	ldr	r2, [pc, #184]	; (8000fcc <Can_Init+0x200>)
 8000f14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f18:	6013      	str	r3, [r2, #0]
		/*
		 enable Receive Fifo 0 interrupt
		 */
		//FIFO message pending interrupt enable
		CAN_IER |=(1<<1);
 8000f1a:	4b2b      	ldr	r3, [pc, #172]	; (8000fc8 <Can_Init+0x1fc>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a2a      	ldr	r2, [pc, #168]	; (8000fc8 <Can_Init+0x1fc>)
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	6013      	str	r3, [r2, #0]
		//FIFO full interrupt enable
		CAN_IER |=(1<<2);
 8000f26:	4b28      	ldr	r3, [pc, #160]	; (8000fc8 <Can_Init+0x1fc>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a27      	ldr	r2, [pc, #156]	; (8000fc8 <Can_Init+0x1fc>)
 8000f2c:	f043 0304 	orr.w	r3, r3, #4
 8000f30:	6013      	str	r3, [r2, #0]
		//FIFO overrun interrupt enable
		CAN_IER |=(1<<3);
 8000f32:	4b25      	ldr	r3, [pc, #148]	; (8000fc8 <Can_Init+0x1fc>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a24      	ldr	r2, [pc, #144]	; (8000fc8 <Can_Init+0x1fc>)
 8000f38:	f043 0308 	orr.w	r3, r3, #8
 8000f3c:	6013      	str	r3, [r2, #0]
		NVIC_IRQ20_CAN_RX0_Enable();
 8000f3e:	4b23      	ldr	r3, [pc, #140]	; (8000fcc <Can_Init+0x200>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4a22      	ldr	r2, [pc, #136]	; (8000fcc <Can_Init+0x200>)
 8000f44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000f48:	6013      	str	r3, [r2, #0]
		/*
		 enable Receive Fifo 1 interrupt
		 */
		//FIFO message pending interrupt enable
		CAN_IER |=(1<<4);
 8000f4a:	4b1f      	ldr	r3, [pc, #124]	; (8000fc8 <Can_Init+0x1fc>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a1e      	ldr	r2, [pc, #120]	; (8000fc8 <Can_Init+0x1fc>)
 8000f50:	f043 0310 	orr.w	r3, r3, #16
 8000f54:	6013      	str	r3, [r2, #0]
		//FIFO full interrupt enable
		CAN_IER |=(1<<5);
 8000f56:	4b1c      	ldr	r3, [pc, #112]	; (8000fc8 <Can_Init+0x1fc>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a1b      	ldr	r2, [pc, #108]	; (8000fc8 <Can_Init+0x1fc>)
 8000f5c:	f043 0320 	orr.w	r3, r3, #32
 8000f60:	6013      	str	r3, [r2, #0]
		//FIFO overrun interrupt enable
		CAN_IER |=(1<<6);
 8000f62:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <Can_Init+0x1fc>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a18      	ldr	r2, [pc, #96]	; (8000fc8 <Can_Init+0x1fc>)
 8000f68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f6c:	6013      	str	r3, [r2, #0]
		NVIC_IRQ21_CAN_RX1_Enable();
 8000f6e:	4b17      	ldr	r3, [pc, #92]	; (8000fcc <Can_Init+0x200>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a16      	ldr	r2, [pc, #88]	; (8000fcc <Can_Init+0x200>)
 8000f74:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f78:	6013      	str	r3, [r2, #0]
	else
	{
		//
	}
    // Hardware Object
    for (int i = 0; i < Max_Num_HOH ; i++)
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
 8000f7e:	e007      	b.n	8000f90 <Can_Init+0x1c4>
    {
    	// Set Message Objects as Free
    	Message_ObjectStatus[i].Object_Free= TRUE;
 8000f80:	4a13      	ldr	r2, [pc, #76]	; (8000fd0 <Can_Init+0x204>)
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	2101      	movs	r1, #1
 8000f86:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < Max_Num_HOH ; i++)
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	61fb      	str	r3, [r7, #28]
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	2b03      	cmp	r3, #3
 8000f94:	ddf4      	ble.n	8000f80 <Can_Init+0x1b4>
    }
    /*
    [SWS_Can_00246] The function Can_Init shall change the module state to
    CAN_READY, after initializing all controllers inside the HW Unit.
    */
    CanDriverState=CAN_READY;
 8000f96:	4b05      	ldr	r3, [pc, #20]	; (8000fac <Can_Init+0x1e0>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	701a      	strb	r2, [r3, #0]
	Can_Controller_State=CAN_CS_STOPPED;
 8000f9c:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <Can_Init+0x1e4>)
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	701a      	strb	r2, [r3, #0]
}
 8000fa2:	bf00      	nop
 8000fa4:	3720      	adds	r7, #32
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20000140 	.word	0x20000140
 8000fb0:	20000141 	.word	0x20000141
 8000fb4:	200001cc 	.word	0x200001cc
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	40006400 	.word	0x40006400
 8000fc0:	4000641c 	.word	0x4000641c
 8000fc4:	007a1200 	.word	0x007a1200
 8000fc8:	40006414 	.word	0x40006414
 8000fcc:	e000e100 	.word	0xe000e100
 8000fd0:	20000174 	.word	0x20000174

08000fd4 <Can_SetControllerMode>:
               	   	      E_OK (request accepted)
               	   	   	  E_NOT_OK (request not accepted)
 * Description			: This service reports about the current status of the requested CAN controller.
*******************************************************************************/
Std_ReturnType Can_SetControllerMode (uint8 Controller,Can_ControllerStateType Transition)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	460a      	mov	r2, r1
 8000fde:	71fb      	strb	r3, [r7, #7]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	71bb      	strb	r3, [r7, #6]
	Std_ReturnType Status=E_OK;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	73fb      	strb	r3, [r7, #15]
	/*
	[SWS_Can_00198]  If development error detection for the Can module is enabled: if
	the module is not yet initialized, the function Can_SetControllerMode shall raise
	development error CAN_E_UNINIT and return E_NOT_OK.
	*/
	if(CanDriverState!=CAN_READY)
 8000fe8:	4b4f      	ldr	r3, [pc, #316]	; (8001128 <Can_SetControllerMode+0x154>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d009      	beq.n	8001004 <Can_SetControllerMode+0x30>
	{
		Status=E_NOT_OK;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	73fb      	strb	r3, [r7, #15]
		Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_SetControllerMode_ID,CAN_E_UNINIT);
 8000ff4:	2305      	movs	r3, #5
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	200b      	movs	r0, #11
 8000ffc:	f000 fcaa 	bl	8001954 <Det_ReportError>
		return Status;
 8001000:	7bfb      	ldrb	r3, [r7, #15]
 8001002:	e08d      	b.n	8001120 <Can_SetControllerMode+0x14c>
	/*
	 The function Can_SetControllerMode(CAN_CS_STARTED)
	 shall set the hardware registers in a way that makes the CAN controller participating
	 on the network
	 */
	if(Transition==CAN_CS_STARTED)
 8001004:	79bb      	ldrb	r3, [r7, #6]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d12e      	bne.n	8001068 <Can_SetControllerMode+0x94>
		/*
		 When the function Can_SetControllerMode
		 (CAN_CS_STARTED) is entered and the CAN controller is not in state STOPPED it
		 shall detect a invalid state transition
		 */
		if(Can_Controller_State==CAN_CS_STOPPED)
 800100a:	4b48      	ldr	r3, [pc, #288]	; (800112c <Can_SetControllerMode+0x158>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b02      	cmp	r3, #2
 8001010:	d120      	bne.n	8001054 <Can_SetControllerMode+0x80>
		{
			if(CAN_HW_Unit_settings.CanConfigSet.CanController.CanBusoffProcessing==INTERRUPT||CAN_HW_Unit_settings.CanConfigSet.CanController.CanTxProcessing==INTERRUPT||CAN_HW_Unit_settings.CanConfigSet.CanController.CanRxProcessing==INTERRUPT)
 8001012:	4b47      	ldr	r3, [pc, #284]	; (8001130 <Can_SetControllerMode+0x15c>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d007      	beq.n	800102a <Can_SetControllerMode+0x56>
 800101a:	4b45      	ldr	r3, [pc, #276]	; (8001130 <Can_SetControllerMode+0x15c>)
 800101c:	7a9b      	ldrb	r3, [r3, #10]
 800101e:	2b01      	cmp	r3, #1
 8001020:	d003      	beq.n	800102a <Can_SetControllerMode+0x56>
 8001022:	4b43      	ldr	r3, [pc, #268]	; (8001130 <Can_SetControllerMode+0x15c>)
 8001024:	7a5b      	ldrb	r3, [r3, #9]
 8001026:	2b01      	cmp	r3, #1
 8001028:	d103      	bne.n	8001032 <Can_SetControllerMode+0x5e>
			{
				Can_EnableControllerInterrupts(Controller);
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	4618      	mov	r0, r3
 800102e:	f000 f9cd 	bl	80013cc <Can_EnableControllerInterrupts>
			 [SWS_Can_00261]  The function Can_SetControllerMode(CAN_CS_STARTED)
			 shall set the hardware registers in a way that makes the CAN controller participating
			 on the network
			 */
			// enter STARTED mode
			CAN_MCR &=~(1<<0);
 8001032:	4b40      	ldr	r3, [pc, #256]	; (8001134 <Can_SetControllerMode+0x160>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a3f      	ldr	r2, [pc, #252]	; (8001134 <Can_SetControllerMode+0x160>)
 8001038:	f023 0301 	bic.w	r3, r3, #1
 800103c:	6013      	str	r3, [r2, #0]
			/*
			 This bit is cleared by hardware when the CAN hardware has left the initialization mode (to
			 be synchronized on the CAN bus). To be synchronized the hardware has to monitor a
			 sequence of 11 consecutive recessive bits on the CAN RX signal.
			 */
			while(CAN_MSR & (1<<0));
 800103e:	bf00      	nop
 8001040:	4b3d      	ldr	r3, [pc, #244]	; (8001138 <Can_SetControllerMode+0x164>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f003 0301 	and.w	r3, r3, #1
 8001048:	2b00      	cmp	r3, #0
 800104a:	d1f9      	bne.n	8001040 <Can_SetControllerMode+0x6c>
			Can_Controller_State=CAN_CS_STARTED;
 800104c:	4b37      	ldr	r3, [pc, #220]	; (800112c <Can_SetControllerMode+0x158>)
 800104e:	2201      	movs	r2, #1
 8001050:	701a      	strb	r2, [r3, #0]
 8001052:	e05d      	b.n	8001110 <Can_SetControllerMode+0x13c>
			 [SWS_Can_00409] When the function Can_SetControllerMode
			 (CAN_CS_STARTED) is entered and the CAN controller is not in state STOPPED it
			 shall detect a invalid state transition
			 */
		#if(CanDevErrorDetect==STD_ON)
			Status=E_NOT_OK;
 8001054:	2301      	movs	r3, #1
 8001056:	73fb      	strb	r3, [r7, #15]
			Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_SetControllerMode_ID,CAN_E_TRANSITION);
 8001058:	2306      	movs	r3, #6
 800105a:	2203      	movs	r2, #3
 800105c:	2100      	movs	r1, #0
 800105e:	200b      	movs	r0, #11
 8001060:	f000 fc78 	bl	8001954 <Det_ReportError>
			return Status;
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	e05b      	b.n	8001120 <Can_SetControllerMode+0x14c>
		#endif

		}
	}
	else if(Transition==CAN_CS_STOPPED)
 8001068:	79bb      	ldrb	r3, [r7, #6]
 800106a:	2b02      	cmp	r3, #2
 800106c:	d12b      	bne.n	80010c6 <Can_SetControllerMode+0xf2>
	{
		if(Can_Controller_State==CAN_CS_SLEEP||Can_Controller_State==CAN_CS_STARTED)
 800106e:	4b2f      	ldr	r3, [pc, #188]	; (800112c <Can_SetControllerMode+0x158>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b03      	cmp	r3, #3
 8001074:	d003      	beq.n	800107e <Can_SetControllerMode+0xaa>
 8001076:	4b2d      	ldr	r3, [pc, #180]	; (800112c <Can_SetControllerMode+0x158>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d119      	bne.n	80010b2 <Can_SetControllerMode+0xde>
			/*
			 [SWS_Can_00263]  The function Can_SetControllerMode(CAN_CS_STOPPED)
			 shall set the bits inside the CAN hardware such that the CAN controller stops
			 participating on the network.
			 */
			CAN_MCR |=(1<<0);
 800107e:	4b2d      	ldr	r3, [pc, #180]	; (8001134 <Can_SetControllerMode+0x160>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a2c      	ldr	r2, [pc, #176]	; (8001134 <Can_SetControllerMode+0x160>)
 8001084:	f043 0301 	orr.w	r3, r3, #1
 8001088:	6013      	str	r3, [r2, #0]
			if(CAN_HW_Unit_settings.CanConfigSet.CanController.CanBusoffProcessing==INTERRUPT||CAN_HW_Unit_settings.CanConfigSet.CanController.CanTxProcessing==INTERRUPT||CAN_HW_Unit_settings.CanConfigSet.CanController.CanRxProcessing==INTERRUPT)
 800108a:	4b29      	ldr	r3, [pc, #164]	; (8001130 <Can_SetControllerMode+0x15c>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d007      	beq.n	80010a2 <Can_SetControllerMode+0xce>
 8001092:	4b27      	ldr	r3, [pc, #156]	; (8001130 <Can_SetControllerMode+0x15c>)
 8001094:	7a9b      	ldrb	r3, [r3, #10]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d003      	beq.n	80010a2 <Can_SetControllerMode+0xce>
 800109a:	4b25      	ldr	r3, [pc, #148]	; (8001130 <Can_SetControllerMode+0x15c>)
 800109c:	7a5b      	ldrb	r3, [r3, #9]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d103      	bne.n	80010aa <Can_SetControllerMode+0xd6>
			{
				Can_DisableControllerInterrupts(Controller);
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f000 f927 	bl	80012f8 <Can_DisableControllerInterrupts>
			}
			else
			{
				//
			}
			Can_Controller_State=CAN_CS_STOPPED;
 80010aa:	4b20      	ldr	r3, [pc, #128]	; (800112c <Can_SetControllerMode+0x158>)
 80010ac:	2202      	movs	r2, #2
 80010ae:	701a      	strb	r2, [r3, #0]
 80010b0:	e02e      	b.n	8001110 <Can_SetControllerMode+0x13c>
		}
		else
		{
			Status=E_NOT_OK;
 80010b2:	2301      	movs	r3, #1
 80010b4:	73fb      	strb	r3, [r7, #15]
			Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_SetControllerMode_ID,CAN_E_TRANSITION);
 80010b6:	2306      	movs	r3, #6
 80010b8:	2203      	movs	r2, #3
 80010ba:	2100      	movs	r1, #0
 80010bc:	200b      	movs	r0, #11
 80010be:	f000 fc49 	bl	8001954 <Det_ReportError>
			return Status;
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	e02c      	b.n	8001120 <Can_SetControllerMode+0x14c>
		}
	}
	else if(Transition==CAN_CS_SLEEP)
 80010c6:	79bb      	ldrb	r3, [r7, #6]
 80010c8:	2b03      	cmp	r3, #3
 80010ca:	d117      	bne.n	80010fc <Can_SetControllerMode+0x128>
	{
		if(Can_Controller_State==CAN_CS_STOPPED)
 80010cc:	4b17      	ldr	r3, [pc, #92]	; (800112c <Can_SetControllerMode+0x158>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	d109      	bne.n	80010e8 <Can_SetControllerMode+0x114>
			/*
			 This bit is set by software to request the CAN hardware to enter the Sleep mode. Sleep
			 mode will be entered as soon as the current CAN activity (transmission or reception of a
			 CAN frame) has been completed.
			 */
			CAN_MCR |=(1<<1);
 80010d4:	4b17      	ldr	r3, [pc, #92]	; (8001134 <Can_SetControllerMode+0x160>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a16      	ldr	r2, [pc, #88]	; (8001134 <Can_SetControllerMode+0x160>)
 80010da:	f043 0302 	orr.w	r3, r3, #2
 80010de:	6013      	str	r3, [r2, #0]
			Can_Controller_State=CAN_CS_SLEEP;
 80010e0:	4b12      	ldr	r3, [pc, #72]	; (800112c <Can_SetControllerMode+0x158>)
 80010e2:	2203      	movs	r2, #3
 80010e4:	701a      	strb	r2, [r3, #0]
 80010e6:	e013      	b.n	8001110 <Can_SetControllerMode+0x13c>
			/*
			  When the function Can_SetControllerMode(CAN_CS_SLEEP)
			 is entered and the CAN controller is neither in state STOPPED nor in state SLEEP, it
			 shall detect a invalid state transition
			 */
			Status=E_NOT_OK;
 80010e8:	2301      	movs	r3, #1
 80010ea:	73fb      	strb	r3, [r7, #15]
			Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_SetControllerMode_ID,CAN_E_TRANSITION);
 80010ec:	2306      	movs	r3, #6
 80010ee:	2203      	movs	r2, #3
 80010f0:	2100      	movs	r1, #0
 80010f2:	200b      	movs	r0, #11
 80010f4:	f000 fc2e 	bl	8001954 <Det_ReportError>
			return Status;
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	e011      	b.n	8001120 <Can_SetControllerMode+0x14c>
		[SWS_Can_00200]  If development error detection for the Can module is enabled: if
		an invalid transition has been requested, the function Can_SetControllerMode shall
		raise the error CAN_E_TRANSITION and return E_NOT_OK.
		*/
	#if(CanDevErrorDetect==STD_ON)
		Status=E_NOT_OK;
 80010fc:	2301      	movs	r3, #1
 80010fe:	73fb      	strb	r3, [r7, #15]
		Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_SetControllerMode_ID,CAN_E_TRANSITION);
 8001100:	2306      	movs	r3, #6
 8001102:	2203      	movs	r2, #3
 8001104:	2100      	movs	r1, #0
 8001106:	200b      	movs	r0, #11
 8001108:	f000 fc24 	bl	8001954 <Det_ReportError>
		return Status;
 800110c:	7bfb      	ldrb	r3, [r7, #15]
 800110e:	e007      	b.n	8001120 <Can_SetControllerMode+0x14c>
	}
	/*
	 The Can module notifies the upper layer (CanIf_ControllerModeIndication) after a
	 successful state transition about the new state.
	 */
	CanIf_ControllerModeIndication(Controller,Can_Controller_State);
 8001110:	4b06      	ldr	r3, [pc, #24]	; (800112c <Can_SetControllerMode+0x158>)
 8001112:	781a      	ldrb	r2, [r3, #0]
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	4611      	mov	r1, r2
 8001118:	4618      	mov	r0, r3
 800111a:	f002 fb5d 	bl	80037d8 <CanIf_ControllerModeIndication>
	return Status;
 800111e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001120:	4618      	mov	r0, r3
 8001122:	3710      	adds	r7, #16
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000140 	.word	0x20000140
 800112c:	20000141 	.word	0x20000141
 8001130:	200001cc 	.word	0x200001cc
 8001134:	40006400 	.word	0x40006400
 8001138:	40006404 	.word	0x40006404

0800113c <Can_Write>:
                          CAN_BUSY (No TX hardware buffer available or pre-emptive call
                          of Can_Write that can't be implemented re-entrant)
 * Description			: This function is called by CanIf to pass a CAN message to CanDrv for transmission.
******************************************************************************/
Std_ReturnType Can_Write (Can_HwHandleType Hth,const Can_PduType* PduInfo)
{
 800113c:	b590      	push	{r4, r7, lr}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	6039      	str	r1, [r7, #0]
 8001146:	71fb      	strb	r3, [r7, #7]
	Std_ReturnType Status;
	Status=E_OK;
 8001148:	2300      	movs	r3, #0
 800114a:	72fb      	strb	r3, [r7, #11]
	/*
	 If development error detection for the Can module is enabled:
	 The function Can_Write shall raise the error CAN_E_UNINIT and shall return
	 E_NOT_OK if the driver is not yet initialized
	*/
	if(CanDriverState!=CAN_READY)
 800114c:	4b66      	ldr	r3, [pc, #408]	; (80012e8 <Can_Write+0x1ac>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b01      	cmp	r3, #1
 8001152:	d009      	beq.n	8001168 <Can_Write+0x2c>
	{
		Status=E_NOT_OK;
 8001154:	2301      	movs	r3, #1
 8001156:	72fb      	strb	r3, [r7, #11]
		Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_Write_ID,CAN_E_UNINIT);
 8001158:	2305      	movs	r3, #5
 800115a:	2206      	movs	r2, #6
 800115c:	2100      	movs	r1, #0
 800115e:	200b      	movs	r0, #11
 8001160:	f000 fbf8 	bl	8001954 <Det_ReportError>
		return Status;
 8001164:	7afb      	ldrb	r3, [r7, #11]
 8001166:	e0ba      	b.n	80012de <Can_Write+0x1a2>
	/*
	 [SWS_Can_00217]  If development error detection for the Can module is enabled:
	 The function Can_Write shall raise the error CAN_E_PARAM_HANDLE and shall
	 return E_NOT_OK if the parameter Hth is not a configured Hardware Transmit Handle
	 */
	if(CAN_HW_Unit_settings.CanConfigSet.CanHardwareObject[Hth].CanObjectType==RECEIVE)
 8001168:	79fa      	ldrb	r2, [r7, #7]
 800116a:	4960      	ldr	r1, [pc, #384]	; (80012ec <Can_Write+0x1b0>)
 800116c:	4613      	mov	r3, r2
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	4413      	add	r3, r2
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	440b      	add	r3, r1
 8001176:	3332      	adds	r3, #50	; 0x32
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d109      	bne.n	8001192 <Can_Write+0x56>
	{
		Status=E_NOT_OK;
 800117e:	2301      	movs	r3, #1
 8001180:	72fb      	strb	r3, [r7, #11]
		Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_Write_ID,CAN_E_PARAM_HANDLE);
 8001182:	2302      	movs	r3, #2
 8001184:	2206      	movs	r2, #6
 8001186:	2100      	movs	r1, #0
 8001188:	200b      	movs	r0, #11
 800118a:	f000 fbe3 	bl	8001954 <Det_ReportError>
		return Status;
 800118e:	7afb      	ldrb	r3, [r7, #11]
 8001190:	e0a5      	b.n	80012de <Can_Write+0x1a2>
	/*
	 If development error detection for CanDrv is enabled:
	 Can_Write() shall raise CAN_E_PARAM_POINTER and shall return E_NOT_OK if the
	 parameter PduInfo is a null pointer
	 */
	if(PduInfo==NULL_PTR)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d109      	bne.n	80011ac <Can_Write+0x70>
	{
		Status=E_NOT_OK;
 8001198:	2301      	movs	r3, #1
 800119a:	72fb      	strb	r3, [r7, #11]
		Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_Write_ID,CAN_E_PARAM_POINTER);
 800119c:	2301      	movs	r3, #1
 800119e:	2206      	movs	r2, #6
 80011a0:	2100      	movs	r1, #0
 80011a2:	200b      	movs	r0, #11
 80011a4:	f000 fbd6 	bl	8001954 <Det_ReportError>
		return Status;
 80011a8:	7afb      	ldrb	r3, [r7, #11]
 80011aa:	e098      	b.n	80012de <Can_Write+0x1a2>
	 [SWS_Can_00218]  The function Can_Write shall return E_NOT_OK and if
	 development error detection for the CAN module is enabled shall raise the error
	 CAN_E_PARAM_DATA_LENGTH:
	 -If the length is more than 8 byte and the CAN controller is not in CAN FD mode
	 */
	if(PduInfo->length>8)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	7a5b      	ldrb	r3, [r3, #9]
 80011b0:	2b08      	cmp	r3, #8
 80011b2:	d909      	bls.n	80011c8 <Can_Write+0x8c>
	{
		Status=E_NOT_OK;
 80011b4:	2301      	movs	r3, #1
 80011b6:	72fb      	strb	r3, [r7, #11]
		Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_Write_ID,CAN_E_PARAM_DATA_LENGTH);
 80011b8:	2303      	movs	r3, #3
 80011ba:	2206      	movs	r2, #6
 80011bc:	2100      	movs	r1, #0
 80011be:	200b      	movs	r0, #11
 80011c0:	f000 fbc8 	bl	8001954 <Det_ReportError>
		return Status;
 80011c4:	7afb      	ldrb	r3, [r7, #11]
 80011c6:	e08a      	b.n	80012de <Can_Write+0x1a2>
	 If development error detection for CanDrv is enabled:
	 Can_Write() shall raise CAN_E_PARAM_POINTER and shall return E_NOT_OK if the
	 trigger transmit API is disabled for this hardware object (CanTriggerTransmitEnable =
	 FALSE) and the SDU pointer inside PduInfo is a null pointer.
	 */
	if(PduInfo->sdu==NULL_PTR)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d114      	bne.n	80011fa <Can_Write+0xbe>
	{
		if(CAN_HW_Unit_settings.CanConfigSet.CanHardwareObject[Hth].CanTriggerTransmitEnable==FALSE)
 80011d0:	79fa      	ldrb	r2, [r7, #7]
 80011d2:	4946      	ldr	r1, [pc, #280]	; (80012ec <Can_Write+0x1b0>)
 80011d4:	4613      	mov	r3, r2
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	4413      	add	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	440b      	add	r3, r1
 80011de:	3333      	adds	r3, #51	; 0x33
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d109      	bne.n	80011fa <Can_Write+0xbe>
		{
			Status=E_NOT_OK;
 80011e6:	2301      	movs	r3, #1
 80011e8:	72fb      	strb	r3, [r7, #11]
			Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_Write_ID,CAN_E_PARAM_DATA_LENGTH);
 80011ea:	2303      	movs	r3, #3
 80011ec:	2206      	movs	r2, #6
 80011ee:	2100      	movs	r1, #0
 80011f0:	200b      	movs	r0, #11
 80011f2:	f000 fbaf 	bl	8001954 <Det_ReportError>
			return Status;
 80011f6:	7afb      	ldrb	r3, [r7, #11]
 80011f8:	e071      	b.n	80012de <Can_Write+0x1a2>
#endif
	/*
	 The function Can_Write first checks if the hardware transmit object that is identified
	 by the HTH is free and if another Can_Write is ongoing for the same HTH.
	 */
	if(Message_ObjectStatus[Hth].Object_Free==TRUE)
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	4a3c      	ldr	r2, [pc, #240]	; (80012f0 <Can_Write+0x1b4>)
 80011fe:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d168      	bne.n	80012d8 <Can_Write+0x19c>
	{
		// The mutex for that HTH is set to signaled
		Message_ObjectStatus[Hth].Object_Free=FALSE;
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	4a39      	ldr	r2, [pc, #228]	; (80012f0 <Can_Write+0x1b4>)
 800120a:	2100      	movs	r1, #0
 800120c:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		Message_ObjectStatus[Hth].mailbox=MCAL_CAN_Get_TX_Mailboxes_Empty();
 8001210:	79fc      	ldrb	r4, [r7, #7]
 8001212:	f7ff fd0b 	bl	8000c2c <MCAL_CAN_Get_TX_Mailboxes_Empty>
 8001216:	4603      	mov	r3, r0
 8001218:	4619      	mov	r1, r3
 800121a:	4a35      	ldr	r2, [pc, #212]	; (80012f0 <Can_Write+0x1b4>)
 800121c:	00a3      	lsls	r3, r4, #2
 800121e:	4413      	add	r3, r2
 8001220:	460a      	mov	r2, r1
 8001222:	709a      	strb	r2, [r3, #2]
		Message_ObjectStatus[Hth].CanObjectId=Hth;
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	4a32      	ldr	r2, [pc, #200]	; (80012f0 <Can_Write+0x1b4>)
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	4413      	add	r3, r2
 800122c:	79fa      	ldrb	r2, [r7, #7]
 800122e:	705a      	strb	r2, [r3, #1]
		Message_ObjectStatus[Hth].swPduHandle=PduInfo->swPduHandle;
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	683a      	ldr	r2, [r7, #0]
 8001234:	7a11      	ldrb	r1, [r2, #8]
 8001236:	4a2e      	ldr	r2, [pc, #184]	; (80012f0 <Can_Write+0x1b4>)
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	4413      	add	r3, r2
 800123c:	460a      	mov	r2, r1
 800123e:	70da      	strb	r2, [r3, #3]
		/*
		 The CAN Frame has to be sent according to the two most
		 significant bits of Can_PduType->id. The CAN FD frame bit is only evaluated if
		 CAN Controller is in CAN FD mode (valid CanControllerFdBaudrateConfig).
		 */
		Message_Object[Hth].DLC=PduInfo->length;
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	683a      	ldr	r2, [r7, #0]
 8001244:	7a51      	ldrb	r1, [r2, #9]
 8001246:	4a2b      	ldr	r2, [pc, #172]	; (80012f4 <Can_Write+0x1b8>)
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	4413      	add	r3, r2
 800124c:	3304      	adds	r3, #4
 800124e:	460a      	mov	r2, r1
 8001250:	701a      	strb	r2, [r3, #0]
		if((PduInfo->id&(3<<30))==0)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d10d      	bne.n	800127a <Can_Write+0x13e>
		{
			Message_Object[Hth].IDE=CAN_IDE_Standard;
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	4a24      	ldr	r2, [pc, #144]	; (80012f4 <Can_Write+0x1b8>)
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	4413      	add	r3, r2
 8001266:	330e      	adds	r3, #14
 8001268:	2200      	movs	r2, #0
 800126a:	701a      	strb	r2, [r3, #0]
			Message_Object[Hth].ID=PduInfo->id;
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	683a      	ldr	r2, [r7, #0]
 8001270:	6812      	ldr	r2, [r2, #0]
 8001272:	4920      	ldr	r1, [pc, #128]	; (80012f4 <Can_Write+0x1b8>)
 8001274:	011b      	lsls	r3, r3, #4
 8001276:	440b      	add	r3, r1
 8001278:	601a      	str	r2, [r3, #0]
		else if((PduInfo->id&(3<<30))==2)
		{
			Message_Object[Hth].IDE=CAN_IDE_Extended;
			Message_Object[Hth].ID=(PduInfo->id&(0x1FFFFFFF));
		}
		Message_Object[Hth].RTR=CAN_RTR_Data_Frame;
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	4a1d      	ldr	r2, [pc, #116]	; (80012f4 <Can_Write+0x1b8>)
 800127e:	011b      	lsls	r3, r3, #4
 8001280:	4413      	add	r3, r2
 8001282:	330d      	adds	r3, #13
 8001284:	2200      	movs	r2, #0
 8001286:	701a      	strb	r2, [r3, #0]
		for(int i=0;i<PduInfo->length;i++)
 8001288:	2300      	movs	r3, #0
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	e010      	b.n	80012b0 <Can_Write+0x174>
		{
			Message_Object[Hth].SDU[i]=PduInfo->sdu[i];
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685a      	ldr	r2, [r3, #4]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	441a      	add	r2, r3
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	7811      	ldrb	r1, [r2, #0]
 800129a:	4a16      	ldr	r2, [pc, #88]	; (80012f4 <Can_Write+0x1b8>)
 800129c:	011b      	lsls	r3, r3, #4
 800129e:	441a      	add	r2, r3
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	4413      	add	r3, r2
 80012a4:	3305      	adds	r3, #5
 80012a6:	460a      	mov	r2, r1
 80012a8:	701a      	strb	r2, [r3, #0]
		for(int i=0;i<PduInfo->length;i++)
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	3301      	adds	r3, #1
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	7a5b      	ldrb	r3, [r3, #9]
 80012b4:	461a      	mov	r2, r3
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	4293      	cmp	r3, r2
 80012ba:	dbe8      	blt.n	800128e <Can_Write+0x152>
		}
		MCAL_CAN_Add_TX_Message(&Message_Object[Hth],Message_ObjectStatus[Hth].mailbox);
 80012bc:	79fb      	ldrb	r3, [r7, #7]
 80012be:	011b      	lsls	r3, r3, #4
 80012c0:	4a0c      	ldr	r2, [pc, #48]	; (80012f4 <Can_Write+0x1b8>)
 80012c2:	1898      	adds	r0, r3, r2
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	4a0a      	ldr	r2, [pc, #40]	; (80012f0 <Can_Write+0x1b4>)
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	789b      	ldrb	r3, [r3, #2]
 80012ce:	4619      	mov	r1, r3
 80012d0:	f7ff fcce 	bl	8000c70 <MCAL_CAN_Add_TX_Message>
 	 	2. The function Can_Write shall return CAN_BUSY
		 */
		Status=CAN_BUSY;
		return Status;
	}
	return Status;
 80012d4:	7afb      	ldrb	r3, [r7, #11]
 80012d6:	e002      	b.n	80012de <Can_Write+0x1a2>
		Status=CAN_BUSY;
 80012d8:	2302      	movs	r3, #2
 80012da:	72fb      	strb	r3, [r7, #11]
		return Status;
 80012dc:	7afb      	ldrb	r3, [r7, #11]
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3714      	adds	r7, #20
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd90      	pop	{r4, r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000140 	.word	0x20000140
 80012ec:	200001cc 	.word	0x200001cc
 80012f0:	20000174 	.word	0x20000174
 80012f4:	2000018c 	.word	0x2000018c

080012f8 <Can_DisableControllerInterrupts>:
 * Parameters (out)  	: None
 * Return value      	: None
 * Description       	: This function disables all interrupts for this CAN controller
*******************************************************************************/
void Can_DisableControllerInterrupts (uint8 Controller)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	71fb      	strb	r3, [r7, #7]
	/*
	 [SWS_Can_00205] If development error detection for the Can module is enabled:
	 The function Can_DisableControllerInterrupts shall raise the error CAN_E_UNINIT if
	 the driver not yet initialized.
	 */
	if(CanDriverState!=CAN_READY)
 8001302:	4b2d      	ldr	r3, [pc, #180]	; (80013b8 <Can_DisableControllerInterrupts+0xc0>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d005      	beq.n	8001316 <Can_DisableControllerInterrupts+0x1e>
	Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_DisableControllerInterrupts_ID,CAN_E_UNINIT);
 800130a:	2305      	movs	r3, #5
 800130c:	2204      	movs	r2, #4
 800130e:	2100      	movs	r1, #0
 8001310:	200b      	movs	r0, #11
 8001312:	f000 fb1f 	bl	8001954 <Det_ReportError>
#endif
	if(CAN_HW_Unit_settings.CanConfigSet.CanController.CanBusoffProcessing==INTERRUPT||CAN_HW_Unit_settings.CanConfigSet.CanController.CanTxProcessing==INTERRUPT||CAN_HW_Unit_settings.CanConfigSet.CanController.CanRxProcessing==INTERRUPT)
 8001316:	4b29      	ldr	r3, [pc, #164]	; (80013bc <Can_DisableControllerInterrupts+0xc4>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d007      	beq.n	800132e <Can_DisableControllerInterrupts+0x36>
 800131e:	4b27      	ldr	r3, [pc, #156]	; (80013bc <Can_DisableControllerInterrupts+0xc4>)
 8001320:	7a9b      	ldrb	r3, [r3, #10]
 8001322:	2b01      	cmp	r3, #1
 8001324:	d003      	beq.n	800132e <Can_DisableControllerInterrupts+0x36>
 8001326:	4b25      	ldr	r3, [pc, #148]	; (80013bc <Can_DisableControllerInterrupts+0xc4>)
 8001328:	7a5b      	ldrb	r3, [r3, #9]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d140      	bne.n	80013b0 <Can_DisableControllerInterrupts+0xb8>
		/*
		 The function Can_DisableControllerInterrupts can increase a counter on every
		 execution that indicates how many Can_EnableControllerInterrupts need to be called
		 before the interrupts will be enabled
		 */
		Interrupt_Disable_Counter++;
 800132e:	4b24      	ldr	r3, [pc, #144]	; (80013c0 <Can_DisableControllerInterrupts+0xc8>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	3301      	adds	r3, #1
 8001334:	b2da      	uxtb	r2, r3
 8001336:	4b22      	ldr	r3, [pc, #136]	; (80013c0 <Can_DisableControllerInterrupts+0xc8>)
 8001338:	701a      	strb	r2, [r3, #0]
		// disable all interrupts for that CAN controller only, if interrupts for that CAN Controller are enabled.
		if(CAN_IER&(1<<0))
 800133a:	4b22      	ldr	r3, [pc, #136]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	2b00      	cmp	r3, #0
 8001344:	d034      	beq.n	80013b0 <Can_DisableControllerInterrupts+0xb8>
			/*
			 When Can_EnableControllerInterrupts has been called several
			 times, Can_DisableControllerInterrupts must be called as many times before the
			 interrupts are re-disabled.
			*/
			if(Interrupt_Enable_Counter>0)
 8001346:	4b20      	ldr	r3, [pc, #128]	; (80013c8 <Can_DisableControllerInterrupts+0xd0>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d006      	beq.n	800135c <Can_DisableControllerInterrupts+0x64>
			{
				Interrupt_Enable_Counter--;
 800134e:	4b1e      	ldr	r3, [pc, #120]	; (80013c8 <Can_DisableControllerInterrupts+0xd0>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	3b01      	subs	r3, #1
 8001354:	b2da      	uxtb	r2, r3
 8001356:	4b1c      	ldr	r3, [pc, #112]	; (80013c8 <Can_DisableControllerInterrupts+0xd0>)
 8001358:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		//
	}
}
 800135a:	e029      	b.n	80013b0 <Can_DisableControllerInterrupts+0xb8>
				CAN_IER &=~(1<<0);
 800135c:	4b19      	ldr	r3, [pc, #100]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a18      	ldr	r2, [pc, #96]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 8001362:	f023 0301 	bic.w	r3, r3, #1
 8001366:	6013      	str	r3, [r2, #0]
				CAN_IER &=~(1<<1);
 8001368:	4b16      	ldr	r3, [pc, #88]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a15      	ldr	r2, [pc, #84]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 800136e:	f023 0302 	bic.w	r3, r3, #2
 8001372:	6013      	str	r3, [r2, #0]
				CAN_IER &=~(1<<2);
 8001374:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a12      	ldr	r2, [pc, #72]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 800137a:	f023 0304 	bic.w	r3, r3, #4
 800137e:	6013      	str	r3, [r2, #0]
				CAN_IER &=~(1<<3);
 8001380:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a0f      	ldr	r2, [pc, #60]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 8001386:	f023 0308 	bic.w	r3, r3, #8
 800138a:	6013      	str	r3, [r2, #0]
				CAN_IER &=~(1<<4);
 800138c:	4b0d      	ldr	r3, [pc, #52]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a0c      	ldr	r2, [pc, #48]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 8001392:	f023 0310 	bic.w	r3, r3, #16
 8001396:	6013      	str	r3, [r2, #0]
				CAN_IER &=~(1<<5);
 8001398:	4b0a      	ldr	r3, [pc, #40]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a09      	ldr	r2, [pc, #36]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 800139e:	f023 0320 	bic.w	r3, r3, #32
 80013a2:	6013      	str	r3, [r2, #0]
				CAN_IER &=~(1<<6);
 80013a4:	4b07      	ldr	r3, [pc, #28]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a06      	ldr	r2, [pc, #24]	; (80013c4 <Can_DisableControllerInterrupts+0xcc>)
 80013aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013ae:	6013      	str	r3, [r2, #0]
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	20000140 	.word	0x20000140
 80013bc:	200001cc 	.word	0x200001cc
 80013c0:	20000143 	.word	0x20000143
 80013c4:	40006414 	.word	0x40006414
 80013c8:	20000142 	.word	0x20000142

080013cc <Can_EnableControllerInterrupts>:
 * Parameters (out)  	: None
 * Return value      	: None
 * Description       	: This function enables all allowed interrupts
******************************************************************************/
void Can_EnableControllerInterrupts (uint8 Controller)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
	/*
	 [SWS_Can_00209] If development error detection for the Can module is enabled:
	 The function Can_EnableControllerInterrupts shall raise the error CAN_E_UNINIT if
	 the driver not yet initialized.
	 */
	if(CanDriverState!=CAN_READY)
 80013d6:	4b2d      	ldr	r3, [pc, #180]	; (800148c <Can_EnableControllerInterrupts+0xc0>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d005      	beq.n	80013ea <Can_EnableControllerInterrupts+0x1e>
	Det_ReportError(CAN_VERSION_ID,CONTROLLER_ZERO,Can_EnableControllerInterrupts_ID,CAN_E_UNINIT);
 80013de:	2305      	movs	r3, #5
 80013e0:	2205      	movs	r2, #5
 80013e2:	2100      	movs	r1, #0
 80013e4:	200b      	movs	r0, #11
 80013e6:	f000 fab5 	bl	8001954 <Det_ReportError>
#endif
	if(CAN_HW_Unit_settings.CanConfigSet.CanController.CanBusoffProcessing==INTERRUPT||CAN_HW_Unit_settings.CanConfigSet.CanController.CanTxProcessing==INTERRUPT||CAN_HW_Unit_settings.CanConfigSet.CanController.CanRxProcessing==INTERRUPT)
 80013ea:	4b29      	ldr	r3, [pc, #164]	; (8001490 <Can_EnableControllerInterrupts+0xc4>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d007      	beq.n	8001402 <Can_EnableControllerInterrupts+0x36>
 80013f2:	4b27      	ldr	r3, [pc, #156]	; (8001490 <Can_EnableControllerInterrupts+0xc4>)
 80013f4:	7a9b      	ldrb	r3, [r3, #10]
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d003      	beq.n	8001402 <Can_EnableControllerInterrupts+0x36>
 80013fa:	4b25      	ldr	r3, [pc, #148]	; (8001490 <Can_EnableControllerInterrupts+0xc4>)
 80013fc:	7a5b      	ldrb	r3, [r3, #9]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d140      	bne.n	8001484 <Can_EnableControllerInterrupts+0xb8>
		/*
		 The function Can_EnableControllerInterrupts can increase a counter on every
		 execution that indicates how many Can_DisableControllerInterrupts need to be called
		 before the interrupts will be disabled
		 */
		Interrupt_Enable_Counter++;
 8001402:	4b24      	ldr	r3, [pc, #144]	; (8001494 <Can_EnableControllerInterrupts+0xc8>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	3301      	adds	r3, #1
 8001408:	b2da      	uxtb	r2, r3
 800140a:	4b22      	ldr	r3, [pc, #136]	; (8001494 <Can_EnableControllerInterrupts+0xc8>)
 800140c:	701a      	strb	r2, [r3, #0]
		// enable all interrupts for that CAN controller only, if interrupts for that CAN Controller are disabled.
		if((CAN_IER&(1<<0))==0)
 800140e:	4b22      	ldr	r3, [pc, #136]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0301 	and.w	r3, r3, #1
 8001416:	2b00      	cmp	r3, #0
 8001418:	d134      	bne.n	8001484 <Can_EnableControllerInterrupts+0xb8>
			/*
			 [SWS_Can_00202] When Can_DisableControllerInterrupts has been called several
			 times, Can_EnableControllerInterrupts must be called as many times before the
			 interrupts are re-enabled.
			*/
			if(Interrupt_Disable_Counter>0)
 800141a:	4b20      	ldr	r3, [pc, #128]	; (800149c <Can_EnableControllerInterrupts+0xd0>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d006      	beq.n	8001430 <Can_EnableControllerInterrupts+0x64>
			{
				Interrupt_Disable_Counter--;
 8001422:	4b1e      	ldr	r3, [pc, #120]	; (800149c <Can_EnableControllerInterrupts+0xd0>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	3b01      	subs	r3, #1
 8001428:	b2da      	uxtb	r2, r3
 800142a:	4b1c      	ldr	r3, [pc, #112]	; (800149c <Can_EnableControllerInterrupts+0xd0>)
 800142c:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		//
	}
}
 800142e:	e029      	b.n	8001484 <Can_EnableControllerInterrupts+0xb8>
				CAN_IER |=(1<<0);
 8001430:	4b19      	ldr	r3, [pc, #100]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a18      	ldr	r2, [pc, #96]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 8001436:	f043 0301 	orr.w	r3, r3, #1
 800143a:	6013      	str	r3, [r2, #0]
				CAN_IER |=(1<<1);
 800143c:	4b16      	ldr	r3, [pc, #88]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a15      	ldr	r2, [pc, #84]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 8001442:	f043 0302 	orr.w	r3, r3, #2
 8001446:	6013      	str	r3, [r2, #0]
				CAN_IER |=(1<<2);
 8001448:	4b13      	ldr	r3, [pc, #76]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a12      	ldr	r2, [pc, #72]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 800144e:	f043 0304 	orr.w	r3, r3, #4
 8001452:	6013      	str	r3, [r2, #0]
				CAN_IER |=(1<<3);
 8001454:	4b10      	ldr	r3, [pc, #64]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a0f      	ldr	r2, [pc, #60]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 800145a:	f043 0308 	orr.w	r3, r3, #8
 800145e:	6013      	str	r3, [r2, #0]
				CAN_IER |=(1<<4);
 8001460:	4b0d      	ldr	r3, [pc, #52]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a0c      	ldr	r2, [pc, #48]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 8001466:	f043 0310 	orr.w	r3, r3, #16
 800146a:	6013      	str	r3, [r2, #0]
				CAN_IER |=(1<<5);
 800146c:	4b0a      	ldr	r3, [pc, #40]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a09      	ldr	r2, [pc, #36]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 8001472:	f043 0320 	orr.w	r3, r3, #32
 8001476:	6013      	str	r3, [r2, #0]
				CAN_IER |=(1<<6);
 8001478:	4b07      	ldr	r3, [pc, #28]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a06      	ldr	r2, [pc, #24]	; (8001498 <Can_EnableControllerInterrupts+0xcc>)
 800147e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001482:	6013      	str	r3, [r2, #0]
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000140 	.word	0x20000140
 8001490:	200001cc 	.word	0x200001cc
 8001494:	20000142 	.word	0x20000142
 8001498:	40006414 	.word	0x40006414
 800149c:	20000143 	.word	0x20000143

080014a0 <USB_HP_CAN_TX_IRQHandler>:
}
/*************************************************************************
 *************************************ISR*********************************
 ************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
	//Check which mailbox transmit is complete
	// RQCPx: Request completed mailbox
	//Set by hardware when the last request (transmit or abort) has been performed.
	if((CAN_TSR & (1<<0))==1)
 80014a6:	4b21      	ldr	r3, [pc, #132]	; (800152c <USB_HP_CAN_TX_IRQHandler+0x8c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d134      	bne.n	800151c <USB_HP_CAN_TX_IRQHandler+0x7c>
	{
		 //Request completed mailbox0
		CAN_TSR |=1<<0;
 80014b2:	4b1e      	ldr	r3, [pc, #120]	; (800152c <USB_HP_CAN_TX_IRQHandler+0x8c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a1d      	ldr	r2, [pc, #116]	; (800152c <USB_HP_CAN_TX_IRQHandler+0x8c>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	6013      	str	r3, [r2, #0]
		for(int i=0;i<Max_Num_HOH;i++)
 80014be:	2300      	movs	r3, #0
 80014c0:	607b      	str	r3, [r7, #4]
 80014c2:	e027      	b.n	8001514 <USB_HP_CAN_TX_IRQHandler+0x74>
		{
			if(CAN_HW_Unit_settings.CanConfigSet.CanHardwareObject[i].CanObjectType==TRANSMIT)
 80014c4:	491a      	ldr	r1, [pc, #104]	; (8001530 <USB_HP_CAN_TX_IRQHandler+0x90>)
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	4613      	mov	r3, r2
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4413      	add	r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	440b      	add	r3, r1
 80014d2:	3332      	adds	r3, #50	; 0x32
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d119      	bne.n	800150e <USB_HP_CAN_TX_IRQHandler+0x6e>
			{
				if(Message_ObjectStatus[i].mailbox==Transmi_mailbox_0)
 80014da:	4a16      	ldr	r2, [pc, #88]	; (8001534 <USB_HP_CAN_TX_IRQHandler+0x94>)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4413      	add	r3, r2
 80014e2:	789b      	ldrb	r3, [r3, #2]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d112      	bne.n	800150e <USB_HP_CAN_TX_IRQHandler+0x6e>
				{
					if(Message_ObjectStatus[i].Object_Free==FALSE)
 80014e8:	4a12      	ldr	r2, [pc, #72]	; (8001534 <USB_HP_CAN_TX_IRQHandler+0x94>)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d10c      	bne.n	800150e <USB_HP_CAN_TX_IRQHandler+0x6e>
					{
						Message_ObjectStatus[i].Object_Free=TRUE;
 80014f4:	4a0f      	ldr	r2, [pc, #60]	; (8001534 <USB_HP_CAN_TX_IRQHandler+0x94>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2101      	movs	r1, #1
 80014fa:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
						CanIf_TxConfirmation(Message_ObjectStatus[i].swPduHandle);
 80014fe:	4a0d      	ldr	r2, [pc, #52]	; (8001534 <USB_HP_CAN_TX_IRQHandler+0x94>)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	78db      	ldrb	r3, [r3, #3]
 8001508:	4618      	mov	r0, r3
 800150a:	f002 f955 	bl	80037b8 <CanIf_TxConfirmation>
		for(int i=0;i<Max_Num_HOH;i++)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	3301      	adds	r3, #1
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2b03      	cmp	r3, #3
 8001518:	ddd4      	ble.n	80014c4 <USB_HP_CAN_TX_IRQHandler+0x24>
	}
	else
	{
		// no call back
	}
}
 800151a:	e003      	b.n	8001524 <USB_HP_CAN_TX_IRQHandler+0x84>
	else if((CAN_TSR & (1<<8))==1)
 800151c:	4b03      	ldr	r3, [pc, #12]	; (800152c <USB_HP_CAN_TX_IRQHandler+0x8c>)
 800151e:	681b      	ldr	r3, [r3, #0]
	else if((CAN_TSR & (1<<16))==1)
 8001520:	4b02      	ldr	r3, [pc, #8]	; (800152c <USB_HP_CAN_TX_IRQHandler+0x8c>)
 8001522:	681b      	ldr	r3, [r3, #0]
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40006408 	.word	0x40006408
 8001530:	200001cc 	.word	0x200001cc
 8001534:	20000174 	.word	0x20000174

08001538 <USB_LP_CAN_RX0_IRQHandler>:

void USB_LP_CAN_RX0_IRQHandler(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08a      	sub	sp, #40	; 0x28
 800153c:	af00      	add	r7, sp, #0
	//These bits indicate how many messages are pending in the receive FIFO
	if ((CAN_RF0R & (3<<0))!=0)
 800153e:	4b55      	ldr	r3, [pc, #340]	; (8001694 <USB_LP_CAN_RX0_IRQHandler+0x15c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0303 	and.w	r3, r3, #3
 8001546:	2b00      	cmp	r3, #0
 8001548:	f000 809c 	beq.w	8001684 <USB_LP_CAN_RX0_IRQHandler+0x14c>
	{
		for(int i=0;i<Max_Num_HOH;i++)
 800154c:	2300      	movs	r3, #0
 800154e:	627b      	str	r3, [r7, #36]	; 0x24
 8001550:	e08d      	b.n	800166e <USB_LP_CAN_RX0_IRQHandler+0x136>
		{
			if(CAN_HW_Unit_settings.CanConfigSet.CanHardwareObject[i].CanObjectType==RECEIVE)
 8001552:	4951      	ldr	r1, [pc, #324]	; (8001698 <USB_LP_CAN_RX0_IRQHandler+0x160>)
 8001554:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001556:	4613      	mov	r3, r2
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	440b      	add	r3, r1
 8001560:	3332      	adds	r3, #50	; 0x32
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d17f      	bne.n	8001668 <USB_LP_CAN_RX0_IRQHandler+0x130>
			{
				if(Message_ObjectStatus[i].Object_Free==TRUE)
 8001568:	4a4c      	ldr	r2, [pc, #304]	; (800169c <USB_LP_CAN_RX0_IRQHandler+0x164>)
 800156a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156c:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d179      	bne.n	8001668 <USB_LP_CAN_RX0_IRQHandler+0x130>
				{
					//Identifier extension
					if((CAN_RX_FIFO_0->CAN_RIxR & (1<<2))==1)
 8001574:	4b4a      	ldr	r3, [pc, #296]	; (80016a0 <USB_LP_CAN_RX0_IRQHandler+0x168>)
 8001576:	681b      	ldr	r3, [r3, #0]
						}
					}
					else
					{
						//0: Standard identifier
						if(CAN_HW_Unit_settings.CanConfigSet.CanHardwareObject[i].CanIdType==STANDARD)
 8001578:	4947      	ldr	r1, [pc, #284]	; (8001698 <USB_LP_CAN_RX0_IRQHandler+0x160>)
 800157a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800157c:	4613      	mov	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	4413      	add	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	440b      	add	r3, r1
 8001586:	3330      	adds	r3, #48	; 0x30
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b02      	cmp	r3, #2
 800158c:	d166      	bne.n	800165c <USB_LP_CAN_RX0_IRQHandler+0x124>
						{
							if((CAN_RX_FIFO_0->CAN_RIxR>>21)==CAN_HW_Unit_settings.CanConfigSet.CanHardwareObject[i].CanHwFilter.CanHwFilterCode)
 800158e:	4b44      	ldr	r3, [pc, #272]	; (80016a0 <USB_LP_CAN_RX0_IRQHandler+0x168>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	0d59      	lsrs	r1, r3, #21
 8001594:	4840      	ldr	r0, [pc, #256]	; (8001698 <USB_LP_CAN_RX0_IRQHandler+0x160>)
 8001596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001598:	4613      	mov	r3, r2
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	4413      	add	r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	4403      	add	r3, r0
 80015a2:	3338      	adds	r3, #56	; 0x38
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4299      	cmp	r1, r3
 80015a8:	d15e      	bne.n	8001668 <USB_LP_CAN_RX0_IRQHandler+0x130>
							{
								Can_HwType Mailbox;
								PduInfoType PduInfoPtr;
								//HOH is busy
								Message_ObjectStatus[i].Object_Free=FALSE;
 80015aa:	4a3c      	ldr	r2, [pc, #240]	; (800169c <USB_LP_CAN_RX0_IRQHandler+0x164>)
 80015ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ae:	2100      	movs	r1, #0
 80015b0:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
								//00 CAN FD frame with Extended CAN ID
								Message_Object[i].ID=(CAN_RX_FIFO_0->CAN_RIxR>>21);
 80015b4:	4b3a      	ldr	r3, [pc, #232]	; (80016a0 <USB_LP_CAN_RX0_IRQHandler+0x168>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	0d5a      	lsrs	r2, r3, #21
 80015ba:	493a      	ldr	r1, [pc, #232]	; (80016a4 <USB_LP_CAN_RX0_IRQHandler+0x16c>)
 80015bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015be:	011b      	lsls	r3, r3, #4
 80015c0:	440b      	add	r3, r1
 80015c2:	601a      	str	r2, [r3, #0]
								//Data Length
								Message_Object[i].DLC=(CAN_RX_FIFO_0->CAN_RDTxR & 0x0000000F);
 80015c4:	4b36      	ldr	r3, [pc, #216]	; (80016a0 <USB_LP_CAN_RX0_IRQHandler+0x168>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	f003 030f 	and.w	r3, r3, #15
 80015ce:	b2d9      	uxtb	r1, r3
 80015d0:	4a34      	ldr	r2, [pc, #208]	; (80016a4 <USB_LP_CAN_RX0_IRQHandler+0x16c>)
 80015d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d4:	011b      	lsls	r3, r3, #4
 80015d6:	4413      	add	r3, r2
 80015d8:	3304      	adds	r3, #4
 80015da:	460a      	mov	r2, r1
 80015dc:	701a      	strb	r2, [r3, #0]
								//Data
								*((volatile uint32*)Message_Object[i].SDU)=CAN_RX_FIFO_0->CAN_RDLxR;
 80015de:	4a30      	ldr	r2, [pc, #192]	; (80016a0 <USB_LP_CAN_RX0_IRQHandler+0x168>)
 80015e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e2:	011b      	lsls	r3, r3, #4
 80015e4:	492f      	ldr	r1, [pc, #188]	; (80016a4 <USB_LP_CAN_RX0_IRQHandler+0x16c>)
 80015e6:	440b      	add	r3, r1
 80015e8:	3305      	adds	r3, #5
 80015ea:	6892      	ldr	r2, [r2, #8]
 80015ec:	601a      	str	r2, [r3, #0]
								*(((volatile uint32*)Message_Object[i].SDU)+1)=CAN_RX_FIFO_0->CAN_RDHxR;
 80015ee:	4a2c      	ldr	r2, [pc, #176]	; (80016a0 <USB_LP_CAN_RX0_IRQHandler+0x168>)
 80015f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f2:	011b      	lsls	r3, r3, #4
 80015f4:	492b      	ldr	r1, [pc, #172]	; (80016a4 <USB_LP_CAN_RX0_IRQHandler+0x16c>)
 80015f6:	440b      	add	r3, r1
 80015f8:	3305      	adds	r3, #5
 80015fa:	3304      	adds	r3, #4
 80015fc:	68d2      	ldr	r2, [r2, #12]
 80015fe:	601a      	str	r2, [r3, #0]
								Mailbox.CanId=Message_Object[i].ID;
 8001600:	4a28      	ldr	r2, [pc, #160]	; (80016a4 <USB_LP_CAN_RX0_IRQHandler+0x16c>)
 8001602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001604:	011b      	lsls	r3, r3, #4
 8001606:	4413      	add	r3, r2
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	60fb      	str	r3, [r7, #12]
								Mailbox.Hoh=CAN_HW_Unit_settings.CanConfigSet.CanHardwareObject[i].CanObjectId;
 800160c:	4922      	ldr	r1, [pc, #136]	; (8001698 <USB_LP_CAN_RX0_IRQHandler+0x160>)
 800160e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001610:	4613      	mov	r3, r2
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4413      	add	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	440b      	add	r3, r1
 800161a:	3331      	adds	r3, #49	; 0x31
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	743b      	strb	r3, [r7, #16]
								Mailbox.ControllerId=CAN_HW_Unit_settings.CanConfigSet.CanController.CanControllerId;
 8001620:	4b1d      	ldr	r3, [pc, #116]	; (8001698 <USB_LP_CAN_RX0_IRQHandler+0x160>)
 8001622:	7a1b      	ldrb	r3, [r3, #8]
 8001624:	747b      	strb	r3, [r7, #17]
								PduInfoPtr.SduDataPtr=Message_Object[i].SDU;
 8001626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001628:	011b      	lsls	r3, r3, #4
 800162a:	4a1e      	ldr	r2, [pc, #120]	; (80016a4 <USB_LP_CAN_RX0_IRQHandler+0x16c>)
 800162c:	4413      	add	r3, r2
 800162e:	3305      	adds	r3, #5
 8001630:	607b      	str	r3, [r7, #4]
								PduInfoPtr.SduLength=Message_Object[i].DLC;
 8001632:	4a1c      	ldr	r2, [pc, #112]	; (80016a4 <USB_LP_CAN_RX0_IRQHandler+0x16c>)
 8001634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001636:	011b      	lsls	r3, r3, #4
 8001638:	4413      	add	r3, r2
 800163a:	3304      	adds	r3, #4
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	723b      	strb	r3, [r7, #8]
								//callback function to upper layer
								//CanIf_RxIndication(CAN_HW_Unit_settings.CanConfigSet.CanHardwareObject[i].CanObjectId,Message_Object[i].ID,Message_Object[i].DLC,Message_Object[i].SDU);
								CanIf_RxIndication (&Mailbox,&PduInfoPtr);
 8001640:	1d3a      	adds	r2, r7, #4
 8001642:	f107 030c 	add.w	r3, r7, #12
 8001646:	4611      	mov	r1, r2
 8001648:	4618      	mov	r0, r3
 800164a:	f000 f82d 	bl	80016a8 <CanIf_RxIndication>
								Message_ObjectStatus[i].Object_Free=TRUE;
 800164e:	4a13      	ldr	r2, [pc, #76]	; (800169c <USB_LP_CAN_RX0_IRQHandler+0x164>)
 8001650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001652:	2101      	movs	r1, #1
 8001654:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
								break;
 8001658:	bf00      	nop
 800165a:	e00c      	b.n	8001676 <USB_LP_CAN_RX0_IRQHandler+0x13e>
						}
						else
						{
							//Clear message
							//Set by software to release the output mailbox of the FIFO
							CAN_RF0R |=(1<<5);
 800165c:	4b0d      	ldr	r3, [pc, #52]	; (8001694 <USB_LP_CAN_RX0_IRQHandler+0x15c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a0c      	ldr	r2, [pc, #48]	; (8001694 <USB_LP_CAN_RX0_IRQHandler+0x15c>)
 8001662:	f043 0320 	orr.w	r3, r3, #32
 8001666:	6013      	str	r3, [r2, #0]
		for(int i=0;i<Max_Num_HOH;i++)
 8001668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800166a:	3301      	adds	r3, #1
 800166c:	627b      	str	r3, [r7, #36]	; 0x24
 800166e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001670:	2b03      	cmp	r3, #3
 8001672:	f77f af6e 	ble.w	8001552 <USB_LP_CAN_RX0_IRQHandler+0x1a>
				//
			}
		}
		//Clear message
		//Set by software to release the output mailbox of the FIFO
		CAN_RF0R |=(1<<5);
 8001676:	4b07      	ldr	r3, [pc, #28]	; (8001694 <USB_LP_CAN_RX0_IRQHandler+0x15c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a06      	ldr	r2, [pc, #24]	; (8001694 <USB_LP_CAN_RX0_IRQHandler+0x15c>)
 800167c:	f043 0320 	orr.w	r3, r3, #32
 8001680:	6013      	str	r3, [r2, #0]
	}
	else
	{
		//
	}
}
 8001682:	e003      	b.n	800168c <USB_LP_CAN_RX0_IRQHandler+0x154>
	else if((CAN_RF0R & (1<<3))==1)
 8001684:	4b03      	ldr	r3, [pc, #12]	; (8001694 <USB_LP_CAN_RX0_IRQHandler+0x15c>)
 8001686:	681b      	ldr	r3, [r3, #0]
	else if((CAN_RF0R & (1<<4))==1)
 8001688:	4b02      	ldr	r3, [pc, #8]	; (8001694 <USB_LP_CAN_RX0_IRQHandler+0x15c>)
 800168a:	681b      	ldr	r3, [r3, #0]
}
 800168c:	bf00      	nop
 800168e:	3728      	adds	r7, #40	; 0x28
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	4000640c 	.word	0x4000640c
 8001698:	200001cc 	.word	0x200001cc
 800169c:	20000174 	.word	0x20000174
 80016a0:	400065b0 	.word	0x400065b0
 80016a4:	2000018c 	.word	0x2000018c

080016a8 <CanIf_RxIndication>:
PduInfoType RX_PduInfoPtr;
Can_IdType ID=0;
Can_HwHandleType HrH=0;

void CanIf_RxIndication (const Can_HwType* Mailbox,const PduInfoType* PduInfoPtr)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
	for(int i=0;i<8;i++)
 80016b2:	2300      	movs	r3, #0
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	e00c      	b.n	80016d2 <CanIf_RxIndication+0x2a>
	{
		Data_RX[i]=PduInfoPtr->SduDataPtr[i];
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	4413      	add	r3, r2
 80016c0:	7819      	ldrb	r1, [r3, #0]
 80016c2:	4a11      	ldr	r2, [pc, #68]	; (8001708 <CanIf_RxIndication+0x60>)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	4413      	add	r3, r2
 80016c8:	460a      	mov	r2, r1
 80016ca:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<8;i++)
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	3301      	adds	r3, #1
 80016d0:	60fb      	str	r3, [r7, #12]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2b07      	cmp	r3, #7
 80016d6:	ddef      	ble.n	80016b8 <CanIf_RxIndication+0x10>
	}
	DLC_RX=PduInfoPtr->SduLength;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	791a      	ldrb	r2, [r3, #4]
 80016dc:	4b0b      	ldr	r3, [pc, #44]	; (800170c <CanIf_RxIndication+0x64>)
 80016de:	701a      	strb	r2, [r3, #0]
	ID=Mailbox->CanId;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a0a      	ldr	r2, [pc, #40]	; (8001710 <CanIf_RxIndication+0x68>)
 80016e6:	6013      	str	r3, [r2, #0]
	HrH=Mailbox->Hoh;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	791a      	ldrb	r2, [r3, #4]
 80016ec:	4b09      	ldr	r3, [pc, #36]	; (8001714 <CanIf_RxIndication+0x6c>)
 80016ee:	701a      	strb	r2, [r3, #0]
	RX_Mailbox.ControllerId=Mailbox->ControllerId;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	795a      	ldrb	r2, [r3, #5]
 80016f4:	4b08      	ldr	r3, [pc, #32]	; (8001718 <CanIf_RxIndication+0x70>)
 80016f6:	715a      	strb	r2, [r3, #5]
	Rte_IWrite_Empty_For_Test_Empty_For_Test_Runnable_PP_CAN_Frame_CAN_Frame(Data_RX);
 80016f8:	4803      	ldr	r0, [pc, #12]	; (8001708 <CanIf_RxIndication+0x60>)
 80016fa:	f001 ff43 	bl	8003584 <Rte_IWrite_Empty_For_Test_Empty_For_Test_Runnable_PP_CAN_Frame_CAN_Frame>
}
 80016fe:	bf00      	nop
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000144 	.word	0x20000144
 800170c:	2000014c 	.word	0x2000014c
 8001710:	20000150 	.word	0x20000150
 8001714:	20000154 	.word	0x20000154
 8001718:	20000248 	.word	0x20000248

0800171c <MCAL_CAN_Config_Filter>:
* @param [in] 		-Filter_Config: configuration information for the specified Can Filter
* @retval 			-Can_Status_t	status of Can hardware (CAN_OK,CAN_ERROR,...)
* Note				-None
*/
void MCAL_CAN_Config_Filter(CAN_Filter_Config_t* Filter_Config)
{
 800171c:	b480      	push	{r7}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
	// Current Filter Bank
	CAN_Filter_Bank_TypeDef* Current_Bank ;
	switch (Filter_Config->Filter_Bank)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	2b0d      	cmp	r3, #13
 800172a:	d849      	bhi.n	80017c0 <MCAL_CAN_Config_Filter+0xa4>
 800172c:	a201      	add	r2, pc, #4	; (adr r2, 8001734 <MCAL_CAN_Config_Filter+0x18>)
 800172e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001732:	bf00      	nop
 8001734:	0800176d 	.word	0x0800176d
 8001738:	08001773 	.word	0x08001773
 800173c:	08001779 	.word	0x08001779
 8001740:	0800177f 	.word	0x0800177f
 8001744:	08001785 	.word	0x08001785
 8001748:	0800178b 	.word	0x0800178b
 800174c:	08001791 	.word	0x08001791
 8001750:	08001797 	.word	0x08001797
 8001754:	0800179d 	.word	0x0800179d
 8001758:	080017a3 	.word	0x080017a3
 800175c:	080017a9 	.word	0x080017a9
 8001760:	080017af 	.word	0x080017af
 8001764:	080017b5 	.word	0x080017b5
 8001768:	080017bb 	.word	0x080017bb
	{
		case CAN_Filter_Bank_0:
			Current_Bank=CAN_FBank_0;
 800176c:	4b66      	ldr	r3, [pc, #408]	; (8001908 <MCAL_CAN_Config_Filter+0x1ec>)
 800176e:	60fb      	str	r3, [r7, #12]
			break;
 8001770:	e027      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_1:
			Current_Bank=CAN_FBank_1;
 8001772:	4b66      	ldr	r3, [pc, #408]	; (800190c <MCAL_CAN_Config_Filter+0x1f0>)
 8001774:	60fb      	str	r3, [r7, #12]
			break;
 8001776:	e024      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_2:
			Current_Bank=CAN_FBank_2;
 8001778:	4b65      	ldr	r3, [pc, #404]	; (8001910 <MCAL_CAN_Config_Filter+0x1f4>)
 800177a:	60fb      	str	r3, [r7, #12]
			break;
 800177c:	e021      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_3:
			Current_Bank=CAN_FBank_3;
 800177e:	4b65      	ldr	r3, [pc, #404]	; (8001914 <MCAL_CAN_Config_Filter+0x1f8>)
 8001780:	60fb      	str	r3, [r7, #12]
			break;
 8001782:	e01e      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_4:
			Current_Bank=CAN_FBank_4;
 8001784:	4b64      	ldr	r3, [pc, #400]	; (8001918 <MCAL_CAN_Config_Filter+0x1fc>)
 8001786:	60fb      	str	r3, [r7, #12]
			break;
 8001788:	e01b      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_5:
			Current_Bank=CAN_FBank_5;
 800178a:	4b64      	ldr	r3, [pc, #400]	; (800191c <MCAL_CAN_Config_Filter+0x200>)
 800178c:	60fb      	str	r3, [r7, #12]
			break;
 800178e:	e018      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_6:
			Current_Bank=CAN_FBank_6;
 8001790:	4b63      	ldr	r3, [pc, #396]	; (8001920 <MCAL_CAN_Config_Filter+0x204>)
 8001792:	60fb      	str	r3, [r7, #12]
			break;
 8001794:	e015      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_7:
			Current_Bank=CAN_FBank_7;
 8001796:	4b63      	ldr	r3, [pc, #396]	; (8001924 <MCAL_CAN_Config_Filter+0x208>)
 8001798:	60fb      	str	r3, [r7, #12]
			break;
 800179a:	e012      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_8:
			Current_Bank=CAN_FBank_8;
 800179c:	4b62      	ldr	r3, [pc, #392]	; (8001928 <MCAL_CAN_Config_Filter+0x20c>)
 800179e:	60fb      	str	r3, [r7, #12]
			break;
 80017a0:	e00f      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_9:
			Current_Bank=CAN_FBank_9;
 80017a2:	4b62      	ldr	r3, [pc, #392]	; (800192c <MCAL_CAN_Config_Filter+0x210>)
 80017a4:	60fb      	str	r3, [r7, #12]
			break;
 80017a6:	e00c      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_10:
			Current_Bank=CAN_FBank_10;
 80017a8:	4b61      	ldr	r3, [pc, #388]	; (8001930 <MCAL_CAN_Config_Filter+0x214>)
 80017aa:	60fb      	str	r3, [r7, #12]
			break;
 80017ac:	e009      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_11:
			Current_Bank=CAN_FBank_11;
 80017ae:	4b61      	ldr	r3, [pc, #388]	; (8001934 <MCAL_CAN_Config_Filter+0x218>)
 80017b0:	60fb      	str	r3, [r7, #12]
			break;
 80017b2:	e006      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_12:
			Current_Bank=CAN_FBank_12;
 80017b4:	4b60      	ldr	r3, [pc, #384]	; (8001938 <MCAL_CAN_Config_Filter+0x21c>)
 80017b6:	60fb      	str	r3, [r7, #12]
			break;
 80017b8:	e003      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		case CAN_Filter_Bank_13:
			Current_Bank=CAN_FBank_13;
 80017ba:	4b60      	ldr	r3, [pc, #384]	; (800193c <MCAL_CAN_Config_Filter+0x220>)
 80017bc:	60fb      	str	r3, [r7, #12]
			break;
 80017be:	e000      	b.n	80017c2 <MCAL_CAN_Config_Filter+0xa6>
		default:
			break;
 80017c0:	bf00      	nop
	}
	// To configure a filter bank it must be deactivated by clearing the FACT bit in the CAN_FAR register
	// Initialization mode for the filters
	CAN_FMR |=(1<<0);
 80017c2:	4b5f      	ldr	r3, [pc, #380]	; (8001940 <MCAL_CAN_Config_Filter+0x224>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a5e      	ldr	r2, [pc, #376]	; (8001940 <MCAL_CAN_Config_Filter+0x224>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6013      	str	r3, [r2, #0]
	//Filter x is not active
	CAN_FA1R &=~(1<<Filter_Config->Filter_Bank);
 80017ce:	4b5d      	ldr	r3, [pc, #372]	; (8001944 <MCAL_CAN_Config_Filter+0x228>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	68d2      	ldr	r2, [r2, #12]
 80017d6:	2101      	movs	r1, #1
 80017d8:	fa01 f202 	lsl.w	r2, r1, r2
 80017dc:	43d2      	mvns	r2, r2
 80017de:	4611      	mov	r1, r2
 80017e0:	4a58      	ldr	r2, [pc, #352]	; (8001944 <MCAL_CAN_Config_Filter+0x228>)
 80017e2:	400b      	ands	r3, r1
 80017e4:	6013      	str	r3, [r2, #0]
	// The filter scale is configured by means of the corresponding FSCx bit in the CAN_FS1R register
	switch (Filter_Config->Filter_Scale)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d002      	beq.n	80017f4 <MCAL_CAN_Config_Filter+0xd8>
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d020      	beq.n	8001834 <MCAL_CAN_Config_Filter+0x118>
			// configure filter bank
			Current_Bank->CAN_FiR1=Filter_Config->Filter_ID;
			Current_Bank->CAN_FiR2=Filter_Config->Filter_Mask_ID;
			break;
		default:
			break;
 80017f2:	e033      	b.n	800185c <MCAL_CAN_Config_Filter+0x140>
			CAN_FS1R &=~(1<<Filter_Config->Filter_Bank);
 80017f4:	4b54      	ldr	r3, [pc, #336]	; (8001948 <MCAL_CAN_Config_Filter+0x22c>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	687a      	ldr	r2, [r7, #4]
 80017fa:	68d2      	ldr	r2, [r2, #12]
 80017fc:	2101      	movs	r1, #1
 80017fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001802:	43d2      	mvns	r2, r2
 8001804:	4611      	mov	r1, r2
 8001806:	4a50      	ldr	r2, [pc, #320]	; (8001948 <MCAL_CAN_Config_Filter+0x22c>)
 8001808:	400b      	ands	r3, r1
 800180a:	6013      	str	r3, [r2, #0]
			Current_Bank->CAN_FiR1=(Filter_Config->Filter_ID &(0xffff))|((Filter_Config->Filter_Mask_ID &(0xffff))<<16);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	b29a      	uxth	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	041b      	lsls	r3, r3, #16
 8001818:	431a      	orrs	r2, r3
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	601a      	str	r2, [r3, #0]
			Current_Bank->CAN_FiR2=((Filter_Config->Filter_ID &(0xffff0000))>>16)|(Filter_Config->Filter_Mask_ID &(0xffff0000));
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	0c1a      	lsrs	r2, r3, #16
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	0c1b      	lsrs	r3, r3, #16
 800182a:	041b      	lsls	r3, r3, #16
 800182c:	431a      	orrs	r2, r3
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	605a      	str	r2, [r3, #4]
			break;
 8001832:	e013      	b.n	800185c <MCAL_CAN_Config_Filter+0x140>
			CAN_FS1R |=(1<<Filter_Config->Filter_Bank);
 8001834:	4b44      	ldr	r3, [pc, #272]	; (8001948 <MCAL_CAN_Config_Filter+0x22c>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	68d2      	ldr	r2, [r2, #12]
 800183c:	2101      	movs	r1, #1
 800183e:	fa01 f202 	lsl.w	r2, r1, r2
 8001842:	4611      	mov	r1, r2
 8001844:	4a40      	ldr	r2, [pc, #256]	; (8001948 <MCAL_CAN_Config_Filter+0x22c>)
 8001846:	430b      	orrs	r3, r1
 8001848:	6013      	str	r3, [r2, #0]
			Current_Bank->CAN_FiR1=Filter_Config->Filter_ID;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	601a      	str	r2, [r3, #0]
			Current_Bank->CAN_FiR2=Filter_Config->Filter_Mask_ID;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685a      	ldr	r2, [r3, #4]
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	605a      	str	r2, [r3, #4]
			break;
 800185a:	bf00      	nop
	}
	//The identifier list or identifier mask mode is configured by means of the FBMx bits in the CAN_FM1R register.
	switch (Filter_Config->Filter_Mode)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	691b      	ldr	r3, [r3, #16]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d002      	beq.n	800186a <MCAL_CAN_Config_Filter+0x14e>
 8001864:	2b01      	cmp	r3, #1
 8001866:	d00d      	beq.n	8001884 <MCAL_CAN_Config_Filter+0x168>
			break;
		case CAN_Filter_Mode_List:
			CAN_FM1R |=(1<<Filter_Config->Filter_Bank);
			break;
		default:
			break;
 8001868:	e018      	b.n	800189c <MCAL_CAN_Config_Filter+0x180>
			CAN_FM1R &=~(1<<Filter_Config->Filter_Bank);
 800186a:	4b38      	ldr	r3, [pc, #224]	; (800194c <MCAL_CAN_Config_Filter+0x230>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	68d2      	ldr	r2, [r2, #12]
 8001872:	2101      	movs	r1, #1
 8001874:	fa01 f202 	lsl.w	r2, r1, r2
 8001878:	43d2      	mvns	r2, r2
 800187a:	4611      	mov	r1, r2
 800187c:	4a33      	ldr	r2, [pc, #204]	; (800194c <MCAL_CAN_Config_Filter+0x230>)
 800187e:	400b      	ands	r3, r1
 8001880:	6013      	str	r3, [r2, #0]
			break;
 8001882:	e00b      	b.n	800189c <MCAL_CAN_Config_Filter+0x180>
			CAN_FM1R |=(1<<Filter_Config->Filter_Bank);
 8001884:	4b31      	ldr	r3, [pc, #196]	; (800194c <MCAL_CAN_Config_Filter+0x230>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	68d2      	ldr	r2, [r2, #12]
 800188c:	2101      	movs	r1, #1
 800188e:	fa01 f202 	lsl.w	r2, r1, r2
 8001892:	4611      	mov	r1, r2
 8001894:	4a2d      	ldr	r2, [pc, #180]	; (800194c <MCAL_CAN_Config_Filter+0x230>)
 8001896:	430b      	orrs	r3, r1
 8001898:	6013      	str	r3, [r2, #0]
			break;
 800189a:	bf00      	nop
	}
	//The message passing through this filter will be stored in the specified FIFO
	switch (Filter_Config->Filter_FIFO_Assignment)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <MCAL_CAN_Config_Filter+0x18e>
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d00d      	beq.n	80018c4 <MCAL_CAN_Config_Filter+0x1a8>
			break;
		case CAN_Filter_FIFO_Assignment_FIFO1:
			CAN_FFA1R |=(1<<Filter_Config->Filter_Bank);
			break;
		default:
			break;
 80018a8:	e018      	b.n	80018dc <MCAL_CAN_Config_Filter+0x1c0>
			CAN_FFA1R &=~(1<<Filter_Config->Filter_Bank);
 80018aa:	4b29      	ldr	r3, [pc, #164]	; (8001950 <MCAL_CAN_Config_Filter+0x234>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	68d2      	ldr	r2, [r2, #12]
 80018b2:	2101      	movs	r1, #1
 80018b4:	fa01 f202 	lsl.w	r2, r1, r2
 80018b8:	43d2      	mvns	r2, r2
 80018ba:	4611      	mov	r1, r2
 80018bc:	4a24      	ldr	r2, [pc, #144]	; (8001950 <MCAL_CAN_Config_Filter+0x234>)
 80018be:	400b      	ands	r3, r1
 80018c0:	6013      	str	r3, [r2, #0]
			break;
 80018c2:	e00b      	b.n	80018dc <MCAL_CAN_Config_Filter+0x1c0>
			CAN_FFA1R |=(1<<Filter_Config->Filter_Bank);
 80018c4:	4b22      	ldr	r3, [pc, #136]	; (8001950 <MCAL_CAN_Config_Filter+0x234>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	68d2      	ldr	r2, [r2, #12]
 80018cc:	2101      	movs	r1, #1
 80018ce:	fa01 f202 	lsl.w	r2, r1, r2
 80018d2:	4611      	mov	r1, r2
 80018d4:	4a1e      	ldr	r2, [pc, #120]	; (8001950 <MCAL_CAN_Config_Filter+0x234>)
 80018d6:	430b      	orrs	r3, r1
 80018d8:	6013      	str	r3, [r2, #0]
			break;
 80018da:	bf00      	nop
	}
	// Filter Bank active mode
	CAN_FMR &=~(1<<0);
 80018dc:	4b18      	ldr	r3, [pc, #96]	; (8001940 <MCAL_CAN_Config_Filter+0x224>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a17      	ldr	r2, [pc, #92]	; (8001940 <MCAL_CAN_Config_Filter+0x224>)
 80018e2:	f023 0301 	bic.w	r3, r3, #1
 80018e6:	6013      	str	r3, [r2, #0]
	//Filter x is not active
	CAN_FA1R |=(1<<Filter_Config->Filter_Bank);
 80018e8:	4b16      	ldr	r3, [pc, #88]	; (8001944 <MCAL_CAN_Config_Filter+0x228>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	68d2      	ldr	r2, [r2, #12]
 80018f0:	2101      	movs	r1, #1
 80018f2:	fa01 f202 	lsl.w	r2, r1, r2
 80018f6:	4611      	mov	r1, r2
 80018f8:	4a12      	ldr	r2, [pc, #72]	; (8001944 <MCAL_CAN_Config_Filter+0x228>)
 80018fa:	430b      	orrs	r3, r1
 80018fc:	6013      	str	r3, [r2, #0]
}
 80018fe:	bf00      	nop
 8001900:	3714      	adds	r7, #20
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr
 8001908:	40006640 	.word	0x40006640
 800190c:	40006648 	.word	0x40006648
 8001910:	40006650 	.word	0x40006650
 8001914:	40006658 	.word	0x40006658
 8001918:	40006660 	.word	0x40006660
 800191c:	40006668 	.word	0x40006668
 8001920:	40006670 	.word	0x40006670
 8001924:	40006678 	.word	0x40006678
 8001928:	40006680 	.word	0x40006680
 800192c:	40006688 	.word	0x40006688
 8001930:	40006690 	.word	0x40006690
 8001934:	40006698 	.word	0x40006698
 8001938:	400066a0 	.word	0x400066a0
 800193c:	400066a8 	.word	0x400066a8
 8001940:	40006600 	.word	0x40006600
 8001944:	4000661c 	.word	0x4000661c
 8001948:	4000660c 	.word	0x4000660c
 800194c:	40006604 	.word	0x40006604
 8001950:	40006614 	.word	0x40006614

08001954 <Det_ReportError>:
* Parameters (out)	:	None
* Return value		:	Std_ReturnType (never returns a value, but has a return type for compatibility with services and hooks)
* Description		:	Service to report development errors.
***********************************************************************/
Std_ReturnType Det_ReportError ( uint16 ModuleId , uint8 InstanceId , uint8 ApiId , uint8 ErrorId )
{
 8001954:	b490      	push	{r4, r7}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	4604      	mov	r4, r0
 800195c:	4608      	mov	r0, r1
 800195e:	4611      	mov	r1, r2
 8001960:	461a      	mov	r2, r3
 8001962:	4623      	mov	r3, r4
 8001964:	80fb      	strh	r3, [r7, #6]
 8001966:	4603      	mov	r3, r0
 8001968:	717b      	strb	r3, [r7, #5]
 800196a:	460b      	mov	r3, r1
 800196c:	713b      	strb	r3, [r7, #4]
 800196e:	4613      	mov	r3, r2
 8001970:	70fb      	strb	r3, [r7, #3]
	while(1)
 8001972:	e7fe      	b.n	8001972 <Det_ReportError+0x1e>

08001974 <MCAL_Set_Pending_IRQ>:
	}
	return State;
}

void MCAL_Set_Pending_IRQ(uint8 IRQ_Position)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	71fb      	strb	r3, [r7, #7]
	//Each bit in the register corresponds to one of 32 interrupts.
	//force interrupts into the pending state
	if(IRQ_Position<32)
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	2b1f      	cmp	r3, #31
 8001982:	d80a      	bhi.n	800199a <MCAL_Set_Pending_IRQ+0x26>
	{
		IRQ_Position-=0;
		Set_Pending_Register->ISPR0|=1<<IRQ_Position;
 8001984:	4b41      	ldr	r3, [pc, #260]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	79fa      	ldrb	r2, [r7, #7]
 800198a:	2101      	movs	r1, #1
 800198c:	fa01 f202 	lsl.w	r2, r1, r2
 8001990:	4611      	mov	r1, r2
 8001992:	4a3e      	ldr	r2, [pc, #248]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 8001994:	430b      	orrs	r3, r1
 8001996:	6013      	str	r3, [r2, #0]
	}
	else
	{
		//Error
	}
}
 8001998:	e072      	b.n	8001a80 <MCAL_Set_Pending_IRQ+0x10c>
	else if(IRQ_Position<64)
 800199a:	79fb      	ldrb	r3, [r7, #7]
 800199c:	2b3f      	cmp	r3, #63	; 0x3f
 800199e:	d80d      	bhi.n	80019bc <MCAL_Set_Pending_IRQ+0x48>
		IRQ_Position-=32;
 80019a0:	79fb      	ldrb	r3, [r7, #7]
 80019a2:	3b20      	subs	r3, #32
 80019a4:	71fb      	strb	r3, [r7, #7]
		Set_Pending_Register->ISPR1|=1<<IRQ_Position;
 80019a6:	4b39      	ldr	r3, [pc, #228]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	79fa      	ldrb	r2, [r7, #7]
 80019ac:	2101      	movs	r1, #1
 80019ae:	fa01 f202 	lsl.w	r2, r1, r2
 80019b2:	4611      	mov	r1, r2
 80019b4:	4a35      	ldr	r2, [pc, #212]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 80019b6:	430b      	orrs	r3, r1
 80019b8:	6053      	str	r3, [r2, #4]
}
 80019ba:	e061      	b.n	8001a80 <MCAL_Set_Pending_IRQ+0x10c>
	else if(IRQ_Position<96)
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	2b5f      	cmp	r3, #95	; 0x5f
 80019c0:	d80d      	bhi.n	80019de <MCAL_Set_Pending_IRQ+0x6a>
		IRQ_Position-=64;
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	3b40      	subs	r3, #64	; 0x40
 80019c6:	71fb      	strb	r3, [r7, #7]
		Set_Pending_Register->ISPR2|=1<<IRQ_Position;
 80019c8:	4b30      	ldr	r3, [pc, #192]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	79fa      	ldrb	r2, [r7, #7]
 80019ce:	2101      	movs	r1, #1
 80019d0:	fa01 f202 	lsl.w	r2, r1, r2
 80019d4:	4611      	mov	r1, r2
 80019d6:	4a2d      	ldr	r2, [pc, #180]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 80019d8:	430b      	orrs	r3, r1
 80019da:	6093      	str	r3, [r2, #8]
}
 80019dc:	e050      	b.n	8001a80 <MCAL_Set_Pending_IRQ+0x10c>
	else if(IRQ_Position<127)
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	2b7e      	cmp	r3, #126	; 0x7e
 80019e2:	d80d      	bhi.n	8001a00 <MCAL_Set_Pending_IRQ+0x8c>
		IRQ_Position-=96;
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	3b60      	subs	r3, #96	; 0x60
 80019e8:	71fb      	strb	r3, [r7, #7]
		Set_Pending_Register->ISPR3|=1<<IRQ_Position;
 80019ea:	4b28      	ldr	r3, [pc, #160]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	79fa      	ldrb	r2, [r7, #7]
 80019f0:	2101      	movs	r1, #1
 80019f2:	fa01 f202 	lsl.w	r2, r1, r2
 80019f6:	4611      	mov	r1, r2
 80019f8:	4a24      	ldr	r2, [pc, #144]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 80019fa:	430b      	orrs	r3, r1
 80019fc:	60d3      	str	r3, [r2, #12]
}
 80019fe:	e03f      	b.n	8001a80 <MCAL_Set_Pending_IRQ+0x10c>
	else if(IRQ_Position<160)
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	2b9f      	cmp	r3, #159	; 0x9f
 8001a04:	d80d      	bhi.n	8001a22 <MCAL_Set_Pending_IRQ+0xae>
		IRQ_Position-=127;
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	3b7f      	subs	r3, #127	; 0x7f
 8001a0a:	71fb      	strb	r3, [r7, #7]
		Set_Pending_Register->ISPR4|=1<<IRQ_Position;
 8001a0c:	4b1f      	ldr	r3, [pc, #124]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	79fa      	ldrb	r2, [r7, #7]
 8001a12:	2101      	movs	r1, #1
 8001a14:	fa01 f202 	lsl.w	r2, r1, r2
 8001a18:	4611      	mov	r1, r2
 8001a1a:	4a1c      	ldr	r2, [pc, #112]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 8001a1c:	430b      	orrs	r3, r1
 8001a1e:	6113      	str	r3, [r2, #16]
}
 8001a20:	e02e      	b.n	8001a80 <MCAL_Set_Pending_IRQ+0x10c>
	else if(IRQ_Position<192)
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	2bbf      	cmp	r3, #191	; 0xbf
 8001a26:	d80d      	bhi.n	8001a44 <MCAL_Set_Pending_IRQ+0xd0>
		IRQ_Position-=160;
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	3360      	adds	r3, #96	; 0x60
 8001a2c:	71fb      	strb	r3, [r7, #7]
		Set_Pending_Register->ISPR5|=1<<IRQ_Position;
 8001a2e:	4b17      	ldr	r3, [pc, #92]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	79fa      	ldrb	r2, [r7, #7]
 8001a34:	2101      	movs	r1, #1
 8001a36:	fa01 f202 	lsl.w	r2, r1, r2
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	4a13      	ldr	r2, [pc, #76]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 8001a3e:	430b      	orrs	r3, r1
 8001a40:	6153      	str	r3, [r2, #20]
}
 8001a42:	e01d      	b.n	8001a80 <MCAL_Set_Pending_IRQ+0x10c>
	else if(IRQ_Position<223)
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	2bde      	cmp	r3, #222	; 0xde
 8001a48:	d80d      	bhi.n	8001a66 <MCAL_Set_Pending_IRQ+0xf2>
		IRQ_Position-=192;
 8001a4a:	79fb      	ldrb	r3, [r7, #7]
 8001a4c:	3340      	adds	r3, #64	; 0x40
 8001a4e:	71fb      	strb	r3, [r7, #7]
		Set_Pending_Register->ISPR6|=1<<IRQ_Position;
 8001a50:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	79fa      	ldrb	r2, [r7, #7]
 8001a56:	2101      	movs	r1, #1
 8001a58:	fa01 f202 	lsl.w	r2, r1, r2
 8001a5c:	4611      	mov	r1, r2
 8001a5e:	4a0b      	ldr	r2, [pc, #44]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 8001a60:	430b      	orrs	r3, r1
 8001a62:	6193      	str	r3, [r2, #24]
}
 8001a64:	e00c      	b.n	8001a80 <MCAL_Set_Pending_IRQ+0x10c>
		IRQ_Position-=223;
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	3321      	adds	r3, #33	; 0x21
 8001a6a:	71fb      	strb	r3, [r7, #7]
		Set_Pending_Register->ISPR7|=1<<IRQ_Position;
 8001a6c:	4b07      	ldr	r3, [pc, #28]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 8001a6e:	69db      	ldr	r3, [r3, #28]
 8001a70:	79fa      	ldrb	r2, [r7, #7]
 8001a72:	2101      	movs	r1, #1
 8001a74:	fa01 f202 	lsl.w	r2, r1, r2
 8001a78:	4611      	mov	r1, r2
 8001a7a:	4a04      	ldr	r2, [pc, #16]	; (8001a8c <MCAL_Set_Pending_IRQ+0x118>)
 8001a7c:	430b      	orrs	r3, r1
 8001a7e:	61d3      	str	r3, [r2, #28]
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	e000e200 	.word	0xe000e200

08001a90 <Dio_WriteChannel>:
* Parameters (out)	:	None
* Return value		:	None
* Description		:	Service to set a level of a channel.
***********************************************************************/
void Dio_WriteChannel (Dio_ChannelType ChannelId,Dio_LevelType Level)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b085      	sub	sp, #20
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	460a      	mov	r2, r1
 8001a9a:	80fb      	strh	r3, [r7, #6]
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	717b      	strb	r3, [r7, #5]
	uint16 Channel_Pos=0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	81fb      	strh	r3, [r7, #14]
	 */
	/*
	 [SWS_Dio_00029] If the specified channel is configured as an input channel, the
	 Dio_WriteChannel function shall have no influence on the physical output.
	 */
	if(ChannelId<channel_8)
 8001aa4:	88fb      	ldrh	r3, [r7, #6]
 8001aa6:	2b07      	cmp	r3, #7
 8001aa8:	d82a      	bhi.n	8001b00 <Dio_WriteChannel+0x70>
	{
		Channel_Pos=ChannelId-0;
 8001aaa:	88fb      	ldrh	r3, [r7, #6]
 8001aac:	81fb      	strh	r3, [r7, #14]
		//output
		if((GPIOA->CRL&(3<<Channel_Pos*4))!=0)
 8001aae:	4b74      	ldr	r3, [pc, #464]	; (8001c80 <Dio_WriteChannel+0x1f0>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	89fa      	ldrh	r2, [r7, #14]
 8001ab4:	0092      	lsls	r2, r2, #2
 8001ab6:	2103      	movs	r1, #3
 8001ab8:	fa01 f202 	lsl.w	r2, r1, r2
 8001abc:	4013      	ands	r3, r2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	f000 80d9 	beq.w	8001c76 <Dio_WriteChannel+0x1e6>
		{
			if(Level==STD_HIGH)
 8001ac4:	797b      	ldrb	r3, [r7, #5]
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d10a      	bne.n	8001ae0 <Dio_WriteChannel+0x50>
			{
				GPIOA->ODR|=(1<<(ChannelId-0));
 8001aca:	4b6d      	ldr	r3, [pc, #436]	; (8001c80 <Dio_WriteChannel+0x1f0>)
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	88fa      	ldrh	r2, [r7, #6]
 8001ad0:	2101      	movs	r1, #1
 8001ad2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ad6:	4611      	mov	r1, r2
 8001ad8:	4a69      	ldr	r2, [pc, #420]	; (8001c80 <Dio_WriteChannel+0x1f0>)
 8001ada:	430b      	orrs	r3, r1
 8001adc:	60d3      	str	r3, [r2, #12]
	}
	else
	{
		//Error
	}
}
 8001ade:	e0ca      	b.n	8001c76 <Dio_WriteChannel+0x1e6>
			else if(Level==STD_LOW)
 8001ae0:	797b      	ldrb	r3, [r7, #5]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	f040 80c7 	bne.w	8001c76 <Dio_WriteChannel+0x1e6>
				GPIOA->ODR&=~(1<<(ChannelId-0));
 8001ae8:	4b65      	ldr	r3, [pc, #404]	; (8001c80 <Dio_WriteChannel+0x1f0>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	88fa      	ldrh	r2, [r7, #6]
 8001aee:	2101      	movs	r1, #1
 8001af0:	fa01 f202 	lsl.w	r2, r1, r2
 8001af4:	43d2      	mvns	r2, r2
 8001af6:	4611      	mov	r1, r2
 8001af8:	4a61      	ldr	r2, [pc, #388]	; (8001c80 <Dio_WriteChannel+0x1f0>)
 8001afa:	400b      	ands	r3, r1
 8001afc:	60d3      	str	r3, [r2, #12]
}
 8001afe:	e0ba      	b.n	8001c76 <Dio_WriteChannel+0x1e6>
	else if(ChannelId<channel_16)
 8001b00:	88fb      	ldrh	r3, [r7, #6]
 8001b02:	2b0f      	cmp	r3, #15
 8001b04:	d82b      	bhi.n	8001b5e <Dio_WriteChannel+0xce>
		Channel_Pos=ChannelId-8;
 8001b06:	88fb      	ldrh	r3, [r7, #6]
 8001b08:	3b08      	subs	r3, #8
 8001b0a:	81fb      	strh	r3, [r7, #14]
		if((GPIOA->CRH&(3<<Channel_Pos*4))!=0)
 8001b0c:	4b5c      	ldr	r3, [pc, #368]	; (8001c80 <Dio_WriteChannel+0x1f0>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	89fa      	ldrh	r2, [r7, #14]
 8001b12:	0092      	lsls	r2, r2, #2
 8001b14:	2103      	movs	r1, #3
 8001b16:	fa01 f202 	lsl.w	r2, r1, r2
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	f000 80aa 	beq.w	8001c76 <Dio_WriteChannel+0x1e6>
			if(Level==STD_HIGH)
 8001b22:	797b      	ldrb	r3, [r7, #5]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d10a      	bne.n	8001b3e <Dio_WriteChannel+0xae>
				GPIOA->ODR|=(1<<(ChannelId-0));
 8001b28:	4b55      	ldr	r3, [pc, #340]	; (8001c80 <Dio_WriteChannel+0x1f0>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	88fa      	ldrh	r2, [r7, #6]
 8001b2e:	2101      	movs	r1, #1
 8001b30:	fa01 f202 	lsl.w	r2, r1, r2
 8001b34:	4611      	mov	r1, r2
 8001b36:	4a52      	ldr	r2, [pc, #328]	; (8001c80 <Dio_WriteChannel+0x1f0>)
 8001b38:	430b      	orrs	r3, r1
 8001b3a:	60d3      	str	r3, [r2, #12]
}
 8001b3c:	e09b      	b.n	8001c76 <Dio_WriteChannel+0x1e6>
			else if(Level==STD_LOW)
 8001b3e:	797b      	ldrb	r3, [r7, #5]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	f040 8098 	bne.w	8001c76 <Dio_WriteChannel+0x1e6>
				GPIOA->ODR&=~(1<<(ChannelId-0));
 8001b46:	4b4e      	ldr	r3, [pc, #312]	; (8001c80 <Dio_WriteChannel+0x1f0>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	88fa      	ldrh	r2, [r7, #6]
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b52:	43d2      	mvns	r2, r2
 8001b54:	4611      	mov	r1, r2
 8001b56:	4a4a      	ldr	r2, [pc, #296]	; (8001c80 <Dio_WriteChannel+0x1f0>)
 8001b58:	400b      	ands	r3, r1
 8001b5a:	60d3      	str	r3, [r2, #12]
}
 8001b5c:	e08b      	b.n	8001c76 <Dio_WriteChannel+0x1e6>
	else if(ChannelId<channel_24)
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	2b17      	cmp	r3, #23
 8001b62:	d82b      	bhi.n	8001bbc <Dio_WriteChannel+0x12c>
		Channel_Pos=ChannelId-16;
 8001b64:	88fb      	ldrh	r3, [r7, #6]
 8001b66:	3b10      	subs	r3, #16
 8001b68:	81fb      	strh	r3, [r7, #14]
		if((GPIOB->CRL&(3<<Channel_Pos*4))!=0)
 8001b6a:	4b46      	ldr	r3, [pc, #280]	; (8001c84 <Dio_WriteChannel+0x1f4>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	89fa      	ldrh	r2, [r7, #14]
 8001b70:	0092      	lsls	r2, r2, #2
 8001b72:	2103      	movs	r1, #3
 8001b74:	fa01 f202 	lsl.w	r2, r1, r2
 8001b78:	4013      	ands	r3, r2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d07b      	beq.n	8001c76 <Dio_WriteChannel+0x1e6>
			if(Level==STD_HIGH)
 8001b7e:	797b      	ldrb	r3, [r7, #5]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d10b      	bne.n	8001b9c <Dio_WriteChannel+0x10c>
				GPIOB->ODR|=(1<<(ChannelId-16));
 8001b84:	4b3f      	ldr	r3, [pc, #252]	; (8001c84 <Dio_WriteChannel+0x1f4>)
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	88fa      	ldrh	r2, [r7, #6]
 8001b8a:	3a10      	subs	r2, #16
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b92:	4611      	mov	r1, r2
 8001b94:	4a3b      	ldr	r2, [pc, #236]	; (8001c84 <Dio_WriteChannel+0x1f4>)
 8001b96:	430b      	orrs	r3, r1
 8001b98:	60d3      	str	r3, [r2, #12]
}
 8001b9a:	e06c      	b.n	8001c76 <Dio_WriteChannel+0x1e6>
			else if(Level==STD_LOW)
 8001b9c:	797b      	ldrb	r3, [r7, #5]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d169      	bne.n	8001c76 <Dio_WriteChannel+0x1e6>
				GPIOB->ODR&=~(1<<(ChannelId-16));
 8001ba2:	4b38      	ldr	r3, [pc, #224]	; (8001c84 <Dio_WriteChannel+0x1f4>)
 8001ba4:	68db      	ldr	r3, [r3, #12]
 8001ba6:	88fa      	ldrh	r2, [r7, #6]
 8001ba8:	3a10      	subs	r2, #16
 8001baa:	2101      	movs	r1, #1
 8001bac:	fa01 f202 	lsl.w	r2, r1, r2
 8001bb0:	43d2      	mvns	r2, r2
 8001bb2:	4611      	mov	r1, r2
 8001bb4:	4a33      	ldr	r2, [pc, #204]	; (8001c84 <Dio_WriteChannel+0x1f4>)
 8001bb6:	400b      	ands	r3, r1
 8001bb8:	60d3      	str	r3, [r2, #12]
}
 8001bba:	e05c      	b.n	8001c76 <Dio_WriteChannel+0x1e6>
	else if(ChannelId<channel_32)
 8001bbc:	88fb      	ldrh	r3, [r7, #6]
 8001bbe:	2b1f      	cmp	r3, #31
 8001bc0:	d82b      	bhi.n	8001c1a <Dio_WriteChannel+0x18a>
		Channel_Pos=ChannelId-24;
 8001bc2:	88fb      	ldrh	r3, [r7, #6]
 8001bc4:	3b18      	subs	r3, #24
 8001bc6:	81fb      	strh	r3, [r7, #14]
		if((GPIOB->CRH&(3<<Channel_Pos*4))!=0)
 8001bc8:	4b2e      	ldr	r3, [pc, #184]	; (8001c84 <Dio_WriteChannel+0x1f4>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	89fa      	ldrh	r2, [r7, #14]
 8001bce:	0092      	lsls	r2, r2, #2
 8001bd0:	2103      	movs	r1, #3
 8001bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d04c      	beq.n	8001c76 <Dio_WriteChannel+0x1e6>
			if(Level==STD_HIGH)
 8001bdc:	797b      	ldrb	r3, [r7, #5]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d10b      	bne.n	8001bfa <Dio_WriteChannel+0x16a>
				GPIOB->ODR|=(1<<(ChannelId-16));
 8001be2:	4b28      	ldr	r3, [pc, #160]	; (8001c84 <Dio_WriteChannel+0x1f4>)
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	88fa      	ldrh	r2, [r7, #6]
 8001be8:	3a10      	subs	r2, #16
 8001bea:	2101      	movs	r1, #1
 8001bec:	fa01 f202 	lsl.w	r2, r1, r2
 8001bf0:	4611      	mov	r1, r2
 8001bf2:	4a24      	ldr	r2, [pc, #144]	; (8001c84 <Dio_WriteChannel+0x1f4>)
 8001bf4:	430b      	orrs	r3, r1
 8001bf6:	60d3      	str	r3, [r2, #12]
}
 8001bf8:	e03d      	b.n	8001c76 <Dio_WriteChannel+0x1e6>
			else if(Level==STD_LOW)
 8001bfa:	797b      	ldrb	r3, [r7, #5]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d13a      	bne.n	8001c76 <Dio_WriteChannel+0x1e6>
				GPIOB->ODR&=~(1<<(ChannelId-16));
 8001c00:	4b20      	ldr	r3, [pc, #128]	; (8001c84 <Dio_WriteChannel+0x1f4>)
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	88fa      	ldrh	r2, [r7, #6]
 8001c06:	3a10      	subs	r2, #16
 8001c08:	2101      	movs	r1, #1
 8001c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c0e:	43d2      	mvns	r2, r2
 8001c10:	4611      	mov	r1, r2
 8001c12:	4a1c      	ldr	r2, [pc, #112]	; (8001c84 <Dio_WriteChannel+0x1f4>)
 8001c14:	400b      	ands	r3, r1
 8001c16:	60d3      	str	r3, [r2, #12]
}
 8001c18:	e02d      	b.n	8001c76 <Dio_WriteChannel+0x1e6>
	else if(ChannelId<=channel_47)
 8001c1a:	88fb      	ldrh	r3, [r7, #6]
 8001c1c:	2b2f      	cmp	r3, #47	; 0x2f
 8001c1e:	d82a      	bhi.n	8001c76 <Dio_WriteChannel+0x1e6>
		Channel_Pos=ChannelId-40;
 8001c20:	88fb      	ldrh	r3, [r7, #6]
 8001c22:	3b28      	subs	r3, #40	; 0x28
 8001c24:	81fb      	strh	r3, [r7, #14]
		if((GPIOC->CRH&(3<<Channel_Pos*4))!=0)
 8001c26:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <Dio_WriteChannel+0x1f8>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	89fa      	ldrh	r2, [r7, #14]
 8001c2c:	0092      	lsls	r2, r2, #2
 8001c2e:	2103      	movs	r1, #3
 8001c30:	fa01 f202 	lsl.w	r2, r1, r2
 8001c34:	4013      	ands	r3, r2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d01d      	beq.n	8001c76 <Dio_WriteChannel+0x1e6>
			if(Level==STD_HIGH)
 8001c3a:	797b      	ldrb	r3, [r7, #5]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d10b      	bne.n	8001c58 <Dio_WriteChannel+0x1c8>
				GPIOC->ODR|=(1<<(ChannelId-32));
 8001c40:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <Dio_WriteChannel+0x1f8>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	88fa      	ldrh	r2, [r7, #6]
 8001c46:	3a20      	subs	r2, #32
 8001c48:	2101      	movs	r1, #1
 8001c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c4e:	4611      	mov	r1, r2
 8001c50:	4a0d      	ldr	r2, [pc, #52]	; (8001c88 <Dio_WriteChannel+0x1f8>)
 8001c52:	430b      	orrs	r3, r1
 8001c54:	60d3      	str	r3, [r2, #12]
}
 8001c56:	e00e      	b.n	8001c76 <Dio_WriteChannel+0x1e6>
			else if(Level==STD_LOW)
 8001c58:	797b      	ldrb	r3, [r7, #5]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d10b      	bne.n	8001c76 <Dio_WriteChannel+0x1e6>
				GPIOC->ODR&=~(1<<(ChannelId-32));
 8001c5e:	4b0a      	ldr	r3, [pc, #40]	; (8001c88 <Dio_WriteChannel+0x1f8>)
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	88fa      	ldrh	r2, [r7, #6]
 8001c64:	3a20      	subs	r2, #32
 8001c66:	2101      	movs	r1, #1
 8001c68:	fa01 f202 	lsl.w	r2, r1, r2
 8001c6c:	43d2      	mvns	r2, r2
 8001c6e:	4611      	mov	r1, r2
 8001c70:	4a05      	ldr	r2, [pc, #20]	; (8001c88 <Dio_WriteChannel+0x1f8>)
 8001c72:	400b      	ands	r3, r1
 8001c74:	60d3      	str	r3, [r2, #12]
}
 8001c76:	bf00      	nop
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr
 8001c80:	40010800 	.word	0x40010800
 8001c84:	40010c00 	.word	0x40010c00
 8001c88:	40011000 	.word	0x40011000

08001c8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	6039      	str	r1, [r7, #0]
 8001c96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	db0a      	blt.n	8001cb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	b2da      	uxtb	r2, r3
 8001ca4:	490c      	ldr	r1, [pc, #48]	; (8001cd8 <__NVIC_SetPriority+0x4c>)
 8001ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001caa:	0152      	lsls	r2, r2, #5
 8001cac:	b2d2      	uxtb	r2, r2
 8001cae:	440b      	add	r3, r1
 8001cb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cb4:	e00a      	b.n	8001ccc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	b2da      	uxtb	r2, r3
 8001cba:	4908      	ldr	r1, [pc, #32]	; (8001cdc <__NVIC_SetPriority+0x50>)
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	f003 030f 	and.w	r3, r3, #15
 8001cc2:	3b04      	subs	r3, #4
 8001cc4:	0152      	lsls	r2, r2, #5
 8001cc6:	b2d2      	uxtb	r2, r2
 8001cc8:	440b      	add	r3, r1
 8001cca:	761a      	strb	r2, [r3, #24]
}
 8001ccc:	bf00      	nop
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bc80      	pop	{r7}
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	e000e100 	.word	0xe000e100
 8001cdc:	e000ed00 	.word	0xe000ed00

08001ce0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3b01      	subs	r3, #1
 8001cec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cf0:	d301      	bcc.n	8001cf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e00f      	b.n	8001d16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cf6:	4a0a      	ldr	r2, [pc, #40]	; (8001d20 <SysTick_Config+0x40>)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cfe:	2107      	movs	r1, #7
 8001d00:	f04f 30ff 	mov.w	r0, #4294967295
 8001d04:	f7ff ffc2 	bl	8001c8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d08:	4b05      	ldr	r3, [pc, #20]	; (8001d20 <SysTick_Config+0x40>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d0e:	4b04      	ldr	r3, [pc, #16]	; (8001d20 <SysTick_Config+0x40>)
 8001d10:	2207      	movs	r2, #7
 8001d12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	e000e010 	.word	0xe000e010

08001d24 <HardFault_Handler>:
#include "Cortex_Mx_Porting.h"

uint8_t SysTickLED;

void HardFault_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
	while(1);
 8001d28:	e7fe      	b.n	8001d28 <HardFault_Handler+0x4>

08001d2a <MemManage_Handler>:
}

void MemManage_Handler(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0
	while(1);
 8001d2e:	e7fe      	b.n	8001d2e <MemManage_Handler+0x4>

08001d30 <UsageFault_Handler>:
{
	while(1);
}

void UsageFault_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
	while(1);
 8001d34:	e7fe      	b.n	8001d34 <UsageFault_Handler+0x4>

08001d36 <HW_init>:
    		"MRSNE R0,PSP\n\t"
    		"B OS_SV");
}
*/
void HW_init()
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	af00      	add	r7, sp, #0
	 * 8 MHZ
	 * 1 count -> 0.125 us
	 * X count -> 1 ms
	 * X = 8000 Count
	 */
	__NVIC_SetPriority(PendSV_IRQn, 15) ;
 8001d3a:	210f      	movs	r1, #15
 8001d3c:	f06f 0001 	mvn.w	r0, #1
 8001d40:	f7ff ffa4 	bl	8001c8c <__NVIC_SetPriority>

}
 8001d44:	bf00      	nop
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <trigger_OS_PendSV>:
void trigger_OS_PendSV()
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
	int x=5;
 8001d4e:	2305      	movs	r3, #5
 8001d50:	607b      	str	r3, [r7, #4]
	x++;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	3301      	adds	r3, #1
 8001d56:	607b      	str	r3, [r7, #4]
	SCB->ICSR|=SCB_ICSR_PENDSVSET_Msk;
 8001d58:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <trigger_OS_PendSV+0x28>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	4a04      	ldr	r2, [pc, #16]	; (8001d70 <trigger_OS_PendSV+0x28>)
 8001d5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d62:	6053      	str	r3, [r2, #4]
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bc80      	pop	{r7}
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <Start_Ticker>:

void Start_Ticker()
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
	 * 8 MHZ
	 * 1 count -> 0.125 us
	 * X count -> 1 ms
	 * X = 8000 Count
	 */
	 SysTick_Config(8000);
 8001d78:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 8001d7c:	f7ff ffb0 	bl	8001ce0 <SysTick_Config>
}
 8001d80:	bf00      	nop
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
	SysTickLED ^= 1 ;
 8001d88:	4b05      	ldr	r3, [pc, #20]	; (8001da0 <SysTick_Handler+0x1c>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	f083 0301 	eor.w	r3, r3, #1
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	4b03      	ldr	r3, [pc, #12]	; (8001da0 <SysTick_Handler+0x1c>)
 8001d94:	701a      	strb	r2, [r3, #0]
	//Decide_whatNext();
	//Switch Context & restore
	//Schedule();
	//trigger_OS_PendSV();

}
 8001d96:	bf00      	nop
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bc80      	pop	{r7}
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	20000258 	.word	0x20000258

08001da4 <SetEvent>:
extern FIFO_Buf_t Ready_QUEUE ;
extern TaskRefType* Ready_QUEUE_FIFO[10];
extern struct System_Conctrol OS_Control;

StatusType SetEvent(TaskRefType* TaskName,EventMaskType Mask)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	70fb      	strb	r3, [r7, #3]
	StatusType statu=NO_ERROR;
 8001db0:	2300      	movs	r3, #0
 8001db2:	73fb      	strb	r3, [r7, #15]
	uint32_t IRQ_Flag=0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60bb      	str	r3, [r7, #8]
	if(TaskName->TaskType!=Extended_Task)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d003      	beq.n	8001dca <SetEvent+0x26>
	{
		// the referenced task is not an Extended Task
		statu=E_ACCESS;
 8001dc2:	2304      	movs	r3, #4
 8001dc4:	73fb      	strb	r3, [r7, #15]
		return statu;
 8001dc6:	7bfb      	ldrb	r3, [r7, #15]
 8001dc8:	e03f      	b.n	8001e4a <SetEvent+0xa6>
	}
	else
	{
		if(TaskName->TaskState==Suspend)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d103      	bne.n	8001ddc <SetEvent+0x38>
		{
			//  the referenced task is in the suspended state
			statu=E_STATE;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	73fb      	strb	r3, [r7, #15]
			return statu;
 8001dd8:	7bfb      	ldrb	r3, [r7, #15]
 8001dda:	e036      	b.n	8001e4a <SetEvent+0xa6>
		}
		else
		{
			//read state of cpu
			OS_GET_IRQ_Flag(IRQ_Flag);
 8001ddc:	f3ef 8005 	mrs	r0, IPSR
 8001de0:	4603      	mov	r3, r0
 8001de2:	60bb      	str	r3, [r7, #8]
			//36 for can handler (Excepted)
			if(IRQ_Flag!=0&&IRQ_Flag!=36)
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d006      	beq.n	8001df8 <SetEvent+0x54>
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	2b24      	cmp	r3, #36	; 0x24
 8001dee:	d003      	beq.n	8001df8 <SetEvent+0x54>
			{
				// a call at the interrupt level.
				statu=E_CALLEVEL;
 8001df0:	2302      	movs	r3, #2
 8001df2:	73fb      	strb	r3, [r7, #15]
				return statu;
 8001df4:	7bfb      	ldrb	r3, [r7, #15]
 8001df6:	e028      	b.n	8001e4a <SetEvent+0xa6>
			}
			else
			{
				//set mask
				TaskName->Events.Public_Mask|=Mask;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8001dfe:	78fb      	ldrb	r3, [r7, #3]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	b2da      	uxtb	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
				//check any waiting for this task
				if(TaskName->Events.Public_Mask&TaskName->Events.Private_Mask)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001e16:	4013      	ands	r3, r2
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d014      	beq.n	8001e48 <SetEvent+0xa4>
				{
					TaskName->TaskState=Ready;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2203      	movs	r2, #3
 8001e22:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
					if(OS_Control.CurrentTask->priority>TaskName->priority)
 8001e26:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <SetEvent+0xb0>)
 8001e28:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001e2c:	791a      	ldrb	r2, [r3, #4]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	791b      	ldrb	r3, [r3, #4]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d904      	bls.n	8001e40 <SetEvent+0x9c>
					{
						//Add task to ready buffer
						FIFO_enqueue(&Ready_QUEUE,TaskName);
 8001e36:	6879      	ldr	r1, [r7, #4]
 8001e38:	4807      	ldr	r0, [pc, #28]	; (8001e58 <SetEvent+0xb4>)
 8001e3a:	f000 f921 	bl	8002080 <FIFO_enqueue>
 8001e3e:	e003      	b.n	8001e48 <SetEvent+0xa4>
					}
					else
					{
						Schedule();
 8001e40:	f000 fc82 	bl	8002748 <Schedule>
						trigger_OS_PendSV();
 8001e44:	f7ff ff80 	bl	8001d48 <trigger_OS_PendSV>
					}
				}
			}
		}
	}
	return statu;
 8001e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000264 	.word	0x20000264
 8001e58:	2000045c 	.word	0x2000045c

08001e5c <ClearEvent>:

StatusType ClearEvent(EventMaskType Mask)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	71fb      	strb	r3, [r7, #7]
	StatusType statu=NO_ERROR;
 8001e66:	2300      	movs	r3, #0
 8001e68:	73fb      	strb	r3, [r7, #15]
	uint32_t IRQ_Flag=0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60bb      	str	r3, [r7, #8]
	//read state of cpu
	OS_GET_IRQ_Flag(IRQ_Flag);
 8001e6e:	f3ef 8005 	mrs	r0, IPSR
 8001e72:	4603      	mov	r3, r0
 8001e74:	60bb      	str	r3, [r7, #8]
	if(IRQ_Flag!=0)
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d003      	beq.n	8001e84 <ClearEvent+0x28>
	{
		// a call at the interrupt level.
		statu=E_CALLEVEL;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	73fb      	strb	r3, [r7, #15]
		return statu;
 8001e80:	7bfb      	ldrb	r3, [r7, #15]
 8001e82:	e02f      	b.n	8001ee4 <ClearEvent+0x88>
	}
	else
	{
		if(OS_Control.CurrentTask->TaskType!=Extended_Task)
 8001e84:	4b1a      	ldr	r3, [pc, #104]	; (8001ef0 <ClearEvent+0x94>)
 8001e86:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001e8a:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d003      	beq.n	8001e9a <ClearEvent+0x3e>
		{
			// the referenced task is not an Extended Task
			statu=E_ACCESS;
 8001e92:	2304      	movs	r3, #4
 8001e94:	73fb      	strb	r3, [r7, #15]
			return statu;
 8001e96:	7bfb      	ldrb	r3, [r7, #15]
 8001e98:	e024      	b.n	8001ee4 <ClearEvent+0x88>
		}
		else
		{
			OS_Control.CurrentTask->Events.Private_Mask&=~Mask;
 8001e9a:	4b15      	ldr	r3, [pc, #84]	; (8001ef0 <ClearEvent+0x94>)
 8001e9c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001ea0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8001ea4:	b25a      	sxtb	r2, r3
 8001ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	b25b      	sxtb	r3, r3
 8001eae:	4013      	ands	r3, r2
 8001eb0:	b25a      	sxtb	r2, r3
 8001eb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <ClearEvent+0x94>)
 8001eb4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001eb8:	b2d2      	uxtb	r2, r2
 8001eba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			OS_Control.CurrentTask->Events.Public_Mask&=~Mask;
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <ClearEvent+0x94>)
 8001ec0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001ec4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ec8:	b25a      	sxtb	r2, r3
 8001eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ece:	43db      	mvns	r3, r3
 8001ed0:	b25b      	sxtb	r3, r3
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	b25a      	sxtb	r2, r3
 8001ed6:	4b06      	ldr	r3, [pc, #24]	; (8001ef0 <ClearEvent+0x94>)
 8001ed8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001edc:	b2d2      	uxtb	r2, r2
 8001ede:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		}
	}
	return statu;
 8001ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	20000264 	.word	0x20000264

08001ef4 <WaitEvent>:
	}
	return statu;
}

StatusType WaitEvent(EventMaskType Mask)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	71fb      	strb	r3, [r7, #7]
	StatusType statu=NO_ERROR;
 8001efe:	2300      	movs	r3, #0
 8001f00:	73fb      	strb	r3, [r7, #15]
	uint32_t IRQ_Flag=0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	60bb      	str	r3, [r7, #8]
	if(OS_Control.CurrentTask->TaskType!=Extended_Task)
 8001f06:	4b1e      	ldr	r3, [pc, #120]	; (8001f80 <WaitEvent+0x8c>)
 8001f08:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001f0c:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d003      	beq.n	8001f1c <WaitEvent+0x28>
	{
		// the referenced task is not an Extended Task
		statu=E_ACCESS;
 8001f14:	2304      	movs	r3, #4
 8001f16:	73fb      	strb	r3, [r7, #15]
		return statu;
 8001f18:	7bfb      	ldrb	r3, [r7, #15]
 8001f1a:	e02d      	b.n	8001f78 <WaitEvent+0x84>
	}
	else
	{
		//read state of cpu
		OS_GET_IRQ_Flag(IRQ_Flag);
 8001f1c:	f3ef 8005 	mrs	r0, IPSR
 8001f20:	4603      	mov	r3, r0
 8001f22:	60bb      	str	r3, [r7, #8]
		if(IRQ_Flag!=0)
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <WaitEvent+0x3e>
		{
			// a call at the interrupt level.
			statu=E_CALLEVEL;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	73fb      	strb	r3, [r7, #15]
			return statu;
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
 8001f30:	e022      	b.n	8001f78 <WaitEvent+0x84>
		}
		else
		{
			OS_Control.CurrentTask->Events.Private_Mask=Mask;
 8001f32:	4b13      	ldr	r3, [pc, #76]	; (8001f80 <WaitEvent+0x8c>)
 8001f34:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001f38:	79fa      	ldrb	r2, [r7, #7]
 8001f3a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			if(OS_Control.CurrentTask->Events.Private_Mask&OS_Control.CurrentTask->Events.Public_Mask)
 8001f3e:	4b10      	ldr	r3, [pc, #64]	; (8001f80 <WaitEvent+0x8c>)
 8001f40:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001f44:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8001f48:	4b0d      	ldr	r3, [pc, #52]	; (8001f80 <WaitEvent+0x8c>)
 8001f4a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001f4e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001f52:	4013      	ands	r3, r2
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <WaitEvent+0x6a>
			{
				return statu;
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
 8001f5c:	e00c      	b.n	8001f78 <WaitEvent+0x84>
			}
			else
			{
				OS_Control.CurrentTask->TaskState=Waiting;
 8001f5e:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <WaitEvent+0x8c>)
 8001f60:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8001f64:	2202      	movs	r2, #2
 8001f66:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
				statu=Schedule();
 8001f6a:	f000 fbed 	bl	8002748 <Schedule>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	73fb      	strb	r3, [r7, #15]
				trigger_OS_PendSV();
 8001f72:	f7ff fee9 	bl	8001d48 <trigger_OS_PendSV>
			}
		}
	}
	return statu;
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000264 	.word	0x20000264

08001f84 <OS_CAT2_ISR>:
	CAT2* Current_ISR;
	CAT2* Next_ISR;
}ISR_Control;

void OS_CAT2_ISR(uint8 ISR_ID)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	71fb      	strb	r3, [r7, #7]
	if(OS_Control.Call_Leve==ISR_CAT2)
 8001f8e:	4b28      	ldr	r3, [pc, #160]	; (8002030 <OS_CAT2_ISR+0xac>)
 8001f90:	f893 31a9 	ldrb.w	r3, [r3, #425]	; 0x1a9
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d125      	bne.n	8001fe4 <OS_CAT2_ISR+0x60>
	{
		if(CAT2_Table[ISR_ID].Priority>ISR_Control.Current_ISR->Priority)
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	4a26      	ldr	r2, [pc, #152]	; (8002034 <OS_CAT2_ISR+0xb0>)
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	4413      	add	r3, r2
 8001fa0:	795a      	ldrb	r2, [r3, #5]
 8001fa2:	4b25      	ldr	r3, [pc, #148]	; (8002038 <OS_CAT2_ISR+0xb4>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	795b      	ldrb	r3, [r3, #5]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d917      	bls.n	8001fdc <OS_CAT2_ISR+0x58>
		{
			ISR_Control.Next_ISR=ISR_Control.Current_ISR;
 8001fac:	4b22      	ldr	r3, [pc, #136]	; (8002038 <OS_CAT2_ISR+0xb4>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a21      	ldr	r2, [pc, #132]	; (8002038 <OS_CAT2_ISR+0xb4>)
 8001fb2:	6053      	str	r3, [r2, #4]
			ISR_Control.Current_ISR=&CAT2_Table[ISR_ID];
 8001fb4:	79fb      	ldrb	r3, [r7, #7]
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	4a1e      	ldr	r2, [pc, #120]	; (8002034 <OS_CAT2_ISR+0xb0>)
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a1e      	ldr	r2, [pc, #120]	; (8002038 <OS_CAT2_ISR+0xb4>)
 8001fbe:	6013      	str	r3, [r2, #0]
			CAT2_Table[ISR_ID].ptr();
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	4a1c      	ldr	r2, [pc, #112]	; (8002034 <OS_CAT2_ISR+0xb0>)
 8001fc4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001fc8:	4798      	blx	r3
			OS_Control.Call_Leve=TASK_LEVEL;
 8001fca:	4b19      	ldr	r3, [pc, #100]	; (8002030 <OS_CAT2_ISR+0xac>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
			Schedule();
 8001fd2:	f000 fbb9 	bl	8002748 <Schedule>
			trigger_OS_PendSV();
 8001fd6:	f7ff feb7 	bl	8001d48 <trigger_OS_PendSV>
		}
		OS_Control.Call_Leve=TASK_LEVEL;
		Schedule();
		trigger_OS_PendSV();
	}
}
 8001fda:	e025      	b.n	8002028 <OS_CAT2_ISR+0xa4>
			ISR_Control.Next_ISR=NULL_PTR;
 8001fdc:	4b16      	ldr	r3, [pc, #88]	; (8002038 <OS_CAT2_ISR+0xb4>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	605a      	str	r2, [r3, #4]
}
 8001fe2:	e021      	b.n	8002028 <OS_CAT2_ISR+0xa4>
		OS_Control.Call_Leve=ISR_CAT2;
 8001fe4:	4b12      	ldr	r3, [pc, #72]	; (8002030 <OS_CAT2_ISR+0xac>)
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
		ISR_Control.Current_ISR=&CAT2_Table[ISR_ID];
 8001fec:	79fb      	ldrb	r3, [r7, #7]
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	4a10      	ldr	r2, [pc, #64]	; (8002034 <OS_CAT2_ISR+0xb0>)
 8001ff2:	4413      	add	r3, r2
 8001ff4:	4a10      	ldr	r2, [pc, #64]	; (8002038 <OS_CAT2_ISR+0xb4>)
 8001ff6:	6013      	str	r3, [r2, #0]
		CAT2_Table[ISR_ID].ptr();
 8001ff8:	79fb      	ldrb	r3, [r7, #7]
 8001ffa:	4a0e      	ldr	r2, [pc, #56]	; (8002034 <OS_CAT2_ISR+0xb0>)
 8001ffc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002000:	4798      	blx	r3
		if(ISR_Control.Next_ISR!=NULL_PTR)
 8002002:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <OS_CAT2_ISR+0xb4>)
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d006      	beq.n	8002018 <OS_CAT2_ISR+0x94>
			ISR_Control.Current_ISR=ISR_Control.Next_ISR;
 800200a:	4b0b      	ldr	r3, [pc, #44]	; (8002038 <OS_CAT2_ISR+0xb4>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	4a0a      	ldr	r2, [pc, #40]	; (8002038 <OS_CAT2_ISR+0xb4>)
 8002010:	6013      	str	r3, [r2, #0]
			ISR_Control.Next_ISR=NULL_PTR;
 8002012:	4b09      	ldr	r3, [pc, #36]	; (8002038 <OS_CAT2_ISR+0xb4>)
 8002014:	2200      	movs	r2, #0
 8002016:	605a      	str	r2, [r3, #4]
		OS_Control.Call_Leve=TASK_LEVEL;
 8002018:	4b05      	ldr	r3, [pc, #20]	; (8002030 <OS_CAT2_ISR+0xac>)
 800201a:	2200      	movs	r2, #0
 800201c:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
		Schedule();
 8002020:	f000 fb92 	bl	8002748 <Schedule>
		trigger_OS_PendSV();
 8002024:	f7ff fe90 	bl	8001d48 <trigger_OS_PendSV>
}
 8002028:	bf00      	nop
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20000264 	.word	0x20000264
 8002034:	2000007c 	.word	0x2000007c
 8002038:	2000025c 	.word	0x2000025c

0800203c <FIFO_init>:
 *  Created on : 27/4/2023
 *  Author     : Salama mohamed
 ************************************************/
#include"MY_RTOS_FIFO.h"
/* *********************************** */
Buffer_status FIFO_init (FIFO_Buf_t* fifo,element_type* buff , unsigned int length){
 800203c:	b480      	push	{r7}
 800203e:	b085      	sub	sp, #20
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]

	if(!buff )
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <FIFO_init+0x16>
		return FIFO_NULL;
 800204e:	2303      	movs	r3, #3
 8002050:	e011      	b.n	8002076 <FIFO_init+0x3a>

	fifo->base = buff ;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	68ba      	ldr	r2, [r7, #8]
 8002056:	60da      	str	r2, [r3, #12]
	fifo->head = fifo->base ;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	605a      	str	r2, [r3, #4]
	fifo->tail = fifo->base ;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	68da      	ldr	r2, [r3, #12]
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	609a      	str	r2, [r3, #8]
	fifo->length = length;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	611a      	str	r2, [r3, #16]
	fifo->counter=0;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]

	return FIFO_NO_ERROR;
 8002074:	2300      	movs	r3, #0

}
 8002076:	4618      	mov	r0, r3
 8002078:	3714      	adds	r7, #20
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr

08002080 <FIFO_enqueue>:

/* *********************************** */

Buffer_status FIFO_enqueue (FIFO_Buf_t* fifo,element_type item){
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]

	/* fifo null*/

	if (!fifo->base || !fifo->length)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d003      	beq.n	800209a <FIFO_enqueue+0x1a>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <FIFO_enqueue+0x1e>
		return FIFO_NULL;
 800209a:	2303      	movs	r3, #3
 800209c:	e02d      	b.n	80020fa <FIFO_enqueue+0x7a>
	/*fifo is full*/

	/* fifo full */
	if ((fifo->head == fifo->tail) && (fifo->counter == fifo->length))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685a      	ldr	r2, [r3, #4]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d107      	bne.n	80020ba <FIFO_enqueue+0x3a>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d101      	bne.n	80020ba <FIFO_enqueue+0x3a>
		return FIFO_FULL;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e01f      	b.n	80020fa <FIFO_enqueue+0x7a>

	*(fifo->tail)=item;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	683a      	ldr	r2, [r7, #0]
 80020c0:	601a      	str	r2, [r3, #0]
	fifo->counter++;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	1c5a      	adds	r2, r3, #1
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	601a      	str	r2, [r3, #0]

	/*for circular fifo again */

	/* circular enqueue */
	if (fifo->tail == (((unsigned int)fifo->base + (4*fifo->length )) - 4 ))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	68d2      	ldr	r2, [r2, #12]
 80020d4:	4611      	mov	r1, r2
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	6912      	ldr	r2, [r2, #16]
 80020da:	0092      	lsls	r2, r2, #2
 80020dc:	440a      	add	r2, r1
 80020de:	3a04      	subs	r2, #4
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d104      	bne.n	80020ee <FIFO_enqueue+0x6e>
		fifo->tail = fifo->base;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68da      	ldr	r2, [r3, #12]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	e004      	b.n	80020f8 <FIFO_enqueue+0x78>
	else
		fifo->tail++;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	1d1a      	adds	r2, r3, #4
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	609a      	str	r2, [r3, #8]

	return FIFO_NO_ERROR;
 80020f8:	2300      	movs	r3, #0


}
 80020fa:	4618      	mov	r0, r3
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr

08002104 <FIFO_is_full>:



/* *********************************** */

Buffer_status FIFO_is_full (FIFO_Buf_t* fifo){
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]

	if(!fifo->head || !fifo->base || !fifo->tail)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d007      	beq.n	8002124 <FIFO_is_full+0x20>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d003      	beq.n	8002124 <FIFO_is_full+0x20>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d101      	bne.n	8002128 <FIFO_is_full+0x24>
		return FIFO_NULL;
 8002124:	2303      	movs	r3, #3
 8002126:	e00e      	b.n	8002146 <FIFO_is_full+0x42>
	if(fifo->counter == fifo->length)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	429a      	cmp	r2, r3
 8002132:	d101      	bne.n	8002138 <FIFO_is_full+0x34>
		return FIFO_FULL;
 8002134:	2301      	movs	r3, #1
 8002136:	e006      	b.n	8002146 <FIFO_is_full+0x42>
	if(fifo->counter ==0)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d101      	bne.n	8002144 <FIFO_is_full+0x40>
		return FIFO_EMPTY;
 8002140:	2302      	movs	r3, #2
 8002142:	e000      	b.n	8002146 <FIFO_is_full+0x42>

	return FIFO_NOT_FULL;
 8002144:	2304      	movs	r3, #4
}
 8002146:	4618      	mov	r0, r3
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr

08002150 <EXTI0_IRQHandler>:
void OS_CAT2_ISR(uint8 ISR_ID);

CAT2 CAT2_Table[10]={{EXTI0,NOT_Pending,3},{EXTI1,NOT_Pending,2},{EXTI2,NOT_Pending,1}};

void EXTI0_IRQHandler(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
	CAT2_Table[0].State=Pending;
 8002154:	4b03      	ldr	r3, [pc, #12]	; (8002164 <EXTI0_IRQHandler+0x14>)
 8002156:	2200      	movs	r2, #0
 8002158:	711a      	strb	r2, [r3, #4]
	OS_CAT2_ISR(0);
 800215a:	2000      	movs	r0, #0
 800215c:	f7ff ff12 	bl	8001f84 <OS_CAT2_ISR>
}
 8002160:	bf00      	nop
 8002162:	bd80      	pop	{r7, pc}
 8002164:	2000007c 	.word	0x2000007c

08002168 <EXTI0>:


void EXTI0(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
	MCAL_Set_Pending_IRQ(7);
 800216c:	2007      	movs	r0, #7
 800216e:	f7ff fc01 	bl	8001974 <MCAL_Set_Pending_IRQ>
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}

08002176 <EXTI1>:
void EXTI1(void)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	af00      	add	r7, sp, #0
	MCAL_Set_Pending_IRQ(7);
 800217a:	2007      	movs	r0, #7
 800217c:	f7ff fbfa 	bl	8001974 <MCAL_Set_Pending_IRQ>
}
 8002180:	bf00      	nop
 8002182:	bd80      	pop	{r7, pc}

08002184 <EXTI2>:
void EXTI2(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
	MCAL_Set_Pending_IRQ(7);
 8002188:	2007      	movs	r0, #7
 800218a:	f7ff fbf3 	bl	8001974 <MCAL_Set_Pending_IRQ>
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
	...

08002194 <MYRTOS_IdleTask>:
extern TaskRefType* Ready_QUEUE_FIFO[10] ;
TaskRefType MYRTOS_idleTask;

// idle task
void MYRTOS_IdleTask()
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
	IdleTaskLED ^=1;
 8002198:	4b0b      	ldr	r3, [pc, #44]	; (80021c8 <MYRTOS_IdleTask+0x34>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	f083 0301 	eor.w	r3, r3, #1
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <MYRTOS_IdleTask+0x34>)
 80021a4:	701a      	strb	r2, [r3, #0]
	IdleTaskLED ^=1;
 80021a6:	4b08      	ldr	r3, [pc, #32]	; (80021c8 <MYRTOS_IdleTask+0x34>)
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	f083 0301 	eor.w	r3, r3, #1
 80021ae:	b2da      	uxtb	r2, r3
 80021b0:	4b05      	ldr	r3, [pc, #20]	; (80021c8 <MYRTOS_IdleTask+0x34>)
 80021b2:	701a      	strb	r2, [r3, #0]
	while(1)
	{
		IdleTaskLED ^=1;
 80021b4:	4b04      	ldr	r3, [pc, #16]	; (80021c8 <MYRTOS_IdleTask+0x34>)
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	f083 0301 	eor.w	r3, r3, #1
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	4b02      	ldr	r3, [pc, #8]	; (80021c8 <MYRTOS_IdleTask+0x34>)
 80021c0:	701a      	strb	r2, [r3, #0]
		__asm("WFE");
 80021c2:	bf20      	wfe
		IdleTaskLED ^=1;
 80021c4:	e7f6      	b.n	80021b4 <MYRTOS_IdleTask+0x20>
 80021c6:	bf00      	nop
 80021c8:	20000458 	.word	0x20000458

080021cc <PendSV_Handler>:
* 				such as saving and restoring task context, updating task states,
* 				or performing other operations related to task scheduling or context management.
*****************************************************************************************/
__attribute ((naked)) void PendSV_Handler()
{
	if(OS_Control.NextTask != NULL)
 80021cc:	4b9a      	ldr	r3, [pc, #616]	; (8002438 <PendSV_Handler+0x26c>)
 80021ce:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f000 8125 	beq.w	8002422 <PendSV_Handler+0x256>
	{
		if(OS_Control.CurrentTask->TaskType!=Basic_Task||OS_Control.CurrentTask->TaskState!=Suspend)
 80021d8:	4b97      	ldr	r3, [pc, #604]	; (8002438 <PendSV_Handler+0x26c>)
 80021da:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80021de:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d106      	bne.n	80021f4 <PendSV_Handler+0x28>
 80021e6:	4b94      	ldr	r3, [pc, #592]	; (8002438 <PendSV_Handler+0x26c>)
 80021e8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80021ec:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d067      	beq.n	80022c4 <PendSV_Handler+0xf8>
		{
			//====================================
			//Save the Context of the Current Task
			//====================================
			//Get the Current Task "Current PSP from CPU register" as CPU Push
			OS_GET_PSP(OS_Control.CurrentTask->Current_PSP);
 80021f4:	4b90      	ldr	r3, [pc, #576]	; (8002438 <PendSV_Handler+0x26c>)
 80021f6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80021fa:	f3ef 8009 	mrs	r0, PSP
 80021fe:	4602      	mov	r2, r0
 8002200:	615a      	str	r2, [r3, #20]
			//using this Current_PSP store from R4 to R11
			OS_Control.CurrentTask->Current_PSP-- ;
 8002202:	4b8d      	ldr	r3, [pc, #564]	; (8002438 <PendSV_Handler+0x26c>)
 8002204:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002208:	695a      	ldr	r2, [r3, #20]
 800220a:	3a04      	subs	r2, #4
 800220c:	615a      	str	r2, [r3, #20]
			__asm volatile("mov %0,r4 " : "=r" (*(OS_Control.CurrentTask->Current_PSP))  );
 800220e:	4b8a      	ldr	r3, [pc, #552]	; (8002438 <PendSV_Handler+0x26c>)
 8002210:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	4622      	mov	r2, r4
 8002218:	601a      	str	r2, [r3, #0]
			OS_Control.CurrentTask->Current_PSP-- ;
 800221a:	4b87      	ldr	r3, [pc, #540]	; (8002438 <PendSV_Handler+0x26c>)
 800221c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002220:	695a      	ldr	r2, [r3, #20]
 8002222:	3a04      	subs	r2, #4
 8002224:	615a      	str	r2, [r3, #20]
			__asm volatile("mov %0,r5 " : "=r" (*(OS_Control.CurrentTask->Current_PSP))  );
 8002226:	4b84      	ldr	r3, [pc, #528]	; (8002438 <PendSV_Handler+0x26c>)
 8002228:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	462a      	mov	r2, r5
 8002230:	601a      	str	r2, [r3, #0]
			OS_Control.CurrentTask->Current_PSP-- ;
 8002232:	4b81      	ldr	r3, [pc, #516]	; (8002438 <PendSV_Handler+0x26c>)
 8002234:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002238:	695a      	ldr	r2, [r3, #20]
 800223a:	3a04      	subs	r2, #4
 800223c:	615a      	str	r2, [r3, #20]
			__asm volatile("mov %0,r6 " : "=r" (*(OS_Control.CurrentTask->Current_PSP))  );
 800223e:	4b7e      	ldr	r3, [pc, #504]	; (8002438 <PendSV_Handler+0x26c>)
 8002240:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002244:	695b      	ldr	r3, [r3, #20]
 8002246:	4632      	mov	r2, r6
 8002248:	601a      	str	r2, [r3, #0]
			OS_Control.CurrentTask->Current_PSP-- ;
 800224a:	4b7b      	ldr	r3, [pc, #492]	; (8002438 <PendSV_Handler+0x26c>)
 800224c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002250:	695a      	ldr	r2, [r3, #20]
 8002252:	3a04      	subs	r2, #4
 8002254:	615a      	str	r2, [r3, #20]
			__asm volatile("mov %0,r7 " : "=r" (*(OS_Control.CurrentTask->Current_PSP))  );
 8002256:	4b78      	ldr	r3, [pc, #480]	; (8002438 <PendSV_Handler+0x26c>)
 8002258:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	463a      	mov	r2, r7
 8002260:	601a      	str	r2, [r3, #0]
			OS_Control.CurrentTask->Current_PSP-- ;
 8002262:	4b75      	ldr	r3, [pc, #468]	; (8002438 <PendSV_Handler+0x26c>)
 8002264:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002268:	695a      	ldr	r2, [r3, #20]
 800226a:	3a04      	subs	r2, #4
 800226c:	615a      	str	r2, [r3, #20]
			__asm volatile("mov %0,r8 " : "=r" (*(OS_Control.CurrentTask->Current_PSP))  );
 800226e:	4b72      	ldr	r3, [pc, #456]	; (8002438 <PendSV_Handler+0x26c>)
 8002270:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002274:	695b      	ldr	r3, [r3, #20]
 8002276:	4642      	mov	r2, r8
 8002278:	601a      	str	r2, [r3, #0]
			OS_Control.CurrentTask->Current_PSP-- ;
 800227a:	4b6f      	ldr	r3, [pc, #444]	; (8002438 <PendSV_Handler+0x26c>)
 800227c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002280:	695a      	ldr	r2, [r3, #20]
 8002282:	3a04      	subs	r2, #4
 8002284:	615a      	str	r2, [r3, #20]
			__asm volatile("mov %0,r9 " : "=r" (*(OS_Control.CurrentTask->Current_PSP))  );
 8002286:	4b6c      	ldr	r3, [pc, #432]	; (8002438 <PendSV_Handler+0x26c>)
 8002288:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	464a      	mov	r2, r9
 8002290:	601a      	str	r2, [r3, #0]
			OS_Control.CurrentTask->Current_PSP-- ;
 8002292:	4b69      	ldr	r3, [pc, #420]	; (8002438 <PendSV_Handler+0x26c>)
 8002294:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002298:	695a      	ldr	r2, [r3, #20]
 800229a:	3a04      	subs	r2, #4
 800229c:	615a      	str	r2, [r3, #20]
			__asm volatile("mov %0,r10 " : "=r" (*(OS_Control.CurrentTask->Current_PSP))  );
 800229e:	4b66      	ldr	r3, [pc, #408]	; (8002438 <PendSV_Handler+0x26c>)
 80022a0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022a4:	695b      	ldr	r3, [r3, #20]
 80022a6:	4652      	mov	r2, sl
 80022a8:	601a      	str	r2, [r3, #0]
			OS_Control.CurrentTask->Current_PSP-- ;
 80022aa:	4b63      	ldr	r3, [pc, #396]	; (8002438 <PendSV_Handler+0x26c>)
 80022ac:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022b0:	695a      	ldr	r2, [r3, #20]
 80022b2:	3a04      	subs	r2, #4
 80022b4:	615a      	str	r2, [r3, #20]
			__asm volatile("mov %0,r11 " : "=r" (*(OS_Control.CurrentTask->Current_PSP))  );
 80022b6:	4b60      	ldr	r3, [pc, #384]	; (8002438 <PendSV_Handler+0x26c>)
 80022b8:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	465a      	mov	r2, fp
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	e041      	b.n	8002348 <PendSV_Handler+0x17c>
			 */
		}
		else
		{
			//basic task reallocate stack
			OS_Control.CurrentTask->Current_PSP= OS_Control.CurrentTask->_S_PSP_Task ;
 80022c4:	4b5c      	ldr	r3, [pc, #368]	; (8002438 <PendSV_Handler+0x26c>)
 80022c6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022ca:	68da      	ldr	r2, [r3, #12]
 80022cc:	4b5a      	ldr	r3, [pc, #360]	; (8002438 <PendSV_Handler+0x26c>)
 80022ce:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022d2:	615a      	str	r2, [r3, #20]
			OS_Control.CurrentTask->Current_PSP-- ;
 80022d4:	4b58      	ldr	r3, [pc, #352]	; (8002438 <PendSV_Handler+0x26c>)
 80022d6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022da:	695a      	ldr	r2, [r3, #20]
 80022dc:	3a04      	subs	r2, #4
 80022de:	615a      	str	r2, [r3, #20]
			*(OS_Control.CurrentTask->Current_PSP) = 0x01000000;
 80022e0:	4b55      	ldr	r3, [pc, #340]	; (8002438 <PendSV_Handler+0x26c>)
 80022e2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022e6:	695b      	ldr	r3, [r3, #20]
 80022e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80022ec:	601a      	str	r2, [r3, #0]
			OS_Control.CurrentTask->Current_PSP-- ;
 80022ee:	4b52      	ldr	r3, [pc, #328]	; (8002438 <PendSV_Handler+0x26c>)
 80022f0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80022f4:	695a      	ldr	r2, [r3, #20]
 80022f6:	3a04      	subs	r2, #4
 80022f8:	615a      	str	r2, [r3, #20]
			*(OS_Control.CurrentTask->Current_PSP) = (uint32_t)OS_Control.CurrentTask->P_TaskEntry ;
 80022fa:	4b4f      	ldr	r3, [pc, #316]	; (8002438 <PendSV_Handler+0x26c>)
 80022fc:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	4b4d      	ldr	r3, [pc, #308]	; (8002438 <PendSV_Handler+0x26c>)
 8002304:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002308:	695b      	ldr	r3, [r3, #20]
 800230a:	601a      	str	r2, [r3, #0]
			OS_Control.CurrentTask->Current_PSP-- ;
 800230c:	4b4a      	ldr	r3, [pc, #296]	; (8002438 <PendSV_Handler+0x26c>)
 800230e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002312:	695a      	ldr	r2, [r3, #20]
 8002314:	3a04      	subs	r2, #4
 8002316:	615a      	str	r2, [r3, #20]
			*(OS_Control.CurrentTask->Current_PSP)  = 0xFFFFFFFD ;
 8002318:	4b47      	ldr	r3, [pc, #284]	; (8002438 <PendSV_Handler+0x26c>)
 800231a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800231e:	695b      	ldr	r3, [r3, #20]
 8002320:	f06f 0202 	mvn.w	r2, #2
 8002324:	601a      	str	r2, [r3, #0]
			//set R0 to R12 by value 0
			for (int  i=0 ; i< 13 ; i++ )
 8002326:	2400      	movs	r4, #0
 8002328:	e00c      	b.n	8002344 <PendSV_Handler+0x178>
			{
				OS_Control.CurrentTask->Current_PSP-- ;
 800232a:	4b43      	ldr	r3, [pc, #268]	; (8002438 <PendSV_Handler+0x26c>)
 800232c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002330:	695a      	ldr	r2, [r3, #20]
 8002332:	3a04      	subs	r2, #4
 8002334:	615a      	str	r2, [r3, #20]
				*(OS_Control.CurrentTask->Current_PSP)  = 0 ;
 8002336:	4b40      	ldr	r3, [pc, #256]	; (8002438 <PendSV_Handler+0x26c>)
 8002338:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
			for (int  i=0 ; i< 13 ; i++ )
 8002342:	3401      	adds	r4, #1
 8002344:	2c0c      	cmp	r4, #12
 8002346:	ddf0      	ble.n	800232a <PendSV_Handler+0x15e>

		}
		//====================================
		//Restore the Context of the Next Task
		//====================================
		OS_Control.CurrentTask = OS_Control.NextTask ;
 8002348:	4b3b      	ldr	r3, [pc, #236]	; (8002438 <PendSV_Handler+0x26c>)
 800234a:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800234e:	4a3a      	ldr	r2, [pc, #232]	; (8002438 <PendSV_Handler+0x26c>)
 8002350:	f8c2 31a0 	str.w	r3, [r2, #416]	; 0x1a0
		__asm volatile("mov r11,%0 " : : "r" (*(OS_Control.CurrentTask->Current_PSP))  );
 8002354:	4b38      	ldr	r3, [pc, #224]	; (8002438 <PendSV_Handler+0x26c>)
 8002356:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800235a:	695b      	ldr	r3, [r3, #20]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	469b      	mov	fp, r3
		OS_Control.CurrentTask->Current_PSP++ ;
 8002360:	4b35      	ldr	r3, [pc, #212]	; (8002438 <PendSV_Handler+0x26c>)
 8002362:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002366:	695a      	ldr	r2, [r3, #20]
 8002368:	3204      	adds	r2, #4
 800236a:	615a      	str	r2, [r3, #20]
		__asm volatile("mov r10,%0 " : : "r" (*(OS_Control.CurrentTask->Current_PSP))  );
 800236c:	4b32      	ldr	r3, [pc, #200]	; (8002438 <PendSV_Handler+0x26c>)
 800236e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002372:	695b      	ldr	r3, [r3, #20]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	469a      	mov	sl, r3
		OS_Control.CurrentTask->Current_PSP++ ;
 8002378:	4b2f      	ldr	r3, [pc, #188]	; (8002438 <PendSV_Handler+0x26c>)
 800237a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800237e:	695a      	ldr	r2, [r3, #20]
 8002380:	3204      	adds	r2, #4
 8002382:	615a      	str	r2, [r3, #20]
		__asm volatile("mov r9,%0 " : : "r" (*(OS_Control.CurrentTask->Current_PSP))  );
 8002384:	4b2c      	ldr	r3, [pc, #176]	; (8002438 <PendSV_Handler+0x26c>)
 8002386:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800238a:	695b      	ldr	r3, [r3, #20]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4699      	mov	r9, r3
		OS_Control.CurrentTask->Current_PSP++ ;
 8002390:	4b29      	ldr	r3, [pc, #164]	; (8002438 <PendSV_Handler+0x26c>)
 8002392:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002396:	695a      	ldr	r2, [r3, #20]
 8002398:	3204      	adds	r2, #4
 800239a:	615a      	str	r2, [r3, #20]
		__asm volatile("mov r8,%0 " : : "r" (*(OS_Control.CurrentTask->Current_PSP))  );
 800239c:	4b26      	ldr	r3, [pc, #152]	; (8002438 <PendSV_Handler+0x26c>)
 800239e:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80023a2:	695b      	ldr	r3, [r3, #20]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4698      	mov	r8, r3
		OS_Control.CurrentTask->Current_PSP++ ;
 80023a8:	4b23      	ldr	r3, [pc, #140]	; (8002438 <PendSV_Handler+0x26c>)
 80023aa:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80023ae:	695a      	ldr	r2, [r3, #20]
 80023b0:	3204      	adds	r2, #4
 80023b2:	615a      	str	r2, [r3, #20]
		__asm volatile("mov r7,%0 " : : "r" (*(OS_Control.CurrentTask->Current_PSP))  );
 80023b4:	4b20      	ldr	r3, [pc, #128]	; (8002438 <PendSV_Handler+0x26c>)
 80023b6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80023ba:	695b      	ldr	r3, [r3, #20]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	461f      	mov	r7, r3
		OS_Control.CurrentTask->Current_PSP++ ;
 80023c0:	4b1d      	ldr	r3, [pc, #116]	; (8002438 <PendSV_Handler+0x26c>)
 80023c2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80023c6:	695a      	ldr	r2, [r3, #20]
 80023c8:	3204      	adds	r2, #4
 80023ca:	615a      	str	r2, [r3, #20]
		__asm volatile("mov r6,%0 " : : "r" (*(OS_Control.CurrentTask->Current_PSP))  );
 80023cc:	4b1a      	ldr	r3, [pc, #104]	; (8002438 <PendSV_Handler+0x26c>)
 80023ce:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80023d2:	695b      	ldr	r3, [r3, #20]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	461e      	mov	r6, r3
		OS_Control.CurrentTask->Current_PSP++ ;
 80023d8:	4b17      	ldr	r3, [pc, #92]	; (8002438 <PendSV_Handler+0x26c>)
 80023da:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80023de:	695a      	ldr	r2, [r3, #20]
 80023e0:	3204      	adds	r2, #4
 80023e2:	615a      	str	r2, [r3, #20]
		__asm volatile("mov r5,%0 " : : "r" (*(OS_Control.CurrentTask->Current_PSP))  );
 80023e4:	4b14      	ldr	r3, [pc, #80]	; (8002438 <PendSV_Handler+0x26c>)
 80023e6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80023ea:	695b      	ldr	r3, [r3, #20]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	461d      	mov	r5, r3
		OS_Control.CurrentTask->Current_PSP++ ;
 80023f0:	4b11      	ldr	r3, [pc, #68]	; (8002438 <PendSV_Handler+0x26c>)
 80023f2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80023f6:	695a      	ldr	r2, [r3, #20]
 80023f8:	3204      	adds	r2, #4
 80023fa:	615a      	str	r2, [r3, #20]
		__asm volatile("mov r4,%0 " : : "r" (*(OS_Control.CurrentTask->Current_PSP))  );
 80023fc:	4b0e      	ldr	r3, [pc, #56]	; (8002438 <PendSV_Handler+0x26c>)
 80023fe:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002402:	695b      	ldr	r3, [r3, #20]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	461c      	mov	r4, r3
		OS_Control.CurrentTask->Current_PSP++ ;
 8002408:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <PendSV_Handler+0x26c>)
 800240a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800240e:	695a      	ldr	r2, [r3, #20]
 8002410:	3204      	adds	r2, #4
 8002412:	615a      	str	r2, [r3, #20]
		//update PSP and exit
		OS_SET_PSP(OS_Control.CurrentTask->Current_PSP);
 8002414:	4b08      	ldr	r3, [pc, #32]	; (8002438 <PendSV_Handler+0x26c>)
 8002416:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800241a:	695b      	ldr	r3, [r3, #20]
 800241c:	4618      	mov	r0, r3
 800241e:	f380 8809 	msr	PSP, r0
		// return to next task
	}
	OS_Control.NextTask = NULL ;
 8002422:	4b05      	ldr	r3, [pc, #20]	; (8002438 <PendSV_Handler+0x26c>)
 8002424:	2200      	movs	r2, #0
 8002426:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	OS_Control.Call_Leve=TASK_LEVEL;
 800242a:	4b03      	ldr	r3, [pc, #12]	; (8002438 <PendSV_Handler+0x26c>)
 800242c:	2200      	movs	r2, #0
 800242e:	f883 21a9 	strb.w	r2, [r3, #425]	; 0x1a9
	__asm volatile("BX LR");
 8002432:	4770      	bx	lr
}
 8002434:	bf00      	nop
 8002436:	bf00      	nop
 8002438:	20000264 	.word	0x20000264

0800243c <MYRTOS_Create_MainStack>:
* @Fn          - MYRTOS_Create_MainStack
* @brief       - Creates the main stack for the MYRTOS (My Real-Time Operating System)
* @retval      - None
******************************************************************************************/
void MYRTOS_Create_MainStack()
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
	OS_Control._S_MSP_Task = &_estack;
 8002440:	4a0b      	ldr	r2, [pc, #44]	; (8002470 <MYRTOS_Create_MainStack+0x34>)
 8002442:	4b0c      	ldr	r3, [pc, #48]	; (8002474 <MYRTOS_Create_MainStack+0x38>)
 8002444:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	OS_Control._E_MSP_Task = OS_Control._S_MSP_Task - MainStackSize;
 8002448:	4b0a      	ldr	r3, [pc, #40]	; (8002474 <MYRTOS_Create_MainStack+0x38>)
 800244a:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 800244e:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
 8002452:	4a08      	ldr	r2, [pc, #32]	; (8002474 <MYRTOS_Create_MainStack+0x38>)
 8002454:	f8c2 3194 	str.w	r3, [r2, #404]	; 0x194
	//Aligned 8 Bytes spaces between Main Task and PSP tasks
	OS_Control.PSP_Task_Locator = (OS_Control._E_MSP_Task - 8);
 8002458:	4b06      	ldr	r3, [pc, #24]	; (8002474 <MYRTOS_Create_MainStack+0x38>)
 800245a:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800245e:	3b08      	subs	r3, #8
 8002460:	4a04      	ldr	r2, [pc, #16]	; (8002474 <MYRTOS_Create_MainStack+0x38>)
 8002462:	f8c2 3198 	str.w	r3, [r2, #408]	; 0x198
	//if (_E_MSP_Task <&_eheap) Error:excedded the available stack size
}
 8002466:	bf00      	nop
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	20005000 	.word	0x20005000
 8002474:	20000264 	.word	0x20000264

08002478 <MYRTOS_Init>:
* @Fn          - MYRTOS_Init
* @brief       - Initializes the MYRTOS (My Real-Time Operating System)
* @retval      - The error code indicating the success or failure of the initialization process
******************************************************************************************/
MY_RTOS_ErrorID MYRTOS_Init()
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
	MY_RTOS_ErrorID error = NO_ERROR ;
 800247e:	2300      	movs	r3, #0
 8002480:	71fb      	strb	r3, [r7, #7]
	//Update OS Mode (OSsuspend)
	OS_Control.OSmodeID = OSsuspend ;
 8002482:	4b15      	ldr	r3, [pc, #84]	; (80024d8 <MYRTOS_Init+0x60>)
 8002484:	2200      	movs	r2, #0
 8002486:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
	//Create main Stack for OS
	MYRTOS_Create_MainStack();
 800248a:	f7ff ffd7 	bl	800243c <MYRTOS_Create_MainStack>
	//Create OS Ready Queue
	if (FIFO_init(&Ready_QUEUE, Ready_QUEUE_FIFO, 100) !=FIFO_NO_ERROR)
 800248e:	2264      	movs	r2, #100	; 0x64
 8002490:	4912      	ldr	r1, [pc, #72]	; (80024dc <MYRTOS_Init+0x64>)
 8002492:	4813      	ldr	r0, [pc, #76]	; (80024e0 <MYRTOS_Init+0x68>)
 8002494:	f7ff fdd2 	bl	800203c <FIFO_init>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MYRTOS_Init+0x2a>
	{
		error = Ready_Queue_Init_Error ;
 800249e:	2301      	movs	r3, #1
 80024a0:	71fb      	strb	r3, [r7, #7]
	}
	//Configure IDLE TASK
	strcpy (MYRTOS_idleTask.Task_Name, "idleTask");
 80024a2:	4b10      	ldr	r3, [pc, #64]	; (80024e4 <MYRTOS_Init+0x6c>)
 80024a4:	4a10      	ldr	r2, [pc, #64]	; (80024e8 <MYRTOS_Init+0x70>)
 80024a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80024a8:	c303      	stmia	r3!, {r0, r1}
 80024aa:	701a      	strb	r2, [r3, #0]
	MYRTOS_idleTask.priority = 0 ;
 80024ac:	4b0f      	ldr	r3, [pc, #60]	; (80024ec <MYRTOS_Init+0x74>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	711a      	strb	r2, [r3, #4]
	MYRTOS_idleTask.P_TaskEntry = MYRTOS_IdleTask ;
 80024b2:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <MYRTOS_Init+0x74>)
 80024b4:	4a0e      	ldr	r2, [pc, #56]	; (80024f0 <MYRTOS_Init+0x78>)
 80024b6:	609a      	str	r2, [r3, #8]
	MYRTOS_idleTask.Stack_Size = 300 ;
 80024b8:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <MYRTOS_Init+0x74>)
 80024ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80024be:	601a      	str	r2, [r3, #0]
	MYRTOS_CreateTask(&MYRTOS_idleTask);
 80024c0:	480a      	ldr	r0, [pc, #40]	; (80024ec <MYRTOS_Init+0x74>)
 80024c2:	f000 f855 	bl	8002570 <MYRTOS_CreateTask>
	MYRTOS_idleTask.TaskSchedlerType=FULL_PREEMPTIVE;
 80024c6:	4b09      	ldr	r3, [pc, #36]	; (80024ec <MYRTOS_Init+0x74>)
 80024c8:	2201      	movs	r2, #1
 80024ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	return error ;
 80024ce:	79fb      	ldrb	r3, [r7, #7]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	20000264 	.word	0x20000264
 80024dc:	20000470 	.word	0x20000470
 80024e0:	2000045c 	.word	0x2000045c
 80024e4:	20000428 	.word	0x20000428
 80024e8:	080039cc 	.word	0x080039cc
 80024ec:	20000410 	.word	0x20000410
 80024f0:	08002195 	.word	0x08002195

080024f4 <MyRTOS_Create_TaskStack>:
* @brief       - Creates the stack for a specific task in MyRTOS
* @param [in]  - Tref: Pointer to the TaskRefType structure representing the task
* @retval      - None
*****************************************************************************************/
void MyRTOS_Create_TaskStack(TaskRefType* Tref)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
	 * DUMMY Value
	 * XPSR should T =1 to thumb mode
	 * LR = 0xFFFFFFFD (EXC_RETURN)Return to thread with PSP
	 */
	//set current PSP
	Tref->Current_PSP = Tref->_S_PSP_Task ;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	461a      	mov	r2, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	615a      	str	r2, [r3, #20]
	Tref->Current_PSP-- ;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	1f1a      	subs	r2, r3, #4
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	615a      	str	r2, [r3, #20]
	*(Tref->Current_PSP) = 0x01000000;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002518:	601a      	str	r2, [r3, #0]
	Tref->Current_PSP-- ;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	695b      	ldr	r3, [r3, #20]
 800251e:	1f1a      	subs	r2, r3, #4
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	615a      	str	r2, [r3, #20]
	*(Tref->Current_PSP) = (uint32_t)Tref->P_TaskEntry ;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	695b      	ldr	r3, [r3, #20]
 800252c:	601a      	str	r2, [r3, #0]
	Tref->Current_PSP-- ;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	1f1a      	subs	r2, r3, #4
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	615a      	str	r2, [r3, #20]
	*(Tref->Current_PSP)  = 0xFFFFFFFD ;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	695b      	ldr	r3, [r3, #20]
 800253c:	f06f 0202 	mvn.w	r2, #2
 8002540:	601a      	str	r2, [r3, #0]
	//set R0 to R12 by value 0
	for (int  i=0 ; i< 13 ; i++ )
 8002542:	2300      	movs	r3, #0
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	e00b      	b.n	8002560 <MyRTOS_Create_TaskStack+0x6c>
	{
		Tref->Current_PSP-- ;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	695b      	ldr	r3, [r3, #20]
 800254c:	1f1a      	subs	r2, r3, #4
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	615a      	str	r2, [r3, #20]
		*(Tref->Current_PSP)  = 0 ;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	2200      	movs	r2, #0
 8002558:	601a      	str	r2, [r3, #0]
	for (int  i=0 ; i< 13 ; i++ )
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	3301      	adds	r3, #1
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2b0c      	cmp	r3, #12
 8002564:	ddf0      	ble.n	8002548 <MyRTOS_Create_TaskStack+0x54>
	}
}
 8002566:	bf00      	nop
 8002568:	3714      	adds	r7, #20
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <MYRTOS_CreateTask>:
* @brief       - Creates a new task in MyRTOS
* @param [in]  - Tref: Pointer to the TaskRefType structure representing the task
* @retval      - The error code indicating the success or failure of the task creation
*******************************************************************************************/
void MYRTOS_CreateTask(TaskRefType* Tref)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
	//Create Its OWN PSP Stack
	// Start PSP Stack for Tref
	Tref->_S_PSP_Task = OS_Control.PSP_Task_Locator;
 8002578:	4b1d      	ldr	r3, [pc, #116]	; (80025f0 <MYRTOS_CreateTask+0x80>)
 800257a:	f8d3 2198 	ldr.w	r2, [r3, #408]	; 0x198
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	60da      	str	r2, [r3, #12]
	// End PSP Stack for Tref
	Tref->_E_PSP_Task = Tref->_S_PSP_Task - Tref->Stack_Size ;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68da      	ldr	r2, [r3, #12]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	1ad2      	subs	r2, r2, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	611a      	str	r2, [r3, #16]
	//check that the stack task  does not exceed the stack size
	if(Tref->_E_PSP_Task < (uint32_t)(&(_eheap)))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	4a17      	ldr	r2, [pc, #92]	; (80025f4 <MYRTOS_CreateTask+0x84>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d201      	bcs.n	800259e <MYRTOS_CreateTask+0x2e>
	{
		HardFault_Handler();
 800259a:	f7ff fbc3 	bl	8001d24 <HardFault_Handler>
	}
	//Aligned 8 Bytes spaces between Current Task PSP and next
	OS_Control.PSP_Task_Locator=(Tref->_E_PSP_Task-8);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	3b08      	subs	r3, #8
 80025a4:	4a12      	ldr	r2, [pc, #72]	; (80025f0 <MYRTOS_CreateTask+0x80>)
 80025a6:	f8c2 3198 	str.w	r3, [r2, #408]	; 0x198
	//Initialize PSP Task Stack
	MyRTOS_Create_TaskStack(Tref);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f7ff ffa2 	bl	80024f4 <MyRTOS_Create_TaskStack>
	//update Scheduler Table
	OS_Control.OSTasks[OS_Control.NoOfActiveTasks]= Tref ;
 80025b0:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <MYRTOS_CreateTask+0x80>)
 80025b2:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80025b6:	490e      	ldr	r1, [pc, #56]	; (80025f0 <MYRTOS_CreateTask+0x80>)
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	OS_Control.NoOfActiveTasks++ ;
 80025be:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <MYRTOS_CreateTask+0x80>)
 80025c0:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80025c4:	3301      	adds	r3, #1
 80025c6:	4a0a      	ldr	r2, [pc, #40]	; (80025f0 <MYRTOS_CreateTask+0x80>)
 80025c8:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c
	//Task by default State is Suspend
	if(Tref->AutoStart)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d003      	beq.n	80025de <MYRTOS_CreateTask+0x6e>
	{
		ActivateTask(Tref);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 f852 	bl	8002680 <ActivateTask>
	}
	else
		Tref->TaskState = Suspend ;
}
 80025dc:	e003      	b.n	80025e6 <MYRTOS_CreateTask+0x76>
		Tref->TaskState = Suspend ;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000264 	.word	0x20000264
 80025f4:	20000c78 	.word	0x20000c78

080025f8 <MYRTOS_STARTOS>:
/****************************************************************************************
 * @Fn          - MYRTOS_CreateTask
 ******************************************************************************************/
void MYRTOS_STARTOS()
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
	OS_Control.CurrentTask=&MYRTOS_idleTask;
 80025fc:	4b1d      	ldr	r3, [pc, #116]	; (8002674 <MYRTOS_STARTOS+0x7c>)
 80025fe:	4a1e      	ldr	r2, [pc, #120]	; (8002678 <MYRTOS_STARTOS+0x80>)
 8002600:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	if(Ready_QUEUE.counter==0)
 8002604:	4b1d      	ldr	r3, [pc, #116]	; (800267c <MYRTOS_STARTOS+0x84>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d10c      	bne.n	8002626 <MYRTOS_STARTOS+0x2e>
	{
		OS_Control.NextTask=&MYRTOS_idleTask;
 800260c:	4b19      	ldr	r3, [pc, #100]	; (8002674 <MYRTOS_STARTOS+0x7c>)
 800260e:	4a1a      	ldr	r2, [pc, #104]	; (8002678 <MYRTOS_STARTOS+0x80>)
 8002610:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
		MYRTOS_idleTask.TaskState=Ready;
 8002614:	4b18      	ldr	r3, [pc, #96]	; (8002678 <MYRTOS_STARTOS+0x80>)
 8002616:	2203      	movs	r2, #3
 8002618:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
		OS_Control.CurrentTask=&MYRTOS_idleTask;
 800261c:	4b15      	ldr	r3, [pc, #84]	; (8002674 <MYRTOS_STARTOS+0x7c>)
 800261e:	4a16      	ldr	r2, [pc, #88]	; (8002678 <MYRTOS_STARTOS+0x80>)
 8002620:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
 8002624:	e001      	b.n	800262a <MYRTOS_STARTOS+0x32>
	}
	else
	{
		Schedule();
 8002626:	f000 f88f 	bl	8002748 <Schedule>
	}
	OS_Control.CurrentTask=&MYRTOS_idleTask;
 800262a:	4b12      	ldr	r3, [pc, #72]	; (8002674 <MYRTOS_STARTOS+0x7c>)
 800262c:	4a12      	ldr	r2, [pc, #72]	; (8002678 <MYRTOS_STARTOS+0x80>)
 800262e:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	//Start Ticker
	Start_Ticker(); // 1ms
 8002632:	f7ff fb9f 	bl	8001d74 <Start_Ticker>
	OS_SET_PSP(OS_Control.CurrentTask->Current_PSP);
 8002636:	4b0f      	ldr	r3, [pc, #60]	; (8002674 <MYRTOS_STARTOS+0x7c>)
 8002638:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	4618      	mov	r0, r3
 8002640:	f380 8809 	msr	PSP, r0
	//Switch Thread Mode SP from MSP to PSP
	OS_Switch_SP_PSP;
 8002644:	f3ef 8014 	mrs	r0, CONTROL
 8002648:	f040 0002 	orr.w	r0, r0, #2
 800264c:	f380 8814 	msr	CONTROL, r0
	OS_Control.OSmodeID = OsRunning ;
 8002650:	4b08      	ldr	r3, [pc, #32]	; (8002674 <MYRTOS_STARTOS+0x7c>)
 8002652:	2201      	movs	r2, #1
 8002654:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
	trigger_OS_PendSV();
 8002658:	f7ff fb76 	bl	8001d48 <trigger_OS_PendSV>
	CPU_Access_Level_Unprivileged();
 800265c:	f3ef 8314 	mrs	r3, CONTROL
 8002660:	f043 0301 	orr.w	r3, r3, #1
 8002664:	f383 8814 	msr	CONTROL, r3
	MYRTOS_idleTask.P_TaskEntry();
 8002668:	4b03      	ldr	r3, [pc, #12]	; (8002678 <MYRTOS_STARTOS+0x80>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	4798      	blx	r3
}
 800266e:	bf00      	nop
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20000264 	.word	0x20000264
 8002678:	20000410 	.word	0x20000410
 800267c:	2000045c 	.word	0x2000045c

08002680 <ActivateTask>:
* @param [in] 		-TaskName:  a reference to the task.
* @retval 			-StatusType
* Note				-The service may be called both on the task level (from a task) and the interrupt level (from ISR).
*/
StatusType ActivateTask(TaskRefType* TaskName)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
	//The specified task TaskName is transferred from the suspended state into the ready state.
	StatusType status=E_OK;
 8002688:	2300      	movs	r3, #0
 800268a:	73fb      	strb	r3, [r7, #15]
	if(NULL==TaskName)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d103      	bne.n	800269a <ActivateTask+0x1a>
	{
		//the task identifier TaskName is invalid
		status=E_ID;
 8002692:	2301      	movs	r3, #1
 8002694:	73fb      	strb	r3, [r7, #15]
		return status;
 8002696:	7bfb      	ldrb	r3, [r7, #15]
 8002698:	e04e      	b.n	8002738 <ActivateTask+0xb8>
	}
	else
	{
		if(TaskName->MultipleActivation==0)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d148      	bne.n	8002736 <ActivateTask+0xb6>
		{
			if(TaskName->TaskState==Suspend)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d13f      	bne.n	800272e <ActivateTask+0xae>
			{
				if(FIFO_is_full(&Ready_QUEUE)==FIFO_NOT_FULL||FIFO_is_full(&Ready_QUEUE)==FIFO_EMPTY)
 80026ae:	4824      	ldr	r0, [pc, #144]	; (8002740 <ActivateTask+0xc0>)
 80026b0:	f7ff fd28 	bl	8002104 <FIFO_is_full>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	d005      	beq.n	80026c6 <ActivateTask+0x46>
 80026ba:	4821      	ldr	r0, [pc, #132]	; (8002740 <ActivateTask+0xc0>)
 80026bc:	f7ff fd22 	bl	8002104 <FIFO_is_full>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d12f      	bne.n	8002726 <ActivateTask+0xa6>
				{
					TaskName->TaskState=Ready;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2203      	movs	r2, #3
 80026ca:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
					if(OS_Control.CurrentTask->TaskSchedlerType!=NONE_PREEMPTIVE)
 80026ce:	4b1d      	ldr	r3, [pc, #116]	; (8002744 <ActivateTask+0xc4>)
 80026d0:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80026d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d02c      	beq.n	8002736 <ActivateTask+0xb6>
					{
						if(TaskName->priority>OS_Control.CurrentTask->priority)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	791a      	ldrb	r2, [r3, #4]
 80026e0:	4b18      	ldr	r3, [pc, #96]	; (8002744 <ActivateTask+0xc4>)
 80026e2:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80026e6:	791b      	ldrb	r3, [r3, #4]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d917      	bls.n	800271c <ActivateTask+0x9c>
						{
							//the new task high priority than CurrentTask
							OS_Control.NextTask=TaskName;
 80026ec:	4a15      	ldr	r2, [pc, #84]	; (8002744 <ActivateTask+0xc4>)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
							//push current Queue
							FIFO_enqueue(&Ready_QUEUE,OS_Control.CurrentTask);
 80026f4:	4b13      	ldr	r3, [pc, #76]	; (8002744 <ActivateTask+0xc4>)
 80026f6:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80026fa:	4619      	mov	r1, r3
 80026fc:	4810      	ldr	r0, [pc, #64]	; (8002740 <ActivateTask+0xc0>)
 80026fe:	f7ff fcbf 	bl	8002080 <FIFO_enqueue>
							if(OS_Control.OSmodeID==OsRunning)
 8002702:	4b10      	ldr	r3, [pc, #64]	; (8002744 <ActivateTask+0xc4>)
 8002704:	f893 31a8 	ldrb.w	r3, [r3, #424]	; 0x1a8
 8002708:	2b01      	cmp	r3, #1
 800270a:	d102      	bne.n	8002712 <ActivateTask+0x92>
							{
								trigger_OS_PendSV();
 800270c:	f7ff fb1c 	bl	8001d48 <trigger_OS_PendSV>
					if(OS_Control.CurrentTask->TaskSchedlerType!=NONE_PREEMPTIVE)
 8002710:	e011      	b.n	8002736 <ActivateTask+0xb6>
							}
							else
							{
								/************************************************************************/
								//Add task to ready buffer
								FIFO_enqueue(&Ready_QUEUE, TaskName);
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	480a      	ldr	r0, [pc, #40]	; (8002740 <ActivateTask+0xc0>)
 8002716:	f7ff fcb3 	bl	8002080 <FIFO_enqueue>
					if(OS_Control.CurrentTask->TaskSchedlerType!=NONE_PREEMPTIVE)
 800271a:	e00c      	b.n	8002736 <ActivateTask+0xb6>
						}
						else
						{
							/************************************************************************/
							//Add task to ready buffer
							FIFO_enqueue(&Ready_QUEUE, TaskName);
 800271c:	6879      	ldr	r1, [r7, #4]
 800271e:	4808      	ldr	r0, [pc, #32]	; (8002740 <ActivateTask+0xc0>)
 8002720:	f7ff fcae 	bl	8002080 <FIFO_enqueue>
					if(OS_Control.CurrentTask->TaskSchedlerType!=NONE_PREEMPTIVE)
 8002724:	e007      	b.n	8002736 <ActivateTask+0xb6>
					}
				}
				else
				{
					// too many task activations of the specified task or there is no enough resources to activate the task.
					status=E_STATE;
 8002726:	2300      	movs	r3, #0
 8002728:	73fb      	strb	r3, [r7, #15]
					return status;
 800272a:	7bfb      	ldrb	r3, [r7, #15]
 800272c:	e004      	b.n	8002738 <ActivateTask+0xb8>
				}
			}
			else
			{
				// the task identifier TaskName is invalid
				status=E_STATE;
 800272e:	2300      	movs	r3, #0
 8002730:	73fb      	strb	r3, [r7, #15]
				return status;
 8002732:	7bfb      	ldrb	r3, [r7, #15]
 8002734:	e000      	b.n	8002738 <ActivateTask+0xb8>
		else
		{
			//later (MultipleActivation property in Basic Task)
		}
	}
	return status;
 8002736:	7bfb      	ldrb	r3, [r7, #15]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	2000045c 	.word	0x2000045c
 8002744:	20000264 	.word	0x20000264

08002748 <Schedule>:
* @param [out] 		-None
* @retval 			-StatusType
* Note				-None
*/
StatusType Schedule(void)
{
 8002748:	b480      	push	{r7}
 800274a:	b087      	sub	sp, #28
 800274c:	af00      	add	r7, sp, #0
	StatusType Error=E_OK;
 800274e:	2300      	movs	r3, #0
 8002750:	73bb      	strb	r3, [r7, #14]
	TaskRefType* Temp;
	uint32_t IRQ_Flag=0;
 8002752:	2300      	movs	r3, #0
 8002754:	60bb      	str	r3, [r7, #8]
	//read state of cpu
	OS_GET_IRQ_Flag(IRQ_Flag);
 8002756:	f3ef 8005 	mrs	r0, IPSR
 800275a:	4603      	mov	r3, r0
 800275c:	60bb      	str	r3, [r7, #8]
	if(IRQ_Flag!=0&&IRQ_Flag!=36)
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00d      	beq.n	8002780 <Schedule+0x38>
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	2b24      	cmp	r3, #36	; 0x24
 8002768:	d00a      	beq.n	8002780 <Schedule+0x38>
	{
		if(OS_Control.CurrentTask->TaskType==Extended_Task)
 800276a:	4b34      	ldr	r3, [pc, #208]	; (800283c <Schedule+0xf4>)
 800276c:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002770:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8002774:	2b01      	cmp	r3, #1
 8002776:	d15b      	bne.n	8002830 <Schedule+0xe8>
		{
			// a call at the interrupt level.
			Error=E_CALLEVEL;
 8002778:	2302      	movs	r3, #2
 800277a:	73bb      	strb	r3, [r7, #14]
			return Error;
 800277c:	7bbb      	ldrb	r3, [r7, #14]
 800277e:	e058      	b.n	8002832 <Schedule+0xea>
			// No return to the caller (handle later)
		}
	}
	else
	{
		for(int i=0;i<OS_Control.NoOfActiveTasks-1;i++)
 8002780:	2300      	movs	r3, #0
 8002782:	617b      	str	r3, [r7, #20]
 8002784:	e02d      	b.n	80027e2 <Schedule+0x9a>
		{
			for(int j=i+1;j<OS_Control.NoOfActiveTasks;j++)
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	3301      	adds	r3, #1
 800278a:	613b      	str	r3, [r7, #16]
 800278c:	e020      	b.n	80027d0 <Schedule+0x88>
			{
				if(OS_Control.OSTasks[i]->priority<OS_Control.OSTasks[j]->priority)
 800278e:	4a2b      	ldr	r2, [pc, #172]	; (800283c <Schedule+0xf4>)
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002796:	791a      	ldrb	r2, [r3, #4]
 8002798:	4928      	ldr	r1, [pc, #160]	; (800283c <Schedule+0xf4>)
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80027a0:	791b      	ldrb	r3, [r3, #4]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d211      	bcs.n	80027ca <Schedule+0x82>
				{
					Temp=OS_Control.OSTasks[i];
 80027a6:	4a25      	ldr	r2, [pc, #148]	; (800283c <Schedule+0xf4>)
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027ae:	607b      	str	r3, [r7, #4]
					OS_Control.OSTasks[i]=OS_Control.OSTasks[j];
 80027b0:	4a22      	ldr	r2, [pc, #136]	; (800283c <Schedule+0xf4>)
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80027b8:	4920      	ldr	r1, [pc, #128]	; (800283c <Schedule+0xf4>)
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					OS_Control.OSTasks[j]=Temp;
 80027c0:	491e      	ldr	r1, [pc, #120]	; (800283c <Schedule+0xf4>)
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(int j=i+1;j<OS_Control.NoOfActiveTasks;j++)
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	3301      	adds	r3, #1
 80027ce:	613b      	str	r3, [r7, #16]
 80027d0:	4b1a      	ldr	r3, [pc, #104]	; (800283c <Schedule+0xf4>)
 80027d2:	f8d3 219c 	ldr.w	r2, [r3, #412]	; 0x19c
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d8d8      	bhi.n	800278e <Schedule+0x46>
		for(int i=0;i<OS_Control.NoOfActiveTasks-1;i++)
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	3301      	adds	r3, #1
 80027e0:	617b      	str	r3, [r7, #20]
 80027e2:	4b16      	ldr	r3, [pc, #88]	; (800283c <Schedule+0xf4>)
 80027e4:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80027e8:	1e5a      	subs	r2, r3, #1
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d8ca      	bhi.n	8002786 <Schedule+0x3e>
					//
				}
			}
		}
		//initial value for Next Task
		OS_Control.NextTask=&MYRTOS_idleTask;
 80027f0:	4b12      	ldr	r3, [pc, #72]	; (800283c <Schedule+0xf4>)
 80027f2:	4a13      	ldr	r2, [pc, #76]	; (8002840 <Schedule+0xf8>)
 80027f4:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
		uint8_t index=0;
 80027f8:	2300      	movs	r3, #0
 80027fa:	73fb      	strb	r3, [r7, #15]
		while(index< OS_Control.NoOfActiveTasks)
 80027fc:	e012      	b.n	8002824 <Schedule+0xdc>
		{
			//select ready task
			if (OS_Control.OSTasks[index]->TaskState == Ready)
 80027fe:	7bfb      	ldrb	r3, [r7, #15]
 8002800:	4a0e      	ldr	r2, [pc, #56]	; (800283c <Schedule+0xf4>)
 8002802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002806:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800280a:	2b03      	cmp	r3, #3
 800280c:	d107      	bne.n	800281e <Schedule+0xd6>
			{
				OS_Control.NextTask=OS_Control.OSTasks[index] ;
 800280e:	7bfb      	ldrb	r3, [r7, #15]
 8002810:	4a0a      	ldr	r2, [pc, #40]	; (800283c <Schedule+0xf4>)
 8002812:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002816:	4a09      	ldr	r2, [pc, #36]	; (800283c <Schedule+0xf4>)
 8002818:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
				break ;
 800281c:	e008      	b.n	8002830 <Schedule+0xe8>
			}
			else
			{
				index++ ;
 800281e:	7bfb      	ldrb	r3, [r7, #15]
 8002820:	3301      	adds	r3, #1
 8002822:	73fb      	strb	r3, [r7, #15]
		while(index< OS_Control.NoOfActiveTasks)
 8002824:	7bfa      	ldrb	r2, [r7, #15]
 8002826:	4b05      	ldr	r3, [pc, #20]	; (800283c <Schedule+0xf4>)
 8002828:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800282c:	429a      	cmp	r2, r3
 800282e:	d3e6      	bcc.n	80027fe <Schedule+0xb6>
			}
		}
	}
	return Error;
 8002830:	7bbb      	ldrb	r3, [r7, #14]
}
 8002832:	4618      	mov	r0, r3
 8002834:	371c      	adds	r7, #28
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr
 800283c:	20000264 	.word	0x20000264
 8002840:	20000410 	.word	0x20000410

08002844 <get_position>:
 uint8 Flag_DIR_Change[PortNumberOfPortPins]={0};
/*************************************************************************
                               Local Functions
*************************************************************************/
 uint8 get_position(uint8 pinNumber)
 {
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	4603      	mov	r3, r0
 800284c:	71fb      	strb	r3, [r7, #7]
	 uint8 Pos=0;
 800284e:	2300      	movs	r3, #0
 8002850:	73fb      	strb	r3, [r7, #15]
	 if(pinNumber<PORT_B_PIN_0)
 8002852:	79fb      	ldrb	r3, [r7, #7]
 8002854:	2b10      	cmp	r3, #16
 8002856:	d80e      	bhi.n	8002876 <get_position+0x32>
	 {
		 if(pinNumber<PORT_A_PIN_8)
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	2b08      	cmp	r3, #8
 800285c:	d805      	bhi.n	800286a <get_position+0x26>
			 Pos=((pinNumber-1)*4);
 800285e:	79fb      	ldrb	r3, [r7, #7]
 8002860:	333f      	adds	r3, #63	; 0x3f
 8002862:	b2db      	uxtb	r3, r3
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	73fb      	strb	r3, [r7, #15]
 8002868:	e01c      	b.n	80028a4 <get_position+0x60>
		 else
			 Pos=((pinNumber-1)*4)-32;
 800286a:	79fb      	ldrb	r3, [r7, #7]
 800286c:	3337      	adds	r3, #55	; 0x37
 800286e:	b2db      	uxtb	r3, r3
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	73fb      	strb	r3, [r7, #15]
 8002874:	e016      	b.n	80028a4 <get_position+0x60>
	 }
	 else if(pinNumber<PORT_C_PIN_13)
 8002876:	79fb      	ldrb	r3, [r7, #7]
 8002878:	2b2d      	cmp	r3, #45	; 0x2d
 800287a:	d80e      	bhi.n	800289a <get_position+0x56>
	 {
		 if(pinNumber<PORT_B_PIN_8)
 800287c:	79fb      	ldrb	r3, [r7, #7]
 800287e:	2b18      	cmp	r3, #24
 8002880:	d805      	bhi.n	800288e <get_position+0x4a>
			 Pos=((pinNumber-17)*4);
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	332f      	adds	r3, #47	; 0x2f
 8002886:	b2db      	uxtb	r3, r3
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	73fb      	strb	r3, [r7, #15]
 800288c:	e00a      	b.n	80028a4 <get_position+0x60>
		 else
			 Pos=((pinNumber-17)*4)-32;
 800288e:	79fb      	ldrb	r3, [r7, #7]
 8002890:	3327      	adds	r3, #39	; 0x27
 8002892:	b2db      	uxtb	r3, r3
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	73fb      	strb	r3, [r7, #15]
 8002898:	e004      	b.n	80028a4 <get_position+0x60>
	 }
	 else
	 {
		 Pos=((pinNumber-33)*4)-32;
 800289a:	79fb      	ldrb	r3, [r7, #7]
 800289c:	3317      	adds	r3, #23
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	73fb      	strb	r3, [r7, #15]
	 }
	 return Pos;
 80028a4:	7bfb      	ldrb	r3, [r7, #15]
 }
 80028a6:	4618      	mov	r0, r3
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <Port_Init>:
* Parameters (out)	:	None
* Return value		:	None
* Description		:	Initializes the Port Driver module.
***********************************************************************/
void Port_Init( const Port_ConfigType* ConfigPtr )
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b088      	sub	sp, #32
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
	GPIO_TypeDef* GPIO_Current=NULL_PTR;
 80028b8:	2300      	movs	r3, #0
 80028ba:	61fb      	str	r3, [r7, #28]
	 uint8 pos=0;
 80028bc:	2300      	movs	r3, #0
 80028be:	76fb      	strb	r3, [r7, #27]
	uint32 pin_config=0;
 80028c0:	2300      	movs	r3, #0
 80028c2:	617b      	str	r3, [r7, #20]
	volatile uint32 *configregister =NULL_PTR;
 80028c4:	2300      	movs	r3, #0
 80028c6:	613b      	str	r3, [r7, #16]
	//uint32 pin_config=0;
	Port_Config = ConfigPtr ;
 80028c8:	4ab3      	ldr	r2, [pc, #716]	; (8002b98 <Port_Init+0x2e8>)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6013      	str	r3, [r2, #0]
	#if (TRUE==PortDevErrorDetect)
		// Check APIs called with a Null Pointer
		if (NULL_PTR==ConfigPtr)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d105      	bne.n	80028e0 <Port_Init+0x30>
		{
			Det_ReportError(PORT_VERSION_ID,PORT_INSTANCE_ZERO,PORT_INIT_ID,PORT_E_PARAM_POINTER);
 80028d4:	2310      	movs	r3, #16
 80028d6:	2200      	movs	r2, #0
 80028d8:	2100      	movs	r1, #0
 80028da:	2028      	movs	r0, #40	; 0x28
 80028dc:	f7ff f83a 	bl	8001954 <Det_ReportError>
		else
		{
			//
		}
	#endif
	for(int Pin_Index=0;Pin_Index<PortNumberOfPortPins;Pin_Index++)
 80028e0:	2300      	movs	r3, #0
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	e21e      	b.n	8002d24 <Port_Init+0x474>
	{
		pin_config=0;
 80028e6:	2300      	movs	r3, #0
 80028e8:	617b      	str	r3, [r7, #20]
		//determine GPIO current port
		if(ConfigPtr->PortPin[Pin_Index].PortPinId<PORT_B_PIN_0)
 80028ea:	6879      	ldr	r1, [r7, #4]
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	4613      	mov	r3, r2
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	4413      	add	r3, r2
 80028f4:	005b      	lsls	r3, r3, #1
 80028f6:	440b      	add	r3, r1
 80028f8:	3302      	adds	r3, #2
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b10      	cmp	r3, #16
 80028fe:	d833      	bhi.n	8002968 <Port_Init+0xb8>
		{
			GPIO_Current=GPIOA;
 8002900:	4ba6      	ldr	r3, [pc, #664]	; (8002b9c <Port_Init+0x2ec>)
 8002902:	61fb      	str	r3, [r7, #28]
			// GPIO->CRL configure pins 0-->>7
			// GPIO->CRH configure pins 8-->>15
			if(ConfigPtr->PortPin[Pin_Index].PortPinId<PORT_A_PIN_8)
 8002904:	6879      	ldr	r1, [r7, #4]
 8002906:	68fa      	ldr	r2, [r7, #12]
 8002908:	4613      	mov	r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	4413      	add	r3, r2
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	440b      	add	r3, r1
 8002912:	3302      	adds	r3, #2
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b08      	cmp	r3, #8
 8002918:	d811      	bhi.n	800293e <Port_Init+0x8e>
			{
				configregister=&GPIO_Current->CRL;
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	613b      	str	r3, [r7, #16]
				pos=get_position(ConfigPtr->PortPin[Pin_Index].PortPinId)/4;
 800291e:	6879      	ldr	r1, [r7, #4]
 8002920:	68fa      	ldr	r2, [r7, #12]
 8002922:	4613      	mov	r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4413      	add	r3, r2
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	440b      	add	r3, r1
 800292c:	3302      	adds	r3, #2
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff ff87 	bl	8002844 <get_position>
 8002936:	4603      	mov	r3, r0
 8002938:	089b      	lsrs	r3, r3, #2
 800293a:	76fb      	strb	r3, [r7, #27]
 800293c:	e069      	b.n	8002a12 <Port_Init+0x162>
			}
			else
			{
				configregister=&GPIO_Current->CRH;
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	3304      	adds	r3, #4
 8002942:	613b      	str	r3, [r7, #16]
				pos=(get_position(ConfigPtr->PortPin[Pin_Index].PortPinId)/4)+8;
 8002944:	6879      	ldr	r1, [r7, #4]
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	4613      	mov	r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	4413      	add	r3, r2
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	440b      	add	r3, r1
 8002952:	3302      	adds	r3, #2
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff ff74 	bl	8002844 <get_position>
 800295c:	4603      	mov	r3, r0
 800295e:	089b      	lsrs	r3, r3, #2
 8002960:	b2db      	uxtb	r3, r3
 8002962:	3308      	adds	r3, #8
 8002964:	76fb      	strb	r3, [r7, #27]
 8002966:	e054      	b.n	8002a12 <Port_Init+0x162>
			}
		}
		else if(ConfigPtr->PortPin[Pin_Index].PortPinId<PORT_C_PIN_13)
 8002968:	6879      	ldr	r1, [r7, #4]
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	4613      	mov	r3, r2
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	440b      	add	r3, r1
 8002976:	3302      	adds	r3, #2
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	2b2d      	cmp	r3, #45	; 0x2d
 800297c:	d833      	bhi.n	80029e6 <Port_Init+0x136>
		{
			GPIO_Current=GPIOB;
 800297e:	4b88      	ldr	r3, [pc, #544]	; (8002ba0 <Port_Init+0x2f0>)
 8002980:	61fb      	str	r3, [r7, #28]
			// GPIO->CRL configure pins 0-->>7
			// GPIO->CRH configure pins 8-->>15
			if(ConfigPtr->PortPin[Pin_Index].PortPinId<PORT_B_PIN_8)
 8002982:	6879      	ldr	r1, [r7, #4]
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	4613      	mov	r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	4413      	add	r3, r2
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	440b      	add	r3, r1
 8002990:	3302      	adds	r3, #2
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	2b18      	cmp	r3, #24
 8002996:	d811      	bhi.n	80029bc <Port_Init+0x10c>
			{
				configregister=&GPIO_Current->CRL;
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	613b      	str	r3, [r7, #16]
				pos=get_position(ConfigPtr->PortPin[Pin_Index].PortPinId)/4;
 800299c:	6879      	ldr	r1, [r7, #4]
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	4613      	mov	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	4413      	add	r3, r2
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	440b      	add	r3, r1
 80029aa:	3302      	adds	r3, #2
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff ff48 	bl	8002844 <get_position>
 80029b4:	4603      	mov	r3, r0
 80029b6:	089b      	lsrs	r3, r3, #2
 80029b8:	76fb      	strb	r3, [r7, #27]
 80029ba:	e02a      	b.n	8002a12 <Port_Init+0x162>
			}
			else
			{
				configregister=&GPIO_Current->CRH;
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	3304      	adds	r3, #4
 80029c0:	613b      	str	r3, [r7, #16]
				pos=(get_position(ConfigPtr->PortPin[Pin_Index].PortPinId)/4)+8;
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	68fa      	ldr	r2, [r7, #12]
 80029c6:	4613      	mov	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	4413      	add	r3, r2
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	440b      	add	r3, r1
 80029d0:	3302      	adds	r3, #2
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7ff ff35 	bl	8002844 <get_position>
 80029da:	4603      	mov	r3, r0
 80029dc:	089b      	lsrs	r3, r3, #2
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	3308      	adds	r3, #8
 80029e2:	76fb      	strb	r3, [r7, #27]
 80029e4:	e015      	b.n	8002a12 <Port_Init+0x162>
			}
		}
		else
		{
			GPIO_Current=GPIOC;
 80029e6:	4b6f      	ldr	r3, [pc, #444]	; (8002ba4 <Port_Init+0x2f4>)
 80029e8:	61fb      	str	r3, [r7, #28]
			// GPIO->CRL configure pins 0-->>7
			// GPIO->CRH configure pins 8-->>15
			configregister =&GPIO_Current->CRH;
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	3304      	adds	r3, #4
 80029ee:	613b      	str	r3, [r7, #16]
			pos=(get_position(ConfigPtr->PortPin[Pin_Index].PortPinId)/4)+8;
 80029f0:	6879      	ldr	r1, [r7, #4]
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	4613      	mov	r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	4413      	add	r3, r2
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	440b      	add	r3, r1
 80029fe:	3302      	adds	r3, #2
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff ff1e 	bl	8002844 <get_position>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	089b      	lsrs	r3, r3, #2
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	3308      	adds	r3, #8
 8002a10:	76fb      	strb	r3, [r7, #27]
		}
		//clear MODEy[1:0] and CNFy[1:0]
		(*configregister) &=~(0XF<<get_position(ConfigPtr->PortPin[Pin_Index].PortPinId));
 8002a12:	6879      	ldr	r1, [r7, #4]
 8002a14:	68fa      	ldr	r2, [r7, #12]
 8002a16:	4613      	mov	r3, r2
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	4413      	add	r3, r2
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	440b      	add	r3, r1
 8002a20:	3302      	adds	r3, #2
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff ff0d 	bl	8002844 <get_position>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	230f      	movs	r3, #15
 8002a30:	4093      	lsls	r3, r2
 8002a32:	43da      	mvns	r2, r3
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	401a      	ands	r2, r3
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	601a      	str	r2, [r3, #0]
		//pin mode
		if(ConfigPtr->PortPin[Pin_Index].PortPinDirection==PORT_PIN_OUT)
 8002a3e:	6879      	ldr	r1, [r7, #4]
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4613      	mov	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	440b      	add	r3, r1
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	f040 80d5 	bne.w	8002bfe <Port_Init+0x34e>
		{
			//Slew_Rate
			if(ConfigPtr->PortPin[Pin_Index].Slew_Rate==GPIO_Slew_Rate_10M)
 8002a54:	6879      	ldr	r1, [r7, #4]
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4413      	add	r3, r2
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	440b      	add	r3, r1
 8002a62:	3308      	adds	r3, #8
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d114      	bne.n	8002a94 <Port_Init+0x1e4>
			{
				//01: Output mode, max speed 10 MHz
				pin_config|=(0b01<<get_position(ConfigPtr->PortPin[Pin_Index].PortPinId));
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4413      	add	r3, r2
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	440b      	add	r3, r1
 8002a78:	3302      	adds	r3, #2
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7ff fee1 	bl	8002844 <get_position>
 8002a82:	4603      	mov	r3, r0
 8002a84:	461a      	mov	r2, r3
 8002a86:	2301      	movs	r3, #1
 8002a88:	4093      	lsls	r3, r2
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	617b      	str	r3, [r7, #20]
 8002a92:	e033      	b.n	8002afc <Port_Init+0x24c>

			}
			else if(ConfigPtr->PortPin[Pin_Index].Slew_Rate==GPIO_Slew_Rate_50M)
 8002a94:	6879      	ldr	r1, [r7, #4]
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	4413      	add	r3, r2
 8002a9e:	005b      	lsls	r3, r3, #1
 8002aa0:	440b      	add	r3, r1
 8002aa2:	3308      	adds	r3, #8
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	2b03      	cmp	r3, #3
 8002aa8:	d114      	bne.n	8002ad4 <Port_Init+0x224>
			{
				//11: Output mode, max speed 50 MHz
				pin_config|=(0b11<<get_position(ConfigPtr->PortPin[Pin_Index].PortPinId));
 8002aaa:	6879      	ldr	r1, [r7, #4]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4413      	add	r3, r2
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	440b      	add	r3, r1
 8002ab8:	3302      	adds	r3, #2
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7ff fec1 	bl	8002844 <get_position>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	2303      	movs	r3, #3
 8002ac8:	4093      	lsls	r3, r2
 8002aca:	461a      	mov	r2, r3
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	617b      	str	r3, [r7, #20]
 8002ad2:	e013      	b.n	8002afc <Port_Init+0x24c>
			}
			else
			{
				//10: Output mode, max speed 2 MHz
				pin_config|=(0b10<<get_position(ConfigPtr->PortPin[Pin_Index].PortPinId));
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4413      	add	r3, r2
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	440b      	add	r3, r1
 8002ae2:	3302      	adds	r3, #2
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff feac 	bl	8002844 <get_position>
 8002aec:	4603      	mov	r3, r0
 8002aee:	461a      	mov	r2, r3
 8002af0:	2302      	movs	r3, #2
 8002af2:	4093      	lsls	r3, r2
 8002af4:	461a      	mov	r2, r3
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	617b      	str	r3, [r7, #20]
			}
			//Pin driven mode
			if(ConfigPtr->PortPin[Pin_Index].PortPinMode==PORT_PIN_MODE_CAN)
 8002afc:	6879      	ldr	r1, [r7, #4]
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	4613      	mov	r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	440b      	add	r3, r1
 8002b0a:	3305      	adds	r3, #5
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d115      	bne.n	8002b3e <Port_Init+0x28e>
			{
				//10: Alternate function output Push-pull
				pin_config|=(0b10<<(get_position(ConfigPtr->PortPin[Pin_Index].PortPinId)+2));
 8002b12:	6879      	ldr	r1, [r7, #4]
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	4613      	mov	r3, r2
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	4413      	add	r3, r2
 8002b1c:	005b      	lsls	r3, r3, #1
 8002b1e:	440b      	add	r3, r1
 8002b20:	3302      	adds	r3, #2
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff fe8d 	bl	8002844 <get_position>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	3302      	adds	r3, #2
 8002b2e:	2202      	movs	r2, #2
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	461a      	mov	r2, r3
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	617b      	str	r3, [r7, #20]
 8002b3c:	e049      	b.n	8002bd2 <Port_Init+0x322>
			}
			else if(ConfigPtr->PortPin[Pin_Index].PortPinMode==PORT_PIN_MODE_ADC)
 8002b3e:	6879      	ldr	r1, [r7, #4]
 8002b40:	68fa      	ldr	r2, [r7, #12]
 8002b42:	4613      	mov	r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4413      	add	r3, r2
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	440b      	add	r3, r1
 8002b4c:	3305      	adds	r3, #5
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d03e      	beq.n	8002bd2 <Port_Init+0x322>
			{
				//
			}
			else
			{
				if(ConfigPtr->PortPin[Pin_Index].Pin_Driven_Mode==GPIO_Pin_Driven_Mode_PP)
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	4613      	mov	r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	4413      	add	r3, r2
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	440b      	add	r3, r1
 8002b62:	3309      	adds	r3, #9
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d11e      	bne.n	8002ba8 <Port_Init+0x2f8>
				{
					//00: General purpose output push-pull
					pin_config&=~(0b11<<(get_position(ConfigPtr->PortPin[Pin_Index].PortPinId)+2));
 8002b6a:	6879      	ldr	r1, [r7, #4]
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	440b      	add	r3, r1
 8002b78:	3302      	adds	r3, #2
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7ff fe61 	bl	8002844 <get_position>
 8002b82:	4603      	mov	r3, r0
 8002b84:	3302      	adds	r3, #2
 8002b86:	2203      	movs	r2, #3
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	43db      	mvns	r3, r3
 8002b8e:	461a      	mov	r2, r3
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	4013      	ands	r3, r2
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	e01c      	b.n	8002bd2 <Port_Init+0x322>
 8002b98:	20000158 	.word	0x20000158
 8002b9c:	40010800 	.word	0x40010800
 8002ba0:	40010c00 	.word	0x40010c00
 8002ba4:	40011000 	.word	0x40011000
				}
				else
				{
					//01: General purpose output Open-drain
					pin_config|=(0b01<<(get_position(ConfigPtr->PortPin[Pin_Index].PortPinId)+2));
 8002ba8:	6879      	ldr	r1, [r7, #4]
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	4613      	mov	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	440b      	add	r3, r1
 8002bb6:	3302      	adds	r3, #2
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff fe42 	bl	8002844 <get_position>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	3302      	adds	r3, #2
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	461a      	mov	r2, r3
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	617b      	str	r3, [r7, #20]
				}
			}
			// Port Pin Level value from Port pin list.
			if(ConfigPtr->PortPin[Pin_Index].PortPinLevelValue==STD_HIGH)
 8002bd2:	6879      	ldr	r1, [r7, #4]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	440b      	add	r3, r1
 8002be0:	3304      	adds	r3, #4
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	f040 8094 	bne.w	8002d12 <Port_Init+0x462>
			{
				GPIO_Current->ODR|=1<<pos;
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	7efa      	ldrb	r2, [r7, #27]
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	60da      	str	r2, [r3, #12]
 8002bfc:	e089      	b.n	8002d12 <Port_Init+0x462>
			else
			{
				//
			}
		}
		else if(ConfigPtr->PortPin[Pin_Index].PortPinDirection==PORT_PIN_IN)
 8002bfe:	6879      	ldr	r1, [r7, #4]
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	4613      	mov	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4413      	add	r3, r2
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	440b      	add	r3, r1
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d17f      	bne.n	8002d12 <Port_Init+0x462>
		{
			//Pin driven mode
			if(ConfigPtr->PortPin[Pin_Index].PortPinMode==PORT_PIN_MODE_CAN)
 8002c12:	6879      	ldr	r1, [r7, #4]
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	4613      	mov	r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	4413      	add	r3, r2
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	440b      	add	r3, r1
 8002c20:	3305      	adds	r3, #5
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d11e      	bne.n	8002c66 <Port_Init+0x3b6>
			{
				//10: Input with pull-up / pull-down
				pin_config|=(0b10<<(get_position(ConfigPtr->PortPin[Pin_Index].PortPinId)+2));
 8002c28:	6879      	ldr	r1, [r7, #4]
 8002c2a:	68fa      	ldr	r2, [r7, #12]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4413      	add	r3, r2
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	440b      	add	r3, r1
 8002c36:	3302      	adds	r3, #2
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff fe02 	bl	8002844 <get_position>
 8002c40:	4603      	mov	r3, r0
 8002c42:	3302      	adds	r3, #2
 8002c44:	2202      	movs	r2, #2
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	617b      	str	r3, [r7, #20]
				//  port bit configuration table px_ODR =1
				GPIO_Current->ODR|=1<<pos;
 8002c52:	69fb      	ldr	r3, [r7, #28]
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	7efa      	ldrb	r2, [r7, #27]
 8002c58:	2101      	movs	r1, #1
 8002c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	60da      	str	r2, [r3, #12]
 8002c64:	e055      	b.n	8002d12 <Port_Init+0x462>
			}
			else if(ConfigPtr->PortPin[Pin_Index].PortPinMode==PORT_PIN_MODE_ADC)
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	4413      	add	r3, r2
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	440b      	add	r3, r1
 8002c74:	3305      	adds	r3, #5
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d116      	bne.n	8002caa <Port_Init+0x3fa>
			{
				//00: Analog mode
				pin_config&=~(0b11<<(get_position(ConfigPtr->PortPin[Pin_Index].PortPinId)+2));
 8002c7c:	6879      	ldr	r1, [r7, #4]
 8002c7e:	68fa      	ldr	r2, [r7, #12]
 8002c80:	4613      	mov	r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	440b      	add	r3, r1
 8002c8a:	3302      	adds	r3, #2
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff fdd8 	bl	8002844 <get_position>
 8002c94:	4603      	mov	r3, r0
 8002c96:	3302      	adds	r3, #2
 8002c98:	2203      	movs	r2, #3
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43db      	mvns	r3, r3
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	617b      	str	r3, [r7, #20]
 8002ca8:	e033      	b.n	8002d12 <Port_Init+0x462>
			}
			else
			{
				if(ConfigPtr->PortPin[Pin_Index].Pull_UP==TRUE)
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4413      	add	r3, r2
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	440b      	add	r3, r1
 8002cb8:	3307      	adds	r3, #7
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d128      	bne.n	8002d12 <Port_Init+0x462>
				{
					//10: Input with pull-up / pull-down
					pin_config|=(0b10<<(get_position(ConfigPtr->PortPin[Pin_Index].PortPinId)+2));
 8002cc0:	6879      	ldr	r1, [r7, #4]
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	4413      	add	r3, r2
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	440b      	add	r3, r1
 8002cce:	3302      	adds	r3, #2
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff fdb6 	bl	8002844 <get_position>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	3302      	adds	r3, #2
 8002cdc:	2202      	movs	r2, #2
 8002cde:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	617b      	str	r3, [r7, #20]
					//  port bit configuration table px_ODR =1
					if(ConfigPtr->PortPin[Pin_Index].PortPinLevelValue==STD_HIGH)
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	68fa      	ldr	r2, [r7, #12]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	4413      	add	r3, r2
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	440b      	add	r3, r1
 8002cf8:	3304      	adds	r3, #4
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d108      	bne.n	8002d12 <Port_Init+0x462>
					{
						GPIO_Current->ODR|=1<<pos;
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	7efa      	ldrb	r2, [r7, #27]
 8002d06:	2101      	movs	r1, #1
 8002d08:	fa01 f202 	lsl.w	r2, r1, r2
 8002d0c:	431a      	orrs	r2, r3
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	60da      	str	r2, [r3, #12]
		}
		else
		{
			//
		}
		*configregister|=pin_config;
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	601a      	str	r2, [r3, #0]
	for(int Pin_Index=0;Pin_Index<PortNumberOfPortPins;Pin_Index++)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	3301      	adds	r3, #1
 8002d22:	60fb      	str	r3, [r7, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2b1f      	cmp	r3, #31
 8002d28:	f77f addd 	ble.w	80028e6 <Port_Init+0x36>
	}
	/*
	 [SWS_Port_00002] The function Port_Init shall initialize all variables used by the
	 PORT driver module to an initial state.
	 */
	Port_Status=PORT_INITIALIZED;
 8002d2c:	4b03      	ldr	r3, [pc, #12]	; (8002d3c <Port_Init+0x48c>)
 8002d2e:	2201      	movs	r2, #1
 8002d30:	701a      	strb	r2, [r3, #0]
}
 8002d32:	bf00      	nop
 8002d34:	3720      	adds	r7, #32
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	20000155 	.word	0x20000155

08002d40 <Pwm_Init>:
 * Parameters (out)  	: None
 * Return value     	: None
 * Description       	: Service for PWM initialization
 ********************************************************************************/
void Pwm_Init (const Pwm_ConfigType* ConfigPtr)
{
 8002d40:	b5b0      	push	{r4, r5, r7, lr}
 8002d42:	b08a      	sub	sp, #40	; 0x28
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
	uint32 Max_Counter=0;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60fb      	str	r3, [r7, #12]
	uint32 Duty_cycle=0;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	60bb      	str	r3, [r7, #8]
	Pwm_Config=*ConfigPtr;
 8002d50:	4abb      	ldr	r2, [pc, #748]	; (8003040 <Pwm_Init+0x300>)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	4610      	mov	r0, r2
 8002d56:	4619      	mov	r1, r3
 8002d58:	2350      	movs	r3, #80	; 0x50
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	f000 fe1e 	bl	800399c <memcpy>
	/*
	 [SWS_Pwm_00118] If development error detection is enabled, calling the routine
	 Pwm_Init while the PWM driver and hardware are already initialized will cause a development
	 error PWM_E_ALREADY_INITIALIZED. The desired functionality shall be left without any action.
	 */
	if(PWM_State==PWM_INITIALIZED)
 8002d60:	4bb8      	ldr	r3, [pc, #736]	; (8003044 <Pwm_Init+0x304>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d105      	bne.n	8002d74 <Pwm_Init+0x34>
	{
		/*
		 [SWS_Pwm_00121] A re-initialization of the Pwm driver by executing the
		 Pwm_Init() function requires a de-initialization before by executing a Pwm_DeInit().
		*/
		Det_ReportError(PWM_VERSION_ID,PwmIndex_Zero, PWM_INIT_ID, PWM_E_ALREADY_INITIALIZED);
 8002d68:	2314      	movs	r3, #20
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	2025      	movs	r0, #37	; 0x25
 8002d70:	f7fe fdf0 	bl	8001954 <Det_ReportError>
	else
	{
		//
	}
	//API Pwm_GetVersionInfo is called with a NULL parameter.
	if(ConfigPtr==NULL_PTR)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d105      	bne.n	8002d86 <Pwm_Init+0x46>
	{
		Det_ReportError(PWM_VERSION_ID,PwmIndex_Zero, PWM_INIT_ID, PWM_E_PARAM_POINTER);
 8002d7a:	2315      	movs	r3, #21
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	2100      	movs	r1, #0
 8002d80:	2025      	movs	r0, #37	; 0x25
 8002d82:	f7fe fde7 	bl	8001954 <Det_ReportError>
		//
	}
#endif
	//enable interrupt
	//NVIC_IRQ28_TIM2_Enable();
	for(int ch_index=0;ch_index<=Max_Num_CH;ch_index++)
 8002d86:	2300      	movs	r3, #0
 8002d88:	627b      	str	r3, [r7, #36]	; 0x24
 8002d8a:	e015      	b.n	8002db8 <Pwm_Init+0x78>
	{
		TIM2->DIER|=1<<(Pwm_Config.Config_Pwm.Channel_Config[ch_index].PwmChannelId);
 8002d8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002d90:	68d9      	ldr	r1, [r3, #12]
 8002d92:	48ab      	ldr	r0, [pc, #684]	; (8003040 <Pwm_Init+0x300>)
 8002d94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d96:	4613      	mov	r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	4413      	add	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4403      	add	r3, r0
 8002da0:	3301      	adds	r3, #1
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	461a      	mov	r2, r3
 8002da6:	2301      	movs	r3, #1
 8002da8:	4093      	lsls	r3, r2
 8002daa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002dae:	430b      	orrs	r3, r1
 8002db0:	60d3      	str	r3, [r2, #12]
	for(int ch_index=0;ch_index<=Max_Num_CH;ch_index++)
 8002db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db4:	3301      	adds	r3, #1
 8002db6:	627b      	str	r3, [r7, #36]	; 0x24
 8002db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dba:	2b04      	cmp	r3, #4
 8002dbc:	dde6      	ble.n	8002d8c <Pwm_Init+0x4c>
	}
	/*
	 [SWS_Pwm_00052] The function Pwm_Init shall disable all notifications.
	 */
	for(int ch_index=0;ch_index<Max_Num_CH;ch_index++)
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	623b      	str	r3, [r7, #32]
 8002dc2:	e00f      	b.n	8002de4 <Pwm_Init+0xa4>
	{
		Flag_Notifications|=0b11<<ch_index;
 8002dc4:	2203      	movs	r2, #3
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	b25a      	sxtb	r2, r3
 8002dce:	4b9e      	ldr	r3, [pc, #632]	; (8003048 <Pwm_Init+0x308>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	b25b      	sxtb	r3, r3
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	b25b      	sxtb	r3, r3
 8002dd8:	b2da      	uxtb	r2, r3
 8002dda:	4b9b      	ldr	r3, [pc, #620]	; (8003048 <Pwm_Init+0x308>)
 8002ddc:	701a      	strb	r2, [r3, #0]
	for(int ch_index=0;ch_index<Max_Num_CH;ch_index++)
 8002dde:	6a3b      	ldr	r3, [r7, #32]
 8002de0:	3301      	adds	r3, #1
 8002de2:	623b      	str	r3, [r7, #32]
 8002de4:	6a3b      	ldr	r3, [r7, #32]
 8002de6:	2b03      	cmp	r3, #3
 8002de8:	ddec      	ble.n	8002dc4 <Pwm_Init+0x84>
	}
	// Only counter overflow/underflow generates an update interrupt
	TIM2->CR1|=1<<2;
 8002dea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002df4:	f043 0304 	orr.w	r3, r3, #4
 8002df8:	6013      	str	r3, [r2, #0]
	// Auto-reload preload enable
	TIM2->CR1|=1<<7;
 8002dfa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e08:	6013      	str	r3, [r2, #0]
	// output state of the PWM after the signal is stopped
	for(int ch_index=0;ch_index<Max_Num_CH;ch_index++)
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	61fb      	str	r3, [r7, #28]
 8002e0e:	e036      	b.n	8002e7e <Pwm_Init+0x13e>
	{
		if(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmIdleState==PWM_HIGH)
 8002e10:	6879      	ldr	r1, [r7, #4]
 8002e12:	69fa      	ldr	r2, [r7, #28]
 8002e14:	4613      	mov	r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	440b      	add	r3, r1
 8002e1e:	3304      	adds	r3, #4
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d10e      	bne.n	8002e44 <Pwm_Init+0x104>
		{
			//1: OC1 active low.
			TIM2->CCER|=1<<(1+(ch_index*4));
 8002e26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	69fa      	ldr	r2, [r7, #28]
 8002e2e:	0092      	lsls	r2, r2, #2
 8002e30:	3201      	adds	r2, #1
 8002e32:	2101      	movs	r1, #1
 8002e34:	fa01 f202 	lsl.w	r2, r1, r2
 8002e38:	4611      	mov	r1, r2
 8002e3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e3e:	430b      	orrs	r3, r1
 8002e40:	6213      	str	r3, [r2, #32]
 8002e42:	e019      	b.n	8002e78 <Pwm_Init+0x138>
		}
		else if(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmIdleState==PWM_LOW)
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	69fa      	ldr	r2, [r7, #28]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	4413      	add	r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	3304      	adds	r3, #4
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	d10e      	bne.n	8002e78 <Pwm_Init+0x138>
		{
			//0: OC1 active high.
			TIM2->CCER&=~(1<<(1+(ch_index*4)));
 8002e5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	0092      	lsls	r2, r2, #2
 8002e64:	3201      	adds	r2, #1
 8002e66:	2101      	movs	r1, #1
 8002e68:	fa01 f202 	lsl.w	r2, r1, r2
 8002e6c:	43d2      	mvns	r2, r2
 8002e6e:	4611      	mov	r1, r2
 8002e70:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e74:	400b      	ands	r3, r1
 8002e76:	6213      	str	r3, [r2, #32]
	for(int ch_index=0;ch_index<Max_Num_CH;ch_index++)
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	61fb      	str	r3, [r7, #28]
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	2b03      	cmp	r3, #3
 8002e82:	ddc5      	ble.n	8002e10 <Pwm_Init+0xd0>
		{
			//Error
		}
	}
	//Defines the starting polarity of each PWM channel.
	for(int ch_index=0;ch_index<Max_Num_CH;ch_index++)
 8002e84:	2300      	movs	r3, #0
 8002e86:	61bb      	str	r3, [r7, #24]
 8002e88:	e142      	b.n	8003110 <Pwm_Init+0x3d0>
	{
		if(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmPolarity==PWM_HIGH)
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4413      	add	r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	440b      	add	r3, r1
 8002e98:	3310      	adds	r3, #16
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f040 808f 	bne.w	8002fc0 <Pwm_Init+0x280>
		{
			if(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmIdleState==PWM_LOW)
 8002ea2:	6879      	ldr	r1, [r7, #4]
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4413      	add	r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	440b      	add	r3, r1
 8002eb0:	3304      	adds	r3, #4
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d13b      	bne.n	8002f30 <Pwm_Init+0x1f0>
			{
				//110: PWM mode_1 channel x is active as long as TIMx_CNT<TIMx_CCR1 else inactive
				switch(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmChannelId)
 8002eb8:	6879      	ldr	r1, [r7, #4]
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	4413      	add	r3, r2
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	440b      	add	r3, r1
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b03      	cmp	r3, #3
 8002ecc:	f200 8116 	bhi.w	80030fc <Pwm_Init+0x3bc>
 8002ed0:	a201      	add	r2, pc, #4	; (adr r2, 8002ed8 <Pwm_Init+0x198>)
 8002ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ed6:	bf00      	nop
 8002ed8:	08002ee9 	.word	0x08002ee9
 8002edc:	08002efb 	.word	0x08002efb
 8002ee0:	08002f0d 	.word	0x08002f0d
 8002ee4:	08002f1f 	.word	0x08002f1f
				{
				case PwmChannelId_0:
					TIM2->CCMR1 |=13<<3;
 8002ee8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ef2:	f043 0368 	orr.w	r3, r3, #104	; 0x68
 8002ef6:	6193      	str	r3, [r2, #24]
					break;
 8002ef8:	e107      	b.n	800310a <Pwm_Init+0x3ca>
				case PwmChannelId_1:
					TIM2->CCMR1 |=13<<11;
 8002efa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f04:	f443 43d0 	orr.w	r3, r3, #26624	; 0x6800
 8002f08:	6193      	str	r3, [r2, #24]
					break;
 8002f0a:	e0fe      	b.n	800310a <Pwm_Init+0x3ca>
				case PwmChannelId_2:
					TIM2->CCMR2 |=13<<3;
 8002f0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f10:	69db      	ldr	r3, [r3, #28]
 8002f12:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f16:	f043 0368 	orr.w	r3, r3, #104	; 0x68
 8002f1a:	61d3      	str	r3, [r2, #28]
					break;
 8002f1c:	e0f5      	b.n	800310a <Pwm_Init+0x3ca>
				case PwmChannelId_3:
					TIM2->CCMR2 |=13<<11;
 8002f1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f22:	69db      	ldr	r3, [r3, #28]
 8002f24:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f28:	f443 43d0 	orr.w	r3, r3, #26624	; 0x6800
 8002f2c:	61d3      	str	r3, [r2, #28]
					break;
 8002f2e:	e0ec      	b.n	800310a <Pwm_Init+0x3ca>
				default:
					//Error
					break;
				}
			}
			else if(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmIdleState==PWM_HIGH)
 8002f30:	6879      	ldr	r1, [r7, #4]
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	4613      	mov	r3, r2
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	4413      	add	r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	3304      	adds	r3, #4
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f040 80e1 	bne.w	800310a <Pwm_Init+0x3ca>
			{
				//111: PWM mode_2 channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active
				switch(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmChannelId)
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	4413      	add	r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	440b      	add	r3, r1
 8002f56:	3301      	adds	r3, #1
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	2b03      	cmp	r3, #3
 8002f5c:	f200 80d0 	bhi.w	8003100 <Pwm_Init+0x3c0>
 8002f60:	a201      	add	r2, pc, #4	; (adr r2, 8002f68 <Pwm_Init+0x228>)
 8002f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f66:	bf00      	nop
 8002f68:	08002f79 	.word	0x08002f79
 8002f6c:	08002f8b 	.word	0x08002f8b
 8002f70:	08002f9d 	.word	0x08002f9d
 8002f74:	08002faf 	.word	0x08002faf
				{
				case PwmChannelId_0:
					TIM2->CCMR1 |=15<<3;
 8002f78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f82:	f043 0378 	orr.w	r3, r3, #120	; 0x78
 8002f86:	6193      	str	r3, [r2, #24]
					break;
 8002f88:	e0bf      	b.n	800310a <Pwm_Init+0x3ca>
				case PwmChannelId_1:
					TIM2->CCMR1 |=15<<11;
 8002f8a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f94:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
 8002f98:	6193      	str	r3, [r2, #24]
					break;
 8002f9a:	e0b6      	b.n	800310a <Pwm_Init+0x3ca>
				case PwmChannelId_2:
					TIM2->CCMR2 |=15<<3;
 8002f9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002fa0:	69db      	ldr	r3, [r3, #28]
 8002fa2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002fa6:	f043 0378 	orr.w	r3, r3, #120	; 0x78
 8002faa:	61d3      	str	r3, [r2, #28]
					break;
 8002fac:	e0ad      	b.n	800310a <Pwm_Init+0x3ca>
				case PwmChannelId_3:
					TIM2->CCMR2 |=15<<11;
 8002fae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002fb8:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
 8002fbc:	61d3      	str	r3, [r2, #28]
					break;
 8002fbe:	e0a4      	b.n	800310a <Pwm_Init+0x3ca>
			else
			{
				//Error
			}
		}
		else if(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmPolarity==PWM_LOW)
 8002fc0:	6879      	ldr	r1, [r7, #4]
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	4413      	add	r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	440b      	add	r3, r1
 8002fce:	3310      	adds	r3, #16
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	f040 8099 	bne.w	800310a <Pwm_Init+0x3ca>
		{
			//111: PWM mode_2 channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active
			if(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmIdleState==PWM_HIGH)
 8002fd8:	6879      	ldr	r1, [r7, #4]
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	4413      	add	r3, r2
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	440b      	add	r3, r1
 8002fe6:	3304      	adds	r3, #4
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d140      	bne.n	8003070 <Pwm_Init+0x330>
			{
				//110: PWM mode_1 channel x is active as long as TIMx_CNT<TIMx_CCR1 else inactive
				switch(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmChannelId)
 8002fee:	6879      	ldr	r1, [r7, #4]
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4413      	add	r3, r2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	440b      	add	r3, r1
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	2b03      	cmp	r3, #3
 8003002:	d87f      	bhi.n	8003104 <Pwm_Init+0x3c4>
 8003004:	a201      	add	r2, pc, #4	; (adr r2, 800300c <Pwm_Init+0x2cc>)
 8003006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800300a:	bf00      	nop
 800300c:	0800301d 	.word	0x0800301d
 8003010:	0800302f 	.word	0x0800302f
 8003014:	0800304d 	.word	0x0800304d
 8003018:	0800305f 	.word	0x0800305f
				{
				case PwmChannelId_0:
					TIM2->CCMR1 |=13<<3;
 800301c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003026:	f043 0368 	orr.w	r3, r3, #104	; 0x68
 800302a:	6193      	str	r3, [r2, #24]
					break;
 800302c:	e06d      	b.n	800310a <Pwm_Init+0x3ca>
				case PwmChannelId_1:
					TIM2->CCMR1 |=13<<11;
 800302e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003032:	699b      	ldr	r3, [r3, #24]
 8003034:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003038:	f443 43d0 	orr.w	r3, r3, #26624	; 0x6800
 800303c:	6193      	str	r3, [r2, #24]
					break;
 800303e:	e064      	b.n	800310a <Pwm_Init+0x3ca>
 8003040:	20000498 	.word	0x20000498
 8003044:	2000015c 	.word	0x2000015c
 8003048:	2000015d 	.word	0x2000015d
				case PwmChannelId_2:
					TIM2->CCMR2 |=13<<3;
 800304c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003050:	69db      	ldr	r3, [r3, #28]
 8003052:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003056:	f043 0368 	orr.w	r3, r3, #104	; 0x68
 800305a:	61d3      	str	r3, [r2, #28]
					break;
 800305c:	e055      	b.n	800310a <Pwm_Init+0x3ca>
				case PwmChannelId_3:
					TIM2->CCMR2 |=13<<11;
 800305e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003062:	69db      	ldr	r3, [r3, #28]
 8003064:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003068:	f443 43d0 	orr.w	r3, r3, #26624	; 0x6800
 800306c:	61d3      	str	r3, [r2, #28]
					break;
 800306e:	e04c      	b.n	800310a <Pwm_Init+0x3ca>
				default:
					//Error
					break;
				}
			}
			else if(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmIdleState==PWM_LOW)
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	4613      	mov	r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	4413      	add	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	3304      	adds	r3, #4
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d141      	bne.n	800310a <Pwm_Init+0x3ca>
			{
				//111: PWM mode_2 channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active
				switch(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmChannelId)
 8003086:	6879      	ldr	r1, [r7, #4]
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4613      	mov	r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	4413      	add	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	440b      	add	r3, r1
 8003094:	3301      	adds	r3, #1
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	2b03      	cmp	r3, #3
 800309a:	d835      	bhi.n	8003108 <Pwm_Init+0x3c8>
 800309c:	a201      	add	r2, pc, #4	; (adr r2, 80030a4 <Pwm_Init+0x364>)
 800309e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a2:	bf00      	nop
 80030a4:	080030b5 	.word	0x080030b5
 80030a8:	080030c7 	.word	0x080030c7
 80030ac:	080030d9 	.word	0x080030d9
 80030b0:	080030eb 	.word	0x080030eb
				{
				case PwmChannelId_0:
					TIM2->CCMR1 |=15<<3;
 80030b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030b8:	699b      	ldr	r3, [r3, #24]
 80030ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80030be:	f043 0378 	orr.w	r3, r3, #120	; 0x78
 80030c2:	6193      	str	r3, [r2, #24]
					break;
 80030c4:	e021      	b.n	800310a <Pwm_Init+0x3ca>
				case PwmChannelId_1:
					TIM2->CCMR1 |=15<<11;
 80030c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80030d0:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
 80030d4:	6193      	str	r3, [r2, #24]
					break;
 80030d6:	e018      	b.n	800310a <Pwm_Init+0x3ca>
				case PwmChannelId_2:
					TIM2->CCMR2 |=15<<3;
 80030d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80030e2:	f043 0378 	orr.w	r3, r3, #120	; 0x78
 80030e6:	61d3      	str	r3, [r2, #28]
					break;
 80030e8:	e00f      	b.n	800310a <Pwm_Init+0x3ca>
				case PwmChannelId_3:
					TIM2->CCMR2 |=15<<11;
 80030ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80030ee:	69db      	ldr	r3, [r3, #28]
 80030f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80030f4:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
 80030f8:	61d3      	str	r3, [r2, #28]
					break;
 80030fa:	e006      	b.n	800310a <Pwm_Init+0x3ca>
					break;
 80030fc:	bf00      	nop
 80030fe:	e004      	b.n	800310a <Pwm_Init+0x3ca>
					break;
 8003100:	bf00      	nop
 8003102:	e002      	b.n	800310a <Pwm_Init+0x3ca>
					break;
 8003104:	bf00      	nop
 8003106:	e000      	b.n	800310a <Pwm_Init+0x3ca>
				default:
					//Error
					break;
 8003108:	bf00      	nop
	for(int ch_index=0;ch_index<Max_Num_CH;ch_index++)
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	3301      	adds	r3, #1
 800310e:	61bb      	str	r3, [r7, #24]
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	2b03      	cmp	r3, #3
 8003114:	f77f aeb9 	ble.w	8002e8a <Pwm_Init+0x14a>
		{
			//Error
		}
	}
	// set Prescalers (frequency is 1MH)
	TIM2->PSC =7;
 8003118:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800311c:	2207      	movs	r2, #7
 800311e:	629a      	str	r2, [r3, #40]	; 0x28
	//Value of period used for Initialization(in seconds)
	Max_Counter=1000000*ConfigPtr->Config_Pwm.Channel_Config[PwmChannelId_0].PwmPeriodDefault;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	4942      	ldr	r1, [pc, #264]	; (8003230 <Pwm_Init+0x4f0>)
 8003126:	4618      	mov	r0, r3
 8003128:	f7fd fc10 	bl	800094c <__aeabi_fmul>
 800312c:	4603      	mov	r3, r0
 800312e:	4618      	mov	r0, r3
 8003130:	f7fd fd5c 	bl	8000bec <__aeabi_f2uiz>
 8003134:	4603      	mov	r3, r0
 8003136:	60fb      	str	r3, [r7, #12]
	TIM2->ARR=Max_Counter;
 8003138:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	62d3      	str	r3, [r2, #44]	; 0x2c
	//Value of duty cycle used for Initialization 0 represents 0% 0x8000 represents 100%
	for(int ch_index=0;ch_index<Max_Num_CH;ch_index++)
 8003140:	2300      	movs	r3, #0
 8003142:	617b      	str	r3, [r7, #20]
 8003144:	e04c      	b.n	80031e0 <Pwm_Init+0x4a0>
	{
		Duty_cycle=(ConfigPtr->Config_Pwm.Channel_Config[PwmChannelId_0].PwmDutycycleDefault/32768.0)*Max_Counter;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	885b      	ldrh	r3, [r3, #2]
 800314a:	4618      	mov	r0, r3
 800314c:	f7fd f962 	bl	8000414 <__aeabi_i2d>
 8003150:	f04f 0200 	mov.w	r2, #0
 8003154:	4b37      	ldr	r3, [pc, #220]	; (8003234 <Pwm_Init+0x4f4>)
 8003156:	f7fd faf1 	bl	800073c <__aeabi_ddiv>
 800315a:	4603      	mov	r3, r0
 800315c:	460c      	mov	r4, r1
 800315e:	4625      	mov	r5, r4
 8003160:	461c      	mov	r4, r3
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f7fd f946 	bl	80003f4 <__aeabi_ui2d>
 8003168:	4602      	mov	r2, r0
 800316a:	460b      	mov	r3, r1
 800316c:	4620      	mov	r0, r4
 800316e:	4629      	mov	r1, r5
 8003170:	f7fd f9ba 	bl	80004e8 <__aeabi_dmul>
 8003174:	4603      	mov	r3, r0
 8003176:	460c      	mov	r4, r1
 8003178:	4618      	mov	r0, r3
 800317a:	4621      	mov	r1, r4
 800317c:	f7fd fbc6 	bl	800090c <__aeabi_d2uiz>
 8003180:	4603      	mov	r3, r0
 8003182:	60bb      	str	r3, [r7, #8]
		switch(ConfigPtr->Config_Pwm.Channel_Config[ch_index].PwmChannelId)
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	697a      	ldr	r2, [r7, #20]
 8003188:	4613      	mov	r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	4413      	add	r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	440b      	add	r3, r1
 8003192:	3301      	adds	r3, #1
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	2b03      	cmp	r3, #3
 8003198:	d81e      	bhi.n	80031d8 <Pwm_Init+0x498>
 800319a:	a201      	add	r2, pc, #4	; (adr r2, 80031a0 <Pwm_Init+0x460>)
 800319c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a0:	080031b1 	.word	0x080031b1
 80031a4:	080031bb 	.word	0x080031bb
 80031a8:	080031c5 	.word	0x080031c5
 80031ac:	080031cf 	.word	0x080031cf
		{
		case PwmChannelId_0:
			TIM2->CCR1=Duty_cycle;
 80031b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	6353      	str	r3, [r2, #52]	; 0x34
			break;
 80031b8:	e00f      	b.n	80031da <Pwm_Init+0x49a>
		case PwmChannelId_1:
			TIM2->CCR2=Duty_cycle;
 80031ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	6393      	str	r3, [r2, #56]	; 0x38
			break;
 80031c2:	e00a      	b.n	80031da <Pwm_Init+0x49a>
		case PwmChannelId_2:
			TIM2->CCR3=Duty_cycle;
 80031c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	63d3      	str	r3, [r2, #60]	; 0x3c
			break;
 80031cc:	e005      	b.n	80031da <Pwm_Init+0x49a>
		case PwmChannelId_3:
			TIM2->CCR4=Duty_cycle;
 80031ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	6413      	str	r3, [r2, #64]	; 0x40
			break;
 80031d6:	e000      	b.n	80031da <Pwm_Init+0x49a>
		default:
			//Error
			break;
 80031d8:	bf00      	nop
	for(int ch_index=0;ch_index<Max_Num_CH;ch_index++)
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	3301      	adds	r3, #1
 80031de:	617b      	str	r3, [r7, #20]
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	ddaf      	ble.n	8003146 <Pwm_Init+0x406>
		}
	}
	//Compare x output enable
	for(int ch_index=0;ch_index<Max_Num_CH;ch_index++)
 80031e6:	2300      	movs	r3, #0
 80031e8:	613b      	str	r3, [r7, #16]
 80031ea:	e00f      	b.n	800320c <Pwm_Init+0x4cc>
	{
		TIM2->CCER|=1<<(ch_index*4);
 80031ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	0092      	lsls	r2, r2, #2
 80031f6:	2101      	movs	r1, #1
 80031f8:	fa01 f202 	lsl.w	r2, r1, r2
 80031fc:	4611      	mov	r1, r2
 80031fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003202:	430b      	orrs	r3, r1
 8003204:	6213      	str	r3, [r2, #32]
	for(int ch_index=0;ch_index<Max_Num_CH;ch_index++)
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	3301      	adds	r3, #1
 800320a:	613b      	str	r3, [r7, #16]
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	2b03      	cmp	r3, #3
 8003210:	ddec      	ble.n	80031ec <Pwm_Init+0x4ac>
	}
	// Counter enable
	TIM2->CR1|=1<<0;
 8003212:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800321c:	f043 0301 	orr.w	r3, r3, #1
 8003220:	6013      	str	r3, [r2, #0]
	PWM_State=PWM_INITIALIZED;
 8003222:	4b05      	ldr	r3, [pc, #20]	; (8003238 <Pwm_Init+0x4f8>)
 8003224:	2201      	movs	r2, #1
 8003226:	701a      	strb	r2, [r3, #0]
}
 8003228:	bf00      	nop
 800322a:	3728      	adds	r7, #40	; 0x28
 800322c:	46bd      	mov	sp, r7
 800322e:	bdb0      	pop	{r4, r5, r7, pc}
 8003230:	49742400 	.word	0x49742400
 8003234:	40e00000 	.word	0x40e00000
 8003238:	2000015c 	.word	0x2000015c

0800323c <Pwm_SetDutyCycle>:
 * Parameters (out)  	: None
 * Return value     	: None
 * Description       	: Service sets the duty cycle of the PWM channel.
 ********************************************************************************/
void Pwm_SetDutyCycle (Pwm_ChannelType ChannelNumber,uint16 DutyCycle)
{
 800323c:	b5b0      	push	{r4, r5, r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	4603      	mov	r3, r0
 8003244:	460a      	mov	r2, r1
 8003246:	71fb      	strb	r3, [r7, #7]
 8003248:	4613      	mov	r3, r2
 800324a:	80bb      	strh	r3, [r7, #4]
	uint16 Duty_cycle=0;
 800324c:	2300      	movs	r3, #0
 800324e:	81fb      	strh	r3, [r7, #14]
#if(PwmDevErrorDetect==TRUE)
	if(ChannelNumber<PwmChannelId_0||ChannelNumber>PwmChannelId_3)
 8003250:	79fb      	ldrb	r3, [r7, #7]
 8003252:	2b03      	cmp	r3, #3
 8003254:	d905      	bls.n	8003262 <Pwm_SetDutyCycle+0x26>
	{
		Det_ReportError(PWM_VERSION_ID,PwmIndex_Zero, PWM_SETDUTYCYCLE_ID, PWM_E_PARAM_CHANNEL);
 8003256:	2312      	movs	r3, #18
 8003258:	2202      	movs	r2, #2
 800325a:	2100      	movs	r1, #0
 800325c:	2025      	movs	r0, #37	; 0x25
 800325e:	f7fe fb79 	bl	8001954 <Det_ReportError>
	 duty cycle.
	 Thus for 0% requested Duty Cycle the output will be the inverse of the configured
	 polarity parameter, and for 100% Duty Cycle the output will be equal to the
	 configured polarity parameter.
	 */
	Duty_cycle=(DutyCycle/32768.0)*TIM2->ARR;
 8003262:	88bb      	ldrh	r3, [r7, #4]
 8003264:	4618      	mov	r0, r3
 8003266:	f7fd f8d5 	bl	8000414 <__aeabi_i2d>
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	4b31      	ldr	r3, [pc, #196]	; (8003334 <Pwm_SetDutyCycle+0xf8>)
 8003270:	f7fd fa64 	bl	800073c <__aeabi_ddiv>
 8003274:	4603      	mov	r3, r0
 8003276:	460c      	mov	r4, r1
 8003278:	4625      	mov	r5, r4
 800327a:	461c      	mov	r4, r3
 800327c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003282:	4618      	mov	r0, r3
 8003284:	f7fd f8b6 	bl	80003f4 <__aeabi_ui2d>
 8003288:	4602      	mov	r2, r0
 800328a:	460b      	mov	r3, r1
 800328c:	4620      	mov	r0, r4
 800328e:	4629      	mov	r1, r5
 8003290:	f7fd f92a 	bl	80004e8 <__aeabi_dmul>
 8003294:	4603      	mov	r3, r0
 8003296:	460c      	mov	r4, r1
 8003298:	4618      	mov	r0, r3
 800329a:	4621      	mov	r1, r4
 800329c:	f7fd fb36 	bl	800090c <__aeabi_d2uiz>
 80032a0:	4603      	mov	r3, r0
 80032a2:	81fb      	strh	r3, [r7, #14]
	//Value of duty cycle used for Initialization 0 represents 0% 0x8000 represents 100%
	switch(ChannelNumber)
 80032a4:	79fb      	ldrb	r3, [r7, #7]
 80032a6:	2b03      	cmp	r3, #3
 80032a8:	d81e      	bhi.n	80032e8 <Pwm_SetDutyCycle+0xac>
 80032aa:	a201      	add	r2, pc, #4	; (adr r2, 80032b0 <Pwm_SetDutyCycle+0x74>)
 80032ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b0:	080032c1 	.word	0x080032c1
 80032b4:	080032cb 	.word	0x080032cb
 80032b8:	080032d5 	.word	0x080032d5
 80032bc:	080032df 	.word	0x080032df
	{
	case PwmChannelId_0:
		TIM2->CCR1=Duty_cycle;
 80032c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80032c4:	89fb      	ldrh	r3, [r7, #14]
 80032c6:	6353      	str	r3, [r2, #52]	; 0x34
		break;
 80032c8:	e00f      	b.n	80032ea <Pwm_SetDutyCycle+0xae>
	case PwmChannelId_1:
		TIM2->CCR2=Duty_cycle;
 80032ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80032ce:	89fb      	ldrh	r3, [r7, #14]
 80032d0:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 80032d2:	e00a      	b.n	80032ea <Pwm_SetDutyCycle+0xae>
	case PwmChannelId_2:
		TIM2->CCR3=Duty_cycle;
 80032d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80032d8:	89fb      	ldrh	r3, [r7, #14]
 80032da:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 80032dc:	e005      	b.n	80032ea <Pwm_SetDutyCycle+0xae>
	case PwmChannelId_3:
		TIM2->CCR4=Duty_cycle;
 80032de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80032e2:	89fb      	ldrh	r3, [r7, #14]
 80032e4:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 80032e6:	e000      	b.n	80032ea <Pwm_SetDutyCycle+0xae>
	default:
		//Error
		break;
 80032e8:	bf00      	nop
	/*
	 [SWS_Pwm_20086] After the call of the function Pwm_SetOutputToIdle, channels
	 shall be reactivated using the Api Pwm_SetDutyCycle( ) to activate the PWM channel
	 with the old period.
	 */
	if((TIM2->CCER&(1<<ChannelNumber*4))==0)
 80032ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	79fa      	ldrb	r2, [r7, #7]
 80032f2:	0092      	lsls	r2, r2, #2
 80032f4:	2101      	movs	r1, #1
 80032f6:	fa01 f202 	lsl.w	r2, r1, r2
 80032fa:	4013      	ands	r3, r2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10c      	bne.n	800331a <Pwm_SetDutyCycle+0xde>
	{
		TIM2->CCER|=1<<(ChannelNumber*4);
 8003300:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003304:	6a1b      	ldr	r3, [r3, #32]
 8003306:	79fa      	ldrb	r2, [r7, #7]
 8003308:	0092      	lsls	r2, r2, #2
 800330a:	2101      	movs	r1, #1
 800330c:	fa01 f202 	lsl.w	r2, r1, r2
 8003310:	4611      	mov	r1, r2
 8003312:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003316:	430b      	orrs	r3, r1
 8003318:	6213      	str	r3, [r2, #32]
	else
	{
		//
	}
	//to update
	TIM2->EGR |=1<<0;
 800331a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800331e:	695b      	ldr	r3, [r3, #20]
 8003320:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003324:	f043 0301 	orr.w	r3, r3, #1
 8003328:	6153      	str	r3, [r2, #20]
}
 800332a:	bf00      	nop
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bdb0      	pop	{r4, r5, r7, pc}
 8003332:	bf00      	nop
 8003334:	40e00000 	.word	0x40e00000

08003338 <TIM2_IRQHandler>:
#include "stm32f103x6.h"
extern Pwm_ConfigType Pwm_Config;
extern uint8 Flag_Notifications;

void TIM2_IRQHandler(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
	}
	else
	{
		//
	}*/
}
 800333c:	bf00      	nop
 800333e:	46bd      	mov	sp, r7
 8003340:	bc80      	pop	{r7}
 8003342:	4770      	bx	lr

08003344 <Task1_Entry>:
DeclareTask(Task3);
DeclareTask(Task4);
DeclareTask(CAT2_CAN_Task);

TASK(Task1)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
	while(1)
	{
		WaitEvent(0xff);
 8003348:	20ff      	movs	r0, #255	; 0xff
 800334a:	f7fe fdd3 	bl	8001ef4 <WaitEvent>
		Main_SWC();
 800334e:	f000 f9c5 	bl	80036dc <Main_SWC>
		ClearEvent(0xff);
 8003352:	20ff      	movs	r0, #255	; 0xff
 8003354:	f7fe fd82 	bl	8001e5c <ClearEvent>
		WaitEvent(0xff);
 8003358:	e7f6      	b.n	8003348 <Task1_Entry+0x4>

0800335a <Task3_Entry>:
	}
}

TASK(Task3)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	af00      	add	r7, sp, #0
	while(1)
	{
		WaitEvent(0X0F);
 800335e:	200f      	movs	r0, #15
 8003360:	f7fe fdc8 	bl	8001ef4 <WaitEvent>
		LED_SWC();
 8003364:	f000 f99e 	bl	80036a4 <LED_SWC>
		ClearEvent(0X0F);
 8003368:	200f      	movs	r0, #15
 800336a:	f7fe fd77 	bl	8001e5c <ClearEvent>
		WaitEvent(0X0F);
 800336e:	e7f6      	b.n	800335e <Task3_Entry+0x4>

08003370 <Task4_Entry>:
	}
}

TASK(Task4)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
	while(1)
	{
		WaitEvent(0X1F);
 8003374:	201f      	movs	r0, #31
 8003376:	f7fe fdbd 	bl	8001ef4 <WaitEvent>
		Motor_SWC();
 800337a:	f000 f9f1 	bl	8003760 <Motor_SWC>
		ClearEvent(0X1F);
 800337e:	201f      	movs	r0, #31
 8003380:	f7fe fd6c 	bl	8001e5c <ClearEvent>
		WaitEvent(0X1F);
 8003384:	e7f6      	b.n	8003374 <Task4_Entry+0x4>
	...

08003388 <Task2_Entry>:
	}
}

TASK(Task2)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b082      	sub	sp, #8
 800338c:	af00      	add	r7, sp, #0
	int x=0;
 800338e:	2300      	movs	r3, #0
 8003390:	607b      	str	r3, [r7, #4]
	while (1)
	{
		//delay_ms(500);
		x++;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	3301      	adds	r3, #1
 8003396:	607b      	str	r3, [r7, #4]
		if(x==10)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b0a      	cmp	r3, #10
 800339c:	d1f9      	bne.n	8003392 <Task2_Entry+0xa>
		{
			x=0;
 800339e:	2300      	movs	r3, #0
 80033a0:	607b      	str	r3, [r7, #4]
			Can_Write(Hth,&PduInfo);
 80033a2:	4b03      	ldr	r3, [pc, #12]	; (80033b0 <Task2_Entry+0x28>)
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	4903      	ldr	r1, [pc, #12]	; (80033b4 <Task2_Entry+0x2c>)
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7fd fec7 	bl	800113c <Can_Write>
		x++;
 80033ae:	e7f0      	b.n	8003392 <Task2_Entry+0xa>
 80033b0:	2000016c 	.word	0x2000016c
 80033b4:	20000664 	.word	0x20000664

080033b8 <ECUM_Init>:
		}
	}
}

void ECUM_Init(void)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
	 HW_init();
 80033bc:	f7fe fcbb 	bl	8001d36 <HW_init>
	if (MYRTOS_Init() != NO_ERROR)
 80033c0:	f7ff f85a 	bl	8002478 <MYRTOS_Init>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d000      	beq.n	80033cc <ECUM_Init+0x14>
		while (1);
 80033ca:	e7fe      	b.n	80033ca <ECUM_Init+0x12>
	DefineTask(Task1,512,Task_Suspend,6,FULL_PREEMPTIVE,Extended_Task);
 80033cc:	4b47      	ldr	r3, [pc, #284]	; (80034ec <ECUM_Init+0x134>)
 80033ce:	4a48      	ldr	r2, [pc, #288]	; (80034f0 <ECUM_Init+0x138>)
 80033d0:	609a      	str	r2, [r3, #8]
 80033d2:	4b46      	ldr	r3, [pc, #280]	; (80034ec <ECUM_Init+0x134>)
 80033d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	4b44      	ldr	r3, [pc, #272]	; (80034ec <ECUM_Init+0x134>)
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80033e2:	4b44      	ldr	r3, [pc, #272]	; (80034f4 <ECUM_Init+0x13c>)
 80033e4:	4a44      	ldr	r2, [pc, #272]	; (80034f8 <ECUM_Init+0x140>)
 80033e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033ea:	6018      	str	r0, [r3, #0]
 80033ec:	3304      	adds	r3, #4
 80033ee:	8019      	strh	r1, [r3, #0]
 80033f0:	4b3e      	ldr	r3, [pc, #248]	; (80034ec <ECUM_Init+0x134>)
 80033f2:	2206      	movs	r2, #6
 80033f4:	711a      	strb	r2, [r3, #4]
 80033f6:	4b3d      	ldr	r3, [pc, #244]	; (80034ec <ECUM_Init+0x134>)
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80033fe:	483b      	ldr	r0, [pc, #236]	; (80034ec <ECUM_Init+0x134>)
 8003400:	f7ff f8b6 	bl	8002570 <MYRTOS_CreateTask>
 8003404:	4b39      	ldr	r3, [pc, #228]	; (80034ec <ECUM_Init+0x134>)
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	DefineTask(Task2,512,Task_Suspend,4,FULL_PREEMPTIVE,Extended_Task);
 800340c:	4b3b      	ldr	r3, [pc, #236]	; (80034fc <ECUM_Init+0x144>)
 800340e:	4a3c      	ldr	r2, [pc, #240]	; (8003500 <ECUM_Init+0x148>)
 8003410:	609a      	str	r2, [r3, #8]
 8003412:	4b3a      	ldr	r3, [pc, #232]	; (80034fc <ECUM_Init+0x144>)
 8003414:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	4b38      	ldr	r3, [pc, #224]	; (80034fc <ECUM_Init+0x144>)
 800341c:	2200      	movs	r2, #0
 800341e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8003422:	4b38      	ldr	r3, [pc, #224]	; (8003504 <ECUM_Init+0x14c>)
 8003424:	4a38      	ldr	r2, [pc, #224]	; (8003508 <ECUM_Init+0x150>)
 8003426:	e892 0003 	ldmia.w	r2, {r0, r1}
 800342a:	6018      	str	r0, [r3, #0]
 800342c:	3304      	adds	r3, #4
 800342e:	8019      	strh	r1, [r3, #0]
 8003430:	4b32      	ldr	r3, [pc, #200]	; (80034fc <ECUM_Init+0x144>)
 8003432:	2204      	movs	r2, #4
 8003434:	711a      	strb	r2, [r3, #4]
 8003436:	4b31      	ldr	r3, [pc, #196]	; (80034fc <ECUM_Init+0x144>)
 8003438:	2201      	movs	r2, #1
 800343a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800343e:	482f      	ldr	r0, [pc, #188]	; (80034fc <ECUM_Init+0x144>)
 8003440:	f7ff f896 	bl	8002570 <MYRTOS_CreateTask>
 8003444:	4b2d      	ldr	r3, [pc, #180]	; (80034fc <ECUM_Init+0x144>)
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	DefineTask(Task3,512,Task_Suspend,5,FULL_PREEMPTIVE,Extended_Task);
 800344c:	4b2f      	ldr	r3, [pc, #188]	; (800350c <ECUM_Init+0x154>)
 800344e:	4a30      	ldr	r2, [pc, #192]	; (8003510 <ECUM_Init+0x158>)
 8003450:	609a      	str	r2, [r3, #8]
 8003452:	4b2e      	ldr	r3, [pc, #184]	; (800350c <ECUM_Init+0x154>)
 8003454:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003458:	601a      	str	r2, [r3, #0]
 800345a:	4b2c      	ldr	r3, [pc, #176]	; (800350c <ECUM_Init+0x154>)
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8003462:	4b2c      	ldr	r3, [pc, #176]	; (8003514 <ECUM_Init+0x15c>)
 8003464:	4a2c      	ldr	r2, [pc, #176]	; (8003518 <ECUM_Init+0x160>)
 8003466:	e892 0003 	ldmia.w	r2, {r0, r1}
 800346a:	6018      	str	r0, [r3, #0]
 800346c:	3304      	adds	r3, #4
 800346e:	8019      	strh	r1, [r3, #0]
 8003470:	4b26      	ldr	r3, [pc, #152]	; (800350c <ECUM_Init+0x154>)
 8003472:	2205      	movs	r2, #5
 8003474:	711a      	strb	r2, [r3, #4]
 8003476:	4b25      	ldr	r3, [pc, #148]	; (800350c <ECUM_Init+0x154>)
 8003478:	2201      	movs	r2, #1
 800347a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800347e:	4823      	ldr	r0, [pc, #140]	; (800350c <ECUM_Init+0x154>)
 8003480:	f7ff f876 	bl	8002570 <MYRTOS_CreateTask>
 8003484:	4b21      	ldr	r3, [pc, #132]	; (800350c <ECUM_Init+0x154>)
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	DefineTask(Task4,512,Task_Suspend,5,FULL_PREEMPTIVE,Extended_Task);
 800348c:	4b23      	ldr	r3, [pc, #140]	; (800351c <ECUM_Init+0x164>)
 800348e:	4a24      	ldr	r2, [pc, #144]	; (8003520 <ECUM_Init+0x168>)
 8003490:	609a      	str	r2, [r3, #8]
 8003492:	4b22      	ldr	r3, [pc, #136]	; (800351c <ECUM_Init+0x164>)
 8003494:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003498:	601a      	str	r2, [r3, #0]
 800349a:	4b20      	ldr	r3, [pc, #128]	; (800351c <ECUM_Init+0x164>)
 800349c:	2200      	movs	r2, #0
 800349e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80034a2:	4b20      	ldr	r3, [pc, #128]	; (8003524 <ECUM_Init+0x16c>)
 80034a4:	4a20      	ldr	r2, [pc, #128]	; (8003528 <ECUM_Init+0x170>)
 80034a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80034aa:	6018      	str	r0, [r3, #0]
 80034ac:	3304      	adds	r3, #4
 80034ae:	8019      	strh	r1, [r3, #0]
 80034b0:	4b1a      	ldr	r3, [pc, #104]	; (800351c <ECUM_Init+0x164>)
 80034b2:	2205      	movs	r2, #5
 80034b4:	711a      	strb	r2, [r3, #4]
 80034b6:	4b19      	ldr	r3, [pc, #100]	; (800351c <ECUM_Init+0x164>)
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80034be:	4817      	ldr	r0, [pc, #92]	; (800351c <ECUM_Init+0x164>)
 80034c0:	f7ff f856 	bl	8002570 <MYRTOS_CreateTask>
 80034c4:	4b15      	ldr	r3, [pc, #84]	; (800351c <ECUM_Init+0x164>)
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	ActivateTask(&Task1);
 80034cc:	4807      	ldr	r0, [pc, #28]	; (80034ec <ECUM_Init+0x134>)
 80034ce:	f7ff f8d7 	bl	8002680 <ActivateTask>
	ActivateTask(&Task2);
 80034d2:	480a      	ldr	r0, [pc, #40]	; (80034fc <ECUM_Init+0x144>)
 80034d4:	f7ff f8d4 	bl	8002680 <ActivateTask>
	ActivateTask(&Task3);
 80034d8:	480c      	ldr	r0, [pc, #48]	; (800350c <ECUM_Init+0x154>)
 80034da:	f7ff f8d1 	bl	8002680 <ActivateTask>
	ActivateTask(&Task4);
 80034de:	480f      	ldr	r0, [pc, #60]	; (800351c <ECUM_Init+0x164>)
 80034e0:	f7ff f8ce 	bl	8002680 <ActivateTask>
	MYRTOS_STARTOS();
 80034e4:	f7ff f888 	bl	80025f8 <MYRTOS_STARTOS>
}
 80034e8:	bf00      	nop
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	20000578 	.word	0x20000578
 80034f0:	08003345 	.word	0x08003345
 80034f4:	20000590 	.word	0x20000590
 80034f8:	080039d8 	.word	0x080039d8
 80034fc:	20000608 	.word	0x20000608
 8003500:	08003389 	.word	0x08003389
 8003504:	20000620 	.word	0x20000620
 8003508:	080039e0 	.word	0x080039e0
 800350c:	200005c0 	.word	0x200005c0
 8003510:	0800335b 	.word	0x0800335b
 8003514:	200005d8 	.word	0x200005d8
 8003518:	080039e8 	.word	0x080039e8
 800351c:	20000530 	.word	0x20000530
 8003520:	08003371 	.word	0x08003371
 8003524:	20000548 	.word	0x20000548
 8003528:	080039f0 	.word	0x080039f0

0800352c <Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_LED_Warning_LED_Warning>:




void Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_LED_Warning_LED_Warning (my_uint8 LED_Warning)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	4603      	mov	r3, r0
 8003534:	71fb      	strb	r3, [r7, #7]
	(Rte_Inst_BSW_SWC)->BSW_SWC_Runnable_PP_LED_Warning_LED_Warning->value = LED_Warning;
 8003536:	4b06      	ldr	r3, [pc, #24]	; (8003550 <Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_LED_Warning_LED_Warning+0x24>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	79fa      	ldrb	r2, [r7, #7]
 800353c:	701a      	strb	r2, [r3, #0]
	SetEvent(&Task3,0X0F);
 800353e:	210f      	movs	r1, #15
 8003540:	4804      	ldr	r0, [pc, #16]	; (8003554 <Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_LED_Warning_LED_Warning+0x28>)
 8003542:	f7fe fc2f 	bl	8001da4 <SetEvent>
}
 8003546:	bf00      	nop
 8003548:	3708      	adds	r7, #8
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	08003b38 	.word	0x08003b38
 8003554:	200005c0 	.word	0x200005c0

08003558 <Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_Motor_Speed_Motor_Speed>:
my_uint8* Rte_IWriteRef_BSW_SWC_BSW_SWC_Runnable_PP_LED_Warning_LED_Warning(void)
{
	return &(Rte_Inst_BSW_SWC)->BSW_SWC_Runnable_PP_LED_Warning_LED_Warning->value;
}
void Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_Motor_Speed_Motor_Speed (my_uint8 Motor_Speed)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	4603      	mov	r3, r0
 8003560:	71fb      	strb	r3, [r7, #7]
	(Rte_Inst_BSW_SWC)->BSW_SWC_Runnable_PP_Motor_Speed_Motor_Speed->value = Motor_Speed;
 8003562:	4b06      	ldr	r3, [pc, #24]	; (800357c <Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_Motor_Speed_Motor_Speed+0x24>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	79fa      	ldrb	r2, [r7, #7]
 8003568:	701a      	strb	r2, [r3, #0]
	SetEvent(&Task4,0X1F);
 800356a:	211f      	movs	r1, #31
 800356c:	4804      	ldr	r0, [pc, #16]	; (8003580 <Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_Motor_Speed_Motor_Speed+0x28>)
 800356e:	f7fe fc19 	bl	8001da4 <SetEvent>
}
 8003572:	bf00      	nop
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	08003b38 	.word	0x08003b38
 8003580:	20000530 	.word	0x20000530

08003584 <Rte_IWrite_Empty_For_Test_Empty_For_Test_Runnable_PP_CAN_Frame_CAN_Frame>:




void Rte_IWrite_Empty_For_Test_Empty_For_Test_Runnable_PP_CAN_Frame_CAN_Frame (const my_uint8* CAN_Frame)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
	memcpy((Rte_Inst_Empty_For_Test)->Empty_For_Test_Runnable_PP_CAN_Frame_CAN_Frame->value, CAN_Frame, sizeof(my_uint8)*8);
 800358c:	4b07      	ldr	r3, [pc, #28]	; (80035ac <Rte_IWrite_Empty_For_Test_Empty_For_Test_Runnable_PP_CAN_Frame_CAN_Frame+0x28>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2208      	movs	r2, #8
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	4618      	mov	r0, r3
 8003596:	f000 fa01 	bl	800399c <memcpy>
	SetEvent(&Task1, 0xff);
 800359a:	21ff      	movs	r1, #255	; 0xff
 800359c:	4804      	ldr	r0, [pc, #16]	; (80035b0 <Rte_IWrite_Empty_For_Test_Empty_For_Test_Runnable_PP_CAN_Frame_CAN_Frame+0x2c>)
 800359e:	f7fe fc01 	bl	8001da4 <SetEvent>
}
 80035a2:	bf00      	nop
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	08003b40 	.word	0x08003b40
 80035b0:	20000578 	.word	0x20000578

080035b4 <Rte_IRead_LED_SWC_LED_SWC_Runnable_RP_LED_Warning_LED_Warning>:




my_uint8 Rte_IRead_LED_SWC_LED_SWC_Runnable_RP_LED_Warning_LED_Warning (void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
	return (Rte_Inst_LED_SWC)->LED_SWC_Runnable_RP_LED_Warning_LED_Warning->value;
 80035b8:	4b03      	ldr	r3, [pc, #12]	; (80035c8 <Rte_IRead_LED_SWC_LED_SWC_Runnable_RP_LED_Warning_LED_Warning+0x14>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	781b      	ldrb	r3, [r3, #0]
}
 80035be:	4618      	mov	r0, r3
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bc80      	pop	{r7}
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	08003b44 	.word	0x08003b44

080035cc <Rte_IRead_Main_SWC_Main_SWC_Runnable_RP_CAN_Frame_CAN_Frame>:
Std_ReturnType Main_SWC_RP_Call_Subsystem_Call_Subsystem_Buffer_retcode = RTE_E_OK;

FunctionPtr_Main_SWC_RP_Call_Subsystem_Call_Subsystem Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem_Delegate = 0;

const my_uint8* Rte_IRead_Main_SWC_Main_SWC_Runnable_RP_CAN_Frame_CAN_Frame (void)
{
 80035cc:	b480      	push	{r7}
 80035ce:	af00      	add	r7, sp, #0
	return (Rte_Inst_Main_SWC)->Main_SWC_Runnable_RP_CAN_Frame_CAN_Frame->value;
 80035d0:	4b02      	ldr	r3, [pc, #8]	; (80035dc <Rte_IRead_Main_SWC_Main_SWC_Runnable_RP_CAN_Frame_CAN_Frame+0x10>)
 80035d2:	681b      	ldr	r3, [r3, #0]
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr
 80035dc:	08003b48 	.word	0x08003b48

080035e0 <Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem>:
Std_ReturnType Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem (const my_uint8* CAN_Frame)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
	Std_ReturnType __result = Main_SWC_RP_Call_Subsystem_Call_Subsystem_Buffer_retcode;
 80035e8:	4b0b      	ldr	r3, [pc, #44]	; (8003618 <Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem+0x38>)
 80035ea:	781b      	ldrb	r3, [r3, #0]
 80035ec:	73fb      	strb	r3, [r7, #15]
	if ( Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem_Delegate != 0 ) {
 80035ee:	4b0b      	ldr	r3, [pc, #44]	; (800361c <Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem+0x3c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d005      	beq.n	8003602 <Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem+0x22>
		__result = Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem_Delegate(CAN_Frame);
 80035f6:	4b09      	ldr	r3, [pc, #36]	; (800361c <Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem+0x3c>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	4798      	blx	r3
 80035fe:	4603      	mov	r3, r0
 8003600:	73fb      	strb	r3, [r7, #15]
	}
	__result=BSW_SWC(CAN_Frame);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 f818 	bl	8003638 <BSW_SWC>
 8003608:	4603      	mov	r3, r0
 800360a:	73fb      	strb	r3, [r7, #15]
	return __result;
 800360c:	7bfb      	ldrb	r3, [r7, #15]
}
 800360e:	4618      	mov	r0, r3
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	2000015e 	.word	0x2000015e
 800361c:	20000160 	.word	0x20000160

08003620 <Rte_IRead_Motor_SWC_Motor_SWC_Runnable_RP_Motor_Speed_Motor_Speed>:




my_uint8 Rte_IRead_Motor_SWC_Motor_SWC_Runnable_RP_Motor_Speed_Motor_Speed (void)
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
	return (Rte_Inst_Motor_SWC)->Motor_SWC_Runnable_RP_Motor_Speed_Motor_Speed->value;
 8003624:	4b03      	ldr	r3, [pc, #12]	; (8003634 <Rte_IRead_Motor_SWC_Motor_SWC_Runnable_RP_Motor_Speed_Motor_Speed+0x14>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	781b      	ldrb	r3, [r3, #0]
}
 800362a:	4618      	mov	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	bc80      	pop	{r7}
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	08003b4c 	.word	0x08003b4c

08003638 <BSW_SWC>:
uint8 FRAME[2]={0};
/*******************************************************
 **********************Runnable*************************
 *******************************************************/
Std_ReturnType BSW_SWC(const my_uint8* CAN_Frame)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
	Std_ReturnType Stutas=E_OK;
 8003640:	2300      	movs	r3, #0
 8003642:	73fb      	strb	r3, [r7, #15]
	for(int i=0;i<2;i++)
 8003644:	2300      	movs	r3, #0
 8003646:	60bb      	str	r3, [r7, #8]
 8003648:	e00b      	b.n	8003662 <BSW_SWC+0x2a>
		FRAME[i]=CAN_Frame[i];
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	4413      	add	r3, r2
 8003650:	7819      	ldrb	r1, [r3, #0]
 8003652:	4a13      	ldr	r2, [pc, #76]	; (80036a0 <BSW_SWC+0x68>)
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	4413      	add	r3, r2
 8003658:	460a      	mov	r2, r1
 800365a:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<2;i++)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	3301      	adds	r3, #1
 8003660:	60bb      	str	r3, [r7, #8]
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	2b01      	cmp	r3, #1
 8003666:	ddf0      	ble.n	800364a <BSW_SWC+0x12>
	switch (FRAME[1])
 8003668:	4b0d      	ldr	r3, [pc, #52]	; (80036a0 <BSW_SWC+0x68>)
 800366a:	785b      	ldrb	r3, [r3, #1]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d008      	beq.n	8003682 <BSW_SWC+0x4a>
 8003670:	2b01      	cmp	r3, #1
 8003672:	d10d      	bne.n	8003690 <BSW_SWC+0x58>
	{
		case TRUE:
			Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_LED_Warning_LED_Warning(LED_BSW_ON);
 8003674:	2001      	movs	r0, #1
 8003676:	f7ff ff59 	bl	800352c <Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_LED_Warning_LED_Warning>
			Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_Motor_Speed_Motor_Speed(LOW_Speed);
 800367a:	2002      	movs	r0, #2
 800367c:	f7ff ff6c 	bl	8003558 <Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_Motor_Speed_Motor_Speed>
			break;
 8003680:	e009      	b.n	8003696 <BSW_SWC+0x5e>
		case FALSE:
			Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_LED_Warning_LED_Warning(LED_BSW_OFF);
 8003682:	2000      	movs	r0, #0
 8003684:	f7ff ff52 	bl	800352c <Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_LED_Warning_LED_Warning>
			Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_Motor_Speed_Motor_Speed(HIGH_Speed);
 8003688:	2004      	movs	r0, #4
 800368a:	f7ff ff65 	bl	8003558 <Rte_IWrite_BSW_SWC_BSW_SWC_Runnable_PP_Motor_Speed_Motor_Speed>
			break;
 800368e:	e002      	b.n	8003696 <BSW_SWC+0x5e>
		default:
			Stutas=E_NOT_OK;
 8003690:	2301      	movs	r3, #1
 8003692:	73fb      	strb	r3, [r7, #15]
			break;
 8003694:	bf00      	nop
	}
	return Stutas;
 8003696:	7bfb      	ldrb	r3, [r7, #15]
}
 8003698:	4618      	mov	r0, r3
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	20000164 	.word	0x20000164

080036a4 <LED_SWC>:
#define LED_BSW_OFF (uint8)0
/*******************************************************
 **********************Runnable*************************
 *******************************************************/
void LED_SWC(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
	uint8 LED_Status;
	LED_Status=Rte_IRead_LED_SWC_LED_SWC_Runnable_RP_LED_Warning_LED_Warning();
 80036aa:	f7ff ff83 	bl	80035b4 <Rte_IRead_LED_SWC_LED_SWC_Runnable_RP_LED_Warning_LED_Warning>
 80036ae:	4603      	mov	r3, r0
 80036b0:	71fb      	strb	r3, [r7, #7]
	switch (LED_Status)
 80036b2:	79fb      	ldrb	r3, [r7, #7]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d007      	beq.n	80036c8 <LED_SWC+0x24>
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d000      	beq.n	80036be <LED_SWC+0x1a>
			break;
		case LED_BSW_OFF:
			Dio_WriteChannel(channel_45,STD_HIGH);
			break;
		default:
			break;
 80036bc:	e009      	b.n	80036d2 <LED_SWC+0x2e>
			Dio_WriteChannel(channel_45,STD_LOW);
 80036be:	2100      	movs	r1, #0
 80036c0:	202d      	movs	r0, #45	; 0x2d
 80036c2:	f7fe f9e5 	bl	8001a90 <Dio_WriteChannel>
			break;
 80036c6:	e004      	b.n	80036d2 <LED_SWC+0x2e>
			Dio_WriteChannel(channel_45,STD_HIGH);
 80036c8:	2101      	movs	r1, #1
 80036ca:	202d      	movs	r0, #45	; 0x2d
 80036cc:	f7fe f9e0 	bl	8001a90 <Dio_WriteChannel>
			break;
 80036d0:	bf00      	nop
	}
}
 80036d2:	bf00      	nop
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
	...

080036dc <Main_SWC>:
const uint8* Frame=NULL_PTR;
/*******************************************************
 **********************Runnable*************************
 *******************************************************/
void Main_SWC(void)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	af00      	add	r7, sp, #0
	Frame=Rte_IRead_Main_SWC_Main_SWC_Runnable_RP_CAN_Frame_CAN_Frame();
 80036e0:	f7ff ff74 	bl	80035cc <Rte_IRead_Main_SWC_Main_SWC_Runnable_RP_CAN_Frame_CAN_Frame>
 80036e4:	4602      	mov	r2, r0
 80036e6:	4b1d      	ldr	r3, [pc, #116]	; (800375c <Main_SWC+0x80>)
 80036e8:	601a      	str	r2, [r3, #0]
	switch(Frame[0])
 80036ea:	4b1c      	ldr	r3, [pc, #112]	; (800375c <Main_SWC+0x80>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	3b01      	subs	r3, #1
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d82a      	bhi.n	800374c <Main_SWC+0x70>
 80036f6:	a201      	add	r2, pc, #4	; (adr r2, 80036fc <Main_SWC+0x20>)
 80036f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fc:	08003711 	.word	0x08003711
 8003700:	0800371d 	.word	0x0800371d
 8003704:	08003729 	.word	0x08003729
 8003708:	08003735 	.word	0x08003735
 800370c:	08003741 	.word	0x08003741
	{
	case 1:
		Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem(Frame);
 8003710:	4b12      	ldr	r3, [pc, #72]	; (800375c <Main_SWC+0x80>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4618      	mov	r0, r3
 8003716:	f7ff ff63 	bl	80035e0 <Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem>
		break;
 800371a:	e01d      	b.n	8003758 <Main_SWC+0x7c>
	case 2:
		Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem(Frame);
 800371c:	4b0f      	ldr	r3, [pc, #60]	; (800375c <Main_SWC+0x80>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4618      	mov	r0, r3
 8003722:	f7ff ff5d 	bl	80035e0 <Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem>
		break;
 8003726:	e017      	b.n	8003758 <Main_SWC+0x7c>
	case 3:
		Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem(Frame);
 8003728:	4b0c      	ldr	r3, [pc, #48]	; (800375c <Main_SWC+0x80>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4618      	mov	r0, r3
 800372e:	f7ff ff57 	bl	80035e0 <Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem>
		break;
 8003732:	e011      	b.n	8003758 <Main_SWC+0x7c>
	case 4:
		Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem(Frame);
 8003734:	4b09      	ldr	r3, [pc, #36]	; (800375c <Main_SWC+0x80>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4618      	mov	r0, r3
 800373a:	f7ff ff51 	bl	80035e0 <Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem>
		break;
 800373e:	e00b      	b.n	8003758 <Main_SWC+0x7c>
	case 5:
		Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem(Frame);
 8003740:	4b06      	ldr	r3, [pc, #24]	; (800375c <Main_SWC+0x80>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4618      	mov	r0, r3
 8003746:	f7ff ff4b 	bl	80035e0 <Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem>
		break;
 800374a:	e005      	b.n	8003758 <Main_SWC+0x7c>
	default:
		Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem(Frame);
 800374c:	4b03      	ldr	r3, [pc, #12]	; (800375c <Main_SWC+0x80>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4618      	mov	r0, r3
 8003752:	f7ff ff45 	bl	80035e0 <Rte_Call_Main_SWC_RP_Call_Subsystem_Call_Subsystem>
		break;
 8003756:	bf00      	nop
	}
}
 8003758:	bf00      	nop
 800375a:	bd80      	pop	{r7, pc}
 800375c:	20000168 	.word	0x20000168

08003760 <Motor_SWC>:
#include "Pwm.h"
/*******************************************************
 **********************Runnable*************************
 *******************************************************/
void Motor_SWC(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
	uint8 Speed;
	uint16 Dutycycle;
	Speed=Rte_IRead_Motor_SWC_Motor_SWC_Runnable_RP_Motor_Speed_Motor_Speed();
 8003766:	f7ff ff5b 	bl	8003620 <Rte_IRead_Motor_SWC_Motor_SWC_Runnable_RP_Motor_Speed_Motor_Speed>
 800376a:	4603      	mov	r3, r0
 800376c:	71fb      	strb	r3, [r7, #7]
	Dutycycle=Speed*6553;
 800376e:	79fb      	ldrb	r3, [r7, #7]
 8003770:	b29b      	uxth	r3, r3
 8003772:	461a      	mov	r2, r3
 8003774:	0052      	lsls	r2, r2, #1
 8003776:	441a      	add	r2, r3
 8003778:	0092      	lsls	r2, r2, #2
 800377a:	441a      	add	r2, r3
 800377c:	4611      	mov	r1, r2
 800377e:	0189      	lsls	r1, r1, #6
 8003780:	1a8a      	subs	r2, r1, r2
 8003782:	00d2      	lsls	r2, r2, #3
 8003784:	4413      	add	r3, r2
 8003786:	80bb      	strh	r3, [r7, #4]
	Pwm_SetDutyCycle(PwmChannelId_0,Dutycycle);
 8003788:	88bb      	ldrh	r3, [r7, #4]
 800378a:	4619      	mov	r1, r3
 800378c:	2000      	movs	r0, #0
 800378e:	f7ff fd55 	bl	800323c <Pwm_SetDutyCycle>
	Pwm_SetDutyCycle(PwmChannelId_1,Dutycycle);
 8003792:	88bb      	ldrh	r3, [r7, #4]
 8003794:	4619      	mov	r1, r3
 8003796:	2001      	movs	r0, #1
 8003798:	f7ff fd50 	bl	800323c <Pwm_SetDutyCycle>
	Pwm_SetDutyCycle(PwmChannelId_2,Dutycycle);
 800379c:	88bb      	ldrh	r3, [r7, #4]
 800379e:	4619      	mov	r1, r3
 80037a0:	2002      	movs	r0, #2
 80037a2:	f7ff fd4b 	bl	800323c <Pwm_SetDutyCycle>
	Pwm_SetDutyCycle(PwmChannelId_3,Dutycycle);
 80037a6:	88bb      	ldrh	r3, [r7, #4]
 80037a8:	4619      	mov	r1, r3
 80037aa:	2003      	movs	r0, #3
 80037ac:	f7ff fd46 	bl	800323c <Pwm_SetDutyCycle>
}
 80037b0:	bf00      	nop
 80037b2:	3708      	adds	r7, #8
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <CanIf_TxConfirmation>:
void MCAL_CAN_Mailbox_0_Empty_Callback(void)
{
	Can_Write(Hth,&PduInfo);
}
void CanIf_TxConfirmation(PduIdType CanTxPduId)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	4603      	mov	r3, r0
 80037c0:	71fb      	strb	r3, [r7, #7]
	id=CanTxPduId;
 80037c2:	4a04      	ldr	r2, [pc, #16]	; (80037d4 <CanIf_TxConfirmation+0x1c>)
 80037c4:	79fb      	ldrb	r3, [r7, #7]
 80037c6:	7013      	strb	r3, [r2, #0]
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	20000661 	.word	0x20000661

080037d8 <CanIf_ControllerModeIndication>:
	DLC_RX=CanDlc;
	ID=CanId;
}
*/
void CanIf_ControllerModeIndication(uint8 Controller, CanIf_ControllerModeType ControllerMode)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	4603      	mov	r3, r0
 80037e0:	460a      	mov	r2, r1
 80037e2:	71fb      	strb	r3, [r7, #7]
 80037e4:	4613      	mov	r3, r2
 80037e6:	71bb      	strb	r3, [r7, #6]
	CAN_Mode=ControllerMode;
 80037e8:	4a03      	ldr	r2, [pc, #12]	; (80037f8 <CanIf_ControllerModeIndication+0x20>)
 80037ea:	79bb      	ldrb	r3, [r7, #6]
 80037ec:	7013      	strb	r3, [r2, #0]
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr
 80037f8:	20000670 	.word	0x20000670

080037fc <delay_ms>:
	Dio_WriteChannel(channel_1,STD_LOW);
}
*/

void delay_ms(uint8 ms)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	4603      	mov	r3, r0
 8003804:	71fb      	strb	r3, [r7, #7]
	for(int i=0 ;i<ms;i++)
 8003806:	2300      	movs	r3, #0
 8003808:	60fb      	str	r3, [r7, #12]
 800380a:	e00b      	b.n	8003824 <delay_ms+0x28>
		for(int x=0;x<50;x++);
 800380c:	2300      	movs	r3, #0
 800380e:	60bb      	str	r3, [r7, #8]
 8003810:	e002      	b.n	8003818 <delay_ms+0x1c>
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	3301      	adds	r3, #1
 8003816:	60bb      	str	r3, [r7, #8]
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2b31      	cmp	r3, #49	; 0x31
 800381c:	ddf9      	ble.n	8003812 <delay_ms+0x16>
	for(int i=0 ;i<ms;i++)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	3301      	adds	r3, #1
 8003822:	60fb      	str	r3, [r7, #12]
 8003824:	79fb      	ldrb	r3, [r7, #7]
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	429a      	cmp	r2, r3
 800382a:	dbef      	blt.n	800380c <delay_ms+0x10>
}
 800382c:	bf00      	nop
 800382e:	3714      	adds	r7, #20
 8003830:	46bd      	mov	sp, r7
 8003832:	bc80      	pop	{r7}
 8003834:	4770      	bx	lr
	...

08003838 <main>:




int main(void)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
	RCC_GPIOA_CLK_Enable();
 800383e:	4b2a      	ldr	r3, [pc, #168]	; (80038e8 <main+0xb0>)
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	4a29      	ldr	r2, [pc, #164]	; (80038e8 <main+0xb0>)
 8003844:	f043 0304 	orr.w	r3, r3, #4
 8003848:	6193      	str	r3, [r2, #24]
	RCC_TIM2_CLK_Enable();
 800384a:	4b27      	ldr	r3, [pc, #156]	; (80038e8 <main+0xb0>)
 800384c:	69db      	ldr	r3, [r3, #28]
 800384e:	4a26      	ldr	r2, [pc, #152]	; (80038e8 <main+0xb0>)
 8003850:	f043 0301 	orr.w	r3, r3, #1
 8003854:	61d3      	str	r3, [r2, #28]
	RCC_GPIOB_CLK_Enable();
 8003856:	4b24      	ldr	r3, [pc, #144]	; (80038e8 <main+0xb0>)
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	4a23      	ldr	r2, [pc, #140]	; (80038e8 <main+0xb0>)
 800385c:	f043 0308 	orr.w	r3, r3, #8
 8003860:	6193      	str	r3, [r2, #24]
	RCC_GPIOC_CLK_Enable();
 8003862:	4b21      	ldr	r3, [pc, #132]	; (80038e8 <main+0xb0>)
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	4a20      	ldr	r2, [pc, #128]	; (80038e8 <main+0xb0>)
 8003868:	f043 0310 	orr.w	r3, r3, #16
 800386c:	6193      	str	r3, [r2, #24]
	Port_Init(&Port);
 800386e:	481f      	ldr	r0, [pc, #124]	; (80038ec <main+0xb4>)
 8003870:	f7ff f81e 	bl	80028b0 <Port_Init>
	Pwm_Init(&PWM_Config);
 8003874:	481e      	ldr	r0, [pc, #120]	; (80038f0 <main+0xb8>)
 8003876:	f7ff fa63 	bl	8002d40 <Pwm_Init>

	PduInfo.id=0x000007ff;
 800387a:	4b1e      	ldr	r3, [pc, #120]	; (80038f4 <main+0xbc>)
 800387c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8003880:	601a      	str	r2, [r3, #0]
	PduInfo.sdu=Data;
 8003882:	4b1c      	ldr	r3, [pc, #112]	; (80038f4 <main+0xbc>)
 8003884:	4a1c      	ldr	r2, [pc, #112]	; (80038f8 <main+0xc0>)
 8003886:	605a      	str	r2, [r3, #4]
	PduInfo.swPduHandle=5;
 8003888:	4b1a      	ldr	r3, [pc, #104]	; (80038f4 <main+0xbc>)
 800388a:	2205      	movs	r2, #5
 800388c:	721a      	strb	r2, [r3, #8]
	PduInfo.length=8;
 800388e:	4b19      	ldr	r3, [pc, #100]	; (80038f4 <main+0xbc>)
 8003890:	2208      	movs	r2, #8
 8003892:	725a      	strb	r2, [r3, #9]
	Can_Init(&Can);
 8003894:	4819      	ldr	r0, [pc, #100]	; (80038fc <main+0xc4>)
 8003896:	f7fd fa99 	bl	8000dcc <Can_Init>
	//Configuration Filter Bank 0
	CAN_Filter_Config_t Filter_Config;
	Filter_Config.Filter_Bank=CAN_Filter_Bank_0;
 800389a:	2300      	movs	r3, #0
 800389c:	60fb      	str	r3, [r7, #12]
	Filter_Config.Filter_FIFO_Assignment=CAN_Filter_FIFO_Assignment_FIFO0;
 800389e:	2300      	movs	r3, #0
 80038a0:	60bb      	str	r3, [r7, #8]
	Filter_Config.Filter_ID=0XFFFFFFFF;
 80038a2:	f04f 33ff 	mov.w	r3, #4294967295
 80038a6:	603b      	str	r3, [r7, #0]
	Filter_Config.Filter_Mask_ID=0X00000000;
 80038a8:	2300      	movs	r3, #0
 80038aa:	607b      	str	r3, [r7, #4]
	Filter_Config.Filter_Mode=CAN_Filter_Mode_Mask;
 80038ac:	2300      	movs	r3, #0
 80038ae:	613b      	str	r3, [r7, #16]
	Filter_Config.Filter_Scale=CAN_Filter_Scale_32;
 80038b0:	2301      	movs	r3, #1
 80038b2:	617b      	str	r3, [r7, #20]
	MCAL_CAN_Config_Filter(&Filter_Config);
 80038b4:	463b      	mov	r3, r7
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fd ff30 	bl	800171c <MCAL_CAN_Config_Filter>
	Can_SetControllerMode(CONTROLLER_ZERO,CAN_CS_STARTED);
 80038bc:	2101      	movs	r1, #1
 80038be:	2000      	movs	r0, #0
 80038c0:	f7fd fb88 	bl	8000fd4 <Can_SetControllerMode>

	//SWC_Send();
	//Can_Write(Hth,&PduInfo);

	ECUM_Init();
 80038c4:	f7ff fd78 	bl	80033b8 <ECUM_Init>

	while(1)
	{
		delay_ms(10000);
 80038c8:	2010      	movs	r0, #16
 80038ca:	f7ff ff97 	bl	80037fc <delay_ms>
		Dio_WriteChannel(channel_45,STD_LOW);
 80038ce:	2100      	movs	r1, #0
 80038d0:	202d      	movs	r0, #45	; 0x2d
 80038d2:	f7fe f8dd 	bl	8001a90 <Dio_WriteChannel>
		delay_ms(10000);
 80038d6:	2010      	movs	r0, #16
 80038d8:	f7ff ff90 	bl	80037fc <delay_ms>
		Dio_WriteChannel(channel_45,STD_HIGH);
 80038dc:	2101      	movs	r1, #1
 80038de:	202d      	movs	r0, #45	; 0x2d
 80038e0:	f7fe f8d6 	bl	8001a90 <Dio_WriteChannel>
		delay_ms(10000);
 80038e4:	e7f0      	b.n	80038c8 <main+0x90>
 80038e6:	bf00      	nop
 80038e8:	40021000 	.word	0x40021000
 80038ec:	080039f8 	.word	0x080039f8
 80038f0:	200000cc 	.word	0x200000cc
 80038f4:	20000664 	.word	0x20000664
 80038f8:	2000011c 	.word	0x2000011c
 80038fc:	20000000 	.word	0x20000000

08003900 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003900:	480d      	ldr	r0, [pc, #52]	; (8003938 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003902:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003904:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003908:	480c      	ldr	r0, [pc, #48]	; (800393c <LoopForever+0x6>)
  ldr r1, =_edata
 800390a:	490d      	ldr	r1, [pc, #52]	; (8003940 <LoopForever+0xa>)
  ldr r2, =_sidata
 800390c:	4a0d      	ldr	r2, [pc, #52]	; (8003944 <LoopForever+0xe>)
  movs r3, #0
 800390e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003910:	e002      	b.n	8003918 <LoopCopyDataInit>

08003912 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003912:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003914:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003916:	3304      	adds	r3, #4

08003918 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003918:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800391a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800391c:	d3f9      	bcc.n	8003912 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800391e:	4a0a      	ldr	r2, [pc, #40]	; (8003948 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003920:	4c0a      	ldr	r4, [pc, #40]	; (800394c <LoopForever+0x16>)
  movs r3, #0
 8003922:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003924:	e001      	b.n	800392a <LoopFillZerobss>

08003926 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003926:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003928:	3204      	adds	r2, #4

0800392a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800392a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800392c:	d3fb      	bcc.n	8003926 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800392e:	f000 f811 	bl	8003954 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003932:	f7ff ff81 	bl	8003838 <main>

08003936 <LoopForever>:

LoopForever:
    b LoopForever
 8003936:	e7fe      	b.n	8003936 <LoopForever>
  ldr   r0, =_estack
 8003938:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800393c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003940:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 8003944:	08003b58 	.word	0x08003b58
  ldr r2, =_sbss
 8003948:	20000124 	.word	0x20000124
  ldr r4, =_ebss
 800394c:	20000674 	.word	0x20000674

08003950 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003950:	e7fe      	b.n	8003950 <ADC1_2_IRQHandler>
	...

08003954 <__libc_init_array>:
 8003954:	b570      	push	{r4, r5, r6, lr}
 8003956:	2500      	movs	r5, #0
 8003958:	4e0c      	ldr	r6, [pc, #48]	; (800398c <__libc_init_array+0x38>)
 800395a:	4c0d      	ldr	r4, [pc, #52]	; (8003990 <__libc_init_array+0x3c>)
 800395c:	1ba4      	subs	r4, r4, r6
 800395e:	10a4      	asrs	r4, r4, #2
 8003960:	42a5      	cmp	r5, r4
 8003962:	d109      	bne.n	8003978 <__libc_init_array+0x24>
 8003964:	f000 f826 	bl	80039b4 <_init>
 8003968:	2500      	movs	r5, #0
 800396a:	4e0a      	ldr	r6, [pc, #40]	; (8003994 <__libc_init_array+0x40>)
 800396c:	4c0a      	ldr	r4, [pc, #40]	; (8003998 <__libc_init_array+0x44>)
 800396e:	1ba4      	subs	r4, r4, r6
 8003970:	10a4      	asrs	r4, r4, #2
 8003972:	42a5      	cmp	r5, r4
 8003974:	d105      	bne.n	8003982 <__libc_init_array+0x2e>
 8003976:	bd70      	pop	{r4, r5, r6, pc}
 8003978:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800397c:	4798      	blx	r3
 800397e:	3501      	adds	r5, #1
 8003980:	e7ee      	b.n	8003960 <__libc_init_array+0xc>
 8003982:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003986:	4798      	blx	r3
 8003988:	3501      	adds	r5, #1
 800398a:	e7f2      	b.n	8003972 <__libc_init_array+0x1e>
 800398c:	08003b50 	.word	0x08003b50
 8003990:	08003b50 	.word	0x08003b50
 8003994:	08003b50 	.word	0x08003b50
 8003998:	08003b54 	.word	0x08003b54

0800399c <memcpy>:
 800399c:	b510      	push	{r4, lr}
 800399e:	1e43      	subs	r3, r0, #1
 80039a0:	440a      	add	r2, r1
 80039a2:	4291      	cmp	r1, r2
 80039a4:	d100      	bne.n	80039a8 <memcpy+0xc>
 80039a6:	bd10      	pop	{r4, pc}
 80039a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039b0:	e7f7      	b.n	80039a2 <memcpy+0x6>
	...

080039b4 <_init>:
 80039b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039b6:	bf00      	nop
 80039b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039ba:	bc08      	pop	{r3}
 80039bc:	469e      	mov	lr, r3
 80039be:	4770      	bx	lr

080039c0 <_fini>:
 80039c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039c2:	bf00      	nop
 80039c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039c6:	bc08      	pop	{r3}
 80039c8:	469e      	mov	lr, r3
 80039ca:	4770      	bx	lr
