{
    "code": "module TopModule (\n    input logic clk,          // Clock input, positive edge-triggered\n    input logic reset_n,      // Asynchronous active-low reset\n    input logic [7:0] d,      // 8-bit input data bus\n    output logic [7:0] q      // 8-bit output data bus\n);\n\nalways @(posedge clk or negedge reset_n) begin\n    if (!reset_n) begin\n        q <= 8'b00000000;    // Reset all flip-flops to 0\n    end else begin\n        q <= d;              // Capture input data on rising edge of clk\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 1,
        "passfail": "r"
    },
    "iterations_used": 2
}