```verilog
  always @(posedge clk) begin
    if (cpu_overheated)
      shut_off_computer <= 1;
    else
      shut_off_computer <= 0;
  end

  always @(posedge clk) begin
    if (~arrived)
      keep_driving <= ~gas_tank_empty;
    else
      keep_driving <= 0;
  end
endmodule
```