

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Aug 10 21:12:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DFT
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1076237|  1076237|  10.762 ms|  10.762 ms|  1076238|  1076238|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_1_fu_188                 |dft_Pipeline_1                 |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_dft_Pipeline_2_fu_194                 |dft_Pipeline_2                 |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_dft_Pipeline_VITIS_LOOP_30_3_fu_200   |dft_Pipeline_VITIS_LOOP_30_3   |     2056|     2056|  20.560 us|  20.560 us|  2056|  2056|       no|
        |grp_dft_Pipeline_VITIS_LOOP_21_2_fu_210   |dft_Pipeline_VITIS_LOOP_21_2   |     1041|     1041|  10.410 us|  10.410 us|  1041|  1041|       no|
        |grp_dft_Pipeline_VITIS_LOOP_21_21_fu_223  |dft_Pipeline_VITIS_LOOP_21_21  |     1041|     1041|  10.410 us|  10.410 us|  1041|  1041|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |  1073152|  1073152|      2096|          -|          -|   512|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    308|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|   20|    4366|   5398|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    794|    -|
|Register         |        -|    -|     944|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|   20|    5310|   6500|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    9|       4|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                              |ctrl_s_axi                      |        0|   0|  323|  554|    0|
    |grp_dft_Pipeline_1_fu_188                 |dft_Pipeline_1                  |        0|   0|   13|   51|    0|
    |grp_dft_Pipeline_2_fu_194                 |dft_Pipeline_2                  |        0|   0|   13|   51|    0|
    |grp_dft_Pipeline_VITIS_LOOP_21_2_fu_210   |dft_Pipeline_VITIS_LOOP_21_2    |        0|   0|  661|  189|    0|
    |grp_dft_Pipeline_VITIS_LOOP_21_21_fu_223  |dft_Pipeline_VITIS_LOOP_21_21   |        0|   0|  661|  189|    0|
    |grp_dft_Pipeline_VITIS_LOOP_30_3_fu_200   |dft_Pipeline_VITIS_LOOP_30_3    |        0|   0|  279|  360|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U39        |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U40        |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U41        |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U42         |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U43         |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U44         |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U45         |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U38        |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |in_r_m_axi_U                              |in_r_m_axi                      |        4|   0|  512|  580|    0|
    |out_r_m_axi_U                             |out_r_m_axi                     |        4|   0|  512|  580|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                |        8|  20| 4366| 5398|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |cos_coefficients_table_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |sin_coefficients_table_U  |sin_coefficients_table_ROM_AUTO_1R  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |temp_real_U               |temp_real_RAM_AUTO_1R1W             |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |temp_imag_U               |temp_real_RAM_AUTO_1R1W             |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                    |        8|  0|   0|    0|  4096|  128|     4|       131072|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_386_p2               |         +|   0|  0|  12|          11|           2|
    |empty_29_fu_268_p2               |         +|   0|  0|  71|          64|          64|
    |empty_30_fu_273_p2               |         +|   0|  0|  71|          64|          64|
    |empty_33_fu_336_p2               |         +|   0|  0|  71|          64|          64|
    |empty_34_fu_341_p2               |         +|   0|  0|  71|          64|          64|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln19_fu_318_p2                |        or|   0|  0|  10|          10|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 308|         278|         260|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  87|         18|    1|         18|
    |cos_coefficients_table_address0  |  14|          3|   10|         30|
    |cos_coefficients_table_ce0       |  14|          3|    1|          3|
    |grp_fu_549_ce                    |  14|          3|    1|          3|
    |grp_fu_549_p0                    |  14|          3|   32|         96|
    |grp_fu_549_p1                    |  14|          3|   32|         96|
    |grp_fu_553_ce                    |  14|          3|    1|          3|
    |grp_fu_553_p0                    |  14|          3|   32|         96|
    |grp_fu_553_p1                    |  14|          3|   32|         96|
    |grp_fu_557_ce                    |  14|          3|    1|          3|
    |grp_fu_557_p0                    |  14|          3|   32|         96|
    |grp_fu_557_p1                    |  14|          3|   32|         96|
    |grp_fu_561_ce                    |  14|          3|    1|          3|
    |grp_fu_561_p0                    |  14|          3|   32|         96|
    |grp_fu_561_p1                    |  14|          3|   32|         96|
    |grp_fu_565_ce                    |  14|          3|    1|          3|
    |grp_fu_565_p0                    |  14|          3|   32|         96|
    |grp_fu_565_p1                    |  14|          3|   32|         96|
    |grp_fu_569_ce                    |  14|          3|    1|          3|
    |grp_fu_569_p0                    |  14|          3|   32|         96|
    |grp_fu_569_p1                    |  14|          3|   32|         96|
    |grp_fu_573_ce                    |  14|          3|    1|          3|
    |grp_fu_573_p0                    |  14|          3|   32|         96|
    |grp_fu_573_p1                    |  14|          3|   32|         96|
    |grp_fu_577_ce                    |  14|          3|    1|          3|
    |grp_fu_577_p0                    |  14|          3|   32|         96|
    |grp_fu_577_p1                    |  14|          3|   32|         96|
    |i_fu_104                         |   9|          2|   11|         22|
    |in_r_ARADDR                      |  25|          5|   64|        320|
    |in_r_blk_n_AR                    |   9|          2|    1|          2|
    |in_r_blk_n_R                     |   9|          2|    1|          2|
    |out_r_AWVALID                    |   9|          2|    1|          2|
    |out_r_BREADY                     |   9|          2|    1|          2|
    |out_r_WVALID                     |   9|          2|    1|          2|
    |sin_coefficients_table_address0  |  14|          3|   10|         30|
    |sin_coefficients_table_ce0       |  14|          3|    1|          3|
    |temp_imag_address0               |  25|          5|   10|         50|
    |temp_imag_address1               |  14|          3|   10|         30|
    |temp_imag_ce0                    |  25|          5|    1|          5|
    |temp_imag_ce1                    |  14|          3|    1|          3|
    |temp_imag_d0                     |  20|          4|   32|        128|
    |temp_imag_we0                    |  20|          4|    1|          4|
    |temp_real_address0               |  25|          5|   10|         50|
    |temp_real_address1               |  14|          3|   10|         30|
    |temp_real_ce0                    |  25|          5|    1|          5|
    |temp_real_ce1                    |  14|          3|    1|          3|
    |temp_real_d0                     |  20|          4|   32|        128|
    |temp_real_we0                    |  20|          4|    1|          4|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 794|        167|  733|       2436|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |  17|   0|   17|          0|
    |empty_31_reg_519                                       |  32|   0|   32|          0|
    |empty_32_reg_524                                       |  32|   0|   32|          0|
    |empty_35_reg_539                                       |  32|   0|   32|          0|
    |empty_36_reg_544                                       |  32|   0|   32|          0|
    |grp_dft_Pipeline_1_fu_188_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dft_Pipeline_2_fu_194_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_21_21_fu_223_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_21_2_fu_210_ap_start_reg   |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_30_3_fu_200_ap_start_reg   |   1|   0|    1|          0|
    |i_fu_104                                               |  11|   0|   11|          0|
    |imag_op_read_reg_440                                   |  64|   0|   64|          0|
    |imag_sample_read_reg_450                               |  64|   0|   64|          0|
    |in_r_addr_1_read_reg_514                               |  32|   0|   32|          0|
    |in_r_addr_1_reg_476                                    |  64|   0|   64|          0|
    |in_r_addr_2_read_reg_529                               |  32|   0|   32|          0|
    |in_r_addr_2_reg_487                                    |  64|   0|   64|          0|
    |in_r_addr_3_read_reg_534                               |  32|   0|   32|          0|
    |in_r_addr_3_reg_493                                    |  64|   0|   64|          0|
    |in_r_addr_read_reg_509                                 |  32|   0|   32|          0|
    |in_r_addr_reg_470                                      |  64|   0|   64|          0|
    |or_ln19_reg_482                                        |   9|   0|   10|          1|
    |real_op_read_reg_445                                   |  64|   0|   64|          0|
    |real_sample_read_reg_456                               |  64|   0|   64|          0|
    |trunc_ln1_reg_499                                      |  62|   0|   62|          0|
    |trunc_ln30_1_reg_504                                   |  62|   0|   62|          0|
    |trunc_ln321_reg_465                                    |  10|   0|   10|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 944|   0|  945|          1|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID    |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY    |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR     |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA      |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB      |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID    |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY    |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR     |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA      |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP      |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP      |  out|    2|       s_axi|          ctrl|        scalar|
|ap_local_block        |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|           dft|  return value|
|m_axi_in_r_AWVALID    |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWREADY    |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWADDR     |  out|   64|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWID       |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWLEN      |  out|    8|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWSIZE     |  out|    3|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWBURST    |  out|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWLOCK     |  out|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWCACHE    |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWPROT     |  out|    3|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWQOS      |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWREGION   |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWUSER     |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_WVALID     |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_WREADY     |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_WDATA      |  out|   32|       m_axi|          in_r|       pointer|
|m_axi_in_r_WSTRB      |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_WLAST      |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_WID        |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_WUSER      |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARVALID    |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARREADY    |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARADDR     |  out|   64|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARID       |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARLEN      |  out|    8|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARSIZE     |  out|    3|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARBURST    |  out|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARLOCK     |  out|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARCACHE    |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARPROT     |  out|    3|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARQOS      |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARREGION   |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARUSER     |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RVALID     |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RREADY     |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RDATA      |   in|   32|       m_axi|          in_r|       pointer|
|m_axi_in_r_RLAST      |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RID        |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RUSER      |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RRESP      |   in|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_BVALID     |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_BREADY     |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_BRESP      |   in|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_BID        |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_BUSER      |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_out_r_AWVALID   |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWREADY   |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWADDR    |  out|   64|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWID      |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWLEN     |  out|    8|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWSIZE    |  out|    3|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWBURST   |  out|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWLOCK    |  out|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWCACHE   |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWPROT    |  out|    3|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWQOS     |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWREGION  |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWUSER    |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_WVALID    |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_WREADY    |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_WDATA     |  out|   32|       m_axi|         out_r|       pointer|
|m_axi_out_r_WSTRB     |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_WLAST     |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_WID       |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_WUSER     |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARVALID   |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARREADY   |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARADDR    |  out|   64|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARID      |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARLEN     |  out|    8|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARSIZE    |  out|    3|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARBURST   |  out|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARLOCK    |  out|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARCACHE   |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARPROT    |  out|    3|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARQOS     |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARREGION  |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARUSER    |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RVALID    |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RREADY    |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RDATA     |   in|   32|       m_axi|         out_r|       pointer|
|m_axi_out_r_RLAST     |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RID       |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RUSER     |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RRESP     |   in|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_BVALID    |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_BREADY    |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_BRESP     |   in|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_BID       |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_BUSER     |   in|    1|       m_axi|         out_r|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

