{"Source Block": ["hdl/projects/fmcomms1/zed/system_top.v@271:297@HdlStmProcess", "    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin\n    adc_data_cnt <= ~adc_data_cnt ;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[31:16]};\n      end\n      2'b01: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[31:16]};\n      end\n      default: begin\n        adc_dma_wr <= 1'b1;\n        adc_dma_wdata <= {adc_data_1, adc_data_0};\n      end\n    endcase\n  end\n\n  system_wrapper i_system_wrapper (\n    .ddr_addr (ddr_addr),\n    .ddr_ba (ddr_ba),\n    .ddr_cas_n (ddr_cas_n),\n"], "Clone Blocks": [["hdl/projects/fmcomms1/zc702/system_top.v@228:254", "    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin\n    adc_data_cnt <= ~adc_data_cnt ;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[31:16]};\n      end\n      2'b01: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[31:16]};\n      end\n      default: begin\n        adc_dma_wr <= 1'b1;\n        adc_dma_wdata <= {adc_data_1, adc_data_0};\n      end\n    endcase\n  end\n\n  system_wrapper i_system_wrapper (\n    .ddr_addr (ddr_addr),\n    .ddr_ba (ddr_ba),\n    .ddr_cas_n (ddr_cas_n),\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@235:261", "    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin\n    adc_data_cnt <= ~adc_data_cnt;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[31:16]};\n      end\n      2'b01: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[31:16]};\n      end\n      default: begin\n        adc_dma_wr <= 1'b1;\n        adc_dma_wdata <= {adc_data_1, adc_data_0};\n      end\n    endcase\n  end\n\n  system_wrapper i_system_wrapper (\n    .ddr3_addr (ddr3_addr),\n    .ddr3_ba (ddr3_ba),\n    .ddr3_cas_n (ddr3_cas_n),\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@258:284", "    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin \n    adc_data_cnt <= ~adc_data_cnt;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[31:16]};\n      end\n      2'b01: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[31:16]};\n      end\n      default: begin\n        adc_dma_wr <= 1'b1;\n        adc_dma_wdata <= {adc_data_1, adc_data_0};\n      end\n    endcase\n  end\n\n  ad_iobuf #(.DATA_WIDTH(17)) i_iobuf_bd (\n    .dio_t (gpio_t[16:0]),\n    .dio_i (gpio_o[16:0]),\n    .dio_o (gpio_i[16:0]),\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@227:253", "    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin\n    adc_data_cnt <= ~adc_data_cnt ;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[31:16]};\n      end\n      2'b01: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[31:16]};\n      end\n      default: begin\n        adc_dma_wr <= 1'b1;\n        adc_dma_wdata <= {adc_data_1, adc_data_0};\n      end\n    endcase\n  end\n\n  system_wrapper i_system_wrapper (\n    .ddr_addr (ddr_addr),\n    .ddr_ba (ddr_ba),\n    .ddr_cas_n (ddr_cas_n),\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@248:274", "    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin \n    adc_data_cnt <= ~adc_data_cnt;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[31:16]};\n      end\n      2'b01: begin\n        adc_dma_wr <= adc_data_cnt;\n        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[31:16]};\n      end\n      default: begin\n        adc_dma_wr <= 1'b1;\n        adc_dma_wdata <= {adc_data_1, adc_data_0};\n      end\n    endcase\n  end\n\n  ad_iobuf #(.DATA_WIDTH(21)) i_iobuf_sw_led (\n    .dio_t (gpio_t[20:0]),\n    .dio_i (gpio_o[20:0]),\n    .dio_o (gpio_i[20:0]),\n"]], "Diff Content": {"Delete": [[276, "  always @(posedge adc_clk) begin\n"], [277, "    adc_data_cnt <= ~adc_data_cnt ;\n"], [278, "    case ({adc_enable_1, adc_enable_0})\n"], [279, "      2'b10: begin\n"], [280, "        adc_dma_wr <= adc_data_cnt;\n"], [281, "        adc_dma_wdata <= {adc_data_1, adc_dma_wdata[31:16]};\n"], [282, "      end\n"], [283, "      2'b01: begin\n"], [284, "        adc_dma_wr <= adc_data_cnt;\n"], [285, "        adc_dma_wdata <= {adc_data_0, adc_dma_wdata[31:16]};\n"], [286, "      end\n"], [287, "      default: begin\n"], [288, "        adc_dma_wr <= 1'b1;\n"], [289, "        adc_dma_wdata <= {adc_data_1, adc_data_0};\n"], [290, "      end\n"], [291, "    endcase\n"], [292, "  end\n"]], "Add": []}}