#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_000002f96b2f6e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002f96b2f6ac0 .scope package, "pkg_rv32_types" "pkg_rv32_types" 3 9;
 .timescale 0 0;
P_000002f96b300170 .param/l "ALEN" 0 3 15, +C4<00000000000000000000000000100000>;
P_000002f96b3001a8 .param/l "IRQ_VECTOR" 0 3 21, C4<00000000000000000000000100000000>;
P_000002f96b3001e0 .param/l "MEM_DEPTH" 0 3 16, +C4<00000000000000000100000000000000>;
P_000002f96b300218 .param/l "REG_ADDR_W" 0 3 17, +C4<00000000000000000000000000000101>;
P_000002f96b300250 .param/l "RESET_VECTOR" 0 3 20, C4<00000000000000000000000000000000>;
P_000002f96b300288 .param/l "XLEN" 0 3 14, +C4<00000000000000000000000000100000>;
enum000002f96b2937e0 .enum4 (7)
   "OP_LUI" 7'b0110111,
   "OP_AUIPC" 7'b0010111,
   "OP_JAL" 7'b1101111,
   "OP_JALR" 7'b1100111,
   "OP_BRANCH" 7'b1100011,
   "OP_LOAD" 7'b0000011,
   "OP_STORE" 7'b0100011,
   "OP_IMM" 7'b0010011,
   "OP_REG" 7'b0110011,
   "OP_FENCE" 7'b0001111,
   "OP_SYSTEM" 7'b1110011
 ;
enum000002f96b27d1a0 .enum4 (4)
   "ALU_ADD" 4'b0000,
   "ALU_SUB" 4'b0001,
   "ALU_AND" 4'b0010,
   "ALU_OR" 4'b0011,
   "ALU_XOR" 4'b0100,
   "ALU_SLL" 4'b0101,
   "ALU_SRL" 4'b0110,
   "ALU_SRA" 4'b0111,
   "ALU_SLT" 4'b1000,
   "ALU_SLTU" 4'b1001,
   "ALU_PASS_B" 4'b1010
 ;
enum000002f96b296c60 .enum4 (3)
   "IMM_I" 3'b000,
   "IMM_S" 3'b001,
   "IMM_B" 3'b010,
   "IMM_U" 3'b011,
   "IMM_J" 3'b100
 ;
enum000002f96b296d00 .enum4 (3)
   "WB_ALU" 3'b000,
   "WB_MEM" 3'b001,
   "WB_PC4" 3'b010,
   "WB_IMM" 3'b011,
   "WB_MEXT" 3'b100
 ;
enum000002f96b296bc0 .enum4 (3)
   "M_MUL" 3'b000,
   "M_MULH" 3'b001,
   "M_MULHSU" 3'b010,
   "M_MULHU" 3'b011,
   "M_DIV" 3'b100,
   "M_DIVU" 3'b101,
   "M_REM" 3'b110,
   "M_REMU" 3'b111
 ;
enum000002f96b297af0 .enum4 (2)
   "AHB_IDLE" 2'b00,
   "AHB_BUSY" 2'b01,
   "AHB_NONSEQ" 2'b10,
   "AHB_SEQ" 2'b11
 ;
enum000002f96b297c30 .enum4 (3)
   "AHB_SIZE_BYTE" 3'b000,
   "AHB_SIZE_HALF" 3'b001,
   "AHB_SIZE_WORD" 3'b010
 ;
enum000002f96b297a50 .enum4 (3)
   "MEM_BYTE" 3'b000,
   "MEM_HALF" 3'b001,
   "MEM_WORD" 3'b010,
   "MEM_BYTE_U" 3'b100,
   "MEM_HALF_U" 3'b101
 ;
enum000002f96b2975b0 .enum4 (2)
   "PC_PLUS4" 2'b00,
   "PC_BRANCH" 2'b01,
   "PC_JUMP" 2'b10,
   "PC_IRQ" 2'b11
 ;
enum000002f96b297b90 .enum4 (1)
   "AHB_OKAY" 1'b0,
   "AHB_ERROR" 1'b1
 ;
S_000002f96b2f7ec0 .scope module, "rv32_tb" "rv32_tb" 4 58;
 .timescale -9 -12;
v000002f96b35b500_0 .var "clk", 0 0;
v000002f96b359de0_0 .var "dma_addr", 31 0;
v000002f96b359e80_0 .net "dma_grant", 0 0, L_000002f96b2c97c0;  1 drivers
v000002f96b359f20_0 .net "dma_rdata", 31 0, L_000002f96b3b6f80;  1 drivers
v000002f96b35c4d0_0 .var "dma_req", 0 0;
v000002f96b35d330_0 .var "dma_wdata", 31 0;
v000002f96b35c610_0 .var "dma_we", 0 0;
v000002f96b35cbb0_0 .var/2s "fail_count", 31 0;
v000002f96b35cd90_0 .var "irq", 0 0;
v000002f96b35d8d0_0 .var/2s "pass_count", 31 0;
v000002f96b35c1b0_0 .var "rst_n", 0 0;
S_000002f96b2f9410 .scope task, "check_reg" "check_reg" 4 164, 4 164 0, S_000002f96b2f7ec0;
 .timescale -9 -12;
v000002f96b2ccb20_0 .var "actual", 31 0;
v000002f96b2cca80_0 .var "expected", 31 0;
v000002f96b2cc260_0 .var/str "name";
v000002f96b2ccd00_0 .var/2s "reg_num", 31 0;
TD_rv32_tb.check_reg ;
    %load/vec4 v000002f96b2ccd00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b2ccb20_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002f96b2ccd00_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002f96b356d60, 4;
    %store/vec4 v000002f96b2ccb20_0, 0, 32;
T_0.1 ;
    %load/vec4 v000002f96b2ccb20_0;
    %load/vec4 v000002f96b2cca80_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 4 172 "$display", "[PASS] %s : x%0d = 0x%08h", v000002f96b2cc260_0, v000002f96b2ccd00_0, v000002f96b2ccb20_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002f96b35d8d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002f96b35d8d0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 4 175 "$error", "[FAIL] %s : x%0d = 0x%08h, expected 0x%08h", v000002f96b2cc260_0, v000002f96b2ccd00_0, v000002f96b2ccb20_0, v000002f96b2cca80_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002f96b35cbb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002f96b35cbb0_0, 0, 32;
T_0.3 ;
    %end;
S_000002f96b2fec10 .scope task, "load_program" "load_program" 4 100, 4 100 0, S_000002f96b2f7ec0;
 .timescale -9 -12;
TD_rv32_tb.load_program ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 10486035, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 1075872307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 2159283, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 2155315, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 2147251, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 2139187, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 2143411, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 3183891, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 1136019, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 305419831, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 1076895779, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 1073751683, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 14058595, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 267388691, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 69207955, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 8390767, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 267389075, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 89131283, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 35686835, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 4293921299, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 34687667, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 34695987, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002f96b359fc0, 4, 0;
    %end;
S_000002f96b2feda0 .scope module, "u_soc" "rv32_soc_top" 4 78, 5 15 0, S_000002f96b2f7ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "irq";
    .port_info 3 /INPUT 1 "dma_req";
    .port_info 4 /INPUT 32 "dma_addr";
    .port_info 5 /INPUT 32 "dma_wdata";
    .port_info 6 /INPUT 1 "dma_we";
    .port_info 7 /OUTPUT 32 "dma_rdata";
    .port_info 8 /OUTPUT 1 "dma_grant";
L_000002f96b2c9fa0 .functor BUFZ 1, v000002f96b35c4d0_0, C4<0>, C4<0>, C4<0>;
L_000002f96b2c97c0 .functor BUFZ 1, v000002f96b35c4d0_0, C4<0>, C4<0>, C4<0>;
L_000002f96b3b6b90 .functor BUFZ 32, L_000002f96b35c110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f96b3b5fc0 .functor BUFZ 32, L_000002f96b35d5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f96b3b73e0 .functor BUFZ 32, L_000002f96b3b6b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f96b3b6f80 .functor BUFZ 32, L_000002f96b3b6b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002f96b35b320_0 .net "HADDR", 31 0, v000002f96b2cda20_0;  1 drivers
L_000002f96b35e010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002f96b35a920_0 .net "HBURST", 2 0, L_000002f96b35e010;  1 drivers
L_000002f96b35e058 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000002f96b35b960_0 .net "HPROT", 3 0, L_000002f96b35e058;  1 drivers
v000002f96b35af60_0 .net "HRDATA", 31 0, L_000002f96b3b73e0;  1 drivers
L_000002f96b35e178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002f96b35a6a0_0 .net "HREADY", 0 0, L_000002f96b35e178;  1 drivers
L_000002f96b35e1c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f96b35a240_0 .net "HRESP", 0 0, L_000002f96b35e1c0;  1 drivers
v000002f96b35b780_0 .net "HSIZE", 2 0, v000002f96b2cdb60_0;  1 drivers
v000002f96b35b6e0_0 .net "HTRANS", 1 0, v000002f96b355570_0;  1 drivers
v000002f96b359d40_0 .net "HWDATA", 31 0, L_000002f96b2c98a0;  1 drivers
v000002f96b35a4c0_0 .net "HWRITE", 0 0, v000002f96b3552f0_0;  1 drivers
v000002f96b35a9c0_0 .net *"_ivl_10", 31 0, L_000002f96b35c110;  1 drivers
v000002f96b35b820_0 .net *"_ivl_12", 15 0, L_000002f96b35d470;  1 drivers
L_000002f96b35e0e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f96b35ae20_0 .net *"_ivl_15", 1 0, L_000002f96b35e0e8;  1 drivers
v000002f96b35b8c0_0 .net *"_ivl_20", 31 0, L_000002f96b35d5b0;  1 drivers
v000002f96b35ba00_0 .net *"_ivl_22", 15 0, L_000002f96b35d650;  1 drivers
L_000002f96b35e130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f96b35aec0_0 .net *"_ivl_25", 1 0, L_000002f96b35e130;  1 drivers
L_000002f96b35e0a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002f96b35a2e0_0 .net/2u *"_ivl_6", 2 0, L_000002f96b35e0a0;  1 drivers
v000002f96b35ace0_0 .net "active_size", 2 0, L_000002f96b35d3d0;  1 drivers
v000002f96b35b000_0 .net "clk", 0 0, v000002f96b35b500_0;  1 drivers
v000002f96b35a380_0 .net "dma_addr", 31 0, v000002f96b359de0_0;  1 drivers
v000002f96b35b460_0 .net "dma_grant", 0 0, L_000002f96b2c97c0;  alias, 1 drivers
v000002f96b35a7e0_0 .net "dma_rdata", 31 0, L_000002f96b3b6f80;  alias, 1 drivers
v000002f96b35baa0_0 .net "dma_req", 0 0, v000002f96b35c4d0_0;  1 drivers
v000002f96b35aba0_0 .net "dma_stall", 0 0, L_000002f96b2c9fa0;  1 drivers
v000002f96b35a560_0 .net "dma_wdata", 31 0, v000002f96b35d330_0;  1 drivers
v000002f96b359c00_0 .net "dma_we", 0 0, v000002f96b35c610_0;  1 drivers
v000002f96b35a420_0 .net "instr_addr", 31 0, L_000002f96b2ca010;  1 drivers
v000002f96b359ca0_0 .net "instr_rdata", 31 0, L_000002f96b3b5fc0;  1 drivers
v000002f96b35aa60_0 .net "instr_word_addr", 13 0, L_000002f96b35c390;  1 drivers
v000002f96b35ad80_0 .net "irq", 0 0, v000002f96b35cd90_0;  1 drivers
v000002f96b35ab00_0 .var "mem_addr", 31 0;
v000002f96b35ac40_0 .net "mem_rdata", 31 0, L_000002f96b3b6b90;  1 drivers
v000002f96b35a100_0 .var "mem_wdata", 31 0;
v000002f96b35b0a0_0 .var "mem_we", 0 0;
v000002f96b35b140_0 .net "rst_n", 0 0, v000002f96b35c1b0_0;  1 drivers
v000002f96b359fc0 .array "sram", 16383 0, 31 0;
v000002f96b35b280_0 .net "word_addr", 13 0, L_000002f96b35d1f0;  1 drivers
E_000002f96b2e8160/0 .event anyedge, v000002f96b35baa0_0, v000002f96b35a380_0, v000002f96b35a560_0, v000002f96b359c00_0;
E_000002f96b2e8160/1 .event anyedge, v000002f96b2cda20_0, v000002f96b355750_0, v000002f96b3552f0_0, v000002f96b355570_0;
E_000002f96b2e8160 .event/or E_000002f96b2e8160/0, E_000002f96b2e8160/1;
L_000002f96b35d1f0 .part v000002f96b35ab00_0, 2, 14;
L_000002f96b35d3d0 .functor MUXZ 3, v000002f96b2cdb60_0, L_000002f96b35e0a0, v000002f96b35c4d0_0, C4<>;
L_000002f96b35c110 .array/port v000002f96b359fc0, L_000002f96b35d470;
L_000002f96b35d470 .concat [ 14 2 0 0], L_000002f96b35d1f0, L_000002f96b35e0e8;
L_000002f96b35c390 .part L_000002f96b2ca010, 2, 14;
L_000002f96b35d5b0 .array/port v000002f96b359fc0, L_000002f96b35d650;
L_000002f96b35d650 .concat [ 14 2 0 0], L_000002f96b35c390, L_000002f96b35e130;
S_000002f96b26b920 .scope module, "u_core" "rv32_core" 5 63, 6 54 0, S_000002f96b2feda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "irq";
    .port_info 3 /INPUT 1 "dma_stall";
    .port_info 4 /OUTPUT 32 "instr_addr";
    .port_info 5 /INPUT 32 "instr_rdata";
    .port_info 6 /OUTPUT 32 "HADDR";
    .port_info 7 /OUTPUT 3 "HSIZE";
    .port_info 8 /OUTPUT 2 "HTRANS";
    .port_info 9 /OUTPUT 1 "HWRITE";
    .port_info 10 /OUTPUT 32 "HWDATA";
    .port_info 11 /OUTPUT 3 "HBURST";
    .port_info 12 /OUTPUT 4 "HPROT";
    .port_info 13 /INPUT 32 "HRDATA";
    .port_info 14 /INPUT 1 "HREADY";
    .port_info 15 /INPUT 1 "HRESP";
L_000002f96b2ca010 .functor BUFZ 32, v000002f96b357940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f96b2c92f0 .functor BUFZ 32, L_000002f96b3b5fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f96b2c9c20 .functor OR 1, L_000002f96b2c9fa0, L_000002f96b2c9c90, C4<0>, C4<0>;
v000002f96b358230_0 .net "HADDR", 31 0, v000002f96b2cda20_0;  alias, 1 drivers
v000002f96b359090_0 .net "HBURST", 2 0, L_000002f96b35e010;  alias, 1 drivers
v000002f96b3587d0_0 .net "HPROT", 3 0, L_000002f96b35e058;  alias, 1 drivers
v000002f96b3584b0_0 .net "HRDATA", 31 0, L_000002f96b3b73e0;  alias, 1 drivers
v000002f96b358190_0 .net "HREADY", 0 0, L_000002f96b35e178;  alias, 1 drivers
v000002f96b358c30_0 .net "HRESP", 0 0, L_000002f96b35e1c0;  alias, 1 drivers
v000002f96b357f10_0 .net "HSIZE", 2 0, v000002f96b2cdb60_0;  alias, 1 drivers
v000002f96b358d70_0 .net "HTRANS", 1 0, v000002f96b355570_0;  alias, 1 drivers
v000002f96b3593b0_0 .net "HWDATA", 31 0, L_000002f96b2c98a0;  alias, 1 drivers
v000002f96b3589b0_0 .net "HWRITE", 0 0, v000002f96b3552f0_0;  alias, 1 drivers
v000002f96b358e10_0 .net *"_ivl_13", 6 0, L_000002f96b35c570;  1 drivers
L_000002f96b35dbd8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000002f96b359310_0 .net/2u *"_ivl_14", 6 0, L_000002f96b35dbd8;  1 drivers
v000002f96b359630_0 .net "alu_op", 3 0, v000002f96b354c10_0;  1 drivers
v000002f96b359a90_0 .net "alu_operand_a", 31 0, L_000002f96b35c250;  1 drivers
v000002f96b357bf0_0 .net "alu_operand_b", 31 0, L_000002f96b35bfd0;  1 drivers
v000002f96b3598b0_0 .net "alu_result", 31 0, v000002f96b354b70_0;  1 drivers
v000002f96b358eb0_0 .net "alu_src_sel", 0 0, v000002f96b355430_0;  1 drivers
v000002f96b3582d0_0 .net "alu_zero", 0 0, L_000002f96b35cb10;  1 drivers
v000002f96b358a50_0 .net "branch_en", 0 0, v000002f96b353bd0_0;  1 drivers
v000002f96b3596d0_0 .net "branch_taken", 0 0, v000002f96b355250_0;  1 drivers
v000002f96b359810_0 .var "branch_target", 31 0;
v000002f96b358550_0 .net "bus_stall", 0 0, L_000002f96b2c9c90;  1 drivers
v000002f96b359590_0 .net "clk", 0 0, v000002f96b35b500_0;  alias, 1 drivers
v000002f96b358af0_0 .net "data_rdata", 31 0, L_000002f96b2c9910;  1 drivers
v000002f96b359130_0 .net "dma_stall", 0 0, L_000002f96b2c9fa0;  alias, 1 drivers
v000002f96b357c90_0 .net "imm_type", 2 0, v000002f96b353ef0_0;  1 drivers
v000002f96b3594f0_0 .net "imm_val", 31 0, v000002f96b354e90_0;  1 drivers
v000002f96b357d30_0 .net "instr_addr", 31 0, L_000002f96b2ca010;  alias, 1 drivers
v000002f96b358690_0 .net "instr_rdata", 31 0, L_000002f96b3b5fc0;  alias, 1 drivers
v000002f96b3591d0_0 .net "instruction", 31 0, L_000002f96b2c92f0;  1 drivers
v000002f96b358ff0_0 .net "irq", 0 0, v000002f96b35cd90_0;  alias, 1 drivers
v000002f96b358870_0 .net "is_auipc", 0 0, L_000002f96b35bc10;  1 drivers
v000002f96b358730_0 .net "is_jalr", 0 0, v000002f96b354ad0_0;  1 drivers
v000002f96b358910_0 .net "jump", 0 0, v000002f96b354d50_0;  1 drivers
v000002f96b359270_0 .net "m_op", 2 0, v000002f96b354030_0;  1 drivers
v000002f96b359950_0 .net "m_result", 31 0, v000002f96b355fa0_0;  1 drivers
v000002f96b3580f0_0 .net "m_valid", 0 0, v000002f96b355110_0;  1 drivers
v000002f96b358f50_0 .var "mem_load_data", 31 0;
v000002f96b359450_0 .net "mem_read", 0 0, v000002f96b354170_0;  1 drivers
v000002f96b357dd0_0 .net "mem_size", 2 0, v000002f96b354df0_0;  1 drivers
v000002f96b357fb0_0 .net "mem_write", 0 0, v000002f96b3542b0_0;  1 drivers
v000002f96b358050_0 .net "pc_out", 31 0, v000002f96b357940_0;  1 drivers
v000002f96b358370_0 .net "pc_plus4", 31 0, L_000002f96b35d830;  1 drivers
v000002f96b358410_0 .var "pc_src", 1 0;
v000002f96b3585f0_0 .net "rd_addr", 4 0, L_000002f96b35ce30;  1 drivers
v000002f96b35b3c0_0 .var "rd_data", 31 0;
v000002f96b35a880_0 .net "reg_write", 0 0, v000002f96b3543f0_0;  1 drivers
v000002f96b35b1e0_0 .net "rs1_addr", 4 0, L_000002f96b35c750;  1 drivers
v000002f96b35b5a0_0 .net "rs1_data", 31 0, L_000002f96b35cf70;  1 drivers
v000002f96b35a740_0 .net "rs2_addr", 4 0, L_000002f96b35d010;  1 drivers
v000002f96b35a1a0_0 .net "rs2_data", 31 0, L_000002f96b35ca70;  1 drivers
v000002f96b35b640_0 .net "rst_n", 0 0, v000002f96b35c1b0_0;  alias, 1 drivers
v000002f96b35a060_0 .net "stall", 0 0, L_000002f96b2c9c20;  1 drivers
v000002f96b35a600_0 .net "wb_sel", 2 0, v000002f96b354490_0;  1 drivers
E_000002f96b2e9c20/0 .event anyedge, v000002f96b354490_0, v000002f96b355930_0, v000002f96b358f50_0, v000002f96b3579e0_0;
E_000002f96b2e9c20/1 .event anyedge, v000002f96b354e90_0, v000002f96b355fa0_0;
E_000002f96b2e9c20 .event/or E_000002f96b2e9c20/0, E_000002f96b2e9c20/1;
E_000002f96b2e9fe0 .event anyedge, v000002f96b3557f0_0, v000002f96b353d10_0;
E_000002f96b2ea9a0 .event anyedge, v000002f96b354ad0_0, v000002f96b353f90_0, v000002f96b354e90_0, v000002f96b357940_0;
E_000002f96b2ea4a0 .event anyedge, v000002f96b358ff0_0, v000002f96b354d50_0, v000002f96b355a70_0, v000002f96b355250_0;
L_000002f96b35c750 .part L_000002f96b2c92f0, 15, 5;
L_000002f96b35d010 .part L_000002f96b2c92f0, 20, 5;
L_000002f96b35ce30 .part L_000002f96b2c92f0, 7, 5;
L_000002f96b35c570 .part L_000002f96b2c92f0, 0, 7;
L_000002f96b35bc10 .cmp/eq 7, L_000002f96b35c570, L_000002f96b35dbd8;
L_000002f96b35c250 .functor MUXZ 32, L_000002f96b35cf70, v000002f96b357940_0, L_000002f96b35bc10, C4<>;
L_000002f96b35bfd0 .functor MUXZ 32, L_000002f96b35ca70, v000002f96b354e90_0, v000002f96b355430_0, C4<>;
L_000002f96b35c070 .part L_000002f96b2c92f0, 12, 3;
S_000002f96b26bab0 .scope module, "u_ahb" "rv32_ahb_lite_master" 6 294, 7 29 0, S_000002f96b26b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_addr";
    .port_info 3 /INPUT 32 "data_wdata";
    .port_info 4 /INPUT 1 "data_read";
    .port_info 5 /INPUT 1 "data_write";
    .port_info 6 /INPUT 3 "data_size";
    .port_info 7 /OUTPUT 32 "data_rdata";
    .port_info 8 /OUTPUT 1 "bus_stall";
    .port_info 9 /OUTPUT 32 "HADDR";
    .port_info 10 /OUTPUT 3 "HSIZE";
    .port_info 11 /OUTPUT 2 "HTRANS";
    .port_info 12 /OUTPUT 1 "HWRITE";
    .port_info 13 /OUTPUT 32 "HWDATA";
    .port_info 14 /OUTPUT 3 "HBURST";
    .port_info 15 /OUTPUT 4 "HPROT";
    .port_info 16 /INPUT 32 "HRDATA";
    .port_info 17 /INPUT 1 "HREADY";
    .port_info 18 /INPUT 1 "HRESP";
L_000002f96b2c9130 .functor OR 1, v000002f96b354170_0, v000002f96b3542b0_0, C4<0>, C4<0>;
L_000002f96b2c98a0 .functor BUFZ 32, L_000002f96b35ca70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f96b2c9910 .functor BUFZ 32, L_000002f96b3b73e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002f96b2c9c90 .functor NOT 1, L_000002f96b35e178, C4<0>, C4<0>, C4<0>;
v000002f96b2cda20_0 .var "HADDR", 31 0;
v000002f96b2cc300_0 .net "HBURST", 2 0, L_000002f96b35e010;  alias, 1 drivers
v000002f96b2cc4e0_0 .net "HPROT", 3 0, L_000002f96b35e058;  alias, 1 drivers
v000002f96b2cc580_0 .net "HRDATA", 31 0, L_000002f96b3b73e0;  alias, 1 drivers
v000002f96b2cc8a0_0 .net "HREADY", 0 0, L_000002f96b35e178;  alias, 1 drivers
v000002f96b2cdac0_0 .net "HRESP", 0 0, L_000002f96b35e1c0;  alias, 1 drivers
v000002f96b2cdb60_0 .var "HSIZE", 2 0;
v000002f96b355570_0 .var "HTRANS", 1 0;
v000002f96b355750_0 .net "HWDATA", 31 0, L_000002f96b2c98a0;  alias, 1 drivers
v000002f96b3552f0_0 .var "HWRITE", 0 0;
v000002f96b3556b0_0 .net "bus_stall", 0 0, L_000002f96b2c9c90;  alias, 1 drivers
v000002f96b3548f0_0 .net "clk", 0 0, v000002f96b35b500_0;  alias, 1 drivers
v000002f96b3547b0_0 .net "data_access", 0 0, L_000002f96b2c9130;  1 drivers
v000002f96b355930_0 .net "data_addr", 31 0, v000002f96b354b70_0;  alias, 1 drivers
v000002f96b353d10_0 .net "data_rdata", 31 0, L_000002f96b2c9910;  alias, 1 drivers
v000002f96b353c70_0 .net "data_read", 0 0, v000002f96b354170_0;  alias, 1 drivers
v000002f96b3557f0_0 .net "data_size", 2 0, v000002f96b354df0_0;  alias, 1 drivers
v000002f96b355890_0 .net "data_wdata", 31 0, L_000002f96b35ca70;  alias, 1 drivers
v000002f96b355610_0 .net "data_write", 0 0, v000002f96b3542b0_0;  alias, 1 drivers
v000002f96b354850_0 .net "rst_n", 0 0, v000002f96b35c1b0_0;  alias, 1 drivers
E_000002f96b2ea7a0 .event anyedge, v000002f96b3547b0_0, v000002f96b355930_0, v000002f96b355610_0, v000002f96b3557f0_0;
S_000002f96b20fc00 .scope module, "u_alu" "rv32_alu" 6 267, 8 26 0, S_000002f96b26b920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_op";
    .port_info 1 /INPUT 32 "operand_a";
    .port_info 2 /INPUT 32 "operand_b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
L_000002f96b35def0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f96b354cb0_0 .net/2u *"_ivl_2", 31 0, L_000002f96b35def0;  1 drivers
v000002f96b354990_0 .net "alu_op", 3 0, v000002f96b354c10_0;  alias, 1 drivers
v000002f96b355390_0 .net "operand_a", 31 0, L_000002f96b35c250;  alias, 1 drivers
v000002f96b3540d0_0 .net "operand_b", 31 0, L_000002f96b35bfd0;  alias, 1 drivers
v000002f96b354b70_0 .var "result", 31 0;
v000002f96b3559d0_0 .net "shamt", 4 0, L_000002f96b35bf30;  1 drivers
v000002f96b354210_0 .net "zero_flag", 0 0, L_000002f96b35cb10;  alias, 1 drivers
E_000002f96b2ea1a0 .event anyedge, v000002f96b354990_0, v000002f96b355390_0, v000002f96b3540d0_0, v000002f96b3559d0_0;
L_000002f96b35bf30 .part L_000002f96b35bfd0, 0, 5;
L_000002f96b35cb10 .cmp/eq 32, v000002f96b354b70_0, L_000002f96b35def0;
S_000002f96b20fd90 .scope module, "u_branch" "rv32_branch_unit" 6 285, 9 12 0, S_000002f96b26b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_en";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /OUTPUT 1 "branch_taken";
v000002f96b355a70_0 .net "branch_en", 0 0, v000002f96b353bd0_0;  alias, 1 drivers
v000002f96b355250_0 .var "branch_taken", 0 0;
v000002f96b354fd0_0 .net "funct3", 2 0, L_000002f96b35c070;  1 drivers
v000002f96b353f90_0 .net "rs1_data", 31 0, L_000002f96b35cf70;  alias, 1 drivers
v000002f96b354a30_0 .net/s "rs1_signed", 31 0, L_000002f96b35cf70;  alias, 1 drivers
v000002f96b354710_0 .net "rs2_data", 31 0, L_000002f96b35ca70;  alias, 1 drivers
v000002f96b355070_0 .net/s "rs2_signed", 31 0, L_000002f96b35ca70;  alias, 1 drivers
E_000002f96b2ea7e0 .event anyedge, v000002f96b355a70_0, v000002f96b354fd0_0, v000002f96b353f90_0, v000002f96b355890_0;
S_000002f96b209710 .scope module, "u_ctrl" "rv32_control_unit" 6 229, 10 23 0, S_000002f96b26b920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 4 "alu_op";
    .port_info 6 /OUTPUT 3 "wb_sel";
    .port_info 7 /OUTPUT 1 "branch_en";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 1 "is_jalr";
    .port_info 10 /OUTPUT 3 "imm_type";
    .port_info 11 /OUTPUT 3 "mem_size";
    .port_info 12 /OUTPUT 1 "m_valid";
    .port_info 13 /OUTPUT 3 "m_op";
v000002f96b354c10_0 .var "alu_op", 3 0;
v000002f96b355430_0 .var "alu_src", 0 0;
v000002f96b353bd0_0 .var "branch_en", 0 0;
v000002f96b353db0_0 .net "funct3", 2 0, L_000002f96b35c6b0;  1 drivers
v000002f96b353e50_0 .net "funct7", 6 0, L_000002f96b35d6f0;  1 drivers
v000002f96b353ef0_0 .var "imm_type", 2 0;
v000002f96b354530_0 .net "instruction", 31 0, L_000002f96b2c92f0;  alias, 1 drivers
v000002f96b354ad0_0 .var "is_jalr", 0 0;
v000002f96b354d50_0 .var "jump", 0 0;
v000002f96b354030_0 .var "m_op", 2 0;
v000002f96b355110_0 .var "m_valid", 0 0;
v000002f96b354170_0 .var "mem_read", 0 0;
v000002f96b354df0_0 .var "mem_size", 2 0;
v000002f96b3542b0_0 .var "mem_write", 0 0;
v000002f96b354350_0 .net "opcode", 6 0, L_000002f96b35ced0;  1 drivers
v000002f96b3543f0_0 .var "reg_write", 0 0;
v000002f96b354490_0 .var "wb_sel", 2 0;
E_000002f96b2e9e60 .event anyedge, v000002f96b354350_0, v000002f96b353db0_0, v000002f96b353e50_0;
L_000002f96b35ced0 .part L_000002f96b2c92f0, 0, 7;
L_000002f96b35c6b0 .part L_000002f96b2c92f0, 12, 3;
L_000002f96b35d6f0 .part L_000002f96b2c92f0, 25, 7;
S_000002f96b2098a0 .scope module, "u_immgen" "rv32_imm_gen" 6 260, 11 12 0, S_000002f96b26b920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 3 "imm_type";
    .port_info 2 /OUTPUT 32 "imm_out";
v000002f96b354e90_0 .var "imm_out", 31 0;
v000002f96b3545d0_0 .net "imm_type", 2 0, v000002f96b353ef0_0;  alias, 1 drivers
v000002f96b354670_0 .net "instruction", 31 0, L_000002f96b2c92f0;  alias, 1 drivers
E_000002f96b2e9ce0 .event anyedge, v000002f96b353ef0_0, v000002f96b354530_0;
S_000002f96b2216a0 .scope module, "u_mext" "rv32_m_extension" 6 276, 12 31 0, S_000002f96b26b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "m_valid";
    .port_info 1 /INPUT 3 "m_op";
    .port_info 2 /INPUT 32 "operand_a";
    .port_info 3 /INPUT 32 "operand_b";
    .port_info 4 /OUTPUT 32 "m_result";
v000002f96b354f30_0 .net/s *"_ivl_0", 63 0, L_000002f96b35ccf0;  1 drivers
v000002f96b3551b0_0 .net *"_ivl_10", 32 0, L_000002f96b35d510;  1 drivers
v000002f96b2cd700_0 .net/s *"_ivl_12", 63 0, L_000002f96b35da10;  1 drivers
v000002f96b356fe0_0 .net *"_ivl_16", 63 0, L_000002f96b35be90;  1 drivers
L_000002f96b35df80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f96b355be0_0 .net *"_ivl_19", 31 0, L_000002f96b35df80;  1 drivers
v000002f96b3560e0_0 .net/s *"_ivl_2", 63 0, L_000002f96b35dab0;  1 drivers
v000002f96b357800_0 .net *"_ivl_20", 63 0, L_000002f96b35d150;  1 drivers
L_000002f96b35dfc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f96b356180_0 .net *"_ivl_23", 31 0, L_000002f96b35dfc8;  1 drivers
v000002f96b3571c0_0 .net/s *"_ivl_6", 63 0, L_000002f96b35bdf0;  1 drivers
L_000002f96b35df38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002f96b357a80_0 .net/2u *"_ivl_8", 0 0, L_000002f96b35df38;  1 drivers
v000002f96b3565e0_0 .net/s "a_signed", 31 0, L_000002f96b35cf70;  alias, 1 drivers
v000002f96b356360_0 .net/s "b_signed", 31 0, L_000002f96b35ca70;  alias, 1 drivers
v000002f96b357620_0 .net "m_op", 2 0, v000002f96b354030_0;  alias, 1 drivers
v000002f96b355fa0_0 .var "m_result", 31 0;
v000002f96b356400_0 .net "m_valid", 0 0, v000002f96b355110_0;  alias, 1 drivers
v000002f96b357120_0 .net/s "mul_ss", 63 0, L_000002f96b35d970;  1 drivers
v000002f96b357260_0 .net/s "mul_su", 63 0, L_000002f96b35d0b0;  1 drivers
v000002f96b357760_0 .net "mul_uu", 63 0, L_000002f96b35c2f0;  1 drivers
v000002f96b356e00_0 .net "operand_a", 31 0, L_000002f96b35cf70;  alias, 1 drivers
v000002f96b356680_0 .net "operand_b", 31 0, L_000002f96b35ca70;  alias, 1 drivers
E_000002f96b2ea2e0/0 .event anyedge, v000002f96b355110_0, v000002f96b354030_0, v000002f96b357120_0, v000002f96b357260_0;
E_000002f96b2ea2e0/1 .event anyedge, v000002f96b357760_0, v000002f96b355890_0, v000002f96b353f90_0;
E_000002f96b2ea2e0 .event/or E_000002f96b2ea2e0/0, E_000002f96b2ea2e0/1;
L_000002f96b35ccf0 .extend/s 64, L_000002f96b35cf70;
L_000002f96b35dab0 .extend/s 64, L_000002f96b35ca70;
L_000002f96b35d970 .arith/mult 64, L_000002f96b35ccf0, L_000002f96b35dab0;
L_000002f96b35bdf0 .extend/s 64, L_000002f96b35cf70;
L_000002f96b35d510 .concat [ 32 1 0 0], L_000002f96b35ca70, L_000002f96b35df38;
L_000002f96b35da10 .extend/s 64, L_000002f96b35d510;
L_000002f96b35d0b0 .arith/mult 64, L_000002f96b35bdf0, L_000002f96b35da10;
L_000002f96b35be90 .concat [ 32 32 0 0], L_000002f96b35cf70, L_000002f96b35df80;
L_000002f96b35d150 .concat [ 32 32 0 0], L_000002f96b35ca70, L_000002f96b35dfc8;
L_000002f96b35c2f0 .arith/mult 64, L_000002f96b35be90, L_000002f96b35d150;
S_000002f96b221830 .scope module, "u_pc" "rv32_pc" 6 217, 13 24 0, S_000002f96b26b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "pc_src";
    .port_info 3 /INPUT 32 "branch_target";
    .port_info 4 /INPUT 32 "irq_vector";
    .port_info 5 /INPUT 1 "stall";
    .port_info 6 /OUTPUT 32 "pc_out";
    .port_info 7 /OUTPUT 32 "pc_plus4";
L_000002f96b35dc20 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002f96b3567c0_0 .net/2u *"_ivl_0", 31 0, L_000002f96b35dc20;  1 drivers
v000002f96b3576c0_0 .net "branch_target", 31 0, v000002f96b359810_0;  1 drivers
v000002f96b356720_0 .net "clk", 0 0, v000002f96b35b500_0;  alias, 1 drivers
L_000002f96b35dc68 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002f96b357440_0 .net "irq_vector", 31 0, L_000002f96b35dc68;  1 drivers
v000002f96b3578a0_0 .var "pc_next", 31 0;
v000002f96b357940_0 .var "pc_out", 31 0;
v000002f96b3579e0_0 .net "pc_plus4", 31 0, L_000002f96b35d830;  alias, 1 drivers
v000002f96b355c80_0 .net "pc_src", 1 0, v000002f96b358410_0;  1 drivers
v000002f96b355d20_0 .net "rst_n", 0 0, v000002f96b35c1b0_0;  alias, 1 drivers
v000002f96b355dc0_0 .net "stall", 0 0, L_000002f96b2c9c20;  alias, 1 drivers
E_000002f96b2ea960 .event posedge, v000002f96b3548f0_0;
E_000002f96b2e9ea0 .event anyedge, v000002f96b355c80_0, v000002f96b3579e0_0, v000002f96b3576c0_0, v000002f96b357440_0;
L_000002f96b35d830 .arith/sum 32, v000002f96b357940_0, L_000002f96b35dc20;
S_000002f96b216900 .scope module, "u_regfile" "rv32_register_file" 6 247, 14 25 0, S_000002f96b26b920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /OUTPUT 32 "rs1_data";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /INPUT 5 "rd_addr";
    .port_info 8 /INPUT 32 "rd_data";
L_000002f96b35dcb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002f96b355e60_0 .net/2u *"_ivl_0", 4 0, L_000002f96b35dcb0;  1 drivers
L_000002f96b35dd40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f96b355f00_0 .net *"_ivl_11", 1 0, L_000002f96b35dd40;  1 drivers
L_000002f96b35dd88 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000002f96b356ea0_0 .net/2u *"_ivl_12", 6 0, L_000002f96b35dd88;  1 drivers
v000002f96b356040_0 .net *"_ivl_14", 6 0, L_000002f96b35c930;  1 drivers
L_000002f96b35ddd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002f96b356860_0 .net/2u *"_ivl_18", 4 0, L_000002f96b35ddd0;  1 drivers
v000002f96b356220_0 .net *"_ivl_2", 0 0, L_000002f96b35c7f0;  1 drivers
v000002f96b356b80_0 .net *"_ivl_20", 0 0, L_000002f96b35d290;  1 drivers
L_000002f96b35de18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f96b3569a0_0 .net/2u *"_ivl_22", 31 0, L_000002f96b35de18;  1 drivers
v000002f96b356a40_0 .net *"_ivl_24", 31 0, L_000002f96b35bd50;  1 drivers
v000002f96b356cc0_0 .net *"_ivl_26", 6 0, L_000002f96b35c9d0;  1 drivers
L_000002f96b35de60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002f96b357300_0 .net *"_ivl_29", 1 0, L_000002f96b35de60;  1 drivers
L_000002f96b35dea8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000002f96b3562c0_0 .net/2u *"_ivl_30", 6 0, L_000002f96b35dea8;  1 drivers
v000002f96b356c20_0 .net *"_ivl_32", 6 0, L_000002f96b35cc50;  1 drivers
L_000002f96b35dcf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002f96b357080_0 .net/2u *"_ivl_4", 31 0, L_000002f96b35dcf8;  1 drivers
v000002f96b3564a0_0 .net *"_ivl_6", 31 0, L_000002f96b35c890;  1 drivers
v000002f96b3573a0_0 .net *"_ivl_8", 6 0, L_000002f96b35bcb0;  1 drivers
v000002f96b356540_0 .net "clk", 0 0, v000002f96b35b500_0;  alias, 1 drivers
v000002f96b357580_0 .var/i "i", 31 0;
v000002f96b356ae0_0 .net "rd_addr", 4 0, L_000002f96b35ce30;  alias, 1 drivers
v000002f96b3574e0_0 .net "rd_data", 31 0, v000002f96b35b3c0_0;  1 drivers
v000002f96b356d60 .array "reg_file", 1 31, 31 0;
v000002f96b356f40_0 .net "rs1_addr", 4 0, L_000002f96b35c750;  alias, 1 drivers
v000002f96b358b90_0 .net "rs1_data", 31 0, L_000002f96b35cf70;  alias, 1 drivers
v000002f96b359770_0 .net "rs2_addr", 4 0, L_000002f96b35d010;  alias, 1 drivers
v000002f96b3599f0_0 .net "rs2_data", 31 0, L_000002f96b35ca70;  alias, 1 drivers
v000002f96b357e70_0 .net "rst_n", 0 0, v000002f96b35c1b0_0;  alias, 1 drivers
v000002f96b358cd0_0 .net "wr_en", 0 0, v000002f96b3543f0_0;  alias, 1 drivers
L_000002f96b35c7f0 .cmp/eq 5, L_000002f96b35c750, L_000002f96b35dcb0;
L_000002f96b35c890 .array/port v000002f96b356d60, L_000002f96b35c930;
L_000002f96b35bcb0 .concat [ 5 2 0 0], L_000002f96b35c750, L_000002f96b35dd40;
L_000002f96b35c930 .arith/sub 7, L_000002f96b35bcb0, L_000002f96b35dd88;
L_000002f96b35cf70 .functor MUXZ 32, L_000002f96b35c890, L_000002f96b35dcf8, L_000002f96b35c7f0, C4<>;
L_000002f96b35d290 .cmp/eq 5, L_000002f96b35d010, L_000002f96b35ddd0;
L_000002f96b35bd50 .array/port v000002f96b356d60, L_000002f96b35cc50;
L_000002f96b35c9d0 .concat [ 5 2 0 0], L_000002f96b35d010, L_000002f96b35de60;
L_000002f96b35cc50 .arith/sub 7, L_000002f96b35c9d0, L_000002f96b35dea8;
L_000002f96b35ca70 .functor MUXZ 32, L_000002f96b35bd50, L_000002f96b35de18, L_000002f96b35d290, C4<>;
    .scope S_000002f96b221830;
T_2 ;
    %wait E_000002f96b2e9ea0;
    %load/vec4 v000002f96b355c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v000002f96b3579e0_0;
    %store/vec4 v000002f96b3578a0_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000002f96b3579e0_0;
    %store/vec4 v000002f96b3578a0_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000002f96b3576c0_0;
    %store/vec4 v000002f96b3578a0_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000002f96b3576c0_0;
    %store/vec4 v000002f96b3578a0_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000002f96b357440_0;
    %store/vec4 v000002f96b3578a0_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002f96b221830;
T_3 ;
    %wait E_000002f96b2ea960;
    %load/vec4 v000002f96b355d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002f96b357940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002f96b355dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002f96b3578a0_0;
    %assign/vec4 v000002f96b357940_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002f96b209710;
T_4 ;
    %wait E_000002f96b2e9e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b3543f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b354170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b3542b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b355430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b354490_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b353bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b354d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b354ad0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b353ef0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002f96b354df0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b355110_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b354030_0, 0, 3;
    %load/vec4 v000002f96b354350_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b3543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b355430_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b354490_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002f96b353ef0_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b3543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b355430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b354490_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002f96b353ef0_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b3543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b354d50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002f96b354490_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002f96b353ef0_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b3543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b354d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b354ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b355430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002f96b354490_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b353ef0_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b353bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b355430_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002f96b353ef0_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b3543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b354170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b355430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002f96b354490_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b353ef0_0, 0, 3;
    %load/vec4 v000002f96b353db0_0;
    %store/vec4 v000002f96b354df0_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b3542b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b355430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002f96b353ef0_0, 0, 3;
    %load/vec4 v000002f96b353db0_0;
    %store/vec4 v000002f96b354df0_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b3543f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b355430_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b353ef0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b354490_0, 0, 3;
    %load/vec4 v000002f96b353db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v000002f96b353e50_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
T_4.24 ;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b3543f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b355430_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b354490_0, 0, 3;
    %load/vec4 v000002f96b353e50_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b355110_0, 0, 1;
    %load/vec4 v000002f96b353db0_0;
    %store/vec4 v000002f96b354030_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002f96b354490_0, 0, 3;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v000002f96b353db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.36;
T_4.27 ;
    %load/vec4 v000002f96b353e50_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.38;
T_4.37 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
T_4.38 ;
    %jmp T_4.36;
T_4.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.36;
T_4.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.36;
T_4.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.36;
T_4.31 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.36;
T_4.32 ;
    %load/vec4 v000002f96b353e50_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.39, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.40;
T_4.39 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
T_4.40 ;
    %jmp T_4.36;
T_4.33 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.36;
T_4.34 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002f96b354c10_0, 0, 4;
    %jmp T_4.36;
T_4.36 ;
    %pop/vec4 1;
T_4.26 ;
    %jmp T_4.12;
T_4.9 ;
    %jmp T_4.12;
T_4.10 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002f96b216900;
T_5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002f96b357580_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002f96b357580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002f96b357580_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000002f96b356d60, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002f96b357580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002f96b357580_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002f96b216900;
T_6 ;
    %wait E_000002f96b2ea960;
    %load/vec4 v000002f96b358cd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000002f96b356ae0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002f96b3574e0_0;
    %load/vec4 v000002f96b356ae0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f96b356d60, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002f96b2098a0;
T_7 ;
    %wait E_000002f96b2e9ce0;
    %load/vec4 v000002f96b3545d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b354e90_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v000002f96b354670_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002f96b354670_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002f96b354e90_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v000002f96b354670_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002f96b354670_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002f96b354670_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002f96b354e90_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v000002f96b354670_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000002f96b354670_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002f96b354670_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002f96b354670_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002f96b354670_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002f96b354e90_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v000002f96b354670_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002f96b354e90_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v000002f96b354670_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000002f96b354670_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002f96b354670_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002f96b354670_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002f96b354670_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002f96b354e90_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002f96b20fc00;
T_8 ;
    %wait E_000002f96b2ea1a0;
    %load/vec4 v000002f96b354990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.0 ;
    %load/vec4 v000002f96b355390_0;
    %load/vec4 v000002f96b3540d0_0;
    %add;
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.1 ;
    %load/vec4 v000002f96b355390_0;
    %load/vec4 v000002f96b3540d0_0;
    %sub;
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.2 ;
    %load/vec4 v000002f96b355390_0;
    %load/vec4 v000002f96b3540d0_0;
    %and;
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.3 ;
    %load/vec4 v000002f96b355390_0;
    %load/vec4 v000002f96b3540d0_0;
    %or;
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v000002f96b355390_0;
    %load/vec4 v000002f96b3540d0_0;
    %xor;
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.5 ;
    %load/vec4 v000002f96b355390_0;
    %ix/getv 4, v000002f96b3559d0_0;
    %shiftl 4;
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.6 ;
    %load/vec4 v000002f96b355390_0;
    %ix/getv 4, v000002f96b3559d0_0;
    %shiftr 4;
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v000002f96b355390_0;
    %ix/getv 4, v000002f96b3559d0_0;
    %shiftr/s 4;
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002f96b355390_0;
    %load/vec4 v000002f96b3540d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000002f96b355390_0;
    %load/vec4 v000002f96b3540d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.10 ;
    %load/vec4 v000002f96b3540d0_0;
    %store/vec4 v000002f96b354b70_0, 0, 32;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002f96b2216a0;
T_9 ;
    %wait E_000002f96b2ea2e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %load/vec4 v000002f96b356400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002f96b357620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v000002f96b357120_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v000002f96b357120_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v000002f96b357260_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v000002f96b357760_0;
    %parti/s 32, 32, 7;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v000002f96b356680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v000002f96b356e00_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.16, 4;
    %load/vec4 v000002f96b356680_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v000002f96b356e00_0;
    %load/vec4 v000002f96b356680_0;
    %div/s;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
T_9.15 ;
T_9.13 ;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v000002f96b356680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.17, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %jmp T_9.18;
T_9.17 ;
    %load/vec4 v000002f96b356e00_0;
    %load/vec4 v000002f96b356680_0;
    %div;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
T_9.18 ;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v000002f96b356680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.19, 4;
    %load/vec4 v000002f96b356e00_0;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v000002f96b356e00_0;
    %cmpi/e 2147483648, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.23, 4;
    %load/vec4 v000002f96b356680_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.21, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v000002f96b356e00_0;
    %load/vec4 v000002f96b356680_0;
    %mod/s;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
T_9.22 ;
T_9.20 ;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v000002f96b356680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.24, 4;
    %load/vec4 v000002f96b356e00_0;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
    %jmp T_9.25;
T_9.24 ;
    %load/vec4 v000002f96b356e00_0;
    %load/vec4 v000002f96b356680_0;
    %mod;
    %store/vec4 v000002f96b355fa0_0, 0, 32;
T_9.25 ;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002f96b20fd90;
T_10 ;
    %wait E_000002f96b2ea7e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b355250_0, 0, 1;
    %load/vec4 v000002f96b355a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002f96b354fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b355250_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v000002f96b353f90_0;
    %load/vec4 v000002f96b354710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002f96b355250_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v000002f96b353f90_0;
    %load/vec4 v000002f96b354710_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v000002f96b355250_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v000002f96b354a30_0;
    %load/vec4 v000002f96b355070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v000002f96b355250_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v000002f96b355070_0;
    %load/vec4 v000002f96b354a30_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002f96b355250_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v000002f96b353f90_0;
    %load/vec4 v000002f96b354710_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000002f96b355250_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v000002f96b354710_0;
    %load/vec4 v000002f96b353f90_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002f96b355250_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002f96b26bab0;
T_11 ;
    %wait E_000002f96b2ea7a0;
    %load/vec4 v000002f96b3547b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000002f96b355930_0;
    %store/vec4 v000002f96b2cda20_0, 0, 32;
    %load/vec4 v000002f96b355610_0;
    %store/vec4 v000002f96b3552f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002f96b355570_0, 0, 2;
    %load/vec4 v000002f96b3557f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002f96b2cdb60_0, 0, 3;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b2cdb60_0, 0, 3;
    %jmp T_11.7;
T_11.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002f96b2cdb60_0, 0, 3;
    %jmp T_11.7;
T_11.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002f96b2cdb60_0, 0, 3;
    %jmp T_11.7;
T_11.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002f96b2cdb60_0, 0, 3;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b2cda20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b3552f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f96b355570_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002f96b2cdb60_0, 0, 3;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002f96b26b920;
T_12 ;
    %wait E_000002f96b2ea4a0;
    %load/vec4 v000002f96b358ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002f96b358410_0, 0, 2;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002f96b358910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002f96b358410_0, 0, 2;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000002f96b358a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v000002f96b3596d0_0;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002f96b358410_0, 0, 2;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002f96b358410_0, 0, 2;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002f96b26b920;
T_13 ;
    %wait E_000002f96b2ea9a0;
    %load/vec4 v000002f96b358730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000002f96b35b5a0_0;
    %load/vec4 v000002f96b3594f0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v000002f96b359810_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002f96b358050_0;
    %load/vec4 v000002f96b3594f0_0;
    %add;
    %store/vec4 v000002f96b359810_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002f96b26b920;
T_14 ;
    %wait E_000002f96b2e9fe0;
    %load/vec4 v000002f96b357dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %load/vec4 v000002f96b358af0_0;
    %store/vec4 v000002f96b358f50_0, 0, 32;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v000002f96b358af0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002f96b358af0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002f96b358f50_0, 0, 32;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v000002f96b358af0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002f96b358af0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002f96b358f50_0, 0, 32;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v000002f96b358af0_0;
    %store/vec4 v000002f96b358f50_0, 0, 32;
    %jmp T_14.6;
T_14.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002f96b358af0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002f96b358f50_0, 0, 32;
    %jmp T_14.6;
T_14.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002f96b358af0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002f96b358f50_0, 0, 32;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002f96b26b920;
T_15 ;
    %wait E_000002f96b2e9c20;
    %load/vec4 v000002f96b35a600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %load/vec4 v000002f96b3598b0_0;
    %store/vec4 v000002f96b35b3c0_0, 0, 32;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v000002f96b3598b0_0;
    %store/vec4 v000002f96b35b3c0_0, 0, 32;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v000002f96b358f50_0;
    %store/vec4 v000002f96b35b3c0_0, 0, 32;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v000002f96b358370_0;
    %store/vec4 v000002f96b35b3c0_0, 0, 32;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v000002f96b3594f0_0;
    %store/vec4 v000002f96b35b3c0_0, 0, 32;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v000002f96b359950_0;
    %store/vec4 v000002f96b35b3c0_0, 0, 32;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002f96b2feda0;
T_16 ;
    %wait E_000002f96b2e8160;
    %load/vec4 v000002f96b35baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000002f96b35a380_0;
    %store/vec4 v000002f96b35ab00_0, 0, 32;
    %load/vec4 v000002f96b35a560_0;
    %store/vec4 v000002f96b35a100_0, 0, 32;
    %load/vec4 v000002f96b359c00_0;
    %store/vec4 v000002f96b35b0a0_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002f96b35b320_0;
    %store/vec4 v000002f96b35ab00_0, 0, 32;
    %load/vec4 v000002f96b359d40_0;
    %store/vec4 v000002f96b35a100_0, 0, 32;
    %load/vec4 v000002f96b35a4c0_0;
    %load/vec4 v000002f96b35b6e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000002f96b35b0a0_0, 0, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002f96b2feda0;
T_17 ;
    %wait E_000002f96b2ea960;
    %load/vec4 v000002f96b35b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000002f96b35ace0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %load/vec4 v000002f96b35a100_0;
    %load/vec4 v000002f96b35b280_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f96b359fc0, 0, 4;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v000002f96b35ab00_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.6 ;
    %load/vec4 v000002f96b35a100_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002f96b35b280_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f96b359fc0, 0, 4;
    %jmp T_17.10;
T_17.7 ;
    %load/vec4 v000002f96b35a100_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002f96b35b280_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002f96b359fc0, 4, 5;
    %jmp T_17.10;
T_17.8 ;
    %load/vec4 v000002f96b35a100_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002f96b35b280_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002f96b359fc0, 4, 5;
    %jmp T_17.10;
T_17.9 ;
    %load/vec4 v000002f96b35a100_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002f96b35b280_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002f96b359fc0, 4, 5;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v000002f96b35ab00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %load/vec4 v000002f96b35a100_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000002f96b35b280_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002f96b359fc0, 4, 5;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v000002f96b35a100_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000002f96b35b280_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002f96b359fc0, 0, 4;
T_17.12 ;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002f96b2f7ec0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b35b500_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000002f96b2f7ec0;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v000002f96b35b500_0;
    %inv;
    %store/vec4 v000002f96b35b500_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_000002f96b2f7ec0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b35d8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b35cbb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b35cd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b35c4d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b359de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b35d330_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b35c610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002f96b35c1b0_0, 0, 1;
    %wait E_000002f96b2ea960;
    %wait E_000002f96b2ea960;
    %fork TD_rv32_tb.load_program, S_000002f96b2fec10;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002f96b35c1b0_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_20.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.1, 5;
    %jmp/1 T_20.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002f96b2ea960;
    %jmp T_20.0;
T_20.1 ;
    %pop/vec4 1;
    %vpi_call/w 4 213 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 4 214 "$display", "  RV32IM SoC \342\200\224 Self-Check Results" {0 0 0};
    %vpi_call/w 4 215 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "ADDI x1, x0, 5";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "ADDI x2, x0, 10";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "ADD  x3, x1, x2";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "SUB  x4, x1, x2";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "AND  x5, x1, x2";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "OR   x6, x1, x2";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "XOR  x7, x1, x2";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "SLT  x8, x1, x2";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "SLTU x9, x1, x2";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "SLLI x10, x1, 3";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "SRLI x11, x2, 1";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 305418240, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "LUI  x12, 0x12345";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "LW   x13, 0x400(x0)";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "BEQ  skip: x14 unwritten";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "ADDI x15, x0, 0x42";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "JAL  x16, +8 (link)";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "JAL  skip: x17 unwritten";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 85, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "ADDI x18, x0, 0x55";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "MUL  x19, x1, x2  (5*10=50)";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "ADDI x20, x0, -1";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "DIV  x21, x2, x1  (10/5=2)";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000002f96b2ccd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002f96b2cca80_0, 0, 32;
    %pushi/str "REM  x22, x2, x1  (10%5=0)";
    %store/str v000002f96b2cc260_0;
    %fork TD_rv32_tb.check_reg, S_000002f96b2f9410;
    %join;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002f96b359fc0, 4;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_20.2, 6;
    %vpi_call/w 4 259 "$display", "[PASS] MEM[0x400] = 0x%08h", &A<v000002f96b359fc0, 256> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002f96b35d8d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002f96b35d8d0_0, 0, 32;
    %jmp T_20.3;
T_20.2 ;
    %vpi_call/w 4 262 "$error", "[FAIL] MEM[0x400] = 0x%08h, expected 0x0000000F", &A<v000002f96b359fc0, 256> {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002f96b35cbb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002f96b35cbb0_0, 0, 32;
T_20.3 ;
    %vpi_call/w 4 269 "$display", "\012========================================" {0 0 0};
    %load/vec4 v000002f96b35cbb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %vpi_call/w 4 271 "$display", "  *** ALL %0d TESTS PASSED ***", v000002f96b35d8d0_0 {0 0 0};
    %jmp T_20.5;
T_20.4 ;
    %vpi_call/w 4 273 "$display", "  *** %0d PASSED, %0d FAILED ***", v000002f96b35d8d0_0, v000002f96b35cbb0_0 {0 0 0};
T_20.5 ;
    %vpi_call/w 4 274 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 4 276 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_000002f96b2f7ec0;
T_21 ;
    %delay 5000000, 0;
    %vpi_call/w 4 282 "$error", "TIMEOUT: Simulation exceeded 5000 ns" {0 0 0};
    %vpi_call/w 4 283 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "rtl/pkg_rv32_types.sv";
    "tb/rv32_tb.sv";
    "rtl/rv32_soc_top.sv";
    "rtl/rv32_core.sv";
    "rtl/rv32_ahb_lite_master.sv";
    "rtl/rv32_alu.sv";
    "rtl/rv32_branch_unit.sv";
    "rtl/rv32_control_unit.sv";
    "rtl/rv32_imm_gen.sv";
    "rtl/rv32_m_extension.sv";
    "rtl/rv32_pc.sv";
    "rtl/rv32_register_file.sv";
