###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        21908   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        18514   # Number of read row buffer hits
num_read_cmds                  =        21908   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         3399   # Number of ACT commands
num_pre_cmds                   =         3387   # Number of PRE commands
num_ondemand_pres              =          271   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2918487   # Cyles of rank active rank.0
rank_active_cycles.1           =      2164885   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7081513   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7835115   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        19899   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          216   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           83   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           42   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           23   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           21   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           21   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           13   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           13   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1568   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         9525   # Read request latency (cycles)
read_latency[40-59]            =         4868   # Read request latency (cycles)
read_latency[60-79]            =         1805   # Read request latency (cycles)
read_latency[80-99]            =          788   # Read request latency (cycles)
read_latency[100-119]          =          568   # Read request latency (cycles)
read_latency[120-139]          =          471   # Read request latency (cycles)
read_latency[140-159]          =          407   # Read request latency (cycles)
read_latency[160-179]          =          336   # Read request latency (cycles)
read_latency[180-199]          =          288   # Read request latency (cycles)
read_latency[200-]             =         2852   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.83331e+07   # Read energy
act_energy                     =  9.29966e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.39913e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.76086e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.82114e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.35089e+09   # Active standby energy rank.1
average_read_latency           =       107.79   # Average read request latency (cycles)
average_interarrival           =      456.382   # Average request interarrival latency (cycles)
total_energy                   =  1.11343e+10   # Total energy (pJ)
average_power                  =      1113.43   # Average power (mW)
average_bandwidth              =     0.186948   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        22307   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        19105   # Number of read row buffer hits
num_read_cmds                  =        22307   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         3204   # Number of ACT commands
num_pre_cmds                   =         3193   # Number of PRE commands
num_ondemand_pres              =           38   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2411247   # Cyles of rank active rank.0
rank_active_cycles.1           =      2356713   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7588753   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7643287   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        20418   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          192   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           54   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           39   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           27   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           19   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           18   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           15   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1506   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         9372   # Read request latency (cycles)
read_latency[40-59]            =         4963   # Read request latency (cycles)
read_latency[60-79]            =         1691   # Read request latency (cycles)
read_latency[80-99]            =          854   # Read request latency (cycles)
read_latency[100-119]          =          599   # Read request latency (cycles)
read_latency[120-139]          =          473   # Read request latency (cycles)
read_latency[140-159]          =          466   # Read request latency (cycles)
read_latency[160-179]          =          396   # Read request latency (cycles)
read_latency[180-199]          =          246   # Read request latency (cycles)
read_latency[200-]             =         3247   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.99418e+07   # Read energy
act_energy                     =  8.76614e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.6426e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.66878e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.50462e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.47059e+09   # Active standby energy rank.1
average_read_latency           =      131.905   # Average read request latency (cycles)
average_interarrival           =      448.219   # Average request interarrival latency (cycles)
total_energy                   =  1.10899e+10   # Total energy (pJ)
average_power                  =      1108.99   # Average power (mW)
average_bandwidth              =     0.190353   # Average bandwidth
